Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/work/util/job_launching/../../sim_run_10.1/gpgpu-sim-builds/gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0:/work/gpu-simulator/gpgpu-sim/lib/gcc-7.5.0/cuda-10010/release:/usr/local/nvidia/lib:/usr/local/nvidia/lib64
doing: cd /work/util/job_launching/../../sim_run_10.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/QV100-PTX
doing: export OPENCL_CURRENT_TEST_PATH=/work/util/job_launching/../../sim_run_10.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/QV100-PTX
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/work/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/nvidia/nsight-compute/2022.3.0
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /apps/src/..//bin/10.1/release/nw-rodinia-2.0-ft 128 10 ./data/result_128_10.txt


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency 4269f757b7abe5e7040bbf7ce5c5535e  /apps/bin/10.1/release/nw-rodinia-2.0-ft
Extracting PTX file and ptxas options    1: nw-rodinia-2.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: nw-rodinia-2.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: nw-rodinia-2.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: nw-rodinia-2.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: nw-rodinia-2.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: nw-rodinia-2.6.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    7: nw-rodinia-2.7.sm_75.ptx -arch=sm_75
                   0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /apps/bin/10.1/release/nw-rodinia-2.0-ft
self exe links to: /apps/bin/10.1/release/nw-rodinia-2.0-ft
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /apps/bin/10.1/release/nw-rodinia-2.0-ft
Running md5sum using "md5sum /apps/bin/10.1/release/nw-rodinia-2.0-ft "
self exe links to: /apps/bin/10.1/release/nw-rodinia-2.0-ft
Extracting specific PTX file named nw-rodinia-2.1.sm_30.ptx 
Extracting specific PTX file named nw-rodinia-2.2.sm_35.ptx 
Extracting specific PTX file named nw-rodinia-2.3.sm_50.ptx 
Extracting specific PTX file named nw-rodinia-2.4.sm_60.ptx 
Extracting specific PTX file named nw-rodinia-2.5.sm_62.ptx 
Extracting specific PTX file named nw-rodinia-2.6.sm_70.ptx 
Extracting specific PTX file named nw-rodinia-2.7.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_2PiS_S_iiii : hostFun 0x0x55816f2013b0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing nw-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Parsing nw-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r361 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r362 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:699 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:701 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Parsing nw-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r361 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r362 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:699 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:701 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Parsing nw-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r361 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r362 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:699 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:701 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Parsing nw-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r361 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r362 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:699 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:701 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Parsing nw-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r361 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r362 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:699 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:701 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Parsing nw-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_30.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r361 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r362 was declared previous at nw-rodinia-2.1.sm_30.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_30.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_30.ptx:699 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_30.ptx:701 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=40, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=40, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=40, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=40, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=392
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=50, lmem=0, smem=2180, cmem=392
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=48, lmem=0, smem=2180, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_1PiS_S_iiii : hostFun 0x0x55816f201260, fat_cubin_handle = 1
Start Needleman-Wunsch
Processing top-left matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f201260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_1PiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xcef8 (nw-rodinia-2.7.sm_75.ptx:54) @%p16 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf20 (nw-rodinia-2.7.sm_75.ptx:62) cvta.to.global.u64 %rd6, %rd2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xd1c0 (nw-rodinia-2.7.sm_75.ptx:146) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd218 (nw-rodinia-2.7.sm_75.ptx:160) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd228 (nw-rodinia-2.7.sm_75.ptx:162) @%p18 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd280 (nw-rodinia-2.7.sm_75.ptx:176) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xd290 (nw-rodinia-2.7.sm_75.ptx:178) @%p19 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd2e8 (nw-rodinia-2.7.sm_75.ptx:192) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd2f8 (nw-rodinia-2.7.sm_75.ptx:194) @%p20 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd350 (nw-rodinia-2.7.sm_75.ptx:208) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd360 (nw-rodinia-2.7.sm_75.ptx:210) @%p21 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd3b8 (nw-rodinia-2.7.sm_75.ptx:224) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd3c8 (nw-rodinia-2.7.sm_75.ptx:226) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd420 (nw-rodinia-2.7.sm_75.ptx:240) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xd430 (nw-rodinia-2.7.sm_75.ptx:242) @%p23 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd488 (nw-rodinia-2.7.sm_75.ptx:256) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd498 (nw-rodinia-2.7.sm_75.ptx:258) @%p24 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4f0 (nw-rodinia-2.7.sm_75.ptx:272) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xd500 (nw-rodinia-2.7.sm_75.ptx:274) @%p25 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd558 (nw-rodinia-2.7.sm_75.ptx:288) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xd568 (nw-rodinia-2.7.sm_75.ptx:290) @%p26 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd5c0 (nw-rodinia-2.7.sm_75.ptx:304) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xd5d0 (nw-rodinia-2.7.sm_75.ptx:306) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd628 (nw-rodinia-2.7.sm_75.ptx:320) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xd638 (nw-rodinia-2.7.sm_75.ptx:322) @%p28 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd690 (nw-rodinia-2.7.sm_75.ptx:336) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xd6a0 (nw-rodinia-2.7.sm_75.ptx:338) @%p29 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd6f8 (nw-rodinia-2.7.sm_75.ptx:352) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xd708 (nw-rodinia-2.7.sm_75.ptx:354) @%p30 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd760 (nw-rodinia-2.7.sm_75.ptx:368) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xd770 (nw-rodinia-2.7.sm_75.ptx:370) @%p31 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd7c8 (nw-rodinia-2.7.sm_75.ptx:384) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xd7d8 (nw-rodinia-2.7.sm_75.ptx:386) @%p32 bra BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd830 (nw-rodinia-2.7.sm_75.ptx:400) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xd838 (nw-rodinia-2.7.sm_75.ptx:401) @%p31 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd890 (nw-rodinia-2.7.sm_75.ptx:415) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xd898 (nw-rodinia-2.7.sm_75.ptx:416) @%p30 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8f0 (nw-rodinia-2.7.sm_75.ptx:430) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xd8f8 (nw-rodinia-2.7.sm_75.ptx:431) @%p29 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd950 (nw-rodinia-2.7.sm_75.ptx:445) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xd958 (nw-rodinia-2.7.sm_75.ptx:446) @%p28 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9b0 (nw-rodinia-2.7.sm_75.ptx:460) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xd9b8 (nw-rodinia-2.7.sm_75.ptx:461) @%p27 bra BB0_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda10 (nw-rodinia-2.7.sm_75.ptx:475) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xda18 (nw-rodinia-2.7.sm_75.ptx:476) @%p26 bra BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda70 (nw-rodinia-2.7.sm_75.ptx:490) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xda78 (nw-rodinia-2.7.sm_75.ptx:491) @%p25 bra BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdad0 (nw-rodinia-2.7.sm_75.ptx:505) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xdad8 (nw-rodinia-2.7.sm_75.ptx:506) @%p24 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb30 (nw-rodinia-2.7.sm_75.ptx:520) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xdb38 (nw-rodinia-2.7.sm_75.ptx:521) @%p23 bra BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb90 (nw-rodinia-2.7.sm_75.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xdb98 (nw-rodinia-2.7.sm_75.ptx:536) @%p22 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbf0 (nw-rodinia-2.7.sm_75.ptx:550) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xdbf8 (nw-rodinia-2.7.sm_75.ptx:551) @%p21 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc50 (nw-rodinia-2.7.sm_75.ptx:565) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xdc58 (nw-rodinia-2.7.sm_75.ptx:566) @%p20 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdcb0 (nw-rodinia-2.7.sm_75.ptx:580) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xdcb8 (nw-rodinia-2.7.sm_75.ptx:581) @%p19 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd10 (nw-rodinia-2.7.sm_75.ptx:595) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xdd18 (nw-rodinia-2.7.sm_75.ptx:596) @%p18 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd70 (nw-rodinia-2.7.sm_75.ptx:610) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xdd78 (nw-rodinia-2.7.sm_75.ptx:611) @%p17 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xddd0 (nw-rodinia-2.7.sm_75.ptx:625) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_1PiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 13635
gpu_sim_insn = 6067
gpu_ipc =       0.4450
gpu_tot_sim_cycle = 13635
gpu_tot_sim_insn = 6067
gpu_tot_ipc =       0.4450
gpu_tot_issued_cta = 1
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0081
partiton_level_parallism_total  =       0.0081
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.3770 GB/Sec
L2_BW_total  =       0.3770 GB/Sec
gpu_total_sim_rate=466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 112
	L1D_total_cache_misses = 97
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 6067
gpgpu_n_tot_w_icount = 549
gpgpu_n_stall_shd_mem = 433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65
gpgpu_n_mem_write_global = 46
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:26095	W0_Scoreboard:7892	W1:24	W2:20	W3:20	W4:20	W5:20	W6:20	W7:20	W8:20	W9:20	W10:20	W11:20	W12:20	W13:20	W14:20	W15:20	W16:245	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:549	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520 {8:65,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1840 {40:46,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600 {40:65,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 368 {8:46,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 37 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        188       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8009 n_nop=8009 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8009i bk1: 0a 8009i bk2: 0a 8009i bk3: 0a 8009i bk4: 0a 8009i bk5: 0a 8009i bk6: 0a 8009i bk7: 0a 8009i bk8: 0a 8009i bk9: 0a 8009i bk10: 0a 8009i bk11: 0a 8009i bk12: 0a 8009i bk13: 0a 8009i bk14: 0a 8009i bk15: 0a 8009i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8009 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8009 
n_nop = 8009 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 111
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=111
icnt_total_pkts_simt_to_mem=111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 111
Req_Network_cycles = 13635
Req_Network_injected_packets_per_cycle =       0.0081 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 111
Reply_Network_cycles = 13635
Reply_Network_injected_packets_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 466 (inst/sec)
gpgpu_simulation_rate = 1048 (cycle/sec)
gpgpu_silicon_slowdown = 1380725x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f201260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (2,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 13635
gpu_sim_insn = 12134
gpu_ipc =       0.8899
gpu_tot_sim_cycle = 27270
gpu_tot_sim_insn = 18201
gpu_tot_ipc =       0.6674
gpu_tot_issued_cta = 3
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0163
partiton_level_parallism_total  =       0.0122
partiton_level_parallism_util =       2.0000
partiton_level_parallism_util_total  =       1.5000
L2_BW  =       0.7539 GB/Sec
L2_BW_total  =       0.5654 GB/Sec
gpu_total_sim_rate=728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 336
	L1D_total_cache_misses = 291
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 18201
gpgpu_n_tot_w_icount = 1647
gpgpu_n_stall_shd_mem = 1299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 195
gpgpu_n_mem_write_global = 138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 39
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:78285	W0_Scoreboard:23676	W1:72	W2:60	W3:60	W4:60	W5:60	W6:60	W7:60	W8:60	W9:60	W10:60	W11:60	W12:60	W13:60	W14:60	W15:60	W16:735	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1647	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1560 {8:195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800 {40:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104 {8:138,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 31 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        188       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16018 n_nop=16018 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16018i bk1: 0a 16018i bk2: 0a 16018i bk3: 0a 16018i bk4: 0a 16018i bk5: 0a 16018i bk6: 0a 16018i bk7: 0a 16018i bk8: 0a 16018i bk9: 0a 16018i bk10: 0a 16018i bk11: 0a 16018i bk12: 0a 16018i bk13: 0a 16018i bk14: 0a 16018i bk15: 0a 16018i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16018 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16018 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16018 
n_nop = 16018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 7, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 333
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=333
icnt_total_pkts_simt_to_mem=333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 333
Req_Network_cycles = 27270
Req_Network_injected_packets_per_cycle =       0.0122 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.5000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 333
Reply_Network_cycles = 27270
Reply_Network_injected_packets_per_cycle =        0.0122
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.5000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 728 (inst/sec)
gpgpu_simulation_rate = 1090 (cycle/sec)
gpgpu_silicon_slowdown = 1327522x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f201260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (3,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 13635
gpu_sim_insn = 18201
gpu_ipc =       1.3349
gpu_tot_sim_cycle = 40905
gpu_tot_sim_insn = 36402
gpu_tot_ipc =       0.8899
gpu_tot_issued_cta = 6
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0244
partiton_level_parallism_total  =       0.0163
partiton_level_parallism_util =       3.0000
partiton_level_parallism_util_total  =       2.0000
L2_BW  =       1.1309 GB/Sec
L2_BW_total  =       0.7539 GB/Sec
gpu_total_sim_rate=983

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 672
	L1D_total_cache_misses = 582
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 36402
gpgpu_n_tot_w_icount = 3294
gpgpu_n_stall_shd_mem = 2598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390
gpgpu_n_mem_write_global = 276
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:156570	W0_Scoreboard:47352	W1:144	W2:120	W3:120	W4:120	W5:120	W6:120	W7:120	W8:120	W9:120	W10:120	W11:120	W12:120	W13:120	W14:120	W15:120	W16:1470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:3294	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11040 {40:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15600 {40:390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2208 {8:276,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 29 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24027 n_nop=24027 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24027i bk1: 0a 24027i bk2: 0a 24027i bk3: 0a 24027i bk4: 0a 24027i bk5: 0a 24027i bk6: 0a 24027i bk7: 0a 24027i bk8: 0a 24027i bk9: 0a 24027i bk10: 0a 24027i bk11: 0a 24027i bk12: 0a 24027i bk13: 0a 24027i bk14: 0a 24027i bk15: 0a 24027i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24027 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24027 
n_nop = 24027 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 13, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 14, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 20, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 14, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 666
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=666
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 666
Req_Network_cycles = 40905
Req_Network_injected_packets_per_cycle =       0.0163 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       2.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 666
Reply_Network_cycles = 40905
Reply_Network_injected_packets_per_cycle =        0.0163
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       2.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 983 (inst/sec)
gpgpu_simulation_rate = 1105 (cycle/sec)
gpgpu_silicon_slowdown = 1309502x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f201260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (4,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 13635
gpu_sim_insn = 24268
gpu_ipc =       1.7798
gpu_tot_sim_cycle = 54540
gpu_tot_sim_insn = 60670
gpu_tot_ipc =       1.1124
gpu_tot_issued_cta = 10
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0326
partiton_level_parallism_total  =       0.0204
partiton_level_parallism_util =       4.0000
partiton_level_parallism_util_total  =       2.5000
L2_BW  =       1.5078 GB/Sec
L2_BW_total  =       0.9424 GB/Sec
gpu_total_sim_rate=1290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1120
	L1D_total_cache_misses = 970
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 60670
gpgpu_n_tot_w_icount = 5490
gpgpu_n_stall_shd_mem = 4330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 650
gpgpu_n_mem_write_global = 460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:260950	W0_Scoreboard:78920	W1:240	W2:200	W3:200	W4:200	W5:200	W6:200	W7:200	W8:200	W9:200	W10:200	W11:200	W12:200	W13:200	W14:200	W15:200	W16:2450	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:5490	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5200 {8:650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18400 {40:460,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26000 {40:650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3680 {8:460,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 28 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32036 n_nop=32036 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32036i bk1: 0a 32036i bk2: 0a 32036i bk3: 0a 32036i bk4: 0a 32036i bk5: 0a 32036i bk6: 0a 32036i bk7: 0a 32036i bk8: 0a 32036i bk9: 0a 32036i bk10: 0a 32036i bk11: 0a 32036i bk12: 0a 32036i bk13: 0a 32036i bk14: 0a 32036i bk15: 0a 32036i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32036 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32036 
n_nop = 32036 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 14, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 21, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 20, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 23, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 27, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 14, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1110
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1110
icnt_total_pkts_simt_to_mem=1110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1110
Req_Network_cycles = 54540
Req_Network_injected_packets_per_cycle =       0.0204 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       2.5000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 1110
Reply_Network_cycles = 54540
Reply_Network_injected_packets_per_cycle =        0.0204
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       2.5000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 1290 (inst/sec)
gpgpu_simulation_rate = 1160 (cycle/sec)
gpgpu_silicon_slowdown = 1247413x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f201260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 13635
gpu_sim_insn = 30335
gpu_ipc =       2.2248
gpu_tot_sim_cycle = 68175
gpu_tot_sim_insn = 91005
gpu_tot_ipc =       1.3349
gpu_tot_issued_cta = 15
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0407
partiton_level_parallism_total  =       0.0244
partiton_level_parallism_util =       5.0000
partiton_level_parallism_util_total  =       3.0000
L2_BW  =       1.8848 GB/Sec
L2_BW_total  =       1.1309 GB/Sec
gpu_total_sim_rate=1569

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1680
	L1D_total_cache_misses = 1455
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 91005
gpgpu_n_tot_w_icount = 8235
gpgpu_n_stall_shd_mem = 6495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 975
gpgpu_n_mem_write_global = 690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:391425	W0_Scoreboard:118380	W1:360	W2:300	W3:300	W4:300	W5:300	W6:300	W7:300	W8:300	W9:300	W10:300	W11:300	W12:300	W13:300	W14:300	W15:300	W16:3675	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:8235	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7800 {8:975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27600 {40:690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39000 {40:975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5520 {8:690,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 27 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40045 n_nop=40045 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40045i bk1: 0a 40045i bk2: 0a 40045i bk3: 0a 40045i bk4: 0a 40045i bk5: 0a 40045i bk6: 0a 40045i bk7: 0a 40045i bk8: 0a 40045i bk9: 0a 40045i bk10: 0a 40045i bk11: 0a 40045i bk12: 0a 40045i bk13: 0a 40045i bk14: 0a 40045i bk15: 0a 40045i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40045 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40045 
n_nop = 40045 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 20, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 28, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 37, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 39, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 21, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 20, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 28, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 28, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 23, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1665
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 690
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1665
icnt_total_pkts_simt_to_mem=1665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1665
Req_Network_cycles = 68175
Req_Network_injected_packets_per_cycle =       0.0244 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 1665
Reply_Network_cycles = 68175
Reply_Network_injected_packets_per_cycle =        0.0244
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       3.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 1569 (inst/sec)
gpgpu_simulation_rate = 1175 (cycle/sec)
gpgpu_silicon_slowdown = 1231489x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f201260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (6,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 13635
gpu_sim_insn = 36402
gpu_ipc =       2.6697
gpu_tot_sim_cycle = 81810
gpu_tot_sim_insn = 127407
gpu_tot_ipc =       1.5574
gpu_tot_issued_cta = 21
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0488
partiton_level_parallism_total  =       0.0285
partiton_level_parallism_util =       6.0000
partiton_level_parallism_util_total  =       3.5000
L2_BW  =       2.2617 GB/Sec
L2_BW_total  =       1.3193 GB/Sec
gpu_total_sim_rate=1873

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2352
	L1D_total_cache_misses = 2037
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 127407
gpgpu_n_tot_w_icount = 11529
gpgpu_n_stall_shd_mem = 9093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1365
gpgpu_n_mem_write_global = 966
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:547995	W0_Scoreboard:165732	W1:504	W2:420	W3:420	W4:420	W5:420	W6:420	W7:420	W8:420	W9:420	W10:420	W11:420	W12:420	W13:420	W14:420	W15:420	W16:5145	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:11529	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10920 {8:1365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38640 {40:966,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54600 {40:1365,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7728 {8:966,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48054 n_nop=48054 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48054i bk1: 0a 48054i bk2: 0a 48054i bk3: 0a 48054i bk4: 0a 48054i bk5: 0a 48054i bk6: 0a 48054i bk7: 0a 48054i bk8: 0a 48054i bk9: 0a 48054i bk10: 0a 48054i bk11: 0a 48054i bk12: 0a 48054i bk13: 0a 48054i bk14: 0a 48054i bk15: 0a 48054i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48054 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48054 
n_nop = 48054 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 31, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 44, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 39, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 45, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 53, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 51, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 45, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 37, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 31, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 39, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2331
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2331
icnt_total_pkts_simt_to_mem=2331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2331
Req_Network_cycles = 81810
Req_Network_injected_packets_per_cycle =       0.0285 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.5000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 2331
Reply_Network_cycles = 81810
Reply_Network_injected_packets_per_cycle =        0.0285
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       3.5000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 8 sec (68 sec)
gpgpu_simulation_rate = 1873 (inst/sec)
gpgpu_simulation_rate = 1203 (cycle/sec)
gpgpu_silicon_slowdown = 1202826x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f201260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (7,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 13635
gpu_sim_insn = 42469
gpu_ipc =       3.1147
gpu_tot_sim_cycle = 95445
gpu_tot_sim_insn = 169876
gpu_tot_ipc =       1.7798
gpu_tot_issued_cta = 28
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0570
partiton_level_parallism_total  =       0.0326
partiton_level_parallism_util =       7.0000
partiton_level_parallism_util_total  =       4.0000
L2_BW  =       2.6387 GB/Sec
L2_BW_total  =       1.5078 GB/Sec
gpu_total_sim_rate=2177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3136
	L1D_total_cache_misses = 2716
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 169876
gpgpu_n_tot_w_icount = 15372
gpgpu_n_stall_shd_mem = 12124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1820
gpgpu_n_mem_write_global = 1288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 364
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:730660	W0_Scoreboard:220976	W1:672	W2:560	W3:560	W4:560	W5:560	W6:560	W7:560	W8:560	W9:560	W10:560	W11:560	W12:560	W13:560	W14:560	W15:560	W16:6860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:15372	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14560 {8:1820,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51520 {40:1288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72800 {40:1820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10304 {8:1288,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56063 n_nop=56063 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56063i bk1: 0a 56063i bk2: 0a 56063i bk3: 0a 56063i bk4: 0a 56063i bk5: 0a 56063i bk6: 0a 56063i bk7: 0a 56063i bk8: 0a 56063i bk9: 0a 56063i bk10: 0a 56063i bk11: 0a 56063i bk12: 0a 56063i bk13: 0a 56063i bk14: 0a 56063i bk15: 0a 56063i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56063 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56063 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56063 
n_nop = 56063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 45, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 43, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 49, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 53, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 39, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 55, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 39, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 45, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 43, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 49, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 45, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 47, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 44, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 47, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 49, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3108
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3108
icnt_total_pkts_simt_to_mem=3108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3108
Req_Network_cycles = 95445
Req_Network_injected_packets_per_cycle =       0.0326 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       4.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 3108
Reply_Network_cycles = 95445
Reply_Network_injected_packets_per_cycle =        0.0326
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       4.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 18 sec (78 sec)
gpgpu_simulation_rate = 2177 (inst/sec)
gpgpu_simulation_rate = 1223 (cycle/sec)
gpgpu_silicon_slowdown = 1183156x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f201260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (8,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 13635
gpu_sim_insn = 48536
gpu_ipc =       3.5597
gpu_tot_sim_cycle = 109080
gpu_tot_sim_insn = 218412
gpu_tot_ipc =       2.0023
gpu_tot_issued_cta = 36
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0651
partiton_level_parallism_total  =       0.0366
partiton_level_parallism_util =       8.0000
partiton_level_parallism_util_total  =       4.5000
L2_BW  =       3.0156 GB/Sec
L2_BW_total  =       1.6963 GB/Sec
gpu_total_sim_rate=2481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4032
	L1D_total_cache_misses = 3492
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 218412
gpgpu_n_tot_w_icount = 19764
gpgpu_n_stall_shd_mem = 15588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2340
gpgpu_n_mem_write_global = 1656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 468
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:939420	W0_Scoreboard:284112	W1:864	W2:720	W3:720	W4:720	W5:720	W6:720	W7:720	W8:720	W9:720	W10:720	W11:720	W12:720	W13:720	W14:720	W15:720	W16:8820	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:19764	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18720 {8:2340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66240 {40:1656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93600 {40:2340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13248 {8:1656,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64072 n_nop=64072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64072i bk1: 0a 64072i bk2: 0a 64072i bk3: 0a 64072i bk4: 0a 64072i bk5: 0a 64072i bk6: 0a 64072i bk7: 0a 64072i bk8: 0a 64072i bk9: 0a 64072i bk10: 0a 64072i bk11: 0a 64072i bk12: 0a 64072i bk13: 0a 64072i bk14: 0a 64072i bk15: 0a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64072 
n_nop = 64072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 55, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 63, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 70, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 55, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 70, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 55, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 55, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 66, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 66, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 66, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3996
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3996
icnt_total_pkts_simt_to_mem=3996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3996
Req_Network_cycles = 109080
Req_Network_injected_packets_per_cycle =       0.0366 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       4.5000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 3996
Reply_Network_cycles = 109080
Reply_Network_injected_packets_per_cycle =        0.0366
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       4.5000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 28 sec (88 sec)
gpgpu_simulation_rate = 2481 (inst/sec)
gpgpu_simulation_rate = 1239 (cycle/sec)
gpgpu_silicon_slowdown = 1167877x
Processing bottom-right matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f2013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_2PiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe1f8 (nw-rodinia-2.7.sm_75.ptx:779) @%p16 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe220 (nw-rodinia-2.7.sm_75.ptx:787) ld.param.u32 %r354, [_Z20needle_cuda_shared_2PiS_S_iiii_param_3];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe300 (nw-rodinia-2.7.sm_75.ptx:815) @%p17 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe358 (nw-rodinia-2.7.sm_75.ptx:829) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe368 (nw-rodinia-2.7.sm_75.ptx:831) @%p18 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3c0 (nw-rodinia-2.7.sm_75.ptx:845) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe3d0 (nw-rodinia-2.7.sm_75.ptx:847) @%p19 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe428 (nw-rodinia-2.7.sm_75.ptx:861) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xe438 (nw-rodinia-2.7.sm_75.ptx:863) @%p20 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe490 (nw-rodinia-2.7.sm_75.ptx:877) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xe4a0 (nw-rodinia-2.7.sm_75.ptx:879) @%p21 bra BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe4f8 (nw-rodinia-2.7.sm_75.ptx:893) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe508 (nw-rodinia-2.7.sm_75.ptx:895) @%p22 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe560 (nw-rodinia-2.7.sm_75.ptx:909) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe570 (nw-rodinia-2.7.sm_75.ptx:911) @%p23 bra BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe5c8 (nw-rodinia-2.7.sm_75.ptx:925) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe5d8 (nw-rodinia-2.7.sm_75.ptx:927) @%p24 bra BB1_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe630 (nw-rodinia-2.7.sm_75.ptx:941) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xe640 (nw-rodinia-2.7.sm_75.ptx:943) @%p25 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe698 (nw-rodinia-2.7.sm_75.ptx:957) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe6a8 (nw-rodinia-2.7.sm_75.ptx:959) @%p26 bra BB1_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe700 (nw-rodinia-2.7.sm_75.ptx:973) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe710 (nw-rodinia-2.7.sm_75.ptx:975) @%p27 bra BB1_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe768 (nw-rodinia-2.7.sm_75.ptx:989) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe778 (nw-rodinia-2.7.sm_75.ptx:991) @%p28 bra BB1_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe7d0 (nw-rodinia-2.7.sm_75.ptx:1005) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xe7e0 (nw-rodinia-2.7.sm_75.ptx:1007) @%p29 bra BB1_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe838 (nw-rodinia-2.7.sm_75.ptx:1021) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xe848 (nw-rodinia-2.7.sm_75.ptx:1023) @%p30 bra BB1_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe8a0 (nw-rodinia-2.7.sm_75.ptx:1037) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xe8b0 (nw-rodinia-2.7.sm_75.ptx:1039) @%p31 bra BB1_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe908 (nw-rodinia-2.7.sm_75.ptx:1053) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xe918 (nw-rodinia-2.7.sm_75.ptx:1055) @%p32 bra BB1_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe970 (nw-rodinia-2.7.sm_75.ptx:1069) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xe978 (nw-rodinia-2.7.sm_75.ptx:1070) @%p31 bra BB1_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9d0 (nw-rodinia-2.7.sm_75.ptx:1084) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe9d8 (nw-rodinia-2.7.sm_75.ptx:1085) @%p30 bra BB1_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea30 (nw-rodinia-2.7.sm_75.ptx:1099) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xea38 (nw-rodinia-2.7.sm_75.ptx:1100) @%p29 bra BB1_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea90 (nw-rodinia-2.7.sm_75.ptx:1114) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xea98 (nw-rodinia-2.7.sm_75.ptx:1115) @%p28 bra BB1_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeaf0 (nw-rodinia-2.7.sm_75.ptx:1129) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xeaf8 (nw-rodinia-2.7.sm_75.ptx:1130) @%p27 bra BB1_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb50 (nw-rodinia-2.7.sm_75.ptx:1144) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xeb58 (nw-rodinia-2.7.sm_75.ptx:1145) @%p26 bra BB1_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xebb0 (nw-rodinia-2.7.sm_75.ptx:1159) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xebb8 (nw-rodinia-2.7.sm_75.ptx:1160) @%p25 bra BB1_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec10 (nw-rodinia-2.7.sm_75.ptx:1174) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xec18 (nw-rodinia-2.7.sm_75.ptx:1175) @%p24 bra BB1_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (nw-rodinia-2.7.sm_75.ptx:1189) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xec78 (nw-rodinia-2.7.sm_75.ptx:1190) @%p23 bra BB1_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecd0 (nw-rodinia-2.7.sm_75.ptx:1204) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xecd8 (nw-rodinia-2.7.sm_75.ptx:1205) @%p22 bra BB1_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed30 (nw-rodinia-2.7.sm_75.ptx:1219) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xed38 (nw-rodinia-2.7.sm_75.ptx:1220) @%p21 bra BB1_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed90 (nw-rodinia-2.7.sm_75.ptx:1234) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xed98 (nw-rodinia-2.7.sm_75.ptx:1235) @%p20 bra BB1_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedf0 (nw-rodinia-2.7.sm_75.ptx:1249) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xedf8 (nw-rodinia-2.7.sm_75.ptx:1250) @%p19 bra BB1_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee50 (nw-rodinia-2.7.sm_75.ptx:1264) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xee58 (nw-rodinia-2.7.sm_75.ptx:1265) @%p18 bra BB1_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeeb0 (nw-rodinia-2.7.sm_75.ptx:1279) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xeeb8 (nw-rodinia-2.7.sm_75.ptx:1280) @%p17 bra BB1_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef10 (nw-rodinia-2.7.sm_75.ptx:1294) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_2PiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (7,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 13645
gpu_sim_insn = 42805
gpu_ipc =       3.1370
gpu_tot_sim_cycle = 122725
gpu_tot_sim_insn = 261217
gpu_tot_ipc =       2.1285
gpu_tot_issued_cta = 43
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0569
partiton_level_parallism_total  =       0.0389
partiton_level_parallism_util =       7.0000
partiton_level_parallism_util_total  =       4.7778
L2_BW  =       2.6367 GB/Sec
L2_BW_total  =       1.8008 GB/Sec
gpu_total_sim_rate=2692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4816
	L1D_total_cache_misses = 4171
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978

Total_core_cache_fail_stats:
ctas_completed 43, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 261217
gpgpu_n_tot_w_icount = 23628
gpgpu_n_stall_shd_mem = 18619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2795
gpgpu_n_mem_write_global = 1978
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12427
gpgpu_n_store_insn = 11008
gpgpu_n_shmem_insn = 78475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18060
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 559
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1122295	W0_Scoreboard:339405	W1:1032	W2:860	W3:860	W4:860	W5:860	W6:860	W7:860	W8:860	W9:860	W10:860	W11:860	W12:860	W13:860	W14:860	W15:860	W16:10556	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:23628	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22360 {8:2795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79120 {40:1978,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111800 {40:2795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15824 {8:1978,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 25 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72087 n_nop=72087 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72087i bk1: 0a 72087i bk2: 0a 72087i bk3: 0a 72087i bk4: 0a 72087i bk5: 0a 72087i bk6: 0a 72087i bk7: 0a 72087i bk8: 0a 72087i bk9: 0a 72087i bk10: 0a 72087i bk11: 0a 72087i bk12: 0a 72087i bk13: 0a 72087i bk14: 0a 72087i bk15: 0a 72087i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72087 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72087 
n_nop = 72087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 81, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 71, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 81, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 81, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 66, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 97, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 63, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 71, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 75, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 71, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 71, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 71, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 70, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 74, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 75, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 63, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 70, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 71, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4773
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4773
icnt_total_pkts_simt_to_mem=4773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4773
Req_Network_cycles = 122725
Req_Network_injected_packets_per_cycle =       0.0389 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       4.7778
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 4773
Reply_Network_cycles = 122725
Reply_Network_injected_packets_per_cycle =        0.0389
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       4.7778
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 37 sec (97 sec)
gpgpu_simulation_rate = 2692 (inst/sec)
gpgpu_simulation_rate = 1265 (cycle/sec)
gpgpu_silicon_slowdown = 1143873x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f2013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (6,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 13645
gpu_sim_insn = 36690
gpu_ipc =       2.6889
gpu_tot_sim_cycle = 136370
gpu_tot_sim_insn = 297907
gpu_tot_ipc =       2.1845
gpu_tot_issued_cta = 49
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0488
partiton_level_parallism_total  =       0.0399
partiton_level_parallism_util =       6.0000
partiton_level_parallism_util_total  =       4.9000
L2_BW  =       2.2601 GB/Sec
L2_BW_total  =       1.8468 GB/Sec
gpu_total_sim_rate=2810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5488
	L1D_total_cache_misses = 4753
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254

Total_core_cache_fail_stats:
ctas_completed 49, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 297907
gpgpu_n_tot_w_icount = 26940
gpgpu_n_stall_shd_mem = 21217
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3185
gpgpu_n_mem_write_global = 2254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14161
gpgpu_n_store_insn = 12544
gpgpu_n_shmem_insn = 89425
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20580
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1279045	W0_Scoreboard:386799	W1:1176	W2:980	W3:980	W4:980	W5:980	W6:980	W7:980	W8:980	W9:980	W10:980	W11:980	W12:980	W13:980	W14:980	W15:980	W16:12044	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:26940	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25480 {8:3185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90160 {40:2254,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127400 {40:3185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18032 {8:2254,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 25 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80102 n_nop=80102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80102i bk1: 0a 80102i bk2: 0a 80102i bk3: 0a 80102i bk4: 0a 80102i bk5: 0a 80102i bk6: 0a 80102i bk7: 0a 80102i bk8: 0a 80102i bk9: 0a 80102i bk10: 0a 80102i bk11: 0a 80102i bk12: 0a 80102i bk13: 0a 80102i bk14: 0a 80102i bk15: 0a 80102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80102 
n_nop = 80102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 81, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 83, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 107, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 74, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 81, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 81, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 79, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 81, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5439
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2254
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5439
icnt_total_pkts_simt_to_mem=5439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5439
Req_Network_cycles = 136370
Req_Network_injected_packets_per_cycle =       0.0399 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       4.9000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 5439
Reply_Network_cycles = 136370
Reply_Network_injected_packets_per_cycle =        0.0399
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       4.9000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 46 sec (106 sec)
gpgpu_simulation_rate = 2810 (inst/sec)
gpgpu_simulation_rate = 1286 (cycle/sec)
gpgpu_silicon_slowdown = 1125194x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f2013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 11 
gpu_sim_cycle = 13645
gpu_sim_insn = 30575
gpu_ipc =       2.2407
gpu_tot_sim_cycle = 150015
gpu_tot_sim_insn = 328482
gpu_tot_ipc =       2.1897
gpu_tot_issued_cta = 54
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0407
partiton_level_parallism_total  =       0.0400
partiton_level_parallism_util =       5.0000
partiton_level_parallism_util_total  =       4.9091
L2_BW  =       1.8834 GB/Sec
L2_BW_total  =       1.8501 GB/Sec
gpu_total_sim_rate=2856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6048
	L1D_total_cache_misses = 5238
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484

Total_core_cache_fail_stats:
ctas_completed 54, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 328482
gpgpu_n_tot_w_icount = 29700
gpgpu_n_stall_shd_mem = 23382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3510
gpgpu_n_mem_write_global = 2484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15606
gpgpu_n_store_insn = 13824
gpgpu_n_shmem_insn = 98550
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1409670	W0_Scoreboard:426294	W1:1296	W2:1080	W3:1080	W4:1080	W5:1080	W6:1080	W7:1080	W8:1080	W9:1080	W10:1080	W11:1080	W12:1080	W13:1080	W14:1080	W15:1080	W16:13284	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:29700	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28080 {8:3510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 99360 {40:2484,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 140400 {40:3510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19872 {8:2484,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 24 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189       187         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88117 n_nop=88117 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88117i bk1: 0a 88117i bk2: 0a 88117i bk3: 0a 88117i bk4: 0a 88117i bk5: 0a 88117i bk6: 0a 88117i bk7: 0a 88117i bk8: 0a 88117i bk9: 0a 88117i bk10: 0a 88117i bk11: 0a 88117i bk12: 0a 88117i bk13: 0a 88117i bk14: 0a 88117i bk15: 0a 88117i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88117 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88117 
n_nop = 88117 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 110, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 111, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 107, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 83, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 107, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 115, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 81, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 83, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5994
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2484
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5994
icnt_total_pkts_simt_to_mem=5994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5994
Req_Network_cycles = 150015
Req_Network_injected_packets_per_cycle =       0.0400 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       4.9091
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 5994
Reply_Network_cycles = 150015
Reply_Network_injected_packets_per_cycle =        0.0400
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       4.9091
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 2856 (inst/sec)
gpgpu_simulation_rate = 1304 (cycle/sec)
gpgpu_silicon_slowdown = 1109662x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f2013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (4,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 12 
gpu_sim_cycle = 13645
gpu_sim_insn = 24460
gpu_ipc =       1.7926
gpu_tot_sim_cycle = 163660
gpu_tot_sim_insn = 352942
gpu_tot_ipc =       2.1566
gpu_tot_issued_cta = 58
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0325
partiton_level_parallism_total  =       0.0393
partiton_level_parallism_util =       4.0000
partiton_level_parallism_util_total  =       4.8333
L2_BW  =       1.5067 GB/Sec
L2_BW_total  =       1.8215 GB/Sec
gpu_total_sim_rate=2846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6496
	L1D_total_cache_misses = 5626
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668

Total_core_cache_fail_stats:
ctas_completed 58, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 352942
gpgpu_n_tot_w_icount = 31908
gpgpu_n_stall_shd_mem = 25114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3770
gpgpu_n_mem_write_global = 2668
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16762
gpgpu_n_store_insn = 14848
gpgpu_n_shmem_insn = 105850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1514170	W0_Scoreboard:457890	W1:1392	W2:1160	W3:1160	W4:1160	W5:1160	W6:1160	W7:1160	W8:1160	W9:1160	W10:1160	W11:1160	W12:1160	W13:1160	W14:1160	W15:1160	W16:14276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:31908	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30160 {8:3770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 106720 {40:2668,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150800 {40:3770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21344 {8:2668,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 24 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96132 n_nop=96132 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96132i bk1: 0a 96132i bk2: 0a 96132i bk3: 0a 96132i bk4: 0a 96132i bk5: 0a 96132i bk6: 0a 96132i bk7: 0a 96132i bk8: 0a 96132i bk9: 0a 96132i bk10: 0a 96132i bk11: 0a 96132i bk12: 0a 96132i bk13: 0a 96132i bk14: 0a 96132i bk15: 0a 96132i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96132 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96132 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96132 
n_nop = 96132 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 119, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 118, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 115, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 113, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 113, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 121, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 118, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6438
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6438
icnt_total_pkts_simt_to_mem=6438
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6438
Req_Network_cycles = 163660
Req_Network_injected_packets_per_cycle =       0.0393 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       4.8333
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 6438
Reply_Network_cycles = 163660
Reply_Network_injected_packets_per_cycle =        0.0393
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       4.8333
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 2846 (inst/sec)
gpgpu_simulation_rate = 1319 (cycle/sec)
gpgpu_silicon_slowdown = 1097043x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f2013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (3,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 13 
gpu_sim_cycle = 13645
gpu_sim_insn = 18345
gpu_ipc =       1.3444
gpu_tot_sim_cycle = 177305
gpu_tot_sim_insn = 371287
gpu_tot_ipc =       2.0941
gpu_tot_issued_cta = 61
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0244
partiton_level_parallism_total  =       0.0382
partiton_level_parallism_util =       3.0000
partiton_level_parallism_util_total  =       4.6923
L2_BW  =       1.1300 GB/Sec
L2_BW_total  =       1.7683 GB/Sec
gpu_total_sim_rate=2812

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6832
	L1D_total_cache_misses = 5917
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806

Total_core_cache_fail_stats:
ctas_completed 61, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 371287
gpgpu_n_tot_w_icount = 33564
gpgpu_n_stall_shd_mem = 26413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3965
gpgpu_n_mem_write_global = 2806
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17629
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 111325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1592545	W0_Scoreboard:481587	W1:1464	W2:1220	W3:1220	W4:1220	W5:1220	W6:1220	W7:1220	W8:1220	W9:1220	W10:1220	W11:1220	W12:1220	W13:1220	W14:1220	W15:1220	W16:15020	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:33564	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31720 {8:3965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 112240 {40:2806,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 158600 {40:3965,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22448 {8:2806,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 24 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=104147 n_nop=104147 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104147i bk1: 0a 104147i bk2: 0a 104147i bk3: 0a 104147i bk4: 0a 104147i bk5: 0a 104147i bk6: 0a 104147i bk7: 0a 104147i bk8: 0a 104147i bk9: 0a 104147i bk10: 0a 104147i bk11: 0a 104147i bk12: 0a 104147i bk13: 0a 104147i bk14: 0a 104147i bk15: 0a 104147i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104147 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104147 
n_nop = 104147 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 116, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 113, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 122, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 111, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 121, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 111, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 118, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 110, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 97, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 116, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 115, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 123, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 122, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 97, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 107, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6771
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6771
icnt_total_pkts_simt_to_mem=6771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6771
Req_Network_cycles = 177305
Req_Network_injected_packets_per_cycle =       0.0382 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       4.6923
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 6771
Reply_Network_cycles = 177305
Reply_Network_injected_packets_per_cycle =        0.0382
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       4.6923
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 2812 (inst/sec)
gpgpu_simulation_rate = 1343 (cycle/sec)
gpgpu_silicon_slowdown = 1077438x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f2013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (2,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 14 
gpu_sim_cycle = 13645
gpu_sim_insn = 12230
gpu_ipc =       0.8963
gpu_tot_sim_cycle = 190950
gpu_tot_sim_insn = 383517
gpu_tot_ipc =       2.0085
gpu_tot_issued_cta = 63
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0163
partiton_level_parallism_total  =       0.0366
partiton_level_parallism_util =       2.0000
partiton_level_parallism_util_total  =       4.5000
L2_BW  =       0.7534 GB/Sec
L2_BW_total  =       1.6958 GB/Sec
gpu_total_sim_rate=2739

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7056
	L1D_total_cache_misses = 6111
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898

Total_core_cache_fail_stats:
ctas_completed 63, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 383517
gpgpu_n_tot_w_icount = 34668
gpgpu_n_stall_shd_mem = 27279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4095
gpgpu_n_mem_write_global = 2898
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18207
gpgpu_n_store_insn = 16128
gpgpu_n_shmem_insn = 114975
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26460
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1644795	W0_Scoreboard:497385	W1:1512	W2:1260	W3:1260	W4:1260	W5:1260	W6:1260	W7:1260	W8:1260	W9:1260	W10:1260	W11:1260	W12:1260	W13:1260	W14:1260	W15:1260	W16:15516	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:34668	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32760 {8:4095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 115920 {40:2898,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163800 {40:4095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23184 {8:2898,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 24 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112162 n_nop=112162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112162i bk1: 0a 112162i bk2: 0a 112162i bk3: 0a 112162i bk4: 0a 112162i bk5: 0a 112162i bk6: 0a 112162i bk7: 0a 112162i bk8: 0a 112162i bk9: 0a 112162i bk10: 0a 112162i bk11: 0a 112162i bk12: 0a 112162i bk13: 0a 112162i bk14: 0a 112162i bk15: 0a 112162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112162 
n_nop = 112162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 120, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 127, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 116, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 125, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 116, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 124, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 119, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 121, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 118, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 116, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 123, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 122, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 110, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 107, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 110, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 97, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 97, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6993
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2898
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6993
icnt_total_pkts_simt_to_mem=6993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6993
Req_Network_cycles = 190950
Req_Network_injected_packets_per_cycle =       0.0366 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       4.5000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 6993
Reply_Network_cycles = 190950
Reply_Network_injected_packets_per_cycle =        0.0366
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       4.5000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 20 sec (140 sec)
gpgpu_simulation_rate = 2739 (inst/sec)
gpgpu_simulation_rate = 1363 (cycle/sec)
gpgpu_silicon_slowdown = 1061628x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f76a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd040f7698..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7694..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f768c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd040f7740..

GPGPU-Sim PTX: cudaLaunch for 0x0x55816f2013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 15 
gpu_sim_cycle = 13645
gpu_sim_insn = 6115
gpu_ipc =       0.4481
gpu_tot_sim_cycle = 204595
gpu_tot_sim_insn = 389632
gpu_tot_ipc =       1.9044
gpu_tot_issued_cta = 64
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0081
partiton_level_parallism_total  =       0.0347
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.2667
L2_BW  =       0.3767 GB/Sec
L2_BW_total  =       1.6078 GB/Sec
gpu_total_sim_rate=2632

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7168
	L1D_total_cache_misses = 6208
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 389632
gpgpu_n_tot_w_icount = 35220
gpgpu_n_stall_shd_mem = 27712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4160
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18496
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 116800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26880
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 832
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1670920	W0_Scoreboard:505284	W1:1536	W2:1280	W3:1280	W4:1280	W5:1280	W6:1280	W7:1280	W8:1280	W9:1280	W10:1280	W11:1280	W12:1280	W13:1280	W14:1280	W15:1280	W16:15764	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:35220	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33280 {8:4160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 117760 {40:2944,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166400 {40:4160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
maxmflatency = 189 
max_icnt2mem_latency = 25 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 24 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	7104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        189       189       188         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        189       189       189         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        189       189       187         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        189       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120177 n_nop=120177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120177i bk1: 0a 120177i bk2: 0a 120177i bk3: 0a 120177i bk4: 0a 120177i bk5: 0a 120177i bk6: 0a 120177i bk7: 0a 120177i bk8: 0a 120177i bk9: 0a 120177i bk10: 0a 120177i bk11: 0a 120177i bk12: 0a 120177i bk13: 0a 120177i bk14: 0a 120177i bk15: 0a 120177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120177 
n_nop = 120177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 123, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 134, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 116, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 123, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 127, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 127, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 124, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 121, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 97, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 116, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 123, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 99, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 122, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 107, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 111, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 110, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 111, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 110, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 109, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 95, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 96, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 97, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 106, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7104
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7104
icnt_total_pkts_simt_to_mem=7104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7104
Req_Network_cycles = 204595
Req_Network_injected_packets_per_cycle =       0.0347 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       4.2667
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 7104
Reply_Network_cycles = 204595
Reply_Network_injected_packets_per_cycle =        0.0347
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       4.2667
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 28 sec (148 sec)
gpgpu_simulation_rate = 2632 (inst/sec)
gpgpu_simulation_rate = 1382 (cycle/sec)
gpgpu_silicon_slowdown = 1047033x

PASSED
print traceback value GPU:
8 11 21 31 41 51 51 46 49 44 42 45 43 38 40 41 44 38 34 36 37 38 29 29 32 35 30 33 33 34 26 34 37 40 38 41 44 47 45 45 43 43 41 41 45 49 47 51 51 49 40 43 43 43 47 49 49 52 45 44 47 48 48 42 45 40 40 39 37 35 36 27 23 21 21 15 15 17 17 12 12 16 16 17 11 9 9 11 10 13 11 11 12 14 14 17 10 13 13 11 9 11 15 15 15 15 13 16 8 2 -4 -4 -3 -3 0 -2 1 1 4 -1 -1 2 -3 -5 -1 2 2 2 5 5 5 9 0 -5 -6 -3 0 0 
GPGPU-Sim: *** exit detected ***
