
MASTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003198  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  00403198  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002944  2000043c  004035d4  0002043c  2**2
                  ALLOC
  3 .stack        00000400  20002d80  00405f18  0002043c  2**0
                  ALLOC
  4 .heap         00000200  20003180  00406318  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020466  2**0
                  CONTENTS, READONLY
  7 .debug_info   00003b31  00000000  00000000  000204bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000a16  00000000  00000000  00023ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000c8c  00000000  00000000  00024a06  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000188  00000000  00000000  00025692  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000168  00000000  00000000  0002581a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000fe8b  00000000  00000000  00025982  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002887  00000000  00000000  0003580d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00043242  00000000  00000000  00038094  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000b80  00000000  00000000  0007b2d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	80 31 00 20 dd 01 40 00 d9 01 40 00 d9 01 40 00     .1. ..@...@...@.
  400010:	d9 01 40 00 d9 01 40 00 d9 01 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d9 01 40 00 d9 01 40 00 00 00 00 00 d9 01 40 00     ..@...@.......@.
  40003c:	d9 01 40 00 d9 01 40 00 d9 01 40 00 d9 01 40 00     ..@...@...@...@.
  40004c:	d9 01 40 00 d9 01 40 00 d9 01 40 00 d9 01 40 00     ..@...@...@...@.
  40005c:	00 00 00 00 99 06 40 00 d9 01 40 00 00 00 00 00     ......@...@.....
  40006c:	d9 01 40 00 d9 01 40 00 00 00 00 00 d9 01 40 00     ..@...@.......@.
  40007c:	d9 01 40 00 00 00 00 00 00 00 00 00 d9 01 40 00     ..@...........@.
  40008c:	d9 01 40 00 d9 01 40 00 d9 01 40 00 d9 01 40 00     ..@...@...@...@.
  40009c:	d9 01 40 00 d9 01 40 00 d9 01 40 00 00 00 00 00     ..@...@...@.....
	...
  4000b4:	d9 01 40 00 d9 01 40 00 d9 01 40 00 d9 01 40 00     ..@...@...@...@.
  4000c4:	d9 01 40 00 d9 01 40 00                             ..@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000043c 	.word	0x2000043c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00403198 	.word	0x00403198

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00403198 	.word	0x00403198
  40012c:	20000440 	.word	0x20000440
  400130:	00403198 	.word	0x00403198
  400134:	00000000 	.word	0x00000000

00400138 <_Z8ADC_Initv>:
#include "sam.h"

void ADC_Init()
{
  400138:	b510      	push	{r4, lr}
	//DO NOT USE CH6 AND CH7 IN ADC IF USING UART1
	//enable ADC channel 4, channel 5 and channel 15
	REG_ADC_CHER |= ADC_CHER_CH4 | ADC_CHER_CH5;
  40013a:	4b1d      	ldr	r3, [pc, #116]	; (4001b0 <_Z8ADC_Initv+0x78>)
  40013c:	681a      	ldr	r2, [r3, #0]
  40013e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
  400142:	601a      	str	r2, [r3, #0]
	REG_ADC_CHER |= ADC_CHER_CH6 | ADC_CHER_CH7;
  400144:	681a      	ldr	r2, [r3, #0]
  400146:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
  40014a:	601a      	str	r2, [r3, #0]
	//set ADC clock to 1 MHz
	REG_ADC_ACR |= ADC_ACR_IBCTL(1);
  40014c:	4a19      	ldr	r2, [pc, #100]	; (4001b4 <_Z8ADC_Initv+0x7c>)
  40014e:	6813      	ldr	r3, [r2, #0]
  400150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400154:	6013      	str	r3, [r2, #0]
	//clock prescaler = (fcpu / (2 * adc_freq)) - 1
	uint8_t PRS = SystemCoreClock / (2 * 1E6) - 1;
  400156:	4b18      	ldr	r3, [pc, #96]	; (4001b8 <_Z8ADC_Initv+0x80>)
  400158:	6818      	ldr	r0, [r3, #0]
  40015a:	4b18      	ldr	r3, [pc, #96]	; (4001bc <_Z8ADC_Initv+0x84>)
  40015c:	4798      	blx	r3
  40015e:	a312      	add	r3, pc, #72	; (adr r3, 4001a8 <_Z8ADC_Initv+0x70>)
  400160:	e9d3 2300 	ldrd	r2, r3, [r3]
  400164:	4c16      	ldr	r4, [pc, #88]	; (4001c0 <_Z8ADC_Initv+0x88>)
  400166:	47a0      	blx	r4
  400168:	2200      	movs	r2, #0
  40016a:	4b16      	ldr	r3, [pc, #88]	; (4001c4 <_Z8ADC_Initv+0x8c>)
  40016c:	4c16      	ldr	r4, [pc, #88]	; (4001c8 <_Z8ADC_Initv+0x90>)
  40016e:	47a0      	blx	r4
  400170:	4b16      	ldr	r3, [pc, #88]	; (4001cc <_Z8ADC_Initv+0x94>)
  400172:	4798      	blx	r3
  400174:	b2c0      	uxtb	r0, r0
	REG_ADC_MR |= ADC_MR_PRESCAL(PRS);
  400176:	4a16      	ldr	r2, [pc, #88]	; (4001d0 <_Z8ADC_Initv+0x98>)
  400178:	6813      	ldr	r3, [r2, #0]
  40017a:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  40017e:	6010      	str	r0, [r2, #0]
	//Enable ADC interrupts for end of conversion
	REG_ADC_IER |= ADC_IER_EOC4 | ADC_IER_EOC5 | ADC_IER_EOC6 | ADC_IER_EOC7;
  400180:	3220      	adds	r2, #32
  400182:	6813      	ldr	r3, [r2, #0]
  400184:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
  400188:	6013      	str	r3, [r2, #0]
	//enable clock for ADC
	REG_PMC_PCER0|= PMC_PCER0_PID29;
  40018a:	f502 2228 	add.w	r2, r2, #688128	; 0xa8000
  40018e:	f502 727b 	add.w	r2, r2, #1004	; 0x3ec
  400192:	6813      	ldr	r3, [r2, #0]
  400194:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400198:	6013      	str	r3, [r2, #0]
	//ADC software reset
	//REG_ADC_CR |= ADC_CR_SWRST;
	//Autocalibration
	REG_ADC_CR |= ADC_CR_AUTOCAL;
  40019a:	4a0e      	ldr	r2, [pc, #56]	; (4001d4 <_Z8ADC_Initv+0x9c>)
  40019c:	6813      	ldr	r3, [r2, #0]
  40019e:	f043 0308 	orr.w	r3, r3, #8
  4001a2:	6013      	str	r3, [r2, #0]
  4001a4:	bd10      	pop	{r4, pc}
  4001a6:	bf00      	nop
  4001a8:	00000000 	.word	0x00000000
  4001ac:	413e8480 	.word	0x413e8480
  4001b0:	40038010 	.word	0x40038010
  4001b4:	40038094 	.word	0x40038094
  4001b8:	20000000 	.word	0x20000000
  4001bc:	004021f9 	.word	0x004021f9
  4001c0:	00402539 	.word	0x00402539
  4001c4:	3ff00000 	.word	0x3ff00000
  4001c8:	00401f7d 	.word	0x00401f7d
  4001cc:	00402845 	.word	0x00402845
  4001d0:	40038004 	.word	0x40038004
  4001d4:	40038000 	.word	0x40038000

004001d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4001d8:	e7fe      	b.n	4001d8 <Dummy_Handler>
	...

004001dc <Reset_Handler>:
{
  4001dc:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  4001de:	4b10      	ldr	r3, [pc, #64]	; (400220 <Reset_Handler+0x44>)
  4001e0:	4a10      	ldr	r2, [pc, #64]	; (400224 <Reset_Handler+0x48>)
  4001e2:	429a      	cmp	r2, r3
  4001e4:	d009      	beq.n	4001fa <Reset_Handler+0x1e>
  4001e6:	4b0e      	ldr	r3, [pc, #56]	; (400220 <Reset_Handler+0x44>)
  4001e8:	4a0e      	ldr	r2, [pc, #56]	; (400224 <Reset_Handler+0x48>)
  4001ea:	e003      	b.n	4001f4 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  4001ec:	6811      	ldr	r1, [r2, #0]
  4001ee:	6019      	str	r1, [r3, #0]
  4001f0:	3304      	adds	r3, #4
  4001f2:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  4001f4:	490c      	ldr	r1, [pc, #48]	; (400228 <Reset_Handler+0x4c>)
  4001f6:	428b      	cmp	r3, r1
  4001f8:	d3f8      	bcc.n	4001ec <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <Reset_Handler+0x50>)
  4001fc:	e002      	b.n	400204 <Reset_Handler+0x28>
                *pDest++ = 0;
  4001fe:	2200      	movs	r2, #0
  400200:	601a      	str	r2, [r3, #0]
  400202:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400204:	4a0a      	ldr	r2, [pc, #40]	; (400230 <Reset_Handler+0x54>)
  400206:	4293      	cmp	r3, r2
  400208:	d3f9      	bcc.n	4001fe <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40020a:	4a0a      	ldr	r2, [pc, #40]	; (400234 <Reset_Handler+0x58>)
  40020c:	4b0a      	ldr	r3, [pc, #40]	; (400238 <Reset_Handler+0x5c>)
  40020e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400212:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400214:	4b09      	ldr	r3, [pc, #36]	; (40023c <Reset_Handler+0x60>)
  400216:	4798      	blx	r3
        main();
  400218:	4b09      	ldr	r3, [pc, #36]	; (400240 <Reset_Handler+0x64>)
  40021a:	4798      	blx	r3
  40021c:	e7fe      	b.n	40021c <Reset_Handler+0x40>
  40021e:	bf00      	nop
  400220:	20000000 	.word	0x20000000
  400224:	00403198 	.word	0x00403198
  400228:	2000043c 	.word	0x2000043c
  40022c:	2000043c 	.word	0x2000043c
  400230:	20002d80 	.word	0x20002d80
  400234:	e000ed00 	.word	0xe000ed00
  400238:	00400000 	.word	0x00400000
  40023c:	00402f45 	.word	0x00402f45
  400240:	00400519 	.word	0x00400519

00400244 <_Z8CLK_Inithhhh>:
#define rc 0
#define xtal 1
#define osc 2
void CLK_Init(uint8_t source,uint8_t fsource, uint8_t num, uint8_t den)
{
  400244:	b470      	push	{r4, r5, r6}
	// Disable watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  400246:	f44f 4500 	mov.w	r5, #32768	; 0x8000
  40024a:	4c5e      	ldr	r4, [pc, #376]	; (4003c4 <_Z8CLK_Inithhhh+0x180>)
  40024c:	6065      	str	r5, [r4, #4]
	//Embedded Flash Wait States for Worst-Case Conditions
	EFC0->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
  40024e:	4d5e      	ldr	r5, [pc, #376]	; (4003c8 <_Z8CLK_Inithhhh+0x184>)
  400250:	f5a4 6425 	sub.w	r4, r4, #2640	; 0xa50
  400254:	6025      	str	r5, [r4, #0]
	#if defined(ID_EFC1)
	EFC1->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
	#endif
	switch(source)
  400256:	2801      	cmp	r0, #1
  400258:	d058      	beq.n	40030c <_Z8CLK_Inithhhh+0xc8>
  40025a:	b1a0      	cbz	r0, 400286 <_Z8CLK_Inithhhh+0x42>
  40025c:	2802      	cmp	r0, #2
  40025e:	d075      	beq.n	40034c <_Z8CLK_Inithhhh+0x108>
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
		//Disable the on-chip fast RC oscillator
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
		break;
	}
	if(num == 0 || den == 0)
  400260:	b112      	cbz	r2, 400268 <_Z8CLK_Inithhhh+0x24>
  400262:	2b00      	cmp	r3, #0
  400264:	f040 808e 	bne.w	400384 <_Z8CLK_Inithhhh+0x140>
	{
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_MAIN_CLK;
  400268:	2201      	movs	r2, #1
  40026a:	4b58      	ldr	r3, [pc, #352]	; (4003cc <_Z8CLK_Inithhhh+0x188>)
  40026c:	601a      	str	r2, [r3, #0]
		SystemCoreClock = fsource*1000000;
  40026e:	4b58      	ldr	r3, [pc, #352]	; (4003d0 <_Z8CLK_Inithhhh+0x18c>)
  400270:	fb03 f101 	mul.w	r1, r3, r1
  400274:	4b57      	ldr	r3, [pc, #348]	; (4003d4 <_Z8CLK_Inithhhh+0x190>)
  400276:	6019      	str	r1, [r3, #0]
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
		SystemCoreClock = (fsource*(num)/den)*1000000;
	}
	while (!(REG_PMC_SR & PMC_SR_MCKRDY));
  400278:	4b57      	ldr	r3, [pc, #348]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  40027a:	681b      	ldr	r3, [r3, #0]
  40027c:	f013 0f08 	tst.w	r3, #8
  400280:	d0fa      	beq.n	400278 <_Z8CLK_Inithhhh+0x34>
}
  400282:	bc70      	pop	{r4, r5, r6}
  400284:	4770      	bx	lr
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  400286:	4c55      	ldr	r4, [pc, #340]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  400288:	6820      	ldr	r0, [r4, #0]
  40028a:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  40028e:	f040 0008 	orr.w	r0, r0, #8
  400292:	6020      	str	r0, [r4, #0]
		PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  400294:	4c52      	ldr	r4, [pc, #328]	; (4003e0 <_Z8CLK_Inithhhh+0x19c>)
  400296:	4853      	ldr	r0, [pc, #332]	; (4003e4 <_Z8CLK_Inithhhh+0x1a0>)
  400298:	6204      	str	r4, [r0, #32]
		while (!(REG_PMC_SR & PMC_SR_MOSCRCS));
  40029a:	484f      	ldr	r0, [pc, #316]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  40029c:	6800      	ldr	r0, [r0, #0]
  40029e:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  4002a2:	d0fa      	beq.n	40029a <_Z8CLK_Inithhhh+0x56>
		switch(fsource)
  4002a4:	2904      	cmp	r1, #4
  4002a6:	d00d      	beq.n	4002c4 <_Z8CLK_Inithhhh+0x80>
  4002a8:	2908      	cmp	r1, #8
  4002aa:	d023      	beq.n	4002f4 <_Z8CLK_Inithhhh+0xb0>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002ac:	4c4b      	ldr	r4, [pc, #300]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  4002ae:	6820      	ldr	r0, [r4, #0]
  4002b0:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002b4:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_12_MHz;
  4002b8:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002bc:	f040 0020 	orr.w	r0, r0, #32
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002c0:	6020      	str	r0, [r4, #0]
			break;
  4002c2:	e008      	b.n	4002d6 <_Z8CLK_Inithhhh+0x92>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002c4:	4c45      	ldr	r4, [pc, #276]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  4002c6:	6820      	ldr	r0, [r4, #0]
  4002c8:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002cc:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  4002d0:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002d4:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCRCS));
  4002d6:	4840      	ldr	r0, [pc, #256]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  4002d8:	6800      	ldr	r0, [r0, #0]
  4002da:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  4002de:	d0fa      	beq.n	4002d6 <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4002e0:	4c3e      	ldr	r4, [pc, #248]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  4002e2:	6820      	ldr	r0, [r4, #0]
  4002e4:	f020 709b 	bic.w	r0, r0, #20316160	; 0x1360000
  4002e8:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
  4002ec:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002f0:	6020      	str	r0, [r4, #0]
		break;
  4002f2:	e7b5      	b.n	400260 <_Z8CLK_Inithhhh+0x1c>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002f4:	4c39      	ldr	r4, [pc, #228]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  4002f6:	6820      	ldr	r0, [r4, #0]
  4002f8:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002fc:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_8_MHz;
  400300:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400304:	f040 0010 	orr.w	r0, r0, #16
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400308:	6020      	str	r0, [r4, #0]
			break;
  40030a:	e7e4      	b.n	4002d6 <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(0xff);
  40030c:	4c33      	ldr	r4, [pc, #204]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  40030e:	6825      	ldr	r5, [r4, #0]
  400310:	4835      	ldr	r0, [pc, #212]	; (4003e8 <_Z8CLK_Inithhhh+0x1a4>)
  400312:	4328      	orrs	r0, r5
  400314:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCXTS));
  400316:	4830      	ldr	r0, [pc, #192]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  400318:	6800      	ldr	r0, [r0, #0]
  40031a:	f010 0f01 	tst.w	r0, #1
  40031e:	d0fa      	beq.n	400316 <_Z8CLK_Inithhhh+0xd2>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400320:	4c2e      	ldr	r4, [pc, #184]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  400322:	6820      	ldr	r0, [r4, #0]
  400324:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  400328:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  40032c:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
  40032e:	482a      	ldr	r0, [pc, #168]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  400330:	6800      	ldr	r0, [r0, #0]
  400332:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  400336:	d0fa      	beq.n	40032e <_Z8CLK_Inithhhh+0xea>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  400338:	4c28      	ldr	r4, [pc, #160]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  40033a:	6820      	ldr	r0, [r4, #0]
  40033c:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400340:	f020 0008 	bic.w	r0, r0, #8
  400344:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400348:	6020      	str	r0, [r4, #0]
		break;
  40034a:	e789      	b.n	400260 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY;
  40034c:	4c23      	ldr	r4, [pc, #140]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  40034e:	6820      	ldr	r0, [r4, #0]
  400350:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400354:	f040 0002 	orr.w	r0, r0, #2
  400358:	6020      	str	r0, [r4, #0]
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40035a:	6820      	ldr	r0, [r4, #0]
  40035c:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  400360:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  400364:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
  400366:	481c      	ldr	r0, [pc, #112]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  400368:	6800      	ldr	r0, [r0, #0]
  40036a:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  40036e:	d0fa      	beq.n	400366 <_Z8CLK_Inithhhh+0x122>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  400370:	4c1a      	ldr	r4, [pc, #104]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  400372:	6820      	ldr	r0, [r4, #0]
  400374:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400378:	f020 0008 	bic.w	r0, r0, #8
  40037c:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400380:	6020      	str	r0, [r4, #0]
		break;
  400382:	e76d      	b.n	400260 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_PLLAR |= CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(num-1) | CKGR_PLLAR_DIVA(den) | CKGR_PLLAR_PLLACOUNT(0x3ful);
  400384:	4e19      	ldr	r6, [pc, #100]	; (4003ec <_Z8CLK_Inithhhh+0x1a8>)
  400386:	6830      	ldr	r0, [r6, #0]
  400388:	1e54      	subs	r4, r2, #1
  40038a:	4d19      	ldr	r5, [pc, #100]	; (4003f0 <_Z8CLK_Inithhhh+0x1ac>)
  40038c:	ea05 4404 	and.w	r4, r5, r4, lsl #16
  400390:	431c      	orrs	r4, r3
  400392:	4320      	orrs	r0, r4
  400394:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
  400398:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
  40039c:	6030      	str	r0, [r6, #0]
		while (!(REG_PMC_SR & PMC_SR_LOCKA));
  40039e:	480e      	ldr	r0, [pc, #56]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  4003a0:	6800      	ldr	r0, [r0, #0]
  4003a2:	f010 0f02 	tst.w	r0, #2
  4003a6:	d0fa      	beq.n	40039e <_Z8CLK_Inithhhh+0x15a>
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
  4003a8:	2402      	movs	r4, #2
  4003aa:	4808      	ldr	r0, [pc, #32]	; (4003cc <_Z8CLK_Inithhhh+0x188>)
  4003ac:	6004      	str	r4, [r0, #0]
		SystemCoreClock = (fsource*(num)/den)*1000000;
  4003ae:	fb02 f101 	mul.w	r1, r2, r1
  4003b2:	fb91 f3f3 	sdiv	r3, r1, r3
  4003b6:	4a06      	ldr	r2, [pc, #24]	; (4003d0 <_Z8CLK_Inithhhh+0x18c>)
  4003b8:	fb02 f303 	mul.w	r3, r2, r3
  4003bc:	4a05      	ldr	r2, [pc, #20]	; (4003d4 <_Z8CLK_Inithhhh+0x190>)
  4003be:	6013      	str	r3, [r2, #0]
  4003c0:	e75a      	b.n	400278 <_Z8CLK_Inithhhh+0x34>
  4003c2:	bf00      	nop
  4003c4:	400e1450 	.word	0x400e1450
  4003c8:	04000700 	.word	0x04000700
  4003cc:	400e0430 	.word	0x400e0430
  4003d0:	000f4240 	.word	0x000f4240
  4003d4:	20000000 	.word	0x20000000
  4003d8:	400e0468 	.word	0x400e0468
  4003dc:	400e0420 	.word	0x400e0420
  4003e0:	00370008 	.word	0x00370008
  4003e4:	400e0400 	.word	0x400e0400
  4003e8:	0037ff01 	.word	0x0037ff01
  4003ec:	400e0428 	.word	0x400e0428
  4003f0:	07ff0000 	.word	0x07ff0000

004003f4 <_Z14UART0_fullInitm>:
}

void UART0_fullInit(uint32_t baudrate)
{
	// Disable watchdog
	REG_WDT_MR |= WDT_MR_WDDIS;
  4003f4:	4a15      	ldr	r2, [pc, #84]	; (40044c <_Z14UART0_fullInitm+0x58>)
  4003f6:	6813      	ldr	r3, [r2, #0]
  4003f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4003fc:	6013      	str	r3, [r2, #0]
	// Configure PIO controller A
	REG_PIOA_PDR |= PIO_PDR_P9 | PIO_PDR_P10;
  4003fe:	f5a2 62ca 	sub.w	r2, r2, #1616	; 0x650
  400402:	6813      	ldr	r3, [r2, #0]
  400404:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
  400408:	6013      	str	r3, [r2, #0]
	
	// Configure PMC UART Clock
	REG_PMC_PCER0 |= PMC_PCER0_PID8;
  40040a:	f6a2 12f4 	subw	r2, r2, #2548	; 0x9f4
  40040e:	6813      	ldr	r3, [r2, #0]
  400410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400414:	6013      	str	r3, [r2, #0]
	
	// Configure baud rate
	REG_UART0_BRGR = SystemCoreClock / (baudrate * 16);
  400416:	0100      	lsls	r0, r0, #4
  400418:	4b0d      	ldr	r3, [pc, #52]	; (400450 <_Z14UART0_fullInitm+0x5c>)
  40041a:	681b      	ldr	r3, [r3, #0]
  40041c:	fbb3 f0f0 	udiv	r0, r3, r0
  400420:	4b0c      	ldr	r3, [pc, #48]	; (400454 <_Z14UART0_fullInitm+0x60>)
  400422:	6018      	str	r0, [r3, #0]
	
	// Configure Mode Register (Parity and Channel mode)
	REG_UART0_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;
  400424:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400428:	3b1c      	subs	r3, #28
  40042a:	601a      	str	r2, [r3, #0]

	// Configure Control Register (enable/disable TX/RX)
	REG_UART0_CR |= UART_CR_TXEN | UART_CR_RXEN;
  40042c:	4a0a      	ldr	r2, [pc, #40]	; (400458 <_Z14UART0_fullInitm+0x64>)
  40042e:	6813      	ldr	r3, [r2, #0]
  400430:	f043 0350 	orr.w	r3, r3, #80	; 0x50
  400434:	6013      	str	r3, [r2, #0]

	// Enable interrupt on receive
	REG_UART0_IER |= UART_IER_RXRDY;
  400436:	3208      	adds	r2, #8
  400438:	6813      	ldr	r3, [r2, #0]
  40043a:	f043 0301 	orr.w	r3, r3, #1
  40043e:	6013      	str	r3, [r2, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400440:	f44f 7280 	mov.w	r2, #256	; 0x100
  400444:	4b05      	ldr	r3, [pc, #20]	; (40045c <_Z14UART0_fullInitm+0x68>)
  400446:	601a      	str	r2, [r3, #0]
  400448:	4770      	bx	lr
  40044a:	bf00      	nop
  40044c:	400e1454 	.word	0x400e1454
  400450:	20000000 	.word	0x20000000
  400454:	400e0620 	.word	0x400e0620
  400458:	400e0600 	.word	0x400e0600
  40045c:	e000e100 	.word	0xe000e100

00400460 <_Z10UART0_byteh>:
	NVIC_EnableIRQ(UART0_IRQn);
}

void UART0_byte(uint8_t data)
{
		while (!(REG_UART0_SR & UART_SR_TXRDY));	// Wait for transmitter to be ready
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <_Z10UART0_byteh+0x14>)
  400462:	681b      	ldr	r3, [r3, #0]
  400464:	f013 0f02 	tst.w	r3, #2
  400468:	d0fa      	beq.n	400460 <_Z10UART0_byteh>
		REG_UART0_THR |= data;						// Put data into buffer, sends the data
  40046a:	4b03      	ldr	r3, [pc, #12]	; (400478 <_Z10UART0_byteh+0x18>)
  40046c:	681a      	ldr	r2, [r3, #0]
  40046e:	4310      	orrs	r0, r2
  400470:	6018      	str	r0, [r3, #0]
  400472:	4770      	bx	lr
  400474:	400e0614 	.word	0x400e0614
  400478:	400e061c 	.word	0x400e061c

0040047c <_Z9I2C_writeh>:


void I2C_write(uint8_t data)
{
	//write data or slave register to THR
	REG_TWI0_THR |= data;
  40047c:	4a04      	ldr	r2, [pc, #16]	; (400490 <_Z9I2C_writeh+0x14>)
  40047e:	6813      	ldr	r3, [r2, #0]
  400480:	4318      	orrs	r0, r3
  400482:	6010      	str	r0, [r2, #0]
	//wait for ack
	while(!(REG_TWI0_SR & TWI_SR_TXRDY));
  400484:	4b03      	ldr	r3, [pc, #12]	; (400494 <_Z9I2C_writeh+0x18>)
  400486:	681b      	ldr	r3, [r3, #0]
  400488:	f013 0f04 	tst.w	r3, #4
  40048c:	d0fa      	beq.n	400484 <_Z9I2C_writeh+0x8>
}
  40048e:	4770      	bx	lr
  400490:	40018034 	.word	0x40018034
  400494:	40018020 	.word	0x40018020

00400498 <_Z15I2C_master_Initt>:

// UPDATED LIBRARIES
void I2C_master_Init(uint16_t i2cclock)
{
	//enable i2c peripheral in PMC
	REG_PMC_PCER0 |= PMC_PCER0_PID19;
  400498:	4a10      	ldr	r2, [pc, #64]	; (4004dc <_Z15I2C_master_Initt+0x44>)
  40049a:	6813      	ldr	r3, [r2, #0]
  40049c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  4004a0:	6013      	str	r3, [r2, #0]
	//disable PIO control of pins to enable peripheral control
	REG_PIOA_PDR  |= PIO_PDR_P3 | PIO_PDR_P4;
  4004a2:	f602 12f4 	addw	r2, r2, #2548	; 0x9f4
  4004a6:	6813      	ldr	r3, [r2, #0]
  4004a8:	f043 0318 	orr.w	r3, r3, #24
  4004ac:	6013      	str	r3, [r2, #0]
	
	// Configure Clock Waveform Generator Register
	// CLDIV = ((fmclk/fclk) -4)/(2^CKDIV); for 120 MHz, fclk = 400 KHz; ckdiv = 3, cldiv = 37
	uint8_t cldiv = ((SystemCoreClock / (i2cclock*1000))-4)/8;
  4004ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4004b2:	fb03 f300 	mul.w	r3, r3, r0
  4004b6:	4a0a      	ldr	r2, [pc, #40]	; (4004e0 <_Z15I2C_master_Initt+0x48>)
  4004b8:	6810      	ldr	r0, [r2, #0]
  4004ba:	fbb0 f0f3 	udiv	r0, r0, r3
  4004be:	3804      	subs	r0, #4
  4004c0:	08c0      	lsrs	r0, r0, #3
	REG_TWI0_CWGR = TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(cldiv)| TWI_CWGR_CKDIV(3);
  4004c2:	0203      	lsls	r3, r0, #8
  4004c4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  4004c8:	b2c0      	uxtb	r0, r0
  4004ca:	4318      	orrs	r0, r3
  4004cc:	f440 3040 	orr.w	r0, r0, #196608	; 0x30000
  4004d0:	4b04      	ldr	r3, [pc, #16]	; (4004e4 <_Z15I2C_master_Initt+0x4c>)
  4004d2:	6018      	str	r0, [r3, #0]
	
	// Configure Control Register (enable/disable master/slave)
	REG_TWI0_CR = TWI_CR_SVDIS | TWI_CR_MSEN;
  4004d4:	2224      	movs	r2, #36	; 0x24
  4004d6:	3b10      	subs	r3, #16
  4004d8:	601a      	str	r2, [r3, #0]
  4004da:	4770      	bx	lr
  4004dc:	400e0410 	.word	0x400e0410
  4004e0:	20000000 	.word	0x20000000
  4004e4:	40018010 	.word	0x40018010

004004e8 <_Z21I2C_beginTransmissionh>:
}

void I2C_beginTransmission(uint8_t ID)
{
	// Configure Master Mode Register
	REG_TWI0_MMR = TWI_MMR_DADR(ID);
  4004e8:	0400      	lsls	r0, r0, #16
  4004ea:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
  4004ee:	4b04      	ldr	r3, [pc, #16]	; (400500 <_Z21I2C_beginTransmissionh+0x18>)
  4004f0:	6018      	str	r0, [r3, #0]
	//send start
	REG_TWI0_CR |= TWI_CR_START;
  4004f2:	4a04      	ldr	r2, [pc, #16]	; (400504 <_Z21I2C_beginTransmissionh+0x1c>)
  4004f4:	6813      	ldr	r3, [r2, #0]
  4004f6:	f043 0301 	orr.w	r3, r3, #1
  4004fa:	6013      	str	r3, [r2, #0]
  4004fc:	4770      	bx	lr
  4004fe:	bf00      	nop
  400500:	40018004 	.word	0x40018004
  400504:	40018000 	.word	0x40018000

00400508 <_Z19I2C_endTransmissionv>:
	REG_TWI0_CR |= TWI_CR_START;
}

void I2C_endTransmission()
{
	REG_TWI0_CR |= TWI_CR_STOP;
  400508:	4a02      	ldr	r2, [pc, #8]	; (400514 <_Z19I2C_endTransmissionv+0xc>)
  40050a:	6813      	ldr	r3, [r2, #0]
  40050c:	f043 0302 	orr.w	r3, r3, #2
  400510:	6013      	str	r3, [r2, #0]
  400512:	4770      	bx	lr
  400514:	40018000 	.word	0x40018000

00400518 <main>:

uint8_t r1 = 0;
uint8_t r2 = 0;				

int main(void)
{
  400518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int contadorSaltosTelemetria = 0;

	// Inicializaciones
	CLK_Init(osc, FOSC, 15, 2);
  40051a:	2302      	movs	r3, #2
  40051c:	220f      	movs	r2, #15
  40051e:	2110      	movs	r1, #16
  400520:	4618      	mov	r0, r3
  400522:	4c4f      	ldr	r4, [pc, #316]	; (400660 <main+0x148>)
  400524:	47a0      	blx	r4
	I2C_master_Init(I2CCLOCK);
  400526:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40052a:	4b4e      	ldr	r3, [pc, #312]	; (400664 <main+0x14c>)
  40052c:	4798      	blx	r3
	ADC_Init();
  40052e:	4b4e      	ldr	r3, [pc, #312]	; (400668 <main+0x150>)
  400530:	4798      	blx	r3
	UART0_fullInit(BAUDRATE);
  400532:	f44f 4096 	mov.w	r0, #19200	; 0x4b00
  400536:	4b4d      	ldr	r3, [pc, #308]	; (40066c <main+0x154>)
  400538:	4798      	blx	r3

	DPIN->PIO_OER |= ENA | END;
  40053a:	4b4d      	ldr	r3, [pc, #308]	; (400670 <main+0x158>)
  40053c:	691a      	ldr	r2, [r3, #16]
  40053e:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
  400542:	611a      	str	r2, [r3, #16]
	
	// Se enciende el DC-DC al encender el sistema
	DPIN->PIO_SODR |= END;
  400544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400546:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  40054a:	631a      	str	r2, [r3, #48]	; 0x30
	
	apagarEtapaPotencia();
  40054c:	4b49      	ldr	r3, [pc, #292]	; (400674 <main+0x15c>)
  40054e:	4798      	blx	r3
	int contadorSaltosTelemetria = 0;
  400550:	2700      	movs	r7, #0
  400552:	e042      	b.n	4005da <main+0xc2>
				contadorSaltosTelemetria++;
			}
			else
			{
				contadorSaltosTelemetria = 0;
				procesarTelemetria();
  400554:	4b48      	ldr	r3, [pc, #288]	; (400678 <main+0x160>)
  400556:	4798      	blx	r3
				contadorSaltosTelemetria = 0;
  400558:	2700      	movs	r7, #0
  40055a:	e044      	b.n	4005e6 <main+0xce>
				case 2:					
	
					// Envio de configuracion de parametros de inhibicion al esclavo
					I2C_beginTransmission(IDR1);
					I2C_write(W << 3 | 2);
					for(uint8_t i = 0; i < W; i++)
  40055c:	3601      	adds	r6, #1
  40055e:	b2f6      	uxtb	r6, r6
  400560:	4635      	mov	r5, r6
  400562:	4b46      	ldr	r3, [pc, #280]	; (40067c <main+0x164>)
  400564:	789b      	ldrb	r3, [r3, #2]
  400566:	429e      	cmp	r6, r3
  400568:	da0f      	bge.n	40058a <main+0x72>
					{
						for(uint8_t u = 9 * i; u < 9 * (i + 1); u++)
  40056a:	eb06 04c6 	add.w	r4, r6, r6, lsl #3
  40056e:	b2e4      	uxtb	r4, r4
  400570:	1c6b      	adds	r3, r5, #1
  400572:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
  400576:	429c      	cmp	r4, r3
  400578:	daf0      	bge.n	40055c <main+0x44>
						{
							I2C_write(reg[u]);
  40057a:	4b40      	ldr	r3, [pc, #256]	; (40067c <main+0x164>)
  40057c:	4423      	add	r3, r4
  40057e:	7918      	ldrb	r0, [r3, #4]
  400580:	4b3f      	ldr	r3, [pc, #252]	; (400680 <main+0x168>)
  400582:	4798      	blx	r3
						for(uint8_t u = 9 * i; u < 9 * (i + 1); u++)
  400584:	3401      	adds	r4, #1
  400586:	b2e4      	uxtb	r4, r4
  400588:	e7f2      	b.n	400570 <main+0x58>
					{
						I2C_write(reg[i]);
					}
#endif
					// Fin
					I2C_endTransmission();
  40058a:	4b3e      	ldr	r3, [pc, #248]	; (400684 <main+0x16c>)
  40058c:	4798      	blx	r3
					
					thROE = reg[9 * W] << 8 | reg[9 * W + 1];
  40058e:	4a3b      	ldr	r2, [pc, #236]	; (40067c <main+0x164>)
  400590:	7893      	ldrb	r3, [r2, #2]
  400592:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
  400596:	18d1      	adds	r1, r2, r3
  400598:	790c      	ldrb	r4, [r1, #4]
  40059a:	1c59      	adds	r1, r3, #1
  40059c:	4411      	add	r1, r2
  40059e:	7908      	ldrb	r0, [r1, #4]
  4005a0:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
  4005a4:	4938      	ldr	r1, [pc, #224]	; (400688 <main+0x170>)
  4005a6:	8008      	strh	r0, [r1, #0]
					thTemp = reg[9 * W + 2] << 8 | reg[9 * W + 3];
  4005a8:	1c98      	adds	r0, r3, #2
  4005aa:	4410      	add	r0, r2
  4005ac:	7904      	ldrb	r4, [r0, #4]
  4005ae:	1cd8      	adds	r0, r3, #3
  4005b0:	4410      	add	r0, r2
  4005b2:	7900      	ldrb	r0, [r0, #4]
  4005b4:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
  4005b8:	8048      	strh	r0, [r1, #2]
					thIdc = reg[9 * W + 4] << 8 | reg[9 * W + 5];
  4005ba:	1d18      	adds	r0, r3, #4
  4005bc:	4410      	add	r0, r2
  4005be:	7900      	ldrb	r0, [r0, #4]
  4005c0:	3305      	adds	r3, #5
  4005c2:	4413      	add	r3, r2
  4005c4:	791b      	ldrb	r3, [r3, #4]
  4005c6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  4005ca:	808b      	strh	r3, [r1, #4]
					I2C_beginTransmission(IDR1);
					I2C_write(0x07);
					I2C_endTransmission();
				break;
			}
			locki2c = false;
  4005cc:	2200      	movs	r2, #0
  4005ce:	4b2b      	ldr	r3, [pc, #172]	; (40067c <main+0x164>)
  4005d0:	701a      	strb	r2, [r3, #0]
  4005d2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4005d6:	4b2d      	ldr	r3, [pc, #180]	; (40068c <main+0x174>)
  4005d8:	601a      	str	r2, [r3, #0]
		if(isTelemetriaActiva)
  4005da:	4b2d      	ldr	r3, [pc, #180]	; (400690 <main+0x178>)
  4005dc:	781b      	ldrb	r3, [r3, #0]
  4005de:	b113      	cbz	r3, 4005e6 <main+0xce>
			if(contadorSaltosTelemetria < SKIP_TELEMETRIA)
  4005e0:	2f13      	cmp	r7, #19
  4005e2:	dcb7      	bgt.n	400554 <main+0x3c>
				contadorSaltosTelemetria++;
  4005e4:	3701      	adds	r7, #1
		if(locki2c)
  4005e6:	4b25      	ldr	r3, [pc, #148]	; (40067c <main+0x164>)
  4005e8:	781b      	ldrb	r3, [r3, #0]
  4005ea:	2b00      	cmp	r3, #0
  4005ec:	d035      	beq.n	40065a <main+0x142>
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4005ee:	f44f 7280 	mov.w	r2, #256	; 0x100
  4005f2:	4b26      	ldr	r3, [pc, #152]	; (40068c <main+0x174>)
  4005f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4005f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4005fc:	f3bf 8f6f 	isb	sy
			switch(command)
  400600:	4b1e      	ldr	r3, [pc, #120]	; (40067c <main+0x164>)
  400602:	785b      	ldrb	r3, [r3, #1]
  400604:	2b04      	cmp	r3, #4
  400606:	d011      	beq.n	40062c <main+0x114>
  400608:	2b07      	cmp	r3, #7
  40060a:	d01d      	beq.n	400648 <main+0x130>
  40060c:	2b02      	cmp	r3, #2
  40060e:	d1dd      	bne.n	4005cc <main+0xb4>
					I2C_beginTransmission(IDR1);
  400610:	2001      	movs	r0, #1
  400612:	4b20      	ldr	r3, [pc, #128]	; (400694 <main+0x17c>)
  400614:	4798      	blx	r3
					I2C_write(W << 3 | 2);
  400616:	4b19      	ldr	r3, [pc, #100]	; (40067c <main+0x164>)
  400618:	7898      	ldrb	r0, [r3, #2]
  40061a:	00c0      	lsls	r0, r0, #3
  40061c:	f040 0002 	orr.w	r0, r0, #2
  400620:	f000 00fa 	and.w	r0, r0, #250	; 0xfa
  400624:	4b16      	ldr	r3, [pc, #88]	; (400680 <main+0x168>)
  400626:	4798      	blx	r3
					for(uint8_t i = 0; i < W; i++)
  400628:	2600      	movs	r6, #0
  40062a:	e799      	b.n	400560 <main+0x48>
					I2C_beginTransmission(IDR1);
  40062c:	2001      	movs	r0, #1
  40062e:	4b19      	ldr	r3, [pc, #100]	; (400694 <main+0x17c>)
  400630:	4798      	blx	r3
					I2C_write(r1);
  400632:	4d12      	ldr	r5, [pc, #72]	; (40067c <main+0x164>)
  400634:	f895 0064 	ldrb.w	r0, [r5, #100]	; 0x64
  400638:	4c11      	ldr	r4, [pc, #68]	; (400680 <main+0x168>)
  40063a:	47a0      	blx	r4
					I2C_write(r2);
  40063c:	f895 0065 	ldrb.w	r0, [r5, #101]	; 0x65
  400640:	47a0      	blx	r4
					I2C_endTransmission();
  400642:	4b10      	ldr	r3, [pc, #64]	; (400684 <main+0x16c>)
  400644:	4798      	blx	r3
				break;
  400646:	e7c1      	b.n	4005cc <main+0xb4>
					I2C_beginTransmission(IDR1);
  400648:	2001      	movs	r0, #1
  40064a:	4b12      	ldr	r3, [pc, #72]	; (400694 <main+0x17c>)
  40064c:	4798      	blx	r3
					I2C_write(0x07);
  40064e:	2007      	movs	r0, #7
  400650:	4b0b      	ldr	r3, [pc, #44]	; (400680 <main+0x168>)
  400652:	4798      	blx	r3
					I2C_endTransmission();
  400654:	4b0b      	ldr	r3, [pc, #44]	; (400684 <main+0x16c>)
  400656:	4798      	blx	r3
				break;
  400658:	e7b8      	b.n	4005cc <main+0xb4>
			NVIC_EnableIRQ(UART0_IRQn);
		}
		else
		{
			asm("nop");
  40065a:	bf00      	nop
  40065c:	e7bd      	b.n	4005da <main+0xc2>
  40065e:	bf00      	nop
  400660:	00400245 	.word	0x00400245
  400664:	00400499 	.word	0x00400499
  400668:	00400139 	.word	0x00400139
  40066c:	004003f5 	.word	0x004003f5
  400670:	400e0e00 	.word	0x400e0e00
  400674:	004008f1 	.word	0x004008f1
  400678:	00400a51 	.word	0x00400a51
  40067c:	20000458 	.word	0x20000458
  400680:	0040047d 	.word	0x0040047d
  400684:	00400509 	.word	0x00400509
  400688:	20000004 	.word	0x20000004
  40068c:	e000e100 	.word	0xe000e100
  400690:	20002d28 	.word	0x20002d28
  400694:	004004e9 	.word	0x004004e9

00400698 <UART0_Handler>:
 *  \brief UART0 Interrupt handler.
 */
void UART0_Handler(void) 
{
	// when we receive a byte, transmit that byte back
	uint32_t status = REG_UART0_SR;
  400698:	4b65      	ldr	r3, [pc, #404]	; (400830 <UART0_Handler+0x198>)
  40069a:	681b      	ldr	r3, [r3, #0]
	if(status & UART_SR_RXRDY)
  40069c:	f013 0f01 	tst.w	r3, #1
  4006a0:	d024      	beq.n	4006ec <UART0_Handler+0x54>
	{
		// read receive holding register
		readByte = REG_UART0_RHR;
  4006a2:	4b64      	ldr	r3, [pc, #400]	; (400834 <UART0_Handler+0x19c>)
  4006a4:	6818      	ldr	r0, [r3, #0]
  4006a6:	b2c0      	uxtb	r0, r0
  4006a8:	4b63      	ldr	r3, [pc, #396]	; (400838 <UART0_Handler+0x1a0>)
  4006aa:	f883 0066 	strb.w	r0, [r3, #102]	; 0x66
		if(lockRS232)
  4006ae:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
  4006b2:	b33b      	cbz	r3, 400704 <UART0_Handler+0x6c>
		{
			if(command == 2) 
  4006b4:	4b60      	ldr	r3, [pc, #384]	; (400838 <UART0_Handler+0x1a0>)
  4006b6:	785b      	ldrb	r3, [r3, #1]
  4006b8:	2b02      	cmp	r3, #2
  4006ba:	d008      	beq.n	4006ce <UART0_Handler+0x36>
					regAlarm = 0;
				}
			}
			else // Activacion/desactivacion de tonos/ventanas de barrido
			{				
				r2 = readByte;
  4006bc:	4b5e      	ldr	r3, [pc, #376]	; (400838 <UART0_Handler+0x1a0>)
  4006be:	f883 0065 	strb.w	r0, [r3, #101]	; 0x65
				lockRS232 = false;
  4006c2:	2200      	movs	r2, #0
  4006c4:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
				locki2c = true;
  4006c8:	2201      	movs	r2, #1
  4006ca:	701a      	strb	r2, [r3, #0]
  4006cc:	4770      	bx	lr
				reg[it] = readByte;
  4006ce:	4a5a      	ldr	r2, [pc, #360]	; (400838 <UART0_Handler+0x1a0>)
  4006d0:	f892 3068 	ldrb.w	r3, [r2, #104]	; 0x68
  4006d4:	18d1      	adds	r1, r2, r3
  4006d6:	7108      	strb	r0, [r1, #4]
				it++;
  4006d8:	3301      	adds	r3, #1
  4006da:	b2db      	uxtb	r3, r3
  4006dc:	f882 3068 	strb.w	r3, [r2, #104]	; 0x68
				if(it == 9 * W + 6)
  4006e0:	7892      	ldrb	r2, [r2, #2]
  4006e2:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
  4006e6:	3206      	adds	r2, #6
  4006e8:	4293      	cmp	r3, r2
  4006ea:	d000      	beq.n	4006ee <UART0_Handler+0x56>
  4006ec:	4770      	bx	lr
					it = 0;
  4006ee:	4a52      	ldr	r2, [pc, #328]	; (400838 <UART0_Handler+0x1a0>)
  4006f0:	2300      	movs	r3, #0
  4006f2:	f882 3068 	strb.w	r3, [r2, #104]	; 0x68
					lockRS232 = false;
  4006f6:	f882 3067 	strb.w	r3, [r2, #103]	; 0x67
					locki2c = true;
  4006fa:	2101      	movs	r1, #1
  4006fc:	7011      	strb	r1, [r2, #0]
					regAlarm = 0;
  4006fe:	4a4f      	ldr	r2, [pc, #316]	; (40083c <UART0_Handler+0x1a4>)
  400700:	7013      	strb	r3, [r2, #0]
  400702:	4770      	bx	lr
{
  400704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			}
		}
		else
		{
			command  = readByte & 7;
  400708:	f000 0307 	and.w	r3, r0, #7
  40070c:	4a4a      	ldr	r2, [pc, #296]	; (400838 <UART0_Handler+0x1a0>)
  40070e:	7053      	strb	r3, [r2, #1]
			switch(command) 
  400710:	2b07      	cmp	r3, #7
  400712:	f200 8086 	bhi.w	400822 <UART0_Handler+0x18a>
  400716:	e8df f003 	tbb	[pc, r3]
  40071a:	0d04      	.short	0x0d04
  40071c:	71692016 	.word	0x71692016
  400720:	7b76      	.short	0x7b76
			{
				case 0: // Encender etapa de potencia del modulo
					encenderEtapaPotencia();
  400722:	4b47      	ldr	r3, [pc, #284]	; (400840 <UART0_Handler+0x1a8>)
  400724:	4798      	blx	r3
					UART0_byte(readByte);
  400726:	4b44      	ldr	r3, [pc, #272]	; (400838 <UART0_Handler+0x1a0>)
  400728:	f893 0066 	ldrb.w	r0, [r3, #102]	; 0x66
  40072c:	4b45      	ldr	r3, [pc, #276]	; (400844 <UART0_Handler+0x1ac>)
  40072e:	4798      	blx	r3
				break;
  400730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 1: // Apagar etapa de potencia del modulo
					apagarEtapaPotencia();
  400734:	4b44      	ldr	r3, [pc, #272]	; (400848 <UART0_Handler+0x1b0>)
  400736:	4798      	blx	r3
					UART0_byte(readByte);
  400738:	4b3f      	ldr	r3, [pc, #252]	; (400838 <UART0_Handler+0x1a0>)
  40073a:	f893 0066 	ldrb.w	r0, [r3, #102]	; 0x66
  40073e:	4b41      	ldr	r3, [pc, #260]	; (400844 <UART0_Handler+0x1ac>)
  400740:	4798      	blx	r3
				break;
  400742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 2: // 1er byte de configuracion de parametros de inhibicion
					W = readByte >> 3;	//N = NUMBER OF WINDOWS
  400746:	08c2      	lsrs	r2, r0, #3
  400748:	4b3b      	ldr	r3, [pc, #236]	; (400838 <UART0_Handler+0x1a0>)
  40074a:	709a      	strb	r2, [r3, #2]
					lockRS232 = true;
  40074c:	2201      	movs	r2, #1
  40074e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
					UART0_byte(readByte);
  400752:	4b3c      	ldr	r3, [pc, #240]	; (400844 <UART0_Handler+0x1ac>)
  400754:	4798      	blx	r3
				break;
  400756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						PR
							Entero sin signo directamente. W
					*/
					
					// Resolucion ROE: 0.003
					UART0_byte((uint16_t(floatMediaROE * (65535.0 / ROE_MAX)) >> 8) & 0xFF);
  40075a:	f8df 8110 	ldr.w	r8, [pc, #272]	; 40086c <UART0_Handler+0x1d4>
  40075e:	4f3b      	ldr	r7, [pc, #236]	; (40084c <UART0_Handler+0x1b4>)
  400760:	f8d8 0000 	ldr.w	r0, [r8]
  400764:	47b8      	blx	r7
  400766:	4e3a      	ldr	r6, [pc, #232]	; (400850 <UART0_Handler+0x1b8>)
  400768:	a32f      	add	r3, pc, #188	; (adr r3, 400828 <UART0_Handler+0x190>)
  40076a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40076e:	47b0      	blx	r6
  400770:	4d38      	ldr	r5, [pc, #224]	; (400854 <UART0_Handler+0x1bc>)
  400772:	47a8      	blx	r5
  400774:	f3c0 2007 	ubfx	r0, r0, #8, #8
  400778:	4c32      	ldr	r4, [pc, #200]	; (400844 <UART0_Handler+0x1ac>)
  40077a:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaROE * (65535.0 / ROE_MAX)) & 0xFF);
  40077c:	f8d8 0000 	ldr.w	r0, [r8]
  400780:	47b8      	blx	r7
  400782:	a329      	add	r3, pc, #164	; (adr r3, 400828 <UART0_Handler+0x190>)
  400784:	e9d3 2300 	ldrd	r2, r3, [r3]
  400788:	47b0      	blx	r6
  40078a:	47a8      	blx	r5
  40078c:	b2c0      	uxtb	r0, r0
  40078e:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaTemp) >> 8) & 0xFF);
  400790:	4e31      	ldr	r6, [pc, #196]	; (400858 <UART0_Handler+0x1c0>)
  400792:	4d32      	ldr	r5, [pc, #200]	; (40085c <UART0_Handler+0x1c4>)
  400794:	6830      	ldr	r0, [r6, #0]
  400796:	47a8      	blx	r5
  400798:	f3c0 2007 	ubfx	r0, r0, #8, #8
  40079c:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaTemp) & 0xFF);
  40079e:	6830      	ldr	r0, [r6, #0]
  4007a0:	47a8      	blx	r5
  4007a2:	b2c0      	uxtb	r0, r0
  4007a4:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaIdc) >> 8) & 0xFF);
  4007a6:	4e2e      	ldr	r6, [pc, #184]	; (400860 <UART0_Handler+0x1c8>)
  4007a8:	6830      	ldr	r0, [r6, #0]
  4007aa:	47a8      	blx	r5
  4007ac:	f3c0 2007 	ubfx	r0, r0, #8, #8
  4007b0:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaIdc) & 0xFF);
  4007b2:	6830      	ldr	r0, [r6, #0]
  4007b4:	47a8      	blx	r5
  4007b6:	b2c0      	uxtb	r0, r0
  4007b8:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaPD) >> 8) & 0xFF);
  4007ba:	4e2a      	ldr	r6, [pc, #168]	; (400864 <UART0_Handler+0x1cc>)
  4007bc:	6830      	ldr	r0, [r6, #0]
  4007be:	47a8      	blx	r5
  4007c0:	f3c0 2007 	ubfx	r0, r0, #8, #8
  4007c4:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaPD) & 0xFF);
  4007c6:	6830      	ldr	r0, [r6, #0]
  4007c8:	47a8      	blx	r5
  4007ca:	b2c0      	uxtb	r0, r0
  4007cc:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaPR) >> 8) & 0xFF);
  4007ce:	4e26      	ldr	r6, [pc, #152]	; (400868 <UART0_Handler+0x1d0>)
  4007d0:	6830      	ldr	r0, [r6, #0]
  4007d2:	47a8      	blx	r5
  4007d4:	f3c0 2007 	ubfx	r0, r0, #8, #8
  4007d8:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaPR) & 0xFF);
  4007da:	6830      	ldr	r0, [r6, #0]
  4007dc:	47a8      	blx	r5
  4007de:	b2c0      	uxtb	r0, r0
  4007e0:	47a0      	blx	r4
					UART0_byte(regAlarm);
  4007e2:	4b16      	ldr	r3, [pc, #88]	; (40083c <UART0_Handler+0x1a4>)
  4007e4:	7818      	ldrb	r0, [r3, #0]
  4007e6:	47a0      	blx	r4
					UART0_byte((uintMediaPD >> 8) & 0xFF);
					UART0_byte(uintMediaPD & 0xFF);
					UART0_byte((uintMediaPR >> 8) & 0xFF);
					UART0_byte(uintMediaPR & 0xFF);
#endif
				break;
  4007e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 4: // Activacion/Desactivacion ventanas
					lockRS232 = true;
  4007ec:	4b12      	ldr	r3, [pc, #72]	; (400838 <UART0_Handler+0x1a0>)
  4007ee:	2201      	movs	r2, #1
  4007f0:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
					r1 = readByte;
  4007f4:	f883 0064 	strb.w	r0, [r3, #100]	; 0x64
				break;	
  4007f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 5: // Test alarma
					alarmTest = readByte;
  4007fc:	4b0e      	ldr	r3, [pc, #56]	; (400838 <UART0_Handler+0x1a0>)
  4007fe:	f883 0069 	strb.w	r0, [r3, #105]	; 0x69
				break;
  400802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 6: // Comprobar ID
					UART0_byte(IDG);
  400806:	2003      	movs	r0, #3
  400808:	4b0e      	ldr	r3, [pc, #56]	; (400844 <UART0_Handler+0x1ac>)
  40080a:	4798      	blx	r3
				break;
  40080c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 7: // Apagado de la generadora (modo bajo consumo)
					apagarEtapaPotencia();
  400810:	4b0d      	ldr	r3, [pc, #52]	; (400848 <UART0_Handler+0x1b0>)
  400812:	4798      	blx	r3
					locki2c = true;
  400814:	4b08      	ldr	r3, [pc, #32]	; (400838 <UART0_Handler+0x1a0>)
  400816:	2201      	movs	r2, #1
  400818:	701a      	strb	r2, [r3, #0]
					UART0_byte(readByte);
  40081a:	f893 0066 	ldrb.w	r0, [r3, #102]	; 0x66
  40081e:	4b09      	ldr	r3, [pc, #36]	; (400844 <UART0_Handler+0x1ac>)
  400820:	4798      	blx	r3
  400822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400826:	bf00      	nop
  400828:	cccccccd 	.word	0xcccccccd
  40082c:	40747acc 	.word	0x40747acc
  400830:	400e0614 	.word	0x400e0614
  400834:	400e0618 	.word	0x400e0618
  400838:	20000458 	.word	0x20000458
  40083c:	20000523 	.word	0x20000523
  400840:	00400871 	.word	0x00400871
  400844:	00400461 	.word	0x00400461
  400848:	004008f1 	.word	0x004008f1
  40084c:	0040223d 	.word	0x0040223d
  400850:	004022e5 	.word	0x004022e5
  400854:	00402845 	.word	0x00402845
  400858:	20002d30 	.word	0x20002d30
  40085c:	00402ef9 	.word	0x00402ef9
  400860:	20002d34 	.word	0x20002d34
  400864:	20002d48 	.word	0x20002d48
  400868:	20002d4c 	.word	0x20002d4c
  40086c:	20002d2c 	.word	0x20002d2c

00400870 <_Z21encenderEtapaPotenciav>:
float bufferIdc[BUFFER_SIZE] = {};
float bufferTemp[BUFFER_SIZE] = {};
float bufferROE[BUFFER_SIZE] = {};

void encenderEtapaPotencia()
{
  400870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)
	DPIN->PIO_CODR |= ENA;
  400872:	4b1a      	ldr	r3, [pc, #104]	; (4008dc <_Z21encenderEtapaPotenciav+0x6c>)
  400874:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  400876:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  40087a:	635a      	str	r2, [r3, #52]	; 0x34
#else
	DPIN->PIO_SODR |= ENA;
#endif
	DPIN->PIO_SODR |= END;
  40087c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40087e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  400882:	631a      	str	r2, [r3, #48]	; 0x30

	// Reseteo de alarmas
	flagROE	= false;
  400884:	4d16      	ldr	r5, [pc, #88]	; (4008e0 <_Z21encenderEtapaPotenciav+0x70>)
  400886:	2400      	movs	r4, #0
  400888:	702c      	strb	r4, [r5, #0]
	flagTemp = false;
  40088a:	706c      	strb	r4, [r5, #1]
	flagIdc = false;
  40088c:	70ac      	strb	r4, [r5, #2]
	regAlarm = 0;
  40088e:	70ec      	strb	r4, [r5, #3]
	
	contadorAlarmasTemp = 0; 
  400890:	712c      	strb	r4, [r5, #4]
	contadorAlarmasIdc = 0;
  400892:	716c      	strb	r4, [r5, #5]
	contadorAlarmasROE = 0;
  400894:	71ac      	strb	r4, [r5, #6]
	
	// Limpieza de bufferes
	memset(bufferPD, 0.0, sizeof bufferPD);
  400896:	f44f 6700 	mov.w	r7, #2048	; 0x800
  40089a:	463a      	mov	r2, r7
  40089c:	4621      	mov	r1, r4
  40089e:	f105 0008 	add.w	r0, r5, #8
  4008a2:	4e10      	ldr	r6, [pc, #64]	; (4008e4 <_Z21encenderEtapaPotenciav+0x74>)
  4008a4:	47b0      	blx	r6
	memset(bufferPR, 0.0, sizeof bufferPR);
  4008a6:	463a      	mov	r2, r7
  4008a8:	4621      	mov	r1, r4
  4008aa:	f605 0008 	addw	r0, r5, #2056	; 0x808
  4008ae:	47b0      	blx	r6
	memset(bufferIdc, 0.0, sizeof bufferIdc);
  4008b0:	4d0d      	ldr	r5, [pc, #52]	; (4008e8 <_Z21encenderEtapaPotenciav+0x78>)
  4008b2:	463a      	mov	r2, r7
  4008b4:	4621      	mov	r1, r4
  4008b6:	f1a5 00f0 	sub.w	r0, r5, #240	; 0xf0
  4008ba:	47b0      	blx	r6
	memset(bufferTemp, 0.0, sizeof bufferTemp);
  4008bc:	463a      	mov	r2, r7
  4008be:	4621      	mov	r1, r4
  4008c0:	f505 60e2 	add.w	r0, r5, #1808	; 0x710
  4008c4:	47b0      	blx	r6
	memset(bufferROE, 0.0, sizeof bufferROE);
  4008c6:	463a      	mov	r2, r7
  4008c8:	4621      	mov	r1, r4
  4008ca:	f505 6071 	add.w	r0, r5, #3856	; 0xf10
  4008ce:	47b0      	blx	r6
	
	// Activacion de telemetria
	isTelemetriaActiva = true;	
  4008d0:	2201      	movs	r2, #1
  4008d2:	4b06      	ldr	r3, [pc, #24]	; (4008ec <_Z21encenderEtapaPotenciav+0x7c>)
  4008d4:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
  4008d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4008da:	bf00      	nop
  4008dc:	400e0e00 	.word	0x400e0e00
  4008e0:	20000520 	.word	0x20000520
  4008e4:	00402f95 	.word	0x00402f95
  4008e8:	20001618 	.word	0x20001618
  4008ec:	20002710 	.word	0x20002710

004008f0 <_Z19apagarEtapaPotenciav>:
}

void apagarEtapaPotencia()
{
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)
	DPIN->PIO_SODR |= ENA;
  4008f0:	4a04      	ldr	r2, [pc, #16]	; (400904 <_Z19apagarEtapaPotenciav+0x14>)
  4008f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4008f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4008f8:	6313      	str	r3, [r2, #48]	; 0x30
#else
	DPIN->PIO_CODR |= ENA;
#endif

	// Desactivacion de telemetria
	isTelemetriaActiva = false;
  4008fa:	2200      	movs	r2, #0
  4008fc:	4b02      	ldr	r3, [pc, #8]	; (400908 <_Z19apagarEtapaPotenciav+0x18>)
  4008fe:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
  400902:	4770      	bx	lr
  400904:	400e0e00 	.word	0x400e0e00
  400908:	20002710 	.word	0x20002710

0040090c <_Z8alarmSetv>:

/*
 * Comprobacion de alarmas
 */
void alarmSet()
{	
  40090c:	b508      	push	{r3, lr}
	if(alarmTest == 0)	//Alarm test not enabled
  40090e:	4b35      	ldr	r3, [pc, #212]	; (4009e4 <_Z8alarmSetv+0xd8>)
  400910:	781b      	ldrb	r3, [r3, #0]
  400912:	2b00      	cmp	r3, #0
  400914:	d154      	bne.n	4009c0 <_Z8alarmSetv+0xb4>
	{
		if(floatMediaROE > thROE)
  400916:	4b34      	ldr	r3, [pc, #208]	; (4009e8 <_Z8alarmSetv+0xdc>)
  400918:	8818      	ldrh	r0, [r3, #0]
  40091a:	4b34      	ldr	r3, [pc, #208]	; (4009ec <_Z8alarmSetv+0xe0>)
  40091c:	4798      	blx	r3
  40091e:	4b34      	ldr	r3, [pc, #208]	; (4009f0 <_Z8alarmSetv+0xe4>)
  400920:	f8d3 161c 	ldr.w	r1, [r3, #1564]	; 0x61c
  400924:	4b33      	ldr	r3, [pc, #204]	; (4009f4 <_Z8alarmSetv+0xe8>)
  400926:	4798      	blx	r3
  400928:	b148      	cbz	r0, 40093e <_Z8alarmSetv+0x32>
		{
			contadorAlarmasROE++;
  40092a:	4a33      	ldr	r2, [pc, #204]	; (4009f8 <_Z8alarmSetv+0xec>)
  40092c:	7993      	ldrb	r3, [r2, #6]
  40092e:	3301      	adds	r3, #1
  400930:	b2db      	uxtb	r3, r3
  400932:	7193      	strb	r3, [r2, #6]
			if(contadorAlarmasROE >= UMBRAL_ALARMAS)
  400934:	2b04      	cmp	r3, #4
  400936:	dd02      	ble.n	40093e <_Z8alarmSetv+0x32>
			{
				flagROE = true;					
  400938:	2201      	movs	r2, #1
  40093a:	4b2f      	ldr	r3, [pc, #188]	; (4009f8 <_Z8alarmSetv+0xec>)
  40093c:	701a      	strb	r2, [r3, #0]
			}			
		}
		if(floatMediaTemp > thTemp)
  40093e:	4b2f      	ldr	r3, [pc, #188]	; (4009fc <_Z8alarmSetv+0xf0>)
  400940:	8818      	ldrh	r0, [r3, #0]
  400942:	4b2a      	ldr	r3, [pc, #168]	; (4009ec <_Z8alarmSetv+0xe0>)
  400944:	4798      	blx	r3
  400946:	4b2a      	ldr	r3, [pc, #168]	; (4009f0 <_Z8alarmSetv+0xe4>)
  400948:	f8d3 1620 	ldr.w	r1, [r3, #1568]	; 0x620
  40094c:	4b29      	ldr	r3, [pc, #164]	; (4009f4 <_Z8alarmSetv+0xe8>)
  40094e:	4798      	blx	r3
  400950:	b148      	cbz	r0, 400966 <_Z8alarmSetv+0x5a>
		{
			contadorAlarmasTemp++;
  400952:	4a29      	ldr	r2, [pc, #164]	; (4009f8 <_Z8alarmSetv+0xec>)
  400954:	7913      	ldrb	r3, [r2, #4]
  400956:	3301      	adds	r3, #1
  400958:	b2db      	uxtb	r3, r3
  40095a:	7113      	strb	r3, [r2, #4]
			if(contadorAlarmasTemp >= UMBRAL_ALARMAS)
  40095c:	2b04      	cmp	r3, #4
  40095e:	dd02      	ble.n	400966 <_Z8alarmSetv+0x5a>
			{
				flagTemp = true;
  400960:	2201      	movs	r2, #1
  400962:	4b25      	ldr	r3, [pc, #148]	; (4009f8 <_Z8alarmSetv+0xec>)
  400964:	705a      	strb	r2, [r3, #1]
			}
		}
		if(floatMediaIdc > thIdc)
  400966:	4b26      	ldr	r3, [pc, #152]	; (400a00 <_Z8alarmSetv+0xf4>)
  400968:	8818      	ldrh	r0, [r3, #0]
  40096a:	4b20      	ldr	r3, [pc, #128]	; (4009ec <_Z8alarmSetv+0xe0>)
  40096c:	4798      	blx	r3
  40096e:	4b20      	ldr	r3, [pc, #128]	; (4009f0 <_Z8alarmSetv+0xe4>)
  400970:	f8d3 1624 	ldr.w	r1, [r3, #1572]	; 0x624
  400974:	4b1f      	ldr	r3, [pc, #124]	; (4009f4 <_Z8alarmSetv+0xe8>)
  400976:	4798      	blx	r3
  400978:	b148      	cbz	r0, 40098e <_Z8alarmSetv+0x82>
		{
			contadorAlarmasIdc++;
  40097a:	4a1f      	ldr	r2, [pc, #124]	; (4009f8 <_Z8alarmSetv+0xec>)
  40097c:	7953      	ldrb	r3, [r2, #5]
  40097e:	3301      	adds	r3, #1
  400980:	b2db      	uxtb	r3, r3
  400982:	7153      	strb	r3, [r2, #5]
			if(contadorAlarmasIdc >= UMBRAL_ALARMAS)
  400984:	2b04      	cmp	r3, #4
  400986:	dd02      	ble.n	40098e <_Z8alarmSetv+0x82>
			{
				flagIdc = true;
  400988:	2201      	movs	r2, #1
  40098a:	4b1b      	ldr	r3, [pc, #108]	; (4009f8 <_Z8alarmSetv+0xec>)
  40098c:	709a      	strb	r2, [r3, #2]
			}
		}
		if(flagROE || flagTemp || flagIdc)
  40098e:	4b1a      	ldr	r3, [pc, #104]	; (4009f8 <_Z8alarmSetv+0xec>)
  400990:	7819      	ldrb	r1, [r3, #0]
  400992:	b921      	cbnz	r1, 40099e <_Z8alarmSetv+0x92>
  400994:	785b      	ldrb	r3, [r3, #1]
  400996:	b913      	cbnz	r3, 40099e <_Z8alarmSetv+0x92>
  400998:	4b17      	ldr	r3, [pc, #92]	; (4009f8 <_Z8alarmSetv+0xec>)
  40099a:	789b      	ldrb	r3, [r3, #2]
  40099c:	b30b      	cbz	r3, 4009e2 <_Z8alarmSetv+0xd6>
		{
			// En los estandares actuales de C, se entiende que un bool true es 1
			regAlarm = flagROE << 2 | flagTemp << 1 | flagIdc;
  40099e:	4a16      	ldr	r2, [pc, #88]	; (4009f8 <_Z8alarmSetv+0xec>)
  4009a0:	7853      	ldrb	r3, [r2, #1]
  4009a2:	005b      	lsls	r3, r3, #1
  4009a4:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  4009a8:	b25b      	sxtb	r3, r3
  4009aa:	7891      	ldrb	r1, [r2, #2]
  4009ac:	430b      	orrs	r3, r1
  4009ae:	70d3      	strb	r3, [r2, #3]
			DPIN->PIO_CODR |= END;
  4009b0:	4a14      	ldr	r2, [pc, #80]	; (400a04 <_Z8alarmSetv+0xf8>)
  4009b2:	6b53      	ldr	r3, [r2, #52]	; 0x34
  4009b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4009b8:	6353      	str	r3, [r2, #52]	; 0x34
			apagarEtapaPotencia();
  4009ba:	4b13      	ldr	r3, [pc, #76]	; (400a08 <_Z8alarmSetv+0xfc>)
  4009bc:	4798      	blx	r3
  4009be:	bd08      	pop	{r3, pc}
		}
	}
	else	//Alarm test enabled
	{
		flagROE = (alarmTest >> 7) & 1;
  4009c0:	09d8      	lsrs	r0, r3, #7
  4009c2:	490d      	ldr	r1, [pc, #52]	; (4009f8 <_Z8alarmSetv+0xec>)
  4009c4:	7008      	strb	r0, [r1, #0]
		flagTemp = (alarmTest >> 6) & 1;
  4009c6:	f3c3 1280 	ubfx	r2, r3, #6, #1
  4009ca:	704a      	strb	r2, [r1, #1]
		flagIdc = (alarmTest >> 5) & 1;
  4009cc:	f3c3 1340 	ubfx	r3, r3, #5, #1
  4009d0:	708b      	strb	r3, [r1, #2]
		regAlarm = flagROE << 2 | flagTemp << 1 | flagIdc;
  4009d2:	0052      	lsls	r2, r2, #1
  4009d4:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
  4009d8:	4313      	orrs	r3, r2
  4009da:	70cb      	strb	r3, [r1, #3]
		alarmTest = 0;
  4009dc:	2200      	movs	r2, #0
  4009de:	4b01      	ldr	r3, [pc, #4]	; (4009e4 <_Z8alarmSetv+0xd8>)
  4009e0:	701a      	strb	r2, [r3, #0]
  4009e2:	bd08      	pop	{r3, pc}
  4009e4:	200004c1 	.word	0x200004c1
  4009e8:	20000004 	.word	0x20000004
  4009ec:	00402a99 	.word	0x00402a99
  4009f0:	20002710 	.word	0x20002710
  4009f4:	00402e7d 	.word	0x00402e7d
  4009f8:	20000520 	.word	0x20000520
  4009fc:	20000006 	.word	0x20000006
  400a00:	20000008 	.word	0x20000008
  400a04:	400e0e00 	.word	0x400e0e00
  400a08:	004008f1 	.word	0x004008f1

00400a0c <_Z26insertarTelemetriaEnBufferPffPi>:
	De esta manera nos evitamos movimientos costosos de memoria y el unico overhead en la memoria es la de un
	puntero. (O quiz, ms que usar un puntero valga con guardar el valor de indice)
*/
void insertarTelemetriaEnBuffer(float buffer[], float telemetria, int * bufferBottom)
{
	buffer[*bufferBottom] = telemetria;
  400a0c:	6813      	ldr	r3, [r2, #0]
  400a0e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
	(*bufferBottom)++;
  400a12:	6813      	ldr	r3, [r2, #0]
  400a14:	3301      	adds	r3, #1
  400a16:	6013      	str	r3, [r2, #0]
	if((*bufferBottom) >= BUFFER_SIZE)
  400a18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  400a1c:	db01      	blt.n	400a22 <_Z26insertarTelemetriaEnBufferPffPi+0x16>
	{
		*bufferBottom = 0;
  400a1e:	2300      	movs	r3, #0
  400a20:	6013      	str	r3, [r2, #0]
  400a22:	4770      	bx	lr

00400a24 <_Z10mediaMovilPf>:
	}
}

float mediaMovil(float buffer[])
{
  400a24:	b538      	push	{r3, r4, r5, lr}
  400a26:	4605      	mov	r5, r0
	float acumulador = 0;
	
	for(int i = 0; i < BUFFER_SIZE; i++)
  400a28:	2400      	movs	r4, #0
	float acumulador = 0;
  400a2a:	2000      	movs	r0, #0
	for(int i = 0; i < BUFFER_SIZE; i++)
  400a2c:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
  400a30:	da05      	bge.n	400a3e <_Z10mediaMovilPf+0x1a>
	{
		acumulador += buffer[i];
  400a32:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  400a36:	4b04      	ldr	r3, [pc, #16]	; (400a48 <_Z10mediaMovilPf+0x24>)
  400a38:	4798      	blx	r3
	for(int i = 0; i < BUFFER_SIZE; i++)
  400a3a:	3401      	adds	r4, #1
  400a3c:	e7f6      	b.n	400a2c <_Z10mediaMovilPf+0x8>
	}
	
	return acumulador / BUFFER_SIZE;
  400a3e:	f04f 516c 	mov.w	r1, #989855744	; 0x3b000000
  400a42:	4b02      	ldr	r3, [pc, #8]	; (400a4c <_Z10mediaMovilPf+0x28>)
  400a44:	4798      	blx	r3
}
  400a46:	bd38      	pop	{r3, r4, r5, pc}
  400a48:	00402931 	.word	0x00402931
  400a4c:	00402b41 	.word	0x00402b41

00400a50 <_Z18procesarTelemetriav>:
	tambien con la corriente, la temperatura y las potencias
	acordando un margen util de estas magnitudes y haciendo que los limites
	de este margen coincidan con el margen 0-65535 de los 16 bits
*/
void procesarTelemetria()
{	
  400a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a54:	b083      	sub	sp, #12
	uint16_t uintPD = 65535, uintPR = 65535, uintIdc = 65535, uintTemp = 65535;
	
	// PD = Potencia directa; PR = Potencia reflejada
	float floatPD = 0, floatPR = 0, floatIdc = 0, floatTemp = 0;
	
	REG_ADC_CR |= ADC_CR_START;
  400a56:	4a88      	ldr	r2, [pc, #544]	; (400c78 <_Z18procesarTelemetriav+0x228>)
  400a58:	6813      	ldr	r3, [r2, #0]
  400a5a:	f043 0302 	orr.w	r3, r3, #2
  400a5e:	6013      	str	r3, [r2, #0]
	while (!(REG_ADC_ISR & ADC_IMR_EOC4));
  400a60:	4b86      	ldr	r3, [pc, #536]	; (400c7c <_Z18procesarTelemetriav+0x22c>)
  400a62:	681b      	ldr	r3, [r3, #0]
  400a64:	f013 0f10 	tst.w	r3, #16
  400a68:	d0fa      	beq.n	400a60 <_Z18procesarTelemetriav+0x10>
	while (!(REG_ADC_ISR & ADC_IMR_EOC5));
  400a6a:	4b84      	ldr	r3, [pc, #528]	; (400c7c <_Z18procesarTelemetriav+0x22c>)
  400a6c:	681b      	ldr	r3, [r3, #0]
  400a6e:	f013 0f20 	tst.w	r3, #32
  400a72:	d0fa      	beq.n	400a6a <_Z18procesarTelemetriav+0x1a>
	while (!(REG_ADC_ISR & ADC_IMR_EOC6));
  400a74:	4b81      	ldr	r3, [pc, #516]	; (400c7c <_Z18procesarTelemetriav+0x22c>)
  400a76:	681b      	ldr	r3, [r3, #0]
  400a78:	f013 0f40 	tst.w	r3, #64	; 0x40
  400a7c:	d0fa      	beq.n	400a74 <_Z18procesarTelemetriav+0x24>
	while (!(REG_ADC_ISR & ADC_IMR_EOC7));
  400a7e:	4b7f      	ldr	r3, [pc, #508]	; (400c7c <_Z18procesarTelemetriav+0x22c>)
  400a80:	681b      	ldr	r3, [r3, #0]
  400a82:	f013 0f80 	tst.w	r3, #128	; 0x80
  400a86:	d0fa      	beq.n	400a7e <_Z18procesarTelemetriav+0x2e>
					
	uintPD = ADC->ADC_CDR[4];
  400a88:	4b7b      	ldr	r3, [pc, #492]	; (400c78 <_Z18procesarTelemetriav+0x228>)
  400a8a:	6e18      	ldr	r0, [r3, #96]	; 0x60
	uintPR = ADC->ADC_CDR[5];
  400a8c:	6e5e      	ldr	r6, [r3, #100]	; 0x64
	uintIdc = ADC->ADC_CDR[6];
  400a8e:	6e9d      	ldr	r5, [r3, #104]	; 0x68
	uintTemp = ADC->ADC_CDR[7];
  400a90:	6edc      	ldr	r4, [r3, #108]	; 0x6c
					
	floatPD = uintPD * ANALOG_REF / 4096; // 12 bit ADC, 806 uV resolucion
  400a92:	b283      	uxth	r3, r0
  400a94:	f640 40e4 	movw	r0, #3300	; 0xce4
  400a98:	fb00 f003 	mul.w	r0, r0, r3
  400a9c:	2800      	cmp	r0, #0
  400a9e:	f2c0 80d3 	blt.w	400c48 <_Z18procesarTelemetriav+0x1f8>
  400aa2:	1300      	asrs	r0, r0, #12
  400aa4:	4b76      	ldr	r3, [pc, #472]	; (400c80 <_Z18procesarTelemetriav+0x230>)
  400aa6:	4798      	blx	r3
  400aa8:	4607      	mov	r7, r0
	floatPR = uintPR * ANALOG_REF / 4096;
  400aaa:	b2b6      	uxth	r6, r6
  400aac:	f640 40e4 	movw	r0, #3300	; 0xce4
  400ab0:	fb00 f006 	mul.w	r0, r0, r6
  400ab4:	2800      	cmp	r0, #0
  400ab6:	f2c0 80ca 	blt.w	400c4e <_Z18procesarTelemetriav+0x1fe>
  400aba:	1300      	asrs	r0, r0, #12
  400abc:	4b70      	ldr	r3, [pc, #448]	; (400c80 <_Z18procesarTelemetriav+0x230>)
  400abe:	4798      	blx	r3
  400ac0:	4606      	mov	r6, r0
	floatIdc = uintIdc * ANALOG_REF / 4096;
  400ac2:	b2ad      	uxth	r5, r5
  400ac4:	f640 40e4 	movw	r0, #3300	; 0xce4
  400ac8:	fb00 f005 	mul.w	r0, r0, r5
  400acc:	2800      	cmp	r0, #0
  400ace:	f2c0 80c1 	blt.w	400c54 <_Z18procesarTelemetriav+0x204>
  400ad2:	1300      	asrs	r0, r0, #12
  400ad4:	4b6a      	ldr	r3, [pc, #424]	; (400c80 <_Z18procesarTelemetriav+0x230>)
  400ad6:	4798      	blx	r3
  400ad8:	4605      	mov	r5, r0
	floatTemp = uintTemp * ANALOG_REF / 4096;
  400ada:	b2a4      	uxth	r4, r4
  400adc:	f640 40e4 	movw	r0, #3300	; 0xce4
  400ae0:	fb00 f004 	mul.w	r0, r0, r4
  400ae4:	2800      	cmp	r0, #0
  400ae6:	f2c0 80b8 	blt.w	400c5a <_Z18procesarTelemetriav+0x20a>
  400aea:	1300      	asrs	r0, r0, #12
  400aec:	4b64      	ldr	r3, [pc, #400]	; (400c80 <_Z18procesarTelemetriav+0x230>)
  400aee:	4798      	blx	r3
  400af0:	9000      	str	r0, [sp, #0]
					
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)

	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + A_acoplos [dB] = P_EP [dBm]
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + 50 [dB] = P_EP [dBm]
	floatPD = (-floatPD * 41.7e-3 + 83.3);
  400af2:	f107 4000 	add.w	r0, r7, #2147483648	; 0x80000000
  400af6:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 400cd0 <_Z18procesarTelemetriav+0x280>
  400afa:	47c8      	blx	r9
  400afc:	4c61      	ldr	r4, [pc, #388]	; (400c84 <_Z18procesarTelemetriav+0x234>)
  400afe:	a35a      	add	r3, pc, #360	; (adr r3, 400c68 <_Z18procesarTelemetriav+0x218>)
  400b00:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b04:	47a0      	blx	r4
  400b06:	4f60      	ldr	r7, [pc, #384]	; (400c88 <_Z18procesarTelemetriav+0x238>)
  400b08:	a359      	add	r3, pc, #356	; (adr r3, 400c70 <_Z18procesarTelemetriav+0x220>)
  400b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b0e:	47b8      	blx	r7
  400b10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 400cd4 <_Z18procesarTelemetriav+0x284>
  400b14:	47c0      	blx	r8
  400b16:	4682      	mov	sl, r0
					
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + A_acoplos [dB] = P_EP [dBm]
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + 50 [dB] = P_EP [dBm]
	floatPR = (-floatPR * 41.7e-3 + 83.3);
  400b18:	f106 4000 	add.w	r0, r6, #2147483648	; 0x80000000
  400b1c:	47c8      	blx	r9
  400b1e:	a352      	add	r3, pc, #328	; (adr r3, 400c68 <_Z18procesarTelemetriav+0x218>)
  400b20:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b24:	47a0      	blx	r4
  400b26:	a352      	add	r3, pc, #328	; (adr r3, 400c70 <_Z18procesarTelemetriav+0x220>)
  400b28:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b2c:	47b8      	blx	r7
  400b2e:	47c0      	blx	r8
  400b30:	9001      	str	r0, [sp, #4]
					
	// [Sensor Voltage [mV]] * 2 = [Current [mA]]
	floatIdc = 2 * floatIdc;
  400b32:	4629      	mov	r1, r5
  400b34:	4628      	mov	r0, r5
  400b36:	4b55      	ldr	r3, [pc, #340]	; (400c8c <_Z18procesarTelemetriav+0x23c>)
  400b38:	4798      	blx	r3
  400b3a:	4683      	mov	fp, r0
					
	// [Sensor Voltage [mV]] / 10 = [Temperature [C]]
	floatTemp = floatTemp / 10;
  400b3c:	4d54      	ldr	r5, [pc, #336]	; (400c90 <_Z18procesarTelemetriav+0x240>)
  400b3e:	4955      	ldr	r1, [pc, #340]	; (400c94 <_Z18procesarTelemetriav+0x244>)
  400b40:	9800      	ldr	r0, [sp, #0]
  400b42:	47a8      	blx	r5
	floatTemp = floatTemp * 85 / ANALOG_REF;

	floatIdc = floatIdc * 8000 / ANALOG_REF;
#endif
	
	insertarTelemetriaEnBuffer(bufferTemp, floatTemp, &bufferTempBottom);
  400b44:	4c54      	ldr	r4, [pc, #336]	; (400c98 <_Z18procesarTelemetriav+0x248>)
  400b46:	4e55      	ldr	r6, [pc, #340]	; (400c9c <_Z18procesarTelemetriav+0x24c>)
  400b48:	f504 62c5 	add.w	r2, r4, #1576	; 0x628
  400b4c:	4601      	mov	r1, r0
  400b4e:	f506 60e2 	add.w	r0, r6, #1808	; 0x710
  400b52:	4f53      	ldr	r7, [pc, #332]	; (400ca0 <_Z18procesarTelemetriav+0x250>)
  400b54:	47b8      	blx	r7
	insertarTelemetriaEnBuffer(bufferIdc, floatIdc, &bufferIdcBottom);
  400b56:	f1a6 03f0 	sub.w	r3, r6, #240	; 0xf0
  400b5a:	f204 622c 	addw	r2, r4, #1580	; 0x62c
  400b5e:	4659      	mov	r1, fp
  400b60:	9300      	str	r3, [sp, #0]
  400b62:	4618      	mov	r0, r3
  400b64:	47b8      	blx	r7

#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3) || \
	defined(MALETA_4A) || defined(MALETA_5A)
	
	// Al guardar en el buffer, se pasa la potencia a [W] para hacer una media con sentido fisico
	insertarTelemetriaEnBuffer(bufferPD, pow(10, floatPD / 10) / 1000, &bufferPDBottom);
  400b66:	494b      	ldr	r1, [pc, #300]	; (400c94 <_Z18procesarTelemetriav+0x244>)
  400b68:	4650      	mov	r0, sl
  400b6a:	47a8      	blx	r5
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
  400b6c:	47c8      	blx	r9
  400b6e:	4602      	mov	r2, r0
  400b70:	460b      	mov	r3, r1
  400b72:	2000      	movs	r0, #0
  400b74:	494b      	ldr	r1, [pc, #300]	; (400ca4 <_Z18procesarTelemetriav+0x254>)
  400b76:	f8df b160 	ldr.w	fp, [pc, #352]	; 400cd8 <_Z18procesarTelemetriav+0x288>
  400b7a:	47d8      	blx	fp
  400b7c:	f8df a15c 	ldr.w	sl, [pc, #348]	; 400cdc <_Z18procesarTelemetriav+0x28c>
  400b80:	2200      	movs	r2, #0
  400b82:	4b49      	ldr	r3, [pc, #292]	; (400ca8 <_Z18procesarTelemetriav+0x258>)
  400b84:	47d0      	blx	sl
  400b86:	47c0      	blx	r8
  400b88:	4e48      	ldr	r6, [pc, #288]	; (400cac <_Z18procesarTelemetriav+0x25c>)
  400b8a:	f504 62c6 	add.w	r2, r4, #1584	; 0x630
  400b8e:	4601      	mov	r1, r0
  400b90:	f106 0008 	add.w	r0, r6, #8
  400b94:	47b8      	blx	r7
	insertarTelemetriaEnBuffer(bufferPR, pow(10, floatPR / 10) / 1000, &bufferPRBottom);
  400b96:	493f      	ldr	r1, [pc, #252]	; (400c94 <_Z18procesarTelemetriav+0x244>)
  400b98:	9801      	ldr	r0, [sp, #4]
  400b9a:	47a8      	blx	r5
  400b9c:	47c8      	blx	r9
  400b9e:	4602      	mov	r2, r0
  400ba0:	460b      	mov	r3, r1
  400ba2:	2000      	movs	r0, #0
  400ba4:	493f      	ldr	r1, [pc, #252]	; (400ca4 <_Z18procesarTelemetriav+0x254>)
  400ba6:	47d8      	blx	fp
  400ba8:	2200      	movs	r2, #0
  400baa:	4b3f      	ldr	r3, [pc, #252]	; (400ca8 <_Z18procesarTelemetriav+0x258>)
  400bac:	47d0      	blx	sl
  400bae:	47c0      	blx	r8
  400bb0:	f606 0608 	addw	r6, r6, #2056	; 0x808
  400bb4:	f204 6234 	addw	r2, r4, #1588	; 0x634
  400bb8:	4601      	mov	r1, r0
  400bba:	4630      	mov	r0, r6
  400bbc:	47b8      	blx	r7
	// Potencia en [mW]
	insertarTelemetriaEnBuffer(bufferPD, floatPD, &bufferPDBottom);
	insertarTelemetriaEnBuffer(bufferPR, floatPR, &bufferPRBottom);
#endif

	floatMediaTemp = mediaMovil(bufferTemp);
  400bbe:	483c      	ldr	r0, [pc, #240]	; (400cb0 <_Z18procesarTelemetriav+0x260>)
  400bc0:	4f3c      	ldr	r7, [pc, #240]	; (400cb4 <_Z18procesarTelemetriav+0x264>)
  400bc2:	47b8      	blx	r7
  400bc4:	f8c4 0620 	str.w	r0, [r4, #1568]	; 0x620
	floatMediaIdc = mediaMovil(bufferIdc);
  400bc8:	9800      	ldr	r0, [sp, #0]
  400bca:	47b8      	blx	r7
  400bcc:	f8c4 0624 	str.w	r0, [r4, #1572]	; 0x624
	floatMediaPD = mediaMovil(bufferPD);
  400bd0:	f5a6 6000 	sub.w	r0, r6, #2048	; 0x800
  400bd4:	47b8      	blx	r7
  400bd6:	4680      	mov	r8, r0
  400bd8:	f8c4 0638 	str.w	r0, [r4, #1592]	; 0x638
	floatMediaPR = mediaMovil(bufferPR);
  400bdc:	4630      	mov	r0, r6
  400bde:	47b8      	blx	r7
  400be0:	f8c4 063c 	str.w	r0, [r4, #1596]	; 0x63c
#if !defined(MALETA_4B) && !defined(ENRACKABLE_4B) && \
	!defined(MALETA_5B) && !defined(ENRACKABLE_5B)
	
	// El valor maximo de ROE es ROE_MAX
	// En esta ecuacion la potencia es en dimensiones lineales, no en dB
	floatROEtemp = (1 + sqrt(floatMediaPR / floatMediaPD)) / (1 - sqrt(floatMediaPR / floatMediaPD));
  400be4:	4641      	mov	r1, r8
  400be6:	47a8      	blx	r5
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
  400be8:	4e33      	ldr	r6, [pc, #204]	; (400cb8 <_Z18procesarTelemetriav+0x268>)
  400bea:	47b0      	blx	r6
  400bec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  400bf0:	4b26      	ldr	r3, [pc, #152]	; (400c8c <_Z18procesarTelemetriav+0x23c>)
  400bf2:	4798      	blx	r3
  400bf4:	4607      	mov	r7, r0
  400bf6:	f8d4 1638 	ldr.w	r1, [r4, #1592]	; 0x638
  400bfa:	f8d4 063c 	ldr.w	r0, [r4, #1596]	; 0x63c
  400bfe:	47a8      	blx	r5
  400c00:	47b0      	blx	r6
  400c02:	4601      	mov	r1, r0
  400c04:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  400c08:	4b2c      	ldr	r3, [pc, #176]	; (400cbc <_Z18procesarTelemetriav+0x26c>)
  400c0a:	4798      	blx	r3
  400c0c:	4601      	mov	r1, r0
  400c0e:	4638      	mov	r0, r7
  400c10:	47a8      	blx	r5
  400c12:	4605      	mov	r5, r0
  400c14:	f8c4 0640 	str.w	r0, [r4, #1600]	; 0x640
	floatROE = floatROEtemp <= ROE_MAX ? floatROEtemp : ROE_MAX;
  400c18:	4929      	ldr	r1, [pc, #164]	; (400cc0 <_Z18procesarTelemetriav+0x270>)
  400c1a:	4b2a      	ldr	r3, [pc, #168]	; (400cc4 <_Z18procesarTelemetriav+0x274>)
  400c1c:	4798      	blx	r3
  400c1e:	b1f8      	cbz	r0, 400c60 <_Z18procesarTelemetriav+0x210>
  400c20:	4c1d      	ldr	r4, [pc, #116]	; (400c98 <_Z18procesarTelemetriav+0x248>)
  400c22:	f8c4 5644 	str.w	r5, [r4, #1604]	; 0x644
	insertarTelemetriaEnBuffer(bufferROE, floatROE, &bufferROEBottom);
  400c26:	4e28      	ldr	r6, [pc, #160]	; (400cc8 <_Z18procesarTelemetriav+0x278>)
  400c28:	f504 62c9 	add.w	r2, r4, #1608	; 0x648
  400c2c:	4629      	mov	r1, r5
  400c2e:	4630      	mov	r0, r6
  400c30:	4b1b      	ldr	r3, [pc, #108]	; (400ca0 <_Z18procesarTelemetriav+0x250>)
  400c32:	4798      	blx	r3
	floatMediaROE = mediaMovil(bufferROE);
  400c34:	4630      	mov	r0, r6
  400c36:	4b1f      	ldr	r3, [pc, #124]	; (400cb4 <_Z18procesarTelemetriav+0x264>)
  400c38:	4798      	blx	r3
  400c3a:	f8c4 061c 	str.w	r0, [r4, #1564]	; 0x61c
	
	alarmSet();
  400c3e:	4b23      	ldr	r3, [pc, #140]	; (400ccc <_Z18procesarTelemetriav+0x27c>)
  400c40:	4798      	blx	r3
#endif
  400c42:	b003      	add	sp, #12
  400c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	floatPD = uintPD * ANALOG_REF / 4096; // 12 bit ADC, 806 uV resolucion
  400c48:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400c4c:	e729      	b.n	400aa2 <_Z18procesarTelemetriav+0x52>
	floatPR = uintPR * ANALOG_REF / 4096;
  400c4e:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400c52:	e732      	b.n	400aba <_Z18procesarTelemetriav+0x6a>
	floatIdc = uintIdc * ANALOG_REF / 4096;
  400c54:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400c58:	e73b      	b.n	400ad2 <_Z18procesarTelemetriav+0x82>
	floatTemp = uintTemp * ANALOG_REF / 4096;
  400c5a:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400c5e:	e744      	b.n	400aea <_Z18procesarTelemetriav+0x9a>
	floatROE = floatROEtemp <= ROE_MAX ? floatROEtemp : ROE_MAX;
  400c60:	4d17      	ldr	r5, [pc, #92]	; (400cc0 <_Z18procesarTelemetriav+0x270>)
  400c62:	e7dd      	b.n	400c20 <_Z18procesarTelemetriav+0x1d0>
  400c64:	f3af 8000 	nop.w
  400c68:	d07c84b6 	.word	0xd07c84b6
  400c6c:	3fa559b3 	.word	0x3fa559b3
  400c70:	33333333 	.word	0x33333333
  400c74:	4054d333 	.word	0x4054d333
  400c78:	40038000 	.word	0x40038000
  400c7c:	40038030 	.word	0x40038030
  400c80:	00402a99 	.word	0x00402a99
  400c84:	004022e5 	.word	0x004022e5
  400c88:	00401f81 	.word	0x00401f81
  400c8c:	00402931 	.word	0x00402931
  400c90:	00402ca9 	.word	0x00402ca9
  400c94:	41200000 	.word	0x41200000
  400c98:	20002710 	.word	0x20002710
  400c9c:	20001618 	.word	0x20001618
  400ca0:	00400a0d 	.word	0x00400a0d
  400ca4:	40240000 	.word	0x40240000
  400ca8:	408f4000 	.word	0x408f4000
  400cac:	20000520 	.word	0x20000520
  400cb0:	20001d28 	.word	0x20001d28
  400cb4:	00400a25 	.word	0x00400a25
  400cb8:	00400fdd 	.word	0x00400fdd
  400cbc:	0040292d 	.word	0x0040292d
  400cc0:	43480000 	.word	0x43480000
  400cc4:	00402e91 	.word	0x00402e91
  400cc8:	20002528 	.word	0x20002528
  400ccc:	0040090d 	.word	0x0040090d
  400cd0:	0040223d 	.word	0x0040223d
  400cd4:	00402885 	.word	0x00402885
  400cd8:	00400ce1 	.word	0x00400ce1
  400cdc:	00402539 	.word	0x00402539

00400ce0 <pow>:
  400ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ce4:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 400fd8 <pow+0x2f8>
  400ce8:	b08d      	sub	sp, #52	; 0x34
  400cea:	4606      	mov	r6, r0
  400cec:	460f      	mov	r7, r1
  400cee:	4614      	mov	r4, r2
  400cf0:	461d      	mov	r5, r3
  400cf2:	f000 f9c5 	bl	401080 <__ieee754_pow>
  400cf6:	f999 8000 	ldrsb.w	r8, [r9]
  400cfa:	f1b8 3fff 	cmp.w	r8, #4294967295
  400cfe:	e9cd 0100 	strd	r0, r1, [sp]
  400d02:	d036      	beq.n	400d72 <pow+0x92>
  400d04:	4622      	mov	r2, r4
  400d06:	462b      	mov	r3, r5
  400d08:	4620      	mov	r0, r4
  400d0a:	4629      	mov	r1, r5
  400d0c:	f001 fd84 	bl	402818 <__aeabi_dcmpun>
  400d10:	4683      	mov	fp, r0
  400d12:	bb70      	cbnz	r0, 400d72 <pow+0x92>
  400d14:	4632      	mov	r2, r6
  400d16:	463b      	mov	r3, r7
  400d18:	4630      	mov	r0, r6
  400d1a:	4639      	mov	r1, r7
  400d1c:	f001 fd7c 	bl	402818 <__aeabi_dcmpun>
  400d20:	2200      	movs	r2, #0
  400d22:	4682      	mov	sl, r0
  400d24:	2300      	movs	r3, #0
  400d26:	2800      	cmp	r0, #0
  400d28:	f040 80a0 	bne.w	400e6c <pow+0x18c>
  400d2c:	4630      	mov	r0, r6
  400d2e:	4639      	mov	r1, r7
  400d30:	f001 fd40 	bl	4027b4 <__aeabi_dcmpeq>
  400d34:	b310      	cbz	r0, 400d7c <pow+0x9c>
  400d36:	2200      	movs	r2, #0
  400d38:	2300      	movs	r3, #0
  400d3a:	4620      	mov	r0, r4
  400d3c:	4629      	mov	r1, r5
  400d3e:	f001 fd39 	bl	4027b4 <__aeabi_dcmpeq>
  400d42:	4683      	mov	fp, r0
  400d44:	2800      	cmp	r0, #0
  400d46:	d06a      	beq.n	400e1e <pow+0x13e>
  400d48:	2201      	movs	r2, #1
  400d4a:	4b9c      	ldr	r3, [pc, #624]	; (400fbc <pow+0x2dc>)
  400d4c:	9202      	str	r2, [sp, #8]
  400d4e:	2100      	movs	r1, #0
  400d50:	2200      	movs	r2, #0
  400d52:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  400d56:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400d5a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400d5e:	e9cd 1208 	strd	r1, r2, [sp, #32]
  400d62:	9303      	str	r3, [sp, #12]
  400d64:	f1b8 0f00 	cmp.w	r8, #0
  400d68:	d045      	beq.n	400df6 <pow+0x116>
  400d6a:	4c95      	ldr	r4, [pc, #596]	; (400fc0 <pow+0x2e0>)
  400d6c:	2300      	movs	r3, #0
  400d6e:	e9cd 3400 	strd	r3, r4, [sp]
  400d72:	e9dd 0100 	ldrd	r0, r1, [sp]
  400d76:	b00d      	add	sp, #52	; 0x34
  400d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400d7c:	e9dd 0100 	ldrd	r0, r1, [sp]
  400d80:	f000 ffd8 	bl	401d34 <finite>
  400d84:	4680      	mov	r8, r0
  400d86:	2800      	cmp	r0, #0
  400d88:	f000 808b 	beq.w	400ea2 <pow+0x1c2>
  400d8c:	f04f 0a00 	mov.w	sl, #0
  400d90:	f04f 0b00 	mov.w	fp, #0
  400d94:	4652      	mov	r2, sl
  400d96:	465b      	mov	r3, fp
  400d98:	e9dd 0100 	ldrd	r0, r1, [sp]
  400d9c:	f001 fd0a 	bl	4027b4 <__aeabi_dcmpeq>
  400da0:	2800      	cmp	r0, #0
  400da2:	d0e6      	beq.n	400d72 <pow+0x92>
  400da4:	4630      	mov	r0, r6
  400da6:	4639      	mov	r1, r7
  400da8:	f000 ffc4 	bl	401d34 <finite>
  400dac:	2800      	cmp	r0, #0
  400dae:	d0e0      	beq.n	400d72 <pow+0x92>
  400db0:	4620      	mov	r0, r4
  400db2:	4629      	mov	r1, r5
  400db4:	f000 ffbe 	bl	401d34 <finite>
  400db8:	2800      	cmp	r0, #0
  400dba:	d0da      	beq.n	400d72 <pow+0x92>
  400dbc:	f999 3000 	ldrsb.w	r3, [r9]
  400dc0:	4a7e      	ldr	r2, [pc, #504]	; (400fbc <pow+0x2dc>)
  400dc2:	9203      	str	r2, [sp, #12]
  400dc4:	2104      	movs	r1, #4
  400dc6:	2200      	movs	r2, #0
  400dc8:	2b02      	cmp	r3, #2
  400dca:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400dce:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400dd2:	e9cd ab08 	strd	sl, fp, [sp, #32]
  400dd6:	9102      	str	r1, [sp, #8]
  400dd8:	920a      	str	r2, [sp, #40]	; 0x28
  400dda:	d003      	beq.n	400de4 <pow+0x104>
  400ddc:	a802      	add	r0, sp, #8
  400dde:	f000 ffaf 	bl	401d40 <matherr>
  400de2:	b968      	cbnz	r0, 400e00 <pow+0x120>
  400de4:	f002 f8a8 	bl	402f38 <__errno>
  400de8:	2322      	movs	r3, #34	; 0x22
  400dea:	6003      	str	r3, [r0, #0]
  400dec:	e008      	b.n	400e00 <pow+0x120>
  400dee:	2300      	movs	r3, #0
  400df0:	2400      	movs	r4, #0
  400df2:	e9cd 3408 	strd	r3, r4, [sp, #32]
  400df6:	a802      	add	r0, sp, #8
  400df8:	f000 ffa2 	bl	401d40 <matherr>
  400dfc:	2800      	cmp	r0, #0
  400dfe:	d030      	beq.n	400e62 <pow+0x182>
  400e00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400e02:	b11b      	cbz	r3, 400e0c <pow+0x12c>
  400e04:	f002 f898 	bl	402f38 <__errno>
  400e08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400e0a:	6003      	str	r3, [r0, #0]
  400e0c:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
  400e10:	e9cd 3400 	strd	r3, r4, [sp]
  400e14:	e9dd 0100 	ldrd	r0, r1, [sp]
  400e18:	b00d      	add	sp, #52	; 0x34
  400e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400e1e:	4620      	mov	r0, r4
  400e20:	4629      	mov	r1, r5
  400e22:	f000 ff87 	bl	401d34 <finite>
  400e26:	2800      	cmp	r0, #0
  400e28:	d0a3      	beq.n	400d72 <pow+0x92>
  400e2a:	2200      	movs	r2, #0
  400e2c:	2300      	movs	r3, #0
  400e2e:	4620      	mov	r0, r4
  400e30:	4629      	mov	r1, r5
  400e32:	f001 fcc9 	bl	4027c8 <__aeabi_dcmplt>
  400e36:	2800      	cmp	r0, #0
  400e38:	d09b      	beq.n	400d72 <pow+0x92>
  400e3a:	f999 3000 	ldrsb.w	r3, [r9]
  400e3e:	4a5f      	ldr	r2, [pc, #380]	; (400fbc <pow+0x2dc>)
  400e40:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  400e44:	2101      	movs	r1, #1
  400e46:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400e4a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400e4e:	9102      	str	r1, [sp, #8]
  400e50:	9203      	str	r2, [sp, #12]
  400e52:	2b00      	cmp	r3, #0
  400e54:	d0cb      	beq.n	400dee <pow+0x10e>
  400e56:	495b      	ldr	r1, [pc, #364]	; (400fc4 <pow+0x2e4>)
  400e58:	2000      	movs	r0, #0
  400e5a:	2b02      	cmp	r3, #2
  400e5c:	e9cd 0108 	strd	r0, r1, [sp, #32]
  400e60:	d1c9      	bne.n	400df6 <pow+0x116>
  400e62:	f002 f869 	bl	402f38 <__errno>
  400e66:	2321      	movs	r3, #33	; 0x21
  400e68:	6003      	str	r3, [r0, #0]
  400e6a:	e7c9      	b.n	400e00 <pow+0x120>
  400e6c:	4620      	mov	r0, r4
  400e6e:	4629      	mov	r1, r5
  400e70:	f001 fca0 	bl	4027b4 <__aeabi_dcmpeq>
  400e74:	2800      	cmp	r0, #0
  400e76:	f43f af7c 	beq.w	400d72 <pow+0x92>
  400e7a:	4b51      	ldr	r3, [pc, #324]	; (400fc0 <pow+0x2e0>)
  400e7c:	494f      	ldr	r1, [pc, #316]	; (400fbc <pow+0x2dc>)
  400e7e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  400e82:	2001      	movs	r0, #1
  400e84:	2200      	movs	r2, #0
  400e86:	f1b8 0f02 	cmp.w	r8, #2
  400e8a:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400e8e:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400e92:	9002      	str	r0, [sp, #8]
  400e94:	9103      	str	r1, [sp, #12]
  400e96:	e9cd 2308 	strd	r2, r3, [sp, #32]
  400e9a:	d1ac      	bne.n	400df6 <pow+0x116>
  400e9c:	e9cd 2300 	strd	r2, r3, [sp]
  400ea0:	e767      	b.n	400d72 <pow+0x92>
  400ea2:	4630      	mov	r0, r6
  400ea4:	4639      	mov	r1, r7
  400ea6:	f000 ff45 	bl	401d34 <finite>
  400eaa:	2800      	cmp	r0, #0
  400eac:	f43f af6e 	beq.w	400d8c <pow+0xac>
  400eb0:	4620      	mov	r0, r4
  400eb2:	4629      	mov	r1, r5
  400eb4:	f000 ff3e 	bl	401d34 <finite>
  400eb8:	2800      	cmp	r0, #0
  400eba:	f43f af67 	beq.w	400d8c <pow+0xac>
  400ebe:	e9dd 2300 	ldrd	r2, r3, [sp]
  400ec2:	4610      	mov	r0, r2
  400ec4:	4619      	mov	r1, r3
  400ec6:	f001 fca7 	bl	402818 <__aeabi_dcmpun>
  400eca:	2800      	cmp	r0, #0
  400ecc:	d158      	bne.n	400f80 <pow+0x2a0>
  400ece:	2303      	movs	r3, #3
  400ed0:	f999 8000 	ldrsb.w	r8, [r9]
  400ed4:	9302      	str	r3, [sp, #8]
  400ed6:	4b39      	ldr	r3, [pc, #228]	; (400fbc <pow+0x2dc>)
  400ed8:	900a      	str	r0, [sp, #40]	; 0x28
  400eda:	9303      	str	r3, [sp, #12]
  400edc:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400ee0:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400ee4:	2200      	movs	r2, #0
  400ee6:	2300      	movs	r3, #0
  400ee8:	4630      	mov	r0, r6
  400eea:	4639      	mov	r1, r7
  400eec:	f1b8 0f00 	cmp.w	r8, #0
  400ef0:	d126      	bne.n	400f40 <pow+0x260>
  400ef2:	4f35      	ldr	r7, [pc, #212]	; (400fc8 <pow+0x2e8>)
  400ef4:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
  400ef8:	e9cd 6708 	strd	r6, r7, [sp, #32]
  400efc:	f001 fc64 	bl	4027c8 <__aeabi_dcmplt>
  400f00:	2800      	cmp	r0, #0
  400f02:	f43f af6b 	beq.w	400ddc <pow+0xfc>
  400f06:	2200      	movs	r2, #0
  400f08:	4b30      	ldr	r3, [pc, #192]	; (400fcc <pow+0x2ec>)
  400f0a:	4620      	mov	r0, r4
  400f0c:	4629      	mov	r1, r5
  400f0e:	f001 f9e9 	bl	4022e4 <__aeabi_dmul>
  400f12:	4604      	mov	r4, r0
  400f14:	460d      	mov	r5, r1
  400f16:	f000 ff1b 	bl	401d50 <rint>
  400f1a:	4602      	mov	r2, r0
  400f1c:	460b      	mov	r3, r1
  400f1e:	4620      	mov	r0, r4
  400f20:	4629      	mov	r1, r5
  400f22:	f001 fc47 	bl	4027b4 <__aeabi_dcmpeq>
  400f26:	bb40      	cbnz	r0, 400f7a <pow+0x29a>
  400f28:	4b29      	ldr	r3, [pc, #164]	; (400fd0 <pow+0x2f0>)
  400f2a:	f999 8000 	ldrsb.w	r8, [r9]
  400f2e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  400f32:	e9cd 2308 	strd	r2, r3, [sp, #32]
  400f36:	f1b8 0f02 	cmp.w	r8, #2
  400f3a:	f47f af4f 	bne.w	400ddc <pow+0xfc>
  400f3e:	e751      	b.n	400de4 <pow+0x104>
  400f40:	4f24      	ldr	r7, [pc, #144]	; (400fd4 <pow+0x2f4>)
  400f42:	2600      	movs	r6, #0
  400f44:	e9cd 6708 	strd	r6, r7, [sp, #32]
  400f48:	f001 fc3e 	bl	4027c8 <__aeabi_dcmplt>
  400f4c:	2800      	cmp	r0, #0
  400f4e:	d0f2      	beq.n	400f36 <pow+0x256>
  400f50:	2200      	movs	r2, #0
  400f52:	4b1e      	ldr	r3, [pc, #120]	; (400fcc <pow+0x2ec>)
  400f54:	4620      	mov	r0, r4
  400f56:	4629      	mov	r1, r5
  400f58:	f001 f9c4 	bl	4022e4 <__aeabi_dmul>
  400f5c:	4604      	mov	r4, r0
  400f5e:	460d      	mov	r5, r1
  400f60:	f000 fef6 	bl	401d50 <rint>
  400f64:	4602      	mov	r2, r0
  400f66:	460b      	mov	r3, r1
  400f68:	4620      	mov	r0, r4
  400f6a:	4629      	mov	r1, r5
  400f6c:	f001 fc22 	bl	4027b4 <__aeabi_dcmpeq>
  400f70:	b918      	cbnz	r0, 400f7a <pow+0x29a>
  400f72:	4b14      	ldr	r3, [pc, #80]	; (400fc4 <pow+0x2e4>)
  400f74:	2200      	movs	r2, #0
  400f76:	e9cd 2308 	strd	r2, r3, [sp, #32]
  400f7a:	f999 8000 	ldrsb.w	r8, [r9]
  400f7e:	e7da      	b.n	400f36 <pow+0x256>
  400f80:	f999 9000 	ldrsb.w	r9, [r9]
  400f84:	4b0d      	ldr	r3, [pc, #52]	; (400fbc <pow+0x2dc>)
  400f86:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  400f8a:	2201      	movs	r2, #1
  400f8c:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400f90:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400f94:	9202      	str	r2, [sp, #8]
  400f96:	9303      	str	r3, [sp, #12]
  400f98:	f1b9 0f00 	cmp.w	r9, #0
  400f9c:	f43f af27 	beq.w	400dee <pow+0x10e>
  400fa0:	2200      	movs	r2, #0
  400fa2:	2300      	movs	r3, #0
  400fa4:	4610      	mov	r0, r2
  400fa6:	4619      	mov	r1, r3
  400fa8:	f001 fac6 	bl	402538 <__aeabi_ddiv>
  400fac:	f1b9 0f02 	cmp.w	r9, #2
  400fb0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  400fb4:	f43f af55 	beq.w	400e62 <pow+0x182>
  400fb8:	e71d      	b.n	400df6 <pow+0x116>
  400fba:	bf00      	nop
  400fbc:	00403150 	.word	0x00403150
  400fc0:	3ff00000 	.word	0x3ff00000
  400fc4:	fff00000 	.word	0xfff00000
  400fc8:	47efffff 	.word	0x47efffff
  400fcc:	3fe00000 	.word	0x3fe00000
  400fd0:	c7efffff 	.word	0xc7efffff
  400fd4:	7ff00000 	.word	0x7ff00000
  400fd8:	2000000a 	.word	0x2000000a

00400fdc <sqrtf>:
  400fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400fde:	b08b      	sub	sp, #44	; 0x2c
  400fe0:	4604      	mov	r4, r0
  400fe2:	f000 fe4f 	bl	401c84 <__ieee754_sqrtf>
  400fe6:	4b23      	ldr	r3, [pc, #140]	; (401074 <sqrtf+0x98>)
  400fe8:	f993 5000 	ldrsb.w	r5, [r3]
  400fec:	1c6b      	adds	r3, r5, #1
  400fee:	4606      	mov	r6, r0
  400ff0:	d00a      	beq.n	401008 <sqrtf+0x2c>
  400ff2:	4621      	mov	r1, r4
  400ff4:	4620      	mov	r0, r4
  400ff6:	f001 ff69 	bl	402ecc <__aeabi_fcmpun>
  400ffa:	4607      	mov	r7, r0
  400ffc:	b920      	cbnz	r0, 401008 <sqrtf+0x2c>
  400ffe:	2100      	movs	r1, #0
  401000:	4620      	mov	r0, r4
  401002:	f001 ff3b 	bl	402e7c <__aeabi_fcmplt>
  401006:	b910      	cbnz	r0, 40100e <sqrtf+0x32>
  401008:	4630      	mov	r0, r6
  40100a:	b00b      	add	sp, #44	; 0x2c
  40100c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40100e:	4b1a      	ldr	r3, [pc, #104]	; (401078 <sqrtf+0x9c>)
  401010:	9708      	str	r7, [sp, #32]
  401012:	2201      	movs	r2, #1
  401014:	4620      	mov	r0, r4
  401016:	e88d 000c 	stmia.w	sp, {r2, r3}
  40101a:	f001 f90f 	bl	40223c <__aeabi_f2d>
  40101e:	2200      	movs	r2, #0
  401020:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401024:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401028:	2300      	movs	r3, #0
  40102a:	b1ad      	cbz	r5, 401058 <sqrtf+0x7c>
  40102c:	4610      	mov	r0, r2
  40102e:	4619      	mov	r1, r3
  401030:	f001 fa82 	bl	402538 <__aeabi_ddiv>
  401034:	2d02      	cmp	r5, #2
  401036:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40103a:	d10f      	bne.n	40105c <sqrtf+0x80>
  40103c:	f001 ff7c 	bl	402f38 <__errno>
  401040:	2321      	movs	r3, #33	; 0x21
  401042:	6003      	str	r3, [r0, #0]
  401044:	9b08      	ldr	r3, [sp, #32]
  401046:	b97b      	cbnz	r3, 401068 <sqrtf+0x8c>
  401048:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40104c:	f001 fc1a 	bl	402884 <__aeabi_d2f>
  401050:	4606      	mov	r6, r0
  401052:	4630      	mov	r0, r6
  401054:	b00b      	add	sp, #44	; 0x2c
  401056:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401058:	e9cd 2306 	strd	r2, r3, [sp, #24]
  40105c:	4668      	mov	r0, sp
  40105e:	f000 fe6f 	bl	401d40 <matherr>
  401062:	2800      	cmp	r0, #0
  401064:	d1ee      	bne.n	401044 <sqrtf+0x68>
  401066:	e7e9      	b.n	40103c <sqrtf+0x60>
  401068:	f001 ff66 	bl	402f38 <__errno>
  40106c:	9b08      	ldr	r3, [sp, #32]
  40106e:	6003      	str	r3, [r0, #0]
  401070:	e7ea      	b.n	401048 <sqrtf+0x6c>
  401072:	bf00      	nop
  401074:	2000000a 	.word	0x2000000a
  401078:	00403154 	.word	0x00403154
  40107c:	00000000 	.word	0x00000000

00401080 <__ieee754_pow>:
  401080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401084:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  401088:	ea57 0402 	orrs.w	r4, r7, r2
  40108c:	b093      	sub	sp, #76	; 0x4c
  40108e:	d037      	beq.n	401100 <__ieee754_pow+0x80>
  401090:	4c67      	ldr	r4, [pc, #412]	; (401230 <__ieee754_pow+0x1b0>)
  401092:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  401096:	42a6      	cmp	r6, r4
  401098:	4683      	mov	fp, r0
  40109a:	460d      	mov	r5, r1
  40109c:	dc29      	bgt.n	4010f2 <__ieee754_pow+0x72>
  40109e:	469a      	mov	sl, r3
  4010a0:	4696      	mov	lr, r2
  4010a2:	d025      	beq.n	4010f0 <__ieee754_pow+0x70>
  4010a4:	42a7      	cmp	r7, r4
  4010a6:	dc24      	bgt.n	4010f2 <__ieee754_pow+0x72>
  4010a8:	4c61      	ldr	r4, [pc, #388]	; (401230 <__ieee754_pow+0x1b0>)
  4010aa:	42a7      	cmp	r7, r4
  4010ac:	d079      	beq.n	4011a2 <__ieee754_pow+0x122>
  4010ae:	2d00      	cmp	r5, #0
  4010b0:	4689      	mov	r9, r1
  4010b2:	4680      	mov	r8, r0
  4010b4:	e9cd 2300 	strd	r2, r3, [sp]
  4010b8:	db77      	blt.n	4011aa <__ieee754_pow+0x12a>
  4010ba:	2400      	movs	r4, #0
  4010bc:	f1be 0f00 	cmp.w	lr, #0
  4010c0:	d12c      	bne.n	40111c <__ieee754_pow+0x9c>
  4010c2:	4b5b      	ldr	r3, [pc, #364]	; (401230 <__ieee754_pow+0x1b0>)
  4010c4:	429f      	cmp	r7, r3
  4010c6:	f000 808b 	beq.w	4011e0 <__ieee754_pow+0x160>
  4010ca:	4b5a      	ldr	r3, [pc, #360]	; (401234 <__ieee754_pow+0x1b4>)
  4010cc:	429f      	cmp	r7, r3
  4010ce:	d061      	beq.n	401194 <__ieee754_pow+0x114>
  4010d0:	f1ba 4f80 	cmp.w	sl, #1073741824	; 0x40000000
  4010d4:	f000 83ba 	beq.w	40184c <__ieee754_pow+0x7cc>
  4010d8:	4b57      	ldr	r3, [pc, #348]	; (401238 <__ieee754_pow+0x1b8>)
  4010da:	459a      	cmp	sl, r3
  4010dc:	d11e      	bne.n	40111c <__ieee754_pow+0x9c>
  4010de:	2d00      	cmp	r5, #0
  4010e0:	db1c      	blt.n	40111c <__ieee754_pow+0x9c>
  4010e2:	4640      	mov	r0, r8
  4010e4:	4649      	mov	r1, r9
  4010e6:	b013      	add	sp, #76	; 0x4c
  4010e8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010ec:	f000 bd0e 	b.w	401b0c <__ieee754_sqrt>
  4010f0:	b158      	cbz	r0, 40110a <__ieee754_pow+0x8a>
  4010f2:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  4010f6:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  4010fa:	ea56 030b 	orrs.w	r3, r6, fp
  4010fe:	d106      	bne.n	40110e <__ieee754_pow+0x8e>
  401100:	494c      	ldr	r1, [pc, #304]	; (401234 <__ieee754_pow+0x1b4>)
  401102:	2000      	movs	r0, #0
  401104:	b013      	add	sp, #76	; 0x4c
  401106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40110a:	42b7      	cmp	r7, r6
  40110c:	ddcc      	ble.n	4010a8 <__ieee754_pow+0x28>
  40110e:	484b      	ldr	r0, [pc, #300]	; (40123c <__ieee754_pow+0x1bc>)
  401110:	b013      	add	sp, #76	; 0x4c
  401112:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401116:	f000 be15 	b.w	401d44 <nan>
  40111a:	2400      	movs	r4, #0
  40111c:	4640      	mov	r0, r8
  40111e:	4649      	mov	r1, r9
  401120:	f000 fe04 	bl	401d2c <fabs>
  401124:	f1bb 0f00 	cmp.w	fp, #0
  401128:	d119      	bne.n	40115e <__ieee754_pow+0xde>
  40112a:	b126      	cbz	r6, 401136 <__ieee754_pow+0xb6>
  40112c:	4b41      	ldr	r3, [pc, #260]	; (401234 <__ieee754_pow+0x1b4>)
  40112e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
  401132:	429a      	cmp	r2, r3
  401134:	d113      	bne.n	40115e <__ieee754_pow+0xde>
  401136:	f1ba 0f00 	cmp.w	sl, #0
  40113a:	f2c0 83bc 	blt.w	4018b6 <__ieee754_pow+0x836>
  40113e:	2d00      	cmp	r5, #0
  401140:	dae0      	bge.n	401104 <__ieee754_pow+0x84>
  401142:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  401146:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  40114a:	ea56 0304 	orrs.w	r3, r6, r4
  40114e:	f000 848f 	beq.w	401a70 <__ieee754_pow+0x9f0>
  401152:	2c01      	cmp	r4, #1
  401154:	d1d6      	bne.n	401104 <__ieee754_pow+0x84>
  401156:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40115a:	4619      	mov	r1, r3
  40115c:	e7d2      	b.n	401104 <__ieee754_pow+0x84>
  40115e:	0fed      	lsrs	r5, r5, #31
  401160:	3d01      	subs	r5, #1
  401162:	ea54 0305 	orrs.w	r3, r4, r5
  401166:	d04e      	beq.n	401206 <__ieee754_pow+0x186>
  401168:	4b35      	ldr	r3, [pc, #212]	; (401240 <__ieee754_pow+0x1c0>)
  40116a:	429f      	cmp	r7, r3
  40116c:	dd6e      	ble.n	40124c <__ieee754_pow+0x1cc>
  40116e:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
  401172:	429f      	cmp	r7, r3
  401174:	f340 83e8 	ble.w	401948 <__ieee754_pow+0x8c8>
  401178:	4b32      	ldr	r3, [pc, #200]	; (401244 <__ieee754_pow+0x1c4>)
  40117a:	429e      	cmp	r6, r3
  40117c:	dd4e      	ble.n	40121c <__ieee754_pow+0x19c>
  40117e:	f1ba 0f00 	cmp.w	sl, #0
  401182:	dd4e      	ble.n	401222 <__ieee754_pow+0x1a2>
  401184:	a328      	add	r3, pc, #160	; (adr r3, 401228 <__ieee754_pow+0x1a8>)
  401186:	e9d3 2300 	ldrd	r2, r3, [r3]
  40118a:	4610      	mov	r0, r2
  40118c:	4619      	mov	r1, r3
  40118e:	f001 f8a9 	bl	4022e4 <__aeabi_dmul>
  401192:	e7b7      	b.n	401104 <__ieee754_pow+0x84>
  401194:	f1ba 0f00 	cmp.w	sl, #0
  401198:	f2c0 843c 	blt.w	401a14 <__ieee754_pow+0x994>
  40119c:	4640      	mov	r0, r8
  40119e:	4649      	mov	r1, r9
  4011a0:	e7b0      	b.n	401104 <__ieee754_pow+0x84>
  4011a2:	f1be 0f00 	cmp.w	lr, #0
  4011a6:	d082      	beq.n	4010ae <__ieee754_pow+0x2e>
  4011a8:	e7a3      	b.n	4010f2 <__ieee754_pow+0x72>
  4011aa:	4b27      	ldr	r3, [pc, #156]	; (401248 <__ieee754_pow+0x1c8>)
  4011ac:	429f      	cmp	r7, r3
  4011ae:	dc28      	bgt.n	401202 <__ieee754_pow+0x182>
  4011b0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  4011b4:	429f      	cmp	r7, r3
  4011b6:	dd80      	ble.n	4010ba <__ieee754_pow+0x3a>
  4011b8:	153b      	asrs	r3, r7, #20
  4011ba:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  4011be:	2b14      	cmp	r3, #20
  4011c0:	f340 843e 	ble.w	401a40 <__ieee754_pow+0x9c0>
  4011c4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
  4011c8:	fa2e f203 	lsr.w	r2, lr, r3
  4011cc:	fa02 f303 	lsl.w	r3, r2, r3
  4011d0:	459e      	cmp	lr, r3
  4011d2:	f47f af72 	bne.w	4010ba <__ieee754_pow+0x3a>
  4011d6:	f002 0201 	and.w	r2, r2, #1
  4011da:	f1c2 0402 	rsb	r4, r2, #2
  4011de:	e76d      	b.n	4010bc <__ieee754_pow+0x3c>
  4011e0:	f106 4340 	add.w	r3, r6, #3221225472	; 0xc0000000
  4011e4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  4011e8:	ea53 030b 	orrs.w	r3, r3, fp
  4011ec:	d088      	beq.n	401100 <__ieee754_pow+0x80>
  4011ee:	4b15      	ldr	r3, [pc, #84]	; (401244 <__ieee754_pow+0x1c4>)
  4011f0:	429e      	cmp	r6, r3
  4011f2:	f340 8332 	ble.w	40185a <__ieee754_pow+0x7da>
  4011f6:	f1ba 0f00 	cmp.w	sl, #0
  4011fa:	db12      	blt.n	401222 <__ieee754_pow+0x1a2>
  4011fc:	e9dd 0100 	ldrd	r0, r1, [sp]
  401200:	e780      	b.n	401104 <__ieee754_pow+0x84>
  401202:	2402      	movs	r4, #2
  401204:	e75a      	b.n	4010bc <__ieee754_pow+0x3c>
  401206:	4642      	mov	r2, r8
  401208:	464b      	mov	r3, r9
  40120a:	4640      	mov	r0, r8
  40120c:	4649      	mov	r1, r9
  40120e:	f000 feb5 	bl	401f7c <__aeabi_dsub>
  401212:	4602      	mov	r2, r0
  401214:	460b      	mov	r3, r1
  401216:	f001 f98f 	bl	402538 <__aeabi_ddiv>
  40121a:	e773      	b.n	401104 <__ieee754_pow+0x84>
  40121c:	f1ba 0f00 	cmp.w	sl, #0
  401220:	dbb0      	blt.n	401184 <__ieee754_pow+0x104>
  401222:	2000      	movs	r0, #0
  401224:	2100      	movs	r1, #0
  401226:	e76d      	b.n	401104 <__ieee754_pow+0x84>
  401228:	8800759c 	.word	0x8800759c
  40122c:	7e37e43c 	.word	0x7e37e43c
  401230:	7ff00000 	.word	0x7ff00000
  401234:	3ff00000 	.word	0x3ff00000
  401238:	3fe00000 	.word	0x3fe00000
  40123c:	0040315c 	.word	0x0040315c
  401240:	41e00000 	.word	0x41e00000
  401244:	3fefffff 	.word	0x3fefffff
  401248:	433fffff 	.word	0x433fffff
  40124c:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
  401250:	f04f 0200 	mov.w	r2, #0
  401254:	da05      	bge.n	401262 <__ieee754_pow+0x1e2>
  401256:	4bd4      	ldr	r3, [pc, #848]	; (4015a8 <__ieee754_pow+0x528>)
  401258:	f001 f844 	bl	4022e4 <__aeabi_dmul>
  40125c:	f06f 0234 	mvn.w	r2, #52	; 0x34
  401260:	460e      	mov	r6, r1
  401262:	1533      	asrs	r3, r6, #20
  401264:	4fd1      	ldr	r7, [pc, #836]	; (4015ac <__ieee754_pow+0x52c>)
  401266:	f3c6 0613 	ubfx	r6, r6, #0, #20
  40126a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  40126e:	4413      	add	r3, r2
  401270:	f046 5a7f 	orr.w	sl, r6, #1069547520	; 0x3fc00000
  401274:	42be      	cmp	r6, r7
  401276:	461a      	mov	r2, r3
  401278:	930d      	str	r3, [sp, #52]	; 0x34
  40127a:	f44a 1a40 	orr.w	sl, sl, #3145728	; 0x300000
  40127e:	f340 8321 	ble.w	4018c4 <__ieee754_pow+0x844>
  401282:	4bcb      	ldr	r3, [pc, #812]	; (4015b0 <__ieee754_pow+0x530>)
  401284:	429e      	cmp	r6, r3
  401286:	f340 83fd 	ble.w	401a84 <__ieee754_pow+0xa04>
  40128a:	4613      	mov	r3, r2
  40128c:	3301      	adds	r3, #1
  40128e:	930d      	str	r3, [sp, #52]	; 0x34
  401290:	4bc8      	ldr	r3, [pc, #800]	; (4015b4 <__ieee754_pow+0x534>)
  401292:	2200      	movs	r2, #0
  401294:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401298:	2700      	movs	r7, #0
  40129a:	2600      	movs	r6, #0
  40129c:	e9cd 6708 	strd	r6, r7, [sp, #32]
  4012a0:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  4012a4:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
  4012a8:	2700      	movs	r7, #0
  4012aa:	4602      	mov	r2, r0
  4012ac:	4653      	mov	r3, sl
  4012ae:	4651      	mov	r1, sl
  4012b0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  4012b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  4012b8:	f000 fe60 	bl	401f7c <__aeabi_dsub>
  4012bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  4012c0:	4680      	mov	r8, r0
  4012c2:	4689      	mov	r9, r1
  4012c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4012c8:	f000 fe5a 	bl	401f80 <__adddf3>
  4012cc:	4602      	mov	r2, r0
  4012ce:	460b      	mov	r3, r1
  4012d0:	2000      	movs	r0, #0
  4012d2:	49b8      	ldr	r1, [pc, #736]	; (4015b4 <__ieee754_pow+0x534>)
  4012d4:	f001 f930 	bl	402538 <__aeabi_ddiv>
  4012d8:	460a      	mov	r2, r1
  4012da:	4601      	mov	r1, r0
  4012dc:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  4012e0:	4613      	mov	r3, r2
  4012e2:	4649      	mov	r1, r9
  4012e4:	4602      	mov	r2, r0
  4012e6:	4640      	mov	r0, r8
  4012e8:	f000 fffc 	bl	4022e4 <__aeabi_dmul>
  4012ec:	ea4f 036a 	mov.w	r3, sl, asr #1
  4012f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4012f4:	468c      	mov	ip, r1
  4012f6:	4683      	mov	fp, r0
  4012f8:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
  4012fc:	e9cd bc04 	strd	fp, ip, [sp, #16]
  401300:	46da      	mov	sl, fp
  401302:	468b      	mov	fp, r1
  401304:	19d9      	adds	r1, r3, r7
  401306:	2300      	movs	r3, #0
  401308:	e9cd ab02 	strd	sl, fp, [sp, #8]
  40130c:	9302      	str	r3, [sp, #8]
  40130e:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401312:	2000      	movs	r0, #0
  401314:	4606      	mov	r6, r0
  401316:	460f      	mov	r7, r1
  401318:	4602      	mov	r2, r0
  40131a:	460b      	mov	r3, r1
  40131c:	4650      	mov	r0, sl
  40131e:	4659      	mov	r1, fp
  401320:	f000 ffe0 	bl	4022e4 <__aeabi_dmul>
  401324:	4602      	mov	r2, r0
  401326:	460b      	mov	r3, r1
  401328:	4640      	mov	r0, r8
  40132a:	4649      	mov	r1, r9
  40132c:	f000 fe26 	bl	401f7c <__aeabi_dsub>
  401330:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401334:	4680      	mov	r8, r0
  401336:	4689      	mov	r9, r1
  401338:	4630      	mov	r0, r6
  40133a:	4639      	mov	r1, r7
  40133c:	f000 fe1e 	bl	401f7c <__aeabi_dsub>
  401340:	4602      	mov	r2, r0
  401342:	460b      	mov	r3, r1
  401344:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401348:	f000 fe18 	bl	401f7c <__aeabi_dsub>
  40134c:	4652      	mov	r2, sl
  40134e:	465b      	mov	r3, fp
  401350:	f000 ffc8 	bl	4022e4 <__aeabi_dmul>
  401354:	4602      	mov	r2, r0
  401356:	460b      	mov	r3, r1
  401358:	4640      	mov	r0, r8
  40135a:	4649      	mov	r1, r9
  40135c:	f000 fe0e 	bl	401f7c <__aeabi_dsub>
  401360:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  401364:	f000 ffbe 	bl	4022e4 <__aeabi_dmul>
  401368:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40136c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401370:	4632      	mov	r2, r6
  401372:	463b      	mov	r3, r7
  401374:	4630      	mov	r0, r6
  401376:	4639      	mov	r1, r7
  401378:	f000 ffb4 	bl	4022e4 <__aeabi_dmul>
  40137c:	a378      	add	r3, pc, #480	; (adr r3, 401560 <__ieee754_pow+0x4e0>)
  40137e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401382:	4606      	mov	r6, r0
  401384:	460f      	mov	r7, r1
  401386:	f000 ffad 	bl	4022e4 <__aeabi_dmul>
  40138a:	a377      	add	r3, pc, #476	; (adr r3, 401568 <__ieee754_pow+0x4e8>)
  40138c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401390:	f000 fdf6 	bl	401f80 <__adddf3>
  401394:	4632      	mov	r2, r6
  401396:	463b      	mov	r3, r7
  401398:	f000 ffa4 	bl	4022e4 <__aeabi_dmul>
  40139c:	a374      	add	r3, pc, #464	; (adr r3, 401570 <__ieee754_pow+0x4f0>)
  40139e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013a2:	f000 fded 	bl	401f80 <__adddf3>
  4013a6:	4632      	mov	r2, r6
  4013a8:	463b      	mov	r3, r7
  4013aa:	f000 ff9b 	bl	4022e4 <__aeabi_dmul>
  4013ae:	a372      	add	r3, pc, #456	; (adr r3, 401578 <__ieee754_pow+0x4f8>)
  4013b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013b4:	f000 fde4 	bl	401f80 <__adddf3>
  4013b8:	4632      	mov	r2, r6
  4013ba:	463b      	mov	r3, r7
  4013bc:	f000 ff92 	bl	4022e4 <__aeabi_dmul>
  4013c0:	a36f      	add	r3, pc, #444	; (adr r3, 401580 <__ieee754_pow+0x500>)
  4013c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013c6:	f000 fddb 	bl	401f80 <__adddf3>
  4013ca:	4632      	mov	r2, r6
  4013cc:	463b      	mov	r3, r7
  4013ce:	f000 ff89 	bl	4022e4 <__aeabi_dmul>
  4013d2:	a36d      	add	r3, pc, #436	; (adr r3, 401588 <__ieee754_pow+0x508>)
  4013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013d8:	f000 fdd2 	bl	401f80 <__adddf3>
  4013dc:	4632      	mov	r2, r6
  4013de:	4680      	mov	r8, r0
  4013e0:	4689      	mov	r9, r1
  4013e2:	463b      	mov	r3, r7
  4013e4:	4630      	mov	r0, r6
  4013e6:	4639      	mov	r1, r7
  4013e8:	f000 ff7c 	bl	4022e4 <__aeabi_dmul>
  4013ec:	4602      	mov	r2, r0
  4013ee:	460b      	mov	r3, r1
  4013f0:	4640      	mov	r0, r8
  4013f2:	4649      	mov	r1, r9
  4013f4:	f000 ff76 	bl	4022e4 <__aeabi_dmul>
  4013f8:	4652      	mov	r2, sl
  4013fa:	4606      	mov	r6, r0
  4013fc:	460f      	mov	r7, r1
  4013fe:	465b      	mov	r3, fp
  401400:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401404:	f000 fdbc 	bl	401f80 <__adddf3>
  401408:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  40140c:	f000 ff6a 	bl	4022e4 <__aeabi_dmul>
  401410:	4632      	mov	r2, r6
  401412:	463b      	mov	r3, r7
  401414:	f000 fdb4 	bl	401f80 <__adddf3>
  401418:	4652      	mov	r2, sl
  40141a:	4680      	mov	r8, r0
  40141c:	4689      	mov	r9, r1
  40141e:	465b      	mov	r3, fp
  401420:	4650      	mov	r0, sl
  401422:	4659      	mov	r1, fp
  401424:	f000 ff5e 	bl	4022e4 <__aeabi_dmul>
  401428:	2200      	movs	r2, #0
  40142a:	4b63      	ldr	r3, [pc, #396]	; (4015b8 <__ieee754_pow+0x538>)
  40142c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401430:	f000 fda6 	bl	401f80 <__adddf3>
  401434:	4642      	mov	r2, r8
  401436:	464b      	mov	r3, r9
  401438:	f000 fda2 	bl	401f80 <__adddf3>
  40143c:	9802      	ldr	r0, [sp, #8]
  40143e:	460f      	mov	r7, r1
  401440:	4606      	mov	r6, r0
  401442:	4632      	mov	r2, r6
  401444:	463b      	mov	r3, r7
  401446:	4650      	mov	r0, sl
  401448:	4659      	mov	r1, fp
  40144a:	f000 ff4b 	bl	4022e4 <__aeabi_dmul>
  40144e:	2200      	movs	r2, #0
  401450:	4682      	mov	sl, r0
  401452:	468b      	mov	fp, r1
  401454:	4b58      	ldr	r3, [pc, #352]	; (4015b8 <__ieee754_pow+0x538>)
  401456:	4630      	mov	r0, r6
  401458:	4639      	mov	r1, r7
  40145a:	f000 fd8f 	bl	401f7c <__aeabi_dsub>
  40145e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  401462:	f000 fd8b 	bl	401f7c <__aeabi_dsub>
  401466:	4602      	mov	r2, r0
  401468:	460b      	mov	r3, r1
  40146a:	4640      	mov	r0, r8
  40146c:	4649      	mov	r1, r9
  40146e:	f000 fd85 	bl	401f7c <__aeabi_dsub>
  401472:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401476:	f000 ff35 	bl	4022e4 <__aeabi_dmul>
  40147a:	4632      	mov	r2, r6
  40147c:	4680      	mov	r8, r0
  40147e:	4689      	mov	r9, r1
  401480:	463b      	mov	r3, r7
  401482:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401486:	f000 ff2d 	bl	4022e4 <__aeabi_dmul>
  40148a:	4602      	mov	r2, r0
  40148c:	460b      	mov	r3, r1
  40148e:	4640      	mov	r0, r8
  401490:	4649      	mov	r1, r9
  401492:	f000 fd75 	bl	401f80 <__adddf3>
  401496:	4680      	mov	r8, r0
  401498:	4689      	mov	r9, r1
  40149a:	4602      	mov	r2, r0
  40149c:	460b      	mov	r3, r1
  40149e:	4650      	mov	r0, sl
  4014a0:	4659      	mov	r1, fp
  4014a2:	e9cd ab04 	strd	sl, fp, [sp, #16]
  4014a6:	f000 fd6b 	bl	401f80 <__adddf3>
  4014aa:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  4014ae:	a338      	add	r3, pc, #224	; (adr r3, 401590 <__ieee754_pow+0x510>)
  4014b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014b4:	4650      	mov	r0, sl
  4014b6:	460f      	mov	r7, r1
  4014b8:	f000 ff14 	bl	4022e4 <__aeabi_dmul>
  4014bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4014c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4014c4:	4639      	mov	r1, r7
  4014c6:	4650      	mov	r0, sl
  4014c8:	f000 fd58 	bl	401f7c <__aeabi_dsub>
  4014cc:	4602      	mov	r2, r0
  4014ce:	460b      	mov	r3, r1
  4014d0:	4640      	mov	r0, r8
  4014d2:	4649      	mov	r1, r9
  4014d4:	f000 fd52 	bl	401f7c <__aeabi_dsub>
  4014d8:	a32f      	add	r3, pc, #188	; (adr r3, 401598 <__ieee754_pow+0x518>)
  4014da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014de:	f000 ff01 	bl	4022e4 <__aeabi_dmul>
  4014e2:	a32f      	add	r3, pc, #188	; (adr r3, 4015a0 <__ieee754_pow+0x520>)
  4014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014e8:	4680      	mov	r8, r0
  4014ea:	4689      	mov	r9, r1
  4014ec:	4650      	mov	r0, sl
  4014ee:	4639      	mov	r1, r7
  4014f0:	f000 fef8 	bl	4022e4 <__aeabi_dmul>
  4014f4:	4602      	mov	r2, r0
  4014f6:	460b      	mov	r3, r1
  4014f8:	4640      	mov	r0, r8
  4014fa:	4649      	mov	r1, r9
  4014fc:	f000 fd40 	bl	401f80 <__adddf3>
  401500:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  401504:	f000 fd3c 	bl	401f80 <__adddf3>
  401508:	4680      	mov	r8, r0
  40150a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40150c:	4689      	mov	r9, r1
  40150e:	f000 fe83 	bl	402218 <__aeabi_i2d>
  401512:	4642      	mov	r2, r8
  401514:	4606      	mov	r6, r0
  401516:	460f      	mov	r7, r1
  401518:	464b      	mov	r3, r9
  40151a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40151e:	f000 fd2f 	bl	401f80 <__adddf3>
  401522:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401526:	f000 fd2b 	bl	401f80 <__adddf3>
  40152a:	4632      	mov	r2, r6
  40152c:	463b      	mov	r3, r7
  40152e:	f000 fd27 	bl	401f80 <__adddf3>
  401532:	4632      	mov	r2, r6
  401534:	463b      	mov	r3, r7
  401536:	4650      	mov	r0, sl
  401538:	468b      	mov	fp, r1
  40153a:	f000 fd1f 	bl	401f7c <__aeabi_dsub>
  40153e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401542:	f000 fd1b 	bl	401f7c <__aeabi_dsub>
  401546:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40154a:	f000 fd17 	bl	401f7c <__aeabi_dsub>
  40154e:	4602      	mov	r2, r0
  401550:	460b      	mov	r3, r1
  401552:	4640      	mov	r0, r8
  401554:	4649      	mov	r1, r9
  401556:	f000 fd11 	bl	401f7c <__aeabi_dsub>
  40155a:	4680      	mov	r8, r0
  40155c:	e02e      	b.n	4015bc <__ieee754_pow+0x53c>
  40155e:	bf00      	nop
  401560:	4a454eef 	.word	0x4a454eef
  401564:	3fca7e28 	.word	0x3fca7e28
  401568:	93c9db65 	.word	0x93c9db65
  40156c:	3fcd864a 	.word	0x3fcd864a
  401570:	a91d4101 	.word	0xa91d4101
  401574:	3fd17460 	.word	0x3fd17460
  401578:	518f264d 	.word	0x518f264d
  40157c:	3fd55555 	.word	0x3fd55555
  401580:	db6fabff 	.word	0xdb6fabff
  401584:	3fdb6db6 	.word	0x3fdb6db6
  401588:	33333303 	.word	0x33333303
  40158c:	3fe33333 	.word	0x3fe33333
  401590:	e0000000 	.word	0xe0000000
  401594:	3feec709 	.word	0x3feec709
  401598:	dc3a03fd 	.word	0xdc3a03fd
  40159c:	3feec709 	.word	0x3feec709
  4015a0:	145b01f5 	.word	0x145b01f5
  4015a4:	be3e2fe0 	.word	0xbe3e2fe0
  4015a8:	43400000 	.word	0x43400000
  4015ac:	0003988e 	.word	0x0003988e
  4015b0:	000bb679 	.word	0x000bb679
  4015b4:	3ff00000 	.word	0x3ff00000
  4015b8:	40080000 	.word	0x40080000
  4015bc:	4689      	mov	r9, r1
  4015be:	3c01      	subs	r4, #1
  4015c0:	ea54 0305 	orrs.w	r3, r4, r5
  4015c4:	e9dd 0100 	ldrd	r0, r1, [sp]
  4015c8:	bf14      	ite	ne
  4015ca:	4cd9      	ldrne	r4, [pc, #868]	; (401930 <__ieee754_pow+0x8b0>)
  4015cc:	4cd9      	ldreq	r4, [pc, #868]	; (401934 <__ieee754_pow+0x8b4>)
  4015ce:	2300      	movs	r3, #0
  4015d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
  4015d4:	4603      	mov	r3, r0
  4015d6:	460c      	mov	r4, r1
  4015d8:	e9cd 3402 	strd	r3, r4, [sp, #8]
  4015dc:	2300      	movs	r3, #0
  4015de:	9302      	str	r3, [sp, #8]
  4015e0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  4015e4:	4622      	mov	r2, r4
  4015e6:	462b      	mov	r3, r5
  4015e8:	f000 fcc8 	bl	401f7c <__aeabi_dsub>
  4015ec:	4652      	mov	r2, sl
  4015ee:	465b      	mov	r3, fp
  4015f0:	f000 fe78 	bl	4022e4 <__aeabi_dmul>
  4015f4:	e9dd 2300 	ldrd	r2, r3, [sp]
  4015f8:	4606      	mov	r6, r0
  4015fa:	460f      	mov	r7, r1
  4015fc:	4640      	mov	r0, r8
  4015fe:	4649      	mov	r1, r9
  401600:	f000 fe70 	bl	4022e4 <__aeabi_dmul>
  401604:	4602      	mov	r2, r0
  401606:	460b      	mov	r3, r1
  401608:	4630      	mov	r0, r6
  40160a:	4639      	mov	r1, r7
  40160c:	f000 fcb8 	bl	401f80 <__adddf3>
  401610:	4622      	mov	r2, r4
  401612:	4680      	mov	r8, r0
  401614:	4689      	mov	r9, r1
  401616:	462b      	mov	r3, r5
  401618:	4650      	mov	r0, sl
  40161a:	4659      	mov	r1, fp
  40161c:	e9cd 8900 	strd	r8, r9, [sp]
  401620:	f000 fe60 	bl	4022e4 <__aeabi_dmul>
  401624:	460b      	mov	r3, r1
  401626:	4602      	mov	r2, r0
  401628:	4606      	mov	r6, r0
  40162a:	460f      	mov	r7, r1
  40162c:	4640      	mov	r0, r8
  40162e:	4649      	mov	r1, r9
  401630:	f000 fca6 	bl	401f80 <__adddf3>
  401634:	4bc0      	ldr	r3, [pc, #768]	; (401938 <__ieee754_pow+0x8b8>)
  401636:	4299      	cmp	r1, r3
  401638:	4604      	mov	r4, r0
  40163a:	460d      	mov	r5, r1
  40163c:	468a      	mov	sl, r1
  40163e:	f340 8116 	ble.w	40186e <__ieee754_pow+0x7ee>
  401642:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
  401646:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
  40164a:	4303      	orrs	r3, r0
  40164c:	f040 81ea 	bne.w	401a24 <__ieee754_pow+0x9a4>
  401650:	a3a3      	add	r3, pc, #652	; (adr r3, 4018e0 <__ieee754_pow+0x860>)
  401652:	e9d3 2300 	ldrd	r2, r3, [r3]
  401656:	e9dd 0100 	ldrd	r0, r1, [sp]
  40165a:	f000 fc91 	bl	401f80 <__adddf3>
  40165e:	4632      	mov	r2, r6
  401660:	4680      	mov	r8, r0
  401662:	4689      	mov	r9, r1
  401664:	463b      	mov	r3, r7
  401666:	4620      	mov	r0, r4
  401668:	4629      	mov	r1, r5
  40166a:	f000 fc87 	bl	401f7c <__aeabi_dsub>
  40166e:	4602      	mov	r2, r0
  401670:	460b      	mov	r3, r1
  401672:	4640      	mov	r0, r8
  401674:	4649      	mov	r1, r9
  401676:	f001 f8c5 	bl	402804 <__aeabi_dcmpgt>
  40167a:	2800      	cmp	r0, #0
  40167c:	f040 81d2 	bne.w	401a24 <__ieee754_pow+0x9a4>
  401680:	46a8      	mov	r8, r5
  401682:	ea4f 5328 	mov.w	r3, r8, asr #20
  401686:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  40168a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
  40168e:	fa42 f303 	asr.w	r3, r2, r3
  401692:	4453      	add	r3, sl
  401694:	f3c3 520a 	ubfx	r2, r3, #20, #11
  401698:	4da8      	ldr	r5, [pc, #672]	; (40193c <__ieee754_pow+0x8bc>)
  40169a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
  40169e:	4115      	asrs	r5, r2
  4016a0:	f3c3 0413 	ubfx	r4, r3, #0, #20
  4016a4:	ea23 0105 	bic.w	r1, r3, r5
  4016a8:	2000      	movs	r0, #0
  4016aa:	f1c2 0b14 	rsb	fp, r2, #20
  4016ae:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4016b2:	f1ba 0f00 	cmp.w	sl, #0
  4016b6:	4602      	mov	r2, r0
  4016b8:	460b      	mov	r3, r1
  4016ba:	fa44 fb0b 	asr.w	fp, r4, fp
  4016be:	4630      	mov	r0, r6
  4016c0:	4639      	mov	r1, r7
  4016c2:	bfb8      	it	lt
  4016c4:	f1cb 0b00 	rsblt	fp, fp, #0
  4016c8:	f000 fc58 	bl	401f7c <__aeabi_dsub>
  4016cc:	4602      	mov	r2, r0
  4016ce:	460b      	mov	r3, r1
  4016d0:	4606      	mov	r6, r0
  4016d2:	460f      	mov	r7, r1
  4016d4:	e9dd 0100 	ldrd	r0, r1, [sp]
  4016d8:	f000 fc52 	bl	401f80 <__adddf3>
  4016dc:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
  4016e0:	460d      	mov	r5, r1
  4016e2:	2400      	movs	r4, #0
  4016e4:	a380      	add	r3, pc, #512	; (adr r3, 4018e8 <__ieee754_pow+0x868>)
  4016e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4016ea:	4620      	mov	r0, r4
  4016ec:	4629      	mov	r1, r5
  4016ee:	f000 fdf9 	bl	4022e4 <__aeabi_dmul>
  4016f2:	4632      	mov	r2, r6
  4016f4:	4680      	mov	r8, r0
  4016f6:	4689      	mov	r9, r1
  4016f8:	463b      	mov	r3, r7
  4016fa:	4620      	mov	r0, r4
  4016fc:	4629      	mov	r1, r5
  4016fe:	f000 fc3d 	bl	401f7c <__aeabi_dsub>
  401702:	4602      	mov	r2, r0
  401704:	460b      	mov	r3, r1
  401706:	e9dd 0100 	ldrd	r0, r1, [sp]
  40170a:	f000 fc37 	bl	401f7c <__aeabi_dsub>
  40170e:	a378      	add	r3, pc, #480	; (adr r3, 4018f0 <__ieee754_pow+0x870>)
  401710:	e9d3 2300 	ldrd	r2, r3, [r3]
  401714:	f000 fde6 	bl	4022e4 <__aeabi_dmul>
  401718:	a377      	add	r3, pc, #476	; (adr r3, 4018f8 <__ieee754_pow+0x878>)
  40171a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40171e:	4606      	mov	r6, r0
  401720:	460f      	mov	r7, r1
  401722:	4620      	mov	r0, r4
  401724:	4629      	mov	r1, r5
  401726:	f000 fddd 	bl	4022e4 <__aeabi_dmul>
  40172a:	4602      	mov	r2, r0
  40172c:	460b      	mov	r3, r1
  40172e:	4630      	mov	r0, r6
  401730:	4639      	mov	r1, r7
  401732:	f000 fc25 	bl	401f80 <__adddf3>
  401736:	4606      	mov	r6, r0
  401738:	460f      	mov	r7, r1
  40173a:	4602      	mov	r2, r0
  40173c:	460b      	mov	r3, r1
  40173e:	4640      	mov	r0, r8
  401740:	4649      	mov	r1, r9
  401742:	f000 fc1d 	bl	401f80 <__adddf3>
  401746:	4642      	mov	r2, r8
  401748:	464b      	mov	r3, r9
  40174a:	4604      	mov	r4, r0
  40174c:	460d      	mov	r5, r1
  40174e:	f000 fc15 	bl	401f7c <__aeabi_dsub>
  401752:	4602      	mov	r2, r0
  401754:	460b      	mov	r3, r1
  401756:	4630      	mov	r0, r6
  401758:	4639      	mov	r1, r7
  40175a:	f000 fc0f 	bl	401f7c <__aeabi_dsub>
  40175e:	4622      	mov	r2, r4
  401760:	4680      	mov	r8, r0
  401762:	4689      	mov	r9, r1
  401764:	462b      	mov	r3, r5
  401766:	4620      	mov	r0, r4
  401768:	4629      	mov	r1, r5
  40176a:	f000 fdbb 	bl	4022e4 <__aeabi_dmul>
  40176e:	a364      	add	r3, pc, #400	; (adr r3, 401900 <__ieee754_pow+0x880>)
  401770:	e9d3 2300 	ldrd	r2, r3, [r3]
  401774:	4606      	mov	r6, r0
  401776:	460f      	mov	r7, r1
  401778:	f000 fdb4 	bl	4022e4 <__aeabi_dmul>
  40177c:	a362      	add	r3, pc, #392	; (adr r3, 401908 <__ieee754_pow+0x888>)
  40177e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401782:	f000 fbfb 	bl	401f7c <__aeabi_dsub>
  401786:	4632      	mov	r2, r6
  401788:	463b      	mov	r3, r7
  40178a:	f000 fdab 	bl	4022e4 <__aeabi_dmul>
  40178e:	a360      	add	r3, pc, #384	; (adr r3, 401910 <__ieee754_pow+0x890>)
  401790:	e9d3 2300 	ldrd	r2, r3, [r3]
  401794:	f000 fbf4 	bl	401f80 <__adddf3>
  401798:	4632      	mov	r2, r6
  40179a:	463b      	mov	r3, r7
  40179c:	f000 fda2 	bl	4022e4 <__aeabi_dmul>
  4017a0:	a35d      	add	r3, pc, #372	; (adr r3, 401918 <__ieee754_pow+0x898>)
  4017a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4017a6:	f000 fbe9 	bl	401f7c <__aeabi_dsub>
  4017aa:	4632      	mov	r2, r6
  4017ac:	463b      	mov	r3, r7
  4017ae:	f000 fd99 	bl	4022e4 <__aeabi_dmul>
  4017b2:	a35b      	add	r3, pc, #364	; (adr r3, 401920 <__ieee754_pow+0x8a0>)
  4017b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4017b8:	f000 fbe2 	bl	401f80 <__adddf3>
  4017bc:	4632      	mov	r2, r6
  4017be:	463b      	mov	r3, r7
  4017c0:	f000 fd90 	bl	4022e4 <__aeabi_dmul>
  4017c4:	4602      	mov	r2, r0
  4017c6:	460b      	mov	r3, r1
  4017c8:	4620      	mov	r0, r4
  4017ca:	4629      	mov	r1, r5
  4017cc:	f000 fbd6 	bl	401f7c <__aeabi_dsub>
  4017d0:	4606      	mov	r6, r0
  4017d2:	460f      	mov	r7, r1
  4017d4:	4602      	mov	r2, r0
  4017d6:	460b      	mov	r3, r1
  4017d8:	4620      	mov	r0, r4
  4017da:	4629      	mov	r1, r5
  4017dc:	f000 fd82 	bl	4022e4 <__aeabi_dmul>
  4017e0:	2200      	movs	r2, #0
  4017e2:	e9cd 0100 	strd	r0, r1, [sp]
  4017e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4017ea:	4630      	mov	r0, r6
  4017ec:	4639      	mov	r1, r7
  4017ee:	f000 fbc5 	bl	401f7c <__aeabi_dsub>
  4017f2:	4602      	mov	r2, r0
  4017f4:	460b      	mov	r3, r1
  4017f6:	e9dd 0100 	ldrd	r0, r1, [sp]
  4017fa:	f000 fe9d 	bl	402538 <__aeabi_ddiv>
  4017fe:	4642      	mov	r2, r8
  401800:	4606      	mov	r6, r0
  401802:	460f      	mov	r7, r1
  401804:	464b      	mov	r3, r9
  401806:	4620      	mov	r0, r4
  401808:	4629      	mov	r1, r5
  40180a:	f000 fd6b 	bl	4022e4 <__aeabi_dmul>
  40180e:	4642      	mov	r2, r8
  401810:	464b      	mov	r3, r9
  401812:	f000 fbb5 	bl	401f80 <__adddf3>
  401816:	4602      	mov	r2, r0
  401818:	460b      	mov	r3, r1
  40181a:	4630      	mov	r0, r6
  40181c:	4639      	mov	r1, r7
  40181e:	f000 fbad 	bl	401f7c <__aeabi_dsub>
  401822:	4622      	mov	r2, r4
  401824:	462b      	mov	r3, r5
  401826:	f000 fba9 	bl	401f7c <__aeabi_dsub>
  40182a:	4602      	mov	r2, r0
  40182c:	460b      	mov	r3, r1
  40182e:	2000      	movs	r0, #0
  401830:	493f      	ldr	r1, [pc, #252]	; (401930 <__ieee754_pow+0x8b0>)
  401832:	f000 fba3 	bl	401f7c <__aeabi_dsub>
  401836:	448a      	add	sl, r1
  401838:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
  40183c:	f2c0 8133 	blt.w	401aa6 <__ieee754_pow+0xa26>
  401840:	4651      	mov	r1, sl
  401842:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401846:	f000 fd4d 	bl	4022e4 <__aeabi_dmul>
  40184a:	e45b      	b.n	401104 <__ieee754_pow+0x84>
  40184c:	4642      	mov	r2, r8
  40184e:	4640      	mov	r0, r8
  401850:	464b      	mov	r3, r9
  401852:	4649      	mov	r1, r9
  401854:	f000 fd46 	bl	4022e4 <__aeabi_dmul>
  401858:	e454      	b.n	401104 <__ieee754_pow+0x84>
  40185a:	f1ba 0f00 	cmp.w	sl, #0
  40185e:	f6bf ace0 	bge.w	401222 <__ieee754_pow+0x1a2>
  401862:	e9dd 3400 	ldrd	r3, r4, [sp]
  401866:	4618      	mov	r0, r3
  401868:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
  40186c:	e44a      	b.n	401104 <__ieee754_pow+0x84>
  40186e:	4b34      	ldr	r3, [pc, #208]	; (401940 <__ieee754_pow+0x8c0>)
  401870:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
  401874:	4598      	cmp	r8, r3
  401876:	f340 80f2 	ble.w	401a5e <__ieee754_pow+0x9de>
  40187a:	4b32      	ldr	r3, [pc, #200]	; (401944 <__ieee754_pow+0x8c4>)
  40187c:	440b      	add	r3, r1
  40187e:	4303      	orrs	r3, r0
  401880:	d10c      	bne.n	40189c <__ieee754_pow+0x81c>
  401882:	4632      	mov	r2, r6
  401884:	463b      	mov	r3, r7
  401886:	f000 fb79 	bl	401f7c <__aeabi_dsub>
  40188a:	4602      	mov	r2, r0
  40188c:	460b      	mov	r3, r1
  40188e:	e9dd 0100 	ldrd	r0, r1, [sp]
  401892:	f000 ffa3 	bl	4027dc <__aeabi_dcmple>
  401896:	2800      	cmp	r0, #0
  401898:	f43f aef3 	beq.w	401682 <__ieee754_pow+0x602>
  40189c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4018a0:	a321      	add	r3, pc, #132	; (adr r3, 401928 <__ieee754_pow+0x8a8>)
  4018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018a6:	f000 fd1d 	bl	4022e4 <__aeabi_dmul>
  4018aa:	a31f      	add	r3, pc, #124	; (adr r3, 401928 <__ieee754_pow+0x8a8>)
  4018ac:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018b0:	f000 fd18 	bl	4022e4 <__aeabi_dmul>
  4018b4:	e426      	b.n	401104 <__ieee754_pow+0x84>
  4018b6:	4602      	mov	r2, r0
  4018b8:	460b      	mov	r3, r1
  4018ba:	2000      	movs	r0, #0
  4018bc:	491c      	ldr	r1, [pc, #112]	; (401930 <__ieee754_pow+0x8b0>)
  4018be:	f000 fe3b 	bl	402538 <__aeabi_ddiv>
  4018c2:	e43c      	b.n	40113e <__ieee754_pow+0xbe>
  4018c4:	2200      	movs	r2, #0
  4018c6:	2300      	movs	r3, #0
  4018c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4018cc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4018d0:	4b17      	ldr	r3, [pc, #92]	; (401930 <__ieee754_pow+0x8b0>)
  4018d2:	2200      	movs	r2, #0
  4018d4:	2700      	movs	r7, #0
  4018d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4018da:	e4e6      	b.n	4012aa <__ieee754_pow+0x22a>
  4018dc:	f3af 8000 	nop.w
  4018e0:	652b82fe 	.word	0x652b82fe
  4018e4:	3c971547 	.word	0x3c971547
  4018e8:	00000000 	.word	0x00000000
  4018ec:	3fe62e43 	.word	0x3fe62e43
  4018f0:	fefa39ef 	.word	0xfefa39ef
  4018f4:	3fe62e42 	.word	0x3fe62e42
  4018f8:	0ca86c39 	.word	0x0ca86c39
  4018fc:	be205c61 	.word	0xbe205c61
  401900:	72bea4d0 	.word	0x72bea4d0
  401904:	3e663769 	.word	0x3e663769
  401908:	c5d26bf1 	.word	0xc5d26bf1
  40190c:	3ebbbd41 	.word	0x3ebbbd41
  401910:	af25de2c 	.word	0xaf25de2c
  401914:	3f11566a 	.word	0x3f11566a
  401918:	16bebd93 	.word	0x16bebd93
  40191c:	3f66c16c 	.word	0x3f66c16c
  401920:	5555553e 	.word	0x5555553e
  401924:	3fc55555 	.word	0x3fc55555
  401928:	c2f8f359 	.word	0xc2f8f359
  40192c:	01a56e1f 	.word	0x01a56e1f
  401930:	3ff00000 	.word	0x3ff00000
  401934:	bff00000 	.word	0xbff00000
  401938:	408fffff 	.word	0x408fffff
  40193c:	000fffff 	.word	0x000fffff
  401940:	4090cbff 	.word	0x4090cbff
  401944:	3f6f3400 	.word	0x3f6f3400
  401948:	4b6b      	ldr	r3, [pc, #428]	; (401af8 <__ieee754_pow+0xa78>)
  40194a:	429e      	cmp	r6, r3
  40194c:	f77f ac66 	ble.w	40121c <__ieee754_pow+0x19c>
  401950:	4b6a      	ldr	r3, [pc, #424]	; (401afc <__ieee754_pow+0xa7c>)
  401952:	429e      	cmp	r6, r3
  401954:	f73f ac13 	bgt.w	40117e <__ieee754_pow+0xfe>
  401958:	2200      	movs	r2, #0
  40195a:	4b68      	ldr	r3, [pc, #416]	; (401afc <__ieee754_pow+0xa7c>)
  40195c:	f000 fb0e 	bl	401f7c <__aeabi_dsub>
  401960:	a357      	add	r3, pc, #348	; (adr r3, 401ac0 <__ieee754_pow+0xa40>)
  401962:	e9d3 2300 	ldrd	r2, r3, [r3]
  401966:	4606      	mov	r6, r0
  401968:	460f      	mov	r7, r1
  40196a:	f000 fcbb 	bl	4022e4 <__aeabi_dmul>
  40196e:	a356      	add	r3, pc, #344	; (adr r3, 401ac8 <__ieee754_pow+0xa48>)
  401970:	e9d3 2300 	ldrd	r2, r3, [r3]
  401974:	4680      	mov	r8, r0
  401976:	4689      	mov	r9, r1
  401978:	4630      	mov	r0, r6
  40197a:	4639      	mov	r1, r7
  40197c:	f000 fcb2 	bl	4022e4 <__aeabi_dmul>
  401980:	2200      	movs	r2, #0
  401982:	4682      	mov	sl, r0
  401984:	468b      	mov	fp, r1
  401986:	4b5e      	ldr	r3, [pc, #376]	; (401b00 <__ieee754_pow+0xa80>)
  401988:	4630      	mov	r0, r6
  40198a:	4639      	mov	r1, r7
  40198c:	f000 fcaa 	bl	4022e4 <__aeabi_dmul>
  401990:	4602      	mov	r2, r0
  401992:	460b      	mov	r3, r1
  401994:	a14e      	add	r1, pc, #312	; (adr r1, 401ad0 <__ieee754_pow+0xa50>)
  401996:	e9d1 0100 	ldrd	r0, r1, [r1]
  40199a:	f000 faef 	bl	401f7c <__aeabi_dsub>
  40199e:	4632      	mov	r2, r6
  4019a0:	463b      	mov	r3, r7
  4019a2:	f000 fc9f 	bl	4022e4 <__aeabi_dmul>
  4019a6:	4602      	mov	r2, r0
  4019a8:	460b      	mov	r3, r1
  4019aa:	2000      	movs	r0, #0
  4019ac:	4955      	ldr	r1, [pc, #340]	; (401b04 <__ieee754_pow+0xa84>)
  4019ae:	f000 fae5 	bl	401f7c <__aeabi_dsub>
  4019b2:	4632      	mov	r2, r6
  4019b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4019b8:	463b      	mov	r3, r7
  4019ba:	4630      	mov	r0, r6
  4019bc:	4639      	mov	r1, r7
  4019be:	f000 fc91 	bl	4022e4 <__aeabi_dmul>
  4019c2:	4602      	mov	r2, r0
  4019c4:	460b      	mov	r3, r1
  4019c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4019ca:	f000 fc8b 	bl	4022e4 <__aeabi_dmul>
  4019ce:	a342      	add	r3, pc, #264	; (adr r3, 401ad8 <__ieee754_pow+0xa58>)
  4019d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019d4:	f000 fc86 	bl	4022e4 <__aeabi_dmul>
  4019d8:	4602      	mov	r2, r0
  4019da:	460b      	mov	r3, r1
  4019dc:	4650      	mov	r0, sl
  4019de:	4659      	mov	r1, fp
  4019e0:	f000 facc 	bl	401f7c <__aeabi_dsub>
  4019e4:	4602      	mov	r2, r0
  4019e6:	460b      	mov	r3, r1
  4019e8:	4606      	mov	r6, r0
  4019ea:	460f      	mov	r7, r1
  4019ec:	4640      	mov	r0, r8
  4019ee:	4649      	mov	r1, r9
  4019f0:	f000 fac6 	bl	401f80 <__adddf3>
  4019f4:	4642      	mov	r2, r8
  4019f6:	464b      	mov	r3, r9
  4019f8:	2000      	movs	r0, #0
  4019fa:	4682      	mov	sl, r0
  4019fc:	468b      	mov	fp, r1
  4019fe:	f000 fabd 	bl	401f7c <__aeabi_dsub>
  401a02:	4602      	mov	r2, r0
  401a04:	460b      	mov	r3, r1
  401a06:	4630      	mov	r0, r6
  401a08:	4639      	mov	r1, r7
  401a0a:	f000 fab7 	bl	401f7c <__aeabi_dsub>
  401a0e:	4680      	mov	r8, r0
  401a10:	4689      	mov	r9, r1
  401a12:	e5d4      	b.n	4015be <__ieee754_pow+0x53e>
  401a14:	4642      	mov	r2, r8
  401a16:	464b      	mov	r3, r9
  401a18:	2000      	movs	r0, #0
  401a1a:	4938      	ldr	r1, [pc, #224]	; (401afc <__ieee754_pow+0xa7c>)
  401a1c:	f000 fd8c 	bl	402538 <__aeabi_ddiv>
  401a20:	f7ff bb70 	b.w	401104 <__ieee754_pow+0x84>
  401a24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401a28:	a32d      	add	r3, pc, #180	; (adr r3, 401ae0 <__ieee754_pow+0xa60>)
  401a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a2e:	f000 fc59 	bl	4022e4 <__aeabi_dmul>
  401a32:	a32b      	add	r3, pc, #172	; (adr r3, 401ae0 <__ieee754_pow+0xa60>)
  401a34:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a38:	f000 fc54 	bl	4022e4 <__aeabi_dmul>
  401a3c:	f7ff bb62 	b.w	401104 <__ieee754_pow+0x84>
  401a40:	f1be 0f00 	cmp.w	lr, #0
  401a44:	f47f ab69 	bne.w	40111a <__ieee754_pow+0x9a>
  401a48:	f1c3 0314 	rsb	r3, r3, #20
  401a4c:	fa47 f203 	asr.w	r2, r7, r3
  401a50:	fa02 f303 	lsl.w	r3, r2, r3
  401a54:	429f      	cmp	r7, r3
  401a56:	d02a      	beq.n	401aae <__ieee754_pow+0xa2e>
  401a58:	4674      	mov	r4, lr
  401a5a:	f7ff bb36 	b.w	4010ca <__ieee754_pow+0x4a>
  401a5e:	4b29      	ldr	r3, [pc, #164]	; (401b04 <__ieee754_pow+0xa84>)
  401a60:	4598      	cmp	r8, r3
  401a62:	f73f ae0e 	bgt.w	401682 <__ieee754_pow+0x602>
  401a66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401a6a:	4692      	mov	sl, r2
  401a6c:	4693      	mov	fp, r2
  401a6e:	e638      	b.n	4016e2 <__ieee754_pow+0x662>
  401a70:	4602      	mov	r2, r0
  401a72:	460b      	mov	r3, r1
  401a74:	f000 fa82 	bl	401f7c <__aeabi_dsub>
  401a78:	4602      	mov	r2, r0
  401a7a:	460b      	mov	r3, r1
  401a7c:	f000 fd5c 	bl	402538 <__aeabi_ddiv>
  401a80:	f7ff bb40 	b.w	401104 <__ieee754_pow+0x84>
  401a84:	a318      	add	r3, pc, #96	; (adr r3, 401ae8 <__ieee754_pow+0xa68>)
  401a86:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a8a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401a8e:	a318      	add	r3, pc, #96	; (adr r3, 401af0 <__ieee754_pow+0xa70>)
  401a90:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a94:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  401a98:	4b1b      	ldr	r3, [pc, #108]	; (401b08 <__ieee754_pow+0xa88>)
  401a9a:	2200      	movs	r2, #0
  401a9c:	f44f 2780 	mov.w	r7, #262144	; 0x40000
  401aa0:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401aa4:	e401      	b.n	4012aa <__ieee754_pow+0x22a>
  401aa6:	465a      	mov	r2, fp
  401aa8:	f000 f9de 	bl	401e68 <scalbn>
  401aac:	e6c9      	b.n	401842 <__ieee754_pow+0x7c2>
  401aae:	f002 0201 	and.w	r2, r2, #1
  401ab2:	f1c2 0402 	rsb	r4, r2, #2
  401ab6:	f7ff bb08 	b.w	4010ca <__ieee754_pow+0x4a>
  401aba:	bf00      	nop
  401abc:	f3af 8000 	nop.w
  401ac0:	60000000 	.word	0x60000000
  401ac4:	3ff71547 	.word	0x3ff71547
  401ac8:	f85ddf44 	.word	0xf85ddf44
  401acc:	3e54ae0b 	.word	0x3e54ae0b
  401ad0:	55555555 	.word	0x55555555
  401ad4:	3fd55555 	.word	0x3fd55555
  401ad8:	652b82fe 	.word	0x652b82fe
  401adc:	3ff71547 	.word	0x3ff71547
  401ae0:	8800759c 	.word	0x8800759c
  401ae4:	7e37e43c 	.word	0x7e37e43c
  401ae8:	40000000 	.word	0x40000000
  401aec:	3fe2b803 	.word	0x3fe2b803
  401af0:	43cfd006 	.word	0x43cfd006
  401af4:	3e4cfdeb 	.word	0x3e4cfdeb
  401af8:	3feffffe 	.word	0x3feffffe
  401afc:	3ff00000 	.word	0x3ff00000
  401b00:	3fd00000 	.word	0x3fd00000
  401b04:	3fe00000 	.word	0x3fe00000
  401b08:	3ff80000 	.word	0x3ff80000

00401b0c <__ieee754_sqrt>:
  401b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401b10:	4f5b      	ldr	r7, [pc, #364]	; (401c80 <__ieee754_sqrt+0x174>)
  401b12:	438f      	bics	r7, r1
  401b14:	4605      	mov	r5, r0
  401b16:	460c      	mov	r4, r1
  401b18:	f000 8092 	beq.w	401c40 <__ieee754_sqrt+0x134>
  401b1c:	2900      	cmp	r1, #0
  401b1e:	460b      	mov	r3, r1
  401b20:	4602      	mov	r2, r0
  401b22:	dd6f      	ble.n	401c04 <__ieee754_sqrt+0xf8>
  401b24:	150f      	asrs	r7, r1, #20
  401b26:	d07b      	beq.n	401c20 <__ieee754_sqrt+0x114>
  401b28:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  401b2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
  401b30:	07f8      	lsls	r0, r7, #31
  401b32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401b36:	d45c      	bmi.n	401bf2 <__ieee754_sqrt+0xe6>
  401b38:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  401b3c:	2600      	movs	r6, #0
  401b3e:	440b      	add	r3, r1
  401b40:	107f      	asrs	r7, r7, #1
  401b42:	0052      	lsls	r2, r2, #1
  401b44:	46b6      	mov	lr, r6
  401b46:	2016      	movs	r0, #22
  401b48:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401b4c:	eb0e 0401 	add.w	r4, lr, r1
  401b50:	429c      	cmp	r4, r3
  401b52:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  401b56:	ea4f 0242 	mov.w	r2, r2, lsl #1
  401b5a:	dc03      	bgt.n	401b64 <__ieee754_sqrt+0x58>
  401b5c:	1b1b      	subs	r3, r3, r4
  401b5e:	eb04 0e01 	add.w	lr, r4, r1
  401b62:	440e      	add	r6, r1
  401b64:	3801      	subs	r0, #1
  401b66:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  401b6a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  401b6e:	d1ed      	bne.n	401b4c <__ieee754_sqrt+0x40>
  401b70:	4684      	mov	ip, r0
  401b72:	2420      	movs	r4, #32
  401b74:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401b78:	e009      	b.n	401b8e <__ieee754_sqrt+0x82>
  401b7a:	d020      	beq.n	401bbe <__ieee754_sqrt+0xb2>
  401b7c:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  401b80:	3c01      	subs	r4, #1
  401b82:	ea4f 0151 	mov.w	r1, r1, lsr #1
  401b86:	442b      	add	r3, r5
  401b88:	ea4f 0242 	mov.w	r2, r2, lsl #1
  401b8c:	d020      	beq.n	401bd0 <__ieee754_sqrt+0xc4>
  401b8e:	4573      	cmp	r3, lr
  401b90:	eb01 050c 	add.w	r5, r1, ip
  401b94:	ddf1      	ble.n	401b7a <__ieee754_sqrt+0x6e>
  401b96:	2d00      	cmp	r5, #0
  401b98:	eb05 0c01 	add.w	ip, r5, r1
  401b9c:	db09      	blt.n	401bb2 <__ieee754_sqrt+0xa6>
  401b9e:	46f0      	mov	r8, lr
  401ba0:	4295      	cmp	r5, r2
  401ba2:	eba3 030e 	sub.w	r3, r3, lr
  401ba6:	d900      	bls.n	401baa <__ieee754_sqrt+0x9e>
  401ba8:	3b01      	subs	r3, #1
  401baa:	1b52      	subs	r2, r2, r5
  401bac:	4408      	add	r0, r1
  401bae:	46c6      	mov	lr, r8
  401bb0:	e7e4      	b.n	401b7c <__ieee754_sqrt+0x70>
  401bb2:	f1bc 0f00 	cmp.w	ip, #0
  401bb6:	dbf2      	blt.n	401b9e <__ieee754_sqrt+0x92>
  401bb8:	f10e 0801 	add.w	r8, lr, #1
  401bbc:	e7f0      	b.n	401ba0 <__ieee754_sqrt+0x94>
  401bbe:	4295      	cmp	r5, r2
  401bc0:	d8dc      	bhi.n	401b7c <__ieee754_sqrt+0x70>
  401bc2:	2d00      	cmp	r5, #0
  401bc4:	eb05 0c01 	add.w	ip, r5, r1
  401bc8:	db44      	blt.n	401c54 <__ieee754_sqrt+0x148>
  401bca:	4698      	mov	r8, r3
  401bcc:	2300      	movs	r3, #0
  401bce:	e7ec      	b.n	401baa <__ieee754_sqrt+0x9e>
  401bd0:	4313      	orrs	r3, r2
  401bd2:	d113      	bne.n	401bfc <__ieee754_sqrt+0xf0>
  401bd4:	0840      	lsrs	r0, r0, #1
  401bd6:	1073      	asrs	r3, r6, #1
  401bd8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  401bdc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401be0:	07f2      	lsls	r2, r6, #31
  401be2:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  401be6:	bf48      	it	mi
  401be8:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  401bec:	4649      	mov	r1, r9
  401bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401bf2:	005b      	lsls	r3, r3, #1
  401bf4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  401bf8:	0052      	lsls	r2, r2, #1
  401bfa:	e79d      	b.n	401b38 <__ieee754_sqrt+0x2c>
  401bfc:	1c41      	adds	r1, r0, #1
  401bfe:	d02d      	beq.n	401c5c <__ieee754_sqrt+0x150>
  401c00:	3001      	adds	r0, #1
  401c02:	e7e7      	b.n	401bd4 <__ieee754_sqrt+0xc8>
  401c04:	4606      	mov	r6, r0
  401c06:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  401c0a:	433e      	orrs	r6, r7
  401c0c:	d0ef      	beq.n	401bee <__ieee754_sqrt+0xe2>
  401c0e:	bb69      	cbnz	r1, 401c6c <__ieee754_sqrt+0x160>
  401c10:	460f      	mov	r7, r1
  401c12:	0ad3      	lsrs	r3, r2, #11
  401c14:	3f15      	subs	r7, #21
  401c16:	0552      	lsls	r2, r2, #21
  401c18:	2b00      	cmp	r3, #0
  401c1a:	d0fa      	beq.n	401c12 <__ieee754_sqrt+0x106>
  401c1c:	02de      	lsls	r6, r3, #11
  401c1e:	d420      	bmi.n	401c62 <__ieee754_sqrt+0x156>
  401c20:	2400      	movs	r4, #0
  401c22:	e000      	b.n	401c26 <__ieee754_sqrt+0x11a>
  401c24:	4604      	mov	r4, r0
  401c26:	005b      	lsls	r3, r3, #1
  401c28:	02dd      	lsls	r5, r3, #11
  401c2a:	f104 0001 	add.w	r0, r4, #1
  401c2e:	d5f9      	bpl.n	401c24 <__ieee754_sqrt+0x118>
  401c30:	f1c0 0120 	rsb	r1, r0, #32
  401c34:	fa22 f101 	lsr.w	r1, r2, r1
  401c38:	430b      	orrs	r3, r1
  401c3a:	1b3f      	subs	r7, r7, r4
  401c3c:	4082      	lsls	r2, r0
  401c3e:	e773      	b.n	401b28 <__ieee754_sqrt+0x1c>
  401c40:	4602      	mov	r2, r0
  401c42:	460b      	mov	r3, r1
  401c44:	f000 fb4e 	bl	4022e4 <__aeabi_dmul>
  401c48:	462a      	mov	r2, r5
  401c4a:	4623      	mov	r3, r4
  401c4c:	f000 f998 	bl	401f80 <__adddf3>
  401c50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401c54:	f1bc 0f00 	cmp.w	ip, #0
  401c58:	daae      	bge.n	401bb8 <__ieee754_sqrt+0xac>
  401c5a:	e7b6      	b.n	401bca <__ieee754_sqrt+0xbe>
  401c5c:	3601      	adds	r6, #1
  401c5e:	4620      	mov	r0, r4
  401c60:	e7b9      	b.n	401bd6 <__ieee754_sqrt+0xca>
  401c62:	2000      	movs	r0, #0
  401c64:	2120      	movs	r1, #32
  401c66:	f04f 34ff 	mov.w	r4, #4294967295
  401c6a:	e7e3      	b.n	401c34 <__ieee754_sqrt+0x128>
  401c6c:	4602      	mov	r2, r0
  401c6e:	460b      	mov	r3, r1
  401c70:	f000 f984 	bl	401f7c <__aeabi_dsub>
  401c74:	4602      	mov	r2, r0
  401c76:	460b      	mov	r3, r1
  401c78:	f000 fc5e 	bl	402538 <__aeabi_ddiv>
  401c7c:	e7b7      	b.n	401bee <__ieee754_sqrt+0xe2>
  401c7e:	bf00      	nop
  401c80:	7ff00000 	.word	0x7ff00000

00401c84 <__ieee754_sqrtf>:
  401c84:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  401c88:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  401c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401c8e:	4604      	mov	r4, r0
  401c90:	d22e      	bcs.n	401cf0 <__ieee754_sqrtf+0x6c>
  401c92:	b362      	cbz	r2, 401cee <__ieee754_sqrtf+0x6a>
  401c94:	2800      	cmp	r0, #0
  401c96:	4603      	mov	r3, r0
  401c98:	db3d      	blt.n	401d16 <__ieee754_sqrtf+0x92>
  401c9a:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  401c9e:	ea4f 50e0 	mov.w	r0, r0, asr #23
  401ca2:	d32c      	bcc.n	401cfe <__ieee754_sqrtf+0x7a>
  401ca4:	387f      	subs	r0, #127	; 0x7f
  401ca6:	f3c3 0316 	ubfx	r3, r3, #0, #23
  401caa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  401cae:	07c2      	lsls	r2, r0, #31
  401cb0:	bf48      	it	mi
  401cb2:	005b      	lslmi	r3, r3, #1
  401cb4:	2600      	movs	r6, #0
  401cb6:	1047      	asrs	r7, r0, #1
  401cb8:	005b      	lsls	r3, r3, #1
  401cba:	4631      	mov	r1, r6
  401cbc:	2419      	movs	r4, #25
  401cbe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401cc2:	188d      	adds	r5, r1, r2
  401cc4:	429d      	cmp	r5, r3
  401cc6:	dc02      	bgt.n	401cce <__ieee754_sqrtf+0x4a>
  401cc8:	1b5b      	subs	r3, r3, r5
  401cca:	18a9      	adds	r1, r5, r2
  401ccc:	4416      	add	r6, r2
  401cce:	3c01      	subs	r4, #1
  401cd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  401cd4:	ea4f 0252 	mov.w	r2, r2, lsr #1
  401cd8:	d1f3      	bne.n	401cc2 <__ieee754_sqrtf+0x3e>
  401cda:	b113      	cbz	r3, 401ce2 <__ieee754_sqrtf+0x5e>
  401cdc:	3601      	adds	r6, #1
  401cde:	f026 0601 	bic.w	r6, r6, #1
  401ce2:	1070      	asrs	r0, r6, #1
  401ce4:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  401ce8:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  401cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401cf0:	4601      	mov	r1, r0
  401cf2:	f000 ff25 	bl	402b40 <__aeabi_fmul>
  401cf6:	4621      	mov	r1, r4
  401cf8:	f000 fe1a 	bl	402930 <__addsf3>
  401cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401cfe:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  401d02:	d001      	beq.n	401d08 <__ieee754_sqrtf+0x84>
  401d04:	e00e      	b.n	401d24 <__ieee754_sqrtf+0xa0>
  401d06:	460a      	mov	r2, r1
  401d08:	005b      	lsls	r3, r3, #1
  401d0a:	021c      	lsls	r4, r3, #8
  401d0c:	f102 0101 	add.w	r1, r2, #1
  401d10:	d5f9      	bpl.n	401d06 <__ieee754_sqrtf+0x82>
  401d12:	1a80      	subs	r0, r0, r2
  401d14:	e7c6      	b.n	401ca4 <__ieee754_sqrtf+0x20>
  401d16:	4601      	mov	r1, r0
  401d18:	f000 fe08 	bl	40292c <__aeabi_fsub>
  401d1c:	4601      	mov	r1, r0
  401d1e:	f000 ffc3 	bl	402ca8 <__aeabi_fdiv>
  401d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d24:	f04f 32ff 	mov.w	r2, #4294967295
  401d28:	e7f3      	b.n	401d12 <__ieee754_sqrtf+0x8e>
  401d2a:	bf00      	nop

00401d2c <fabs>:
  401d2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401d30:	4770      	bx	lr
  401d32:	bf00      	nop

00401d34 <finite>:
  401d34:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  401d38:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
  401d3c:	0fc0      	lsrs	r0, r0, #31
  401d3e:	4770      	bx	lr

00401d40 <matherr>:
  401d40:	2000      	movs	r0, #0
  401d42:	4770      	bx	lr

00401d44 <nan>:
  401d44:	2000      	movs	r0, #0
  401d46:	4901      	ldr	r1, [pc, #4]	; (401d4c <nan+0x8>)
  401d48:	4770      	bx	lr
  401d4a:	bf00      	nop
  401d4c:	7ff80000 	.word	0x7ff80000

00401d50 <rint>:
  401d50:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d52:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
  401d56:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
  401d5a:	2e13      	cmp	r6, #19
  401d5c:	b083      	sub	sp, #12
  401d5e:	4602      	mov	r2, r0
  401d60:	460b      	mov	r3, r1
  401d62:	460c      	mov	r4, r1
  401d64:	ea4f 75d1 	mov.w	r5, r1, lsr #31
  401d68:	4607      	mov	r7, r0
  401d6a:	dc2e      	bgt.n	401dca <rint+0x7a>
  401d6c:	2e00      	cmp	r6, #0
  401d6e:	db49      	blt.n	401e04 <rint+0xb4>
  401d70:	493a      	ldr	r1, [pc, #232]	; (401e5c <rint+0x10c>)
  401d72:	4131      	asrs	r1, r6
  401d74:	ea03 0001 	and.w	r0, r3, r1
  401d78:	4310      	orrs	r0, r2
  401d7a:	d02b      	beq.n	401dd4 <rint+0x84>
  401d7c:	0849      	lsrs	r1, r1, #1
  401d7e:	400b      	ands	r3, r1
  401d80:	ea53 0702 	orrs.w	r7, r3, r2
  401d84:	d00c      	beq.n	401da0 <rint+0x50>
  401d86:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401d8a:	2e13      	cmp	r6, #19
  401d8c:	ea24 0101 	bic.w	r1, r4, r1
  401d90:	fa43 f406 	asr.w	r4, r3, r6
  401d94:	ea44 0401 	orr.w	r4, r4, r1
  401d98:	bf0c      	ite	eq
  401d9a:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
  401d9e:	2700      	movne	r7, #0
  401da0:	4b2f      	ldr	r3, [pc, #188]	; (401e60 <rint+0x110>)
  401da2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  401da6:	4621      	mov	r1, r4
  401da8:	e9d5 4500 	ldrd	r4, r5, [r5]
  401dac:	4638      	mov	r0, r7
  401dae:	4622      	mov	r2, r4
  401db0:	462b      	mov	r3, r5
  401db2:	f000 f8e5 	bl	401f80 <__adddf3>
  401db6:	e9cd 0100 	strd	r0, r1, [sp]
  401dba:	4622      	mov	r2, r4
  401dbc:	462b      	mov	r3, r5
  401dbe:	e9dd 0100 	ldrd	r0, r1, [sp]
  401dc2:	f000 f8db 	bl	401f7c <__aeabi_dsub>
  401dc6:	b003      	add	sp, #12
  401dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401dca:	2e33      	cmp	r6, #51	; 0x33
  401dcc:	dd06      	ble.n	401ddc <rint+0x8c>
  401dce:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  401dd2:	d040      	beq.n	401e56 <rint+0x106>
  401dd4:	4610      	mov	r0, r2
  401dd6:	4619      	mov	r1, r3
  401dd8:	b003      	add	sp, #12
  401dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401ddc:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
  401de0:	f04f 31ff 	mov.w	r1, #4294967295
  401de4:	fa21 f10e 	lsr.w	r1, r1, lr
  401de8:	4208      	tst	r0, r1
  401dea:	d0f3      	beq.n	401dd4 <rint+0x84>
  401dec:	0849      	lsrs	r1, r1, #1
  401dee:	4208      	tst	r0, r1
  401df0:	d0d6      	beq.n	401da0 <rint+0x50>
  401df2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401df6:	ea20 0101 	bic.w	r1, r0, r1
  401dfa:	fa43 fe0e 	asr.w	lr, r3, lr
  401dfe:	ea4e 0701 	orr.w	r7, lr, r1
  401e02:	e7cd      	b.n	401da0 <rint+0x50>
  401e04:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401e08:	4301      	orrs	r1, r0
  401e0a:	d0e3      	beq.n	401dd4 <rint+0x84>
  401e0c:	f3c3 0113 	ubfx	r1, r3, #0, #20
  401e10:	4e13      	ldr	r6, [pc, #76]	; (401e60 <rint+0x110>)
  401e12:	4301      	orrs	r1, r0
  401e14:	f1c1 0c00 	rsb	ip, r1, #0
  401e18:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
  401e1c:	e9d6 6700 	ldrd	r6, r7, [r6]
  401e20:	ea4c 0c01 	orr.w	ip, ip, r1
  401e24:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
  401e28:	0c5c      	lsrs	r4, r3, #17
  401e2a:	0464      	lsls	r4, r4, #17
  401e2c:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
  401e30:	ea43 0104 	orr.w	r1, r3, r4
  401e34:	4632      	mov	r2, r6
  401e36:	463b      	mov	r3, r7
  401e38:	f000 f8a2 	bl	401f80 <__adddf3>
  401e3c:	e9cd 0100 	strd	r0, r1, [sp]
  401e40:	4632      	mov	r2, r6
  401e42:	463b      	mov	r3, r7
  401e44:	e9dd 0100 	ldrd	r0, r1, [sp]
  401e48:	f000 f898 	bl	401f7c <__aeabi_dsub>
  401e4c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  401e50:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
  401e54:	e7c0      	b.n	401dd8 <rint+0x88>
  401e56:	f000 f893 	bl	401f80 <__adddf3>
  401e5a:	e7bd      	b.n	401dd8 <rint+0x88>
  401e5c:	000fffff 	.word	0x000fffff
  401e60:	00403160 	.word	0x00403160
  401e64:	00000000 	.word	0x00000000

00401e68 <scalbn>:
  401e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401e6a:	f3c1 560a 	ubfx	r6, r1, #20, #11
  401e6e:	4604      	mov	r4, r0
  401e70:	460d      	mov	r5, r1
  401e72:	460b      	mov	r3, r1
  401e74:	4617      	mov	r7, r2
  401e76:	bb0e      	cbnz	r6, 401ebc <scalbn+0x54>
  401e78:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  401e7c:	4303      	orrs	r3, r0
  401e7e:	4686      	mov	lr, r0
  401e80:	d025      	beq.n	401ece <scalbn+0x66>
  401e82:	2200      	movs	r2, #0
  401e84:	4b34      	ldr	r3, [pc, #208]	; (401f58 <scalbn+0xf0>)
  401e86:	f000 fa2d 	bl	4022e4 <__aeabi_dmul>
  401e8a:	4a34      	ldr	r2, [pc, #208]	; (401f5c <scalbn+0xf4>)
  401e8c:	4297      	cmp	r7, r2
  401e8e:	4604      	mov	r4, r0
  401e90:	460d      	mov	r5, r1
  401e92:	460b      	mov	r3, r1
  401e94:	db2a      	blt.n	401eec <scalbn+0x84>
  401e96:	f3c1 560a 	ubfx	r6, r1, #20, #11
  401e9a:	3e36      	subs	r6, #54	; 0x36
  401e9c:	443e      	add	r6, r7
  401e9e:	f240 72fe 	movw	r2, #2046	; 0x7fe
  401ea2:	4296      	cmp	r6, r2
  401ea4:	dc28      	bgt.n	401ef8 <scalbn+0x90>
  401ea6:	2e00      	cmp	r6, #0
  401ea8:	dd12      	ble.n	401ed0 <scalbn+0x68>
  401eaa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  401eae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  401eb2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  401eb6:	4620      	mov	r0, r4
  401eb8:	4629      	mov	r1, r5
  401eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ebc:	f240 72ff 	movw	r2, #2047	; 0x7ff
  401ec0:	4296      	cmp	r6, r2
  401ec2:	d1eb      	bne.n	401e9c <scalbn+0x34>
  401ec4:	4602      	mov	r2, r0
  401ec6:	460b      	mov	r3, r1
  401ec8:	f000 f85a 	bl	401f80 <__adddf3>
  401ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ed0:	f116 0f35 	cmn.w	r6, #53	; 0x35
  401ed4:	da1d      	bge.n	401f12 <scalbn+0xaa>
  401ed6:	f24c 3350 	movw	r3, #50000	; 0xc350
  401eda:	429f      	cmp	r7, r3
  401edc:	4622      	mov	r2, r4
  401ede:	462b      	mov	r3, r5
  401ee0:	dc25      	bgt.n	401f2e <scalbn+0xc6>
  401ee2:	a119      	add	r1, pc, #100	; (adr r1, 401f48 <scalbn+0xe0>)
  401ee4:	e9d1 0100 	ldrd	r0, r1, [r1]
  401ee8:	f000 f83c 	bl	401f64 <copysign>
  401eec:	a316      	add	r3, pc, #88	; (adr r3, 401f48 <scalbn+0xe0>)
  401eee:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ef2:	f000 f9f7 	bl	4022e4 <__aeabi_dmul>
  401ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ef8:	4622      	mov	r2, r4
  401efa:	462b      	mov	r3, r5
  401efc:	a114      	add	r1, pc, #80	; (adr r1, 401f50 <scalbn+0xe8>)
  401efe:	e9d1 0100 	ldrd	r0, r1, [r1]
  401f02:	f000 f82f 	bl	401f64 <copysign>
  401f06:	a312      	add	r3, pc, #72	; (adr r3, 401f50 <scalbn+0xe8>)
  401f08:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f0c:	f000 f9ea 	bl	4022e4 <__aeabi_dmul>
  401f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f12:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  401f16:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  401f1a:	3636      	adds	r6, #54	; 0x36
  401f1c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  401f20:	4620      	mov	r0, r4
  401f22:	4629      	mov	r1, r5
  401f24:	2200      	movs	r2, #0
  401f26:	4b0e      	ldr	r3, [pc, #56]	; (401f60 <scalbn+0xf8>)
  401f28:	f000 f9dc 	bl	4022e4 <__aeabi_dmul>
  401f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f2e:	a108      	add	r1, pc, #32	; (adr r1, 401f50 <scalbn+0xe8>)
  401f30:	e9d1 0100 	ldrd	r0, r1, [r1]
  401f34:	f000 f816 	bl	401f64 <copysign>
  401f38:	a305      	add	r3, pc, #20	; (adr r3, 401f50 <scalbn+0xe8>)
  401f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f3e:	f000 f9d1 	bl	4022e4 <__aeabi_dmul>
  401f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f44:	f3af 8000 	nop.w
  401f48:	c2f8f359 	.word	0xc2f8f359
  401f4c:	01a56e1f 	.word	0x01a56e1f
  401f50:	8800759c 	.word	0x8800759c
  401f54:	7e37e43c 	.word	0x7e37e43c
  401f58:	43500000 	.word	0x43500000
  401f5c:	ffff3cb0 	.word	0xffff3cb0
  401f60:	3c900000 	.word	0x3c900000

00401f64 <copysign>:
  401f64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  401f68:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  401f6c:	ea42 0103 	orr.w	r1, r2, r3
  401f70:	4770      	bx	lr
  401f72:	bf00      	nop

00401f74 <__aeabi_drsub>:
  401f74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401f78:	e002      	b.n	401f80 <__adddf3>
  401f7a:	bf00      	nop

00401f7c <__aeabi_dsub>:
  401f7c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401f80 <__adddf3>:
  401f80:	b530      	push	{r4, r5, lr}
  401f82:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401f86:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401f8a:	ea94 0f05 	teq	r4, r5
  401f8e:	bf08      	it	eq
  401f90:	ea90 0f02 	teqeq	r0, r2
  401f94:	bf1f      	itttt	ne
  401f96:	ea54 0c00 	orrsne.w	ip, r4, r0
  401f9a:	ea55 0c02 	orrsne.w	ip, r5, r2
  401f9e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401fa2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401fa6:	f000 80e2 	beq.w	40216e <__adddf3+0x1ee>
  401faa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401fae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401fb2:	bfb8      	it	lt
  401fb4:	426d      	neglt	r5, r5
  401fb6:	dd0c      	ble.n	401fd2 <__adddf3+0x52>
  401fb8:	442c      	add	r4, r5
  401fba:	ea80 0202 	eor.w	r2, r0, r2
  401fbe:	ea81 0303 	eor.w	r3, r1, r3
  401fc2:	ea82 0000 	eor.w	r0, r2, r0
  401fc6:	ea83 0101 	eor.w	r1, r3, r1
  401fca:	ea80 0202 	eor.w	r2, r0, r2
  401fce:	ea81 0303 	eor.w	r3, r1, r3
  401fd2:	2d36      	cmp	r5, #54	; 0x36
  401fd4:	bf88      	it	hi
  401fd6:	bd30      	pophi	{r4, r5, pc}
  401fd8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401fdc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401fe0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401fe4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401fe8:	d002      	beq.n	401ff0 <__adddf3+0x70>
  401fea:	4240      	negs	r0, r0
  401fec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401ff0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401ff4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401ff8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401ffc:	d002      	beq.n	402004 <__adddf3+0x84>
  401ffe:	4252      	negs	r2, r2
  402000:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402004:	ea94 0f05 	teq	r4, r5
  402008:	f000 80a7 	beq.w	40215a <__adddf3+0x1da>
  40200c:	f1a4 0401 	sub.w	r4, r4, #1
  402010:	f1d5 0e20 	rsbs	lr, r5, #32
  402014:	db0d      	blt.n	402032 <__adddf3+0xb2>
  402016:	fa02 fc0e 	lsl.w	ip, r2, lr
  40201a:	fa22 f205 	lsr.w	r2, r2, r5
  40201e:	1880      	adds	r0, r0, r2
  402020:	f141 0100 	adc.w	r1, r1, #0
  402024:	fa03 f20e 	lsl.w	r2, r3, lr
  402028:	1880      	adds	r0, r0, r2
  40202a:	fa43 f305 	asr.w	r3, r3, r5
  40202e:	4159      	adcs	r1, r3
  402030:	e00e      	b.n	402050 <__adddf3+0xd0>
  402032:	f1a5 0520 	sub.w	r5, r5, #32
  402036:	f10e 0e20 	add.w	lr, lr, #32
  40203a:	2a01      	cmp	r2, #1
  40203c:	fa03 fc0e 	lsl.w	ip, r3, lr
  402040:	bf28      	it	cs
  402042:	f04c 0c02 	orrcs.w	ip, ip, #2
  402046:	fa43 f305 	asr.w	r3, r3, r5
  40204a:	18c0      	adds	r0, r0, r3
  40204c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402050:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402054:	d507      	bpl.n	402066 <__adddf3+0xe6>
  402056:	f04f 0e00 	mov.w	lr, #0
  40205a:	f1dc 0c00 	rsbs	ip, ip, #0
  40205e:	eb7e 0000 	sbcs.w	r0, lr, r0
  402062:	eb6e 0101 	sbc.w	r1, lr, r1
  402066:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40206a:	d31b      	bcc.n	4020a4 <__adddf3+0x124>
  40206c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402070:	d30c      	bcc.n	40208c <__adddf3+0x10c>
  402072:	0849      	lsrs	r1, r1, #1
  402074:	ea5f 0030 	movs.w	r0, r0, rrx
  402078:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40207c:	f104 0401 	add.w	r4, r4, #1
  402080:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402084:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402088:	f080 809a 	bcs.w	4021c0 <__adddf3+0x240>
  40208c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402090:	bf08      	it	eq
  402092:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402096:	f150 0000 	adcs.w	r0, r0, #0
  40209a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40209e:	ea41 0105 	orr.w	r1, r1, r5
  4020a2:	bd30      	pop	{r4, r5, pc}
  4020a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4020a8:	4140      	adcs	r0, r0
  4020aa:	eb41 0101 	adc.w	r1, r1, r1
  4020ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4020b2:	f1a4 0401 	sub.w	r4, r4, #1
  4020b6:	d1e9      	bne.n	40208c <__adddf3+0x10c>
  4020b8:	f091 0f00 	teq	r1, #0
  4020bc:	bf04      	itt	eq
  4020be:	4601      	moveq	r1, r0
  4020c0:	2000      	moveq	r0, #0
  4020c2:	fab1 f381 	clz	r3, r1
  4020c6:	bf08      	it	eq
  4020c8:	3320      	addeq	r3, #32
  4020ca:	f1a3 030b 	sub.w	r3, r3, #11
  4020ce:	f1b3 0220 	subs.w	r2, r3, #32
  4020d2:	da0c      	bge.n	4020ee <__adddf3+0x16e>
  4020d4:	320c      	adds	r2, #12
  4020d6:	dd08      	ble.n	4020ea <__adddf3+0x16a>
  4020d8:	f102 0c14 	add.w	ip, r2, #20
  4020dc:	f1c2 020c 	rsb	r2, r2, #12
  4020e0:	fa01 f00c 	lsl.w	r0, r1, ip
  4020e4:	fa21 f102 	lsr.w	r1, r1, r2
  4020e8:	e00c      	b.n	402104 <__adddf3+0x184>
  4020ea:	f102 0214 	add.w	r2, r2, #20
  4020ee:	bfd8      	it	le
  4020f0:	f1c2 0c20 	rsble	ip, r2, #32
  4020f4:	fa01 f102 	lsl.w	r1, r1, r2
  4020f8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4020fc:	bfdc      	itt	le
  4020fe:	ea41 010c 	orrle.w	r1, r1, ip
  402102:	4090      	lslle	r0, r2
  402104:	1ae4      	subs	r4, r4, r3
  402106:	bfa2      	ittt	ge
  402108:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40210c:	4329      	orrge	r1, r5
  40210e:	bd30      	popge	{r4, r5, pc}
  402110:	ea6f 0404 	mvn.w	r4, r4
  402114:	3c1f      	subs	r4, #31
  402116:	da1c      	bge.n	402152 <__adddf3+0x1d2>
  402118:	340c      	adds	r4, #12
  40211a:	dc0e      	bgt.n	40213a <__adddf3+0x1ba>
  40211c:	f104 0414 	add.w	r4, r4, #20
  402120:	f1c4 0220 	rsb	r2, r4, #32
  402124:	fa20 f004 	lsr.w	r0, r0, r4
  402128:	fa01 f302 	lsl.w	r3, r1, r2
  40212c:	ea40 0003 	orr.w	r0, r0, r3
  402130:	fa21 f304 	lsr.w	r3, r1, r4
  402134:	ea45 0103 	orr.w	r1, r5, r3
  402138:	bd30      	pop	{r4, r5, pc}
  40213a:	f1c4 040c 	rsb	r4, r4, #12
  40213e:	f1c4 0220 	rsb	r2, r4, #32
  402142:	fa20 f002 	lsr.w	r0, r0, r2
  402146:	fa01 f304 	lsl.w	r3, r1, r4
  40214a:	ea40 0003 	orr.w	r0, r0, r3
  40214e:	4629      	mov	r1, r5
  402150:	bd30      	pop	{r4, r5, pc}
  402152:	fa21 f004 	lsr.w	r0, r1, r4
  402156:	4629      	mov	r1, r5
  402158:	bd30      	pop	{r4, r5, pc}
  40215a:	f094 0f00 	teq	r4, #0
  40215e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402162:	bf06      	itte	eq
  402164:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402168:	3401      	addeq	r4, #1
  40216a:	3d01      	subne	r5, #1
  40216c:	e74e      	b.n	40200c <__adddf3+0x8c>
  40216e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402172:	bf18      	it	ne
  402174:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402178:	d029      	beq.n	4021ce <__adddf3+0x24e>
  40217a:	ea94 0f05 	teq	r4, r5
  40217e:	bf08      	it	eq
  402180:	ea90 0f02 	teqeq	r0, r2
  402184:	d005      	beq.n	402192 <__adddf3+0x212>
  402186:	ea54 0c00 	orrs.w	ip, r4, r0
  40218a:	bf04      	itt	eq
  40218c:	4619      	moveq	r1, r3
  40218e:	4610      	moveq	r0, r2
  402190:	bd30      	pop	{r4, r5, pc}
  402192:	ea91 0f03 	teq	r1, r3
  402196:	bf1e      	ittt	ne
  402198:	2100      	movne	r1, #0
  40219a:	2000      	movne	r0, #0
  40219c:	bd30      	popne	{r4, r5, pc}
  40219e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4021a2:	d105      	bne.n	4021b0 <__adddf3+0x230>
  4021a4:	0040      	lsls	r0, r0, #1
  4021a6:	4149      	adcs	r1, r1
  4021a8:	bf28      	it	cs
  4021aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4021ae:	bd30      	pop	{r4, r5, pc}
  4021b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4021b4:	bf3c      	itt	cc
  4021b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4021ba:	bd30      	popcc	{r4, r5, pc}
  4021bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4021c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4021c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4021c8:	f04f 0000 	mov.w	r0, #0
  4021cc:	bd30      	pop	{r4, r5, pc}
  4021ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4021d2:	bf1a      	itte	ne
  4021d4:	4619      	movne	r1, r3
  4021d6:	4610      	movne	r0, r2
  4021d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4021dc:	bf1c      	itt	ne
  4021de:	460b      	movne	r3, r1
  4021e0:	4602      	movne	r2, r0
  4021e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4021e6:	bf06      	itte	eq
  4021e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4021ec:	ea91 0f03 	teqeq	r1, r3
  4021f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4021f4:	bd30      	pop	{r4, r5, pc}
  4021f6:	bf00      	nop

004021f8 <__aeabi_ui2d>:
  4021f8:	f090 0f00 	teq	r0, #0
  4021fc:	bf04      	itt	eq
  4021fe:	2100      	moveq	r1, #0
  402200:	4770      	bxeq	lr
  402202:	b530      	push	{r4, r5, lr}
  402204:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402208:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40220c:	f04f 0500 	mov.w	r5, #0
  402210:	f04f 0100 	mov.w	r1, #0
  402214:	e750      	b.n	4020b8 <__adddf3+0x138>
  402216:	bf00      	nop

00402218 <__aeabi_i2d>:
  402218:	f090 0f00 	teq	r0, #0
  40221c:	bf04      	itt	eq
  40221e:	2100      	moveq	r1, #0
  402220:	4770      	bxeq	lr
  402222:	b530      	push	{r4, r5, lr}
  402224:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402228:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40222c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402230:	bf48      	it	mi
  402232:	4240      	negmi	r0, r0
  402234:	f04f 0100 	mov.w	r1, #0
  402238:	e73e      	b.n	4020b8 <__adddf3+0x138>
  40223a:	bf00      	nop

0040223c <__aeabi_f2d>:
  40223c:	0042      	lsls	r2, r0, #1
  40223e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402242:	ea4f 0131 	mov.w	r1, r1, rrx
  402246:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40224a:	bf1f      	itttt	ne
  40224c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402250:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402254:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402258:	4770      	bxne	lr
  40225a:	f092 0f00 	teq	r2, #0
  40225e:	bf14      	ite	ne
  402260:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402264:	4770      	bxeq	lr
  402266:	b530      	push	{r4, r5, lr}
  402268:	f44f 7460 	mov.w	r4, #896	; 0x380
  40226c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402270:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402274:	e720      	b.n	4020b8 <__adddf3+0x138>
  402276:	bf00      	nop

00402278 <__aeabi_ul2d>:
  402278:	ea50 0201 	orrs.w	r2, r0, r1
  40227c:	bf08      	it	eq
  40227e:	4770      	bxeq	lr
  402280:	b530      	push	{r4, r5, lr}
  402282:	f04f 0500 	mov.w	r5, #0
  402286:	e00a      	b.n	40229e <__aeabi_l2d+0x16>

00402288 <__aeabi_l2d>:
  402288:	ea50 0201 	orrs.w	r2, r0, r1
  40228c:	bf08      	it	eq
  40228e:	4770      	bxeq	lr
  402290:	b530      	push	{r4, r5, lr}
  402292:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402296:	d502      	bpl.n	40229e <__aeabi_l2d+0x16>
  402298:	4240      	negs	r0, r0
  40229a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40229e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4022a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4022a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4022aa:	f43f aedc 	beq.w	402066 <__adddf3+0xe6>
  4022ae:	f04f 0203 	mov.w	r2, #3
  4022b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4022b6:	bf18      	it	ne
  4022b8:	3203      	addne	r2, #3
  4022ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4022be:	bf18      	it	ne
  4022c0:	3203      	addne	r2, #3
  4022c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4022c6:	f1c2 0320 	rsb	r3, r2, #32
  4022ca:	fa00 fc03 	lsl.w	ip, r0, r3
  4022ce:	fa20 f002 	lsr.w	r0, r0, r2
  4022d2:	fa01 fe03 	lsl.w	lr, r1, r3
  4022d6:	ea40 000e 	orr.w	r0, r0, lr
  4022da:	fa21 f102 	lsr.w	r1, r1, r2
  4022de:	4414      	add	r4, r2
  4022e0:	e6c1      	b.n	402066 <__adddf3+0xe6>
  4022e2:	bf00      	nop

004022e4 <__aeabi_dmul>:
  4022e4:	b570      	push	{r4, r5, r6, lr}
  4022e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4022ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4022ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4022f2:	bf1d      	ittte	ne
  4022f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4022f8:	ea94 0f0c 	teqne	r4, ip
  4022fc:	ea95 0f0c 	teqne	r5, ip
  402300:	f000 f8de 	bleq	4024c0 <__aeabi_dmul+0x1dc>
  402304:	442c      	add	r4, r5
  402306:	ea81 0603 	eor.w	r6, r1, r3
  40230a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40230e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402312:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402316:	bf18      	it	ne
  402318:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40231c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402320:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402324:	d038      	beq.n	402398 <__aeabi_dmul+0xb4>
  402326:	fba0 ce02 	umull	ip, lr, r0, r2
  40232a:	f04f 0500 	mov.w	r5, #0
  40232e:	fbe1 e502 	umlal	lr, r5, r1, r2
  402332:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402336:	fbe0 e503 	umlal	lr, r5, r0, r3
  40233a:	f04f 0600 	mov.w	r6, #0
  40233e:	fbe1 5603 	umlal	r5, r6, r1, r3
  402342:	f09c 0f00 	teq	ip, #0
  402346:	bf18      	it	ne
  402348:	f04e 0e01 	orrne.w	lr, lr, #1
  40234c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402350:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402354:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402358:	d204      	bcs.n	402364 <__aeabi_dmul+0x80>
  40235a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40235e:	416d      	adcs	r5, r5
  402360:	eb46 0606 	adc.w	r6, r6, r6
  402364:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402368:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40236c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402370:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402374:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402378:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40237c:	bf88      	it	hi
  40237e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402382:	d81e      	bhi.n	4023c2 <__aeabi_dmul+0xde>
  402384:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402388:	bf08      	it	eq
  40238a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40238e:	f150 0000 	adcs.w	r0, r0, #0
  402392:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402396:	bd70      	pop	{r4, r5, r6, pc}
  402398:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40239c:	ea46 0101 	orr.w	r1, r6, r1
  4023a0:	ea40 0002 	orr.w	r0, r0, r2
  4023a4:	ea81 0103 	eor.w	r1, r1, r3
  4023a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4023ac:	bfc2      	ittt	gt
  4023ae:	ebd4 050c 	rsbsgt	r5, r4, ip
  4023b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4023b6:	bd70      	popgt	{r4, r5, r6, pc}
  4023b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4023bc:	f04f 0e00 	mov.w	lr, #0
  4023c0:	3c01      	subs	r4, #1
  4023c2:	f300 80ab 	bgt.w	40251c <__aeabi_dmul+0x238>
  4023c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4023ca:	bfde      	ittt	le
  4023cc:	2000      	movle	r0, #0
  4023ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4023d2:	bd70      	pople	{r4, r5, r6, pc}
  4023d4:	f1c4 0400 	rsb	r4, r4, #0
  4023d8:	3c20      	subs	r4, #32
  4023da:	da35      	bge.n	402448 <__aeabi_dmul+0x164>
  4023dc:	340c      	adds	r4, #12
  4023de:	dc1b      	bgt.n	402418 <__aeabi_dmul+0x134>
  4023e0:	f104 0414 	add.w	r4, r4, #20
  4023e4:	f1c4 0520 	rsb	r5, r4, #32
  4023e8:	fa00 f305 	lsl.w	r3, r0, r5
  4023ec:	fa20 f004 	lsr.w	r0, r0, r4
  4023f0:	fa01 f205 	lsl.w	r2, r1, r5
  4023f4:	ea40 0002 	orr.w	r0, r0, r2
  4023f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4023fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402404:	fa21 f604 	lsr.w	r6, r1, r4
  402408:	eb42 0106 	adc.w	r1, r2, r6
  40240c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402410:	bf08      	it	eq
  402412:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402416:	bd70      	pop	{r4, r5, r6, pc}
  402418:	f1c4 040c 	rsb	r4, r4, #12
  40241c:	f1c4 0520 	rsb	r5, r4, #32
  402420:	fa00 f304 	lsl.w	r3, r0, r4
  402424:	fa20 f005 	lsr.w	r0, r0, r5
  402428:	fa01 f204 	lsl.w	r2, r1, r4
  40242c:	ea40 0002 	orr.w	r0, r0, r2
  402430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402434:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402438:	f141 0100 	adc.w	r1, r1, #0
  40243c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402440:	bf08      	it	eq
  402442:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402446:	bd70      	pop	{r4, r5, r6, pc}
  402448:	f1c4 0520 	rsb	r5, r4, #32
  40244c:	fa00 f205 	lsl.w	r2, r0, r5
  402450:	ea4e 0e02 	orr.w	lr, lr, r2
  402454:	fa20 f304 	lsr.w	r3, r0, r4
  402458:	fa01 f205 	lsl.w	r2, r1, r5
  40245c:	ea43 0302 	orr.w	r3, r3, r2
  402460:	fa21 f004 	lsr.w	r0, r1, r4
  402464:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402468:	fa21 f204 	lsr.w	r2, r1, r4
  40246c:	ea20 0002 	bic.w	r0, r0, r2
  402470:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402474:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402478:	bf08      	it	eq
  40247a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40247e:	bd70      	pop	{r4, r5, r6, pc}
  402480:	f094 0f00 	teq	r4, #0
  402484:	d10f      	bne.n	4024a6 <__aeabi_dmul+0x1c2>
  402486:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40248a:	0040      	lsls	r0, r0, #1
  40248c:	eb41 0101 	adc.w	r1, r1, r1
  402490:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402494:	bf08      	it	eq
  402496:	3c01      	subeq	r4, #1
  402498:	d0f7      	beq.n	40248a <__aeabi_dmul+0x1a6>
  40249a:	ea41 0106 	orr.w	r1, r1, r6
  40249e:	f095 0f00 	teq	r5, #0
  4024a2:	bf18      	it	ne
  4024a4:	4770      	bxne	lr
  4024a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4024aa:	0052      	lsls	r2, r2, #1
  4024ac:	eb43 0303 	adc.w	r3, r3, r3
  4024b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4024b4:	bf08      	it	eq
  4024b6:	3d01      	subeq	r5, #1
  4024b8:	d0f7      	beq.n	4024aa <__aeabi_dmul+0x1c6>
  4024ba:	ea43 0306 	orr.w	r3, r3, r6
  4024be:	4770      	bx	lr
  4024c0:	ea94 0f0c 	teq	r4, ip
  4024c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4024c8:	bf18      	it	ne
  4024ca:	ea95 0f0c 	teqne	r5, ip
  4024ce:	d00c      	beq.n	4024ea <__aeabi_dmul+0x206>
  4024d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4024d4:	bf18      	it	ne
  4024d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4024da:	d1d1      	bne.n	402480 <__aeabi_dmul+0x19c>
  4024dc:	ea81 0103 	eor.w	r1, r1, r3
  4024e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4024e4:	f04f 0000 	mov.w	r0, #0
  4024e8:	bd70      	pop	{r4, r5, r6, pc}
  4024ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4024ee:	bf06      	itte	eq
  4024f0:	4610      	moveq	r0, r2
  4024f2:	4619      	moveq	r1, r3
  4024f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4024f8:	d019      	beq.n	40252e <__aeabi_dmul+0x24a>
  4024fa:	ea94 0f0c 	teq	r4, ip
  4024fe:	d102      	bne.n	402506 <__aeabi_dmul+0x222>
  402500:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402504:	d113      	bne.n	40252e <__aeabi_dmul+0x24a>
  402506:	ea95 0f0c 	teq	r5, ip
  40250a:	d105      	bne.n	402518 <__aeabi_dmul+0x234>
  40250c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402510:	bf1c      	itt	ne
  402512:	4610      	movne	r0, r2
  402514:	4619      	movne	r1, r3
  402516:	d10a      	bne.n	40252e <__aeabi_dmul+0x24a>
  402518:	ea81 0103 	eor.w	r1, r1, r3
  40251c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402520:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402524:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402528:	f04f 0000 	mov.w	r0, #0
  40252c:	bd70      	pop	{r4, r5, r6, pc}
  40252e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402532:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402536:	bd70      	pop	{r4, r5, r6, pc}

00402538 <__aeabi_ddiv>:
  402538:	b570      	push	{r4, r5, r6, lr}
  40253a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40253e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402546:	bf1d      	ittte	ne
  402548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40254c:	ea94 0f0c 	teqne	r4, ip
  402550:	ea95 0f0c 	teqne	r5, ip
  402554:	f000 f8a7 	bleq	4026a6 <__aeabi_ddiv+0x16e>
  402558:	eba4 0405 	sub.w	r4, r4, r5
  40255c:	ea81 0e03 	eor.w	lr, r1, r3
  402560:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402564:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402568:	f000 8088 	beq.w	40267c <__aeabi_ddiv+0x144>
  40256c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402570:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402574:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402578:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40257c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402580:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402584:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402588:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40258c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402590:	429d      	cmp	r5, r3
  402592:	bf08      	it	eq
  402594:	4296      	cmpeq	r6, r2
  402596:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40259a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40259e:	d202      	bcs.n	4025a6 <__aeabi_ddiv+0x6e>
  4025a0:	085b      	lsrs	r3, r3, #1
  4025a2:	ea4f 0232 	mov.w	r2, r2, rrx
  4025a6:	1ab6      	subs	r6, r6, r2
  4025a8:	eb65 0503 	sbc.w	r5, r5, r3
  4025ac:	085b      	lsrs	r3, r3, #1
  4025ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4025b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4025b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4025ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4025be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025c2:	bf22      	ittt	cs
  4025c4:	1ab6      	subcs	r6, r6, r2
  4025c6:	4675      	movcs	r5, lr
  4025c8:	ea40 000c 	orrcs.w	r0, r0, ip
  4025cc:	085b      	lsrs	r3, r3, #1
  4025ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4025d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4025d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025da:	bf22      	ittt	cs
  4025dc:	1ab6      	subcs	r6, r6, r2
  4025de:	4675      	movcs	r5, lr
  4025e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4025e4:	085b      	lsrs	r3, r3, #1
  4025e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4025ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4025ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025f2:	bf22      	ittt	cs
  4025f4:	1ab6      	subcs	r6, r6, r2
  4025f6:	4675      	movcs	r5, lr
  4025f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4025fc:	085b      	lsrs	r3, r3, #1
  4025fe:	ea4f 0232 	mov.w	r2, r2, rrx
  402602:	ebb6 0e02 	subs.w	lr, r6, r2
  402606:	eb75 0e03 	sbcs.w	lr, r5, r3
  40260a:	bf22      	ittt	cs
  40260c:	1ab6      	subcs	r6, r6, r2
  40260e:	4675      	movcs	r5, lr
  402610:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402614:	ea55 0e06 	orrs.w	lr, r5, r6
  402618:	d018      	beq.n	40264c <__aeabi_ddiv+0x114>
  40261a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40261e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402622:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402626:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40262a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40262e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402632:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402636:	d1c0      	bne.n	4025ba <__aeabi_ddiv+0x82>
  402638:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40263c:	d10b      	bne.n	402656 <__aeabi_ddiv+0x11e>
  40263e:	ea41 0100 	orr.w	r1, r1, r0
  402642:	f04f 0000 	mov.w	r0, #0
  402646:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40264a:	e7b6      	b.n	4025ba <__aeabi_ddiv+0x82>
  40264c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402650:	bf04      	itt	eq
  402652:	4301      	orreq	r1, r0
  402654:	2000      	moveq	r0, #0
  402656:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40265a:	bf88      	it	hi
  40265c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402660:	f63f aeaf 	bhi.w	4023c2 <__aeabi_dmul+0xde>
  402664:	ebb5 0c03 	subs.w	ip, r5, r3
  402668:	bf04      	itt	eq
  40266a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40266e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402672:	f150 0000 	adcs.w	r0, r0, #0
  402676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40267a:	bd70      	pop	{r4, r5, r6, pc}
  40267c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402680:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402684:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402688:	bfc2      	ittt	gt
  40268a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40268e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402692:	bd70      	popgt	{r4, r5, r6, pc}
  402694:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402698:	f04f 0e00 	mov.w	lr, #0
  40269c:	3c01      	subs	r4, #1
  40269e:	e690      	b.n	4023c2 <__aeabi_dmul+0xde>
  4026a0:	ea45 0e06 	orr.w	lr, r5, r6
  4026a4:	e68d      	b.n	4023c2 <__aeabi_dmul+0xde>
  4026a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4026aa:	ea94 0f0c 	teq	r4, ip
  4026ae:	bf08      	it	eq
  4026b0:	ea95 0f0c 	teqeq	r5, ip
  4026b4:	f43f af3b 	beq.w	40252e <__aeabi_dmul+0x24a>
  4026b8:	ea94 0f0c 	teq	r4, ip
  4026bc:	d10a      	bne.n	4026d4 <__aeabi_ddiv+0x19c>
  4026be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4026c2:	f47f af34 	bne.w	40252e <__aeabi_dmul+0x24a>
  4026c6:	ea95 0f0c 	teq	r5, ip
  4026ca:	f47f af25 	bne.w	402518 <__aeabi_dmul+0x234>
  4026ce:	4610      	mov	r0, r2
  4026d0:	4619      	mov	r1, r3
  4026d2:	e72c      	b.n	40252e <__aeabi_dmul+0x24a>
  4026d4:	ea95 0f0c 	teq	r5, ip
  4026d8:	d106      	bne.n	4026e8 <__aeabi_ddiv+0x1b0>
  4026da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4026de:	f43f aefd 	beq.w	4024dc <__aeabi_dmul+0x1f8>
  4026e2:	4610      	mov	r0, r2
  4026e4:	4619      	mov	r1, r3
  4026e6:	e722      	b.n	40252e <__aeabi_dmul+0x24a>
  4026e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4026ec:	bf18      	it	ne
  4026ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4026f2:	f47f aec5 	bne.w	402480 <__aeabi_dmul+0x19c>
  4026f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4026fa:	f47f af0d 	bne.w	402518 <__aeabi_dmul+0x234>
  4026fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402702:	f47f aeeb 	bne.w	4024dc <__aeabi_dmul+0x1f8>
  402706:	e712      	b.n	40252e <__aeabi_dmul+0x24a>

00402708 <__gedf2>:
  402708:	f04f 3cff 	mov.w	ip, #4294967295
  40270c:	e006      	b.n	40271c <__cmpdf2+0x4>
  40270e:	bf00      	nop

00402710 <__ledf2>:
  402710:	f04f 0c01 	mov.w	ip, #1
  402714:	e002      	b.n	40271c <__cmpdf2+0x4>
  402716:	bf00      	nop

00402718 <__cmpdf2>:
  402718:	f04f 0c01 	mov.w	ip, #1
  40271c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402720:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402724:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402728:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40272c:	bf18      	it	ne
  40272e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402732:	d01b      	beq.n	40276c <__cmpdf2+0x54>
  402734:	b001      	add	sp, #4
  402736:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40273a:	bf0c      	ite	eq
  40273c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402740:	ea91 0f03 	teqne	r1, r3
  402744:	bf02      	ittt	eq
  402746:	ea90 0f02 	teqeq	r0, r2
  40274a:	2000      	moveq	r0, #0
  40274c:	4770      	bxeq	lr
  40274e:	f110 0f00 	cmn.w	r0, #0
  402752:	ea91 0f03 	teq	r1, r3
  402756:	bf58      	it	pl
  402758:	4299      	cmppl	r1, r3
  40275a:	bf08      	it	eq
  40275c:	4290      	cmpeq	r0, r2
  40275e:	bf2c      	ite	cs
  402760:	17d8      	asrcs	r0, r3, #31
  402762:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402766:	f040 0001 	orr.w	r0, r0, #1
  40276a:	4770      	bx	lr
  40276c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402770:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402774:	d102      	bne.n	40277c <__cmpdf2+0x64>
  402776:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40277a:	d107      	bne.n	40278c <__cmpdf2+0x74>
  40277c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402780:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402784:	d1d6      	bne.n	402734 <__cmpdf2+0x1c>
  402786:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40278a:	d0d3      	beq.n	402734 <__cmpdf2+0x1c>
  40278c:	f85d 0b04 	ldr.w	r0, [sp], #4
  402790:	4770      	bx	lr
  402792:	bf00      	nop

00402794 <__aeabi_cdrcmple>:
  402794:	4684      	mov	ip, r0
  402796:	4610      	mov	r0, r2
  402798:	4662      	mov	r2, ip
  40279a:	468c      	mov	ip, r1
  40279c:	4619      	mov	r1, r3
  40279e:	4663      	mov	r3, ip
  4027a0:	e000      	b.n	4027a4 <__aeabi_cdcmpeq>
  4027a2:	bf00      	nop

004027a4 <__aeabi_cdcmpeq>:
  4027a4:	b501      	push	{r0, lr}
  4027a6:	f7ff ffb7 	bl	402718 <__cmpdf2>
  4027aa:	2800      	cmp	r0, #0
  4027ac:	bf48      	it	mi
  4027ae:	f110 0f00 	cmnmi.w	r0, #0
  4027b2:	bd01      	pop	{r0, pc}

004027b4 <__aeabi_dcmpeq>:
  4027b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027b8:	f7ff fff4 	bl	4027a4 <__aeabi_cdcmpeq>
  4027bc:	bf0c      	ite	eq
  4027be:	2001      	moveq	r0, #1
  4027c0:	2000      	movne	r0, #0
  4027c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4027c6:	bf00      	nop

004027c8 <__aeabi_dcmplt>:
  4027c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027cc:	f7ff ffea 	bl	4027a4 <__aeabi_cdcmpeq>
  4027d0:	bf34      	ite	cc
  4027d2:	2001      	movcc	r0, #1
  4027d4:	2000      	movcs	r0, #0
  4027d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4027da:	bf00      	nop

004027dc <__aeabi_dcmple>:
  4027dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027e0:	f7ff ffe0 	bl	4027a4 <__aeabi_cdcmpeq>
  4027e4:	bf94      	ite	ls
  4027e6:	2001      	movls	r0, #1
  4027e8:	2000      	movhi	r0, #0
  4027ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4027ee:	bf00      	nop

004027f0 <__aeabi_dcmpge>:
  4027f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027f4:	f7ff ffce 	bl	402794 <__aeabi_cdrcmple>
  4027f8:	bf94      	ite	ls
  4027fa:	2001      	movls	r0, #1
  4027fc:	2000      	movhi	r0, #0
  4027fe:	f85d fb08 	ldr.w	pc, [sp], #8
  402802:	bf00      	nop

00402804 <__aeabi_dcmpgt>:
  402804:	f84d ed08 	str.w	lr, [sp, #-8]!
  402808:	f7ff ffc4 	bl	402794 <__aeabi_cdrcmple>
  40280c:	bf34      	ite	cc
  40280e:	2001      	movcc	r0, #1
  402810:	2000      	movcs	r0, #0
  402812:	f85d fb08 	ldr.w	pc, [sp], #8
  402816:	bf00      	nop

00402818 <__aeabi_dcmpun>:
  402818:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40281c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402820:	d102      	bne.n	402828 <__aeabi_dcmpun+0x10>
  402822:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402826:	d10a      	bne.n	40283e <__aeabi_dcmpun+0x26>
  402828:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40282c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402830:	d102      	bne.n	402838 <__aeabi_dcmpun+0x20>
  402832:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402836:	d102      	bne.n	40283e <__aeabi_dcmpun+0x26>
  402838:	f04f 0000 	mov.w	r0, #0
  40283c:	4770      	bx	lr
  40283e:	f04f 0001 	mov.w	r0, #1
  402842:	4770      	bx	lr

00402844 <__aeabi_d2uiz>:
  402844:	004a      	lsls	r2, r1, #1
  402846:	d211      	bcs.n	40286c <__aeabi_d2uiz+0x28>
  402848:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40284c:	d211      	bcs.n	402872 <__aeabi_d2uiz+0x2e>
  40284e:	d50d      	bpl.n	40286c <__aeabi_d2uiz+0x28>
  402850:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402854:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402858:	d40e      	bmi.n	402878 <__aeabi_d2uiz+0x34>
  40285a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40285e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402862:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402866:	fa23 f002 	lsr.w	r0, r3, r2
  40286a:	4770      	bx	lr
  40286c:	f04f 0000 	mov.w	r0, #0
  402870:	4770      	bx	lr
  402872:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402876:	d102      	bne.n	40287e <__aeabi_d2uiz+0x3a>
  402878:	f04f 30ff 	mov.w	r0, #4294967295
  40287c:	4770      	bx	lr
  40287e:	f04f 0000 	mov.w	r0, #0
  402882:	4770      	bx	lr

00402884 <__aeabi_d2f>:
  402884:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402888:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40288c:	bf24      	itt	cs
  40288e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402892:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  402896:	d90d      	bls.n	4028b4 <__aeabi_d2f+0x30>
  402898:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40289c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4028a0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4028a4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4028a8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4028ac:	bf08      	it	eq
  4028ae:	f020 0001 	biceq.w	r0, r0, #1
  4028b2:	4770      	bx	lr
  4028b4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4028b8:	d121      	bne.n	4028fe <__aeabi_d2f+0x7a>
  4028ba:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4028be:	bfbc      	itt	lt
  4028c0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4028c4:	4770      	bxlt	lr
  4028c6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4028ca:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4028ce:	f1c2 0218 	rsb	r2, r2, #24
  4028d2:	f1c2 0c20 	rsb	ip, r2, #32
  4028d6:	fa10 f30c 	lsls.w	r3, r0, ip
  4028da:	fa20 f002 	lsr.w	r0, r0, r2
  4028de:	bf18      	it	ne
  4028e0:	f040 0001 	orrne.w	r0, r0, #1
  4028e4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4028e8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4028ec:	fa03 fc0c 	lsl.w	ip, r3, ip
  4028f0:	ea40 000c 	orr.w	r0, r0, ip
  4028f4:	fa23 f302 	lsr.w	r3, r3, r2
  4028f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4028fc:	e7cc      	b.n	402898 <__aeabi_d2f+0x14>
  4028fe:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402902:	d107      	bne.n	402914 <__aeabi_d2f+0x90>
  402904:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402908:	bf1e      	ittt	ne
  40290a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40290e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402912:	4770      	bxne	lr
  402914:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402918:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40291c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402920:	4770      	bx	lr
  402922:	bf00      	nop

00402924 <__aeabi_frsub>:
  402924:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402928:	e002      	b.n	402930 <__addsf3>
  40292a:	bf00      	nop

0040292c <__aeabi_fsub>:
  40292c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402930 <__addsf3>:
  402930:	0042      	lsls	r2, r0, #1
  402932:	bf1f      	itttt	ne
  402934:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402938:	ea92 0f03 	teqne	r2, r3
  40293c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402940:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402944:	d06a      	beq.n	402a1c <__addsf3+0xec>
  402946:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40294a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40294e:	bfc1      	itttt	gt
  402950:	18d2      	addgt	r2, r2, r3
  402952:	4041      	eorgt	r1, r0
  402954:	4048      	eorgt	r0, r1
  402956:	4041      	eorgt	r1, r0
  402958:	bfb8      	it	lt
  40295a:	425b      	neglt	r3, r3
  40295c:	2b19      	cmp	r3, #25
  40295e:	bf88      	it	hi
  402960:	4770      	bxhi	lr
  402962:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402966:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40296a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40296e:	bf18      	it	ne
  402970:	4240      	negne	r0, r0
  402972:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402976:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40297a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40297e:	bf18      	it	ne
  402980:	4249      	negne	r1, r1
  402982:	ea92 0f03 	teq	r2, r3
  402986:	d03f      	beq.n	402a08 <__addsf3+0xd8>
  402988:	f1a2 0201 	sub.w	r2, r2, #1
  40298c:	fa41 fc03 	asr.w	ip, r1, r3
  402990:	eb10 000c 	adds.w	r0, r0, ip
  402994:	f1c3 0320 	rsb	r3, r3, #32
  402998:	fa01 f103 	lsl.w	r1, r1, r3
  40299c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4029a0:	d502      	bpl.n	4029a8 <__addsf3+0x78>
  4029a2:	4249      	negs	r1, r1
  4029a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4029a8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4029ac:	d313      	bcc.n	4029d6 <__addsf3+0xa6>
  4029ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4029b2:	d306      	bcc.n	4029c2 <__addsf3+0x92>
  4029b4:	0840      	lsrs	r0, r0, #1
  4029b6:	ea4f 0131 	mov.w	r1, r1, rrx
  4029ba:	f102 0201 	add.w	r2, r2, #1
  4029be:	2afe      	cmp	r2, #254	; 0xfe
  4029c0:	d251      	bcs.n	402a66 <__addsf3+0x136>
  4029c2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4029c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4029ca:	bf08      	it	eq
  4029cc:	f020 0001 	biceq.w	r0, r0, #1
  4029d0:	ea40 0003 	orr.w	r0, r0, r3
  4029d4:	4770      	bx	lr
  4029d6:	0049      	lsls	r1, r1, #1
  4029d8:	eb40 0000 	adc.w	r0, r0, r0
  4029dc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4029e0:	f1a2 0201 	sub.w	r2, r2, #1
  4029e4:	d1ed      	bne.n	4029c2 <__addsf3+0x92>
  4029e6:	fab0 fc80 	clz	ip, r0
  4029ea:	f1ac 0c08 	sub.w	ip, ip, #8
  4029ee:	ebb2 020c 	subs.w	r2, r2, ip
  4029f2:	fa00 f00c 	lsl.w	r0, r0, ip
  4029f6:	bfaa      	itet	ge
  4029f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4029fc:	4252      	neglt	r2, r2
  4029fe:	4318      	orrge	r0, r3
  402a00:	bfbc      	itt	lt
  402a02:	40d0      	lsrlt	r0, r2
  402a04:	4318      	orrlt	r0, r3
  402a06:	4770      	bx	lr
  402a08:	f092 0f00 	teq	r2, #0
  402a0c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402a10:	bf06      	itte	eq
  402a12:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402a16:	3201      	addeq	r2, #1
  402a18:	3b01      	subne	r3, #1
  402a1a:	e7b5      	b.n	402988 <__addsf3+0x58>
  402a1c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402a20:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402a24:	bf18      	it	ne
  402a26:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402a2a:	d021      	beq.n	402a70 <__addsf3+0x140>
  402a2c:	ea92 0f03 	teq	r2, r3
  402a30:	d004      	beq.n	402a3c <__addsf3+0x10c>
  402a32:	f092 0f00 	teq	r2, #0
  402a36:	bf08      	it	eq
  402a38:	4608      	moveq	r0, r1
  402a3a:	4770      	bx	lr
  402a3c:	ea90 0f01 	teq	r0, r1
  402a40:	bf1c      	itt	ne
  402a42:	2000      	movne	r0, #0
  402a44:	4770      	bxne	lr
  402a46:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402a4a:	d104      	bne.n	402a56 <__addsf3+0x126>
  402a4c:	0040      	lsls	r0, r0, #1
  402a4e:	bf28      	it	cs
  402a50:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402a54:	4770      	bx	lr
  402a56:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402a5a:	bf3c      	itt	cc
  402a5c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402a60:	4770      	bxcc	lr
  402a62:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402a66:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402a6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402a6e:	4770      	bx	lr
  402a70:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402a74:	bf16      	itet	ne
  402a76:	4608      	movne	r0, r1
  402a78:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402a7c:	4601      	movne	r1, r0
  402a7e:	0242      	lsls	r2, r0, #9
  402a80:	bf06      	itte	eq
  402a82:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402a86:	ea90 0f01 	teqeq	r0, r1
  402a8a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402a8e:	4770      	bx	lr

00402a90 <__aeabi_ui2f>:
  402a90:	f04f 0300 	mov.w	r3, #0
  402a94:	e004      	b.n	402aa0 <__aeabi_i2f+0x8>
  402a96:	bf00      	nop

00402a98 <__aeabi_i2f>:
  402a98:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402a9c:	bf48      	it	mi
  402a9e:	4240      	negmi	r0, r0
  402aa0:	ea5f 0c00 	movs.w	ip, r0
  402aa4:	bf08      	it	eq
  402aa6:	4770      	bxeq	lr
  402aa8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402aac:	4601      	mov	r1, r0
  402aae:	f04f 0000 	mov.w	r0, #0
  402ab2:	e01c      	b.n	402aee <__aeabi_l2f+0x2a>

00402ab4 <__aeabi_ul2f>:
  402ab4:	ea50 0201 	orrs.w	r2, r0, r1
  402ab8:	bf08      	it	eq
  402aba:	4770      	bxeq	lr
  402abc:	f04f 0300 	mov.w	r3, #0
  402ac0:	e00a      	b.n	402ad8 <__aeabi_l2f+0x14>
  402ac2:	bf00      	nop

00402ac4 <__aeabi_l2f>:
  402ac4:	ea50 0201 	orrs.w	r2, r0, r1
  402ac8:	bf08      	it	eq
  402aca:	4770      	bxeq	lr
  402acc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402ad0:	d502      	bpl.n	402ad8 <__aeabi_l2f+0x14>
  402ad2:	4240      	negs	r0, r0
  402ad4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402ad8:	ea5f 0c01 	movs.w	ip, r1
  402adc:	bf02      	ittt	eq
  402ade:	4684      	moveq	ip, r0
  402ae0:	4601      	moveq	r1, r0
  402ae2:	2000      	moveq	r0, #0
  402ae4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402ae8:	bf08      	it	eq
  402aea:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402aee:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402af2:	fabc f28c 	clz	r2, ip
  402af6:	3a08      	subs	r2, #8
  402af8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402afc:	db10      	blt.n	402b20 <__aeabi_l2f+0x5c>
  402afe:	fa01 fc02 	lsl.w	ip, r1, r2
  402b02:	4463      	add	r3, ip
  402b04:	fa00 fc02 	lsl.w	ip, r0, r2
  402b08:	f1c2 0220 	rsb	r2, r2, #32
  402b0c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402b10:	fa20 f202 	lsr.w	r2, r0, r2
  402b14:	eb43 0002 	adc.w	r0, r3, r2
  402b18:	bf08      	it	eq
  402b1a:	f020 0001 	biceq.w	r0, r0, #1
  402b1e:	4770      	bx	lr
  402b20:	f102 0220 	add.w	r2, r2, #32
  402b24:	fa01 fc02 	lsl.w	ip, r1, r2
  402b28:	f1c2 0220 	rsb	r2, r2, #32
  402b2c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402b30:	fa21 f202 	lsr.w	r2, r1, r2
  402b34:	eb43 0002 	adc.w	r0, r3, r2
  402b38:	bf08      	it	eq
  402b3a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402b3e:	4770      	bx	lr

00402b40 <__aeabi_fmul>:
  402b40:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402b44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402b48:	bf1e      	ittt	ne
  402b4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402b4e:	ea92 0f0c 	teqne	r2, ip
  402b52:	ea93 0f0c 	teqne	r3, ip
  402b56:	d06f      	beq.n	402c38 <__aeabi_fmul+0xf8>
  402b58:	441a      	add	r2, r3
  402b5a:	ea80 0c01 	eor.w	ip, r0, r1
  402b5e:	0240      	lsls	r0, r0, #9
  402b60:	bf18      	it	ne
  402b62:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  402b66:	d01e      	beq.n	402ba6 <__aeabi_fmul+0x66>
  402b68:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  402b6c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402b70:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  402b74:	fba0 3101 	umull	r3, r1, r0, r1
  402b78:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402b7c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402b80:	bf3e      	ittt	cc
  402b82:	0049      	lslcc	r1, r1, #1
  402b84:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  402b88:	005b      	lslcc	r3, r3, #1
  402b8a:	ea40 0001 	orr.w	r0, r0, r1
  402b8e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  402b92:	2afd      	cmp	r2, #253	; 0xfd
  402b94:	d81d      	bhi.n	402bd2 <__aeabi_fmul+0x92>
  402b96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  402b9a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402b9e:	bf08      	it	eq
  402ba0:	f020 0001 	biceq.w	r0, r0, #1
  402ba4:	4770      	bx	lr
  402ba6:	f090 0f00 	teq	r0, #0
  402baa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402bae:	bf08      	it	eq
  402bb0:	0249      	lsleq	r1, r1, #9
  402bb2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402bb6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  402bba:	3a7f      	subs	r2, #127	; 0x7f
  402bbc:	bfc2      	ittt	gt
  402bbe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402bc2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402bc6:	4770      	bxgt	lr
  402bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402bcc:	f04f 0300 	mov.w	r3, #0
  402bd0:	3a01      	subs	r2, #1
  402bd2:	dc5d      	bgt.n	402c90 <__aeabi_fmul+0x150>
  402bd4:	f112 0f19 	cmn.w	r2, #25
  402bd8:	bfdc      	itt	le
  402bda:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  402bde:	4770      	bxle	lr
  402be0:	f1c2 0200 	rsb	r2, r2, #0
  402be4:	0041      	lsls	r1, r0, #1
  402be6:	fa21 f102 	lsr.w	r1, r1, r2
  402bea:	f1c2 0220 	rsb	r2, r2, #32
  402bee:	fa00 fc02 	lsl.w	ip, r0, r2
  402bf2:	ea5f 0031 	movs.w	r0, r1, rrx
  402bf6:	f140 0000 	adc.w	r0, r0, #0
  402bfa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402bfe:	bf08      	it	eq
  402c00:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402c04:	4770      	bx	lr
  402c06:	f092 0f00 	teq	r2, #0
  402c0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402c0e:	bf02      	ittt	eq
  402c10:	0040      	lsleq	r0, r0, #1
  402c12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402c16:	3a01      	subeq	r2, #1
  402c18:	d0f9      	beq.n	402c0e <__aeabi_fmul+0xce>
  402c1a:	ea40 000c 	orr.w	r0, r0, ip
  402c1e:	f093 0f00 	teq	r3, #0
  402c22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402c26:	bf02      	ittt	eq
  402c28:	0049      	lsleq	r1, r1, #1
  402c2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402c2e:	3b01      	subeq	r3, #1
  402c30:	d0f9      	beq.n	402c26 <__aeabi_fmul+0xe6>
  402c32:	ea41 010c 	orr.w	r1, r1, ip
  402c36:	e78f      	b.n	402b58 <__aeabi_fmul+0x18>
  402c38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402c3c:	ea92 0f0c 	teq	r2, ip
  402c40:	bf18      	it	ne
  402c42:	ea93 0f0c 	teqne	r3, ip
  402c46:	d00a      	beq.n	402c5e <__aeabi_fmul+0x11e>
  402c48:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402c4c:	bf18      	it	ne
  402c4e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402c52:	d1d8      	bne.n	402c06 <__aeabi_fmul+0xc6>
  402c54:	ea80 0001 	eor.w	r0, r0, r1
  402c58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402c5c:	4770      	bx	lr
  402c5e:	f090 0f00 	teq	r0, #0
  402c62:	bf17      	itett	ne
  402c64:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402c68:	4608      	moveq	r0, r1
  402c6a:	f091 0f00 	teqne	r1, #0
  402c6e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402c72:	d014      	beq.n	402c9e <__aeabi_fmul+0x15e>
  402c74:	ea92 0f0c 	teq	r2, ip
  402c78:	d101      	bne.n	402c7e <__aeabi_fmul+0x13e>
  402c7a:	0242      	lsls	r2, r0, #9
  402c7c:	d10f      	bne.n	402c9e <__aeabi_fmul+0x15e>
  402c7e:	ea93 0f0c 	teq	r3, ip
  402c82:	d103      	bne.n	402c8c <__aeabi_fmul+0x14c>
  402c84:	024b      	lsls	r3, r1, #9
  402c86:	bf18      	it	ne
  402c88:	4608      	movne	r0, r1
  402c8a:	d108      	bne.n	402c9e <__aeabi_fmul+0x15e>
  402c8c:	ea80 0001 	eor.w	r0, r0, r1
  402c90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402c9c:	4770      	bx	lr
  402c9e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402ca2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  402ca6:	4770      	bx	lr

00402ca8 <__aeabi_fdiv>:
  402ca8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402cac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402cb0:	bf1e      	ittt	ne
  402cb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402cb6:	ea92 0f0c 	teqne	r2, ip
  402cba:	ea93 0f0c 	teqne	r3, ip
  402cbe:	d069      	beq.n	402d94 <__aeabi_fdiv+0xec>
  402cc0:	eba2 0203 	sub.w	r2, r2, r3
  402cc4:	ea80 0c01 	eor.w	ip, r0, r1
  402cc8:	0249      	lsls	r1, r1, #9
  402cca:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402cce:	d037      	beq.n	402d40 <__aeabi_fdiv+0x98>
  402cd0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402cd4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  402cd8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402ce0:	428b      	cmp	r3, r1
  402ce2:	bf38      	it	cc
  402ce4:	005b      	lslcc	r3, r3, #1
  402ce6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  402cea:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402cee:	428b      	cmp	r3, r1
  402cf0:	bf24      	itt	cs
  402cf2:	1a5b      	subcs	r3, r3, r1
  402cf4:	ea40 000c 	orrcs.w	r0, r0, ip
  402cf8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402cfc:	bf24      	itt	cs
  402cfe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402d02:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402d06:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  402d0a:	bf24      	itt	cs
  402d0c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402d10:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402d14:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  402d18:	bf24      	itt	cs
  402d1a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402d1e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402d22:	011b      	lsls	r3, r3, #4
  402d24:	bf18      	it	ne
  402d26:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402d2a:	d1e0      	bne.n	402cee <__aeabi_fdiv+0x46>
  402d2c:	2afd      	cmp	r2, #253	; 0xfd
  402d2e:	f63f af50 	bhi.w	402bd2 <__aeabi_fmul+0x92>
  402d32:	428b      	cmp	r3, r1
  402d34:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402d38:	bf08      	it	eq
  402d3a:	f020 0001 	biceq.w	r0, r0, #1
  402d3e:	4770      	bx	lr
  402d40:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402d44:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402d48:	327f      	adds	r2, #127	; 0x7f
  402d4a:	bfc2      	ittt	gt
  402d4c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402d50:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402d54:	4770      	bxgt	lr
  402d56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402d5a:	f04f 0300 	mov.w	r3, #0
  402d5e:	3a01      	subs	r2, #1
  402d60:	e737      	b.n	402bd2 <__aeabi_fmul+0x92>
  402d62:	f092 0f00 	teq	r2, #0
  402d66:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402d6a:	bf02      	ittt	eq
  402d6c:	0040      	lsleq	r0, r0, #1
  402d6e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402d72:	3a01      	subeq	r2, #1
  402d74:	d0f9      	beq.n	402d6a <__aeabi_fdiv+0xc2>
  402d76:	ea40 000c 	orr.w	r0, r0, ip
  402d7a:	f093 0f00 	teq	r3, #0
  402d7e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402d82:	bf02      	ittt	eq
  402d84:	0049      	lsleq	r1, r1, #1
  402d86:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402d8a:	3b01      	subeq	r3, #1
  402d8c:	d0f9      	beq.n	402d82 <__aeabi_fdiv+0xda>
  402d8e:	ea41 010c 	orr.w	r1, r1, ip
  402d92:	e795      	b.n	402cc0 <__aeabi_fdiv+0x18>
  402d94:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402d98:	ea92 0f0c 	teq	r2, ip
  402d9c:	d108      	bne.n	402db0 <__aeabi_fdiv+0x108>
  402d9e:	0242      	lsls	r2, r0, #9
  402da0:	f47f af7d 	bne.w	402c9e <__aeabi_fmul+0x15e>
  402da4:	ea93 0f0c 	teq	r3, ip
  402da8:	f47f af70 	bne.w	402c8c <__aeabi_fmul+0x14c>
  402dac:	4608      	mov	r0, r1
  402dae:	e776      	b.n	402c9e <__aeabi_fmul+0x15e>
  402db0:	ea93 0f0c 	teq	r3, ip
  402db4:	d104      	bne.n	402dc0 <__aeabi_fdiv+0x118>
  402db6:	024b      	lsls	r3, r1, #9
  402db8:	f43f af4c 	beq.w	402c54 <__aeabi_fmul+0x114>
  402dbc:	4608      	mov	r0, r1
  402dbe:	e76e      	b.n	402c9e <__aeabi_fmul+0x15e>
  402dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402dc4:	bf18      	it	ne
  402dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402dca:	d1ca      	bne.n	402d62 <__aeabi_fdiv+0xba>
  402dcc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402dd0:	f47f af5c 	bne.w	402c8c <__aeabi_fmul+0x14c>
  402dd4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402dd8:	f47f af3c 	bne.w	402c54 <__aeabi_fmul+0x114>
  402ddc:	e75f      	b.n	402c9e <__aeabi_fmul+0x15e>
  402dde:	bf00      	nop

00402de0 <__gesf2>:
  402de0:	f04f 3cff 	mov.w	ip, #4294967295
  402de4:	e006      	b.n	402df4 <__cmpsf2+0x4>
  402de6:	bf00      	nop

00402de8 <__lesf2>:
  402de8:	f04f 0c01 	mov.w	ip, #1
  402dec:	e002      	b.n	402df4 <__cmpsf2+0x4>
  402dee:	bf00      	nop

00402df0 <__cmpsf2>:
  402df0:	f04f 0c01 	mov.w	ip, #1
  402df4:	f84d cd04 	str.w	ip, [sp, #-4]!
  402df8:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402dfc:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402e00:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402e04:	bf18      	it	ne
  402e06:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402e0a:	d011      	beq.n	402e30 <__cmpsf2+0x40>
  402e0c:	b001      	add	sp, #4
  402e0e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  402e12:	bf18      	it	ne
  402e14:	ea90 0f01 	teqne	r0, r1
  402e18:	bf58      	it	pl
  402e1a:	ebb2 0003 	subspl.w	r0, r2, r3
  402e1e:	bf88      	it	hi
  402e20:	17c8      	asrhi	r0, r1, #31
  402e22:	bf38      	it	cc
  402e24:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  402e28:	bf18      	it	ne
  402e2a:	f040 0001 	orrne.w	r0, r0, #1
  402e2e:	4770      	bx	lr
  402e30:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402e34:	d102      	bne.n	402e3c <__cmpsf2+0x4c>
  402e36:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402e3a:	d105      	bne.n	402e48 <__cmpsf2+0x58>
  402e3c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402e40:	d1e4      	bne.n	402e0c <__cmpsf2+0x1c>
  402e42:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402e46:	d0e1      	beq.n	402e0c <__cmpsf2+0x1c>
  402e48:	f85d 0b04 	ldr.w	r0, [sp], #4
  402e4c:	4770      	bx	lr
  402e4e:	bf00      	nop

00402e50 <__aeabi_cfrcmple>:
  402e50:	4684      	mov	ip, r0
  402e52:	4608      	mov	r0, r1
  402e54:	4661      	mov	r1, ip
  402e56:	e7ff      	b.n	402e58 <__aeabi_cfcmpeq>

00402e58 <__aeabi_cfcmpeq>:
  402e58:	b50f      	push	{r0, r1, r2, r3, lr}
  402e5a:	f7ff ffc9 	bl	402df0 <__cmpsf2>
  402e5e:	2800      	cmp	r0, #0
  402e60:	bf48      	it	mi
  402e62:	f110 0f00 	cmnmi.w	r0, #0
  402e66:	bd0f      	pop	{r0, r1, r2, r3, pc}

00402e68 <__aeabi_fcmpeq>:
  402e68:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e6c:	f7ff fff4 	bl	402e58 <__aeabi_cfcmpeq>
  402e70:	bf0c      	ite	eq
  402e72:	2001      	moveq	r0, #1
  402e74:	2000      	movne	r0, #0
  402e76:	f85d fb08 	ldr.w	pc, [sp], #8
  402e7a:	bf00      	nop

00402e7c <__aeabi_fcmplt>:
  402e7c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e80:	f7ff ffea 	bl	402e58 <__aeabi_cfcmpeq>
  402e84:	bf34      	ite	cc
  402e86:	2001      	movcc	r0, #1
  402e88:	2000      	movcs	r0, #0
  402e8a:	f85d fb08 	ldr.w	pc, [sp], #8
  402e8e:	bf00      	nop

00402e90 <__aeabi_fcmple>:
  402e90:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e94:	f7ff ffe0 	bl	402e58 <__aeabi_cfcmpeq>
  402e98:	bf94      	ite	ls
  402e9a:	2001      	movls	r0, #1
  402e9c:	2000      	movhi	r0, #0
  402e9e:	f85d fb08 	ldr.w	pc, [sp], #8
  402ea2:	bf00      	nop

00402ea4 <__aeabi_fcmpge>:
  402ea4:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ea8:	f7ff ffd2 	bl	402e50 <__aeabi_cfrcmple>
  402eac:	bf94      	ite	ls
  402eae:	2001      	movls	r0, #1
  402eb0:	2000      	movhi	r0, #0
  402eb2:	f85d fb08 	ldr.w	pc, [sp], #8
  402eb6:	bf00      	nop

00402eb8 <__aeabi_fcmpgt>:
  402eb8:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ebc:	f7ff ffc8 	bl	402e50 <__aeabi_cfrcmple>
  402ec0:	bf34      	ite	cc
  402ec2:	2001      	movcc	r0, #1
  402ec4:	2000      	movcs	r0, #0
  402ec6:	f85d fb08 	ldr.w	pc, [sp], #8
  402eca:	bf00      	nop

00402ecc <__aeabi_fcmpun>:
  402ecc:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402ed0:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402ed4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402ed8:	d102      	bne.n	402ee0 <__aeabi_fcmpun+0x14>
  402eda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402ede:	d108      	bne.n	402ef2 <__aeabi_fcmpun+0x26>
  402ee0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402ee4:	d102      	bne.n	402eec <__aeabi_fcmpun+0x20>
  402ee6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402eea:	d102      	bne.n	402ef2 <__aeabi_fcmpun+0x26>
  402eec:	f04f 0000 	mov.w	r0, #0
  402ef0:	4770      	bx	lr
  402ef2:	f04f 0001 	mov.w	r0, #1
  402ef6:	4770      	bx	lr

00402ef8 <__aeabi_f2uiz>:
  402ef8:	0042      	lsls	r2, r0, #1
  402efa:	d20e      	bcs.n	402f1a <__aeabi_f2uiz+0x22>
  402efc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  402f00:	d30b      	bcc.n	402f1a <__aeabi_f2uiz+0x22>
  402f02:	f04f 039e 	mov.w	r3, #158	; 0x9e
  402f06:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  402f0a:	d409      	bmi.n	402f20 <__aeabi_f2uiz+0x28>
  402f0c:	ea4f 2300 	mov.w	r3, r0, lsl #8
  402f10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402f14:	fa23 f002 	lsr.w	r0, r3, r2
  402f18:	4770      	bx	lr
  402f1a:	f04f 0000 	mov.w	r0, #0
  402f1e:	4770      	bx	lr
  402f20:	f112 0f61 	cmn.w	r2, #97	; 0x61
  402f24:	d101      	bne.n	402f2a <__aeabi_f2uiz+0x32>
  402f26:	0242      	lsls	r2, r0, #9
  402f28:	d102      	bne.n	402f30 <__aeabi_f2uiz+0x38>
  402f2a:	f04f 30ff 	mov.w	r0, #4294967295
  402f2e:	4770      	bx	lr
  402f30:	f04f 0000 	mov.w	r0, #0
  402f34:	4770      	bx	lr
  402f36:	bf00      	nop

00402f38 <__errno>:
  402f38:	4b01      	ldr	r3, [pc, #4]	; (402f40 <__errno+0x8>)
  402f3a:	6818      	ldr	r0, [r3, #0]
  402f3c:	4770      	bx	lr
  402f3e:	bf00      	nop
  402f40:	2000000c 	.word	0x2000000c

00402f44 <__libc_init_array>:
  402f44:	b570      	push	{r4, r5, r6, lr}
  402f46:	4e0f      	ldr	r6, [pc, #60]	; (402f84 <__libc_init_array+0x40>)
  402f48:	4d0f      	ldr	r5, [pc, #60]	; (402f88 <__libc_init_array+0x44>)
  402f4a:	1b76      	subs	r6, r6, r5
  402f4c:	10b6      	asrs	r6, r6, #2
  402f4e:	bf18      	it	ne
  402f50:	2400      	movne	r4, #0
  402f52:	d005      	beq.n	402f60 <__libc_init_array+0x1c>
  402f54:	3401      	adds	r4, #1
  402f56:	f855 3b04 	ldr.w	r3, [r5], #4
  402f5a:	4798      	blx	r3
  402f5c:	42a6      	cmp	r6, r4
  402f5e:	d1f9      	bne.n	402f54 <__libc_init_array+0x10>
  402f60:	4e0a      	ldr	r6, [pc, #40]	; (402f8c <__libc_init_array+0x48>)
  402f62:	4d0b      	ldr	r5, [pc, #44]	; (402f90 <__libc_init_array+0x4c>)
  402f64:	1b76      	subs	r6, r6, r5
  402f66:	f000 f905 	bl	403174 <_init>
  402f6a:	10b6      	asrs	r6, r6, #2
  402f6c:	bf18      	it	ne
  402f6e:	2400      	movne	r4, #0
  402f70:	d006      	beq.n	402f80 <__libc_init_array+0x3c>
  402f72:	3401      	adds	r4, #1
  402f74:	f855 3b04 	ldr.w	r3, [r5], #4
  402f78:	4798      	blx	r3
  402f7a:	42a6      	cmp	r6, r4
  402f7c:	d1f9      	bne.n	402f72 <__libc_init_array+0x2e>
  402f7e:	bd70      	pop	{r4, r5, r6, pc}
  402f80:	bd70      	pop	{r4, r5, r6, pc}
  402f82:	bf00      	nop
  402f84:	00403180 	.word	0x00403180
  402f88:	00403180 	.word	0x00403180
  402f8c:	00403188 	.word	0x00403188
  402f90:	00403180 	.word	0x00403180

00402f94 <memset>:
  402f94:	b470      	push	{r4, r5, r6}
  402f96:	0786      	lsls	r6, r0, #30
  402f98:	d046      	beq.n	403028 <memset+0x94>
  402f9a:	1e54      	subs	r4, r2, #1
  402f9c:	2a00      	cmp	r2, #0
  402f9e:	d041      	beq.n	403024 <memset+0x90>
  402fa0:	b2ca      	uxtb	r2, r1
  402fa2:	4603      	mov	r3, r0
  402fa4:	e002      	b.n	402fac <memset+0x18>
  402fa6:	f114 34ff 	adds.w	r4, r4, #4294967295
  402faa:	d33b      	bcc.n	403024 <memset+0x90>
  402fac:	f803 2b01 	strb.w	r2, [r3], #1
  402fb0:	079d      	lsls	r5, r3, #30
  402fb2:	d1f8      	bne.n	402fa6 <memset+0x12>
  402fb4:	2c03      	cmp	r4, #3
  402fb6:	d92e      	bls.n	403016 <memset+0x82>
  402fb8:	b2cd      	uxtb	r5, r1
  402fba:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402fbe:	2c0f      	cmp	r4, #15
  402fc0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402fc4:	d919      	bls.n	402ffa <memset+0x66>
  402fc6:	f103 0210 	add.w	r2, r3, #16
  402fca:	4626      	mov	r6, r4
  402fcc:	3e10      	subs	r6, #16
  402fce:	2e0f      	cmp	r6, #15
  402fd0:	f842 5c10 	str.w	r5, [r2, #-16]
  402fd4:	f842 5c0c 	str.w	r5, [r2, #-12]
  402fd8:	f842 5c08 	str.w	r5, [r2, #-8]
  402fdc:	f842 5c04 	str.w	r5, [r2, #-4]
  402fe0:	f102 0210 	add.w	r2, r2, #16
  402fe4:	d8f2      	bhi.n	402fcc <memset+0x38>
  402fe6:	f1a4 0210 	sub.w	r2, r4, #16
  402fea:	f022 020f 	bic.w	r2, r2, #15
  402fee:	f004 040f 	and.w	r4, r4, #15
  402ff2:	3210      	adds	r2, #16
  402ff4:	2c03      	cmp	r4, #3
  402ff6:	4413      	add	r3, r2
  402ff8:	d90d      	bls.n	403016 <memset+0x82>
  402ffa:	461e      	mov	r6, r3
  402ffc:	4622      	mov	r2, r4
  402ffe:	3a04      	subs	r2, #4
  403000:	2a03      	cmp	r2, #3
  403002:	f846 5b04 	str.w	r5, [r6], #4
  403006:	d8fa      	bhi.n	402ffe <memset+0x6a>
  403008:	1f22      	subs	r2, r4, #4
  40300a:	f022 0203 	bic.w	r2, r2, #3
  40300e:	3204      	adds	r2, #4
  403010:	4413      	add	r3, r2
  403012:	f004 0403 	and.w	r4, r4, #3
  403016:	b12c      	cbz	r4, 403024 <memset+0x90>
  403018:	b2c9      	uxtb	r1, r1
  40301a:	441c      	add	r4, r3
  40301c:	f803 1b01 	strb.w	r1, [r3], #1
  403020:	429c      	cmp	r4, r3
  403022:	d1fb      	bne.n	40301c <memset+0x88>
  403024:	bc70      	pop	{r4, r5, r6}
  403026:	4770      	bx	lr
  403028:	4614      	mov	r4, r2
  40302a:	4603      	mov	r3, r0
  40302c:	e7c2      	b.n	402fb4 <memset+0x20>
  40302e:	bf00      	nop

00403030 <register_fini>:
  403030:	4b02      	ldr	r3, [pc, #8]	; (40303c <register_fini+0xc>)
  403032:	b113      	cbz	r3, 40303a <register_fini+0xa>
  403034:	4802      	ldr	r0, [pc, #8]	; (403040 <register_fini+0x10>)
  403036:	f000 b805 	b.w	403044 <atexit>
  40303a:	4770      	bx	lr
  40303c:	00000000 	.word	0x00000000
  403040:	00403051 	.word	0x00403051

00403044 <atexit>:
  403044:	2300      	movs	r3, #0
  403046:	4601      	mov	r1, r0
  403048:	461a      	mov	r2, r3
  40304a:	4618      	mov	r0, r3
  40304c:	f000 b81e 	b.w	40308c <__register_exitproc>

00403050 <__libc_fini_array>:
  403050:	b538      	push	{r3, r4, r5, lr}
  403052:	4c0a      	ldr	r4, [pc, #40]	; (40307c <__libc_fini_array+0x2c>)
  403054:	4d0a      	ldr	r5, [pc, #40]	; (403080 <__libc_fini_array+0x30>)
  403056:	1b64      	subs	r4, r4, r5
  403058:	10a4      	asrs	r4, r4, #2
  40305a:	d00a      	beq.n	403072 <__libc_fini_array+0x22>
  40305c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403060:	3b01      	subs	r3, #1
  403062:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403066:	3c01      	subs	r4, #1
  403068:	f855 3904 	ldr.w	r3, [r5], #-4
  40306c:	4798      	blx	r3
  40306e:	2c00      	cmp	r4, #0
  403070:	d1f9      	bne.n	403066 <__libc_fini_array+0x16>
  403072:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403076:	f000 b887 	b.w	403188 <_fini>
  40307a:	bf00      	nop
  40307c:	00403198 	.word	0x00403198
  403080:	00403194 	.word	0x00403194

00403084 <__retarget_lock_acquire_recursive>:
  403084:	4770      	bx	lr
  403086:	bf00      	nop

00403088 <__retarget_lock_release_recursive>:
  403088:	4770      	bx	lr
  40308a:	bf00      	nop

0040308c <__register_exitproc>:
  40308c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403090:	4d2c      	ldr	r5, [pc, #176]	; (403144 <__register_exitproc+0xb8>)
  403092:	4606      	mov	r6, r0
  403094:	6828      	ldr	r0, [r5, #0]
  403096:	4698      	mov	r8, r3
  403098:	460f      	mov	r7, r1
  40309a:	4691      	mov	r9, r2
  40309c:	f7ff fff2 	bl	403084 <__retarget_lock_acquire_recursive>
  4030a0:	4b29      	ldr	r3, [pc, #164]	; (403148 <__register_exitproc+0xbc>)
  4030a2:	681c      	ldr	r4, [r3, #0]
  4030a4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4030a8:	2b00      	cmp	r3, #0
  4030aa:	d03e      	beq.n	40312a <__register_exitproc+0x9e>
  4030ac:	685a      	ldr	r2, [r3, #4]
  4030ae:	2a1f      	cmp	r2, #31
  4030b0:	dc1c      	bgt.n	4030ec <__register_exitproc+0x60>
  4030b2:	f102 0e01 	add.w	lr, r2, #1
  4030b6:	b176      	cbz	r6, 4030d6 <__register_exitproc+0x4a>
  4030b8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4030bc:	2401      	movs	r4, #1
  4030be:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4030c2:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4030c6:	4094      	lsls	r4, r2
  4030c8:	4320      	orrs	r0, r4
  4030ca:	2e02      	cmp	r6, #2
  4030cc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4030d0:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4030d4:	d023      	beq.n	40311e <__register_exitproc+0x92>
  4030d6:	3202      	adds	r2, #2
  4030d8:	f8c3 e004 	str.w	lr, [r3, #4]
  4030dc:	6828      	ldr	r0, [r5, #0]
  4030de:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4030e2:	f7ff ffd1 	bl	403088 <__retarget_lock_release_recursive>
  4030e6:	2000      	movs	r0, #0
  4030e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4030ec:	4b17      	ldr	r3, [pc, #92]	; (40314c <__register_exitproc+0xc0>)
  4030ee:	b30b      	cbz	r3, 403134 <__register_exitproc+0xa8>
  4030f0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4030f4:	f3af 8000 	nop.w
  4030f8:	4603      	mov	r3, r0
  4030fa:	b1d8      	cbz	r0, 403134 <__register_exitproc+0xa8>
  4030fc:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403100:	6002      	str	r2, [r0, #0]
  403102:	2100      	movs	r1, #0
  403104:	6041      	str	r1, [r0, #4]
  403106:	460a      	mov	r2, r1
  403108:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40310c:	f04f 0e01 	mov.w	lr, #1
  403110:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403114:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403118:	2e00      	cmp	r6, #0
  40311a:	d0dc      	beq.n	4030d6 <__register_exitproc+0x4a>
  40311c:	e7cc      	b.n	4030b8 <__register_exitproc+0x2c>
  40311e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403122:	430c      	orrs	r4, r1
  403124:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403128:	e7d5      	b.n	4030d6 <__register_exitproc+0x4a>
  40312a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40312e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403132:	e7bb      	b.n	4030ac <__register_exitproc+0x20>
  403134:	6828      	ldr	r0, [r5, #0]
  403136:	f7ff ffa7 	bl	403088 <__retarget_lock_release_recursive>
  40313a:	f04f 30ff 	mov.w	r0, #4294967295
  40313e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403142:	bf00      	nop
  403144:	20000438 	.word	0x20000438
  403148:	00403170 	.word	0x00403170
  40314c:	00000000 	.word	0x00000000
  403150:	00776f70 	.word	0x00776f70
  403154:	74727173 	.word	0x74727173
  403158:	00000066 	.word	0x00000066
  40315c:	00000000 	.word	0x00000000

00403160 <TWO52>:
  403160:	00000000 43300000 00000000 c3300000     ......0C......0.

00403170 <_global_impure_ptr>:
  403170:	20000010                                ... 

00403174 <_init>:
  403174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403176:	bf00      	nop
  403178:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40317a:	bc08      	pop	{r3}
  40317c:	469e      	mov	lr, r3
  40317e:	4770      	bx	lr

00403180 <__init_array_start>:
  403180:	00403031 	.word	0x00403031

00403184 <__frame_dummy_init_array_entry>:
  403184:	004000f1                                ..@.

00403188 <_fini>:
  403188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40318a:	bf00      	nop
  40318c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40318e:	bc08      	pop	{r3}
  403190:	469e      	mov	lr, r3
  403192:	4770      	bx	lr

00403194 <__fini_array_start>:
  403194:	004000cd 	.word	0x004000cd
