;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 25.8.2017 12:34:00
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x0EF10000  	3825
0x0008	0x0ED10000  	3793
0x000C	0x0ED10000  	3793
0x0010	0x0ED10000  	3793
0x0014	0x0ED10000  	3793
0x0018	0x0ED10000  	3793
0x001C	0x0ED10000  	3793
0x0020	0x0ED10000  	3793
0x0024	0x0ED10000  	3793
0x0028	0x0ED10000  	3793
0x002C	0x0ED10000  	3793
0x0030	0x0ED10000  	3793
0x0034	0x0ED10000  	3793
0x0038	0x0ED10000  	3793
0x003C	0x0ED10000  	3793
0x0040	0x0ED10000  	3793
0x0044	0x0ED10000  	3793
0x0048	0x0ED10000  	3793
0x004C	0x0ED10000  	3793
0x0050	0x0ED10000  	3793
0x0054	0x0ED10000  	3793
0x0058	0x0ED10000  	3793
0x005C	0x0ED10000  	3793
0x0060	0x0ED10000  	3793
0x0064	0x0ED10000  	3793
0x0068	0x0ED10000  	3793
0x006C	0x0ED10000  	3793
0x0070	0x0ED10000  	3793
0x0074	0x0ED10000  	3793
0x0078	0x0ED10000  	3793
0x007C	0x0ED10000  	3793
0x0080	0x0ED10000  	3793
0x0084	0x0ED10000  	3793
0x0088	0x0ED10000  	3793
0x008C	0x0ED10000  	3793
0x0090	0x0ED10000  	3793
0x0094	0x0ED10000  	3793
0x0098	0x0ED10000  	3793
0x009C	0x0ED10000  	3793
0x00A0	0x0ED10000  	3793
0x00A4	0x0ED10000  	3793
0x00A8	0x0ED10000  	3793
0x00AC	0x0ED10000  	3793
0x00B0	0x0ED10000  	3793
0x00B4	0x0ED10000  	3793
0x00B8	0x0ED10000  	3793
0x00BC	0x0ED10000  	3793
0x00C0	0x0ED10000  	3793
0x00C4	0x0ED10000  	3793
0x00C8	0x0ED10000  	3793
0x00CC	0x0ED10000  	3793
0x00D0	0x0ED10000  	3793
0x00D4	0x0ED10000  	3793
0x00D8	0x0ED10000  	3793
0x00DC	0x0ED10000  	3793
0x00E0	0x0ED10000  	3793
0x00E4	0x0ED10000  	3793
0x00E8	0x0ED10000  	3793
0x00EC	0x0ED10000  	3793
0x00F0	0x0ED10000  	3793
0x00F4	0x0ED10000  	3793
0x00F8	0x0ED10000  	3793
0x00FC	0x0ED10000  	3793
0x0100	0x0ED10000  	3793
0x0104	0x0ED10000  	3793
0x0108	0x0ED10000  	3793
0x010C	0x0ED10000  	3793
0x0110	0x0ED10000  	3793
0x0114	0x0ED10000  	3793
0x0118	0x0ED10000  	3793
0x011C	0x0ED10000  	3793
0x0120	0x0ED10000  	3793
0x0124	0x0ED10000  	3793
0x0128	0x0ED10000  	3793
0x012C	0x0ED10000  	3793
0x0130	0x0ED10000  	3793
0x0134	0x0ED10000  	3793
0x0138	0x0ED10000  	3793
0x013C	0x0ED10000  	3793
0x0140	0x0ED10000  	3793
0x0144	0x0ED10000  	3793
0x0148	0x0ED10000  	3793
0x014C	0x0ED10000  	3793
; end of ____SysVT
_main:
;test_med.c, 29 :: 		void main() {
0x0EF0	0xF000F8BE  BL	4208
0x0EF4	0xF000FA88  BL	5128
0x0EF8	0xF7FFFFEE  BL	3800
0x0EFC	0xF000FA44  BL	5000
;test_med.c, 31 :: 		int i=0;
;test_med.c, 33 :: 		UART1_Init_Advanced(56000, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x0F00	0x483E    LDR	R0, [PC, #248]
0x0F02	0xB401    PUSH	(R0)
0x0F04	0xF2400300  MOVW	R3, #0
0x0F08	0xF2400200  MOVW	R2, #0
0x0F0C	0xF2400100  MOVW	R1, #0
0x0F10	0xF64D20C0  MOVW	R0, #56000
0x0F14	0xF7FFFF0C  BL	_UART1_Init_Advanced+0
0x0F18	0xB001    ADD	SP, SP, #4
;test_med.c, 34 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x0F1A	0xF644777F  MOVW	R7, #20351
0x0F1E	0xF2C00712  MOVT	R7, #18
L_main0:
0x0F22	0x1E7F    SUBS	R7, R7, #1
0x0F24	0xD1FD    BNE	L_main0
0x0F26	0xBF00    NOP
0x0F28	0xBF00    NOP
0x0F2A	0xBF00    NOP
0x0F2C	0xBF00    NOP
0x0F2E	0xBF00    NOP
;test_med.c, 36 :: 		MED_init(UART1_Write_Text);
0x0F30	0x4833    LDR	R0, [PC, #204]
0x0F32	0xF7FFFEF7  BL	_MED_init+0
;test_med.c, 38 :: 		MED_startInit("MY PROGRAM");
0x0F36	0x4833    LDR	R0, [PC, #204]
0x0F38	0xF7FFFF2C  BL	_MED_startInit+0
;test_med.c, 39 :: 		MED_register("Temperature","C");
0x0F3C	0x4932    LDR	R1, [PC, #200]
0x0F3E	0x4833    LDR	R0, [PC, #204]
0x0F40	0xF7FFFF96  BL	_MED_register+0
;test_med.c, 40 :: 		MED_register("Pressure","mB");
0x0F44	0x4932    LDR	R1, [PC, #200]
0x0F46	0x4833    LDR	R0, [PC, #204]
0x0F48	0xF7FFFF92  BL	_MED_register+0
;test_med.c, 41 :: 		MED_register("ADC", "mV");
0x0F4C	0x4932    LDR	R1, [PC, #200]
0x0F4E	0x4833    LDR	R0, [PC, #204]
0x0F50	0xF7FFFF8E  BL	_MED_register+0
;test_med.c, 42 :: 		MED_endInit();
0x0F54	0xF7FFFF3A  BL	_MED_endInit+0
;test_med.c, 45 :: 		while(1){
L_main2:
;test_med.c, 46 :: 		MED_updateValue("Temperature",25.3);
0x0F58	0x4831    LDR	R0, [PC, #196]
0x0F5A	0x4932    LDR	R1, [PC, #200]
0x0F5C	0xF7FFFF46  BL	_MED_updateValue+0
;test_med.c, 47 :: 		MED_updateValue("Pressure",1000);
0x0F60	0x4831    LDR	R0, [PC, #196]
0x0F62	0x4932    LDR	R1, [PC, #200]
0x0F64	0xF7FFFF42  BL	_MED_updateValue+0
;test_med.c, 48 :: 		MED_updateValue("ADC", 20);
0x0F68	0x4831    LDR	R0, [PC, #196]
0x0F6A	0x4932    LDR	R1, [PC, #200]
0x0F6C	0xF7FFFF3E  BL	_MED_updateValue+0
;test_med.c, 49 :: 		MED_log("hello");
0x0F70	0x4831    LDR	R0, [PC, #196]
0x0F72	0xF7FFFEB5  BL	_MED_log+0
;test_med.c, 50 :: 		Delay_ms(1000);
0x0F76	0xF64127FF  MOVW	R7, #6911
0x0F7A	0xF2C007B7  MOVT	R7, #183
0x0F7E	0xBF00    NOP
0x0F80	0xBF00    NOP
L_main4:
0x0F82	0x1E7F    SUBS	R7, R7, #1
0x0F84	0xD1FD    BNE	L_main4
0x0F86	0xBF00    NOP
0x0F88	0xBF00    NOP
0x0F8A	0xBF00    NOP
;test_med.c, 52 :: 		MED_logWarning("lalala");
0x0F8C	0x482B    LDR	R0, [PC, #172]
0x0F8E	0xF7FFFEB3  BL	_MED_logWarning+0
;test_med.c, 53 :: 		MED_updateValue("Temperature",27);
0x0F92	0x482B    LDR	R0, [PC, #172]
0x0F94	0x492B    LDR	R1, [PC, #172]
0x0F96	0xF7FFFF29  BL	_MED_updateValue+0
;test_med.c, 54 :: 		MED_updateValue("Pressure",1500);
0x0F9A	0x482B    LDR	R0, [PC, #172]
0x0F9C	0x492B    LDR	R1, [PC, #172]
0x0F9E	0xF7FFFF25  BL	_MED_updateValue+0
;test_med.c, 55 :: 		MED_updateValue("ADC", 30);
0x0FA2	0x482B    LDR	R0, [PC, #172]
0x0FA4	0x492B    LDR	R1, [PC, #172]
0x0FA6	0xF7FFFF21  BL	_MED_updateValue+0
;test_med.c, 56 :: 		Delay_ms(1000);
0x0FAA	0xF64127FF  MOVW	R7, #6911
0x0FAE	0xF2C007B7  MOVT	R7, #183
L_main6:
0x0FB2	0x1E7F    SUBS	R7, R7, #1
0x0FB4	0xD1FD    BNE	L_main6
0x0FB6	0xBF00    NOP
0x0FB8	0xBF00    NOP
0x0FBA	0xBF00    NOP
0x0FBC	0xBF00    NOP
0x0FBE	0xBF00    NOP
;test_med.c, 58 :: 		MED_logError("lalala");
0x0FC0	0x4825    LDR	R0, [PC, #148]
0x0FC2	0xF7FFFE81  BL	_MED_logError+0
;test_med.c, 59 :: 		MED_updateValue("Temperature",32);
0x0FC6	0x4825    LDR	R0, [PC, #148]
0x0FC8	0xF04F4184  MOV	R1, #1107296256
0x0FCC	0xF7FFFF0E  BL	_MED_updateValue+0
;test_med.c, 60 :: 		MED_updateValue("Pressure",2000);
0x0FD0	0x4823    LDR	R0, [PC, #140]
0x0FD2	0x4924    LDR	R1, [PC, #144]
0x0FD4	0xF7FFFF0A  BL	_MED_updateValue+0
;test_med.c, 61 :: 		MED_updateValue("ADC", 35);
0x0FD8	0x4823    LDR	R0, [PC, #140]
0x0FDA	0x4924    LDR	R1, [PC, #144]
0x0FDC	0xF7FFFF06  BL	_MED_updateValue+0
;test_med.c, 62 :: 		Delay_ms(1000);
0x0FE0	0xF64127FF  MOVW	R7, #6911
0x0FE4	0xF2C007B7  MOVT	R7, #183
L_main8:
0x0FE8	0x1E7F    SUBS	R7, R7, #1
0x0FEA	0xD1FD    BNE	L_main8
0x0FEC	0xBF00    NOP
0x0FEE	0xBF00    NOP
0x0FF0	0xBF00    NOP
0x0FF2	0xBF00    NOP
0x0FF4	0xBF00    NOP
;test_med.c, 63 :: 		}
0x0FF6	0xE7AF    B	L_main2
;test_med.c, 66 :: 		}
L_end_main:
L__main_end_loop:
0x0FF8	0xE7FE    B	L__main_end_loop
0x0FFA	0xBF00    NOP
0x0FFC	0x130C0000  	__GPIO_MODULE_USART1_PA9_10+0
0x1000	0x079D0000  	_UART1_Write_Text+0
0x1004	0x00C12000  	?lstr1_test_med+0
0x1008	0x00D82000  	?lstr3_test_med+0
0x100C	0x00CC2000  	?lstr2_test_med+0
0x1010	0x00E32000  	?lstr5_test_med+0
0x1014	0x00DA2000  	?lstr4_test_med+0
0x1018	0x00EA2000  	?lstr7_test_med+0
0x101C	0x00E62000  	?lstr6_test_med+0
0x1020	0x00ED2000  	?lstr8_test_med+0
0x1024	0x666641CA  	#1103783526
0x1028	0x00F92000  	?lstr9_test_med+0
0x102C	0x0000447A  	#1148846080
0x1030	0x01022000  	?lstr10_test_med+0
0x1034	0x000041A0  	#1101004800
0x1038	0x01062000  	?lstr11_test_med+0
0x103C	0x010C2000  	?lstr12_test_med+0
0x1040	0x01132000  	?lstr13_test_med+0
0x1044	0x000041D8  	#1104674816
0x1048	0x011F2000  	?lstr14_test_med+0
0x104C	0x800044BB  	#1153138688
0x1050	0x01282000  	?lstr15_test_med+0
0x1054	0x000041F0  	#1106247680
0x1058	0x012C2000  	?lstr16_test_med+0
0x105C	0x01332000  	?lstr17_test_med+0
0x1060	0x013F2000  	?lstr18_test_med+0
0x1064	0x000044FA  	#1157234688
0x1068	0x01482000  	?lstr19_test_med+0
0x106C	0x0000420C  	#1108082688
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x0D10	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x0D12	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x0D16	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x0D1A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x0D1E	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x0D20	0xB001    ADD	SP, SP, #4
0x0D22	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x0D58	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x0D5A	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x0D5E	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x0D62	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x0D66	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x0D68	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x0D6C	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x0D6E	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x0D70	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x0D72	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x0D76	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x0D7A	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x0D7C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x0D80	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x0D82	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x0D84	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x0D88	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x0D8C	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x0D8E	0xB001    ADD	SP, SP, #4
0x0D90	0x4770    BX	LR
; end of ___FillZeros
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0D30	0xB081    SUB	SP, SP, #4
0x0D32	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0D36	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x0D38	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0D3A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0D3C	0xB408    PUSH	(R3)
0x0D3E	0xB293    UXTH	R3, R2
0x0D40	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0D42	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0D44	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0D46	0xF7FFFE67  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0D4A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x0D4C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D50	0xB001    ADD	SP, SP, #4
0x0D52	0x4770    BX	LR
0x0D54	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0A18	0xB089    SUB	SP, SP, #36
0x0A1A	0xF8CDE000  STR	LR, [SP, #0]
0x0A1E	0x4683    MOV	R11, R0
0x0A20	0xB298    UXTH	R0, R3
0x0A22	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0A24	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0A28	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0A2A	0xAC04    ADD	R4, SP, #16
0x0A2C	0xF8AD1004  STRH	R1, [SP, #4]
0x0A30	0xF8AD0008  STRH	R0, [SP, #8]
0x0A34	0x4620    MOV	R0, R4
0x0A36	0xF7FFFDD5  BL	_RCC_GetClocksFrequency+0
0x0A3A	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A3E	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x0A42	0x4C64    LDR	R4, [PC, #400]
0x0A44	0x45A3    CMP	R11, R4
0x0A46	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0A48	0x2501    MOVS	R5, #1
0x0A4A	0xB26D    SXTB	R5, R5
0x0A4C	0x4C62    LDR	R4, [PC, #392]
0x0A4E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0A50	0x4D62    LDR	R5, [PC, #392]
0x0A52	0x4C63    LDR	R4, [PC, #396]
0x0A54	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x0A56	0x4D63    LDR	R5, [PC, #396]
0x0A58	0x4C63    LDR	R4, [PC, #396]
0x0A5A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0A5C	0x4D63    LDR	R5, [PC, #396]
0x0A5E	0x4C64    LDR	R4, [PC, #400]
0x0A60	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x0A62	0x4D64    LDR	R5, [PC, #400]
0x0A64	0x4C64    LDR	R4, [PC, #400]
0x0A66	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0A68	0x9C07    LDR	R4, [SP, #28]
0x0A6A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0A6C	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x0A6E	0x4C63    LDR	R4, [PC, #396]
0x0A70	0x45A3    CMP	R11, R4
0x0A72	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x0A74	0x2501    MOVS	R5, #1
0x0A76	0xB26D    SXTB	R5, R5
0x0A78	0x4C61    LDR	R4, [PC, #388]
0x0A7A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x0A7C	0x4D61    LDR	R5, [PC, #388]
0x0A7E	0x4C58    LDR	R4, [PC, #352]
0x0A80	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x0A82	0x4D61    LDR	R5, [PC, #388]
0x0A84	0x4C58    LDR	R4, [PC, #352]
0x0A86	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0A88	0x4D60    LDR	R5, [PC, #384]
0x0A8A	0x4C59    LDR	R4, [PC, #356]
0x0A8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x0A8E	0x4D60    LDR	R5, [PC, #384]
0x0A90	0x4C59    LDR	R4, [PC, #356]
0x0A92	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0A94	0x9C06    LDR	R4, [SP, #24]
0x0A96	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0A98	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0A9A	0x4C5E    LDR	R4, [PC, #376]
0x0A9C	0x45A3    CMP	R11, R4
0x0A9E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x0AA0	0x2501    MOVS	R5, #1
0x0AA2	0xB26D    SXTB	R5, R5
0x0AA4	0x4C5C    LDR	R4, [PC, #368]
0x0AA6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x0AA8	0x4D5C    LDR	R5, [PC, #368]
0x0AAA	0x4C4D    LDR	R4, [PC, #308]
0x0AAC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x0AAE	0x4D5C    LDR	R5, [PC, #368]
0x0AB0	0x4C4D    LDR	R4, [PC, #308]
0x0AB2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x0AB4	0x4D5B    LDR	R5, [PC, #364]
0x0AB6	0x4C4E    LDR	R4, [PC, #312]
0x0AB8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x0ABA	0x4D5B    LDR	R5, [PC, #364]
0x0ABC	0x4C4E    LDR	R4, [PC, #312]
0x0ABE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x0AC0	0x9C06    LDR	R4, [SP, #24]
0x0AC2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x0AC4	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x0AC6	0x4C59    LDR	R4, [PC, #356]
0x0AC8	0x45A3    CMP	R11, R4
0x0ACA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0ACC	0x2501    MOVS	R5, #1
0x0ACE	0xB26D    SXTB	R5, R5
0x0AD0	0x4C57    LDR	R4, [PC, #348]
0x0AD2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x0AD4	0x4D57    LDR	R5, [PC, #348]
0x0AD6	0x4C42    LDR	R4, [PC, #264]
0x0AD8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0ADA	0x4D57    LDR	R5, [PC, #348]
0x0ADC	0x4C42    LDR	R4, [PC, #264]
0x0ADE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0AE0	0x4D56    LDR	R5, [PC, #344]
0x0AE2	0x4C43    LDR	R4, [PC, #268]
0x0AE4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x0AE6	0x4D56    LDR	R5, [PC, #344]
0x0AE8	0x4C43    LDR	R4, [PC, #268]
0x0AEA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0AEC	0x9C06    LDR	R4, [SP, #24]
0x0AEE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0AF0	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x0AF2	0x4C54    LDR	R4, [PC, #336]
0x0AF4	0x45A3    CMP	R11, R4
0x0AF6	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0AF8	0x2501    MOVS	R5, #1
0x0AFA	0xB26D    SXTB	R5, R5
0x0AFC	0x4C52    LDR	R4, [PC, #328]
0x0AFE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0B00	0x4D52    LDR	R5, [PC, #328]
0x0B02	0x4C37    LDR	R4, [PC, #220]
0x0B04	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x0B06	0x4D52    LDR	R5, [PC, #328]
0x0B08	0x4C37    LDR	R4, [PC, #220]
0x0B0A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0B0C	0x4D51    LDR	R5, [PC, #324]
0x0B0E	0x4C38    LDR	R4, [PC, #224]
0x0B10	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x0B12	0x4D51    LDR	R5, [PC, #324]
0x0B14	0x4C38    LDR	R4, [PC, #224]
0x0B16	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0B18	0x9C06    LDR	R4, [SP, #24]
0x0B1A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0B1C	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0B20	0xF8AD0008  STRH	R0, [SP, #8]
0x0B24	0x4630    MOV	R0, R6
0x0B26	0xF7FFFDB1  BL	_GPIO_Alternate_Function_Enable+0
0x0B2A	0xF8BD0008  LDRH	R0, [SP, #8]
0x0B2E	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x0B32	0xF10B0510  ADD	R5, R11, #16
0x0B36	0x2400    MOVS	R4, #0
0x0B38	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0B3A	0xF10B0510  ADD	R5, R11, #16
0x0B3E	0x682C    LDR	R4, [R5, #0]
0x0B40	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x0B42	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x0B44	0xF10B050C  ADD	R5, R11, #12
0x0B48	0x2400    MOVS	R4, #0
0x0B4A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0B4C	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0B4E	0xF4406080  ORR	R0, R0, #1024
0x0B52	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x0B54	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x0B56	0xF10B050C  ADD	R5, R11, #12
0x0B5A	0x682C    LDR	R4, [R5, #0]
0x0B5C	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0B5E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0B60	0xF10B060C  ADD	R6, R11, #12
0x0B64	0x2501    MOVS	R5, #1
0x0B66	0x6834    LDR	R4, [R6, #0]
0x0B68	0xF365344D  BFI	R4, R5, #13, #1
0x0B6C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x0B6E	0xF10B060C  ADD	R6, R11, #12
0x0B72	0x2501    MOVS	R5, #1
0x0B74	0x6834    LDR	R4, [R6, #0]
0x0B76	0xF36504C3  BFI	R4, R5, #3, #1
0x0B7A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x0B7C	0xF10B060C  ADD	R6, R11, #12
0x0B80	0x2501    MOVS	R5, #1
0x0B82	0x6834    LDR	R4, [R6, #0]
0x0B84	0xF3650482  BFI	R4, R5, #2, #1
0x0B88	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x0B8A	0xF10B0514  ADD	R5, R11, #20
0x0B8E	0x2400    MOVS	R4, #0
0x0B90	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x0B92	0x9D03    LDR	R5, [SP, #12]
0x0B94	0x2419    MOVS	R4, #25
0x0B96	0x4365    MULS	R5, R4, R5
0x0B98	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0B9C	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x0BA0	0x2464    MOVS	R4, #100
0x0BA2	0xFBB7F4F4  UDIV	R4, R7, R4
0x0BA6	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x0BA8	0x0935    LSRS	R5, R6, #4
0x0BAA	0x2464    MOVS	R4, #100
0x0BAC	0x436C    MULS	R4, R5, R4
0x0BAE	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x0BB0	0x0124    LSLS	R4, R4, #4
0x0BB2	0xF2040532  ADDW	R5, R4, #50
0x0BB6	0x2464    MOVS	R4, #100
0x0BB8	0xFBB5F4F4  UDIV	R4, R5, R4
0x0BBC	0xF004040F  AND	R4, R4, #15
0x0BC0	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x0BC4	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0BC8	0xB2A4    UXTH	R4, R4
0x0BCA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0BCC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD0	0xB009    ADD	SP, SP, #36
0x0BD2	0x4770    BX	LR
0x0BD4	0x38004001  	USART1_SR+0
0x0BD8	0x03384242  	RCC_APB2ENR+0
0x0BDC	0xFFFFFFFF  	_UART1_Write+0
0x0BE0	0x01602000  	_UART_Wr_Ptr+0
0x0BE4	0xFFFFFFFF  	_UART1_Read+0
0x0BE8	0x01642000  	_UART_Rd_Ptr+0
0x0BEC	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0BF0	0x01682000  	_UART_Rdy_Ptr+0
0x0BF4	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0BF8	0x016C2000  	_UART_Tx_Idle_Ptr+0
0x0BFC	0x44004000  	USART2_SR+0
0x0C00	0x03C44242  	RCC_APB1ENR+0
0x0C04	0xFFFFFFFF  	_UART2_Write+0
0x0C08	0xFFFFFFFF  	_UART2_Read+0
0x0C0C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0C10	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0C14	0x48004000  	USART3_SR+0
0x0C18	0x03C84242  	RCC_APB1ENR+0
0x0C1C	0xFFFFFFFF  	_UART3_Write+0
0x0C20	0xFFFFFFFF  	_UART3_Read+0
0x0C24	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0C28	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0C2C	0x4C004000  	UART4_SR+0
0x0C30	0x03CC4242  	RCC_APB1ENR+0
0x0C34	0xFFFFFFFF  	_UART4_Write+0
0x0C38	0xFFFFFFFF  	_UART4_Read+0
0x0C3C	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0C40	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0C44	0x50004000  	UART5_SR+0
0x0C48	0x03D04242  	RCC_APB1ENR+0
0x0C4C	0xFFFFFFFF  	_UART5_Write+0
0x0C50	0xFFFFFFFF  	_UART5_Read+0
0x0C54	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0C58	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 443 :: 		
; RCC_Clocks start address is: 0 (R0)
0x05E4	0xB082    SUB	SP, SP, #8
0x05E6	0xF8CDE000  STR	LR, [SP, #0]
0x05EA	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 446 :: 		
0x05EC	0x4619    MOV	R1, R3
0x05EE	0x9101    STR	R1, [SP, #4]
0x05F0	0xF7FFFEEE  BL	_Get_Fosc_kHz+0
0x05F4	0xF24031E8  MOVW	R1, #1000
0x05F8	0xFB00F201  MUL	R2, R0, R1
0x05FC	0x9901    LDR	R1, [SP, #4]
0x05FE	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 449 :: 		
0x0600	0x491F    LDR	R1, [PC, #124]
0x0602	0x7809    LDRB	R1, [R1, #0]
0x0604	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0608	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 450 :: 		
0x060A	0x491E    LDR	R1, [PC, #120]
0x060C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x060E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0610	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 452 :: 		
0x0612	0x1D1A    ADDS	R2, R3, #4
0x0614	0x6819    LDR	R1, [R3, #0]
0x0616	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0618	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 454 :: 		
0x061A	0x4919    LDR	R1, [PC, #100]
0x061C	0x8809    LDRH	R1, [R1, #0]
0x061E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0622	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 455 :: 		
0x0624	0x4917    LDR	R1, [PC, #92]
0x0626	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0628	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x062A	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 457 :: 		
0x062C	0xF2030208  ADDW	R2, R3, #8
0x0630	0x1D19    ADDS	R1, R3, #4
0x0632	0x6809    LDR	R1, [R1, #0]
0x0634	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0636	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 459 :: 		
0x0638	0x4911    LDR	R1, [PC, #68]
0x063A	0x8809    LDRH	R1, [R1, #0]
0x063C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0640	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 460 :: 		
0x0642	0x4910    LDR	R1, [PC, #64]
0x0644	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0646	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0648	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 462 :: 		
0x064A	0xF203020C  ADDW	R2, R3, #12
0x064E	0x1D19    ADDS	R1, R3, #4
0x0650	0x6809    LDR	R1, [R1, #0]
0x0652	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0654	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 464 :: 		
0x0656	0x490A    LDR	R1, [PC, #40]
0x0658	0x8809    LDRH	R1, [R1, #0]
0x065A	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x065E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 465 :: 		
0x0660	0x4909    LDR	R1, [PC, #36]
0x0662	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0664	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0666	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 467 :: 		
0x0668	0xF2030210  ADDW	R2, R3, #16
0x066C	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0670	0x6809    LDR	R1, [R1, #0]
0x0672	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0676	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
L_end_RCC_GetClocksFrequency:
0x0678	0xF8DDE000  LDR	LR, [SP, #0]
0x067C	0xB002    ADD	SP, SP, #8
0x067E	0x4770    BX	LR
0x0680	0x10044002  	RCC_CFGRbits+0
0x0684	0x13780000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0688	0x0EEC0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x03D0	0x4801    LDR	R0, [PC, #4]
0x03D2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x03D4	0x4770    BX	LR
0x03D6	0xBF00    NOP
0x03D8	0x015C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x068C	0xB081    SUB	SP, SP, #4
0x068E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0692	0x2201    MOVS	R2, #1
0x0694	0xB252    SXTB	R2, R2
0x0696	0x493E    LDR	R1, [PC, #248]
0x0698	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x069A	0xF2000168  ADDW	R1, R0, #104
0x069E	0x680B    LDR	R3, [R1, #0]
0x06A0	0xF06F6100  MVN	R1, #134217728
0x06A4	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x06A8	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x06AA	0xF0036100  AND	R1, R3, #134217728
0x06AE	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x06B0	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x06B2	0xF0024100  AND	R1, R2, #-2147483648
0x06B6	0xF1B14F00  CMP	R1, #-2147483648
0x06BA	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x06BC	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x06BE	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x06C0	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x06C2	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x06C4	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x06C6	0xF4042170  AND	R1, R4, #983040
0x06CA	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x06CC	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x06CE	0xF64F71FF  MOVW	R1, #65535
0x06D2	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x06D6	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x06D8	0xF4041140  AND	R1, R4, #3145728
0x06DC	0xF5B11F40  CMP	R1, #3145728
0x06E0	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x06E2	0xF06F6170  MVN	R1, #251658240
0x06E6	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x06EA	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x06EC	0x492A    LDR	R1, [PC, #168]
0x06EE	0x680A    LDR	R2, [R1, #0]
0x06F0	0xF06F6170  MVN	R1, #251658240
0x06F4	0x400A    ANDS	R2, R1
0x06F6	0x4928    LDR	R1, [PC, #160]
0x06F8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x06FA	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x06FC	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x06FE	0xF4041180  AND	R1, R4, #1048576
0x0702	0xF5B11F80  CMP	R1, #1048576
0x0706	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0708	0xF04F0103  MOV	R1, #3
0x070C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x070E	0x43C9    MVN	R1, R1
0x0710	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0714	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0718	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x071A	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x071C	0x0D61    LSRS	R1, R4, #21
0x071E	0x0109    LSLS	R1, R1, #4
0x0720	0xFA05F101  LSL	R1, R5, R1
0x0724	0x43C9    MVN	R1, R1
0x0726	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0728	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x072C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x072E	0x0D61    LSRS	R1, R4, #21
0x0730	0x0109    LSLS	R1, R1, #4
0x0732	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0736	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0738	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x073A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x073E	0xF1B14F00  CMP	R1, #-2147483648
0x0742	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0744	0x4913    LDR	R1, [PC, #76]
0x0746	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0748	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x074A	0x4913    LDR	R1, [PC, #76]
0x074C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x074E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0752	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0754	0xEA4F018A  LSL	R1, R10, #2
0x0758	0xEB090101  ADD	R1, R9, R1, LSL #0
0x075C	0x6809    LDR	R1, [R1, #0]
0x075E	0xF1B13FFF  CMP	R1, #-1
0x0762	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0764	0xF1090134  ADD	R1, R9, #52
0x0768	0xEA4F038A  LSL	R3, R10, #2
0x076C	0x18C9    ADDS	R1, R1, R3
0x076E	0x6809    LDR	R1, [R1, #0]
0x0770	0x460A    MOV	R2, R1
0x0772	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0776	0x6809    LDR	R1, [R1, #0]
0x0778	0x4608    MOV	R0, R1
0x077A	0x4611    MOV	R1, R2
0x077C	0xF7FFFE2E  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0780	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0784	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0786	0xF8DDE000  LDR	LR, [SP, #0]
0x078A	0xB001    ADD	SP, SP, #4
0x078C	0x4770    BX	LR
0x078E	0xBF00    NOP
0x0790	0x03004242  	RCC_APB2ENRbits+0
0x0794	0x001C4001  	AFIO_MAPR2+0
0x0798	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03DC	0xB083    SUB	SP, SP, #12
0x03DE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03E2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03E6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03E8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03EA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03EE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03F0	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03F2	0x4A19    LDR	R2, [PC, #100]
0x03F4	0x9202    STR	R2, [SP, #8]
0x03F6	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03F8	0x4A18    LDR	R2, [PC, #96]
0x03FA	0x9202    STR	R2, [SP, #8]
0x03FC	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03FE	0x4A18    LDR	R2, [PC, #96]
0x0400	0x9202    STR	R2, [SP, #8]
0x0402	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0404	0x4A17    LDR	R2, [PC, #92]
0x0406	0x9202    STR	R2, [SP, #8]
0x0408	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x040A	0x4A17    LDR	R2, [PC, #92]
0x040C	0x9202    STR	R2, [SP, #8]
0x040E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0410	0x4A16    LDR	R2, [PC, #88]
0x0412	0x9202    STR	R2, [SP, #8]
0x0414	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0416	0x4A16    LDR	R2, [PC, #88]
0x0418	0x9202    STR	R2, [SP, #8]
0x041A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x041C	0x2800    CMP	R0, #0
0x041E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0420	0x2801    CMP	R0, #1
0x0422	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0424	0x2802    CMP	R0, #2
0x0426	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0428	0x2803    CMP	R0, #3
0x042A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x042C	0x2804    CMP	R0, #4
0x042E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0430	0x2805    CMP	R0, #5
0x0432	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0434	0x2806    CMP	R0, #6
0x0436	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0438	0x2201    MOVS	R2, #1
0x043A	0xB212    SXTH	R2, R2
0x043C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x043E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0442	0x9802    LDR	R0, [SP, #8]
0x0444	0x460A    MOV	R2, R1
0x0446	0xF8BD1004  LDRH	R1, [SP, #4]
0x044A	0xF7FFFEC7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x044E	0xF8DDE000  LDR	LR, [SP, #0]
0x0452	0xB003    ADD	SP, SP, #12
0x0454	0x4770    BX	LR
0x0456	0xBF00    NOP
0x0458	0x08004001  	#1073809408
0x045C	0x0C004001  	#1073810432
0x0460	0x10004001  	#1073811456
0x0464	0x14004001  	#1073812480
0x0468	0x18004001  	#1073813504
0x046C	0x1C004001  	#1073814528
0x0470	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
0x01DE	0xF8CDE000  STR	LR, [SP, #0]
0x01E2	0xB28C    UXTH	R4, R1
0x01E4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01E6	0x4B77    LDR	R3, [PC, #476]
0x01E8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01EC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01EE	0x4618    MOV	R0, R3
0x01F0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01F4	0xF1B40FFF  CMP	R4, #255
0x01F8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01FA	0x4B73    LDR	R3, [PC, #460]
0x01FC	0x429D    CMP	R5, R3
0x01FE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0200	0xF04F3333  MOV	R3, #858993459
0x0204	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0206	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0208	0x2D42    CMP	R5, #66
0x020A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x020C	0xF04F3344  MOV	R3, #1145324612
0x0210	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0212	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0214	0xF64F73FF  MOVW	R3, #65535
0x0218	0x429C    CMP	R4, R3
0x021A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x021C	0x4B6A    LDR	R3, [PC, #424]
0x021E	0x429D    CMP	R5, R3
0x0220	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0222	0xF04F3333  MOV	R3, #858993459
0x0226	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0228	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x022A	0xF04F3333  MOV	R3, #858993459
0x022E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0230	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0232	0x2D42    CMP	R5, #66
0x0234	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0236	0xF04F3344  MOV	R3, #1145324612
0x023A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x023C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023E	0xF04F3344  MOV	R3, #1145324612
0x0242	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0244	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0246	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0248	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x024A	0xF0050301  AND	R3, R5, #1
0x024E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0250	0x2100    MOVS	R1, #0
0x0252	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0254	0xF0050302  AND	R3, R5, #2
0x0258	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x025A	0xF40573C0  AND	R3, R5, #384
0x025E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0260	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0262	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0264	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0266	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0268	0xF0050304  AND	R3, R5, #4
0x026C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x026E	0xF0050320  AND	R3, R5, #32
0x0272	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0276	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x027A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x027C	0xF0050308  AND	R3, R5, #8
0x0280	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0282	0xF0050320  AND	R3, R5, #32
0x0286	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x028A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x028E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0290	0x4B4E    LDR	R3, [PC, #312]
0x0292	0xEA050303  AND	R3, R5, R3, LSL #0
0x0296	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0298	0x2003    MOVS	R0, #3
0x029A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x029C	0xF4057300  AND	R3, R5, #512
0x02A0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02A2	0x2002    MOVS	R0, #2
0x02A4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02A6	0xF4056380  AND	R3, R5, #1024
0x02AA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02AC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02AE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02B0	0xF005030C  AND	R3, R5, #12
0x02B4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02B6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02B8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02BA	0xF00403FF  AND	R3, R4, #255
0x02BE	0xB29B    UXTH	R3, R3
0x02C0	0x2B00    CMP	R3, #0
0x02C2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02C4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02C6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02C8	0xFA1FF884  UXTH	R8, R4
0x02CC	0x4632    MOV	R2, R6
0x02CE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02D0	0x2808    CMP	R0, #8
0x02D2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02D4	0xF04F0301  MOV	R3, #1
0x02D8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02DC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02E0	0x42A3    CMP	R3, R4
0x02E2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02E4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02E6	0xF04F030F  MOV	R3, #15
0x02EA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02EC	0x43DB    MVN	R3, R3
0x02EE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02F2	0xFA01F305  LSL	R3, R1, R5
0x02F6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02FA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02FC	0xF4067381  AND	R3, R6, #258
0x0300	0xF5B37F81  CMP	R3, #258
0x0304	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0306	0xF2020414  ADDW	R4, R2, #20
0x030A	0xF04F0301  MOV	R3, #1
0x030E	0x4083    LSLS	R3, R0
0x0310	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0312	0xF0060382  AND	R3, R6, #130
0x0316	0x2B82    CMP	R3, #130
0x0318	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x031A	0xF2020410  ADDW	R4, R2, #16
0x031E	0xF04F0301  MOV	R3, #1
0x0322	0x4083    LSLS	R3, R0
0x0324	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0326	0x462F    MOV	R7, R5
0x0328	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x032A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x032C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x032E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0330	0xFA1FF088  UXTH	R0, R8
0x0334	0x460F    MOV	R7, R1
0x0336	0x4631    MOV	R1, R6
0x0338	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x033A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x033C	0x460F    MOV	R7, R1
0x033E	0x4629    MOV	R1, R5
0x0340	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0342	0xF1B00FFF  CMP	R0, #255
0x0346	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0348	0x1D33    ADDS	R3, R6, #4
0x034A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x034E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0350	0x2A08    CMP	R2, #8
0x0352	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0354	0xF2020408  ADDW	R4, R2, #8
0x0358	0xF04F0301  MOV	R3, #1
0x035C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0360	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0364	0x42A3    CMP	R3, R4
0x0366	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0368	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x036A	0xF04F030F  MOV	R3, #15
0x036E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0370	0x43DB    MVN	R3, R3
0x0372	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0376	0xFA07F305  LSL	R3, R7, R5
0x037A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x037E	0xF4017381  AND	R3, R1, #258
0x0382	0xF5B37F81  CMP	R3, #258
0x0386	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0388	0xF2060514  ADDW	R5, R6, #20
0x038C	0xF2020408  ADDW	R4, R2, #8
0x0390	0xF04F0301  MOV	R3, #1
0x0394	0x40A3    LSLS	R3, R4
0x0396	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0398	0xF0010382  AND	R3, R1, #130
0x039C	0x2B82    CMP	R3, #130
0x039E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03A0	0xF2060510  ADDW	R5, R6, #16
0x03A4	0xF2020408  ADDW	R4, R2, #8
0x03A8	0xF04F0301  MOV	R3, #1
0x03AC	0x40A3    LSLS	R3, R4
0x03AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03B0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03B2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03B4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03B6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03B8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03BC	0xF8DDE000  LDR	LR, [SP, #0]
0x03C0	0xB001    ADD	SP, SP, #4
0x03C2	0x4770    BX	LR
0x03C4	0xFC00FFFF  	#-1024
0x03C8	0x00140008  	#524308
0x03CC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0152	0x4919    LDR	R1, [PC, #100]
0x0154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x015A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x015C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x015E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x016A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x016C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x016E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x017A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x017C	0x490F    LDR	R1, [PC, #60]
0x017E	0x4288    CMP	R0, R1
0x0180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0182	0x490F    LDR	R1, [PC, #60]
0x0184	0x4288    CMP	R0, R1
0x0186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0188	0x490E    LDR	R1, [PC, #56]
0x018A	0x4288    CMP	R0, R1
0x018C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x018E	0x490E    LDR	R1, [PC, #56]
0x0190	0x4288    CMP	R0, R1
0x0192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0194	0x490D    LDR	R1, [PC, #52]
0x0196	0x4288    CMP	R0, R1
0x0198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x019A	0x490D    LDR	R1, [PC, #52]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01A0	0x490C    LDR	R1, [PC, #48]
0x01A2	0x4288    CMP	R0, R1
0x01A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01A8	0x490B    LDR	R1, [PC, #44]
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01B0	0x4909    LDR	R1, [PC, #36]
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01B4	0xB001    ADD	SP, SP, #4
0x01B6	0x4770    BX	LR
0x01B8	0xFC00FFFF  	#-1024
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
0x01D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_MED_init:
;MED_library.c, 9 :: 		void MED_init(UART_Write_Text_t fpUart_Write_Text)
; fpUart_Write_Text start address is: 0 (R0)
; fpUart_Write_Text end address is: 0 (R0)
; fpUart_Write_Text start address is: 0 (R0)
;MED_library.c, 11 :: 		fpWrite = fpUart_Write_Text;
0x0D24	0x4901    LDR	R1, [PC, #4]
0x0D26	0x6008    STR	R0, [R1, #0]
; fpUart_Write_Text end address is: 0 (R0)
;MED_library.c, 12 :: 		}
L_end_MED_init:
0x0D28	0x4770    BX	LR
0x0D2A	0xBF00    NOP
0x0D2C	0x01582000  	MED_library_fpWrite+0
; end of _MED_init
_MED_startInit:
;MED_library.c, 14 :: 		void MED_startInit(char* title){
0x0D94	0xB082    SUB	SP, SP, #8
0x0D96	0xF8CDE000  STR	LR, [SP, #0]
0x0D9A	0x9001    STR	R0, [SP, #4]
;MED_library.c, 15 :: 		fpWrite("<msg type=\"init\" title=\"");
0x0D9C	0x4C08    LDR	R4, [PC, #32]
0x0D9E	0x4620    MOV	R0, R4
0x0DA0	0x4C08    LDR	R4, [PC, #32]
0x0DA2	0x6824    LDR	R4, [R4, #0]
0x0DA4	0x47A0    BLX	R4
;MED_library.c, 16 :: 		fpWrite(title);
0x0DA6	0x9801    LDR	R0, [SP, #4]
0x0DA8	0x4C06    LDR	R4, [PC, #24]
0x0DAA	0x6824    LDR	R4, [R4, #0]
0x0DAC	0x47A0    BLX	R4
;MED_library.c, 17 :: 		fpWrite("\">");
0x0DAE	0x4C06    LDR	R4, [PC, #24]
0x0DB0	0x4620    MOV	R0, R4
0x0DB2	0x4C04    LDR	R4, [PC, #16]
0x0DB4	0x6824    LDR	R4, [R4, #0]
0x0DB6	0x47A0    BLX	R4
;MED_library.c, 18 :: 		}
L_end_MED_startInit:
0x0DB8	0xF8DDE000  LDR	LR, [SP, #0]
0x0DBC	0xB002    ADD	SP, SP, #8
0x0DBE	0x4770    BX	LR
0x0DC0	0x00242000  	?lstr1_MED_library+0
0x0DC4	0x01582000  	MED_library_fpWrite+0
0x0DC8	0x003D2000  	?lstr2_MED_library+0
; end of _MED_startInit
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x079C	0xB081    SUB	SP, SP, #4
0x079E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x07A2	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x07A4	0x4803    LDR	R0, [PC, #12]
0x07A6	0xF7FFFEEF  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x07AA	0xF8DDE000  LDR	LR, [SP, #0]
0x07AE	0xB001    ADD	SP, SP, #4
0x07B0	0x4770    BX	LR
0x07B2	0xBF00    NOP
0x07B4	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0588	0xB081    SUB	SP, SP, #4
0x058A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x058E	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x0590	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0592	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0594	0x4605    MOV	R5, R0
0x0596	0xB2D8    UXTB	R0, R3
0x0598	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x059A	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x059C	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x059E	0x4628    MOV	R0, R5
0x05A0	0xF7FFFF68  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x05A4	0x1C72    ADDS	R2, R6, #1
0x05A6	0xB2D2    UXTB	R2, R2
0x05A8	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x05AA	0x18A2    ADDS	R2, R4, R2
0x05AC	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x05AE	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x05B0	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x05B2	0xF8DDE000  LDR	LR, [SP, #0]
0x05B6	0xB001    ADD	SP, SP, #4
0x05B8	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0474	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0476	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x047A	0x4601    MOV	R1, R0
0x047C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0480	0x680B    LDR	R3, [R1, #0]
0x0482	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0486	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0488	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x048A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x048C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x048E	0xB001    ADD	SP, SP, #4
0x0490	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_MED_register:
;MED_library.c, 19 :: 		void MED_register(char* name, char* unit){
0x0E70	0xB083    SUB	SP, SP, #12
0x0E72	0xF8CDE000  STR	LR, [SP, #0]
0x0E76	0x9001    STR	R0, [SP, #4]
0x0E78	0x9102    STR	R1, [SP, #8]
;MED_library.c, 20 :: 		fpWrite("<name>");
0x0E7A	0x4C10    LDR	R4, [PC, #64]
0x0E7C	0x4620    MOV	R0, R4
0x0E7E	0x4C10    LDR	R4, [PC, #64]
0x0E80	0x6824    LDR	R4, [R4, #0]
0x0E82	0x47A0    BLX	R4
;MED_library.c, 21 :: 		fpWrite(name);
0x0E84	0x9801    LDR	R0, [SP, #4]
0x0E86	0x4C0E    LDR	R4, [PC, #56]
0x0E88	0x6824    LDR	R4, [R4, #0]
0x0E8A	0x47A0    BLX	R4
;MED_library.c, 22 :: 		fpWrite("</name>");
0x0E8C	0x4C0D    LDR	R4, [PC, #52]
0x0E8E	0x4620    MOV	R0, R4
0x0E90	0x4C0B    LDR	R4, [PC, #44]
0x0E92	0x6824    LDR	R4, [R4, #0]
0x0E94	0x47A0    BLX	R4
;MED_library.c, 23 :: 		fpWrite("<unit>");
0x0E96	0x4C0C    LDR	R4, [PC, #48]
0x0E98	0x4620    MOV	R0, R4
0x0E9A	0x4C09    LDR	R4, [PC, #36]
0x0E9C	0x6824    LDR	R4, [R4, #0]
0x0E9E	0x47A0    BLX	R4
;MED_library.c, 24 :: 		fpWrite(unit);
0x0EA0	0x9802    LDR	R0, [SP, #8]
0x0EA2	0x4C07    LDR	R4, [PC, #28]
0x0EA4	0x6824    LDR	R4, [R4, #0]
0x0EA6	0x47A0    BLX	R4
;MED_library.c, 25 :: 		fpWrite("</unit>");
0x0EA8	0x4C08    LDR	R4, [PC, #32]
0x0EAA	0x4620    MOV	R0, R4
0x0EAC	0x4C04    LDR	R4, [PC, #16]
0x0EAE	0x6824    LDR	R4, [R4, #0]
0x0EB0	0x47A0    BLX	R4
;MED_library.c, 26 :: 		}
L_end_MED_register:
0x0EB2	0xF8DDE000  LDR	LR, [SP, #0]
0x0EB6	0xB003    ADD	SP, SP, #12
0x0EB8	0x4770    BX	LR
0x0EBA	0xBF00    NOP
0x0EBC	0x00062000  	?lstr3_MED_library+0
0x0EC0	0x01582000  	MED_library_fpWrite+0
0x0EC4	0x000D2000  	?lstr4_MED_library+0
0x0EC8	0x00152000  	?lstr5_MED_library+0
0x0ECC	0x001C2000  	?lstr6_MED_library+0
; end of _MED_register
_MED_endInit:
;MED_library.c, 27 :: 		void MED_endInit(){
0x0DCC	0xB081    SUB	SP, SP, #4
0x0DCE	0xF8CDE000  STR	LR, [SP, #0]
;MED_library.c, 28 :: 		fpWrite("</msg>");
0x0DD2	0x4C04    LDR	R4, [PC, #16]
0x0DD4	0x4620    MOV	R0, R4
0x0DD6	0x4C04    LDR	R4, [PC, #16]
0x0DD8	0x6824    LDR	R4, [R4, #0]
0x0DDA	0x47A0    BLX	R4
;MED_library.c, 29 :: 		}
L_end_MED_endInit:
0x0DDC	0xF8DDE000  LDR	LR, [SP, #0]
0x0DE0	0xB001    ADD	SP, SP, #4
0x0DE2	0x4770    BX	LR
0x0DE4	0x00402000  	?lstr7_MED_library+0
0x0DE8	0x01582000  	MED_library_fpWrite+0
; end of _MED_endInit
_MED_updateValue:
;MED_library.c, 30 :: 		void MED_updateValue(char* name, float num){
; num start address is: 4 (R1)
0x0DEC	0xB087    SUB	SP, SP, #28
0x0DEE	0xF8CDE000  STR	LR, [SP, #0]
0x0DF2	0x9006    STR	R0, [SP, #24]
; num end address is: 4 (R1)
; num start address is: 4 (R1)
;MED_library.c, 32 :: 		FloatToStr(num,txt);
0x0DF4	0xAA01    ADD	R2, SP, #4
0x0DF6	0x4608    MOV	R0, R1
0x0DF8	0x4611    MOV	R1, R2
; num end address is: 4 (R1)
0x0DFA	0xF7FFFCDD  BL	_FloatToStr+0
;MED_library.c, 33 :: 		fpWrite("<msg type=\"update\">");
0x0DFE	0x4C15    LDR	R4, [PC, #84]
0x0E00	0x4620    MOV	R0, R4
0x0E02	0x4C15    LDR	R4, [PC, #84]
0x0E04	0x6824    LDR	R4, [R4, #0]
0x0E06	0x47A0    BLX	R4
;MED_library.c, 34 :: 		fpWrite("<name>");
0x0E08	0x4C14    LDR	R4, [PC, #80]
0x0E0A	0x4620    MOV	R0, R4
0x0E0C	0x4C12    LDR	R4, [PC, #72]
0x0E0E	0x6824    LDR	R4, [R4, #0]
0x0E10	0x47A0    BLX	R4
;MED_library.c, 35 :: 		fpWrite(name);
0x0E12	0x9806    LDR	R0, [SP, #24]
0x0E14	0x4C10    LDR	R4, [PC, #64]
0x0E16	0x6824    LDR	R4, [R4, #0]
0x0E18	0x47A0    BLX	R4
;MED_library.c, 36 :: 		fpWrite("</name>");
0x0E1A	0x4C11    LDR	R4, [PC, #68]
0x0E1C	0x4620    MOV	R0, R4
0x0E1E	0x4C0E    LDR	R4, [PC, #56]
0x0E20	0x6824    LDR	R4, [R4, #0]
0x0E22	0x47A0    BLX	R4
;MED_library.c, 37 :: 		fpWrite("<value>");
0x0E24	0x4C0F    LDR	R4, [PC, #60]
0x0E26	0x4620    MOV	R0, R4
0x0E28	0x4C0B    LDR	R4, [PC, #44]
0x0E2A	0x6824    LDR	R4, [R4, #0]
0x0E2C	0x47A0    BLX	R4
;MED_library.c, 38 :: 		fpWrite(txt);
0x0E2E	0xAC01    ADD	R4, SP, #4
0x0E30	0x4620    MOV	R0, R4
0x0E32	0x4C09    LDR	R4, [PC, #36]
0x0E34	0x6824    LDR	R4, [R4, #0]
0x0E36	0x47A0    BLX	R4
;MED_library.c, 39 :: 		fpWrite("</value>");
0x0E38	0x4C0B    LDR	R4, [PC, #44]
0x0E3A	0x4620    MOV	R0, R4
0x0E3C	0x4C06    LDR	R4, [PC, #24]
0x0E3E	0x6824    LDR	R4, [R4, #0]
0x0E40	0x47A0    BLX	R4
;MED_library.c, 40 :: 		fpWrite("</msg>");
0x0E42	0x4C0A    LDR	R4, [PC, #40]
0x0E44	0x4620    MOV	R0, R4
0x0E46	0x4C04    LDR	R4, [PC, #16]
0x0E48	0x6824    LDR	R4, [R4, #0]
0x0E4A	0x47A0    BLX	R4
;MED_library.c, 41 :: 		}
L_end_MED_updateValue:
0x0E4C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E50	0xB007    ADD	SP, SP, #28
0x0E52	0x4770    BX	LR
0x0E54	0x007E2000  	?lstr8_MED_library+0
0x0E58	0x01582000  	MED_library_fpWrite+0
0x0E5C	0x00922000  	?lstr9_MED_library+0
0x0E60	0x00992000  	?lstr10_MED_library+0
0x0E64	0x00A12000  	?lstr11_MED_library+0
0x0E68	0x00A92000  	?lstr12_MED_library+0
0x0E6C	0x00B22000  	?lstr13_MED_library+0
; end of _MED_updateValue
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x07B8	0xB082    SUB	SP, SP, #8
0x07BA	0xF8CDE000  STR	LR, [SP, #0]
0x07BE	0x4602    MOV	R2, R0
0x07C0	0x460C    MOV	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x07C2	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 4 (R1)
0x07C4	0x2100    MOVS	R1, #0
0x07C6	0xB249    SXTB	R1, R1
;__Lib_Conversions.c, 638 :: 		
0x07C8	0x9201    STR	R2, [SP, #4]
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 639 :: 		
0x07CA	0x9A01    LDR	R2, [SP, #4]
0x07CC	0xF1B23FFF  CMP	R2, #-1
0x07D0	0xD106    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 640 :: 		
0x07D2	0x4A71    LDR	R2, [PC, #452]
0x07D4	0x4611    MOV	R1, R2
0x07D6	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x07D8	0xF7FFFEF0  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x07DC	0x2003    MOVS	R0, #3
0x07DE	0xE0D7    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x07E0	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x07E2	0xAA01    ADD	R2, SP, #4
0x07E4	0x1CD2    ADDS	R2, R2, #3
0x07E6	0x7812    LDRB	R2, [R2, #0]
0x07E8	0xF0020280  AND	R2, R2, #128
0x07EC	0xB2D2    UXTB	R2, R2
0x07EE	0xB172    CBZ	R2, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x07F0	0xAA01    ADD	R2, SP, #4
0x07F2	0x1CD3    ADDS	R3, R2, #3
0x07F4	0x781A    LDRB	R2, [R3, #0]
0x07F6	0xF0820280  EOR	R2, R2, #128
0x07FA	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 646 :: 		
0x07FC	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x07FE	0xB2D3    UXTB	R3, R2
;__Lib_Conversions.c, 647 :: 		
0x0800	0x222D    MOVS	R2, #45
0x0802	0x7022    STRB	R2, [R4, #0]
0x0804	0x1C62    ADDS	R2, R4, #1
0x0806	0x4614    MOV	R4, R2
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x0808	0xB2DE    UXTB	R6, R3
0x080A	0x46A2    MOV	R10, R4
;__Lib_Conversions.c, 648 :: 		
0x080C	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x080E	0x46A2    MOV	R10, R4
0x0810	0xB2EE    UXTB	R6, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
0x0812	0x9A01    LDR	R2, [SP, #4]
0x0814	0xB932    CBNZ	R2, L_FloatToStr119
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 24 (R6)
;__Lib_Conversions.c, 650 :: 		
0x0816	0x4A61    LDR	R2, [PC, #388]
0x0818	0x4611    MOV	R1, R2
0x081A	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x081C	0xF7FFFECE  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x0820	0x2000    MOVS	R0, #0
0x0822	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0824	0x9A01    LDR	R2, [SP, #4]
0x0826	0xF1B24FFF  CMP	R2, #2139095040
0x082A	0xD106    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 654 :: 		
0x082C	0x4A5C    LDR	R2, [PC, #368]
0x082E	0x4611    MOV	R1, R2
0x0830	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x0832	0xF7FFFEC3  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x0836	0xB2F0    UXTB	R0, R6
; i end address is: 24 (R6)
0x0838	0xE0AA    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; str start address is: 40 (R10)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x083A	0xFA5FF980  UXTB	R9, R0
; dexpon end address is: 4 (R1)
; str end address is: 40 (R10)
0x083E	0xFA4FF881  SXTB	R8, R1
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 40 (R10)
; dexpon start address is: 32 (R8)
; bpoint start address is: 36 (R9)
0x0842	0x9A01    LDR	R2, [SP, #4]
0x0844	0xF04F507E  MOV	R0, #1065353216
0x0848	0xF7FFFE24  BL	__Compare_FP+0
0x084C	0xF2400000  MOVW	R0, #0
0x0850	0xDD00    BLE	L__FloatToStr239
0x0852	0x2001    MOVS	R0, #1
L__FloatToStr239:
0x0854	0xB148    CBZ	R0, L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x0856	0x9A01    LDR	R2, [SP, #4]
0x0858	0x4852    LDR	R0, [PC, #328]
0x085A	0xF7FFFE4F  BL	__Mul_FP+0
0x085E	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 666 :: 		
0x0860	0xF1A80801  SUB	R8, R8, #1
0x0864	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 667 :: 		
0x0868	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; str end address is: 40 (R10)
; dexpon end address is: 32 (R8)
L_FloatToStr123:
; bpoint end address is: 36 (R9)
; bpoint start address is: 36 (R9)
; dexpon start address is: 32 (R8)
; str start address is: 40 (R10)
0x086A	0x9A01    LDR	R2, [SP, #4]
0x086C	0x484D    LDR	R0, [PC, #308]
0x086E	0xF7FFFE11  BL	__Compare_FP+0
0x0872	0xF2400000  MOVW	R0, #0
0x0876	0xDC00    BGT	L__FloatToStr240
0x0878	0x2001    MOVS	R0, #1
L__FloatToStr240:
0x087A	0xB148    CBZ	R0, L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x087C	0x9A01    LDR	R2, [SP, #4]
0x087E	0x484A    LDR	R0, [PC, #296]
0x0880	0xF7FFFE3C  BL	__Mul_FP+0
0x0884	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 674 :: 		
0x0886	0xF1080801  ADD	R8, R8, #1
0x088A	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 675 :: 		
0x088E	0xE7EC    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x0890	0x9A01    LDR	R2, [SP, #4]
0x0892	0x0052    LSLS	R2, R2, #1
0x0894	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 689 :: 		
0x0896	0xAA01    ADD	R2, SP, #4
0x0898	0x1CD2    ADDS	R2, R2, #3
0x089A	0x7812    LDRB	R2, [R2, #0]
0x089C	0x3A7F    SUBS	R2, #127
; d start address is: 0 (R0)
0x089E	0xB2D0    UXTB	R0, R2
;__Lib_Conversions.c, 692 :: 		
0x08A0	0xAA01    ADD	R2, SP, #4
0x08A2	0x1CD3    ADDS	R3, R2, #3
0x08A4	0x2201    MOVS	R2, #1
0x08A6	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 693 :: 		
0x08A8	0x9A01    LDR	R2, [SP, #4]
0x08AA	0x4082    LSLS	R2, R0
; d end address is: 0 (R0)
0x08AC	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 694 :: 		
0x08AE	0xAA01    ADD	R2, SP, #4
0x08B0	0x1CD2    ADDS	R2, R2, #3
0x08B2	0x7812    LDRB	R2, [R2, #0]
0x08B4	0x3230    ADDS	R2, #48
0x08B6	0xF88A2000  STRB	R2, [R10, #0]
0x08BA	0xF10A0001  ADD	R0, R10, #1
; str end address is: 40 (R10)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 695 :: 		
0x08BE	0xF1B80F01  CMP	R8, #1
0x08C2	0xDB06    BLT	L__FloatToStr178
0x08C4	0xF1B80F06  CMP	R8, #6
0x08C8	0xDC03    BGT	L__FloatToStr177
0x08CA	0x4605    MOV	R5, R0
; bpoint end address is: 36 (R9)
0x08CC	0xFA5FF189  UXTB	R1, R9
0x08D0	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x08D2	0x222E    MOVS	R2, #46
0x08D4	0x7002    STRB	R2, [R0, #0]
0x08D6	0x1C45    ADDS	R5, R0, #1
; str end address is: 0 (R0)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 4 (R1)
0x08D8	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
; d start address is: 0 (R0)
0x08DA	0x2006    MOVS	R0, #6
; dexpon end address is: 32 (R8)
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x08DC	0xFA4FF488  SXTB	R4, R8
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x08E0	0xB300    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x08E2	0xAA01    ADD	R2, SP, #4
0x08E4	0x1CD3    ADDS	R3, R2, #3
0x08E6	0x2200    MOVS	R2, #0
0x08E8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 701 :: 		
0x08EA	0x9A01    LDR	R2, [SP, #4]
0x08EC	0x0093    LSLS	R3, R2, #2
0x08EE	0x9A01    LDR	R2, [SP, #4]
0x08F0	0x18D2    ADDS	R2, R2, R3
0x08F2	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 702 :: 		
0x08F4	0x9A01    LDR	R2, [SP, #4]
0x08F6	0x0052    LSLS	R2, R2, #1
0x08F8	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 703 :: 		
0x08FA	0xAA01    ADD	R2, SP, #4
0x08FC	0x1CD2    ADDS	R2, R2, #3
0x08FE	0x7812    LDRB	R2, [R2, #0]
0x0900	0x3230    ADDS	R2, #48
0x0902	0x702A    STRB	R2, [R5, #0]
0x0904	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x0906	0xB951    CBNZ	R1, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x0908	0x1E62    SUBS	R2, R4, #1
0x090A	0xB252    SXTB	R2, R2
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x090C	0xB253    SXTB	R3, R2
0x090E	0xB922    CBNZ	R2, L__FloatToStr180
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 706 :: 		
0x0910	0x222E    MOVS	R2, #46
0x0912	0x702A    STRB	R2, [R5, #0]
0x0914	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x0916	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 708 :: 		
0x0918	0xE7FF    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x091A	0xB25C    SXTB	R4, R3
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x091C	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x091E	0x1E40    SUBS	R0, R0, #1
0x0920	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x0922	0xE7DD    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x0924	0x4629    MOV	R1, R5
; dexpon end address is: 16 (R4)
0x0926	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x0928	0x1E4A    SUBS	R2, R1, #1
0x092A	0x7812    LDRB	R2, [R2, #0]
0x092C	0x2A30    CMP	R2, #48
0x092E	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x0930	0x1E49    SUBS	R1, R1, #1
0x0932	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x0934	0x1E4A    SUBS	R2, R1, #1
0x0936	0x7812    LDRB	R2, [R2, #0]
0x0938	0x2A2E    CMP	R2, #46
0x093A	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x093C	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x093E	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 4 (R1)
0x0940	0xB310    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x0942	0x2265    MOVS	R2, #101
0x0944	0x700A    STRB	R2, [R1, #0]
0x0946	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 716 :: 		
0x0948	0x2800    CMP	R0, #0
0x094A	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x094C	0x222D    MOVS	R2, #45
0x094E	0x700A    STRB	R2, [R1, #0]
0x0950	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 718 :: 		
0x0952	0x4242    RSBS	R2, R0, #0
0x0954	0xB250    SXTB	R0, R2
; dexpon end address is: 0 (R0)
; str end address is: 4 (R1)
0x0956	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x0958	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x095A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x095C	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x095E	0xB2DA    UXTB	R2, R3
; dexpon end address is: 12 (R3)
0x0960	0x2A09    CMP	R2, #9
0x0962	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x0964	0x220A    MOVS	R2, #10
0x0966	0xFBB0F2F2  UDIV	R2, R0, R2
0x096A	0xB2D2    UXTB	R2, R2
0x096C	0x3230    ADDS	R2, #48
0x096E	0x700A    STRB	R2, [R1, #0]
0x0970	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
0x0972	0xE7FF    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 4 (R1)
0x0974	0x230A    MOVS	R3, #10
0x0976	0xFBB0F2F3  UDIV	R2, R0, R3
0x097A	0xFB030212  MLS	R2, R3, R2, R0
0x097E	0xB2D2    UXTB	R2, R2
; d end address is: 0 (R0)
0x0980	0x3230    ADDS	R2, #48
0x0982	0x700A    STRB	R2, [R1, #0]
0x0984	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x0986	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x0988	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x098A	0x2200    MOVS	R2, #0
0x098C	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x098E	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x0990	0xF8DDE000  LDR	LR, [SP, #0]
0x0994	0xB002    ADD	SP, SP, #8
0x0996	0x4770    BX	LR
0x0998	0x014C2000  	?lstr1___Lib_Conversions+0
0x099C	0x01502000  	?lstr2___Lib_Conversions+0
0x09A0	0x01522000  	?lstr3___Lib_Conversions+0
0x09A4	0x00004120  	#1092616192
0x09A8	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x05BC	0xB081    SUB	SP, SP, #4
0x05BE	0x9100    STR	R1, [SP, #0]
0x05C0	0x4601    MOV	R1, R0
0x05C2	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x05C4	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x05C6	0x461C    MOV	R4, R3
0x05C8	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x05CA	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x05CC	0x4603    MOV	R3, R0
0x05CE	0x1C42    ADDS	R2, R0, #1
0x05D0	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x05D2	0x781A    LDRB	R2, [R3, #0]
0x05D4	0x7022    STRB	R2, [R4, #0]
0x05D6	0x7822    LDRB	R2, [R4, #0]
0x05D8	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x05DA	0x462B    MOV	R3, R5
0x05DC	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x05DE	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x05E0	0xB001    ADD	SP, SP, #4
0x05E2	0x4770    BX	LR
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x0494	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x0496	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x0498	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x049A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x049C	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x049E	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x04A2	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x04A6	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x04A8	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x04AA	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x04AC	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x04AE	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x04B0	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x04B2	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x04B4	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x04B6	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x04B8	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x04BA	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x04BE	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x04C2	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x04C4	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x04C6	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x04CA	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x04CE	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x04D0	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x04D2	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x04D6	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x04DA	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x04DC	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x04DE	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x04E0	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x04E2	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x04E4	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x04E6	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x04E8	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x04EA	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x04EC	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x04EE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x04F0	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x04F2	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x04F4	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x04F8	0xB001    ADD	SP, SP, #4
0x04FA	0x4770    BX	LR
; end of __Compare_FP
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x04FC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x04FE	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x0500	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x0504	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x0506	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x050A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x050E	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x0512	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x0516	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x0518	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x051A	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x051E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x0522	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x0524	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x0526	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x0528	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x052C	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x0530	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x0532	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x0534	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x0538	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x053C	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x053E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x0540	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x0542	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x0544	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x0548	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x054A	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x054C	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x054E	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x0550	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x0552	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x0554	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x0556	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x0558	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x055A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x055C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x0560	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x0562	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x0564	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x0566	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x056A	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x056E	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x0572	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x0574	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x0576	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x0578	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x057A	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x057E	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x0582	0xB001    ADD	SP, SP, #4
0x0584	0x4770    BX	LR
; end of __Mul_FP
_MED_log:
;MED_library.c, 54 :: 		void MED_log(char* txt) {
; txt start address is: 0 (R0)
0x0CE0	0xB081    SUB	SP, SP, #4
0x0CE2	0xF8CDE000  STR	LR, [SP, #0]
; txt end address is: 0 (R0)
; txt start address is: 0 (R0)
;MED_library.c, 55 :: 		MED_txt(txt, "Message");
0x0CE6	0x4903    LDR	R1, [PC, #12]
; txt end address is: 0 (R0)
0x0CE8	0xF7FFFE60  BL	_MED_txt+0
;MED_library.c, 56 :: 		}
L_end_MED_log:
0x0CEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF0	0xB001    ADD	SP, SP, #4
0x0CF2	0x4770    BX	LR
0x0CF4	0x00B92000  	?lstr19_MED_library+0
; end of _MED_log
_MED_txt:
;MED_library.c, 44 :: 		void MED_txt(char* txt, char* title) {
0x09AC	0xB083    SUB	SP, SP, #12
0x09AE	0xF8CDE000  STR	LR, [SP, #0]
0x09B2	0x9001    STR	R0, [SP, #4]
0x09B4	0x9102    STR	R1, [SP, #8]
;MED_library.c, 45 :: 		fpWrite("<msg type=\"log\" title=\"");
0x09B6	0x4C12    LDR	R4, [PC, #72]
0x09B8	0x4620    MOV	R0, R4
0x09BA	0x4C12    LDR	R4, [PC, #72]
0x09BC	0x6824    LDR	R4, [R4, #0]
0x09BE	0x47A0    BLX	R4
;MED_library.c, 46 :: 		fpWrite(title);
0x09C0	0x9802    LDR	R0, [SP, #8]
0x09C2	0x4C10    LDR	R4, [PC, #64]
0x09C4	0x6824    LDR	R4, [R4, #0]
0x09C6	0x47A0    BLX	R4
;MED_library.c, 47 :: 		fpWrite("\">");
0x09C8	0x4C0F    LDR	R4, [PC, #60]
0x09CA	0x4620    MOV	R0, R4
0x09CC	0x4C0D    LDR	R4, [PC, #52]
0x09CE	0x6824    LDR	R4, [R4, #0]
0x09D0	0x47A0    BLX	R4
;MED_library.c, 48 :: 		fpWrite("<txt>");
0x09D2	0x4C0E    LDR	R4, [PC, #56]
0x09D4	0x4620    MOV	R0, R4
0x09D6	0x4C0B    LDR	R4, [PC, #44]
0x09D8	0x6824    LDR	R4, [R4, #0]
0x09DA	0x47A0    BLX	R4
;MED_library.c, 49 :: 		fpWrite(txt);
0x09DC	0x9801    LDR	R0, [SP, #4]
0x09DE	0x4C09    LDR	R4, [PC, #36]
0x09E0	0x6824    LDR	R4, [R4, #0]
0x09E2	0x47A0    BLX	R4
;MED_library.c, 50 :: 		fpWrite("</txt>");
0x09E4	0x4C0A    LDR	R4, [PC, #40]
0x09E6	0x4620    MOV	R0, R4
0x09E8	0x4C06    LDR	R4, [PC, #24]
0x09EA	0x6824    LDR	R4, [R4, #0]
0x09EC	0x47A0    BLX	R4
;MED_library.c, 51 :: 		fpWrite("</msg>");
0x09EE	0x4C09    LDR	R4, [PC, #36]
0x09F0	0x4620    MOV	R0, R4
0x09F2	0x4C04    LDR	R4, [PC, #16]
0x09F4	0x6824    LDR	R4, [R4, #0]
0x09F6	0x47A0    BLX	R4
;MED_library.c, 52 :: 		}
L_end_MED_txt:
0x09F8	0xF8DDE000  LDR	LR, [SP, #0]
0x09FC	0xB003    ADD	SP, SP, #12
0x09FE	0x4770    BX	LR
0x0A00	0x00472000  	?lstr14_MED_library+0
0x0A04	0x01582000  	MED_library_fpWrite+0
0x0A08	0x005F2000  	?lstr15_MED_library+0
0x0A0C	0x00622000  	?lstr16_MED_library+0
0x0A10	0x00682000  	?lstr17_MED_library+0
0x0A14	0x006F2000  	?lstr18_MED_library+0
; end of _MED_txt
_MED_logWarning:
;MED_library.c, 58 :: 		void MED_logWarning(char* txt) {
; txt start address is: 0 (R0)
0x0CF8	0xB081    SUB	SP, SP, #4
0x0CFA	0xF8CDE000  STR	LR, [SP, #0]
; txt end address is: 0 (R0)
; txt start address is: 0 (R0)
;MED_library.c, 59 :: 		MED_txt(txt, "Warning");
0x0CFE	0x4903    LDR	R1, [PC, #12]
; txt end address is: 0 (R0)
0x0D00	0xF7FFFE54  BL	_MED_txt+0
;MED_library.c, 60 :: 		}
L_end_MED_logWarning:
0x0D04	0xF8DDE000  LDR	LR, [SP, #0]
0x0D08	0xB001    ADD	SP, SP, #4
0x0D0A	0x4770    BX	LR
0x0D0C	0x00762000  	?lstr20_MED_library+0
; end of _MED_logWarning
_MED_logError:
;MED_library.c, 62 :: 		void MED_logError(char* txt) {
; txt start address is: 0 (R0)
0x0CC8	0xB081    SUB	SP, SP, #4
0x0CCA	0xF8CDE000  STR	LR, [SP, #0]
; txt end address is: 0 (R0)
; txt start address is: 0 (R0)
;MED_library.c, 63 :: 		MED_txt(txt, "Error");
0x0CCE	0x4903    LDR	R1, [PC, #12]
; txt end address is: 0 (R0)
0x0CD0	0xF7FFFE6C  BL	_MED_txt+0
;MED_library.c, 64 :: 		}
L_end_MED_logError:
0x0CD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD8	0xB001    ADD	SP, SP, #4
0x0CDA	0x4770    BX	LR
0x0CDC	0x00002000  	?lstr21_MED_library+0
; end of _MED_logError
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x1070	0xB081    SUB	SP, SP, #4
0x1072	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1076	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1078	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x107A	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x107C	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x107E	0xF64B3080  MOVW	R0, #48000
0x1082	0x4281    CMP	R1, R0
0x1084	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x1086	0x4846    LDR	R0, [PC, #280]
0x1088	0x6800    LDR	R0, [R0, #0]
0x108A	0xF0400102  ORR	R1, R0, #2
0x108E	0x4844    LDR	R0, [PC, #272]
0x1090	0x6001    STR	R1, [R0, #0]
0x1092	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1094	0xF64550C0  MOVW	R0, #24000
0x1098	0x4281    CMP	R1, R0
0x109A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x109C	0x4840    LDR	R0, [PC, #256]
0x109E	0x6800    LDR	R0, [R0, #0]
0x10A0	0xF0400101  ORR	R1, R0, #1
0x10A4	0x483E    LDR	R0, [PC, #248]
0x10A6	0x6001    STR	R1, [R0, #0]
0x10A8	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x10AA	0x483D    LDR	R0, [PC, #244]
0x10AC	0x6801    LDR	R1, [R0, #0]
0x10AE	0xF06F0007  MVN	R0, #7
0x10B2	0x4001    ANDS	R1, R0
0x10B4	0x483A    LDR	R0, [PC, #232]
0x10B6	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x10B8	0xF7FFFDD0  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x10BC	0x4839    LDR	R0, [PC, #228]
0x10BE	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x10C0	0x4839    LDR	R0, [PC, #228]
0x10C2	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x10C4	0x4839    LDR	R0, [PC, #228]
0x10C6	0xEA020100  AND	R1, R2, R0, LSL #0
0x10CA	0x4839    LDR	R0, [PC, #228]
0x10CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x10CE	0xF0020001  AND	R0, R2, #1
0x10D2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x10D4	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x10D6	0x4836    LDR	R0, [PC, #216]
0x10D8	0x6800    LDR	R0, [R0, #0]
0x10DA	0xF0000002  AND	R0, R0, #2
0x10DE	0x2800    CMP	R0, #0
0x10E0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x10E2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x10E4	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x10E6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x10E8	0xF4023080  AND	R0, R2, #65536
0x10EC	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x10EE	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x10F0	0x482F    LDR	R0, [PC, #188]
0x10F2	0x6800    LDR	R0, [R0, #0]
0x10F4	0xF4003000  AND	R0, R0, #131072
0x10F8	0x2800    CMP	R0, #0
0x10FA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x10FC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x10FE	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x1100	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1102	0xF0025080  AND	R0, R2, #268435456
0x1106	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x1108	0x4829    LDR	R0, [PC, #164]
0x110A	0x6800    LDR	R0, [R0, #0]
0x110C	0xF0405180  ORR	R1, R0, #268435456
0x1110	0x4827    LDR	R0, [PC, #156]
0x1112	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1114	0x4826    LDR	R0, [PC, #152]
0x1116	0x6800    LDR	R0, [R0, #0]
0x1118	0xF0005000  AND	R0, R0, #536870912
0x111C	0x2800    CMP	R0, #0
0x111E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x1120	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x1122	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1124	0xF0026080  AND	R0, R2, #67108864
0x1128	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x112A	0x4821    LDR	R0, [PC, #132]
0x112C	0x6800    LDR	R0, [R0, #0]
0x112E	0xF0406180  ORR	R1, R0, #67108864
0x1132	0x481F    LDR	R0, [PC, #124]
0x1134	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1136	0x4611    MOV	R1, R2
0x1138	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x113A	0x481D    LDR	R0, [PC, #116]
0x113C	0x6800    LDR	R0, [R0, #0]
0x113E	0xF0006000  AND	R0, R0, #134217728
0x1142	0x2800    CMP	R0, #0
0x1144	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x1146	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1148	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x114A	0x4611    MOV	R1, R2
0x114C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x114E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1152	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x1154	0x4816    LDR	R0, [PC, #88]
0x1156	0x6800    LDR	R0, [R0, #0]
0x1158	0xF0407180  ORR	R1, R0, #16777216
0x115C	0x4814    LDR	R0, [PC, #80]
0x115E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1160	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x1162	0x4813    LDR	R0, [PC, #76]
0x1164	0x6800    LDR	R0, [R0, #0]
0x1166	0xF0007000  AND	R0, R0, #33554432
0x116A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x116C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x116E	0x460A    MOV	R2, R1
0x1170	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x1172	0x480C    LDR	R0, [PC, #48]
0x1174	0x6800    LDR	R0, [R0, #0]
0x1176	0xF000010C  AND	R1, R0, #12
0x117A	0x0090    LSLS	R0, R2, #2
0x117C	0xF000000C  AND	R0, R0, #12
0x1180	0x4281    CMP	R1, R0
0x1182	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1184	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x1186	0xF8DDE000  LDR	LR, [SP, #0]
0x118A	0xB001    ADD	SP, SP, #4
0x118C	0x4770    BX	LR
0x118E	0xBF00    NOP
0x1190	0x00810000  	#129
0x1194	0x00000000  	#0
0x1198	0x00000000  	#0
0x119C	0x19400001  	#72000
0x11A0	0x20004002  	FLASH_ACR+0
0x11A4	0x10044002  	RCC_CFGR+0
0x11A8	0x102C4002  	RCC_CFGR2+0
0x11AC	0xFFFF000F  	#1048575
0x11B0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x0C5C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x0C5E	0x4815    LDR	R0, [PC, #84]
0x0C60	0x6800    LDR	R0, [R0, #0]
0x0C62	0xF0400101  ORR	R1, R0, #1
0x0C66	0x4813    LDR	R0, [PC, #76]
0x0C68	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x0C6A	0x4913    LDR	R1, [PC, #76]
0x0C6C	0x4813    LDR	R0, [PC, #76]
0x0C6E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x0C70	0x4810    LDR	R0, [PC, #64]
0x0C72	0x6801    LDR	R1, [R0, #0]
0x0C74	0x4812    LDR	R0, [PC, #72]
0x0C76	0x4001    ANDS	R1, R0
0x0C78	0x480E    LDR	R0, [PC, #56]
0x0C7A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x0C7C	0x480D    LDR	R0, [PC, #52]
0x0C7E	0x6801    LDR	R1, [R0, #0]
0x0C80	0xF46F2080  MVN	R0, #262144
0x0C84	0x4001    ANDS	R1, R0
0x0C86	0x480B    LDR	R0, [PC, #44]
0x0C88	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x0C8A	0x480C    LDR	R0, [PC, #48]
0x0C8C	0x6801    LDR	R1, [R0, #0]
0x0C8E	0xF46F00FE  MVN	R0, #8323072
0x0C92	0x4001    ANDS	R1, R0
0x0C94	0x4809    LDR	R0, [PC, #36]
0x0C96	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x0C98	0x4806    LDR	R0, [PC, #24]
0x0C9A	0x6801    LDR	R1, [R0, #0]
0x0C9C	0xF06F50A0  MVN	R0, #335544320
0x0CA0	0x4001    ANDS	R1, R0
0x0CA2	0x4804    LDR	R0, [PC, #16]
0x0CA4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x0CA6	0xF04F0100  MOV	R1, #0
0x0CAA	0x4806    LDR	R0, [PC, #24]
0x0CAC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x0CAE	0xB001    ADD	SP, SP, #4
0x0CB0	0x4770    BX	LR
0x0CB2	0xBF00    NOP
0x0CB4	0x10004002  	RCC_CR+0
0x0CB8	0x0000F0FF  	#-251723776
0x0CBC	0x10044002  	RCC_CFGR+0
0x0CC0	0xFFFFFEF6  	#-17367041
0x0CC4	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x0ED8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x0EDA	0x4902    LDR	R1, [PC, #8]
0x0EDC	0x4802    LDR	R0, [PC, #8]
0x0EDE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x0EE0	0xB001    ADD	SP, SP, #4
0x0EE2	0x4770    BX	LR
0x0EE4	0x19400001  	#72000
0x0EE8	0x015C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x0ED0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x0ED2	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x0ED4	0xB001    ADD	SP, SP, #4
0x0ED6	0x4770    BX	LR
; end of ___GenExcept
0x1388	0xB500    PUSH	(R14)
0x138A	0xF8DFB014  LDR	R11, [PC, #20]
0x138E	0xF8DFA014  LDR	R10, [PC, #20]
0x1392	0xF8DFC014  LDR	R12, [PC, #20]
0x1396	0xF7FFFCBB  BL	3344
0x139A	0xBD00    POP	(R15)
0x139C	0x4770    BX	LR
0x139E	0xBF00    NOP
0x13A0	0x00002000  	#536870912
0x13A4	0x01562000  	#536871254
0x13A8	0x11B40000  	#4532
0x1408	0xB500    PUSH	(R14)
0x140A	0xF8DFB010  LDR	R11, [PC, #16]
0x140E	0xF8DFA010  LDR	R10, [PC, #16]
0x1412	0xF7FFFCA1  BL	3416
0x1416	0xBD00    POP	(R15)
0x1418	0x4770    BX	LR
0x141A	0xBF00    NOP
0x141C	0x00002000  	#536870912
0x1420	0x01702000  	#536871280
;__Lib_System_105_107.c,439 :: __Lib_System_105_107_ADCPrescTable [4]
0x0EEC	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;MED_library.c,0 :: ?ICS?lstr21_MED_library [6]
0x11B4	0x6F727245 ;?ICS?lstr21_MED_library+0
0x11B8	0x0072 ;?ICS?lstr21_MED_library+4
; end of ?ICS?lstr21_MED_library
;,0 :: _initBlock_2 [22]
; Containing: ?ICS?lstr3_MED_library [7]
;             ?ICS?lstr4_MED_library [8]
;             ?ICS?lstr5_MED_library [7]
0x11BA	0x6D616E3C ;_initBlock_2+0 : ?ICS?lstr3_MED_library at 0x11BA
0x11BE	0x3C003E65 ;_initBlock_2+4 : ?ICS?lstr4_MED_library at 0x11C1
0x11C2	0x6D616E2F ;_initBlock_2+8
0x11C6	0x3C003E65 ;_initBlock_2+12 : ?ICS?lstr5_MED_library at 0x11C9
0x11CA	0x74696E75 ;_initBlock_2+16
0x11CE	0x003E ;_initBlock_2+20
; end of _initBlock_2
;MED_library.c,0 :: ?ICS?lstr6_MED_library [8]
0x11D0	0x6E752F3C ;?ICS?lstr6_MED_library+0
0x11D4	0x003E7469 ;?ICS?lstr6_MED_library+4
; end of ?ICS?lstr6_MED_library
;,0 :: _initBlock_4 [28]
; Containing: ?ICS?lstr1_MED_library [25]
;             ?ICS?lstr2_MED_library [3]
0x11D8	0x67736D3C ;_initBlock_4+0 : ?ICS?lstr1_MED_library at 0x11D8
0x11DC	0x70797420 ;_initBlock_4+4
0x11E0	0x69223D65 ;_initBlock_4+8
0x11E4	0x2274696E ;_initBlock_4+12
0x11E8	0x74697420 ;_initBlock_4+16
0x11EC	0x223D656C ;_initBlock_4+20
0x11F0	0x003E2200 ;_initBlock_4+24 : ?ICS?lstr2_MED_library at 0x11F1
; end of _initBlock_4
;,0 :: _initBlock_5 [34]
; Containing: ?ICS?lstr7_MED_library [7]
;             ?ICS?lstr14_MED_library [24]
;             ?ICS?lstr15_MED_library [3]
0x11F4	0x736D2F3C ;_initBlock_5+0 : ?ICS?lstr7_MED_library at 0x11F4
0x11F8	0x3C003E67 ;_initBlock_5+4 : ?ICS?lstr14_MED_library at 0x11FB
0x11FC	0x2067736D ;_initBlock_5+8
0x1200	0x65707974 ;_initBlock_5+12
0x1204	0x6F6C223D ;_initBlock_5+16
0x1208	0x74202267 ;_initBlock_5+20
0x120C	0x656C7469 ;_initBlock_5+24
0x1210	0x2200223D ;_initBlock_5+28 : ?ICS?lstr15_MED_library at 0x1213
0x1214	0x003E ;_initBlock_5+32
; end of _initBlock_5
;MED_library.c,0 :: ?ICS?lstr16_MED_library [6]
0x1216	0x7478743C ;?ICS?lstr16_MED_library+0
0x121A	0x003E ;?ICS?lstr16_MED_library+4
; end of ?ICS?lstr16_MED_library
;,0 :: _initBlock_7 [14]
; Containing: ?ICS?lstr17_MED_library [7]
;             ?ICS?lstr18_MED_library [7]
0x121C	0x78742F3C ;_initBlock_7+0 : ?ICS?lstr17_MED_library at 0x121C
0x1220	0x3C003E74 ;_initBlock_7+4 : ?ICS?lstr18_MED_library at 0x1223
0x1224	0x67736D2F ;_initBlock_7+8
0x1228	0x003E ;_initBlock_7+12
; end of _initBlock_7
;MED_library.c,0 :: ?ICS?lstr20_MED_library [8]
0x122A	0x6E726157 ;?ICS?lstr20_MED_library+0
0x122E	0x00676E69 ;?ICS?lstr20_MED_library+4
; end of ?ICS?lstr20_MED_library
;MED_library.c,0 :: ?ICS?lstr8_MED_library [20]
0x1232	0x67736D3C ;?ICS?lstr8_MED_library+0
0x1236	0x70797420 ;?ICS?lstr8_MED_library+4
0x123A	0x75223D65 ;?ICS?lstr8_MED_library+8
0x123E	0x74616470 ;?ICS?lstr8_MED_library+12
0x1242	0x003E2265 ;?ICS?lstr8_MED_library+16
; end of ?ICS?lstr8_MED_library
;,0 :: _initBlock_10 [32]
; Containing: ?ICS?lstr9_MED_library [7]
;             ?ICS?lstr10_MED_library [8]
;             ?ICS?lstr11_MED_library [8]
;             ?ICS?lstr12_MED_library [9]
0x1246	0x6D616E3C ;_initBlock_10+0 : ?ICS?lstr9_MED_library at 0x1246
0x124A	0x3C003E65 ;_initBlock_10+4 : ?ICS?lstr10_MED_library at 0x124D
0x124E	0x6D616E2F ;_initBlock_10+8
0x1252	0x3C003E65 ;_initBlock_10+12 : ?ICS?lstr11_MED_library at 0x1255
0x1256	0x756C6176 ;_initBlock_10+16
0x125A	0x3C003E65 ;_initBlock_10+20 : ?ICS?lstr12_MED_library at 0x125D
0x125E	0x6C61762F ;_initBlock_10+24
0x1262	0x003E6575 ;_initBlock_10+28
; end of _initBlock_10
;,0 :: _initBlock_11 [26]
; Containing: ?ICS?lstr13_MED_library [7]
;             ?ICS?lstr19_MED_library [8]
;             ?ICS?lstr1_test_med [11]
0x1266	0x736D2F3C ;_initBlock_11+0 : ?ICS?lstr13_MED_library at 0x1266
0x126A	0x4D003E67 ;_initBlock_11+4 : ?ICS?lstr19_MED_library at 0x126D
0x126E	0x61737365 ;_initBlock_11+8
0x1272	0x4D006567 ;_initBlock_11+12 : ?ICS?lstr1_test_med at 0x1275
0x1276	0x52502059 ;_initBlock_11+16
0x127A	0x4152474F ;_initBlock_11+20
0x127E	0x004D ;_initBlock_11+24
; end of _initBlock_11
;test_med.c,0 :: ?ICS?lstr2_test_med [12]
0x1280	0x706D6554 ;?ICS?lstr2_test_med+0
0x1284	0x74617265 ;?ICS?lstr2_test_med+4
0x1288	0x00657275 ;?ICS?lstr2_test_med+8
; end of ?ICS?lstr2_test_med
;test_med.c,0 :: ?ICS?lstr3_test_med [2]
0x128C	0x0043 ;?ICS?lstr3_test_med+0
; end of ?ICS?lstr3_test_med
;,0 :: _initBlock_14 [12]
; Containing: ?ICS?lstr4_test_med [9]
;             ?ICS?lstr5_test_med [3]
0x128E	0x73657250 ;_initBlock_14+0 : ?ICS?lstr4_test_med at 0x128E
0x1292	0x65727573 ;_initBlock_14+4
0x1296	0x00426D00 ;_initBlock_14+8 : ?ICS?lstr5_test_med at 0x1297
; end of _initBlock_14
;test_med.c,0 :: ?ICS?lstr6_test_med [4]
0x129A	0x00434441 ;?ICS?lstr6_test_med+0
; end of ?ICS?lstr6_test_med
;,0 :: _initBlock_16 [24]
; Containing: ?ICS?lstr7_test_med [3]
;             ?ICS?lstr8_test_med [12]
;             ?ICS?lstr9_test_med [9]
0x129E	0x5400566D ;_initBlock_16+0 : ?ICS?lstr7_test_med at 0x129E : ?ICS?lstr8_test_med at 0x12A1
0x12A2	0x65706D65 ;_initBlock_16+4
0x12A6	0x75746172 ;_initBlock_16+8
0x12AA	0x50006572 ;_initBlock_16+12 : ?ICS?lstr9_test_med at 0x12AD
0x12AE	0x73736572 ;_initBlock_16+16
0x12B2	0x00657275 ;_initBlock_16+20
; end of _initBlock_16
;test_med.c,0 :: ?ICS?lstr10_test_med [4]
0x12B6	0x00434441 ;?ICS?lstr10_test_med+0
; end of ?ICS?lstr10_test_med
;test_med.c,0 :: ?ICS?lstr11_test_med [6]
0x12BA	0x6C6C6568 ;?ICS?lstr11_test_med+0
0x12BE	0x006F ;?ICS?lstr11_test_med+4
; end of ?ICS?lstr11_test_med
;,0 :: _initBlock_19 [28]
; Containing: ?ICS?lstr12_test_med [7]
;             ?ICS?lstr13_test_med [12]
;             ?ICS?lstr14_test_med [9]
0x12C0	0x616C616C ;_initBlock_19+0 : ?ICS?lstr12_test_med at 0x12C0
0x12C4	0x5400616C ;_initBlock_19+4 : ?ICS?lstr13_test_med at 0x12C7
0x12C8	0x65706D65 ;_initBlock_19+8
0x12CC	0x75746172 ;_initBlock_19+12
0x12D0	0x50006572 ;_initBlock_19+16 : ?ICS?lstr14_test_med at 0x12D3
0x12D4	0x73736572 ;_initBlock_19+20
0x12D8	0x00657275 ;_initBlock_19+24
; end of _initBlock_19
;test_med.c,0 :: ?ICS?lstr15_test_med [4]
0x12DC	0x00434441 ;?ICS?lstr15_test_med+0
; end of ?ICS?lstr15_test_med
;,0 :: _initBlock_21 [28]
; Containing: ?ICS?lstr16_test_med [7]
;             ?ICS?lstr17_test_med [12]
;             ?ICS?lstr18_test_med [9]
0x12E0	0x616C616C ;_initBlock_21+0 : ?ICS?lstr16_test_med at 0x12E0
0x12E4	0x5400616C ;_initBlock_21+4 : ?ICS?lstr17_test_med at 0x12E7
0x12E8	0x65706D65 ;_initBlock_21+8
0x12EC	0x75746172 ;_initBlock_21+12
0x12F0	0x50006572 ;_initBlock_21+16 : ?ICS?lstr18_test_med at 0x12F3
0x12F4	0x73736572 ;_initBlock_21+20
0x12F8	0x00657275 ;_initBlock_21+24
; end of _initBlock_21
;test_med.c,0 :: ?ICS?lstr19_test_med [4]
0x12FC	0x00434441 ;?ICS?lstr19_test_med+0
; end of ?ICS?lstr19_test_med
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x1300	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x1304	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x1306	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x130C	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x1310	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x1314	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x1318	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x131C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1320	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1324	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1328	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x132C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x1330	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1334	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1338	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x133C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1340	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x1344	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1348	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x134C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1350	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1354	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1358	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x135C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1360	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1364	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1368	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x136C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1370	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1374	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_System_105_107.c,438 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x1378	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x137C	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x1380	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x1384	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [140]    _GPIO_Clk_Enable
0x01DC     [500]    _GPIO_Config
0x03D0      [12]    _Get_Fosc_kHz
0x03DC     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0474      [30]    __Lib_UART_123_45_UARTx_Write
0x0494     [104]    __Compare_FP
0x04FC     [138]    __Mul_FP
0x0588      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x05BC      [40]    _strcpy
0x05E4     [168]    _RCC_GetClocksFrequency
0x068C     [272]    _GPIO_Alternate_Function_Enable
0x079C      [28]    _UART1_Write_Text
0x07B8     [500]    _FloatToStr
0x09AC     [108]    _MED_txt
0x0A18     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0C5C     [108]    __Lib_System_105_107_SystemClockSetDefault
0x0CC8      [24]    _MED_logError
0x0CE0      [24]    _MED_log
0x0CF8      [24]    _MED_logWarning
0x0D10      [20]    ___CC2DW
0x0D24      [12]    _MED_init
0x0D30      [40]    _UART1_Init_Advanced
0x0D58      [58]    ___FillZeros
0x0D94      [56]    _MED_startInit
0x0DCC      [32]    _MED_endInit
0x0DEC     [132]    _MED_updateValue
0x0E70      [96]    _MED_register
0x0ED0       [8]    ___GenExcept
0x0ED8      [20]    __Lib_System_105_107_InitialSetUpFosc
0x0EF0     [384]    _main
0x1070     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [6]    ?lstr21_MED_library
0x20000006       [7]    ?lstr3_MED_library
0x2000000D       [8]    ?lstr4_MED_library
0x20000015       [7]    ?lstr5_MED_library
0x2000001C       [8]    ?lstr6_MED_library
0x20000024      [25]    ?lstr1_MED_library
0x2000003D       [3]    ?lstr2_MED_library
0x20000040       [7]    ?lstr7_MED_library
0x20000047      [24]    ?lstr14_MED_library
0x2000005F       [3]    ?lstr15_MED_library
0x20000062       [6]    ?lstr16_MED_library
0x20000068       [7]    ?lstr17_MED_library
0x2000006F       [7]    ?lstr18_MED_library
0x20000076       [8]    ?lstr20_MED_library
0x2000007E      [20]    ?lstr8_MED_library
0x20000092       [7]    ?lstr9_MED_library
0x20000099       [8]    ?lstr10_MED_library
0x200000A1       [8]    ?lstr11_MED_library
0x200000A9       [9]    ?lstr12_MED_library
0x200000B2       [7]    ?lstr13_MED_library
0x200000B9       [8]    ?lstr19_MED_library
0x200000C1      [11]    ?lstr1_test_med
0x200000CC      [12]    ?lstr2_test_med
0x200000D8       [2]    ?lstr3_test_med
0x200000DA       [9]    ?lstr4_test_med
0x200000E3       [3]    ?lstr5_test_med
0x200000E6       [4]    ?lstr6_test_med
0x200000EA       [3]    ?lstr7_test_med
0x200000ED      [12]    ?lstr8_test_med
0x200000F9       [9]    ?lstr9_test_med
0x20000102       [4]    ?lstr10_test_med
0x20000106       [6]    ?lstr11_test_med
0x2000010C       [7]    ?lstr12_test_med
0x20000113      [12]    ?lstr13_test_med
0x2000011F       [9]    ?lstr14_test_med
0x20000128       [4]    ?lstr15_test_med
0x2000012C       [7]    ?lstr16_test_med
0x20000133      [12]    ?lstr17_test_med
0x2000013F       [9]    ?lstr18_test_med
0x20000148       [4]    ?lstr19_test_med
0x2000014C       [4]    ?lstr1___Lib_Conversions
0x20000150       [2]    ?lstr2___Lib_Conversions
0x20000152       [4]    ?lstr3___Lib_Conversions
0x20000158       [4]    MED_library_fpWrite
0x2000015C       [4]    ___System_CLOCK_IN_KHZ
0x20000160       [4]    _UART_Wr_Ptr
0x20000164       [4]    _UART_Rd_Ptr
0x20000168       [4]    _UART_Rdy_Ptr
0x2000016C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0EEC       [4]    __Lib_System_105_107_ADCPrescTable
0x11B4       [6]    ?ICS?lstr21_MED_library
0x11BA       [7]    ?ICS?lstr3_MED_library
0x11C1       [8]    ?ICS?lstr4_MED_library
0x11C9       [7]    ?ICS?lstr5_MED_library
0x11D0       [8]    ?ICS?lstr6_MED_library
0x11D8      [25]    ?ICS?lstr1_MED_library
0x11F1       [3]    ?ICS?lstr2_MED_library
0x11F4       [7]    ?ICS?lstr7_MED_library
0x11FB      [24]    ?ICS?lstr14_MED_library
0x1213       [3]    ?ICS?lstr15_MED_library
0x1216       [6]    ?ICS?lstr16_MED_library
0x121C       [7]    ?ICS?lstr17_MED_library
0x1223       [7]    ?ICS?lstr18_MED_library
0x122A       [8]    ?ICS?lstr20_MED_library
0x1232      [20]    ?ICS?lstr8_MED_library
0x1246       [7]    ?ICS?lstr9_MED_library
0x124D       [8]    ?ICS?lstr10_MED_library
0x1255       [8]    ?ICS?lstr11_MED_library
0x125D       [9]    ?ICS?lstr12_MED_library
0x1266       [7]    ?ICS?lstr13_MED_library
0x126D       [8]    ?ICS?lstr19_MED_library
0x1275      [11]    ?ICS?lstr1_test_med
0x1280      [12]    ?ICS?lstr2_test_med
0x128C       [2]    ?ICS?lstr3_test_med
0x128E       [9]    ?ICS?lstr4_test_med
0x1297       [3]    ?ICS?lstr5_test_med
0x129A       [4]    ?ICS?lstr6_test_med
0x129E       [3]    ?ICS?lstr7_test_med
0x12A1      [12]    ?ICS?lstr8_test_med
0x12AD       [9]    ?ICS?lstr9_test_med
0x12B6       [4]    ?ICS?lstr10_test_med
0x12BA       [6]    ?ICS?lstr11_test_med
0x12C0       [7]    ?ICS?lstr12_test_med
0x12C7      [12]    ?ICS?lstr13_test_med
0x12D3       [9]    ?ICS?lstr14_test_med
0x12DC       [4]    ?ICS?lstr15_test_med
0x12E0       [7]    ?ICS?lstr16_test_med
0x12E7      [12]    ?ICS?lstr17_test_med
0x12F3       [9]    ?ICS?lstr18_test_med
0x12FC       [4]    ?ICS?lstr19_test_med
0x1300       [4]    ?ICS?lstr1___Lib_Conversions
0x1304       [2]    ?ICS?lstr2___Lib_Conversions
0x1306       [4]    ?ICS?lstr3___Lib_Conversions
0x130C     [108]    __GPIO_MODULE_USART1_PA9_10
0x1378      [16]    __Lib_System_105_107_APBAHBPrescTable
