// Generated by CIRCT firtool-1.62.0
module Register(
  input        clock,
               reset,
  input  [3:0] io_regIn,
  output [3:0] io_regOut
);

  reg [3:0] reg_0;
  always @(posedge clock) begin
    if (reset)
      reg_0 <= 4'h0;
    else
      reg_0 <= io_regIn;
  end // always @(posedge)
  assign io_regOut = reg_0;
endmodule

