$date
	Tue Sep 16 06:07:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module async_ring_counter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ q [3:0] $end
$var wire 1 # reset $end
$var reg 4 % q_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 %
b1000 $
1#
0"
b1000 !
$end
#5
1"
#10
0"
0#
#15
b100 !
b100 $
b100 %
1"
#20
0"
#25
b10 !
b10 $
b10 %
1"
#30
0"
#35
b1 !
b1 $
b1 %
1"
#40
0"
#45
b1000 !
b1000 $
b1000 %
1"
#50
0"
#55
b100 !
b100 $
b100 %
1"
#60
0"
#65
b10 !
b10 $
b10 %
1"
#70
0"
#75
b1 !
b1 $
b1 %
1"
#80
0"
#85
b1000 !
b1000 $
b1000 %
1"
#90
0"
#95
b100 !
b100 $
b100 %
1"
#100
0"
#105
b10 !
b10 $
b10 %
1"
#110
0"
