
vrs_cvicenie_10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c2c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08002db4  08002db4  00012db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f00  08002f00  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002f00  08002f00  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f00  08002f00  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f00  08002f00  00012f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f04  08002f04  00012f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002f08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000104  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000016c  2000016c  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000addd  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d7c  00000000  00000000  0002ae75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000830  00000000  00000000  0002cbf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000768  00000000  00000000  0002d428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001738f  00000000  00000000  0002db90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006cf6  00000000  00000000  00044f1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000791bd  00000000  00000000  0004bc15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000c4dd2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002234  00000000  00000000  000c4e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002d9c 	.word	0x08002d9c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08002d9c 	.word	0x08002d9c

080001c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__NVIC_GetPriorityGrouping+0x18>)
 80001ce:	68db      	ldr	r3, [r3, #12]
 80001d0:	0a1b      	lsrs	r3, r3, #8
 80001d2:	f003 0307 	and.w	r3, r3, #7
}
 80001d6:	4618      	mov	r0, r3
 80001d8:	46bd      	mov	sp, r7
 80001da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001de:	4770      	bx	lr
 80001e0:	e000ed00 	.word	0xe000ed00

080001e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	4603      	mov	r3, r0
 80001ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	db0b      	blt.n	800020e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	f003 021f 	and.w	r2, r3, #31
 80001fc:	4907      	ldr	r1, [pc, #28]	; (800021c <__NVIC_EnableIRQ+0x38>)
 80001fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000202:	095b      	lsrs	r3, r3, #5
 8000204:	2001      	movs	r0, #1
 8000206:	fa00 f202 	lsl.w	r2, r0, r2
 800020a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800020e:	bf00      	nop
 8000210:	370c      	adds	r7, #12
 8000212:	46bd      	mov	sp, r7
 8000214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	e000e100 	.word	0xe000e100

08000220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000220:	b480      	push	{r7}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	4603      	mov	r3, r0
 8000228:	6039      	str	r1, [r7, #0]
 800022a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800022c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000230:	2b00      	cmp	r3, #0
 8000232:	db0a      	blt.n	800024a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	b2da      	uxtb	r2, r3
 8000238:	490c      	ldr	r1, [pc, #48]	; (800026c <__NVIC_SetPriority+0x4c>)
 800023a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800023e:	0112      	lsls	r2, r2, #4
 8000240:	b2d2      	uxtb	r2, r2
 8000242:	440b      	add	r3, r1
 8000244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000248:	e00a      	b.n	8000260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	b2da      	uxtb	r2, r3
 800024e:	4908      	ldr	r1, [pc, #32]	; (8000270 <__NVIC_SetPriority+0x50>)
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	f003 030f 	and.w	r3, r3, #15
 8000256:	3b04      	subs	r3, #4
 8000258:	0112      	lsls	r2, r2, #4
 800025a:	b2d2      	uxtb	r2, r2
 800025c:	440b      	add	r3, r1
 800025e:	761a      	strb	r2, [r3, #24]
}
 8000260:	bf00      	nop
 8000262:	370c      	adds	r7, #12
 8000264:	46bd      	mov	sp, r7
 8000266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026a:	4770      	bx	lr
 800026c:	e000e100 	.word	0xe000e100
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000274:	b480      	push	{r7}
 8000276:	b089      	sub	sp, #36	; 0x24
 8000278:	af00      	add	r7, sp, #0
 800027a:	60f8      	str	r0, [r7, #12]
 800027c:	60b9      	str	r1, [r7, #8]
 800027e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	f003 0307 	and.w	r3, r3, #7
 8000286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000288:	69fb      	ldr	r3, [r7, #28]
 800028a:	f1c3 0307 	rsb	r3, r3, #7
 800028e:	2b04      	cmp	r3, #4
 8000290:	bf28      	it	cs
 8000292:	2304      	movcs	r3, #4
 8000294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000296:	69fb      	ldr	r3, [r7, #28]
 8000298:	3304      	adds	r3, #4
 800029a:	2b06      	cmp	r3, #6
 800029c:	d902      	bls.n	80002a4 <NVIC_EncodePriority+0x30>
 800029e:	69fb      	ldr	r3, [r7, #28]
 80002a0:	3b03      	subs	r3, #3
 80002a2:	e000      	b.n	80002a6 <NVIC_EncodePriority+0x32>
 80002a4:	2300      	movs	r3, #0
 80002a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002a8:	f04f 32ff 	mov.w	r2, #4294967295
 80002ac:	69bb      	ldr	r3, [r7, #24]
 80002ae:	fa02 f303 	lsl.w	r3, r2, r3
 80002b2:	43da      	mvns	r2, r3
 80002b4:	68bb      	ldr	r3, [r7, #8]
 80002b6:	401a      	ands	r2, r3
 80002b8:	697b      	ldr	r3, [r7, #20]
 80002ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002bc:	f04f 31ff 	mov.w	r1, #4294967295
 80002c0:	697b      	ldr	r3, [r7, #20]
 80002c2:	fa01 f303 	lsl.w	r3, r1, r3
 80002c6:	43d9      	mvns	r1, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002cc:	4313      	orrs	r3, r2
         );
}
 80002ce:	4618      	mov	r0, r3
 80002d0:	3724      	adds	r7, #36	; 0x24
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr
	...

080002dc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80002dc:	b480      	push	{r7}
 80002de:	b085      	sub	sp, #20
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80002e4:	4b08      	ldr	r3, [pc, #32]	; (8000308 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002e6:	695a      	ldr	r2, [r3, #20]
 80002e8:	4907      	ldr	r1, [pc, #28]	; (8000308 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	4313      	orrs	r3, r2
 80002ee:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80002f0:	4b05      	ldr	r3, [pc, #20]	; (8000308 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002f2:	695a      	ldr	r2, [r3, #20]
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	4013      	ands	r3, r2
 80002f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80002fa:	68fb      	ldr	r3, [r7, #12]
}
 80002fc:	bf00      	nop
 80002fe:	3714      	adds	r7, #20
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr
 8000308:	40021000 	.word	0x40021000

0800030c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000310:	2001      	movs	r0, #1
 8000312:	f7ff ffe3 	bl	80002dc <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000316:	f7ff ff57 	bl	80001c8 <__NVIC_GetPriorityGrouping>
 800031a:	4603      	mov	r3, r0
 800031c:	2200      	movs	r2, #0
 800031e:	2100      	movs	r1, #0
 8000320:	4618      	mov	r0, r3
 8000322:	f7ff ffa7 	bl	8000274 <NVIC_EncodePriority>
 8000326:	4603      	mov	r3, r0
 8000328:	4619      	mov	r1, r3
 800032a:	2010      	movs	r0, #16
 800032c:	f7ff ff78 	bl	8000220 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000330:	2010      	movs	r0, #16
 8000332:	f7ff ff57 	bl	80001e4 <__NVIC_EnableIRQ>


}
 8000336:	bf00      	nop
 8000338:	bd80      	pop	{r7, pc}
	...

0800033c <LL_AHB1_GRP1_EnableClock>:
{
 800033c:	b480      	push	{r7}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000344:	4b08      	ldr	r3, [pc, #32]	; (8000368 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000346:	695a      	ldr	r2, [r3, #20]
 8000348:	4907      	ldr	r1, [pc, #28]	; (8000368 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4313      	orrs	r3, r2
 800034e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000350:	4b05      	ldr	r3, [pc, #20]	; (8000368 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000352:	695a      	ldr	r2, [r3, #20]
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4013      	ands	r3, r2
 8000358:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800035a:	68fb      	ldr	r3, [r7, #12]
}
 800035c:	bf00      	nop
 800035e:	3714      	adds	r7, #20
 8000360:	46bd      	mov	sp, r7
 8000362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000366:	4770      	bx	lr
 8000368:	40021000 	.word	0x40021000

0800036c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8000370:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000374:	f7ff ffe2 	bl	800033c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000378:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800037c:	f7ff ffde 	bl	800033c <LL_AHB1_GRP1_EnableClock>

}
 8000380:	bf00      	nop
 8000382:	bd80      	pop	{r7, pc}

08000384 <__NVIC_SetPriorityGrouping>:
{
 8000384:	b480      	push	{r7}
 8000386:	b085      	sub	sp, #20
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	f003 0307 	and.w	r3, r3, #7
 8000392:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000394:	4b0c      	ldr	r3, [pc, #48]	; (80003c8 <__NVIC_SetPriorityGrouping+0x44>)
 8000396:	68db      	ldr	r3, [r3, #12]
 8000398:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800039a:	68ba      	ldr	r2, [r7, #8]
 800039c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80003a0:	4013      	ands	r3, r2
 80003a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80003a8:	68bb      	ldr	r3, [r7, #8]
 80003aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80003ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80003b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80003b6:	4a04      	ldr	r2, [pc, #16]	; (80003c8 <__NVIC_SetPriorityGrouping+0x44>)
 80003b8:	68bb      	ldr	r3, [r7, #8]
 80003ba:	60d3      	str	r3, [r2, #12]
}
 80003bc:	bf00      	nop
 80003be:	3714      	adds	r7, #20
 80003c0:	46bd      	mov	sp, r7
 80003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c6:	4770      	bx	lr
 80003c8:	e000ed00 	.word	0xe000ed00

080003cc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80003d0:	4b05      	ldr	r3, [pc, #20]	; (80003e8 <LL_RCC_HSI_Enable+0x1c>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a04      	ldr	r2, [pc, #16]	; (80003e8 <LL_RCC_HSI_Enable+0x1c>)
 80003d6:	f043 0301 	orr.w	r3, r3, #1
 80003da:	6013      	str	r3, [r2, #0]
}
 80003dc:	bf00      	nop
 80003de:	46bd      	mov	sp, r7
 80003e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	40021000 	.word	0x40021000

080003ec <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80003f0:	4b06      	ldr	r3, [pc, #24]	; (800040c <LL_RCC_HSI_IsReady+0x20>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	f003 0302 	and.w	r3, r3, #2
 80003f8:	2b02      	cmp	r3, #2
 80003fa:	bf0c      	ite	eq
 80003fc:	2301      	moveq	r3, #1
 80003fe:	2300      	movne	r3, #0
 8000400:	b2db      	uxtb	r3, r3
}
 8000402:	4618      	mov	r0, r3
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr
 800040c:	40021000 	.word	0x40021000

08000410 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000418:	4b07      	ldr	r3, [pc, #28]	; (8000438 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	00db      	lsls	r3, r3, #3
 8000424:	4904      	ldr	r1, [pc, #16]	; (8000438 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000426:	4313      	orrs	r3, r2
 8000428:	600b      	str	r3, [r1, #0]
}
 800042a:	bf00      	nop
 800042c:	370c      	adds	r7, #12
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop
 8000438:	40021000 	.word	0x40021000

0800043c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800043c:	b480      	push	{r7}
 800043e:	b083      	sub	sp, #12
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000444:	4b06      	ldr	r3, [pc, #24]	; (8000460 <LL_RCC_SetSysClkSource+0x24>)
 8000446:	685b      	ldr	r3, [r3, #4]
 8000448:	f023 0203 	bic.w	r2, r3, #3
 800044c:	4904      	ldr	r1, [pc, #16]	; (8000460 <LL_RCC_SetSysClkSource+0x24>)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4313      	orrs	r3, r2
 8000452:	604b      	str	r3, [r1, #4]
}
 8000454:	bf00      	nop
 8000456:	370c      	adds	r7, #12
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr
 8000460:	40021000 	.word	0x40021000

08000464 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000468:	4b04      	ldr	r3, [pc, #16]	; (800047c <LL_RCC_GetSysClkSource+0x18>)
 800046a:	685b      	ldr	r3, [r3, #4]
 800046c:	f003 030c 	and.w	r3, r3, #12
}
 8000470:	4618      	mov	r0, r3
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	40021000 	.word	0x40021000

08000480 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000488:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <LL_RCC_SetAHBPrescaler+0x24>)
 800048a:	685b      	ldr	r3, [r3, #4]
 800048c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000490:	4904      	ldr	r1, [pc, #16]	; (80004a4 <LL_RCC_SetAHBPrescaler+0x24>)
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	4313      	orrs	r3, r2
 8000496:	604b      	str	r3, [r1, #4]
}
 8000498:	bf00      	nop
 800049a:	370c      	adds	r7, #12
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	40021000 	.word	0x40021000

080004a8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80004b0:	4b06      	ldr	r3, [pc, #24]	; (80004cc <LL_RCC_SetAPB1Prescaler+0x24>)
 80004b2:	685b      	ldr	r3, [r3, #4]
 80004b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80004b8:	4904      	ldr	r1, [pc, #16]	; (80004cc <LL_RCC_SetAPB1Prescaler+0x24>)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	4313      	orrs	r3, r2
 80004be:	604b      	str	r3, [r1, #4]
}
 80004c0:	bf00      	nop
 80004c2:	370c      	adds	r7, #12
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr
 80004cc:	40021000 	.word	0x40021000

080004d0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80004e0:	4904      	ldr	r1, [pc, #16]	; (80004f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	4313      	orrs	r3, r2
 80004e6:	604b      	str	r3, [r1, #4]
}
 80004e8:	bf00      	nop
 80004ea:	370c      	adds	r7, #12
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr
 80004f4:	40021000 	.word	0x40021000

080004f8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000500:	4b08      	ldr	r3, [pc, #32]	; (8000524 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000502:	69da      	ldr	r2, [r3, #28]
 8000504:	4907      	ldr	r1, [pc, #28]	; (8000524 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	4313      	orrs	r3, r2
 800050a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800050c:	4b05      	ldr	r3, [pc, #20]	; (8000524 <LL_APB1_GRP1_EnableClock+0x2c>)
 800050e:	69da      	ldr	r2, [r3, #28]
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	4013      	ands	r3, r2
 8000514:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000516:	68fb      	ldr	r3, [r7, #12]
}
 8000518:	bf00      	nop
 800051a:	3714      	adds	r7, #20
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr
 8000524:	40021000 	.word	0x40021000

08000528 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000528:	b480      	push	{r7}
 800052a:	b085      	sub	sp, #20
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000530:	4b08      	ldr	r3, [pc, #32]	; (8000554 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000532:	699a      	ldr	r2, [r3, #24]
 8000534:	4907      	ldr	r1, [pc, #28]	; (8000554 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	4313      	orrs	r3, r2
 800053a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800053c:	4b05      	ldr	r3, [pc, #20]	; (8000554 <LL_APB2_GRP1_EnableClock+0x2c>)
 800053e:	699a      	ldr	r2, [r3, #24]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4013      	ands	r3, r2
 8000544:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000546:	68fb      	ldr	r3, [r7, #12]
}
 8000548:	bf00      	nop
 800054a:	3714      	adds	r7, #20
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr
 8000554:	40021000 	.word	0x40021000

08000558 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <LL_FLASH_SetLatency+0x24>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f023 0207 	bic.w	r2, r3, #7
 8000568:	4904      	ldr	r1, [pc, #16]	; (800057c <LL_FLASH_SetLatency+0x24>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4313      	orrs	r3, r2
 800056e:	600b      	str	r3, [r1, #0]
}
 8000570:	bf00      	nop
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	40022000 	.word	0x40022000

08000580 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000584:	4b04      	ldr	r3, [pc, #16]	; (8000598 <LL_FLASH_GetLatency+0x18>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	f003 0307 	and.w	r3, r3, #7
}
 800058c:	4618      	mov	r0, r3
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	40022000 	.word	0x40022000

0800059c <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	683a      	ldr	r2, [r7, #0]
 80005aa:	635a      	str	r2, [r3, #52]	; 0x34
}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr

080005b8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	PWM_Value = 0;
 80005be:	4b2b      	ldr	r3, [pc, #172]	; (800066c <main+0xb4>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	701a      	strb	r2, [r3, #0]
	PWM_ValueReq = 0;
 80005c4:	4b2a      	ldr	r3, [pc, #168]	; (8000670 <main+0xb8>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	701a      	strb	r2, [r3, #0]
	PWM_ValueDirection = Direction_DownUp;
 80005ca:	4b2a      	ldr	r3, [pc, #168]	; (8000674 <main+0xbc>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	701a      	strb	r2, [r3, #0]
	mode = Mode_Auto;
 80005d0:	4b29      	ldr	r3, [pc, #164]	; (8000678 <main+0xc0>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	701a      	strb	r2, [r3, #0]
	BufferCapacity.capacity = DMA_USART2_BUFFER_SIZE;
 80005d6:	4b29      	ldr	r3, [pc, #164]	; (800067c <main+0xc4>)
 80005d8:	2280      	movs	r2, #128	; 0x80
 80005da:	801a      	strh	r2, [r3, #0]
	BufferCapacity.reserved = 0;
 80005dc:	4b27      	ldr	r3, [pc, #156]	; (800067c <main+0xc4>)
 80005de:	2200      	movs	r2, #0
 80005e0:	805a      	strh	r2, [r3, #2]
	cmdData = CommandDataEnum_None;
 80005e2:	4b27      	ldr	r3, [pc, #156]	; (8000680 <main+0xc8>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	701a      	strb	r2, [r3, #0]
	ReceivedDataStr.receivedData = 0;
 80005e8:	4b26      	ldr	r3, [pc, #152]	; (8000684 <main+0xcc>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	701a      	strb	r2, [r3, #0]

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f7ff ff9a 	bl	8000528 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80005f4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80005f8:	f7ff ff7e 	bl	80004f8 <LL_APB1_GRP1_EnableClock>

	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005fc:	2003      	movs	r0, #3
 80005fe:	f7ff fec1 	bl	8000384 <__NVIC_SetPriorityGrouping>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000602:	f000 f845 	bl	8000690 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000606:	f7ff feb1 	bl	800036c <MX_GPIO_Init>
	MX_DMA_Init();
 800060a:	f7ff fe7f 	bl	800030c <MX_DMA_Init>
	MX_USART2_UART_Init();
 800060e:	f001 f95b 	bl	80018c8 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8000612:	f000 fd25 	bl	8001060 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	TIM2_RegisterCallback(setDutyCycle);
 8000616:	481c      	ldr	r0, [pc, #112]	; (8000688 <main+0xd0>)
 8000618:	f000 fd10 	bl	800103c <TIM2_RegisterCallback>
	USART2_RegisterCallback(proccesDmaData);
 800061c:	481b      	ldr	r0, [pc, #108]	; (800068c <main+0xd4>)
 800061e:	f001 fa0b 	bl	8001a38 <USART2_RegisterCallback>
		 PWM_ValueReq = 50;
		 LL_mDelay(10000);
		 PWM_ValueReq = 80;
		 LL_mDelay(10000);
		 mode = Mode_Auto;*/
		if (ReceivedDataStr.receivedData == 1) {
 8000622:	4b18      	ldr	r3, [pc, #96]	; (8000684 <main+0xcc>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b01      	cmp	r3, #1
 8000628:	d1fb      	bne.n	8000622 <main+0x6a>
			CommandDataEnum respond = ParseReceivedString(&ReceivedDataStr);
 800062a:	4816      	ldr	r0, [pc, #88]	; (8000684 <main+0xcc>)
 800062c:	f000 f978 	bl	8000920 <ParseReceivedString>
 8000630:	4603      	mov	r3, r0
 8000632:	71fb      	strb	r3, [r7, #7]
			switch (respond) {
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	2b03      	cmp	r3, #3
 8000638:	d00d      	beq.n	8000656 <main+0x9e>
 800063a:	2b03      	cmp	r3, #3
 800063c:	dc11      	bgt.n	8000662 <main+0xaa>
 800063e:	2b01      	cmp	r3, #1
 8000640:	d005      	beq.n	800064e <main+0x96>
 8000642:	2b02      	cmp	r3, #2
 8000644:	d10d      	bne.n	8000662 <main+0xaa>
			default:
				break;
			case CommandDataEnum_ModeAuto:
				mode = Mode_Auto;
 8000646:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <main+0xc0>)
 8000648:	2201      	movs	r2, #1
 800064a:	701a      	strb	r2, [r3, #0]
				break;
 800064c:	e00a      	b.n	8000664 <main+0xac>
			case CommandDataEnum_ModeMan:
				mode = Mode_Man;
 800064e:	4b0a      	ldr	r3, [pc, #40]	; (8000678 <main+0xc0>)
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]
				break;
 8000654:	e006      	b.n	8000664 <main+0xac>
			case CommandDataEnum_CmdPwm:
				PWM_ValueReq = ReceivedDataStr.value;
 8000656:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <main+0xcc>)
 8000658:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 800065c:	4b04      	ldr	r3, [pc, #16]	; (8000670 <main+0xb8>)
 800065e:	701a      	strb	r2, [r3, #0]
				break;
 8000660:	e000      	b.n	8000664 <main+0xac>
				break;
 8000662:	bf00      	nop
			}
			ReceivedDataStr.receivedData = 0;
 8000664:	4b07      	ldr	r3, [pc, #28]	; (8000684 <main+0xcc>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
		if (ReceivedDataStr.receivedData == 1) {
 800066a:	e7da      	b.n	8000622 <main+0x6a>
 800066c:	20000098 	.word	0x20000098
 8000670:	20000095 	.word	0x20000095
 8000674:	20000094 	.word	0x20000094
 8000678:	20000096 	.word	0x20000096
 800067c:	2000009c 	.word	0x2000009c
 8000680:	20000097 	.word	0x20000097
 8000684:	200000a0 	.word	0x200000a0
 8000688:	080006f5 	.word	0x080006f5
 800068c:	0800075d 	.word	0x0800075d

08000690 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000694:	2000      	movs	r0, #0
 8000696:	f7ff ff5f 	bl	8000558 <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0) {
 800069a:	bf00      	nop
 800069c:	f7ff ff70 	bl	8000580 <LL_FLASH_GetLatency>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d1fa      	bne.n	800069c <SystemClock_Config+0xc>
	}
	LL_RCC_HSI_Enable();
 80006a6:	f7ff fe91 	bl	80003cc <LL_RCC_HSI_Enable>

	/* Wait till HSI is ready */
	while (LL_RCC_HSI_IsReady() != 1) {
 80006aa:	bf00      	nop
 80006ac:	f7ff fe9e 	bl	80003ec <LL_RCC_HSI_IsReady>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d1fa      	bne.n	80006ac <SystemClock_Config+0x1c>

	}
	LL_RCC_HSI_SetCalibTrimming(16);
 80006b6:	2010      	movs	r0, #16
 80006b8:	f7ff feaa 	bl	8000410 <LL_RCC_HSI_SetCalibTrimming>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80006bc:	2000      	movs	r0, #0
 80006be:	f7ff fedf 	bl	8000480 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80006c2:	2000      	movs	r0, #0
 80006c4:	f7ff fef0 	bl	80004a8 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80006c8:	2000      	movs	r0, #0
 80006ca:	f7ff ff01 	bl	80004d0 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80006ce:	2000      	movs	r0, #0
 80006d0:	f7ff feb4 	bl	800043c <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 80006d4:	bf00      	nop
 80006d6:	f7ff fec5 	bl	8000464 <LL_RCC_GetSysClkSource>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d1fa      	bne.n	80006d6 <SystemClock_Config+0x46>

	}
	LL_Init1msTick(8000000);
 80006e0:	4803      	ldr	r0, [pc, #12]	; (80006f0 <SystemClock_Config+0x60>)
 80006e2:	f002 fa59 	bl	8002b98 <LL_Init1msTick>
	LL_SetSystemCoreClock(8000000);
 80006e6:	4802      	ldr	r0, [pc, #8]	; (80006f0 <SystemClock_Config+0x60>)
 80006e8:	f002 fa64 	bl	8002bb4 <LL_SetSystemCoreClock>
}
 80006ec:	bf00      	nop
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	007a1200 	.word	0x007a1200

080006f4 <setDutyCycle>:

/* USER CODE BEGIN 4 */
void setDutyCycle(uint8_t D) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	71fb      	strb	r3, [r7, #7]
	if (mode == Mode_Auto) {
 80006fe:	4b14      	ldr	r3, [pc, #80]	; (8000750 <setDutyCycle+0x5c>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d109      	bne.n	800071a <setDutyCycle+0x26>
		D = CountDutyCycleForModeAuto(D);
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	4618      	mov	r0, r3
 800070a:	f000 f899 	bl	8000840 <CountDutyCycleForModeAuto>
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
		PWM_ValueReq = D;
 8000712:	4a10      	ldr	r2, [pc, #64]	; (8000754 <setDutyCycle+0x60>)
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	7013      	strb	r3, [r2, #0]
 8000718:	e00c      	b.n	8000734 <setDutyCycle+0x40>
	} else if (mode == Mode_Man)
 800071a:	4b0d      	ldr	r3, [pc, #52]	; (8000750 <setDutyCycle+0x5c>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d108      	bne.n	8000734 <setDutyCycle+0x40>
		D = CountDutyCycleForModeMan(D, PWM_ValueReq);
 8000722:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <setDutyCycle+0x60>)
 8000724:	781a      	ldrb	r2, [r3, #0]
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	4611      	mov	r1, r2
 800072a:	4618      	mov	r0, r3
 800072c:	f000 f8c8 	bl	80008c0 <CountDutyCycleForModeMan>
 8000730:	4603      	mov	r3, r0
 8000732:	71fb      	strb	r3, [r7, #7]
	LL_TIM_OC_SetCompareCH1(TIM2, D);
 8000734:	79fb      	ldrb	r3, [r7, #7]
 8000736:	4619      	mov	r1, r3
 8000738:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800073c:	f7ff ff2e 	bl	800059c <LL_TIM_OC_SetCompareCH1>
	PWM_Value = D;
 8000740:	4a05      	ldr	r2, [pc, #20]	; (8000758 <setDutyCycle+0x64>)
 8000742:	79fb      	ldrb	r3, [r7, #7]
 8000744:	7013      	strb	r3, [r2, #0]
}
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20000096 	.word	0x20000096
 8000754:	20000095 	.word	0x20000095
 8000758:	20000098 	.word	0x20000098

0800075c <proccesDmaData>:

void proccesDmaData(uint8_t sign, uint8_t index, uint16_t length) {
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
 8000766:	460b      	mov	r3, r1
 8000768:	71bb      	strb	r3, [r7, #6]
 800076a:	4613      	mov	r3, r2
 800076c:	80bb      	strh	r3, [r7, #4]
	static uint8_t receivedLetters = 0;
	if (sign == SIGN_FILE_START && SignStartDet != 1) {
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	2b24      	cmp	r3, #36	; 0x24
 8000772:	d10d      	bne.n	8000790 <proccesDmaData+0x34>
 8000774:	4b2e      	ldr	r3, [pc, #184]	; (8000830 <proccesDmaData+0xd4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d009      	beq.n	8000790 <proccesDmaData+0x34>
		SignStartDet = 1;
 800077c:	4b2c      	ldr	r3, [pc, #176]	; (8000830 <proccesDmaData+0xd4>)
 800077e:	2201      	movs	r2, #1
 8000780:	701a      	strb	r2, [r3, #0]
		SignEndDet = 0;
 8000782:	4b2c      	ldr	r3, [pc, #176]	; (8000834 <proccesDmaData+0xd8>)
 8000784:	2200      	movs	r2, #0
 8000786:	701a      	strb	r2, [r3, #0]
		receivedLetters = 0;
 8000788:	4b2b      	ldr	r3, [pc, #172]	; (8000838 <proccesDmaData+0xdc>)
 800078a:	2200      	movs	r2, #0
 800078c:	701a      	strb	r2, [r3, #0]
 800078e:	e01b      	b.n	80007c8 <proccesDmaData+0x6c>
	} else if (SignStartDet == 1 && receivedLetters < SIGN_RECEIVED_MAX_COUNT) {
 8000790:	4b27      	ldr	r3, [pc, #156]	; (8000830 <proccesDmaData+0xd4>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2b01      	cmp	r3, #1
 8000796:	d117      	bne.n	80007c8 <proccesDmaData+0x6c>
 8000798:	4b27      	ldr	r3, [pc, #156]	; (8000838 <proccesDmaData+0xdc>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	2b23      	cmp	r3, #35	; 0x23
 800079e:	d813      	bhi.n	80007c8 <proccesDmaData+0x6c>
		if (sign == SIGN_FILE_END) {
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	2b24      	cmp	r3, #36	; 0x24
 80007a4:	d103      	bne.n	80007ae <proccesDmaData+0x52>
			SignEndDet = 1;
 80007a6:	4b23      	ldr	r3, [pc, #140]	; (8000834 <proccesDmaData+0xd8>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
 80007ac:	e006      	b.n	80007bc <proccesDmaData+0x60>
		} else {
			ReceivedDataStr.receivedStr[receivedLetters] = sign;
 80007ae:	4b22      	ldr	r3, [pc, #136]	; (8000838 <proccesDmaData+0xdc>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	461a      	mov	r2, r3
 80007b4:	4b21      	ldr	r3, [pc, #132]	; (800083c <proccesDmaData+0xe0>)
 80007b6:	4413      	add	r3, r2
 80007b8:	79fa      	ldrb	r2, [r7, #7]
 80007ba:	705a      	strb	r2, [r3, #1]
		}
		receivedLetters++;
 80007bc:	4b1e      	ldr	r3, [pc, #120]	; (8000838 <proccesDmaData+0xdc>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	3301      	adds	r3, #1
 80007c2:	b2da      	uxtb	r2, r3
 80007c4:	4b1c      	ldr	r3, [pc, #112]	; (8000838 <proccesDmaData+0xdc>)
 80007c6:	701a      	strb	r2, [r3, #0]
	}
	if (SignStartDet
			== 1&& SignEndDet == 1 && receivedLetters <= SIGN_RECEIVED_MAX_COUNT) {
 80007c8:	4b19      	ldr	r3, [pc, #100]	; (8000830 <proccesDmaData+0xd4>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
	if (SignStartDet
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d112      	bne.n	80007f6 <proccesDmaData+0x9a>
			== 1&& SignEndDet == 1 && receivedLetters <= SIGN_RECEIVED_MAX_COUNT) {
 80007d0:	4b18      	ldr	r3, [pc, #96]	; (8000834 <proccesDmaData+0xd8>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d10e      	bne.n	80007f6 <proccesDmaData+0x9a>
 80007d8:	4b17      	ldr	r3, [pc, #92]	; (8000838 <proccesDmaData+0xdc>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	2b24      	cmp	r3, #36	; 0x24
 80007de:	d80a      	bhi.n	80007f6 <proccesDmaData+0x9a>
		ReceivedDataStr.receivedData = 1;
 80007e0:	4b16      	ldr	r3, [pc, #88]	; (800083c <proccesDmaData+0xe0>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	701a      	strb	r2, [r3, #0]
		ReceivedDataStr.receivedStr[SIGN_RECEIVED_MAX_COUNT] = 0;
 80007e6:	4b15      	ldr	r3, [pc, #84]	; (800083c <proccesDmaData+0xe0>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		SignStartDet = 0;
 80007ee:	4b10      	ldr	r3, [pc, #64]	; (8000830 <proccesDmaData+0xd4>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
 80007f4:	e00a      	b.n	800080c <proccesDmaData+0xb0>
	} else if (SignStartDet == 1 && receivedLetters > SIGN_RECEIVED_MAX_COUNT)
 80007f6:	4b0e      	ldr	r3, [pc, #56]	; (8000830 <proccesDmaData+0xd4>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d106      	bne.n	800080c <proccesDmaData+0xb0>
 80007fe:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <proccesDmaData+0xdc>)
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	2b24      	cmp	r3, #36	; 0x24
 8000804:	d902      	bls.n	800080c <proccesDmaData+0xb0>
		SignStartDet = 0;
 8000806:	4b0a      	ldr	r3, [pc, #40]	; (8000830 <proccesDmaData+0xd4>)
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
	if(SignStartDet == 1 && index >= length-1)
 800080c:	4b08      	ldr	r3, [pc, #32]	; (8000830 <proccesDmaData+0xd4>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b01      	cmp	r3, #1
 8000812:	d107      	bne.n	8000824 <proccesDmaData+0xc8>
 8000814:	79ba      	ldrb	r2, [r7, #6]
 8000816:	88bb      	ldrh	r3, [r7, #4]
 8000818:	3b01      	subs	r3, #1
 800081a:	429a      	cmp	r2, r3
 800081c:	db02      	blt.n	8000824 <proccesDmaData+0xc8>
		SignStartDet = 0;
 800081e:	4b04      	ldr	r3, [pc, #16]	; (8000830 <proccesDmaData+0xd4>)
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]

}
 8000824:	bf00      	nop
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	20000084 	.word	0x20000084
 8000834:	20000085 	.word	0x20000085
 8000838:	20000086 	.word	0x20000086
 800083c:	200000a0 	.word	0x200000a0

08000840 <CountDutyCycleForModeAuto>:

uint8_t CountDutyCycleForModeAuto(uint8_t D) {
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
	if (D < PWM_VALUE_MAX && PWM_ValueDirection == Direction_DownUp)
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	2b62      	cmp	r3, #98	; 0x62
 800084e:	d807      	bhi.n	8000860 <CountDutyCycleForModeAuto+0x20>
 8000850:	4b1a      	ldr	r3, [pc, #104]	; (80008bc <CountDutyCycleForModeAuto+0x7c>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d103      	bne.n	8000860 <CountDutyCycleForModeAuto+0x20>
		D += 1;
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	3301      	adds	r3, #1
 800085c:	71fb      	strb	r3, [r7, #7]
 800085e:	e025      	b.n	80008ac <CountDutyCycleForModeAuto+0x6c>
	else if (D >= PWM_VALUE_MAX && PWM_ValueDirection == Direction_DownUp) {
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	2b62      	cmp	r3, #98	; 0x62
 8000864:	d90a      	bls.n	800087c <CountDutyCycleForModeAuto+0x3c>
 8000866:	4b15      	ldr	r3, [pc, #84]	; (80008bc <CountDutyCycleForModeAuto+0x7c>)
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d106      	bne.n	800087c <CountDutyCycleForModeAuto+0x3c>
		PWM_ValueDirection = Direction_UpDown;
 800086e:	4b13      	ldr	r3, [pc, #76]	; (80008bc <CountDutyCycleForModeAuto+0x7c>)
 8000870:	2201      	movs	r2, #1
 8000872:	701a      	strb	r2, [r3, #0]
		D -= 1;
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	3b01      	subs	r3, #1
 8000878:	71fb      	strb	r3, [r7, #7]
 800087a:	e017      	b.n	80008ac <CountDutyCycleForModeAuto+0x6c>
	} else if (D > PWM_VALUE_MIN && PWM_ValueDirection == Direction_UpDown)
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d007      	beq.n	8000892 <CountDutyCycleForModeAuto+0x52>
 8000882:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <CountDutyCycleForModeAuto+0x7c>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2b01      	cmp	r3, #1
 8000888:	d103      	bne.n	8000892 <CountDutyCycleForModeAuto+0x52>
		D -= 1;
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	3b01      	subs	r3, #1
 800088e:	71fb      	strb	r3, [r7, #7]
 8000890:	e00c      	b.n	80008ac <CountDutyCycleForModeAuto+0x6c>
	else if (D <= PWM_VALUE_MIN && PWM_ValueDirection == Direction_UpDown) {
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d109      	bne.n	80008ac <CountDutyCycleForModeAuto+0x6c>
 8000898:	4b08      	ldr	r3, [pc, #32]	; (80008bc <CountDutyCycleForModeAuto+0x7c>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b01      	cmp	r3, #1
 800089e:	d105      	bne.n	80008ac <CountDutyCycleForModeAuto+0x6c>
		PWM_ValueDirection = Direction_DownUp;
 80008a0:	4b06      	ldr	r3, [pc, #24]	; (80008bc <CountDutyCycleForModeAuto+0x7c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	701a      	strb	r2, [r3, #0]
		D += 1;
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	3301      	adds	r3, #1
 80008aa:	71fb      	strb	r3, [r7, #7]
	}
	return D;
 80008ac:	79fb      	ldrb	r3, [r7, #7]
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	20000094 	.word	0x20000094

080008c0 <CountDutyCycleForModeMan>:
uint8_t CountDutyCycleForModeMan(uint8_t D, uint8_t reqD) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	460a      	mov	r2, r1
 80008ca:	71fb      	strb	r3, [r7, #7]
 80008cc:	4613      	mov	r3, r2
 80008ce:	71bb      	strb	r3, [r7, #6]
	if (D > reqD && PWM_ValueDirection != Direction_UpDown){
 80008d0:	79fa      	ldrb	r2, [r7, #7]
 80008d2:	79bb      	ldrb	r3, [r7, #6]
 80008d4:	429a      	cmp	r2, r3
 80008d6:	d907      	bls.n	80008e8 <CountDutyCycleForModeMan+0x28>
 80008d8:	4b10      	ldr	r3, [pc, #64]	; (800091c <CountDutyCycleForModeMan+0x5c>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d003      	beq.n	80008e8 <CountDutyCycleForModeMan+0x28>
		PWM_ValueDirection = Direction_UpDown;
 80008e0:	4b0e      	ldr	r3, [pc, #56]	; (800091c <CountDutyCycleForModeMan+0x5c>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	701a      	strb	r2, [r3, #0]
 80008e6:	e00a      	b.n	80008fe <CountDutyCycleForModeMan+0x3e>
	}
	else if (D < reqD && PWM_ValueDirection != Direction_DownUp){
 80008e8:	79fa      	ldrb	r2, [r7, #7]
 80008ea:	79bb      	ldrb	r3, [r7, #6]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d206      	bcs.n	80008fe <CountDutyCycleForModeMan+0x3e>
 80008f0:	4b0a      	ldr	r3, [pc, #40]	; (800091c <CountDutyCycleForModeMan+0x5c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d002      	beq.n	80008fe <CountDutyCycleForModeMan+0x3e>
		PWM_ValueDirection = Direction_DownUp;
 80008f8:	4b08      	ldr	r3, [pc, #32]	; (800091c <CountDutyCycleForModeMan+0x5c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	701a      	strb	r2, [r3, #0]
	}
	if (D != reqD) {
 80008fe:	79fa      	ldrb	r2, [r7, #7]
 8000900:	79bb      	ldrb	r3, [r7, #6]
 8000902:	429a      	cmp	r2, r3
 8000904:	d005      	beq.n	8000912 <CountDutyCycleForModeMan+0x52>
		D = CountDutyCycleForModeAuto(D);
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff99 	bl	8000840 <CountDutyCycleForModeAuto>
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
	}
	return D;
 8000912:	79fb      	ldrb	r3, [r7, #7]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3708      	adds	r7, #8
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	20000094 	.word	0x20000094

08000920 <ParseReceivedString>:

CommandDataEnum ParseReceivedString(ReceivedDataStruct *ReceivedData) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
	CommandDataEnum result = CommandDataEnum_None;
 8000928:	2300      	movs	r3, #0
 800092a:	73fb      	strb	r3, [r7, #15]
	if (strstr((const char*) ReceivedData->receivedStr,
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	3301      	adds	r3, #1
 8000930:	4928      	ldr	r1, [pc, #160]	; (80009d4 <ParseReceivedString+0xb4>)
 8000932:	4618      	mov	r0, r3
 8000934:	f002 f98c 	bl	8002c50 <strstr>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d00b      	beq.n	8000956 <ParseReceivedString+0x36>
			(const char*) CMD_AUTO) != NULL) {
		strcpy((char*) ReceivedData->receivedCommand,
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f103 0226 	add.w	r2, r3, #38	; 0x26
				(const char*) ReceivedData->receivedStr);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	3301      	adds	r3, #1
		strcpy((char*) ReceivedData->receivedCommand,
 8000948:	4619      	mov	r1, r3
 800094a:	4610      	mov	r0, r2
 800094c:	f002 f978 	bl	8002c40 <strcpy>
		result = CommandDataEnum_ModeAuto;
 8000950:	2302      	movs	r3, #2
 8000952:	73fb      	strb	r3, [r7, #15]
 8000954:	e038      	b.n	80009c8 <ParseReceivedString+0xa8>
	} else if (strstr((const char*) ReceivedData->receivedStr,
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	3301      	adds	r3, #1
 800095a:	491f      	ldr	r1, [pc, #124]	; (80009d8 <ParseReceivedString+0xb8>)
 800095c:	4618      	mov	r0, r3
 800095e:	f002 f977 	bl	8002c50 <strstr>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d00b      	beq.n	8000980 <ParseReceivedString+0x60>
			(const char*) CMD_MAN) != NULL) {
		strcpy((char*) ReceivedData->receivedCommand,
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	f103 0226 	add.w	r2, r3, #38	; 0x26
				(const char*) ReceivedData->receivedStr);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3301      	adds	r3, #1
		strcpy((char*) ReceivedData->receivedCommand,
 8000972:	4619      	mov	r1, r3
 8000974:	4610      	mov	r0, r2
 8000976:	f002 f963 	bl	8002c40 <strcpy>
		result = CommandDataEnum_ModeMan;
 800097a:	2301      	movs	r3, #1
 800097c:	73fb      	strb	r3, [r7, #15]
 800097e:	e023      	b.n	80009c8 <ParseReceivedString+0xa8>
	} else if (strstr((const char*) ReceivedData->receivedStr,
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	3301      	adds	r3, #1
 8000984:	4915      	ldr	r1, [pc, #84]	; (80009dc <ParseReceivedString+0xbc>)
 8000986:	4618      	mov	r0, r3
 8000988:	f002 f962 	bl	8002c50 <strstr>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d01a      	beq.n	80009c8 <ParseReceivedString+0xa8>
			(const char*) CMD_PWM) != NULL) {
		strcpy((char*) ReceivedData->receivedCommand,
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	f103 0226 	add.w	r2, r3, #38	; 0x26
				(const char*) ReceivedData->receivedStr);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3301      	adds	r3, #1
		strcpy((char*) ReceivedData->receivedCommand,
 800099c:	4619      	mov	r1, r3
 800099e:	4610      	mov	r0, r2
 80009a0:	f002 f94e 	bl	8002c40 <strcpy>
		int8_t respond = ParseReceivedCommandValue(
				ReceivedData->receivedCommand,
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3326      	adds	r3, #38	; 0x26
		int8_t respond = ParseReceivedCommandValue(
 80009a8:	2105      	movs	r1, #5
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 f818 	bl	80009e0 <ParseReceivedCommandValue>
 80009b0:	4603      	mov	r3, r0
 80009b2:	73bb      	strb	r3, [r7, #14]
				(uint8_t) 5);
		if (respond > -1) {
 80009b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	db05      	blt.n	80009c8 <ParseReceivedString+0xa8>
			ReceivedData->value = respond;
 80009bc:	7bba      	ldrb	r2, [r7, #14]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
			result = CommandDataEnum_CmdPwm;
 80009c4:	2303      	movs	r3, #3
 80009c6:	73fb      	strb	r3, [r7, #15]
		}
	}
	return result;
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3710      	adds	r7, #16
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	08002db4 	.word	0x08002db4
 80009d8:	08002dbc 	.word	0x08002dbc
 80009dc:	08002dc4 	.word	0x08002dc4

080009e0 <ParseReceivedCommandValue>:
int8_t ParseReceivedCommandValue(uint8_t *cmdData, uint8_t lenght) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08c      	sub	sp, #48	; 0x30
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
 80009e8:	460b      	mov	r3, r1
 80009ea:	70fb      	strb	r3, [r7, #3]
	uint8_t result = -1;
 80009ec:	23ff      	movs	r3, #255	; 0xff
 80009ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t array[SIGN_RECEIVED_MAX_COUNT] = { 0 };
 80009f2:	2300      	movs	r3, #0
 80009f4:	60bb      	str	r3, [r7, #8]
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	2220      	movs	r2, #32
 80009fc:	2100      	movs	r1, #0
 80009fe:	4618      	mov	r0, r3
 8000a00:	f002 f916 	bl	8002c30 <memset>
	uint8_t index = 0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	for (uint8_t i = 0; i < lenght; i++) {
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8000a10:	e01f      	b.n	8000a52 <ParseReceivedCommandValue+0x72>
		uint8_t chr = cmdData[i];
 8000a12:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	4413      	add	r3, r2
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		if (chr >= '0' && chr <= '9') {
 8000a20:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000a24:	2b2f      	cmp	r3, #47	; 0x2f
 8000a26:	d90f      	bls.n	8000a48 <ParseReceivedCommandValue+0x68>
 8000a28:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000a2c:	2b39      	cmp	r3, #57	; 0x39
 8000a2e:	d80b      	bhi.n	8000a48 <ParseReceivedCommandValue+0x68>
			array[index++] = chr;
 8000a30:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000a34:	1c5a      	adds	r2, r3, #1
 8000a36:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8000a3a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000a3e:	4413      	add	r3, r2
 8000a40:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000a44:	f803 2c28 	strb.w	r2, [r3, #-40]
	for (uint8_t i = 0; i < lenght; i++) {
 8000a48:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8000a52:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8000a56:	78fb      	ldrb	r3, [r7, #3]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	d3da      	bcc.n	8000a12 <ParseReceivedCommandValue+0x32>
		}
	}
	if (index > 0)
 8000a5c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d007      	beq.n	8000a74 <ParseReceivedCommandValue+0x94>
		result = atoi((const char*) array);
 8000a64:	f107 0308 	add.w	r3, r7, #8
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f002 f8b3 	bl	8002bd4 <atoi>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	return result;
 8000a74:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3730      	adds	r7, #48	; 0x30
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000a94:	bf0c      	ite	eq
 8000a96:	2301      	moveq	r3, #1
 8000a98:	2300      	movne	r3, #0
 8000a9a:	b2db      	uxtb	r3, r3
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ab8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000abc:	bf0c      	ite	eq
 8000abe:	2301      	moveq	r3, #1
 8000ac0:	2300      	movne	r3, #0
 8000ac2:	b2db      	uxtb	r3, r3
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	370c      	adds	r7, #12
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr

08000ad0 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000ade:	605a      	str	r2, [r3, #4]
}
 8000ae0:	bf00      	nop
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000afa:	605a      	str	r2, [r3, #4]
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f06f 0201 	mvn.w	r2, #1
 8000b16:	611a      	str	r2, [r3, #16]
}
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	691b      	ldr	r3, [r3, #16]
 8000b30:	f003 0301 	and.w	r3, r3, #1
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d101      	bne.n	8000b3c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e000      	b.n	8000b3e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8000b3c:	2300      	movs	r3, #0
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr

08000b4a <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	b083      	sub	sp, #12
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	69db      	ldr	r3, [r3, #28]
 8000b56:	f003 0310 	and.w	r3, r3, #16
 8000b5a:	2b10      	cmp	r3, #16
 8000b5c:	d101      	bne.n	8000b62 <LL_USART_IsActiveFlag_IDLE+0x18>
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e000      	b.n	8000b64 <LL_USART_IsActiveFlag_IDLE+0x1a>
 8000b62:	2300      	movs	r3, #0
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2210      	movs	r2, #16
 8000b7c:	621a      	str	r2, [r3, #32]
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8000b8e:	e7fe      	b.n	8000b8e <NMI_Handler+0x4>

08000b90 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8000b94:	e7fe      	b.n	8000b94 <HardFault_Handler+0x4>

08000b96 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8000b96:	b480      	push	{r7}
 8000b98:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8000b9a:	e7fe      	b.n	8000b9a <MemManage_Handler+0x4>

08000b9c <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 8000ba0:	e7fe      	b.n	8000ba0 <BusFault_Handler+0x4>

08000ba2 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8000ba6:	e7fe      	b.n	8000ba6 <UsageFault_Handler+0x4>

08000ba8 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr

08000bd2 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8000bd2:	b480      	push	{r7}
 8000bd4:	af00      	add	r7, sp, #0
	/* USER CODE END SysTick_IRQn 0 */

	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <DMA1_Channel6_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 channel6 global interrupt.
 */
void DMA1_Channel6_IRQHandler(void) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC6(DMA1) == SET) {
 8000be4:	480c      	ldr	r0, [pc, #48]	; (8000c18 <DMA1_Channel6_IRQHandler+0x38>)
 8000be6:	f7ff ff4b 	bl	8000a80 <LL_DMA_IsActiveFlag_TC6>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d105      	bne.n	8000bfc <DMA1_Channel6_IRQHandler+0x1c>
		USART2_CheckDmaReception();
 8000bf0:	f000 ff34 	bl	8001a5c <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8000bf4:	4808      	ldr	r0, [pc, #32]	; (8000c18 <DMA1_Channel6_IRQHandler+0x38>)
 8000bf6:	f7ff ff6b 	bl	8000ad0 <LL_DMA_ClearFlag_TC6>
	/* USER CODE END DMA1_Channel6_IRQn 0 */

	/* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

	/* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000bfa:	e00a      	b.n	8000c12 <DMA1_Channel6_IRQHandler+0x32>
	} else if (LL_DMA_IsActiveFlag_HT6(DMA1) == SET) {
 8000bfc:	4806      	ldr	r0, [pc, #24]	; (8000c18 <DMA1_Channel6_IRQHandler+0x38>)
 8000bfe:	f7ff ff53 	bl	8000aa8 <LL_DMA_IsActiveFlag_HT6>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d104      	bne.n	8000c12 <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8000c08:	f000 ff28 	bl	8001a5c <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8000c0c:	4802      	ldr	r0, [pc, #8]	; (8000c18 <DMA1_Channel6_IRQHandler+0x38>)
 8000c0e:	f7ff ff6d 	bl	8000aec <LL_DMA_ClearFlag_HT6>
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40020000 	.word	0x40020000

08000c1c <TIM2_IRQHandler>:

/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM2_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM2)) {
 8000c20:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000c24:	f7ff ff7e 	bl	8000b24 <LL_TIM_IsActiveFlag_UPDATE>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d004      	beq.n	8000c38 <TIM2_IRQHandler+0x1c>
		setDutyCycle(PWM_Value);
 8000c2e:	4b05      	ldr	r3, [pc, #20]	; (8000c44 <TIM2_IRQHandler+0x28>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff fd5e 	bl	80006f4 <setDutyCycle>
	}
	/* USER CODE END TIM2_IRQn 0 */
	/* USER CODE BEGIN TIM2_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM2);
 8000c38:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000c3c:	f7ff ff64 	bl	8000b08 <LL_TIM_ClearFlag_UPDATE>
	/* USER CODE END TIM2_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000098 	.word	0x20000098

08000c48 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
 */
void USART2_IRQHandler(void) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */
	if (LL_USART_IsActiveFlag_IDLE(USART2)) {
 8000c4c:	4806      	ldr	r0, [pc, #24]	; (8000c68 <USART2_IRQHandler+0x20>)
 8000c4e:	f7ff ff7c 	bl	8000b4a <LL_USART_IsActiveFlag_IDLE>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <USART2_IRQHandler+0x14>
		USART2_CheckDmaReception();
 8000c58:	f000 ff00 	bl	8001a5c <USART2_CheckDmaReception>
	}
	/* USER CODE END USART2_IRQn 0 */
	/* USER CODE BEGIN USART2_IRQn 1 */
	LL_USART_ClearFlag_IDLE(USART2);
 8000c5c:	4802      	ldr	r0, [pc, #8]	; (8000c68 <USART2_IRQHandler+0x20>)
 8000c5e:	f7ff ff87 	bl	8000b70 <LL_USART_ClearFlag_IDLE>
	/* USER CODE END USART2_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40004400 	.word	0x40004400

08000c6c <SystemInit>:
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <SystemInit+0x20>)
 8000c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c76:	4a05      	ldr	r2, [pc, #20]	; (8000c8c <SystemInit+0x20>)
 8000c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8000c80:	bf00      	nop
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	e000ed00 	.word	0xe000ed00

08000c90 <__NVIC_GetPriorityGrouping>:
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c94:	4b04      	ldr	r3, [pc, #16]	; (8000ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	0a1b      	lsrs	r3, r3, #8
 8000c9a:	f003 0307 	and.w	r3, r3, #7
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <__NVIC_EnableIRQ>:
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	db0b      	blt.n	8000cd6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	f003 021f 	and.w	r2, r3, #31
 8000cc4:	4907      	ldr	r1, [pc, #28]	; (8000ce4 <__NVIC_EnableIRQ+0x38>)
 8000cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cca:	095b      	lsrs	r3, r3, #5
 8000ccc:	2001      	movs	r0, #1
 8000cce:	fa00 f202 	lsl.w	r2, r0, r2
 8000cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000cd6:	bf00      	nop
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	e000e100 	.word	0xe000e100

08000ce8 <__NVIC_SetPriority>:
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	6039      	str	r1, [r7, #0]
 8000cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	db0a      	blt.n	8000d12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	b2da      	uxtb	r2, r3
 8000d00:	490c      	ldr	r1, [pc, #48]	; (8000d34 <__NVIC_SetPriority+0x4c>)
 8000d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d06:	0112      	lsls	r2, r2, #4
 8000d08:	b2d2      	uxtb	r2, r2
 8000d0a:	440b      	add	r3, r1
 8000d0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d10:	e00a      	b.n	8000d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4908      	ldr	r1, [pc, #32]	; (8000d38 <__NVIC_SetPriority+0x50>)
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	f003 030f 	and.w	r3, r3, #15
 8000d1e:	3b04      	subs	r3, #4
 8000d20:	0112      	lsls	r2, r2, #4
 8000d22:	b2d2      	uxtb	r2, r2
 8000d24:	440b      	add	r3, r1
 8000d26:	761a      	strb	r2, [r3, #24]
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	e000e100 	.word	0xe000e100
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <NVIC_EncodePriority>:
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b089      	sub	sp, #36	; 0x24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f003 0307 	and.w	r3, r3, #7
 8000d4e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	f1c3 0307 	rsb	r3, r3, #7
 8000d56:	2b04      	cmp	r3, #4
 8000d58:	bf28      	it	cs
 8000d5a:	2304      	movcs	r3, #4
 8000d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	3304      	adds	r3, #4
 8000d62:	2b06      	cmp	r3, #6
 8000d64:	d902      	bls.n	8000d6c <NVIC_EncodePriority+0x30>
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	3b03      	subs	r3, #3
 8000d6a:	e000      	b.n	8000d6e <NVIC_EncodePriority+0x32>
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d70:	f04f 32ff 	mov.w	r2, #4294967295
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	43da      	mvns	r2, r3
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	401a      	ands	r2, r3
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d84:	f04f 31ff 	mov.w	r1, #4294967295
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8e:	43d9      	mvns	r1, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d94:	4313      	orrs	r3, r2
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3724      	adds	r7, #36	; 0x24
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
	...

08000da4 <LL_AHB1_GRP1_EnableClock>:
{
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000dac:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000dae:	695a      	ldr	r2, [r3, #20]
 8000db0:	4907      	ldr	r1, [pc, #28]	; (8000dd0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000db8:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000dba:	695a      	ldr	r2, [r3, #20]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
}
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	40021000 	.word	0x40021000

08000dd4 <LL_APB1_GRP1_EnableClock>:
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000ddc:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000dde:	69da      	ldr	r2, [r3, #28]
 8000de0:	4907      	ldr	r1, [pc, #28]	; (8000e00 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4313      	orrs	r3, r2
 8000de6:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000de8:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000dea:	69da      	ldr	r2, [r3, #28]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4013      	ands	r3, r2
 8000df0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000df2:	68fb      	ldr	r3, [r7, #12]
}
 8000df4:	bf00      	nop
 8000df6:	3714      	adds	r7, #20
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	40021000 	.word	0x40021000

08000e04 <LL_TIM_EnableCounter>:
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f043 0201 	orr.w	r2, r3, #1
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	601a      	str	r2, [r3, #0]
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <LL_TIM_DisableARRPreload>:
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	601a      	str	r2, [r3, #0]
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <LL_TIM_CC_EnableChannel>:
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6a1a      	ldr	r2, [r3, #32]
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	431a      	orrs	r2, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	621a      	str	r2, [r3, #32]
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
	...

08000e68 <LL_TIM_OC_DisableFast>:
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d028      	beq.n	8000eca <LL_TIM_OC_DisableFast+0x62>
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	d023      	beq.n	8000ec6 <LL_TIM_OC_DisableFast+0x5e>
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	2b10      	cmp	r3, #16
 8000e82:	d01e      	beq.n	8000ec2 <LL_TIM_OC_DisableFast+0x5a>
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	2b40      	cmp	r3, #64	; 0x40
 8000e88:	d019      	beq.n	8000ebe <LL_TIM_OC_DisableFast+0x56>
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e90:	d013      	beq.n	8000eba <LL_TIM_OC_DisableFast+0x52>
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e98:	d00d      	beq.n	8000eb6 <LL_TIM_OC_DisableFast+0x4e>
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000ea0:	d007      	beq.n	8000eb2 <LL_TIM_OC_DisableFast+0x4a>
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ea8:	d101      	bne.n	8000eae <LL_TIM_OC_DisableFast+0x46>
 8000eaa:	2307      	movs	r3, #7
 8000eac:	e00e      	b.n	8000ecc <LL_TIM_OC_DisableFast+0x64>
 8000eae:	2308      	movs	r3, #8
 8000eb0:	e00c      	b.n	8000ecc <LL_TIM_OC_DisableFast+0x64>
 8000eb2:	2306      	movs	r3, #6
 8000eb4:	e00a      	b.n	8000ecc <LL_TIM_OC_DisableFast+0x64>
 8000eb6:	2305      	movs	r3, #5
 8000eb8:	e008      	b.n	8000ecc <LL_TIM_OC_DisableFast+0x64>
 8000eba:	2304      	movs	r3, #4
 8000ebc:	e006      	b.n	8000ecc <LL_TIM_OC_DisableFast+0x64>
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e004      	b.n	8000ecc <LL_TIM_OC_DisableFast+0x64>
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	e002      	b.n	8000ecc <LL_TIM_OC_DisableFast+0x64>
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e000      	b.n	8000ecc <LL_TIM_OC_DisableFast+0x64>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3318      	adds	r3, #24
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
 8000ed6:	4a0b      	ldr	r2, [pc, #44]	; (8000f04 <LL_TIM_OC_DisableFast+0x9c>)
 8000ed8:	5cd3      	ldrb	r3, [r2, r3]
 8000eda:	440b      	add	r3, r1
 8000edc:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	4908      	ldr	r1, [pc, #32]	; (8000f08 <LL_TIM_OC_DisableFast+0xa0>)
 8000ee6:	5ccb      	ldrb	r3, [r1, r3]
 8000ee8:	4619      	mov	r1, r3
 8000eea:	2304      	movs	r3, #4
 8000eec:	408b      	lsls	r3, r1
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	401a      	ands	r2, r3
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	601a      	str	r2, [r3, #0]
}
 8000ef6:	bf00      	nop
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	08002de0 	.word	0x08002de0
 8000f08:	08002dec 	.word	0x08002dec

08000f0c <LL_TIM_OC_EnablePreload>:
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d028      	beq.n	8000f6e <LL_TIM_OC_EnablePreload+0x62>
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	2b04      	cmp	r3, #4
 8000f20:	d023      	beq.n	8000f6a <LL_TIM_OC_EnablePreload+0x5e>
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	2b10      	cmp	r3, #16
 8000f26:	d01e      	beq.n	8000f66 <LL_TIM_OC_EnablePreload+0x5a>
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	2b40      	cmp	r3, #64	; 0x40
 8000f2c:	d019      	beq.n	8000f62 <LL_TIM_OC_EnablePreload+0x56>
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f34:	d013      	beq.n	8000f5e <LL_TIM_OC_EnablePreload+0x52>
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f3c:	d00d      	beq.n	8000f5a <LL_TIM_OC_EnablePreload+0x4e>
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f44:	d007      	beq.n	8000f56 <LL_TIM_OC_EnablePreload+0x4a>
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f4c:	d101      	bne.n	8000f52 <LL_TIM_OC_EnablePreload+0x46>
 8000f4e:	2307      	movs	r3, #7
 8000f50:	e00e      	b.n	8000f70 <LL_TIM_OC_EnablePreload+0x64>
 8000f52:	2308      	movs	r3, #8
 8000f54:	e00c      	b.n	8000f70 <LL_TIM_OC_EnablePreload+0x64>
 8000f56:	2306      	movs	r3, #6
 8000f58:	e00a      	b.n	8000f70 <LL_TIM_OC_EnablePreload+0x64>
 8000f5a:	2305      	movs	r3, #5
 8000f5c:	e008      	b.n	8000f70 <LL_TIM_OC_EnablePreload+0x64>
 8000f5e:	2304      	movs	r3, #4
 8000f60:	e006      	b.n	8000f70 <LL_TIM_OC_EnablePreload+0x64>
 8000f62:	2303      	movs	r3, #3
 8000f64:	e004      	b.n	8000f70 <LL_TIM_OC_EnablePreload+0x64>
 8000f66:	2302      	movs	r3, #2
 8000f68:	e002      	b.n	8000f70 <LL_TIM_OC_EnablePreload+0x64>
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e000      	b.n	8000f70 <LL_TIM_OC_EnablePreload+0x64>
 8000f6e:	2300      	movs	r3, #0
 8000f70:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	3318      	adds	r3, #24
 8000f76:	4619      	mov	r1, r3
 8000f78:	7bfb      	ldrb	r3, [r7, #15]
 8000f7a:	4a0a      	ldr	r2, [pc, #40]	; (8000fa4 <LL_TIM_OC_EnablePreload+0x98>)
 8000f7c:	5cd3      	ldrb	r3, [r2, r3]
 8000f7e:	440b      	add	r3, r1
 8000f80:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	4907      	ldr	r1, [pc, #28]	; (8000fa8 <LL_TIM_OC_EnablePreload+0x9c>)
 8000f8a:	5ccb      	ldrb	r3, [r1, r3]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	2308      	movs	r3, #8
 8000f90:	408b      	lsls	r3, r1
 8000f92:	431a      	orrs	r2, r3
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	601a      	str	r2, [r3, #0]
}
 8000f98:	bf00      	nop
 8000f9a:	3714      	adds	r7, #20
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	08002de0 	.word	0x08002de0
 8000fa8:	08002dec 	.word	0x08002dec

08000fac <LL_TIM_SetClockSource>:
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8000fbe:	f023 0307 	bic.w	r3, r3, #7
 8000fc2:	683a      	ldr	r2, [r7, #0]
 8000fc4:	431a      	orrs	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr

08000fd6 <LL_TIM_SetTriggerOutput>:
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b083      	sub	sp, #12
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
 8000fde:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	431a      	orrs	r2, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	605a      	str	r2, [r3, #4]
}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <LL_TIM_DisableMasterSlaveMode>:
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	609a      	str	r2, [r3, #8]
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr

0800101c <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	f043 0201 	orr.w	r2, r3, #1
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	60da      	str	r2, [r3, #12]
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <TIM2_RegisterCallback>:
/* USER CODE BEGIN 0 */
/* Declaration and initialization of callback function */
static void (*TIM2_ProcessData)(uint8_t data) = 0;

/* Register callback */
void TIM2_RegisterCallback(void *callback) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
	if (callback != 0) {
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d002      	beq.n	8001050 <TIM2_RegisterCallback+0x14>
		TIM2_ProcessData = callback;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a03      	ldr	r2, [pc, #12]	; (800105c <TIM2_RegisterCallback+0x20>)
 800104e:	6013      	str	r3, [r2, #0]
	}
}
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	20000088 	.word	0x20000088

08001060 <MX_TIM2_Init>:
/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b094      	sub	sp, #80	; 0x50
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001066:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
 8001074:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001076:	f107 031c 	add.w	r3, r7, #28
 800107a:	2220      	movs	r2, #32
 800107c:	2100      	movs	r1, #0
 800107e:	4618      	mov	r0, r3
 8001080:	f001 fdd6 	bl	8002c30 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
 8001090:	611a      	str	r2, [r3, #16]
 8001092:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001094:	2001      	movs	r0, #1
 8001096:	f7ff fe9d 	bl	8000dd4 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800109a:	f7ff fdf9 	bl	8000c90 <__NVIC_GetPriorityGrouping>
 800109e:	4603      	mov	r3, r0
 80010a0:	2200      	movs	r2, #0
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fe49 	bl	8000d3c <NVIC_EncodePriority>
 80010aa:	4603      	mov	r3, r0
 80010ac:	4619      	mov	r1, r3
 80010ae:	201c      	movs	r0, #28
 80010b0:	f7ff fe1a 	bl	8000ce8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 80010b4:	201c      	movs	r0, #28
 80010b6:	f7ff fdf9 	bl	8000cac <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 799;
 80010ba:	f240 331f 	movw	r3, #799	; 0x31f
 80010be:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80010c0:	2300      	movs	r3, #0
 80010c2:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 99;
 80010c4:	2363      	movs	r3, #99	; 0x63
 80010c6:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80010c8:	2300      	movs	r3, #0
 80010ca:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80010cc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80010d0:	4619      	mov	r1, r3
 80010d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80010d6:	f001 f8ff 	bl	80022d8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 80010da:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80010de:	f7ff fea1 	bl	8000e24 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 80010e2:	2100      	movs	r1, #0
 80010e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80010e8:	f7ff ff60 	bl	8000fac <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 80010ec:	2101      	movs	r1, #1
 80010ee:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80010f2:	f7ff ff0b 	bl	8000f0c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80010f6:	2360      	movs	r3, #96	; 0x60
 80010f8:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80010fe:	2300      	movs	r3, #0
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001106:	2300      	movs	r3, #0
 8001108:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800110a:	f107 031c 	add.w	r3, r7, #28
 800110e:	461a      	mov	r2, r3
 8001110:	2101      	movs	r1, #1
 8001112:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001116:	f001 f951 	bl	80023bc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 800111a:	2101      	movs	r1, #1
 800111c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001120:	f7ff fea2 	bl	8000e68 <LL_TIM_OC_DisableFast>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8001124:	2300      	movs	r3, #0
 8001126:	61fb      	str	r3, [r7, #28]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8001128:	f107 031c 	add.w	r3, r7, #28
 800112c:	461a      	mov	r2, r3
 800112e:	2110      	movs	r1, #16
 8001130:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001134:	f001 f942 	bl	80023bc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 8001138:	2110      	movs	r1, #16
 800113a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800113e:	f7ff fe93 	bl	8000e68 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8001142:	2100      	movs	r1, #0
 8001144:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001148:	f7ff ff45 	bl	8000fd6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800114c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001150:	f7ff ff54 	bl	8000ffc <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */
  LL_TIM_EnableCounter(TIM2);
 8001154:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001158:	f7ff fe54 	bl	8000e04 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 800115c:	2101      	movs	r1, #1
 800115e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001162:	f7ff fe6f 	bl	8000e44 <LL_TIM_CC_EnableChannel>
  //LL_TIM_EnableIT_CC1(TIM2);
  LL_TIM_EnableIT_UPDATE(TIM2);
 8001166:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800116a:	f7ff ff57 	bl	800101c <LL_TIM_EnableIT_UPDATE>
  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800116e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001172:	f7ff fe17 	bl	8000da4 <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8001176:	2320      	movs	r3, #32
 8001178:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800117a:	2302      	movs	r3, #2
 800117c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001186:	2300      	movs	r3, #0
 8001188:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800118a:	2301      	movs	r3, #1
 800118c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118e:	1d3b      	adds	r3, r7, #4
 8001190:	4619      	mov	r1, r3
 8001192:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001196:	f000 fdf7 	bl	8001d88 <LL_GPIO_Init>

}
 800119a:	bf00      	nop
 800119c:	3750      	adds	r7, #80	; 0x50
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
	...

080011a4 <__NVIC_GetPriorityGrouping>:
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a8:	4b04      	ldr	r3, [pc, #16]	; (80011bc <__NVIC_GetPriorityGrouping+0x18>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	0a1b      	lsrs	r3, r3, #8
 80011ae:	f003 0307 	and.w	r3, r3, #7
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <__NVIC_EnableIRQ>:
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	db0b      	blt.n	80011ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	f003 021f 	and.w	r2, r3, #31
 80011d8:	4907      	ldr	r1, [pc, #28]	; (80011f8 <__NVIC_EnableIRQ+0x38>)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	095b      	lsrs	r3, r3, #5
 80011e0:	2001      	movs	r0, #1
 80011e2:	fa00 f202 	lsl.w	r2, r0, r2
 80011e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	e000e100 	.word	0xe000e100

080011fc <__NVIC_SetPriority>:
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	6039      	str	r1, [r7, #0]
 8001206:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120c:	2b00      	cmp	r3, #0
 800120e:	db0a      	blt.n	8001226 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	b2da      	uxtb	r2, r3
 8001214:	490c      	ldr	r1, [pc, #48]	; (8001248 <__NVIC_SetPriority+0x4c>)
 8001216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121a:	0112      	lsls	r2, r2, #4
 800121c:	b2d2      	uxtb	r2, r2
 800121e:	440b      	add	r3, r1
 8001220:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001224:	e00a      	b.n	800123c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4908      	ldr	r1, [pc, #32]	; (800124c <__NVIC_SetPriority+0x50>)
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	f003 030f 	and.w	r3, r3, #15
 8001232:	3b04      	subs	r3, #4
 8001234:	0112      	lsls	r2, r2, #4
 8001236:	b2d2      	uxtb	r2, r2
 8001238:	440b      	add	r3, r1
 800123a:	761a      	strb	r2, [r3, #24]
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	e000e100 	.word	0xe000e100
 800124c:	e000ed00 	.word	0xe000ed00

08001250 <NVIC_EncodePriority>:
{
 8001250:	b480      	push	{r7}
 8001252:	b089      	sub	sp, #36	; 0x24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	f1c3 0307 	rsb	r3, r3, #7
 800126a:	2b04      	cmp	r3, #4
 800126c:	bf28      	it	cs
 800126e:	2304      	movcs	r3, #4
 8001270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	3304      	adds	r3, #4
 8001276:	2b06      	cmp	r3, #6
 8001278:	d902      	bls.n	8001280 <NVIC_EncodePriority+0x30>
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3b03      	subs	r3, #3
 800127e:	e000      	b.n	8001282 <NVIC_EncodePriority+0x32>
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001284:	f04f 32ff 	mov.w	r2, #4294967295
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	fa02 f303 	lsl.w	r3, r2, r3
 800128e:	43da      	mvns	r2, r3
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	401a      	ands	r2, r3
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001298:	f04f 31ff 	mov.w	r1, #4294967295
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	fa01 f303 	lsl.w	r3, r1, r3
 80012a2:	43d9      	mvns	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	4313      	orrs	r3, r2
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3724      	adds	r7, #36	; 0x24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
	...

080012b8 <LL_DMA_EnableChannel>:
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	3b01      	subs	r3, #1
 80012c6:	4a0b      	ldr	r2, [pc, #44]	; (80012f4 <LL_DMA_EnableChannel+0x3c>)
 80012c8:	5cd3      	ldrb	r3, [r2, r3]
 80012ca:	461a      	mov	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4413      	add	r3, r2
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	683a      	ldr	r2, [r7, #0]
 80012d4:	3a01      	subs	r2, #1
 80012d6:	4907      	ldr	r1, [pc, #28]	; (80012f4 <LL_DMA_EnableChannel+0x3c>)
 80012d8:	5c8a      	ldrb	r2, [r1, r2]
 80012da:	4611      	mov	r1, r2
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	440a      	add	r2, r1
 80012e0:	f043 0301 	orr.w	r3, r3, #1
 80012e4:	6013      	str	r3, [r2, #0]
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	08002df8 	.word	0x08002df8

080012f8 <LL_DMA_DisableChannel>:
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	3b01      	subs	r3, #1
 8001306:	4a0b      	ldr	r2, [pc, #44]	; (8001334 <LL_DMA_DisableChannel+0x3c>)
 8001308:	5cd3      	ldrb	r3, [r2, r3]
 800130a:	461a      	mov	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4413      	add	r3, r2
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	683a      	ldr	r2, [r7, #0]
 8001314:	3a01      	subs	r2, #1
 8001316:	4907      	ldr	r1, [pc, #28]	; (8001334 <LL_DMA_DisableChannel+0x3c>)
 8001318:	5c8a      	ldrb	r2, [r1, r2]
 800131a:	4611      	mov	r1, r2
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	440a      	add	r2, r1
 8001320:	f023 0301 	bic.w	r3, r3, #1
 8001324:	6013      	str	r3, [r2, #0]
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	08002df8 	.word	0x08002df8

08001338 <LL_DMA_SetDataTransferDirection>:
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	3b01      	subs	r3, #1
 8001348:	4a0d      	ldr	r2, [pc, #52]	; (8001380 <LL_DMA_SetDataTransferDirection+0x48>)
 800134a:	5cd3      	ldrb	r3, [r2, r3]
 800134c:	461a      	mov	r2, r3
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	4413      	add	r3, r2
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001358:	f023 0310 	bic.w	r3, r3, #16
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	3a01      	subs	r2, #1
 8001360:	4907      	ldr	r1, [pc, #28]	; (8001380 <LL_DMA_SetDataTransferDirection+0x48>)
 8001362:	5c8a      	ldrb	r2, [r1, r2]
 8001364:	4611      	mov	r1, r2
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	440a      	add	r2, r1
 800136a:	4611      	mov	r1, r2
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	4313      	orrs	r3, r2
 8001370:	600b      	str	r3, [r1, #0]
}
 8001372:	bf00      	nop
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	08002df8 	.word	0x08002df8

08001384 <LL_DMA_GetDataTransferDirection>:
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	3b01      	subs	r3, #1
 8001392:	4a07      	ldr	r2, [pc, #28]	; (80013b0 <LL_DMA_GetDataTransferDirection+0x2c>)
 8001394:	5cd3      	ldrb	r3, [r2, r3]
 8001396:	461a      	mov	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	f244 0310 	movw	r3, #16400	; 0x4010
 80013a2:	4013      	ands	r3, r2
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	08002df8 	.word	0x08002df8

080013b4 <LL_DMA_SetMode>:
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	4a0c      	ldr	r2, [pc, #48]	; (80013f8 <LL_DMA_SetMode+0x44>)
 80013c6:	5cd3      	ldrb	r3, [r2, r3]
 80013c8:	461a      	mov	r2, r3
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	4413      	add	r3, r2
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f023 0220 	bic.w	r2, r3, #32
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	3b01      	subs	r3, #1
 80013d8:	4907      	ldr	r1, [pc, #28]	; (80013f8 <LL_DMA_SetMode+0x44>)
 80013da:	5ccb      	ldrb	r3, [r1, r3]
 80013dc:	4619      	mov	r1, r3
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	440b      	add	r3, r1
 80013e2:	4619      	mov	r1, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	600b      	str	r3, [r1, #0]
}
 80013ea:	bf00      	nop
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	08002df8 	.word	0x08002df8

080013fc <LL_DMA_SetPeriphIncMode>:
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	60b9      	str	r1, [r7, #8]
 8001406:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	3b01      	subs	r3, #1
 800140c:	4a0c      	ldr	r2, [pc, #48]	; (8001440 <LL_DMA_SetPeriphIncMode+0x44>)
 800140e:	5cd3      	ldrb	r3, [r2, r3]
 8001410:	461a      	mov	r2, r3
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	4413      	add	r3, r2
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	3b01      	subs	r3, #1
 8001420:	4907      	ldr	r1, [pc, #28]	; (8001440 <LL_DMA_SetPeriphIncMode+0x44>)
 8001422:	5ccb      	ldrb	r3, [r1, r3]
 8001424:	4619      	mov	r1, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	440b      	add	r3, r1
 800142a:	4619      	mov	r1, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	4313      	orrs	r3, r2
 8001430:	600b      	str	r3, [r1, #0]
}
 8001432:	bf00      	nop
 8001434:	3714      	adds	r7, #20
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	08002df8 	.word	0x08002df8

08001444 <LL_DMA_SetMemoryIncMode>:
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	3b01      	subs	r3, #1
 8001454:	4a0c      	ldr	r2, [pc, #48]	; (8001488 <LL_DMA_SetMemoryIncMode+0x44>)
 8001456:	5cd3      	ldrb	r3, [r2, r3]
 8001458:	461a      	mov	r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4413      	add	r3, r2
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	3b01      	subs	r3, #1
 8001468:	4907      	ldr	r1, [pc, #28]	; (8001488 <LL_DMA_SetMemoryIncMode+0x44>)
 800146a:	5ccb      	ldrb	r3, [r1, r3]
 800146c:	4619      	mov	r1, r3
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	440b      	add	r3, r1
 8001472:	4619      	mov	r1, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4313      	orrs	r3, r2
 8001478:	600b      	str	r3, [r1, #0]
}
 800147a:	bf00      	nop
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	08002df8 	.word	0x08002df8

0800148c <LL_DMA_SetPeriphSize>:
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	3b01      	subs	r3, #1
 800149c:	4a0c      	ldr	r2, [pc, #48]	; (80014d0 <LL_DMA_SetPeriphSize+0x44>)
 800149e:	5cd3      	ldrb	r3, [r2, r3]
 80014a0:	461a      	mov	r2, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	4413      	add	r3, r2
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	3b01      	subs	r3, #1
 80014b0:	4907      	ldr	r1, [pc, #28]	; (80014d0 <LL_DMA_SetPeriphSize+0x44>)
 80014b2:	5ccb      	ldrb	r3, [r1, r3]
 80014b4:	4619      	mov	r1, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	440b      	add	r3, r1
 80014ba:	4619      	mov	r1, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4313      	orrs	r3, r2
 80014c0:	600b      	str	r3, [r1, #0]
}
 80014c2:	bf00      	nop
 80014c4:	3714      	adds	r7, #20
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	08002df8 	.word	0x08002df8

080014d4 <LL_DMA_SetMemorySize>:
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	3b01      	subs	r3, #1
 80014e4:	4a0c      	ldr	r2, [pc, #48]	; (8001518 <LL_DMA_SetMemorySize+0x44>)
 80014e6:	5cd3      	ldrb	r3, [r2, r3]
 80014e8:	461a      	mov	r2, r3
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	4413      	add	r3, r2
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	3b01      	subs	r3, #1
 80014f8:	4907      	ldr	r1, [pc, #28]	; (8001518 <LL_DMA_SetMemorySize+0x44>)
 80014fa:	5ccb      	ldrb	r3, [r1, r3]
 80014fc:	4619      	mov	r1, r3
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	440b      	add	r3, r1
 8001502:	4619      	mov	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	4313      	orrs	r3, r2
 8001508:	600b      	str	r3, [r1, #0]
}
 800150a:	bf00      	nop
 800150c:	3714      	adds	r7, #20
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	08002df8 	.word	0x08002df8

0800151c <LL_DMA_SetChannelPriorityLevel>:
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	3b01      	subs	r3, #1
 800152c:	4a0c      	ldr	r2, [pc, #48]	; (8001560 <LL_DMA_SetChannelPriorityLevel+0x44>)
 800152e:	5cd3      	ldrb	r3, [r2, r3]
 8001530:	461a      	mov	r2, r3
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	4413      	add	r3, r2
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	3b01      	subs	r3, #1
 8001540:	4907      	ldr	r1, [pc, #28]	; (8001560 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8001542:	5ccb      	ldrb	r3, [r1, r3]
 8001544:	4619      	mov	r1, r3
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	440b      	add	r3, r1
 800154a:	4619      	mov	r1, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4313      	orrs	r3, r2
 8001550:	600b      	str	r3, [r1, #0]
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	08002df8 	.word	0x08002df8

08001564 <LL_DMA_SetDataLength>:
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	3b01      	subs	r3, #1
 8001574:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <LL_DMA_SetDataLength+0x44>)
 8001576:	5cd3      	ldrb	r3, [r2, r3]
 8001578:	461a      	mov	r2, r3
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	4413      	add	r3, r2
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	0c1b      	lsrs	r3, r3, #16
 8001582:	041b      	lsls	r3, r3, #16
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	3a01      	subs	r2, #1
 8001588:	4907      	ldr	r1, [pc, #28]	; (80015a8 <LL_DMA_SetDataLength+0x44>)
 800158a:	5c8a      	ldrb	r2, [r1, r2]
 800158c:	4611      	mov	r1, r2
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	440a      	add	r2, r1
 8001592:	4611      	mov	r1, r2
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	4313      	orrs	r3, r2
 8001598:	604b      	str	r3, [r1, #4]
}
 800159a:	bf00      	nop
 800159c:	3714      	adds	r7, #20
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	08002df8 	.word	0x08002df8

080015ac <LL_DMA_GetDataLength>:
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	3b01      	subs	r3, #1
 80015ba:	4a06      	ldr	r2, [pc, #24]	; (80015d4 <LL_DMA_GetDataLength+0x28>)
 80015bc:	5cd3      	ldrb	r3, [r2, r3]
 80015be:	461a      	mov	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4413      	add	r3, r2
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	b29b      	uxth	r3, r3
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	08002df8 	.word	0x08002df8

080015d8 <LL_DMA_ConfigAddresses>:
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
 80015e4:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	2b10      	cmp	r3, #16
 80015ea:	d114      	bne.n	8001616 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	3b01      	subs	r3, #1
 80015f0:	4a16      	ldr	r2, [pc, #88]	; (800164c <LL_DMA_ConfigAddresses+0x74>)
 80015f2:	5cd3      	ldrb	r3, [r2, r3]
 80015f4:	461a      	mov	r2, r3
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4413      	add	r3, r2
 80015fa:	461a      	mov	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	3b01      	subs	r3, #1
 8001604:	4a11      	ldr	r2, [pc, #68]	; (800164c <LL_DMA_ConfigAddresses+0x74>)
 8001606:	5cd3      	ldrb	r3, [r2, r3]
 8001608:	461a      	mov	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	4413      	add	r3, r2
 800160e:	461a      	mov	r2, r3
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	6093      	str	r3, [r2, #8]
}
 8001614:	e013      	b.n	800163e <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	3b01      	subs	r3, #1
 800161a:	4a0c      	ldr	r2, [pc, #48]	; (800164c <LL_DMA_ConfigAddresses+0x74>)
 800161c:	5cd3      	ldrb	r3, [r2, r3]
 800161e:	461a      	mov	r2, r3
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4413      	add	r3, r2
 8001624:	461a      	mov	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	3b01      	subs	r3, #1
 800162e:	4a07      	ldr	r2, [pc, #28]	; (800164c <LL_DMA_ConfigAddresses+0x74>)
 8001630:	5cd3      	ldrb	r3, [r2, r3]
 8001632:	461a      	mov	r2, r3
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	4413      	add	r3, r2
 8001638:	461a      	mov	r2, r3
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	60d3      	str	r3, [r2, #12]
}
 800163e:	bf00      	nop
 8001640:	3714      	adds	r7, #20
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	08002df8 	.word	0x08002df8

08001650 <LL_DMA_IsActiveFlag_TC6>:
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001660:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001664:	bf0c      	ite	eq
 8001666:	2301      	moveq	r3, #1
 8001668:	2300      	movne	r3, #0
 800166a:	b2db      	uxtb	r3, r3
}
 800166c:	4618      	mov	r0, r3
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <LL_DMA_IsActiveFlag_HT6>:
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001688:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800168c:	bf0c      	ite	eq
 800168e:	2301      	moveq	r3, #1
 8001690:	2300      	movne	r3, #0
 8001692:	b2db      	uxtb	r3, r3
}
 8001694:	4618      	mov	r0, r3
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	3b01      	subs	r3, #1
 80016ae:	4a0b      	ldr	r2, [pc, #44]	; (80016dc <LL_DMA_EnableIT_TC+0x3c>)
 80016b0:	5cd3      	ldrb	r3, [r2, r3]
 80016b2:	461a      	mov	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4413      	add	r3, r2
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	683a      	ldr	r2, [r7, #0]
 80016bc:	3a01      	subs	r2, #1
 80016be:	4907      	ldr	r1, [pc, #28]	; (80016dc <LL_DMA_EnableIT_TC+0x3c>)
 80016c0:	5c8a      	ldrb	r2, [r1, r2]
 80016c2:	4611      	mov	r1, r2
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	440a      	add	r2, r1
 80016c8:	f043 0302 	orr.w	r3, r3, #2
 80016cc:	6013      	str	r3, [r2, #0]
}
 80016ce:	bf00      	nop
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	08002df8 	.word	0x08002df8

080016e0 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	3b01      	subs	r3, #1
 80016ee:	4a0b      	ldr	r2, [pc, #44]	; (800171c <LL_DMA_EnableIT_HT+0x3c>)
 80016f0:	5cd3      	ldrb	r3, [r2, r3]
 80016f2:	461a      	mov	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4413      	add	r3, r2
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	683a      	ldr	r2, [r7, #0]
 80016fc:	3a01      	subs	r2, #1
 80016fe:	4907      	ldr	r1, [pc, #28]	; (800171c <LL_DMA_EnableIT_HT+0x3c>)
 8001700:	5c8a      	ldrb	r2, [r1, r2]
 8001702:	4611      	mov	r1, r2
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	440a      	add	r2, r1
 8001708:	f043 0304 	orr.w	r3, r3, #4
 800170c:	6013      	str	r3, [r2, #0]
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	08002df8 	.word	0x08002df8

08001720 <LL_AHB1_GRP1_EnableClock>:
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800172a:	695a      	ldr	r2, [r3, #20]
 800172c:	4907      	ldr	r1, [pc, #28]	; (800174c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4313      	orrs	r3, r2
 8001732:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001734:	4b05      	ldr	r3, [pc, #20]	; (800174c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001736:	695a      	ldr	r2, [r3, #20]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	4013      	ands	r3, r2
 800173c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800173e:	68fb      	ldr	r3, [r7, #12]
}
 8001740:	bf00      	nop
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	40021000 	.word	0x40021000

08001750 <LL_APB1_GRP1_EnableClock>:
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <LL_APB1_GRP1_EnableClock+0x2c>)
 800175a:	69da      	ldr	r2, [r3, #28]
 800175c:	4907      	ldr	r1, [pc, #28]	; (800177c <LL_APB1_GRP1_EnableClock+0x2c>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4313      	orrs	r3, r2
 8001762:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001766:	69da      	ldr	r2, [r3, #28]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4013      	ands	r3, r2
 800176c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800176e:	68fb      	ldr	r3, [r7, #12]
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40021000 	.word	0x40021000

08001780 <LL_USART_Enable>:
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f043 0201 	orr.w	r2, r3, #1
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	601a      	str	r2, [r3, #0]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <LL_USART_ConfigAsyncMode>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	609a      	str	r2, [r3, #8]
}
 80017c0:	bf00      	nop
 80017c2:	370c      	adds	r7, #12
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b089      	sub	sp, #36	; 0x24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	e853 3f00 	ldrex	r3, [r3]
 80017de:	60bb      	str	r3, [r7, #8]
   return(result);
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	f043 0310 	orr.w	r3, r3, #16
 80017e6:	61fb      	str	r3, [r7, #28]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	61ba      	str	r2, [r7, #24]
 80017ee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80017f0:	6979      	ldr	r1, [r7, #20]
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	e841 2300 	strex	r3, r2, [r1]
 80017f8:	613b      	str	r3, [r7, #16]
   return(result);
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1e9      	bne.n	80017d4 <LL_USART_EnableIT_IDLE+0x8>
}
 8001800:	bf00      	nop
 8001802:	bf00      	nop
 8001804:	3724      	adds	r7, #36	; 0x24
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 800180e:	b480      	push	{r7}
 8001810:	b089      	sub	sp, #36	; 0x24
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	3308      	adds	r3, #8
 800181a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	e853 3f00 	ldrex	r3, [r3]
 8001822:	60bb      	str	r3, [r7, #8]
   return(result);
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800182a:	61fb      	str	r3, [r7, #28]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3308      	adds	r3, #8
 8001830:	69fa      	ldr	r2, [r7, #28]
 8001832:	61ba      	str	r2, [r7, #24]
 8001834:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001836:	6979      	ldr	r1, [r7, #20]
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	e841 2300 	strex	r3, r2, [r1]
 800183e:	613b      	str	r3, [r7, #16]
   return(result);
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1e7      	bne.n	8001816 <LL_USART_DisableIT_CTS+0x8>
}
 8001846:	bf00      	nop
 8001848:	bf00      	nop
 800184a:	3724      	adds	r7, #36	; 0x24
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8001854:	b480      	push	{r7}
 8001856:	b089      	sub	sp, #36	; 0x24
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3308      	adds	r3, #8
 8001860:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	e853 3f00 	ldrex	r3, [r3]
 8001868:	60bb      	str	r3, [r7, #8]
   return(result);
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001870:	61fb      	str	r3, [r7, #28]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	3308      	adds	r3, #8
 8001876:	69fa      	ldr	r2, [r7, #28]
 8001878:	61ba      	str	r2, [r7, #24]
 800187a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800187c:	6979      	ldr	r1, [r7, #20]
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	e841 2300 	strex	r3, r2, [r1]
 8001884:	613b      	str	r3, [r7, #16]
   return(result);
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1e7      	bne.n	800185c <LL_USART_EnableDMAReq_RX+0x8>
}
 800188c:	bf00      	nop
 800188e:	bf00      	nop
 8001890:	3724      	adds	r7, #36	; 0x24
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 800189a:	b480      	push	{r7}
 800189c:	b085      	sub	sp, #20
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d103      	bne.n	80018b2 <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	3328      	adds	r3, #40	; 0x28
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	e002      	b.n	80018b8 <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	3324      	adds	r3, #36	; 0x24
 80018b6:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 80018b8:	68fb      	ldr	r3, [r7, #12]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3714      	adds	r7, #20
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <MX_USART2_UART_Init>:
static void (*USART2_ProcessData)(uint8_t sign, uint8_t index, uint16_t length) = 0;
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void) {
 80018c8:	b5b0      	push	{r4, r5, r7, lr}
 80018ca:	b090      	sub	sp, #64	; 0x40
 80018cc:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN USART2_Init 0 */

	/* USER CODE END USART2_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 80018ce:	f107 031c 	add.w	r3, r7, #28
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	60da      	str	r2, [r3, #12]
 80018dc:	611a      	str	r2, [r3, #16]
 80018de:	615a      	str	r2, [r3, #20]
 80018e0:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
 80018f0:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80018f2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80018f6:	f7ff ff2b 	bl	8001750 <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80018fa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80018fe:	f7ff ff0f 	bl	8001720 <LL_AHB1_GRP1_EnableClock>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA15   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = VCP_TX_Pin | VCP_RX_Pin;
 8001902:	f248 0304 	movw	r3, #32772	; 0x8004
 8001906:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001908:	2302      	movs	r3, #2
 800190a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800190c:	2303      	movs	r3, #3
 800190e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001918:	2307      	movs	r3, #7
 800191a:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	4619      	mov	r1, r3
 8001920:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001924:	f000 fa30 	bl	8001d88 <LL_GPIO_Init>

	/* USART2 DMA Init */

	/* USART2_RX Init */
	LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6,
 8001928:	2200      	movs	r2, #0
 800192a:	2106      	movs	r1, #6
 800192c:	483f      	ldr	r0, [pc, #252]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 800192e:	f7ff fd03 	bl	8001338 <LL_DMA_SetDataTransferDirection>
	LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6,
 8001932:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001936:	2106      	movs	r1, #6
 8001938:	483c      	ldr	r0, [pc, #240]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 800193a:	f7ff fdef 	bl	800151c <LL_DMA_SetChannelPriorityLevel>
	LL_DMA_PRIORITY_MEDIUM);

	LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 800193e:	2200      	movs	r2, #0
 8001940:	2106      	movs	r1, #6
 8001942:	483a      	ldr	r0, [pc, #232]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 8001944:	f7ff fd36 	bl	80013b4 <LL_DMA_SetMode>

	LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8001948:	2200      	movs	r2, #0
 800194a:	2106      	movs	r1, #6
 800194c:	4837      	ldr	r0, [pc, #220]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 800194e:	f7ff fd55 	bl	80013fc <LL_DMA_SetPeriphIncMode>

	LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8001952:	2280      	movs	r2, #128	; 0x80
 8001954:	2106      	movs	r1, #6
 8001956:	4835      	ldr	r0, [pc, #212]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 8001958:	f7ff fd74 	bl	8001444 <LL_DMA_SetMemoryIncMode>

	LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800195c:	2200      	movs	r2, #0
 800195e:	2106      	movs	r1, #6
 8001960:	4832      	ldr	r0, [pc, #200]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 8001962:	f7ff fd93 	bl	800148c <LL_DMA_SetPeriphSize>

	LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8001966:	2200      	movs	r2, #0
 8001968:	2106      	movs	r1, #6
 800196a:	4830      	ldr	r0, [pc, #192]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 800196c:	f7ff fdb2 	bl	80014d4 <LL_DMA_SetMemorySize>

	/* USART2 interrupt Init */
	NVIC_SetPriority(USART2_IRQn,
 8001970:	f7ff fc18 	bl	80011a4 <__NVIC_GetPriorityGrouping>
 8001974:	4603      	mov	r3, r0
 8001976:	2200      	movs	r2, #0
 8001978:	2100      	movs	r1, #0
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fc68 	bl	8001250 <NVIC_EncodePriority>
 8001980:	4603      	mov	r3, r0
 8001982:	4619      	mov	r1, r3
 8001984:	2026      	movs	r0, #38	; 0x26
 8001986:	f7ff fc39 	bl	80011fc <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
	NVIC_EnableIRQ(USART2_IRQn);
 800198a:	2026      	movs	r0, #38	; 0x26
 800198c:	f7ff fc18 	bl	80011c0 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN USART2_Init 1 */
	LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6,
 8001990:	2101      	movs	r1, #1
 8001992:	4827      	ldr	r0, [pc, #156]	; (8001a30 <MX_USART2_UART_Init+0x168>)
 8001994:	f7ff ff81 	bl	800189a <LL_USART_DMA_GetRegAddr>
 8001998:	4604      	mov	r4, r0
 800199a:	4d26      	ldr	r5, [pc, #152]	; (8001a34 <MX_USART2_UART_Init+0x16c>)
 800199c:	2106      	movs	r1, #6
 800199e:	4823      	ldr	r0, [pc, #140]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 80019a0:	f7ff fcf0 	bl	8001384 <LL_DMA_GetDataTransferDirection>
 80019a4:	4603      	mov	r3, r0
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	462b      	mov	r3, r5
 80019aa:	4622      	mov	r2, r4
 80019ac:	2106      	movs	r1, #6
 80019ae:	481f      	ldr	r0, [pc, #124]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 80019b0:	f7ff fe12 	bl	80015d8 <LL_DMA_ConfigAddresses>
			LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
			(uint32_t) bufferUSART2dma,
			LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));
	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 80019b4:	2280      	movs	r2, #128	; 0x80
 80019b6:	2106      	movs	r1, #6
 80019b8:	481c      	ldr	r0, [pc, #112]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 80019ba:	f7ff fdd3 	bl	8001564 <LL_DMA_SetDataLength>
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 80019be:	2106      	movs	r1, #6
 80019c0:	481a      	ldr	r0, [pc, #104]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 80019c2:	f7ff fc79 	bl	80012b8 <LL_DMA_EnableChannel>
	//Interrupts
	LL_USART_EnableDMAReq_RX(USART2);
 80019c6:	481a      	ldr	r0, [pc, #104]	; (8001a30 <MX_USART2_UART_Init+0x168>)
 80019c8:	f7ff ff44 	bl	8001854 <LL_USART_EnableDMAReq_RX>
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 80019cc:	2106      	movs	r1, #6
 80019ce:	4817      	ldr	r0, [pc, #92]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 80019d0:	f7ff fe66 	bl	80016a0 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 80019d4:	2106      	movs	r1, #6
 80019d6:	4815      	ldr	r0, [pc, #84]	; (8001a2c <MX_USART2_UART_Init+0x164>)
 80019d8:	f7ff fe82 	bl	80016e0 <LL_DMA_EnableIT_HT>
	/* USER CODE END USART2_Init 1 */
	USART_InitStruct.BaudRate = 115200;
 80019dc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80019e0:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80019e2:	2300      	movs	r3, #0
 80019e4:	623b      	str	r3, [r7, #32]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80019e6:	2300      	movs	r3, #0
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80019ee:	230c      	movs	r3, #12
 80019f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	633b      	str	r3, [r7, #48]	; 0x30
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80019f6:	2300      	movs	r3, #0
 80019f8:	637b      	str	r3, [r7, #52]	; 0x34
	LL_USART_Init(USART2, &USART_InitStruct);
 80019fa:	f107 031c 	add.w	r3, r7, #28
 80019fe:	4619      	mov	r1, r3
 8001a00:	480b      	ldr	r0, [pc, #44]	; (8001a30 <MX_USART2_UART_Init+0x168>)
 8001a02:	f001 f843 	bl	8002a8c <LL_USART_Init>
	LL_USART_DisableIT_CTS(USART2);
 8001a06:	480a      	ldr	r0, [pc, #40]	; (8001a30 <MX_USART2_UART_Init+0x168>)
 8001a08:	f7ff ff01 	bl	800180e <LL_USART_DisableIT_CTS>
	LL_USART_ConfigAsyncMode(USART2);
 8001a0c:	4808      	ldr	r0, [pc, #32]	; (8001a30 <MX_USART2_UART_Init+0x168>)
 8001a0e:	f7ff fec7 	bl	80017a0 <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART2);
 8001a12:	4807      	ldr	r0, [pc, #28]	; (8001a30 <MX_USART2_UART_Init+0x168>)
 8001a14:	f7ff feb4 	bl	8001780 <LL_USART_Enable>
	/* USER CODE BEGIN USART2_Init 2 */
	LL_USART_EnableIT_IDLE(USART2);
 8001a18:	4805      	ldr	r0, [pc, #20]	; (8001a30 <MX_USART2_UART_Init+0x168>)
 8001a1a:	f7ff fed7 	bl	80017cc <LL_USART_EnableIT_IDLE>
	LL_USART_Enable(USART2);
 8001a1e:	4804      	ldr	r0, [pc, #16]	; (8001a30 <MX_USART2_UART_Init+0x168>)
 8001a20:	f7ff feae 	bl	8001780 <LL_USART_Enable>
	/* USER CODE END USART2_Init 2 */

}
 8001a24:	bf00      	nop
 8001a26:	3738      	adds	r7, #56	; 0x38
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a2c:	40020000 	.word	0x40020000
 8001a30:	40004400 	.word	0x40004400
 8001a34:	200000ec 	.word	0x200000ec

08001a38 <USART2_RegisterCallback>:

/* USER CODE BEGIN 1 */
void USART2_RegisterCallback(void *callback) {
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	if (callback != 0) {
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <USART2_RegisterCallback+0x14>
		USART2_ProcessData = callback;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a03      	ldr	r2, [pc, #12]	; (8001a58 <USART2_RegisterCallback+0x20>)
 8001a4a:	6013      	str	r3, [r2, #0]
	}
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	2000008c 	.word	0x2000008c

08001a5c <USART2_CheckDmaReception>:

void USART2_CheckDmaReception(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
	if (USART2_ProcessData == 0)
 8001a62:	4b2d      	ldr	r3, [pc, #180]	; (8001b18 <USART2_CheckDmaReception+0xbc>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d052      	beq.n	8001b10 <USART2_CheckDmaReception+0xb4>
		return;
	static uint16_t old_pos = 0;

	uint16_t pos = DMA_USART2_BUFFER_SIZE
			- LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 8001a6a:	2106      	movs	r1, #6
 8001a6c:	482b      	ldr	r0, [pc, #172]	; (8001b1c <USART2_CheckDmaReception+0xc0>)
 8001a6e:	f7ff fd9d 	bl	80015ac <LL_DMA_GetDataLength>
 8001a72:	4603      	mov	r3, r0
 8001a74:	b29b      	uxth	r3, r3
	uint16_t pos = DMA_USART2_BUFFER_SIZE
 8001a76:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001a7a:	80fb      	strh	r3, [r7, #6]
	if (pos != old_pos) {
 8001a7c:	4b28      	ldr	r3, [pc, #160]	; (8001b20 <USART2_CheckDmaReception+0xc4>)
 8001a7e:	881b      	ldrh	r3, [r3, #0]
 8001a80:	88fa      	ldrh	r2, [r7, #6]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d03c      	beq.n	8001b00 <USART2_CheckDmaReception+0xa4>
		if (pos > old_pos) {
 8001a86:	4b26      	ldr	r3, [pc, #152]	; (8001b20 <USART2_CheckDmaReception+0xc4>)
 8001a88:	881b      	ldrh	r3, [r3, #0]
 8001a8a:	88fa      	ldrh	r2, [r7, #6]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d937      	bls.n	8001b00 <USART2_CheckDmaReception+0xa4>
			for (uint8_t i = old_pos; i < pos; i++) {
 8001a90:	4b23      	ldr	r3, [pc, #140]	; (8001b20 <USART2_CheckDmaReception+0xc4>)
 8001a92:	881b      	ldrh	r3, [r3, #0]
 8001a94:	717b      	strb	r3, [r7, #5]
 8001a96:	e00c      	b.n	8001ab2 <USART2_CheckDmaReception+0x56>
				uint8_t sign = bufferUSART2dma[i];
 8001a98:	797b      	ldrb	r3, [r7, #5]
 8001a9a:	4a22      	ldr	r2, [pc, #136]	; (8001b24 <USART2_CheckDmaReception+0xc8>)
 8001a9c:	5cd3      	ldrb	r3, [r2, r3]
 8001a9e:	713b      	strb	r3, [r7, #4]
				USART2_ProcessData(sign, i, pos);
 8001aa0:	4b1d      	ldr	r3, [pc, #116]	; (8001b18 <USART2_CheckDmaReception+0xbc>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	88fa      	ldrh	r2, [r7, #6]
 8001aa6:	7979      	ldrb	r1, [r7, #5]
 8001aa8:	7938      	ldrb	r0, [r7, #4]
 8001aaa:	4798      	blx	r3
			for (uint8_t i = old_pos; i < pos; i++) {
 8001aac:	797b      	ldrb	r3, [r7, #5]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	717b      	strb	r3, [r7, #5]
 8001ab2:	797b      	ldrb	r3, [r7, #5]
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	88fa      	ldrh	r2, [r7, #6]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d8ed      	bhi.n	8001a98 <USART2_CheckDmaReception+0x3c>
			}
			if (LL_DMA_IsActiveFlag_HT6(DMA1) == SET
 8001abc:	4817      	ldr	r0, [pc, #92]	; (8001b1c <USART2_CheckDmaReception+0xc0>)
 8001abe:	f7ff fddb 	bl	8001678 <LL_DMA_IsActiveFlag_HT6>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d005      	beq.n	8001ad4 <USART2_CheckDmaReception+0x78>
					|| LL_DMA_IsActiveFlag_TC6(DMA1) == SET) {
 8001ac8:	4814      	ldr	r0, [pc, #80]	; (8001b1c <USART2_CheckDmaReception+0xc0>)
 8001aca:	f7ff fdc1 	bl	8001650 <LL_DMA_IsActiveFlag_TC6>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d115      	bne.n	8001b00 <USART2_CheckDmaReception+0xa4>
				LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001ad4:	2106      	movs	r1, #6
 8001ad6:	4811      	ldr	r0, [pc, #68]	; (8001b1c <USART2_CheckDmaReception+0xc0>)
 8001ad8:	f7ff fc0e 	bl	80012f8 <LL_DMA_DisableChannel>
				LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6,
 8001adc:	2280      	movs	r2, #128	; 0x80
 8001ade:	2106      	movs	r1, #6
 8001ae0:	480e      	ldr	r0, [pc, #56]	; (8001b1c <USART2_CheckDmaReception+0xc0>)
 8001ae2:	f7ff fd3f 	bl	8001564 <LL_DMA_SetDataLength>
				DMA_USART2_BUFFER_SIZE);
				LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001ae6:	2106      	movs	r1, #6
 8001ae8:	480c      	ldr	r0, [pc, #48]	; (8001b1c <USART2_CheckDmaReception+0xc0>)
 8001aea:	f7ff fbe5 	bl	80012b8 <LL_DMA_EnableChannel>
				pos = DMA_USART2_BUFFER_SIZE
						- LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 8001aee:	2106      	movs	r1, #6
 8001af0:	480a      	ldr	r0, [pc, #40]	; (8001b1c <USART2_CheckDmaReception+0xc0>)
 8001af2:	f7ff fd5b 	bl	80015ac <LL_DMA_GetDataLength>
 8001af6:	4603      	mov	r3, r0
 8001af8:	b29b      	uxth	r3, r3
				pos = DMA_USART2_BUFFER_SIZE
 8001afa:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001afe:	80fb      	strh	r3, [r7, #6]
			}

		}

	}
	old_pos = pos;
 8001b00:	4a07      	ldr	r2, [pc, #28]	; (8001b20 <USART2_CheckDmaReception+0xc4>)
 8001b02:	88fb      	ldrh	r3, [r7, #6]
 8001b04:	8013      	strh	r3, [r2, #0]

	BufferCapacity.reserved = old_pos;
 8001b06:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <USART2_CheckDmaReception+0xc4>)
 8001b08:	881a      	ldrh	r2, [r3, #0]
 8001b0a:	4b07      	ldr	r3, [pc, #28]	; (8001b28 <USART2_CheckDmaReception+0xcc>)
 8001b0c:	805a      	strh	r2, [r3, #2]
 8001b0e:	e000      	b.n	8001b12 <USART2_CheckDmaReception+0xb6>
		return;
 8001b10:	bf00      	nop
}
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	2000008c 	.word	0x2000008c
 8001b1c:	40020000 	.word	0x40020000
 8001b20:	20000090 	.word	0x20000090
 8001b24:	200000ec 	.word	0x200000ec
 8001b28:	2000009c 	.word	0x2000009c

08001b2c <Reset_Handler>:
 8001b2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b64 <LoopForever+0x2>
 8001b30:	480d      	ldr	r0, [pc, #52]	; (8001b68 <LoopForever+0x6>)
 8001b32:	490e      	ldr	r1, [pc, #56]	; (8001b6c <LoopForever+0xa>)
 8001b34:	4a0e      	ldr	r2, [pc, #56]	; (8001b70 <LoopForever+0xe>)
 8001b36:	2300      	movs	r3, #0
 8001b38:	e002      	b.n	8001b40 <LoopCopyDataInit>

08001b3a <CopyDataInit>:
 8001b3a:	58d4      	ldr	r4, [r2, r3]
 8001b3c:	50c4      	str	r4, [r0, r3]
 8001b3e:	3304      	adds	r3, #4

08001b40 <LoopCopyDataInit>:
 8001b40:	18c4      	adds	r4, r0, r3
 8001b42:	428c      	cmp	r4, r1
 8001b44:	d3f9      	bcc.n	8001b3a <CopyDataInit>
 8001b46:	4a0b      	ldr	r2, [pc, #44]	; (8001b74 <LoopForever+0x12>)
 8001b48:	4c0b      	ldr	r4, [pc, #44]	; (8001b78 <LoopForever+0x16>)
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	e001      	b.n	8001b52 <LoopFillZerobss>

08001b4e <FillZerobss>:
 8001b4e:	6013      	str	r3, [r2, #0]
 8001b50:	3204      	adds	r2, #4

08001b52 <LoopFillZerobss>:
 8001b52:	42a2      	cmp	r2, r4
 8001b54:	d3fb      	bcc.n	8001b4e <FillZerobss>
 8001b56:	f7ff f889 	bl	8000c6c <SystemInit>
 8001b5a:	f001 f845 	bl	8002be8 <__libc_init_array>
 8001b5e:	f7fe fd2b 	bl	80005b8 <main>

08001b62 <LoopForever>:
 8001b62:	e7fe      	b.n	8001b62 <LoopForever>
 8001b64:	20003000 	.word	0x20003000
 8001b68:	20000000 	.word	0x20000000
 8001b6c:	20000068 	.word	0x20000068
 8001b70:	08002f08 	.word	0x08002f08
 8001b74:	20000068 	.word	0x20000068
 8001b78:	2000016c 	.word	0x2000016c

08001b7c <ADC1_2_IRQHandler>:
 8001b7c:	e7fe      	b.n	8001b7c <ADC1_2_IRQHandler>

08001b7e <LL_GPIO_SetPinMode>:
 8001b7e:	b480      	push	{r7}
 8001b80:	b089      	sub	sp, #36	; 0x24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	fa93 f3a3 	rbit	r3, r3
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	fab3 f383 	clz	r3, r3
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	2103      	movs	r1, #3
 8001ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8001baa:	43db      	mvns	r3, r3
 8001bac:	401a      	ands	r2, r3
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	61fb      	str	r3, [r7, #28]
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	fa93 f3a3 	rbit	r3, r3
 8001bb8:	61bb      	str	r3, [r7, #24]
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	fab3 f383 	clz	r3, r3
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	6879      	ldr	r1, [r7, #4]
 8001bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	bf00      	nop
 8001bd2:	3724      	adds	r7, #36	; 0x24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <LL_GPIO_SetPinOutputType>:
 8001bdc:	b480      	push	{r7}
 8001bde:	b085      	sub	sp, #20
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	685a      	ldr	r2, [r3, #4]
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	401a      	ands	r2, r3
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	fb01 f303 	mul.w	r3, r1, r3
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	bf00      	nop
 8001c02:	3714      	adds	r7, #20
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <LL_GPIO_SetPinSpeed>:
 8001c0c:	b480      	push	{r7}
 8001c0e:	b089      	sub	sp, #36	; 0x24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	fa93 f3a3 	rbit	r3, r3
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	fab3 f383 	clz	r3, r3
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	2103      	movs	r1, #3
 8001c34:	fa01 f303 	lsl.w	r3, r1, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	401a      	ands	r2, r3
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	61fb      	str	r3, [r7, #28]
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	fa93 f3a3 	rbit	r3, r3
 8001c46:	61bb      	str	r3, [r7, #24]
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	fab3 f383 	clz	r3, r3
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	fa01 f303 	lsl.w	r3, r1, r3
 8001c58:	431a      	orrs	r2, r3
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	609a      	str	r2, [r3, #8]
 8001c5e:	bf00      	nop
 8001c60:	3724      	adds	r7, #36	; 0x24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <LL_GPIO_SetPinPull>:
 8001c6a:	b480      	push	{r7}
 8001c6c:	b089      	sub	sp, #36	; 0x24
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	60f8      	str	r0, [r7, #12]
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	68da      	ldr	r2, [r3, #12]
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	617b      	str	r3, [r7, #20]
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	fa93 f3a3 	rbit	r3, r3
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	fab3 f383 	clz	r3, r3
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	2103      	movs	r1, #3
 8001c92:	fa01 f303 	lsl.w	r3, r1, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	401a      	ands	r2, r3
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	61fb      	str	r3, [r7, #28]
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	fa93 f3a3 	rbit	r3, r3
 8001ca4:	61bb      	str	r3, [r7, #24]
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	fab3 f383 	clz	r3, r3
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	6879      	ldr	r1, [r7, #4]
 8001cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	60da      	str	r2, [r3, #12]
 8001cbc:	bf00      	nop
 8001cbe:	3724      	adds	r7, #36	; 0x24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <LL_GPIO_SetAFPin_0_7>:
 8001cc8:	b480      	push	{r7}
 8001cca:	b089      	sub	sp, #36	; 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6a1a      	ldr	r2, [r3, #32]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	fa93 f3a3 	rbit	r3, r3
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	fab3 f383 	clz	r3, r3
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	210f      	movs	r1, #15
 8001cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	61fb      	str	r3, [r7, #28]
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	fa93 f3a3 	rbit	r3, r3
 8001d02:	61bb      	str	r3, [r7, #24]
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	fab3 f383 	clz	r3, r3
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	fa01 f303 	lsl.w	r3, r1, r3
 8001d14:	431a      	orrs	r2, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	621a      	str	r2, [r3, #32]
 8001d1a:	bf00      	nop
 8001d1c:	3724      	adds	r7, #36	; 0x24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <LL_GPIO_SetAFPin_8_15>:
 8001d26:	b480      	push	{r7}
 8001d28:	b089      	sub	sp, #36	; 0x24
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	0a1b      	lsrs	r3, r3, #8
 8001d3a:	617b      	str	r3, [r7, #20]
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	fa93 f3a3 	rbit	r3, r3
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	fab3 f383 	clz	r3, r3
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	210f      	movs	r1, #15
 8001d50:	fa01 f303 	lsl.w	r3, r1, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	401a      	ands	r2, r3
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	0a1b      	lsrs	r3, r3, #8
 8001d5c:	61fb      	str	r3, [r7, #28]
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	fa93 f3a3 	rbit	r3, r3
 8001d64:	61bb      	str	r3, [r7, #24]
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	fab3 f383 	clz	r3, r3
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	6879      	ldr	r1, [r7, #4]
 8001d72:	fa01 f303 	lsl.w	r3, r1, r3
 8001d76:	431a      	orrs	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	625a      	str	r2, [r3, #36]	; 0x24
 8001d7c:	bf00      	nop
 8001d7e:	3724      	adds	r7, #36	; 0x24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <LL_GPIO_Init>:
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b088      	sub	sp, #32
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	fa93 f3a3 	rbit	r3, r3
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	fab3 f383 	clz	r3, r3
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	61fb      	str	r3, [r7, #28]
 8001daa:	e051      	b.n	8001e50 <LL_GPIO_Init+0xc8>
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	2101      	movs	r1, #1
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	fa01 f303 	lsl.w	r3, r1, r3
 8001db8:	4013      	ands	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d043      	beq.n	8001e4a <LL_GPIO_Init+0xc2>
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d003      	beq.n	8001dd2 <LL_GPIO_Init+0x4a>
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d10e      	bne.n	8001df0 <LL_GPIO_Init+0x68>
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	69b9      	ldr	r1, [r7, #24]
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff ff16 	bl	8001c0c <LL_GPIO_SetPinSpeed>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	6819      	ldr	r1, [r3, #0]
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	461a      	mov	r2, r3
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7ff fef6 	bl	8001bdc <LL_GPIO_SetPinOutputType>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	461a      	mov	r2, r3
 8001df6:	69b9      	ldr	r1, [r7, #24]
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f7ff ff36 	bl	8001c6a <LL_GPIO_SetPinPull>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d11a      	bne.n	8001e3c <LL_GPIO_Init+0xb4>
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	fa93 f3a3 	rbit	r3, r3
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	fab3 f383 	clz	r3, r3
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b07      	cmp	r3, #7
 8001e1c:	d807      	bhi.n	8001e2e <LL_GPIO_Init+0xa6>
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	695b      	ldr	r3, [r3, #20]
 8001e22:	461a      	mov	r2, r3
 8001e24:	69b9      	ldr	r1, [r7, #24]
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff ff4e 	bl	8001cc8 <LL_GPIO_SetAFPin_0_7>
 8001e2c:	e006      	b.n	8001e3c <LL_GPIO_Init+0xb4>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	461a      	mov	r2, r3
 8001e34:	69b9      	ldr	r1, [r7, #24]
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7ff ff75 	bl	8001d26 <LL_GPIO_SetAFPin_8_15>
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	461a      	mov	r2, r3
 8001e42:	69b9      	ldr	r1, [r7, #24]
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7ff fe9a 	bl	8001b7e <LL_GPIO_SetPinMode>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	61fb      	str	r3, [r7, #28]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	fa22 f303 	lsr.w	r3, r2, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1a6      	bne.n	8001dac <LL_GPIO_Init+0x24>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	3720      	adds	r7, #32
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <LL_RCC_HSI_IsReady>:
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <LL_RCC_HSI_IsReady+0x20>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	bf0c      	ite	eq
 8001e78:	2301      	moveq	r3, #1
 8001e7a:	2300      	movne	r3, #0
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	4618      	mov	r0, r3
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	40021000 	.word	0x40021000

08001e8c <LL_RCC_LSE_IsReady>:
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	4b06      	ldr	r3, [pc, #24]	; (8001eac <LL_RCC_LSE_IsReady+0x20>)
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	bf0c      	ite	eq
 8001e9c:	2301      	moveq	r3, #1
 8001e9e:	2300      	movne	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	40021000 	.word	0x40021000

08001eb0 <LL_RCC_GetSysClkSource>:
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	4b04      	ldr	r3, [pc, #16]	; (8001ec8 <LL_RCC_GetSysClkSource+0x18>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 030c 	and.w	r3, r3, #12
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	40021000 	.word	0x40021000

08001ecc <LL_RCC_GetAHBPrescaler>:
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	4b04      	ldr	r3, [pc, #16]	; (8001ee4 <LL_RCC_GetAHBPrescaler+0x18>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	40021000 	.word	0x40021000

08001ee8 <LL_RCC_GetAPB1Prescaler>:
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	4b04      	ldr	r3, [pc, #16]	; (8001f00 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	40021000 	.word	0x40021000

08001f04 <LL_RCC_GetAPB2Prescaler>:
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4b04      	ldr	r3, [pc, #16]	; (8001f1c <LL_RCC_GetAPB2Prescaler+0x18>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	40021000 	.word	0x40021000

08001f20 <LL_RCC_GetUSARTClockSource>:
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	4b07      	ldr	r3, [pc, #28]	; (8001f48 <LL_RCC_GetUSARTClockSource+0x28>)
 8001f2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f2c:	2103      	movs	r1, #3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	fa01 f303 	lsl.w	r3, r1, r3
 8001f34:	401a      	ands	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	061b      	lsls	r3, r3, #24
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40021000 	.word	0x40021000

08001f4c <LL_RCC_PLL_GetMainSource>:
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	4b04      	ldr	r3, [pc, #16]	; (8001f64 <LL_RCC_PLL_GetMainSource+0x18>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f58:	4618      	mov	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40021000 	.word	0x40021000

08001f68 <LL_RCC_PLL_GetMultiplicator>:
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	4b04      	ldr	r3, [pc, #16]	; (8001f80 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f74:	4618      	mov	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	40021000 	.word	0x40021000

08001f84 <LL_RCC_PLL_GetPrediv>:
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	4b04      	ldr	r3, [pc, #16]	; (8001f9c <LL_RCC_PLL_GetPrediv+0x18>)
 8001f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8c:	f003 030f 	and.w	r3, r3, #15
 8001f90:	4618      	mov	r0, r3
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40021000 	.word	0x40021000

08001fa0 <LL_RCC_GetSystemClocksFreq>:
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	f000 f864 	bl	8002074 <RCC_GetSystemClockFreq>
 8001fac:	4602      	mov	r2, r0
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 f882 	bl	80020c0 <RCC_GetHCLKClockFreq>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f000 f890 	bl	80020ec <RCC_GetPCLK1ClockFreq>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 f89c 	bl	8002114 <RCC_GetPCLK2ClockFreq>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <LL_RCC_GetUSARTClockFreq>:
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d12d      	bne.n	800205a <LL_RCC_GetUSARTClockFreq+0x6e>
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff ff8e 	bl	8001f20 <LL_RCC_GetUSARTClockSource>
 8002004:	4603      	mov	r3, r0
 8002006:	2b03      	cmp	r3, #3
 8002008:	d00a      	beq.n	8002020 <LL_RCC_GetUSARTClockFreq+0x34>
 800200a:	2b03      	cmp	r3, #3
 800200c:	d819      	bhi.n	8002042 <LL_RCC_GetUSARTClockFreq+0x56>
 800200e:	2b01      	cmp	r3, #1
 8002010:	d002      	beq.n	8002018 <LL_RCC_GetUSARTClockFreq+0x2c>
 8002012:	2b02      	cmp	r3, #2
 8002014:	d00c      	beq.n	8002030 <LL_RCC_GetUSARTClockFreq+0x44>
 8002016:	e014      	b.n	8002042 <LL_RCC_GetUSARTClockFreq+0x56>
 8002018:	f000 f82c 	bl	8002074 <RCC_GetSystemClockFreq>
 800201c:	60f8      	str	r0, [r7, #12]
 800201e:	e021      	b.n	8002064 <LL_RCC_GetUSARTClockFreq+0x78>
 8002020:	f7ff ff22 	bl	8001e68 <LL_RCC_HSI_IsReady>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d019      	beq.n	800205e <LL_RCC_GetUSARTClockFreq+0x72>
 800202a:	4b11      	ldr	r3, [pc, #68]	; (8002070 <LL_RCC_GetUSARTClockFreq+0x84>)
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	e016      	b.n	800205e <LL_RCC_GetUSARTClockFreq+0x72>
 8002030:	f7ff ff2c 	bl	8001e8c <LL_RCC_LSE_IsReady>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d013      	beq.n	8002062 <LL_RCC_GetUSARTClockFreq+0x76>
 800203a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	e00f      	b.n	8002062 <LL_RCC_GetUSARTClockFreq+0x76>
 8002042:	f000 f817 	bl	8002074 <RCC_GetSystemClockFreq>
 8002046:	4603      	mov	r3, r0
 8002048:	4618      	mov	r0, r3
 800204a:	f000 f839 	bl	80020c0 <RCC_GetHCLKClockFreq>
 800204e:	4603      	mov	r3, r0
 8002050:	4618      	mov	r0, r3
 8002052:	f000 f84b 	bl	80020ec <RCC_GetPCLK1ClockFreq>
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	e004      	b.n	8002064 <LL_RCC_GetUSARTClockFreq+0x78>
 800205a:	bf00      	nop
 800205c:	e002      	b.n	8002064 <LL_RCC_GetUSARTClockFreq+0x78>
 800205e:	bf00      	nop
 8002060:	e000      	b.n	8002064 <LL_RCC_GetUSARTClockFreq+0x78>
 8002062:	bf00      	nop
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	4618      	mov	r0, r3
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	007a1200 	.word	0x007a1200

08002074 <RCC_GetSystemClockFreq>:
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	2300      	movs	r3, #0
 800207c:	607b      	str	r3, [r7, #4]
 800207e:	f7ff ff17 	bl	8001eb0 <LL_RCC_GetSysClkSource>
 8002082:	4603      	mov	r3, r0
 8002084:	2b08      	cmp	r3, #8
 8002086:	d00c      	beq.n	80020a2 <RCC_GetSystemClockFreq+0x2e>
 8002088:	2b08      	cmp	r3, #8
 800208a:	d80e      	bhi.n	80020aa <RCC_GetSystemClockFreq+0x36>
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <RCC_GetSystemClockFreq+0x22>
 8002090:	2b04      	cmp	r3, #4
 8002092:	d003      	beq.n	800209c <RCC_GetSystemClockFreq+0x28>
 8002094:	e009      	b.n	80020aa <RCC_GetSystemClockFreq+0x36>
 8002096:	4b09      	ldr	r3, [pc, #36]	; (80020bc <RCC_GetSystemClockFreq+0x48>)
 8002098:	607b      	str	r3, [r7, #4]
 800209a:	e009      	b.n	80020b0 <RCC_GetSystemClockFreq+0x3c>
 800209c:	4b07      	ldr	r3, [pc, #28]	; (80020bc <RCC_GetSystemClockFreq+0x48>)
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	e006      	b.n	80020b0 <RCC_GetSystemClockFreq+0x3c>
 80020a2:	f000 f84b 	bl	800213c <RCC_PLL_GetFreqDomain_SYS>
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	e002      	b.n	80020b0 <RCC_GetSystemClockFreq+0x3c>
 80020aa:	4b04      	ldr	r3, [pc, #16]	; (80020bc <RCC_GetSystemClockFreq+0x48>)
 80020ac:	607b      	str	r3, [r7, #4]
 80020ae:	bf00      	nop
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	007a1200 	.word	0x007a1200

080020c0 <RCC_GetHCLKClockFreq>:
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	f7ff ff00 	bl	8001ecc <LL_RCC_GetAHBPrescaler>
 80020cc:	4603      	mov	r3, r0
 80020ce:	091b      	lsrs	r3, r3, #4
 80020d0:	f003 030f 	and.w	r3, r3, #15
 80020d4:	4a04      	ldr	r2, [pc, #16]	; (80020e8 <RCC_GetHCLKClockFreq+0x28>)
 80020d6:	5cd3      	ldrb	r3, [r2, r3]
 80020d8:	461a      	mov	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	40d3      	lsrs	r3, r2
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	08002dc8 	.word	0x08002dc8

080020ec <RCC_GetPCLK1ClockFreq>:
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	f7ff fef8 	bl	8001ee8 <LL_RCC_GetAPB1Prescaler>
 80020f8:	4603      	mov	r3, r0
 80020fa:	0a1b      	lsrs	r3, r3, #8
 80020fc:	4a04      	ldr	r2, [pc, #16]	; (8002110 <RCC_GetPCLK1ClockFreq+0x24>)
 80020fe:	5cd3      	ldrb	r3, [r2, r3]
 8002100:	461a      	mov	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	40d3      	lsrs	r3, r2
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	08002dd8 	.word	0x08002dd8

08002114 <RCC_GetPCLK2ClockFreq>:
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	f7ff fef2 	bl	8001f04 <LL_RCC_GetAPB2Prescaler>
 8002120:	4603      	mov	r3, r0
 8002122:	0adb      	lsrs	r3, r3, #11
 8002124:	4a04      	ldr	r2, [pc, #16]	; (8002138 <RCC_GetPCLK2ClockFreq+0x24>)
 8002126:	5cd3      	ldrb	r3, [r2, r3]
 8002128:	461a      	mov	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	40d3      	lsrs	r3, r2
 800212e:	4618      	mov	r0, r3
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	08002dd8 	.word	0x08002dd8

0800213c <RCC_PLL_GetFreqDomain_SYS>:
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	2300      	movs	r3, #0
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	f7ff feff 	bl	8001f4c <LL_RCC_PLL_GetMainSource>
 800214e:	60b8      	str	r0, [r7, #8]
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d004      	beq.n	8002160 <RCC_PLL_GetFreqDomain_SYS+0x24>
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800215c:	d003      	beq.n	8002166 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800215e:	e005      	b.n	800216c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002160:	4b13      	ldr	r3, [pc, #76]	; (80021b0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	e005      	b.n	8002172 <RCC_PLL_GetFreqDomain_SYS+0x36>
 8002166:	4b13      	ldr	r3, [pc, #76]	; (80021b4 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	e002      	b.n	8002172 <RCC_PLL_GetFreqDomain_SYS+0x36>
 800216c:	4b10      	ldr	r3, [pc, #64]	; (80021b0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	bf00      	nop
 8002172:	f7ff ff07 	bl	8001f84 <LL_RCC_PLL_GetPrediv>
 8002176:	4603      	mov	r3, r0
 8002178:	3301      	adds	r3, #1
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	fbb2 f4f3 	udiv	r4, r2, r3
 8002180:	f7ff fef2 	bl	8001f68 <LL_RCC_PLL_GetMultiplicator>
 8002184:	4603      	mov	r3, r0
 8002186:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800218a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800218e:	607a      	str	r2, [r7, #4]
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	fa92 f2a2 	rbit	r2, r2
 8002196:	603a      	str	r2, [r7, #0]
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	fab2 f282 	clz	r2, r2
 800219e:	b2d2      	uxtb	r2, r2
 80021a0:	40d3      	lsrs	r3, r2
 80021a2:	3302      	adds	r3, #2
 80021a4:	fb03 f304 	mul.w	r3, r3, r4
 80021a8:	4618      	mov	r0, r3
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd90      	pop	{r4, r7, pc}
 80021b0:	003d0900 	.word	0x003d0900
 80021b4:	007a1200 	.word	0x007a1200

080021b8 <LL_TIM_SetPrescaler>:
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	629a      	str	r2, [r3, #40]	; 0x28
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_TIM_SetAutoReload>:
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	683a      	ldr	r2, [r7, #0]
 80021e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <LL_TIM_SetRepetitionCounter>:
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	631a      	str	r2, [r3, #48]	; 0x30
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_TIM_OC_SetCompareCH1>:
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	635a      	str	r2, [r3, #52]	; 0x34
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <LL_TIM_OC_SetCompareCH2>:
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	683a      	ldr	r2, [r7, #0]
 8002236:	639a      	str	r2, [r3, #56]	; 0x38
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <LL_TIM_OC_SetCompareCH3>:
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	683a      	ldr	r2, [r7, #0]
 8002252:	63da      	str	r2, [r3, #60]	; 0x3c
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <LL_TIM_OC_SetCompareCH4>:
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	641a      	str	r2, [r3, #64]	; 0x40
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <LL_TIM_OC_SetCompareCH5>:
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	659a      	str	r2, [r3, #88]	; 0x58
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <LL_TIM_OC_SetCompareCH6>:
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	65da      	str	r2, [r3, #92]	; 0x5c
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <LL_TIM_GenerateEvent_UPDATE>:
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	695b      	ldr	r3, [r3, #20]
 80022c4:	f043 0201 	orr.w	r2, r3, #1
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	615a      	str	r2, [r3, #20]
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <LL_TIM_Init>:
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4a2f      	ldr	r2, [pc, #188]	; (80023a8 <LL_TIM_Init+0xd0>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d007      	beq.n	8002300 <LL_TIM_Init+0x28>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022f6:	d003      	beq.n	8002300 <LL_TIM_Init+0x28>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	4a2c      	ldr	r2, [pc, #176]	; (80023ac <LL_TIM_Init+0xd4>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d106      	bne.n	800230e <LL_TIM_Init+0x36>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	4313      	orrs	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a25      	ldr	r2, [pc, #148]	; (80023a8 <LL_TIM_Init+0xd0>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d013      	beq.n	800233e <LL_TIM_Init+0x66>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800231c:	d00f      	beq.n	800233e <LL_TIM_Init+0x66>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a22      	ldr	r2, [pc, #136]	; (80023ac <LL_TIM_Init+0xd4>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d00b      	beq.n	800233e <LL_TIM_Init+0x66>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a21      	ldr	r2, [pc, #132]	; (80023b0 <LL_TIM_Init+0xd8>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d007      	beq.n	800233e <LL_TIM_Init+0x66>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a20      	ldr	r2, [pc, #128]	; (80023b4 <LL_TIM_Init+0xdc>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d003      	beq.n	800233e <LL_TIM_Init+0x66>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a1f      	ldr	r2, [pc, #124]	; (80023b8 <LL_TIM_Init+0xe0>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d106      	bne.n	800234c <LL_TIM_Init+0x74>
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	4313      	orrs	r3, r2
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	4619      	mov	r1, r3
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7ff ff3b 	bl	80021d4 <LL_TIM_SetAutoReload>
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	4619      	mov	r1, r3
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f7ff ff27 	bl	80021b8 <LL_TIM_SetPrescaler>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a0e      	ldr	r2, [pc, #56]	; (80023a8 <LL_TIM_Init+0xd0>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d00b      	beq.n	800238a <LL_TIM_Init+0xb2>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a0e      	ldr	r2, [pc, #56]	; (80023b0 <LL_TIM_Init+0xd8>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d007      	beq.n	800238a <LL_TIM_Init+0xb2>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a0d      	ldr	r2, [pc, #52]	; (80023b4 <LL_TIM_Init+0xdc>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d003      	beq.n	800238a <LL_TIM_Init+0xb2>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a0c      	ldr	r2, [pc, #48]	; (80023b8 <LL_TIM_Init+0xe0>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d105      	bne.n	8002396 <LL_TIM_Init+0xbe>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	4619      	mov	r1, r3
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f7ff ff2d 	bl	80021f0 <LL_TIM_SetRepetitionCounter>
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f7ff ff8e 	bl	80022b8 <LL_TIM_GenerateEvent_UPDATE>
 800239c:	2300      	movs	r3, #0
 800239e:	4618      	mov	r0, r3
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40012c00 	.word	0x40012c00
 80023ac:	40000400 	.word	0x40000400
 80023b0:	40014000 	.word	0x40014000
 80023b4:	40014400 	.word	0x40014400
 80023b8:	40014800 	.word	0x40014800

080023bc <LL_TIM_OC_Init>:
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
 80023c8:	2301      	movs	r3, #1
 80023ca:	75fb      	strb	r3, [r7, #23]
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023d2:	d045      	beq.n	8002460 <LL_TIM_OC_Init+0xa4>
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023da:	d848      	bhi.n	800246e <LL_TIM_OC_Init+0xb2>
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023e2:	d036      	beq.n	8002452 <LL_TIM_OC_Init+0x96>
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023ea:	d840      	bhi.n	800246e <LL_TIM_OC_Init+0xb2>
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023f2:	d027      	beq.n	8002444 <LL_TIM_OC_Init+0x88>
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023fa:	d838      	bhi.n	800246e <LL_TIM_OC_Init+0xb2>
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002402:	d018      	beq.n	8002436 <LL_TIM_OC_Init+0x7a>
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800240a:	d830      	bhi.n	800246e <LL_TIM_OC_Init+0xb2>
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d003      	beq.n	800241a <LL_TIM_OC_Init+0x5e>
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	2b10      	cmp	r3, #16
 8002416:	d007      	beq.n	8002428 <LL_TIM_OC_Init+0x6c>
 8002418:	e029      	b.n	800246e <LL_TIM_OC_Init+0xb2>
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	f000 f82d 	bl	800247c <OC1Config>
 8002422:	4603      	mov	r3, r0
 8002424:	75fb      	strb	r3, [r7, #23]
 8002426:	e023      	b.n	8002470 <LL_TIM_OC_Init+0xb4>
 8002428:	6879      	ldr	r1, [r7, #4]
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f000 f8a0 	bl	8002570 <OC2Config>
 8002430:	4603      	mov	r3, r0
 8002432:	75fb      	strb	r3, [r7, #23]
 8002434:	e01c      	b.n	8002470 <LL_TIM_OC_Init+0xb4>
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f000 f917 	bl	800266c <OC3Config>
 800243e:	4603      	mov	r3, r0
 8002440:	75fb      	strb	r3, [r7, #23]
 8002442:	e015      	b.n	8002470 <LL_TIM_OC_Init+0xb4>
 8002444:	6879      	ldr	r1, [r7, #4]
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f000 f98e 	bl	8002768 <OC4Config>
 800244c:	4603      	mov	r3, r0
 800244e:	75fb      	strb	r3, [r7, #23]
 8002450:	e00e      	b.n	8002470 <LL_TIM_OC_Init+0xb4>
 8002452:	6879      	ldr	r1, [r7, #4]
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f000 f9ed 	bl	8002834 <OC5Config>
 800245a:	4603      	mov	r3, r0
 800245c:	75fb      	strb	r3, [r7, #23]
 800245e:	e007      	b.n	8002470 <LL_TIM_OC_Init+0xb4>
 8002460:	6879      	ldr	r1, [r7, #4]
 8002462:	68f8      	ldr	r0, [r7, #12]
 8002464:	f000 fa44 	bl	80028f0 <OC6Config>
 8002468:	4603      	mov	r3, r0
 800246a:	75fb      	strb	r3, [r7, #23]
 800246c:	e000      	b.n	8002470 <LL_TIM_OC_Init+0xb4>
 800246e:	bf00      	nop
 8002470:	7dfb      	ldrb	r3, [r7, #23]
 8002472:	4618      	mov	r0, r3
 8002474:	3718      	adds	r7, #24
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
	...

0800247c <OC1Config>:
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	f023 0201 	bic.w	r2, r3, #1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	621a      	str	r2, [r3, #32]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	617b      	str	r3, [r7, #20]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	613b      	str	r3, [r7, #16]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f023 0303 	bic.w	r3, r3, #3
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	6812      	ldr	r2, [r2, #0]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	f023 0202 	bic.w	r2, r3, #2
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	617b      	str	r3, [r7, #20]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f023 0201 	bic.w	r2, r3, #1
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a20      	ldr	r2, [pc, #128]	; (8002560 <OC1Config+0xe4>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d00b      	beq.n	80024fa <OC1Config+0x7e>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a1f      	ldr	r2, [pc, #124]	; (8002564 <OC1Config+0xe8>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d007      	beq.n	80024fa <OC1Config+0x7e>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a1e      	ldr	r2, [pc, #120]	; (8002568 <OC1Config+0xec>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d003      	beq.n	80024fa <OC1Config+0x7e>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a1d      	ldr	r2, [pc, #116]	; (800256c <OC1Config+0xf0>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d11e      	bne.n	8002538 <OC1Config+0xbc>
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f023 0208 	bic.w	r2, r3, #8
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	695b      	ldr	r3, [r3, #20]
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4313      	orrs	r3, r2
 8002508:	617b      	str	r3, [r7, #20]
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	f023 0204 	bic.w	r2, r3, #4
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4313      	orrs	r3, r2
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	4313      	orrs	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	68fa      	ldr	r2, [r7, #12]
 8002542:	619a      	str	r2, [r3, #24]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	4619      	mov	r1, r3
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7ff fe5e 	bl	800220c <LL_TIM_OC_SetCompareCH1>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	621a      	str	r2, [r3, #32]
 8002556:	2300      	movs	r3, #0
 8002558:	4618      	mov	r0, r3
 800255a:	3718      	adds	r7, #24
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40012c00 	.word	0x40012c00
 8002564:	40014000 	.word	0x40014000
 8002568:	40014400 	.word	0x40014400
 800256c:	40014800 	.word	0x40014800

08002570 <OC2Config>:
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	f023 0210 	bic.w	r2, r3, #16
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	621a      	str	r2, [r3, #32]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a1b      	ldr	r3, [r3, #32]
 800258a:	617b      	str	r3, [r7, #20]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	613b      	str	r3, [r7, #16]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800259e:	60fb      	str	r3, [r7, #12]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025aa:	683a      	ldr	r2, [r7, #0]
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	0212      	lsls	r2, r2, #8
 80025b0:	4313      	orrs	r3, r2
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	f023 0220 	bic.w	r2, r3, #32
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	011b      	lsls	r3, r3, #4
 80025c0:	4313      	orrs	r3, r2
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f023 0210 	bic.w	r2, r3, #16
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	011b      	lsls	r3, r3, #4
 80025d0:	4313      	orrs	r3, r2
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4a21      	ldr	r2, [pc, #132]	; (800265c <OC2Config+0xec>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d00b      	beq.n	80025f4 <OC2Config+0x84>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a20      	ldr	r2, [pc, #128]	; (8002660 <OC2Config+0xf0>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d007      	beq.n	80025f4 <OC2Config+0x84>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a1f      	ldr	r2, [pc, #124]	; (8002664 <OC2Config+0xf4>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d003      	beq.n	80025f4 <OC2Config+0x84>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a1e      	ldr	r2, [pc, #120]	; (8002668 <OC2Config+0xf8>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d11f      	bne.n	8002634 <OC2Config+0xc4>
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	019b      	lsls	r3, r3, #6
 8002600:	4313      	orrs	r3, r2
 8002602:	617b      	str	r3, [r7, #20]
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	019b      	lsls	r3, r3, #6
 8002610:	4313      	orrs	r3, r2
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	4313      	orrs	r3, r2
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	4313      	orrs	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	605a      	str	r2, [r3, #4]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	68fa      	ldr	r2, [r7, #12]
 800263e:	619a      	str	r2, [r3, #24]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	4619      	mov	r1, r3
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7ff fdee 	bl	8002228 <LL_TIM_OC_SetCompareCH2>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	621a      	str	r2, [r3, #32]
 8002652:	2300      	movs	r3, #0
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40012c00 	.word	0x40012c00
 8002660:	40014000 	.word	0x40014000
 8002664:	40014400 	.word	0x40014400
 8002668:	40014800 	.word	0x40014800

0800266c <OC3Config>:
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	621a      	str	r2, [r3, #32]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a1b      	ldr	r3, [r3, #32]
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	613b      	str	r3, [r7, #16]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f023 0303 	bic.w	r3, r3, #3
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	6812      	ldr	r2, [r2, #0]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	021b      	lsls	r3, r3, #8
 80026ba:	4313      	orrs	r3, r2
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	021b      	lsls	r3, r3, #8
 80026ca:	4313      	orrs	r3, r2
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a21      	ldr	r2, [pc, #132]	; (8002758 <OC3Config+0xec>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d00b      	beq.n	80026ee <OC3Config+0x82>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a20      	ldr	r2, [pc, #128]	; (800275c <OC3Config+0xf0>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d007      	beq.n	80026ee <OC3Config+0x82>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a1f      	ldr	r2, [pc, #124]	; (8002760 <OC3Config+0xf4>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d003      	beq.n	80026ee <OC3Config+0x82>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a1e      	ldr	r2, [pc, #120]	; (8002764 <OC3Config+0xf8>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d11f      	bne.n	800272e <OC3Config+0xc2>
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	029b      	lsls	r3, r3, #10
 80026fa:	4313      	orrs	r3, r2
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	029b      	lsls	r3, r3, #10
 800270a:	4313      	orrs	r3, r2
 800270c:	617b      	str	r3, [r7, #20]
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	011b      	lsls	r3, r3, #4
 800271a:	4313      	orrs	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	015b      	lsls	r3, r3, #5
 800272a:	4313      	orrs	r3, r2
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	61da      	str	r2, [r3, #28]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	4619      	mov	r1, r3
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f7ff fd7f 	bl	8002244 <LL_TIM_OC_SetCompareCH3>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	697a      	ldr	r2, [r7, #20]
 800274a:	621a      	str	r2, [r3, #32]
 800274c:	2300      	movs	r3, #0
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40012c00 	.word	0x40012c00
 800275c:	40014000 	.word	0x40014000
 8002760:	40014400 	.word	0x40014400
 8002764:	40014800 	.word	0x40014800

08002768 <OC4Config>:
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	621a      	str	r2, [r3, #32]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	617b      	str	r3, [r7, #20]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	60fb      	str	r3, [r7, #12]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800279e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	6812      	ldr	r2, [r2, #0]
 80027a6:	0212      	lsls	r2, r2, #8
 80027a8:	4313      	orrs	r3, r2
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	031b      	lsls	r3, r3, #12
 80027b8:	4313      	orrs	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	031b      	lsls	r3, r3, #12
 80027c8:	4313      	orrs	r3, r2
 80027ca:	613b      	str	r3, [r7, #16]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4a15      	ldr	r2, [pc, #84]	; (8002824 <OC4Config+0xbc>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d00b      	beq.n	80027ec <OC4Config+0x84>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a14      	ldr	r2, [pc, #80]	; (8002828 <OC4Config+0xc0>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d007      	beq.n	80027ec <OC4Config+0x84>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a13      	ldr	r2, [pc, #76]	; (800282c <OC4Config+0xc4>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d003      	beq.n	80027ec <OC4Config+0x84>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	4a12      	ldr	r2, [pc, #72]	; (8002830 <OC4Config+0xc8>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d107      	bne.n	80027fc <OC4Config+0x94>
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	019b      	lsls	r3, r3, #6
 80027f8:	4313      	orrs	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	61da      	str	r2, [r3, #28]
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	4619      	mov	r1, r3
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff fd26 	bl	8002260 <LL_TIM_OC_SetCompareCH4>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	621a      	str	r2, [r3, #32]
 800281a:	2300      	movs	r3, #0
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40012c00 	.word	0x40012c00
 8002828:	40014000 	.word	0x40014000
 800282c:	40014400 	.word	0x40014400
 8002830:	40014800 	.word	0x40014800

08002834 <OC5Config>:
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	621a      	str	r2, [r3, #32]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002854:	60bb      	str	r3, [r7, #8]
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800285c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	6812      	ldr	r2, [r2, #0]
 8002864:	4313      	orrs	r3, r2
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	041b      	lsls	r3, r3, #16
 8002874:	4313      	orrs	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	041b      	lsls	r3, r3, #16
 8002884:	4313      	orrs	r3, r2
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a15      	ldr	r2, [pc, #84]	; (80028e0 <OC5Config+0xac>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d00b      	beq.n	80028a8 <OC5Config+0x74>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a14      	ldr	r2, [pc, #80]	; (80028e4 <OC5Config+0xb0>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d007      	beq.n	80028a8 <OC5Config+0x74>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a13      	ldr	r2, [pc, #76]	; (80028e8 <OC5Config+0xb4>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d003      	beq.n	80028a8 <OC5Config+0x74>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	4a12      	ldr	r2, [pc, #72]	; (80028ec <OC5Config+0xb8>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d109      	bne.n	80028bc <OC5Config+0x88>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	021b      	lsls	r3, r3, #8
 80028b6:	431a      	orrs	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	605a      	str	r2, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68ba      	ldr	r2, [r7, #8]
 80028c0:	655a      	str	r2, [r3, #84]	; 0x54
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	4619      	mov	r1, r3
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f7ff fcd7 	bl	800227c <LL_TIM_OC_SetCompareCH5>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68fa      	ldr	r2, [r7, #12]
 80028d2:	621a      	str	r2, [r3, #32]
 80028d4:	2300      	movs	r3, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40012c00 	.word	0x40012c00
 80028e4:	40014000 	.word	0x40014000
 80028e8:	40014400 	.word	0x40014400
 80028ec:	40014800 	.word	0x40014800

080028f0 <OC6Config>:
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	621a      	str	r2, [r3, #32]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002918:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	6812      	ldr	r2, [r2, #0]
 8002920:	0212      	lsls	r2, r2, #8
 8002922:	4313      	orrs	r3, r2
 8002924:	60bb      	str	r3, [r7, #8]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	051b      	lsls	r3, r3, #20
 8002932:	4313      	orrs	r3, r2
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	051b      	lsls	r3, r3, #20
 8002942:	4313      	orrs	r3, r2
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a14      	ldr	r2, [pc, #80]	; (800299c <OC6Config+0xac>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00b      	beq.n	8002966 <OC6Config+0x76>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a13      	ldr	r2, [pc, #76]	; (80029a0 <OC6Config+0xb0>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d007      	beq.n	8002966 <OC6Config+0x76>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a12      	ldr	r2, [pc, #72]	; (80029a4 <OC6Config+0xb4>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d003      	beq.n	8002966 <OC6Config+0x76>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a11      	ldr	r2, [pc, #68]	; (80029a8 <OC6Config+0xb8>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d109      	bne.n	800297a <OC6Config+0x8a>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	029b      	lsls	r3, r3, #10
 8002974:	431a      	orrs	r2, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	655a      	str	r2, [r3, #84]	; 0x54
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	4619      	mov	r1, r3
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7ff fc88 	bl	800229c <LL_TIM_OC_SetCompareCH6>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	621a      	str	r2, [r3, #32]
 8002992:	2300      	movs	r3, #0
 8002994:	4618      	mov	r0, r3
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40012c00 	.word	0x40012c00
 80029a0:	40014000 	.word	0x40014000
 80029a4:	40014400 	.word	0x40014400
 80029a8:	40014800 	.word	0x40014800

080029ac <LL_USART_IsEnabled>:
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <LL_USART_IsEnabled+0x18>
 80029c0:	2301      	movs	r3, #1
 80029c2:	e000      	b.n	80029c6 <LL_USART_IsEnabled+0x1a>
 80029c4:	2300      	movs	r3, #0
 80029c6:	4618      	mov	r0, r3
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <LL_USART_SetStopBitsLength>:
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
 80029da:	6039      	str	r1, [r7, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	605a      	str	r2, [r3, #4]
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <LL_USART_SetHWFlowCtrl>:
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	431a      	orrs	r2, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	609a      	str	r2, [r3, #8]
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <LL_USART_SetBaudRate>:
 8002a1e:	b480      	push	{r7}
 8002a20:	b087      	sub	sp, #28
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607a      	str	r2, [r7, #4]
 8002a2a:	603b      	str	r3, [r7, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a32:	d11a      	bne.n	8002a6a <LL_USART_SetBaudRate+0x4c>
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	005a      	lsls	r2, r3, #1
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	085b      	lsrs	r3, r3, #1
 8002a3c:	441a      	add	r2, r3
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	617b      	str	r3, [r7, #20]
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8002a4e:	4013      	ands	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	085b      	lsrs	r3, r3, #1
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	f003 0307 	and.w	r3, r3, #7
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	60da      	str	r2, [r3, #12]
 8002a68:	e00a      	b.n	8002a80 <LL_USART_SetBaudRate+0x62>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	085a      	lsrs	r2, r3, #1
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	441a      	add	r2, r3
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	60da      	str	r2, [r3, #12]
 8002a80:	bf00      	nop
 8002a82:	371c      	adds	r7, #28
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <LL_USART_Init>:
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b088      	sub	sp, #32
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
 8002a96:	2301      	movs	r3, #1
 8002a98:	77fb      	strb	r3, [r7, #31]
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61bb      	str	r3, [r7, #24]
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ff84 	bl	80029ac <LL_USART_IsEnabled>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d14e      	bne.n	8002b48 <LL_USART_Init+0xbc>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	4b29      	ldr	r3, [pc, #164]	; (8002b54 <LL_USART_Init+0xc8>)
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	6851      	ldr	r1, [r2, #4]
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	68d2      	ldr	r2, [r2, #12]
 8002aba:	4311      	orrs	r1, r2
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	6912      	ldr	r2, [r2, #16]
 8002ac0:	4311      	orrs	r1, r2
 8002ac2:	683a      	ldr	r2, [r7, #0]
 8002ac4:	6992      	ldr	r2, [r2, #24]
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	431a      	orrs	r2, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ff7c 	bl	80029d2 <LL_USART_SetStopBitsLength>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	4619      	mov	r1, r3
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff ff89 	bl	80029f8 <LL_USART_SetHWFlowCtrl>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a1b      	ldr	r2, [pc, #108]	; (8002b58 <LL_USART_Init+0xcc>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d104      	bne.n	8002af8 <LL_USART_Init+0x6c>
 8002aee:	2000      	movs	r0, #0
 8002af0:	f7ff fa7c 	bl	8001fec <LL_RCC_GetUSARTClockFreq>
 8002af4:	61b8      	str	r0, [r7, #24]
 8002af6:	e016      	b.n	8002b26 <LL_USART_Init+0x9a>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a18      	ldr	r2, [pc, #96]	; (8002b5c <LL_USART_Init+0xd0>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d107      	bne.n	8002b10 <LL_USART_Init+0x84>
 8002b00:	f107 0308 	add.w	r3, r7, #8
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff fa4b 	bl	8001fa0 <LL_RCC_GetSystemClocksFreq>
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	61bb      	str	r3, [r7, #24]
 8002b0e:	e00a      	b.n	8002b26 <LL_USART_Init+0x9a>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a13      	ldr	r2, [pc, #76]	; (8002b60 <LL_USART_Init+0xd4>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d106      	bne.n	8002b26 <LL_USART_Init+0x9a>
 8002b18:	f107 0308 	add.w	r3, r7, #8
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff fa3f 	bl	8001fa0 <LL_RCC_GetSystemClocksFreq>
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	61bb      	str	r3, [r7, #24]
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00d      	beq.n	8002b48 <LL_USART_Init+0xbc>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d009      	beq.n	8002b48 <LL_USART_Init+0xbc>
 8002b34:	2300      	movs	r3, #0
 8002b36:	77fb      	strb	r3, [r7, #31]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	699a      	ldr	r2, [r3, #24]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	69b9      	ldr	r1, [r7, #24]
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f7ff ff6b 	bl	8002a1e <LL_USART_SetBaudRate>
 8002b48:	7ffb      	ldrb	r3, [r7, #31]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3720      	adds	r7, #32
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	efff69f3 	.word	0xefff69f3
 8002b58:	40013800 	.word	0x40013800
 8002b5c:	40004400 	.word	0x40004400
 8002b60:	40004800 	.word	0x40004800

08002b64 <LL_InitTick>:
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b76:	4a07      	ldr	r2, [pc, #28]	; (8002b94 <LL_InitTick+0x30>)
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	6053      	str	r3, [r2, #4]
 8002b7c:	4b05      	ldr	r3, [pc, #20]	; (8002b94 <LL_InitTick+0x30>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	609a      	str	r2, [r3, #8]
 8002b82:	4b04      	ldr	r3, [pc, #16]	; (8002b94 <LL_InitTick+0x30>)
 8002b84:	2205      	movs	r2, #5
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	e000e010 	.word	0xe000e010

08002b98 <LL_Init1msTick>:
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f7ff ffdd 	bl	8002b64 <LL_InitTick>
 8002baa:	bf00      	nop
 8002bac:	3708      	adds	r7, #8
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
	...

08002bb4 <LL_SetSystemCoreClock>:
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	4a04      	ldr	r2, [pc, #16]	; (8002bd0 <LL_SetSystemCoreClock+0x1c>)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	20000000 	.word	0x20000000

08002bd4 <atoi>:
 8002bd4:	220a      	movs	r2, #10
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	f000 b8d6 	b.w	8002d88 <strtol>

08002bdc <__errno>:
 8002bdc:	4b01      	ldr	r3, [pc, #4]	; (8002be4 <__errno+0x8>)
 8002bde:	6818      	ldr	r0, [r3, #0]
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	20000004 	.word	0x20000004

08002be8 <__libc_init_array>:
 8002be8:	b570      	push	{r4, r5, r6, lr}
 8002bea:	4d0d      	ldr	r5, [pc, #52]	; (8002c20 <__libc_init_array+0x38>)
 8002bec:	4c0d      	ldr	r4, [pc, #52]	; (8002c24 <__libc_init_array+0x3c>)
 8002bee:	1b64      	subs	r4, r4, r5
 8002bf0:	10a4      	asrs	r4, r4, #2
 8002bf2:	2600      	movs	r6, #0
 8002bf4:	42a6      	cmp	r6, r4
 8002bf6:	d109      	bne.n	8002c0c <__libc_init_array+0x24>
 8002bf8:	4d0b      	ldr	r5, [pc, #44]	; (8002c28 <__libc_init_array+0x40>)
 8002bfa:	4c0c      	ldr	r4, [pc, #48]	; (8002c2c <__libc_init_array+0x44>)
 8002bfc:	f000 f8ce 	bl	8002d9c <_init>
 8002c00:	1b64      	subs	r4, r4, r5
 8002c02:	10a4      	asrs	r4, r4, #2
 8002c04:	2600      	movs	r6, #0
 8002c06:	42a6      	cmp	r6, r4
 8002c08:	d105      	bne.n	8002c16 <__libc_init_array+0x2e>
 8002c0a:	bd70      	pop	{r4, r5, r6, pc}
 8002c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c10:	4798      	blx	r3
 8002c12:	3601      	adds	r6, #1
 8002c14:	e7ee      	b.n	8002bf4 <__libc_init_array+0xc>
 8002c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c1a:	4798      	blx	r3
 8002c1c:	3601      	adds	r6, #1
 8002c1e:	e7f2      	b.n	8002c06 <__libc_init_array+0x1e>
 8002c20:	08002f00 	.word	0x08002f00
 8002c24:	08002f00 	.word	0x08002f00
 8002c28:	08002f00 	.word	0x08002f00
 8002c2c:	08002f04 	.word	0x08002f04

08002c30 <memset>:
 8002c30:	4402      	add	r2, r0
 8002c32:	4603      	mov	r3, r0
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d100      	bne.n	8002c3a <memset+0xa>
 8002c38:	4770      	bx	lr
 8002c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c3e:	e7f9      	b.n	8002c34 <memset+0x4>

08002c40 <strcpy>:
 8002c40:	4603      	mov	r3, r0
 8002c42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c46:	f803 2b01 	strb.w	r2, [r3], #1
 8002c4a:	2a00      	cmp	r2, #0
 8002c4c:	d1f9      	bne.n	8002c42 <strcpy+0x2>
 8002c4e:	4770      	bx	lr

08002c50 <strstr>:
 8002c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c52:	780c      	ldrb	r4, [r1, #0]
 8002c54:	b164      	cbz	r4, 8002c70 <strstr+0x20>
 8002c56:	4603      	mov	r3, r0
 8002c58:	781a      	ldrb	r2, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	1c5e      	adds	r6, r3, #1
 8002c5e:	b90a      	cbnz	r2, 8002c64 <strstr+0x14>
 8002c60:	4610      	mov	r0, r2
 8002c62:	e005      	b.n	8002c70 <strstr+0x20>
 8002c64:	4294      	cmp	r4, r2
 8002c66:	d108      	bne.n	8002c7a <strstr+0x2a>
 8002c68:	460d      	mov	r5, r1
 8002c6a:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8002c6e:	b902      	cbnz	r2, 8002c72 <strstr+0x22>
 8002c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c72:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8002c76:	4297      	cmp	r7, r2
 8002c78:	d0f7      	beq.n	8002c6a <strstr+0x1a>
 8002c7a:	4633      	mov	r3, r6
 8002c7c:	e7ec      	b.n	8002c58 <strstr+0x8>
	...

08002c80 <_strtol_l.isra.0>:
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c86:	d001      	beq.n	8002c8c <_strtol_l.isra.0+0xc>
 8002c88:	2b24      	cmp	r3, #36	; 0x24
 8002c8a:	d906      	bls.n	8002c9a <_strtol_l.isra.0+0x1a>
 8002c8c:	f7ff ffa6 	bl	8002bdc <__errno>
 8002c90:	2316      	movs	r3, #22
 8002c92:	6003      	str	r3, [r0, #0]
 8002c94:	2000      	movs	r0, #0
 8002c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c9a:	4f3a      	ldr	r7, [pc, #232]	; (8002d84 <_strtol_l.isra.0+0x104>)
 8002c9c:	468e      	mov	lr, r1
 8002c9e:	4676      	mov	r6, lr
 8002ca0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8002ca4:	5de5      	ldrb	r5, [r4, r7]
 8002ca6:	f015 0508 	ands.w	r5, r5, #8
 8002caa:	d1f8      	bne.n	8002c9e <_strtol_l.isra.0+0x1e>
 8002cac:	2c2d      	cmp	r4, #45	; 0x2d
 8002cae:	d134      	bne.n	8002d1a <_strtol_l.isra.0+0x9a>
 8002cb0:	f89e 4000 	ldrb.w	r4, [lr]
 8002cb4:	f04f 0801 	mov.w	r8, #1
 8002cb8:	f106 0e02 	add.w	lr, r6, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d05c      	beq.n	8002d7a <_strtol_l.isra.0+0xfa>
 8002cc0:	2b10      	cmp	r3, #16
 8002cc2:	d10c      	bne.n	8002cde <_strtol_l.isra.0+0x5e>
 8002cc4:	2c30      	cmp	r4, #48	; 0x30
 8002cc6:	d10a      	bne.n	8002cde <_strtol_l.isra.0+0x5e>
 8002cc8:	f89e 4000 	ldrb.w	r4, [lr]
 8002ccc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8002cd0:	2c58      	cmp	r4, #88	; 0x58
 8002cd2:	d14d      	bne.n	8002d70 <_strtol_l.isra.0+0xf0>
 8002cd4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8002cd8:	2310      	movs	r3, #16
 8002cda:	f10e 0e02 	add.w	lr, lr, #2
 8002cde:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8002ce2:	f10c 3cff 	add.w	ip, ip, #4294967295
 8002ce6:	2600      	movs	r6, #0
 8002ce8:	fbbc f9f3 	udiv	r9, ip, r3
 8002cec:	4635      	mov	r5, r6
 8002cee:	fb03 ca19 	mls	sl, r3, r9, ip
 8002cf2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8002cf6:	2f09      	cmp	r7, #9
 8002cf8:	d818      	bhi.n	8002d2c <_strtol_l.isra.0+0xac>
 8002cfa:	463c      	mov	r4, r7
 8002cfc:	42a3      	cmp	r3, r4
 8002cfe:	dd24      	ble.n	8002d4a <_strtol_l.isra.0+0xca>
 8002d00:	2e00      	cmp	r6, #0
 8002d02:	db1f      	blt.n	8002d44 <_strtol_l.isra.0+0xc4>
 8002d04:	45a9      	cmp	r9, r5
 8002d06:	d31d      	bcc.n	8002d44 <_strtol_l.isra.0+0xc4>
 8002d08:	d101      	bne.n	8002d0e <_strtol_l.isra.0+0x8e>
 8002d0a:	45a2      	cmp	sl, r4
 8002d0c:	db1a      	blt.n	8002d44 <_strtol_l.isra.0+0xc4>
 8002d0e:	fb05 4503 	mla	r5, r5, r3, r4
 8002d12:	2601      	movs	r6, #1
 8002d14:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8002d18:	e7eb      	b.n	8002cf2 <_strtol_l.isra.0+0x72>
 8002d1a:	2c2b      	cmp	r4, #43	; 0x2b
 8002d1c:	bf08      	it	eq
 8002d1e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8002d22:	46a8      	mov	r8, r5
 8002d24:	bf08      	it	eq
 8002d26:	f106 0e02 	addeq.w	lr, r6, #2
 8002d2a:	e7c7      	b.n	8002cbc <_strtol_l.isra.0+0x3c>
 8002d2c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8002d30:	2f19      	cmp	r7, #25
 8002d32:	d801      	bhi.n	8002d38 <_strtol_l.isra.0+0xb8>
 8002d34:	3c37      	subs	r4, #55	; 0x37
 8002d36:	e7e1      	b.n	8002cfc <_strtol_l.isra.0+0x7c>
 8002d38:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8002d3c:	2f19      	cmp	r7, #25
 8002d3e:	d804      	bhi.n	8002d4a <_strtol_l.isra.0+0xca>
 8002d40:	3c57      	subs	r4, #87	; 0x57
 8002d42:	e7db      	b.n	8002cfc <_strtol_l.isra.0+0x7c>
 8002d44:	f04f 36ff 	mov.w	r6, #4294967295
 8002d48:	e7e4      	b.n	8002d14 <_strtol_l.isra.0+0x94>
 8002d4a:	2e00      	cmp	r6, #0
 8002d4c:	da05      	bge.n	8002d5a <_strtol_l.isra.0+0xda>
 8002d4e:	2322      	movs	r3, #34	; 0x22
 8002d50:	6003      	str	r3, [r0, #0]
 8002d52:	4665      	mov	r5, ip
 8002d54:	b942      	cbnz	r2, 8002d68 <_strtol_l.isra.0+0xe8>
 8002d56:	4628      	mov	r0, r5
 8002d58:	e79d      	b.n	8002c96 <_strtol_l.isra.0+0x16>
 8002d5a:	f1b8 0f00 	cmp.w	r8, #0
 8002d5e:	d000      	beq.n	8002d62 <_strtol_l.isra.0+0xe2>
 8002d60:	426d      	negs	r5, r5
 8002d62:	2a00      	cmp	r2, #0
 8002d64:	d0f7      	beq.n	8002d56 <_strtol_l.isra.0+0xd6>
 8002d66:	b10e      	cbz	r6, 8002d6c <_strtol_l.isra.0+0xec>
 8002d68:	f10e 31ff 	add.w	r1, lr, #4294967295
 8002d6c:	6011      	str	r1, [r2, #0]
 8002d6e:	e7f2      	b.n	8002d56 <_strtol_l.isra.0+0xd6>
 8002d70:	2430      	movs	r4, #48	; 0x30
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1b3      	bne.n	8002cde <_strtol_l.isra.0+0x5e>
 8002d76:	2308      	movs	r3, #8
 8002d78:	e7b1      	b.n	8002cde <_strtol_l.isra.0+0x5e>
 8002d7a:	2c30      	cmp	r4, #48	; 0x30
 8002d7c:	d0a4      	beq.n	8002cc8 <_strtol_l.isra.0+0x48>
 8002d7e:	230a      	movs	r3, #10
 8002d80:	e7ad      	b.n	8002cde <_strtol_l.isra.0+0x5e>
 8002d82:	bf00      	nop
 8002d84:	08002e00 	.word	0x08002e00

08002d88 <strtol>:
 8002d88:	4613      	mov	r3, r2
 8002d8a:	460a      	mov	r2, r1
 8002d8c:	4601      	mov	r1, r0
 8002d8e:	4802      	ldr	r0, [pc, #8]	; (8002d98 <strtol+0x10>)
 8002d90:	6800      	ldr	r0, [r0, #0]
 8002d92:	f7ff bf75 	b.w	8002c80 <_strtol_l.isra.0>
 8002d96:	bf00      	nop
 8002d98:	20000004 	.word	0x20000004

08002d9c <_init>:
 8002d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d9e:	bf00      	nop
 8002da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002da2:	bc08      	pop	{r3}
 8002da4:	469e      	mov	lr, r3
 8002da6:	4770      	bx	lr

08002da8 <_fini>:
 8002da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002daa:	bf00      	nop
 8002dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dae:	bc08      	pop	{r3}
 8002db0:	469e      	mov	lr, r3
 8002db2:	4770      	bx	lr
