verilog work "Half_Adder.v"
verilog work "Full_Adder.v"
verilog work "RCA_4_bit.v"
verilog work "RCA_4_bitTestBench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
