Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May  1 19:23:56 2025
| Host         : FT-6K64K74 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   172 |
|    Minimum number of control sets                        |   172 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   553 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   172 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     0 |
| >= 16              |    70 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             342 |          133 |
| No           | No                    | Yes                    |              69 |           22 |
| No           | Yes                   | No                     |             290 |          142 |
| Yes          | No                    | No                     |            1902 |          522 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            1472 |          392 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                      | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/push                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                      | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                         | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/ap_enable_reg_pp0_iter27                                                                                                                                         | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/w2_28_U/q0[14]_i_1__0_n_0                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/push                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                        | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/ap_enable_reg_pp0_iter27                                                                                                                                         | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/w2_28_U/zext_ln54_reg_2192_pp0_iter26_reg_reg[0]                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                        | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1__6_n_0                                                                                                                                                                | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/empty_n_reg[0]                                                                                                                                             | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__4_n_0                                                                                                                                                                    | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                    | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                             | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__3_n_0                                                                                                                                                                    | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_0                                                                                                                                                       | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__6_n_0                                                                                                                                                      | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/user_resp/mOutPtr[3]_i_1__4_n_0                                                                                                                                                               | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                          | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/loop_index135_fu_501                                                                                                                                                                           | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_1_fu_324/loop_index135_load_reg_135[9]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/raddr[3]_i_1_n_0                                                                                                                                                     | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                       | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__5_n_0                                                                                                                                                                  | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__7_n_0                                                                                                                                                     | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/we                                                                                                                                                                      | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__9_n_0                                                                                                                                                                   | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/ap_enable_reg_pp0_iter27                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                       | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                     | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__6_n_0                                                                                                                                                                  | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__8_n_0                                                                                                                                                    | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/mOutPtr[4]_i_1_n_0                                                                                                                                                   | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                          | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/ap_enable_reg_pp0_iter3                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/ap_enable_reg_pp0_iter4                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[5]_i_1_n_0                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[5]_i_1_n_0                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/mOutPtr[5]_i_1_n_0                                                                                                                                                                 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                      | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                  | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                     | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                  | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                                                                                   | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                                                                                    | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/loop_index135_fu_50                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/local_output_2_fu_208[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/loop_index_fu_6410_out                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/local_output_3_fu_212[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/ap_predicate_pred1147_state7_i_1_n_0                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/local_output_1_fu_204[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/empty_20_reg_8238_pp0_iter4_reg[0]                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/local_output_fu_200[15]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/E[0]                                                                                                                                                                  | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/dout_vld_reg                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/dout_vld_reg_0[0]                                                                                                                                                                  | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0                                                                                                                                                                  |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/dout_vld_reg_1[0]                                                                                                                                                                  | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0                                                                                                                                                                  |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |               13 |             22 |         1.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/loop_index135_fu_501                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             22 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |               11 |             23 |         2.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                       | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                      | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/bus_wide_gen.offset_valid_reg                                                                                                                                                      | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/pop                                                                                                                                                       | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/push_0                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/control_s_axi_U/int_output_r[63]_i_1_n_0                                                                                                                                                                                | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/control_s_axi_U/int_output_r[31]_i_1_n_0                                                                                                                                                                                | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/control_s_axi_U/int_input_r[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/control_s_axi_U/int_length_r[31]_i_1_n_0                                                                                                                                                                                | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/control_s_axi_U/int_input_r[63]_i_1_n_0                                                                                                                                                                                 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/j_fu_188[10]_i_2_n_0                                                                                                                             | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/E[0]                                                                                                                                                                               | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/load_p1                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                            | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1                                                                                                                                                             | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/ap_rst_n_0                                                                                                                                                                                |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/E[0]                                                                                                                                                                     | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/flow_control_loop_pipe_sequential_init_U/D[1]                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             37 |         6.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                           | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/next_wreq                                                                                                                                                                           | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             38 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/tmp_valid_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             39 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             39 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                                                                                   | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                    | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                                                                                   | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                                                                                    | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/s_ready_t_reg[0]                                                                                                                                                      | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             67 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/tmp_valid_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |             67 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/full_n_reg                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             68 |         7.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                       | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |                9 |             68 |         7.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                  | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               26 |             82 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                   | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               28 |             82 |         2.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               30 |            104 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/object_detect_nnbw_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                      |               85 |            182 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              134 |            352 |         2.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/ap_enable_reg_pp0_iter6                                                                                                                          |                                                                                                                                                                                                                                                                               |              106 |            480 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/hidden_6465_fu_456[14]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                               |              164 |            480 |         2.93 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


