

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Sat Sep  1 17:08:38 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.31|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    4|  190006|    4|  190006|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+--------+-----+-----+-----+-----+----------+
        |                    |        |  Latency  |  Interval | Pipeline |
        |      Instance      | Module | min | max | min | max |   Type   |
        +--------------------+--------+-----+-----+-----+-----+----------+
        |grp_calcOF_fu_1565  |calcOF  |   16|   16|   15|   15| function |
        +--------------------+--------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+-----------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  190002|        22|         19|          1| 0 ~ 10000 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      0|      0|    453|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     15|    330|   4687|
|Memory           |       32|      -|      0|      0|
|Multiplexer      |        -|      -|      -|   1444|
|Register         |        -|      -|    597|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       32|     15|    927|   6584|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       32|     22|      3|     45|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+----------------------+---------+-------+-----+------+
    |grp_calcOF_fu_1565         |calcOF                |        0|     15|  330|  4622|
    |parseEvents_mux_1bkb_U110  |parseEvents_mux_1bkb  |        0|      0|    0|    65|
    +---------------------------+----------------------+---------+-------+-----+------+
    |Total                      |                      |        0|     15|  330|  4687|
    +---------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |glPLSlices_V_0_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_1_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_2_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_3_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_4_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_5_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_6_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_7_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_8_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_9_U   |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_10_U  |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_11_U  |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_12_U  |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_13_U  |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_14_U  |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    |glPLSlices_V_15_U  |parseEvents_glPLSeOg  |        2|  0|   0|   900|   36|     1|        32400|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |       32|  0|   0| 14400|  576|    16|       518400|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_2578_p2                   |     *    |      0|  0|  51|           2|           9|
    |i_fu_2593_p2                       |     +    |      0|  0|  38|          31|           1|
    |localCnt_fu_3245_p2                |     +    |      0|  0|  23|          16|           1|
    |r_V_1_fu_3230_p2                   |     +    |      0|  0|  18|          18|          18|
    |r_V_fu_3216_p2                     |     +    |      0|  0|  18|          18|          18|
    |tmp1_fu_2948_p2                    |     +    |      0|  0|  31|          24|          24|
    |tmp2_fu_3188_p2                    |     +    |      0|  0|  24|          17|           1|
    |tmp3_fu_3178_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmpTmpData_V_fu_2812_p2            |     +    |      0|  0|  13|           1|           4|
    |tmp_17_fu_3198_p2                  |     +    |      0|  0|  32|          25|          25|
    |tmp_18_fu_3255_p2                  |     +    |      0|  0|  23|          16|           1|
    |tmp_8_fu_2657_p2                   |     +    |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage2_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_921                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_923                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_928                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_934                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_940                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_946                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_952                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_958                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_964                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_970                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_976                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_982                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_988                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_994                   |    and   |      0|  0|   2|           1|           1|
    |tmp_10_fu_2599_p2                  |   icmp   |      0|  0|  18|          31|           1|
    |tmp_2_fu_2532_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_4_fu_2550_p2                   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_5_fu_2588_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_2514_p2                     |   icmp   |      0|  0|   8|           2|           1|
    |ap_condition_1007                  |    or    |      0|  0|   2|           1|           1|
    |index_assign_1_1_fu_2764_p2        |    or    |      0|  0|  17|          17|           2|
    |index_assign_1_2_fu_2782_p2        |    or    |      0|  0|  17|          17|           2|
    |index_assign_1_s_fu_2746_p2        |    or    |      0|  0|  17|          17|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 453|         326|         183|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                       | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  113|         24|    1|         24|
    |ap_enable_reg_pp0_iter1                           |   15|          3|    1|          3|
    |ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4  |   15|          3|    1|          3|
    |ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4  |   15|          3|    2|          6|
    |ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4  |   15|          3|    2|          6|
    |ap_phi_mux_p_08_rec_phi_fu_1457_p4                |    9|          2|   31|         62|
    |ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28   |   62|         15|    4|         60|
    |ap_phi_mux_storemerge_phi_fu_1559_p4              |    9|          2|   25|         50|
    |ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54  |  129|         28|    4|        112|
    |ap_phi_reg_pp0_iter1_storemerge_reg_1556          |    9|          2|   25|         50|
    |data_blk_n                                        |    9|          2|    1|          2|
    |eventSlice_blk_n                                  |    9|          2|    1|          2|
    |glPLActiveSliceIdx_V_3_reg_1371                   |    9|          2|    2|          4|
    |glPLActiveSliceIdx_V_4_reg_1383                   |    9|          2|    1|          2|
    |glPLActiveSliceIdx_V_5_reg_1395                   |    9|          2|    2|          4|
    |glPLActiveSliceIdx_V_6_reg_1408                   |    9|          2|    2|          4|
    |glPLSlices_V_0_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_0_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_0_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_0_ce1                                |   15|          3|    1|          3|
    |glPLSlices_V_10_address0                          |   15|          3|   10|         30|
    |glPLSlices_V_10_address1                          |   15|          3|   10|         30|
    |glPLSlices_V_10_ce0                               |   15|          3|    1|          3|
    |glPLSlices_V_10_ce1                               |   15|          3|    1|          3|
    |glPLSlices_V_11_address0                          |   15|          3|   10|         30|
    |glPLSlices_V_11_address1                          |   15|          3|   10|         30|
    |glPLSlices_V_11_ce0                               |   15|          3|    1|          3|
    |glPLSlices_V_11_ce1                               |   15|          3|    1|          3|
    |glPLSlices_V_12_address0                          |   15|          3|   10|         30|
    |glPLSlices_V_12_address1                          |   15|          3|   10|         30|
    |glPLSlices_V_12_ce0                               |   15|          3|    1|          3|
    |glPLSlices_V_12_ce1                               |   15|          3|    1|          3|
    |glPLSlices_V_13_address0                          |   15|          3|   10|         30|
    |glPLSlices_V_13_address1                          |   15|          3|   10|         30|
    |glPLSlices_V_13_ce0                               |   15|          3|    1|          3|
    |glPLSlices_V_13_ce1                               |   15|          3|    1|          3|
    |glPLSlices_V_14_address0                          |   15|          3|   10|         30|
    |glPLSlices_V_14_address1                          |   15|          3|   10|         30|
    |glPLSlices_V_14_ce0                               |   15|          3|    1|          3|
    |glPLSlices_V_14_ce1                               |   15|          3|    1|          3|
    |glPLSlices_V_15_address0                          |   15|          3|   10|         30|
    |glPLSlices_V_15_address1                          |   15|          3|   10|         30|
    |glPLSlices_V_15_ce0                               |   15|          3|    1|          3|
    |glPLSlices_V_15_ce1                               |   15|          3|    1|          3|
    |glPLSlices_V_1_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_1_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_1_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_1_ce1                                |   15|          3|    1|          3|
    |glPLSlices_V_2_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_2_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_2_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_2_ce1                                |   15|          3|    1|          3|
    |glPLSlices_V_3_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_3_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_3_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_3_ce1                                |   15|          3|    1|          3|
    |glPLSlices_V_4_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_4_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_4_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_4_ce1                                |   15|          3|    1|          3|
    |glPLSlices_V_5_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_5_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_5_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_5_ce1                                |   15|          3|    1|          3|
    |glPLSlices_V_6_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_6_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_6_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_6_ce1                                |   15|          3|    1|          3|
    |glPLSlices_V_7_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_7_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_7_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_7_ce1                                |   15|          3|    1|          3|
    |glPLSlices_V_8_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_8_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_8_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_8_ce1                                |   15|          3|    1|          3|
    |glPLSlices_V_9_address0                           |   15|          3|   10|         30|
    |glPLSlices_V_9_address1                           |   15|          3|   10|         30|
    |glPLSlices_V_9_ce0                                |   15|          3|    1|          3|
    |glPLSlices_V_9_ce1                                |   15|          3|    1|          3|
    |glPLTminus1SliceIdx_s                             |   15|          3|    2|          6|
    |glPLTminus2SliceIdx_s                             |   15|          3|    2|          6|
    |p_08_rec_reg_1453                                 |    9|          2|   31|         62|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                             | 1444|        297|  492|       1524|
    +--------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_1556  |  25|   0|   25|          0|
    |arrayNo_reg_3335                          |   4|   0|    4|          0|
    |glCnt                                     |  16|   0|   16|          0|
    |glPLActiveSliceIdx_V                      |   2|   0|    2|          0|
    |glPLActiveSliceIdx_V_2_reg_1357           |   1|   0|    1|          0|
    |glPLActiveSliceIdx_V_3_reg_1371           |   2|   0|    2|          0|
    |glPLActiveSliceIdx_V_4_reg_1383           |   1|   0|    1|          0|
    |glPLActiveSliceIdx_V_5_reg_1395           |   2|   0|    2|          0|
    |glPLActiveSliceIdx_V_6_reg_1408           |   2|   0|    2|          0|
    |glPLSlices_V_0_addr_reg_3340              |  10|   0|   10|          0|
    |glPLSlices_V_10_addr_reg_3352             |  10|   0|   10|          0|
    |glPLSlices_V_11_addr_reg_3358             |  10|   0|   10|          0|
    |glPLSlices_V_12_addr_reg_3364             |  10|   0|   10|          0|
    |glPLSlices_V_13_addr_reg_3370             |  10|   0|   10|          0|
    |glPLSlices_V_14_addr_reg_3376             |  10|   0|   10|          0|
    |glPLSlices_V_15_addr_reg_3382             |  10|   0|   10|          0|
    |glPLSlices_V_1_addr_reg_3346              |  10|   0|   10|          0|
    |glPLSlices_V_2_addr_reg_3388              |  10|   0|   10|          0|
    |glPLSlices_V_3_addr_reg_3394              |  10|   0|   10|          0|
    |glPLSlices_V_4_addr_reg_3400              |  10|   0|   10|          0|
    |glPLSlices_V_5_addr_reg_3406              |  10|   0|   10|          0|
    |glPLSlices_V_6_addr_reg_3412              |  10|   0|   10|          0|
    |glPLSlices_V_7_addr_reg_3418              |  10|   0|   10|          0|
    |glPLSlices_V_8_addr_reg_3424              |  10|   0|   10|          0|
    |glPLSlices_V_9_addr_reg_3430              |  10|   0|   10|          0|
    |glPLTminus1SliceIdx_s                     |   2|   0|    2|          0|
    |glPLTminus2SliceIdx_s                     |   2|   0|    2|          0|
    |grp_calcOF_fu_1565_ap_start_reg           |   1|   0|    1|          0|
    |i_op_assign_fu_1094                       |  16|   0|   16|          0|
    |i_reg_3306                                |  31|   0|   31|          0|
    |p_08_rec_reg_1453                         |  31|   0|   31|          0|
    |refBlock_V_0_0                            |   4|   0|    4|          0|
    |refBlock_V_10_10                          |   4|   0|    4|          0|
    |refBlock_V_11_11                          |   4|   0|    4|          0|
    |refBlock_V_12_12                          |   4|   0|    4|          0|
    |refBlock_V_13_13                          |   4|   0|    4|          0|
    |refBlock_V_14_14                          |   4|   0|    4|          0|
    |refBlock_V_1_1                            |   4|   0|    4|          0|
    |refBlock_V_2_2                            |   4|   0|    4|          0|
    |refBlock_V_3_3                            |   4|   0|    4|          0|
    |refBlock_V_4_4                            |   4|   0|    4|          0|
    |refBlock_V_5_5                            |   4|   0|    4|          0|
    |refBlock_V_6_6                            |   4|   0|    4|          0|
    |refBlock_V_7_7                            |   4|   0|    4|          0|
    |refBlock_V_8_8                            |   4|   0|    4|          0|
    |refBlock_V_9_9                            |   4|   0|    4|          0|
    |sum                                       |   0|   0|   16|         16|
    |targetBlocks_V_0_0                        |   4|   0|    4|          0|
    |targetBlocks_V_10_10                      |   4|   0|    4|          0|
    |targetBlocks_V_11_11                      |   4|   0|    4|          0|
    |targetBlocks_V_12_12                      |   4|   0|    4|          0|
    |targetBlocks_V_13_13                      |   4|   0|    4|          0|
    |targetBlocks_V_14_1                       |   4|   0|    4|          0|
    |targetBlocks_V_14_10                      |   4|   0|    4|          0|
    |targetBlocks_V_14_11                      |   4|   0|    4|          0|
    |targetBlocks_V_14_12                      |   4|   0|    4|          0|
    |targetBlocks_V_14_13                      |   4|   0|    4|          0|
    |targetBlocks_V_14_14                      |   4|   0|    4|          0|
    |targetBlocks_V_14_2                       |   4|   0|    4|          0|
    |targetBlocks_V_14_3                       |   4|   0|    4|          0|
    |targetBlocks_V_14_4                       |   4|   0|    4|          0|
    |targetBlocks_V_14_5                       |   4|   0|    4|          0|
    |targetBlocks_V_14_6                       |   4|   0|    4|          0|
    |targetBlocks_V_14_7                       |   4|   0|    4|          0|
    |targetBlocks_V_14_8                       |   4|   0|    4|          0|
    |targetBlocks_V_14_9                       |   4|   0|    4|          0|
    |targetBlocks_V_1_1                        |   4|   0|    4|          0|
    |targetBlocks_V_2_2                        |   4|   0|    4|          0|
    |targetBlocks_V_3_3                        |   4|   0|    4|          0|
    |targetBlocks_V_4_4                        |   4|   0|    4|          0|
    |targetBlocks_V_5_5                        |   4|   0|    4|          0|
    |targetBlocks_V_6_6                        |   4|   0|    4|          0|
    |targetBlocks_V_7_7                        |   4|   0|    4|          0|
    |targetBlocks_V_8_8                        |   4|   0|    4|          0|
    |targetBlocks_V_9_9                        |   4|   0|    4|          0|
    |tmp1_reg_3446                             |  24|   0|   24|          0|
    |tmp_10_reg_3311                           |   1|   0|    1|          0|
    |tmp_10_reg_3311_pp0_iter1_reg             |   1|   0|    1|          0|
    |tmp_17_reg_3451                           |  25|   0|   25|          0|
    |tmp_27_reg_3436                           |   1|   0|    1|          0|
    |tmp_28_reg_3315                           |   4|   0|    4|          0|
    |tmp_28_reg_3315_pp0_iter1_reg             |   4|   0|    4|          0|
    |tmp_5_reg_3302                            |   1|   0|    1|          0|
    |tmp_5_reg_3302_pp0_iter1_reg              |   1|   0|    1|          0|
    |tmp_6_reg_3297                            |   9|   0|   11|          2|
    |tmp_7_reg_3331                            |   1|   0|    1|          0|
    |x_reg_3319                                |  15|   0|   15|          0|
    |y_reg_3324                                |  15|   0|   15|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 597|   0|  615|         18|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|data_dout          |  in |   64|   ap_fifo  |       data      |    pointer   |
|data_empty_n       |  in |    1|   ap_fifo  |       data      |    pointer   |
|data_read          | out |    1|   ap_fifo  |       data      |    pointer   |
|eventsArraySize    |  in |   32|   ap_none  | eventsArraySize |    scalar    |
|eventSlice_din     | out |   32|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_full_n  |  in |    1|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_write   | out |    1|   ap_fifo  |    eventSlice   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

