{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 08:59:11 2022 " "Info: Processing started: Mon Jan 03 08:59:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "computer EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"computer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 19 " "Warning: No exact pin location assignment(s) for 3 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Info: Pin c not assigned to an exact location on the device" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" { c } } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 576 768 944 592 "c" "" } { 80 280 312 92 "c" "" } } } } { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z " "Info: Pin z not assigned to an exact location on the device" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" { z } } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 592 768 944 608 "z" "" } { 600 680 768 612 "z" "" } { 64 280 312 76 "z" "" } } } } { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { z } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } } { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/lenovosoftstore/install/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } } { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 9 14 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 9 15 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register IR:inst\|ir\[2\] register PC:inst6\|add\[5\] -14.562 ns " "Info: Slack time is -14.562 ns between source register \"IR:inst\|ir\[2\]\" and destination register \"PC:inst6\|add\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns PC:inst6\|add\[5\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst6\|add\[5\]'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl PC:inst6|add[5] } "NODE_NAME" } } { "../PC/PC.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/PC/PC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns PC:inst6\|add\[5\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst6\|add\[5\]'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl PC:inst6|add[5] } "NODE_NAME" } } { "../PC/PC.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/PC/PC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns IR:inst\|ir\[2\] 3 REG Unassigned 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'IR:inst\|ir\[2\]'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl IR:inst|ir[2] } "NODE_NAME" } } { "../IR/IR.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/IR/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns IR:inst\|ir\[2\] 3 REG Unassigned 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'IR:inst\|ir\[2\]'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl IR:inst|ir[2] } "NODE_NAME" } } { "../IR/IR.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/IR/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 176 -104 64 192 "clk" "" } { 176 104 168 188 "clk" "" } { 192 560 592 204 "clk" "" } { 360 136 160 376 "clk" "" } { 168 64 90 184 "clk" "" } { 568 560 584 584 "clk" "" } { -232 648 672 -216 "clk" "" } { -32 728 752 -16 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../IR/IR.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/IR/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../PC/PC.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/PC/PC.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.298 ns - Longest register register " "Info: - Longest register to register delay is 15.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[2\] 1 REG Unassigned 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'IR:inst\|ir\[2\]'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[2] } "NODE_NAME" } } { "../IR/IR.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/IR/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.370 ns) 1.978 ns reg_group:inst3\|d\[5\]~22 2 COMB Unassigned 1 " "Info: 2: + IC(1.608 ns) + CELL(0.370 ns) = 1.978 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst3\|d\[5\]~22'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { IR:inst|ir[2] reg_group:inst3|d[5]~22 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.651 ns) 3.505 ns reg_group:inst3\|d\[5\]~23 3 COMB Unassigned 7 " "Info: 3: + IC(0.876 ns) + CELL(0.651 ns) = 3.505 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'reg_group:inst3\|d\[5\]~23'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { reg_group:inst3|d[5]~22 reg_group:inst3|d[5]~23 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.621 ns) 5.802 ns ALU:inst2\|Add0~11 4 COMB Unassigned 2 " "Info: 4: + IC(1.676 ns) + CELL(0.621 ns) = 5.802 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst2\|Add0~11'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { reg_group:inst3|d[5]~23 ALU:inst2|Add0~11 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.308 ns ALU:inst2\|Add0~12 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 6.308 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst2\|Add0~12'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst2|Add0~11 ALU:inst2|Add0~12 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 8.225 ns ALU:inst2\|t\[6\]~70 6 COMB Unassigned 1 " "Info: 6: + IC(1.711 ns) + CELL(0.206 ns) = 8.225 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst2\|t\[6\]~70'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { ALU:inst2|Add0~12 ALU:inst2|t[6]~70 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 9.035 ns ALU:inst2\|t\[6\]~71 7 COMB Unassigned 1 " "Info: 7: + IC(0.187 ns) + CELL(0.623 ns) = 9.035 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst2\|t\[6\]~71'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU:inst2|t[6]~70 ALU:inst2|t[6]~71 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 9.846 ns ALU:inst2\|t\[6\]~72 8 COMB Unassigned 3 " "Info: 8: + IC(0.187 ns) + CELL(0.624 ns) = 9.846 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst2\|t\[6\]~72'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst2|t[6]~71 ALU:inst2|t[6]~72 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.370 ns) 11.762 ns shift_logic:inst8\|w\[5\]~39 9 COMB Unassigned 1 " "Info: 9: + IC(1.546 ns) + CELL(0.370 ns) = 11.762 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shift_logic:inst8\|w\[5\]~39'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { ALU:inst2|t[6]~72 shift_logic:inst8|w[5]~39 } "NODE_NAME" } } { "../shiftlogic/shift_logic.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/shiftlogic/shift_logic.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 12.573 ns inst4\[5\]~9 10 COMB Unassigned 2 " "Info: 10: + IC(0.187 ns) + CELL(0.624 ns) = 12.573 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst4\[5\]~9'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { shift_logic:inst8|w[5]~39 inst4[5]~9 } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 13.384 ns inst4\[5\]~24 11 COMB Unassigned 6 " "Info: 11: + IC(0.160 ns) + CELL(0.651 ns) = 13.384 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst4\[5\]~24'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst4[5]~9 inst4[5]~24 } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.460 ns) 15.298 ns PC:inst6\|add\[5\] 12 REG Unassigned 3 " "Info: 12: + IC(1.454 ns) + CELL(0.460 ns) = 15.298 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst6\|add\[5\]'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { inst4[5]~24 PC:inst6|add[5] } "NODE_NAME" } } { "../PC/PC.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/PC/PC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.706 ns ( 37.30 % ) " "Info: Total cell delay = 5.706 ns ( 37.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.592 ns ( 62.70 % ) " "Info: Total interconnect delay = 9.592 ns ( 62.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.298 ns" { IR:inst|ir[2] reg_group:inst3|d[5]~22 reg_group:inst3|d[5]~23 ALU:inst2|Add0~11 ALU:inst2|Add0~12 ALU:inst2|t[6]~70 ALU:inst2|t[6]~71 ALU:inst2|t[6]~72 shift_logic:inst8|w[5]~39 inst4[5]~9 inst4[5]~24 PC:inst6|add[5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.298 ns" { IR:inst|ir[2] reg_group:inst3|d[5]~22 reg_group:inst3|d[5]~23 ALU:inst2|Add0~11 ALU:inst2|Add0~12 ALU:inst2|t[6]~70 ALU:inst2|t[6]~71 ALU:inst2|t[6]~72 shift_logic:inst8|w[5]~39 inst4[5]~9 inst4[5]~24 PC:inst6|add[5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "15.298 ns register register " "Info: Estimated most critical path is register to register delay of 15.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[2\] 1 REG LAB_X21_Y8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y8; Fanout = 12; REG Node = 'IR:inst\|ir\[2\]'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[2] } "NODE_NAME" } } { "../IR/IR.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/IR/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.370 ns) 1.978 ns reg_group:inst3\|d\[5\]~22 2 COMB LAB_X25_Y6 1 " "Info: 2: + IC(1.608 ns) + CELL(0.370 ns) = 1.978 ns; Loc. = LAB_X25_Y6; Fanout = 1; COMB Node = 'reg_group:inst3\|d\[5\]~22'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { IR:inst|ir[2] reg_group:inst3|d[5]~22 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.651 ns) 3.505 ns reg_group:inst3\|d\[5\]~23 3 COMB LAB_X24_Y5 7 " "Info: 3: + IC(0.876 ns) + CELL(0.651 ns) = 3.505 ns; Loc. = LAB_X24_Y5; Fanout = 7; COMB Node = 'reg_group:inst3\|d\[5\]~23'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { reg_group:inst3|d[5]~22 reg_group:inst3|d[5]~23 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.621 ns) 5.802 ns ALU:inst2\|Add0~11 4 COMB LAB_X26_Y8 2 " "Info: 4: + IC(1.676 ns) + CELL(0.621 ns) = 5.802 ns; Loc. = LAB_X26_Y8; Fanout = 2; COMB Node = 'ALU:inst2\|Add0~11'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { reg_group:inst3|d[5]~23 ALU:inst2|Add0~11 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.308 ns ALU:inst2\|Add0~12 5 COMB LAB_X26_Y8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 6.308 ns; Loc. = LAB_X26_Y8; Fanout = 2; COMB Node = 'ALU:inst2\|Add0~12'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst2|Add0~11 ALU:inst2|Add0~12 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 8.225 ns ALU:inst2\|t\[6\]~70 6 COMB LAB_X22_Y5 1 " "Info: 6: + IC(1.711 ns) + CELL(0.206 ns) = 8.225 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'ALU:inst2\|t\[6\]~70'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { ALU:inst2|Add0~12 ALU:inst2|t[6]~70 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 9.035 ns ALU:inst2\|t\[6\]~71 7 COMB LAB_X22_Y5 1 " "Info: 7: + IC(0.187 ns) + CELL(0.623 ns) = 9.035 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'ALU:inst2\|t\[6\]~71'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU:inst2|t[6]~70 ALU:inst2|t[6]~71 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 9.846 ns ALU:inst2\|t\[6\]~72 8 COMB LAB_X22_Y5 3 " "Info: 8: + IC(0.187 ns) + CELL(0.624 ns) = 9.846 ns; Loc. = LAB_X22_Y5; Fanout = 3; COMB Node = 'ALU:inst2\|t\[6\]~72'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst2|t[6]~71 ALU:inst2|t[6]~72 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.370 ns) 11.762 ns shift_logic:inst8\|w\[5\]~39 9 COMB LAB_X26_Y8 1 " "Info: 9: + IC(1.546 ns) + CELL(0.370 ns) = 11.762 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'shift_logic:inst8\|w\[5\]~39'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { ALU:inst2|t[6]~72 shift_logic:inst8|w[5]~39 } "NODE_NAME" } } { "../shiftlogic/shift_logic.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/shiftlogic/shift_logic.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 12.573 ns inst4\[5\]~9 10 COMB LAB_X26_Y8 2 " "Info: 10: + IC(0.187 ns) + CELL(0.624 ns) = 12.573 ns; Loc. = LAB_X26_Y8; Fanout = 2; COMB Node = 'inst4\[5\]~9'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { shift_logic:inst8|w[5]~39 inst4[5]~9 } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 13.384 ns inst4\[5\]~24 11 COMB LAB_X26_Y8 6 " "Info: 11: + IC(0.160 ns) + CELL(0.651 ns) = 13.384 ns; Loc. = LAB_X26_Y8; Fanout = 6; COMB Node = 'inst4\[5\]~24'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst4[5]~9 inst4[5]~24 } "NODE_NAME" } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.460 ns) 15.298 ns PC:inst6\|add\[5\] 12 REG LAB_X24_Y6 3 " "Info: 12: + IC(1.454 ns) + CELL(0.460 ns) = 15.298 ns; Loc. = LAB_X24_Y6; Fanout = 3; REG Node = 'PC:inst6\|add\[5\]'" {  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { inst4[5]~24 PC:inst6|add[5] } "NODE_NAME" } } { "../PC/PC.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/PC/PC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.706 ns ( 37.30 % ) " "Info: Total cell delay = 5.706 ns ( 37.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.592 ns ( 62.70 % ) " "Info: Total interconnect delay = 9.592 ns ( 62.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/lenovosoftstore/install/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.298 ns" { IR:inst|ir[2] reg_group:inst3|d[5]~22 reg_group:inst3|d[5]~23 ALU:inst2|Add0~11 ALU:inst2|Add0~12 ALU:inst2|t[6]~70 ALU:inst2|t[6]~71 ALU:inst2|t[6]~72 shift_logic:inst8|w[5]~39 inst4[5]~9 inst4[5]~24 PC:inst6|add[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[7\] 0 " "Info: Pin \"dout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[6\] 0 " "Info: Pin \"dout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[5\] 0 " "Info: Pin \"dout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[4\] 0 " "Info: Pin \"dout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[3\] 0 " "Info: Pin \"dout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[2\] 0 " "Info: Pin \"dout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[1\] 0 " "Info: Pin \"dout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[0\] 0 " "Info: Pin \"dout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c 0 " "Info: Pin \"c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z 0 " "Info: Pin \"z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 08:59:13 2022 " "Info: Processing ended: Mon Jan 03 08:59:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
