// Seed: 1218067477
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wor id_6
);
  logic id_8 = id_6;
  assign module_1.id_3 = 0;
  always @(id_0 == id_2 or id_0 or id_2);
endmodule
module module_1 #(
    parameter id_1  = 32'd3,
    parameter id_15 = 32'd51,
    parameter id_7  = 32'd54
) (
    output uwire id_0,
    input  tri   _id_1,
    output wor   id_2,
    input  wor   id_3,
    output wire  id_4,
    output tri   id_5,
    input  tri   id_6,
    input  wand  _id_7,
    output wire  id_8
);
  logic id_10;
  ;
  wire [-1 : -1] id_11, id_12;
  logic id_13, id_14;
  wire [id_7 : id_1] _id_15;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_4,
      id_3,
      id_5,
      id_3
  );
  wire id_16;
  wire id_17, id_18;
  wire [1 : id_15] id_19;
endmodule
