
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109558                       # Number of seconds simulated
sim_ticks                                109558118000                       # Number of ticks simulated
final_tick                               109558118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1495889                       # Simulator instruction rate (inst/s)
host_op_rate                                  2465184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3683700657                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659712                       # Number of bytes of host memory used
host_seconds                                    29.74                       # Real time elapsed on the host
sim_insts                                    44489695                       # Number of instructions simulated
sim_ops                                      73317824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3442816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3466496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3055872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3055872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            53794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               54164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         47748                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47748                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             216141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           31424563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31640704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        216141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           216141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27892703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27892703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27892703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            216141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          31424563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             59533407                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877737                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516880                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        219116236                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489695                       # Number of instructions committed
system.cpu.committedOps                      73317824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795900                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232450                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795900                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691523                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586393                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636605                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933065                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  219116236                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574734                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443759     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317824                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.997536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105748                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            252.432812                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.997536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53494278                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53494278                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20789612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20789612                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5789968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5789968                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26579580                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26579580                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26579580                       # number of overall hits
system.cpu.dcache.overall_hits::total        26579580                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        88125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88125                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        26560                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26560                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       114685                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         114685                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       114685                       # number of overall misses
system.cpu.dcache.overall_misses::total        114685                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  20509010500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20509010500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2861399500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2861399500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  23370410000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23370410000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  23370410000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23370410000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694265                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694265                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004221                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004566                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004566                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004296                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004296                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 232726.360284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 232726.360284                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 107733.414910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107733.414910                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 203779.134150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 203779.134150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 203779.134150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 203779.134150                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        97943                       # number of writebacks
system.cpu.dcache.writebacks::total             97943                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        88125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        88125                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        26560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26560                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       114685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       114685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       114685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114685                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  20420885500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20420885500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2834839500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2834839500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  23255725000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23255725000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  23255725000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23255725000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004566                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004566                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004296                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004296                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 231726.360284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 231726.360284                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106733.414910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106733.414910                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 202779.134150                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 202779.134150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 202779.134150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 202779.134150                       # average overall mshr miss latency
system.cpu.dcache.replacements                 105716                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.998213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               472                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          126095.084746                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    31.998213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034232                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034232                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516408                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516408                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516408                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516408                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516408                       # number of overall hits
system.cpu.icache.overall_hits::total        59516408                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          472                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           472                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          472                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            472                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          472                       # number of overall misses
system.cpu.icache.overall_misses::total           472                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     91724000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91724000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     91724000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91724000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     91724000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91724000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516880                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 194330.508475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 194330.508475                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 194330.508475                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 194330.508475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 194330.508475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 194330.508475                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          440                       # number of writebacks
system.cpu.icache.writebacks::total               440                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     91252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     91252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     91252000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91252000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 193330.508475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 193330.508475                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 193330.508475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 193330.508475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 193330.508475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 193330.508475                       # average overall mshr miss latency
system.cpu.icache.replacements                    440                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   127.985146                       # Cycle average of tags in use
system.l2.tags.total_refs                      221271                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     65283                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.389412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.846618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.144183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        126.994345                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.006614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.992143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999884                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1835787                       # Number of tag accesses
system.l2.tags.data_accesses                  1835787                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        97943                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97943                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          440                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              440                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              8936                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8936                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              10312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10312                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          31037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31037                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    76                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 41349                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41425                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   76                       # number of overall hits
system.l2.overall_hits::cpu.data                41349                       # number of overall hits
system.l2.overall_hits::total                   41425                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             7311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7311                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              396                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        57088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57088                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 396                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               64399                       # number of demand (read+write) misses
system.l2.demand_misses::total                  64795                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                396                       # number of overall misses
system.l2.overall_misses::cpu.data              64399                       # number of overall misses
system.l2.overall_misses::total                 64795                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   2592851500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2592851500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89730500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89730500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  19962797500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19962797500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   22555649000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22645379500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89730500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  22555649000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22645379500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        97943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          440                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          440                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          8937                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8937                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          17623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        88125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         88125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               472                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            105748                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106220                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              472                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           105748                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106220                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.000112                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000112                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.414856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.414856                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.838983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.838983                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.647807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.647807                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.838983                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.608986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.610008                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.838983                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.608986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.610008                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 354650.731774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 354650.731774                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 226592.171717                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 226592.171717                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 349684.653517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 349684.653517                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 226592.171717                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 350248.435535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 349492.700054                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 226592.171717                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 350248.435535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 349492.700054                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                58047                       # number of writebacks
system.l2.writebacks::total                     58047                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           41                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            41                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7311                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          396                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        57088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57088                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          64399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         64399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64795                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        27500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2519741500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2519741500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     85770500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85770500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  19391917500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19391917500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     85770500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  21911659000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21997429500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     85770500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  21911659000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21997429500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.000112                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.414856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.414856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.838983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.838983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.647807                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.647807                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.838983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.608986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.610008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.838983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.608986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.610008                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        27500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        27500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 344650.731774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 344650.731774                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 216592.171717                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 216592.171717                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 339684.653517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 339684.653517                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 216592.171717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 340248.435535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 339492.700054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 216592.171717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 340248.435535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 339492.700054                       # average overall mshr miss latency
system.l2.replacements                          65155                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                   255.823642                       # Cycle average of tags in use
system.l3.tags.total_refs                      128823                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     70919                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.816481                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       43.303429                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.431676                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        212.088537                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.169154                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.001686                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.828471                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999311                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    200375                       # Number of tag accesses
system.l3.tags.data_accesses                   200375                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        58046                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            58046                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                363                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   363                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst             26                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data          10242                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             10268                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                    26                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                 10605                       # number of demand (read+write) hits
system.l3.demand_hits::total                    10631                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                   26                       # number of overall hits
system.l3.overall_hits::cpu.data                10605                       # number of overall hits
system.l3.overall_hits::total                   10631                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6948                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6948                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          370                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        46846                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           47216                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 370                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               53794                       # number of demand (read+write) misses
system.l3.demand_misses::total                  54164                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                370                       # number of overall misses
system.l3.overall_misses::cpu.data              53794                       # number of overall misses
system.l3.overall_misses::total                 54164                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   2433331000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2433331000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     80985500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  18594956500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  18675942000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      80985500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   21028287500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      21109273000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     80985500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  21028287500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     21109273000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        58046                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        58046                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           7311                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              7311                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          396                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        57088                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         57484                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               396                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             64399                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                64795                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              396                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            64399                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               64795                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.950349                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.950349                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.934343                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.820593                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.821376                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.934343                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.835324                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.835929                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.934343                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.835324                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.835929                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 350220.351180                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 350220.351180                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 218879.729730                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 396937.977629                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 395542.655032                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 218879.729730                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 390903.957690                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 389728.842035                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 218879.729730                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 390903.957690                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 389728.842035                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                47748                       # number of writebacks
system.l3.writebacks::total                     47748                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          633                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           633                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6948                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6948                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          370                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        46846                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        47216                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            370                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          53794                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             54164                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           370                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         53794                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            54164                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   2322163000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2322163000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     75065500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  17845420500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  17920486000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     75065500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  20167583500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  20242649000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     75065500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  20167583500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  20242649000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.950349                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.950349                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.934343                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.820593                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.821376                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.934343                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.835324                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.835929                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.934343                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.835324                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.835929                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 334220.351180                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 334220.351180                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 202879.729730                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 380937.977629                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 379542.655032                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 202879.729730                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 374903.957690                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 373728.842035                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 202879.729730                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 374903.957690                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 373728.842035                       # average overall mshr miss latency
system.l3.replacements                          70663                       # number of replacements
system.membus.snoop_filter.tot_requests        115532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        61368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              47216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47748                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6077                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6948                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         47216                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       162153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       162153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 162153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      6522368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      6522368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6522368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             54164                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   54164    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               54164                       # Request fanout histogram
system.membus.reqLayer2.occupancy           306548500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          270841000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       221313                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       115093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6298                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6298                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             88597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       155990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          440                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32352                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8937                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17623                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        88125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       335086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                336470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13036224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13094592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           82626                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3715008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           197783                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031843                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.175582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 191485     96.82%     96.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6298      3.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             197783                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          209039500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            708000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         163090500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       129456                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        64661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          17471                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        17471                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 109558118000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             57484                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       105794                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           29529                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             7311                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            7311                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        57484                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       194252                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      7861824                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           70663                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3055872                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           135459                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.128976                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.335175                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 117988     87.10%     87.10% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  17471     12.90%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             135459                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          122774000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          97193000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
