Classic Timing Analyzer report for slot_machine
Thu May 16 16:22:05 2024
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------+--------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From         ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.160 ns                         ; C            ; temp_A ; --         ; B2       ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 6.504 ns                         ; A~reg0       ; A      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.527 ns                        ; C            ; temp_A ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 347.46 MHz ( period = 2.878 ns ) ; temp_A       ; A~reg0 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cur_state.s2 ; temp_A ; clk        ; clk      ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;              ;        ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; temp_A       ; A~reg0       ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s2 ; temp_A       ; clk        ; clk      ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s4 ; cur_state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.966 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s3 ; cur_state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.932 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp_T1      ; T1~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp_T2      ; T2~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s1 ; cur_state.s2 ; clk        ; clk      ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s2 ; temp_T1      ; clk        ; clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s2 ; temp_T2      ; clk        ; clk      ; None                        ; None                      ; 0.798 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s2 ; cur_state.s2 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s2 ; cur_state.s4 ; clk        ; clk      ; None                        ; None                      ; 0.445 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s2 ; cur_state.s3 ; clk        ; clk      ; None                        ; None                      ; 0.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cur_state.s1 ; cur_state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                             ;
+------------------------------------------+--------------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From         ; To     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cur_state.s2 ; temp_A ; clk        ; clk      ; None                       ; None                       ; 0.638 ns                 ;
+------------------------------------------+--------------+--------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To           ; To Clock ;
+-------+--------------+------------+------+--------------+----------+
; N/A   ; None         ; 3.160 ns   ; C    ; temp_A       ; B2       ;
; N/A   ; None         ; 3.049 ns   ; C    ; temp_A       ; B1       ;
; N/A   ; None         ; 2.968 ns   ; B1   ; cur_state.s2 ; clk      ;
; N/A   ; None         ; 2.916 ns   ; B2   ; temp_T2      ; clk      ;
; N/A   ; None         ; 2.838 ns   ; B1   ; temp_T1      ; clk      ;
; N/A   ; None         ; 2.827 ns   ; B1   ; temp_T2      ; clk      ;
; N/A   ; None         ; 2.801 ns   ; B2   ; cur_state.s4 ; clk      ;
; N/A   ; None         ; 2.755 ns   ; B2   ; cur_state.s2 ; clk      ;
; N/A   ; None         ; 2.712 ns   ; B1   ; cur_state.s4 ; clk      ;
; N/A   ; None         ; 2.711 ns   ; B1   ; cur_state.s3 ; clk      ;
; N/A   ; None         ; 2.327 ns   ; C    ; temp_A       ; clk      ;
; N/A   ; None         ; 2.307 ns   ; C    ; cur_state.s2 ; clk      ;
; N/A   ; None         ; 1.965 ns   ; C    ; cur_state.s1 ; clk      ;
+-------+--------------+------------+------+--------------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 6.504 ns   ; A~reg0  ; A  ; clk        ;
; N/A   ; None         ; 5.917 ns   ; T2~reg0 ; T2 ; clk        ;
; N/A   ; None         ; 5.418 ns   ; T1~reg0 ; T1 ; clk        ;
+-------+--------------+------------+---------+----+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To           ; To Clock ;
+---------------+-------------+-----------+------+--------------+----------+
; N/A           ; None        ; -1.527 ns ; C    ; temp_A       ; clk      ;
; N/A           ; None        ; -1.726 ns ; C    ; cur_state.s1 ; clk      ;
; N/A           ; None        ; -2.068 ns ; C    ; cur_state.s2 ; clk      ;
; N/A           ; None        ; -2.418 ns ; B1   ; temp_T1      ; clk      ;
; N/A           ; None        ; -2.421 ns ; B1   ; temp_T2      ; clk      ;
; N/A           ; None        ; -2.472 ns ; B1   ; cur_state.s3 ; clk      ;
; N/A           ; None        ; -2.473 ns ; B1   ; cur_state.s4 ; clk      ;
; N/A           ; None        ; -2.492 ns ; C    ; temp_A       ; B1       ;
; N/A           ; None        ; -2.510 ns ; B2   ; temp_T2      ; clk      ;
; N/A           ; None        ; -2.516 ns ; B2   ; cur_state.s2 ; clk      ;
; N/A           ; None        ; -2.562 ns ; B2   ; cur_state.s4 ; clk      ;
; N/A           ; None        ; -2.603 ns ; C    ; temp_A       ; B2       ;
; N/A           ; None        ; -2.729 ns ; B1   ; cur_state.s2 ; clk      ;
+---------------+-------------+-----------+------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 16:22:05 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off slot_machine -c slot_machine --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "temp_T1" is a latch
    Warning: Node "temp_T2" is a latch
    Warning: Node "temp_A" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "B2" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "B1" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Selector3~1" as buffer
    Info: Detected ripple clock "cur_state.s3" as buffer
    Info: Detected ripple clock "cur_state.s1" as buffer
    Info: Detected ripple clock "cur_state.s2" as buffer
    Info: Detected ripple clock "cur_state.s4" as buffer
Info: Clock "clk" has Internal fmax of 347.46 MHz between source register "temp_A" and destination register "A~reg0" (period= 2.878 ns)
    Info: + Longest register to register delay is 0.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'
        Info: 2: + IC(0.000 ns) + CELL(0.155 ns) = 0.155 ns; Loc. = LCFF_X3_Y17_N25; Fanout = 1; REG Node = 'A~reg0'
        Info: Total cell delay = 0.155 ns ( 100.00 % )
    Info: - Smallest clock skew is -1.194 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X3_Y17_N25; Fanout = 1; REG Node = 'A~reg0'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
        Info: - Longest clock path from clock "clk" to source register is 3.659 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.860 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 3; REG Node = 'cur_state.s1'
            Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 3.386 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 1; COMB Node = 'Selector3~1'
            Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 3.659 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'
            Info: Total cell delay = 1.891 ns ( 51.68 % )
            Info: Total interconnect delay = 1.768 ns ( 48.32 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cur_state.s2" and destination pin or register "temp_A" for clock "clk" (Hold time is 161 ps)
    Info: + Largest clock skew is 0.893 ns
        Info: + Longest clock path from clock "clk" to destination register is 3.659 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.860 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 3; REG Node = 'cur_state.s1'
            Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 3.386 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 1; COMB Node = 'Selector3~1'
            Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 3.659 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'
            Info: Total cell delay = 1.891 ns ( 51.68 % )
            Info: Total interconnect delay = 1.768 ns ( 48.32 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.766 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.294 ns) + CELL(0.618 ns) = 2.766 ns; Loc. = LCFF_X3_Y17_N5; Fanout = 5; REG Node = 'cur_state.s2'
            Info: Total cell delay = 1.472 ns ( 53.22 % )
            Info: Total interconnect delay = 1.294 ns ( 46.78 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.638 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y17_N5; Fanout = 5; REG Node = 'cur_state.s2'
        Info: 2: + IC(0.227 ns) + CELL(0.053 ns) = 0.280 ns; Loc. = LCCOMB_X3_Y17_N6; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.204 ns) + CELL(0.154 ns) = 0.638 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'
        Info: Total cell delay = 0.207 ns ( 32.45 % )
        Info: Total interconnect delay = 0.431 ns ( 67.55 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "temp_A" (data pin = "C", clock pin = "B2") is 3.160 ns
    Info: + Longest pin to register delay is 5.186 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K21; Fanout = 3; PIN Node = 'C'
        Info: 2: + IC(3.662 ns) + CELL(0.346 ns) = 4.828 ns; Loc. = LCCOMB_X3_Y17_N6; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.204 ns) + CELL(0.154 ns) = 5.186 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'
        Info: Total cell delay = 1.320 ns ( 25.45 % )
        Info: Total interconnect delay = 3.866 ns ( 74.55 % )
    Info: + Micro setup delay of destination is 0.557 ns
    Info: - Shortest clock path from clock "B2" to destination register is 2.583 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N15; Fanout = 3; CLK Node = 'B2'
        Info: 2: + IC(1.376 ns) + CELL(0.154 ns) = 2.310 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 1; COMB Node = 'Selector3~1'
        Info: 3: + IC(0.220 ns) + CELL(0.053 ns) = 2.583 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'
        Info: Total cell delay = 0.987 ns ( 38.21 % )
        Info: Total interconnect delay = 1.596 ns ( 61.79 % )
Info: tco from clock "clk" to destination pin "A" through register "A~reg0" is 6.504 ns
    Info: + Longest clock path from clock "clk" to source register is 2.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X3_Y17_N25; Fanout = 1; REG Node = 'A~reg0'
        Info: Total cell delay = 1.472 ns ( 59.72 % )
        Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.945 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y17_N25; Fanout = 1; REG Node = 'A~reg0'
        Info: 2: + IC(1.801 ns) + CELL(2.144 ns) = 3.945 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'A'
        Info: Total cell delay = 2.144 ns ( 54.35 % )
        Info: Total interconnect delay = 1.801 ns ( 45.65 % )
Info: th for register "temp_A" (data pin = "C", clock pin = "clk") is -1.527 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.659 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.860 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 3; REG Node = 'cur_state.s1'
        Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 3.386 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 1; COMB Node = 'Selector3~1'
        Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 3.659 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'
        Info: Total cell delay = 1.891 ns ( 51.68 % )
        Info: Total interconnect delay = 1.768 ns ( 48.32 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.186 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K21; Fanout = 3; PIN Node = 'C'
        Info: 2: + IC(3.662 ns) + CELL(0.346 ns) = 4.828 ns; Loc. = LCCOMB_X3_Y17_N6; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.204 ns) + CELL(0.154 ns) = 5.186 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'
        Info: Total cell delay = 1.320 ns ( 25.45 % )
        Info: Total interconnect delay = 3.866 ns ( 74.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Thu May 16 16:22:05 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


