
TTE_demo_mcunet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00027678  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000880f0  08027848  08027848  00028848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000dc  080af938  080af938  000b0938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000198  080afa14  080afa14  000b0a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000014  080afbac  080afbac  000b0bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000008  080afbc0  080afbc0  000b0bc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00008ae0  20000000  080afbc8  000b1000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00034504  20008ae0  080b86a8  000b9ae0  2**3
                  ALLOC
  9 ._user_heap_stack 00000a00  2003cfe4  080b86a8  000b9fe4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000b9ae0  2**0
                  CONTENTS, READONLY
 11 .debug_info   000c5c51  00000000  00000000  000b9b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000083ed  00000000  00000000  0017f761  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 00032d1b  00000000  00000000  00187b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d28  00000000  00000000  001ba870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000024c1  00000000  00000000  001bc598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003deb9  00000000  00000000  001bea59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000c86c  00000000  00000000  001fc912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0020917e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00008384  00000000  00000000  002091c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000005a  00000000  00000000  00211548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20008ae0 	.word	0x20008ae0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08027830 	.word	0x08027830

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20008ae4 	.word	0x20008ae4
 800020c:	08027830 	.word	0x08027830

08000210 <d_make_comp>:
 8000210:	2931      	cmp	r1, #49	@ 0x31
 8000212:	b570      	push	{r4, r5, r6, lr}
 8000214:	4686      	mov	lr, r0
 8000216:	d845      	bhi.n	80002a4 <d_make_comp+0x94>
 8000218:	2928      	cmp	r1, #40	@ 0x28
 800021a:	d82a      	bhi.n	8000272 <d_make_comp+0x62>
 800021c:	290a      	cmp	r1, #10
 800021e:	d920      	bls.n	8000262 <d_make_comp+0x52>
 8000220:	f1a1 0c0b 	sub.w	ip, r1, #11
 8000224:	4c32      	ldr	r4, [pc, #200]	@ (80002f0 <d_make_comp+0xe0>)
 8000226:	fa5f fc8c 	uxtb.w	ip, ip
 800022a:	2001      	movs	r0, #1
 800022c:	fa00 f00c 	lsl.w	r0, r0, ip
 8000230:	4004      	ands	r4, r0
 8000232:	2c00      	cmp	r4, #0
 8000234:	d04d      	beq.n	80002d2 <d_make_comp+0xc2>
 8000236:	b1d2      	cbz	r2, 800026e <d_make_comp+0x5e>
 8000238:	e9de 4005 	ldrd	r4, r0, [lr, #20]
 800023c:	4284      	cmp	r4, r0
 800023e:	da16      	bge.n	800026e <d_make_comp+0x5e>
 8000240:	f8de 5010 	ldr.w	r5, [lr, #16]
 8000244:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 8000248:	eb05 008c 	add.w	r0, r5, ip, lsl #2
 800024c:	3401      	adds	r4, #1
 800024e:	2600      	movs	r6, #0
 8000250:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8000254:	f8ce 4014 	str.w	r4, [lr, #20]
 8000258:	f805 102c 	strb.w	r1, [r5, ip, lsl #2]
 800025c:	e9c0 2303 	strd	r2, r3, [r0, #12]
 8000260:	bd70      	pop	{r4, r5, r6, pc}
 8000262:	2904      	cmp	r1, #4
 8000264:	d930      	bls.n	80002c8 <d_make_comp+0xb8>
 8000266:	f1a1 0009 	sub.w	r0, r1, #9
 800026a:	2801      	cmp	r0, #1
 800026c:	d9e3      	bls.n	8000236 <d_make_comp+0x26>
 800026e:	2000      	movs	r0, #0
 8000270:	bd70      	pop	{r4, r5, r6, pc}
 8000272:	f1a1 0029 	sub.w	r0, r1, #41	@ 0x29
 8000276:	2808      	cmp	r0, #8
 8000278:	d8f9      	bhi.n	800026e <d_make_comp+0x5e>
 800027a:	a401      	add	r4, pc, #4	@ (adr r4, 8000280 <d_make_comp+0x70>)
 800027c:	f854 f020 	ldr.w	pc, [r4, r0, lsl #2]
 8000280:	08000239 	.word	0x08000239
 8000284:	080002cd 	.word	0x080002cd
 8000288:	080002c9 	.word	0x080002c9
 800028c:	0800026f 	.word	0x0800026f
 8000290:	080002c9 	.word	0x080002c9
 8000294:	08000239 	.word	0x08000239
 8000298:	08000239 	.word	0x08000239
 800029c:	08000237 	.word	0x08000237
 80002a0:	080002cd 	.word	0x080002cd
 80002a4:	f1a1 0034 	sub.w	r0, r1, #52	@ 0x34
 80002a8:	b2c0      	uxtb	r0, r0
 80002aa:	281d      	cmp	r0, #29
 80002ac:	d8df      	bhi.n	800026e <d_make_comp+0x5e>
 80002ae:	4c11      	ldr	r4, [pc, #68]	@ (80002f4 <d_make_comp+0xe4>)
 80002b0:	f04f 0c01 	mov.w	ip, #1
 80002b4:	fa0c fc00 	lsl.w	ip, ip, r0
 80002b8:	ea0c 0404 	and.w	r4, ip, r4
 80002bc:	2c00      	cmp	r4, #0
 80002be:	d1ba      	bne.n	8000236 <d_make_comp+0x26>
 80002c0:	480d      	ldr	r0, [pc, #52]	@ (80002f8 <d_make_comp+0xe8>)
 80002c2:	ea0c 0000 	and.w	r0, ip, r0
 80002c6:	b170      	cbz	r0, 80002e6 <d_make_comp+0xd6>
 80002c8:	2a00      	cmp	r2, #0
 80002ca:	d0d0      	beq.n	800026e <d_make_comp+0x5e>
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d1b3      	bne.n	8000238 <d_make_comp+0x28>
 80002d0:	e7cd      	b.n	800026e <d_make_comp+0x5e>
 80002d2:	f410 1f7f 	tst.w	r0, #4177920	@ 0x3fc000
 80002d6:	d1af      	bne.n	8000238 <d_make_comp+0x28>
 80002d8:	4c08      	ldr	r4, [pc, #32]	@ (80002fc <d_make_comp+0xec>)
 80002da:	4004      	ands	r4, r0
 80002dc:	2c00      	cmp	r4, #0
 80002de:	d0c6      	beq.n	800026e <d_make_comp+0x5e>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	d1f3      	bne.n	80002cc <d_make_comp+0xbc>
 80002e4:	e7c3      	b.n	800026e <d_make_comp+0x5e>
 80002e6:	f01c 5c50 	ands.w	ip, ip, #872415232	@ 0x34000000
 80002ea:	d0c0      	beq.n	800026e <d_make_comp+0x5e>
 80002ec:	e7a4      	b.n	8000238 <d_make_comp+0x28>
 80002ee:	bf00      	nop
 80002f0:	2f801ffe 	.word	0x2f801ffe
 80002f4:	01c71107 	.word	0x01c71107
 80002f8:	0a002ef8 	.word	0x0a002ef8
 80002fc:	00400001 	.word	0x00400001

08000300 <d_number>:
 8000300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000302:	68c2      	ldr	r2, [r0, #12]
 8000304:	7811      	ldrb	r1, [r2, #0]
 8000306:	296e      	cmp	r1, #110	@ 0x6e
 8000308:	4686      	mov	lr, r0
 800030a:	d025      	beq.n	8000358 <d_number+0x58>
 800030c:	3930      	subs	r1, #48	@ 0x30
 800030e:	b2cb      	uxtb	r3, r1
 8000310:	2b09      	cmp	r3, #9
 8000312:	d82b      	bhi.n	800036c <d_number+0x6c>
 8000314:	2600      	movs	r6, #0
 8000316:	4d16      	ldr	r5, [pc, #88]	@ (8000370 <d_number+0x70>)
 8000318:	2000      	movs	r0, #0
 800031a:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800031e:	e002      	b.n	8000326 <d_number+0x26>
 8000320:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
 8000324:	dc15      	bgt.n	8000352 <d_number+0x52>
 8000326:	3201      	adds	r2, #1
 8000328:	f8ce 200c 	str.w	r2, [lr, #12]
 800032c:	7813      	ldrb	r3, [r2, #0]
 800032e:	3b30      	subs	r3, #48	@ 0x30
 8000330:	fa5f fc83 	uxtb.w	ip, r3
 8000334:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000338:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 800033c:	f1bc 0f09 	cmp.w	ip, #9
 8000340:	4619      	mov	r1, r3
 8000342:	eba4 0303 	sub.w	r3, r4, r3
 8000346:	fba5 7303 	umull	r7, r3, r5, r3
 800034a:	d9e9      	bls.n	8000320 <d_number+0x20>
 800034c:	b106      	cbz	r6, 8000350 <d_number+0x50>
 800034e:	4240      	negs	r0, r0
 8000350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000352:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000356:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000358:	1c53      	adds	r3, r2, #1
 800035a:	60c3      	str	r3, [r0, #12]
 800035c:	7851      	ldrb	r1, [r2, #1]
 800035e:	3930      	subs	r1, #48	@ 0x30
 8000360:	b2ca      	uxtb	r2, r1
 8000362:	2a09      	cmp	r2, #9
 8000364:	d802      	bhi.n	800036c <d_number+0x6c>
 8000366:	461a      	mov	r2, r3
 8000368:	2601      	movs	r6, #1
 800036a:	e7d4      	b.n	8000316 <d_number+0x16>
 800036c:	2000      	movs	r0, #0
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	cccccccd 	.word	0xcccccccd

08000374 <d_call_offset>:
 8000374:	b510      	push	{r4, lr}
 8000376:	4604      	mov	r4, r0
 8000378:	b929      	cbnz	r1, 8000386 <d_call_offset+0x12>
 800037a:	68c3      	ldr	r3, [r0, #12]
 800037c:	781a      	ldrb	r2, [r3, #0]
 800037e:	b16a      	cbz	r2, 800039c <d_call_offset+0x28>
 8000380:	1c5a      	adds	r2, r3, #1
 8000382:	60c2      	str	r2, [r0, #12]
 8000384:	7819      	ldrb	r1, [r3, #0]
 8000386:	2968      	cmp	r1, #104	@ 0x68
 8000388:	d00c      	beq.n	80003a4 <d_call_offset+0x30>
 800038a:	2976      	cmp	r1, #118	@ 0x76
 800038c:	d106      	bne.n	800039c <d_call_offset+0x28>
 800038e:	4620      	mov	r0, r4
 8000390:	f7ff ffb6 	bl	8000300 <d_number>
 8000394:	68e3      	ldr	r3, [r4, #12]
 8000396:	781a      	ldrb	r2, [r3, #0]
 8000398:	2a5f      	cmp	r2, #95	@ 0x5f
 800039a:	d001      	beq.n	80003a0 <d_call_offset+0x2c>
 800039c:	2000      	movs	r0, #0
 800039e:	bd10      	pop	{r4, pc}
 80003a0:	3301      	adds	r3, #1
 80003a2:	60e3      	str	r3, [r4, #12]
 80003a4:	4620      	mov	r0, r4
 80003a6:	f7ff ffab 	bl	8000300 <d_number>
 80003aa:	68e3      	ldr	r3, [r4, #12]
 80003ac:	781a      	ldrb	r2, [r3, #0]
 80003ae:	2a5f      	cmp	r2, #95	@ 0x5f
 80003b0:	d1f4      	bne.n	800039c <d_call_offset+0x28>
 80003b2:	3301      	adds	r3, #1
 80003b4:	60e3      	str	r3, [r4, #12]
 80003b6:	2001      	movs	r0, #1
 80003b8:	bd10      	pop	{r4, pc}
 80003ba:	bf00      	nop

080003bc <d_discriminator>:
 80003bc:	68c3      	ldr	r3, [r0, #12]
 80003be:	781a      	ldrb	r2, [r3, #0]
 80003c0:	2a5f      	cmp	r2, #95	@ 0x5f
 80003c2:	d001      	beq.n	80003c8 <d_discriminator+0xc>
 80003c4:	2001      	movs	r0, #1
 80003c6:	4770      	bx	lr
 80003c8:	b510      	push	{r4, lr}
 80003ca:	1c5a      	adds	r2, r3, #1
 80003cc:	60c2      	str	r2, [r0, #12]
 80003ce:	785a      	ldrb	r2, [r3, #1]
 80003d0:	2a5f      	cmp	r2, #95	@ 0x5f
 80003d2:	4604      	mov	r4, r0
 80003d4:	d004      	beq.n	80003e0 <d_discriminator+0x24>
 80003d6:	f7ff ff93 	bl	8000300 <d_number>
 80003da:	43c0      	mvns	r0, r0
 80003dc:	0fc0      	lsrs	r0, r0, #31
 80003de:	bd10      	pop	{r4, pc}
 80003e0:	3302      	adds	r3, #2
 80003e2:	60c3      	str	r3, [r0, #12]
 80003e4:	f7ff ff8c 	bl	8000300 <d_number>
 80003e8:	2800      	cmp	r0, #0
 80003ea:	db07      	blt.n	80003fc <d_discriminator+0x40>
 80003ec:	2809      	cmp	r0, #9
 80003ee:	dc01      	bgt.n	80003f4 <d_discriminator+0x38>
 80003f0:	2001      	movs	r0, #1
 80003f2:	bd10      	pop	{r4, pc}
 80003f4:	68e3      	ldr	r3, [r4, #12]
 80003f6:	781a      	ldrb	r2, [r3, #0]
 80003f8:	2a5f      	cmp	r2, #95	@ 0x5f
 80003fa:	d001      	beq.n	8000400 <d_discriminator+0x44>
 80003fc:	2000      	movs	r0, #0
 80003fe:	bd10      	pop	{r4, pc}
 8000400:	3301      	adds	r3, #1
 8000402:	60e3      	str	r3, [r4, #12]
 8000404:	e7f4      	b.n	80003f0 <d_discriminator+0x34>
 8000406:	bf00      	nop

08000408 <d_count_templates_scopes>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d066      	beq.n	80004da <d_count_templates_scopes+0xd2>
 800040c:	b538      	push	{r3, r4, r5, lr}
 800040e:	4605      	mov	r5, r0
 8000410:	460c      	mov	r4, r1
 8000412:	68a3      	ldr	r3, [r4, #8]
 8000414:	2b01      	cmp	r3, #1
 8000416:	dc39      	bgt.n	800048c <d_count_templates_scopes+0x84>
 8000418:	f8d5 011c 	ldr.w	r0, [r5, #284]	@ 0x11c
 800041c:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 8000420:	f103 0301 	add.w	r3, r3, #1
 8000424:	dc32      	bgt.n	800048c <d_count_templates_scopes+0x84>
 8000426:	7822      	ldrb	r2, [r4, #0]
 8000428:	60a3      	str	r3, [r4, #8]
 800042a:	1e53      	subs	r3, r2, #1
 800042c:	2b50      	cmp	r3, #80	@ 0x50
 800042e:	d82d      	bhi.n	800048c <d_count_templates_scopes+0x84>
 8000430:	e8df f003 	tbb	[pc, r3]
 8000434:	4c313131 	.word	0x4c313131
 8000438:	2d2d2c2c 	.word	0x2d2d2c2c
 800043c:	31313131 	.word	0x31313131
 8000440:	31313131 	.word	0x31313131
 8000444:	31313131 	.word	0x31313131
 8000448:	2c313131 	.word	0x2c313131
 800044c:	31313131 	.word	0x31313131
 8000450:	31313131 	.word	0x31313131
 8000454:	42423131 	.word	0x42423131
 8000458:	312c3131 	.word	0x312c3131
 800045c:	29313131 	.word	0x29313131
 8000460:	31313131 	.word	0x31313131
 8000464:	312d2c31 	.word	0x312d2c31
 8000468:	31313131 	.word	0x31313131
 800046c:	31313131 	.word	0x31313131
 8000470:	31313131 	.word	0x31313131
 8000474:	312c2c31 	.word	0x312c2c31
 8000478:	29292929 	.word	0x29292929
 800047c:	3131312c 	.word	0x3131312c
 8000480:	31313131 	.word	0x31313131
 8000484:	31          	.byte	0x31
 8000485:	00          	.byte	0x00
 8000486:	68e4      	ldr	r4, [r4, #12]
 8000488:	2c00      	cmp	r4, #0
 800048a:	d1c2      	bne.n	8000412 <d_count_templates_scopes+0xa>
 800048c:	bd38      	pop	{r3, r4, r5, pc}
 800048e:	6924      	ldr	r4, [r4, #16]
 8000490:	2c00      	cmp	r4, #0
 8000492:	d1be      	bne.n	8000412 <d_count_templates_scopes+0xa>
 8000494:	e7fa      	b.n	800048c <d_count_templates_scopes+0x84>
 8000496:	68e1      	ldr	r1, [r4, #12]
 8000498:	1c43      	adds	r3, r0, #1
 800049a:	f8c5 311c 	str.w	r3, [r5, #284]	@ 0x11c
 800049e:	4628      	mov	r0, r5
 80004a0:	f7ff ffb2 	bl	8000408 <d_count_templates_scopes>
 80004a4:	6921      	ldr	r1, [r4, #16]
 80004a6:	4628      	mov	r0, r5
 80004a8:	f7ff ffae 	bl	8000408 <d_count_templates_scopes>
 80004ac:	f8d5 311c 	ldr.w	r3, [r5, #284]	@ 0x11c
 80004b0:	3b01      	subs	r3, #1
 80004b2:	f8c5 311c 	str.w	r3, [r5, #284]	@ 0x11c
 80004b6:	bd38      	pop	{r3, r4, r5, pc}
 80004b8:	68e1      	ldr	r1, [r4, #12]
 80004ba:	780b      	ldrb	r3, [r1, #0]
 80004bc:	2b05      	cmp	r3, #5
 80004be:	d1eb      	bne.n	8000498 <d_count_templates_scopes+0x90>
 80004c0:	f8d5 3138 	ldr.w	r3, [r5, #312]	@ 0x138
 80004c4:	3301      	adds	r3, #1
 80004c6:	f8c5 3138 	str.w	r3, [r5, #312]	@ 0x138
 80004ca:	e7e5      	b.n	8000498 <d_count_templates_scopes+0x90>
 80004cc:	f8d5 3144 	ldr.w	r3, [r5, #324]	@ 0x144
 80004d0:	68e1      	ldr	r1, [r4, #12]
 80004d2:	3301      	adds	r3, #1
 80004d4:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
 80004d8:	e7de      	b.n	8000498 <d_count_templates_scopes+0x90>
 80004da:	4770      	bx	lr

080004dc <d_pack_length>:
 80004dc:	4603      	mov	r3, r0
 80004de:	2000      	movs	r0, #0
 80004e0:	b92b      	cbnz	r3, 80004ee <d_pack_length+0x12>
 80004e2:	e009      	b.n	80004f8 <d_pack_length+0x1c>
 80004e4:	68da      	ldr	r2, [r3, #12]
 80004e6:	b12a      	cbz	r2, 80004f4 <d_pack_length+0x18>
 80004e8:	691b      	ldr	r3, [r3, #16]
 80004ea:	3001      	adds	r0, #1
 80004ec:	b11b      	cbz	r3, 80004f6 <d_pack_length+0x1a>
 80004ee:	781a      	ldrb	r2, [r3, #0]
 80004f0:	2a2f      	cmp	r2, #47	@ 0x2f
 80004f2:	d0f7      	beq.n	80004e4 <d_pack_length+0x8>
 80004f4:	4770      	bx	lr
 80004f6:	4770      	bx	lr
 80004f8:	4618      	mov	r0, r3
 80004fa:	4770      	bx	lr

080004fc <d_index_template_argument.part.0>:
 80004fc:	b920      	cbnz	r0, 8000508 <d_index_template_argument.part.0+0xc>
 80004fe:	e009      	b.n	8000514 <d_index_template_argument.part.0+0x18>
 8000500:	b139      	cbz	r1, 8000512 <d_index_template_argument.part.0+0x16>
 8000502:	6900      	ldr	r0, [r0, #16]
 8000504:	3901      	subs	r1, #1
 8000506:	b130      	cbz	r0, 8000516 <d_index_template_argument.part.0+0x1a>
 8000508:	7803      	ldrb	r3, [r0, #0]
 800050a:	2b2f      	cmp	r3, #47	@ 0x2f
 800050c:	d0f8      	beq.n	8000500 <d_index_template_argument.part.0+0x4>
 800050e:	2000      	movs	r0, #0
 8000510:	4770      	bx	lr
 8000512:	68c0      	ldr	r0, [r0, #12]
 8000514:	4770      	bx	lr
 8000516:	4770      	bx	lr

08000518 <d_growable_string_callback_adapter>:
 8000518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800051c:	4614      	mov	r4, r2
 800051e:	6852      	ldr	r2, [r2, #4]
 8000520:	68a5      	ldr	r5, [r4, #8]
 8000522:	f8d4 800c 	ldr.w	r8, [r4, #12]
 8000526:	1c4b      	adds	r3, r1, #1
 8000528:	4413      	add	r3, r2
 800052a:	42ab      	cmp	r3, r5
 800052c:	b082      	sub	sp, #8
 800052e:	460e      	mov	r6, r1
 8000530:	4607      	mov	r7, r0
 8000532:	d814      	bhi.n	800055e <d_growable_string_callback_adapter+0x46>
 8000534:	f1b8 0f00 	cmp.w	r8, #0
 8000538:	d10e      	bne.n	8000558 <d_growable_string_callback_adapter+0x40>
 800053a:	6863      	ldr	r3, [r4, #4]
 800053c:	6820      	ldr	r0, [r4, #0]
 800053e:	4632      	mov	r2, r6
 8000540:	4418      	add	r0, r3
 8000542:	4639      	mov	r1, r7
 8000544:	f023 fb1e 	bl	8023b84 <memcpy>
 8000548:	e9d4 3200 	ldrd	r3, r2, [r4]
 800054c:	4433      	add	r3, r6
 800054e:	f803 8002 	strb.w	r8, [r3, r2]
 8000552:	6863      	ldr	r3, [r4, #4]
 8000554:	4433      	add	r3, r6
 8000556:	6063      	str	r3, [r4, #4]
 8000558:	b002      	add	sp, #8
 800055a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800055e:	f1b8 0f00 	cmp.w	r8, #0
 8000562:	d1f9      	bne.n	8000558 <d_growable_string_callback_adapter+0x40>
 8000564:	b17d      	cbz	r5, 8000586 <d_growable_string_callback_adapter+0x6e>
 8000566:	006d      	lsls	r5, r5, #1
 8000568:	42ab      	cmp	r3, r5
 800056a:	d8fc      	bhi.n	8000566 <d_growable_string_callback_adapter+0x4e>
 800056c:	6820      	ldr	r0, [r4, #0]
 800056e:	4629      	mov	r1, r5
 8000570:	f022 fd00 	bl	8022f74 <realloc>
 8000574:	b160      	cbz	r0, 8000590 <d_growable_string_callback_adapter+0x78>
 8000576:	f8d4 800c 	ldr.w	r8, [r4, #12]
 800057a:	6020      	str	r0, [r4, #0]
 800057c:	60a5      	str	r5, [r4, #8]
 800057e:	f1b8 0f00 	cmp.w	r8, #0
 8000582:	d0da      	beq.n	800053a <d_growable_string_callback_adapter+0x22>
 8000584:	e7e8      	b.n	8000558 <d_growable_string_callback_adapter+0x40>
 8000586:	2b02      	cmp	r3, #2
 8000588:	f04f 0502 	mov.w	r5, #2
 800058c:	d8eb      	bhi.n	8000566 <d_growable_string_callback_adapter+0x4e>
 800058e:	e7ed      	b.n	800056c <d_growable_string_callback_adapter+0x54>
 8000590:	9001      	str	r0, [sp, #4]
 8000592:	6820      	ldr	r0, [r4, #0]
 8000594:	f022 faa0 	bl	8022ad8 <free>
 8000598:	9b01      	ldr	r3, [sp, #4]
 800059a:	2201      	movs	r2, #1
 800059c:	e9c4 3300 	strd	r3, r3, [r4]
 80005a0:	e9c4 3202 	strd	r3, r2, [r4, #8]
 80005a4:	e7d8      	b.n	8000558 <d_growable_string_callback_adapter+0x40>
 80005a6:	bf00      	nop

080005a8 <next_is_type_qual.isra.0>:
 80005a8:	7803      	ldrb	r3, [r0, #0]
 80005aa:	2b72      	cmp	r3, #114	@ 0x72
 80005ac:	d007      	beq.n	80005be <next_is_type_qual.isra.0+0x16>
 80005ae:	2b56      	cmp	r3, #86	@ 0x56
 80005b0:	d005      	beq.n	80005be <next_is_type_qual.isra.0+0x16>
 80005b2:	2b4b      	cmp	r3, #75	@ 0x4b
 80005b4:	d003      	beq.n	80005be <next_is_type_qual.isra.0+0x16>
 80005b6:	2b44      	cmp	r3, #68	@ 0x44
 80005b8:	d003      	beq.n	80005c2 <next_is_type_qual.isra.0+0x1a>
 80005ba:	2000      	movs	r0, #0
 80005bc:	4770      	bx	lr
 80005be:	2001      	movs	r0, #1
 80005c0:	4770      	bx	lr
 80005c2:	7840      	ldrb	r0, [r0, #1]
 80005c4:	f1a0 0377 	sub.w	r3, r0, #119	@ 0x77
 80005c8:	2b01      	cmp	r3, #1
 80005ca:	d9f8      	bls.n	80005be <next_is_type_qual.isra.0+0x16>
 80005cc:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80005d0:	f1a0 004f 	sub.w	r0, r0, #79	@ 0x4f
 80005d4:	fab0 f080 	clz	r0, r0
 80005d8:	0940      	lsrs	r0, r0, #5
 80005da:	4770      	bx	lr

080005dc <d_append_char>:
 80005dc:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 80005e0:	2bff      	cmp	r3, #255	@ 0xff
 80005e2:	b570      	push	{r4, r5, r6, lr}
 80005e4:	4604      	mov	r4, r0
 80005e6:	460d      	mov	r5, r1
 80005e8:	d006      	beq.n	80005f8 <d_append_char+0x1c>
 80005ea:	1c5a      	adds	r2, r3, #1
 80005ec:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 80005f0:	54e5      	strb	r5, [r4, r3]
 80005f2:	f884 5104 	strb.w	r5, [r4, #260]	@ 0x104
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	2600      	movs	r6, #0
 80005fa:	4619      	mov	r1, r3
 80005fc:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 8000600:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 8000604:	4798      	blx	r3
 8000606:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800060a:	2201      	movs	r2, #1
 800060c:	4413      	add	r3, r2
 800060e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8000612:	4633      	mov	r3, r6
 8000614:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8000618:	54e5      	strb	r5, [r4, r3]
 800061a:	f884 5104 	strb.w	r5, [r4, #260]	@ 0x104
 800061e:	bd70      	pop	{r4, r5, r6, pc}

08000620 <d_lookup_template_argument>:
 8000620:	f8d0 3110 	ldr.w	r3, [r0, #272]	@ 0x110
 8000624:	b18b      	cbz	r3, 800064a <d_lookup_template_argument+0x2a>
 8000626:	685a      	ldr	r2, [r3, #4]
 8000628:	68cb      	ldr	r3, [r1, #12]
 800062a:	6910      	ldr	r0, [r2, #16]
 800062c:	2b00      	cmp	r3, #0
 800062e:	db0b      	blt.n	8000648 <d_lookup_template_argument+0x28>
 8000630:	b920      	cbnz	r0, 800063c <d_lookup_template_argument+0x1c>
 8000632:	e006      	b.n	8000642 <d_lookup_template_argument+0x22>
 8000634:	b13b      	cbz	r3, 8000646 <d_lookup_template_argument+0x26>
 8000636:	6900      	ldr	r0, [r0, #16]
 8000638:	3b01      	subs	r3, #1
 800063a:	b110      	cbz	r0, 8000642 <d_lookup_template_argument+0x22>
 800063c:	7802      	ldrb	r2, [r0, #0]
 800063e:	2a2f      	cmp	r2, #47	@ 0x2f
 8000640:	d0f8      	beq.n	8000634 <d_lookup_template_argument+0x14>
 8000642:	2000      	movs	r0, #0
 8000644:	4770      	bx	lr
 8000646:	68c0      	ldr	r0, [r0, #12]
 8000648:	4770      	bx	lr
 800064a:	2301      	movs	r3, #1
 800064c:	f8c0 3118 	str.w	r3, [r0, #280]	@ 0x118
 8000650:	e7f7      	b.n	8000642 <d_lookup_template_argument+0x22>
 8000652:	bf00      	nop

08000654 <d_find_pack>:
 8000654:	2900      	cmp	r1, #0
 8000656:	d040      	beq.n	80006da <d_find_pack+0x86>
 8000658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800065c:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 80006e4 <d_find_pack+0x90>
 8000660:	4f1f      	ldr	r7, [pc, #124]	@ (80006e0 <d_find_pack+0x8c>)
 8000662:	4605      	mov	r5, r0
 8000664:	460c      	mov	r4, r1
 8000666:	2601      	movs	r6, #1
 8000668:	7823      	ldrb	r3, [r4, #0]
 800066a:	2b08      	cmp	r3, #8
 800066c:	d808      	bhi.n	8000680 <d_find_pack+0x2c>
 800066e:	2b08      	cmp	r3, #8
 8000670:	d813      	bhi.n	800069a <d_find_pack+0x46>
 8000672:	e8df f003 	tbb	[pc, r3]
 8000676:	121a      	.short	0x121a
 8000678:	27121212 	.word	0x27121212
 800067c:	171a      	.short	0x171a
 800067e:	17          	.byte	0x17
 800067f:	00          	.byte	0x00
 8000680:	2b2c      	cmp	r3, #44	@ 0x2c
 8000682:	d915      	bls.n	80006b0 <d_find_pack+0x5c>
 8000684:	3b32      	subs	r3, #50	@ 0x32
 8000686:	b2db      	uxtb	r3, r3
 8000688:	2b1b      	cmp	r3, #27
 800068a:	d806      	bhi.n	800069a <d_find_pack+0x46>
 800068c:	fa06 f203 	lsl.w	r2, r6, r3
 8000690:	ea12 0f08 	tst.w	r2, r8
 8000694:	d109      	bne.n	80006aa <d_find_pack+0x56>
 8000696:	2b01      	cmp	r3, #1
 8000698:	d004      	beq.n	80006a4 <d_find_pack+0x50>
 800069a:	68e1      	ldr	r1, [r4, #12]
 800069c:	4628      	mov	r0, r5
 800069e:	f7ff ffd9 	bl	8000654 <d_find_pack>
 80006a2:	b918      	cbnz	r0, 80006ac <d_find_pack+0x58>
 80006a4:	6924      	ldr	r4, [r4, #16]
 80006a6:	2c00      	cmp	r4, #0
 80006a8:	d1de      	bne.n	8000668 <d_find_pack+0x14>
 80006aa:	2000      	movs	r0, #0
 80006ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80006b0:	2b17      	cmp	r3, #23
 80006b2:	d9f2      	bls.n	800069a <d_find_pack+0x46>
 80006b4:	3b18      	subs	r3, #24
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	fa27 f303 	lsr.w	r3, r7, r3
 80006bc:	07db      	lsls	r3, r3, #31
 80006be:	d5ec      	bpl.n	800069a <d_find_pack+0x46>
 80006c0:	2000      	movs	r0, #0
 80006c2:	e7f3      	b.n	80006ac <d_find_pack+0x58>
 80006c4:	4621      	mov	r1, r4
 80006c6:	4628      	mov	r0, r5
 80006c8:	f7ff ffaa 	bl	8000620 <d_lookup_template_argument>
 80006cc:	2800      	cmp	r0, #0
 80006ce:	d0ec      	beq.n	80006aa <d_find_pack+0x56>
 80006d0:	7803      	ldrb	r3, [r0, #0]
 80006d2:	2b2f      	cmp	r3, #47	@ 0x2f
 80006d4:	d0ea      	beq.n	80006ac <d_find_pack+0x58>
 80006d6:	2000      	movs	r0, #0
 80006d8:	e7e8      	b.n	80006ac <d_find_pack+0x58>
 80006da:	2000      	movs	r0, #0
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	00108001 	.word	0x00108001
 80006e4:	0ce30001 	.word	0x0ce30001

080006e8 <d_append_string>:
 80006e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80006ec:	4604      	mov	r4, r0
 80006ee:	4608      	mov	r0, r1
 80006f0:	460d      	mov	r5, r1
 80006f2:	f005 fdd5 	bl	80062a0 <strlen>
 80006f6:	b340      	cbz	r0, 800074a <d_append_string+0x62>
 80006f8:	3d01      	subs	r5, #1
 80006fa:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80006fe:	182f      	adds	r7, r5, r0
 8000700:	f04f 0800 	mov.w	r8, #0
 8000704:	e009      	b.n	800071a <d_append_string+0x32>
 8000706:	460b      	mov	r3, r1
 8000708:	42bd      	cmp	r5, r7
 800070a:	f101 0101 	add.w	r1, r1, #1
 800070e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8000712:	54e6      	strb	r6, [r4, r3]
 8000714:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8000718:	d017      	beq.n	800074a <d_append_string+0x62>
 800071a:	29ff      	cmp	r1, #255	@ 0xff
 800071c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8000720:	d1f1      	bne.n	8000706 <d_append_string+0x1e>
 8000722:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8000726:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 800072a:	4620      	mov	r0, r4
 800072c:	4798      	blx	r3
 800072e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8000732:	2101      	movs	r1, #1
 8000734:	440b      	add	r3, r1
 8000736:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800073a:	2300      	movs	r3, #0
 800073c:	42bd      	cmp	r5, r7
 800073e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8000742:	54e6      	strb	r6, [r4, r3]
 8000744:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8000748:	d1e7      	bne.n	800071a <d_append_string+0x32>
 800074a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800074e:	bf00      	nop

08000750 <d_template_param>:
 8000750:	b538      	push	{r3, r4, r5, lr}
 8000752:	68c2      	ldr	r2, [r0, #12]
 8000754:	7813      	ldrb	r3, [r2, #0]
 8000756:	2b54      	cmp	r3, #84	@ 0x54
 8000758:	d124      	bne.n	80007a4 <d_template_param+0x54>
 800075a:	1c53      	adds	r3, r2, #1
 800075c:	60c3      	str	r3, [r0, #12]
 800075e:	7852      	ldrb	r2, [r2, #1]
 8000760:	2a5f      	cmp	r2, #95	@ 0x5f
 8000762:	4604      	mov	r4, r0
 8000764:	d020      	beq.n	80007a8 <d_template_param+0x58>
 8000766:	2a6e      	cmp	r2, #110	@ 0x6e
 8000768:	d01c      	beq.n	80007a4 <d_template_param+0x54>
 800076a:	f7ff fdc9 	bl	8000300 <d_number>
 800076e:	1c41      	adds	r1, r0, #1
 8000770:	d418      	bmi.n	80007a4 <d_template_param+0x54>
 8000772:	68e3      	ldr	r3, [r4, #12]
 8000774:	781a      	ldrb	r2, [r3, #0]
 8000776:	2a5f      	cmp	r2, #95	@ 0x5f
 8000778:	d114      	bne.n	80007a4 <d_template_param+0x54>
 800077a:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 800077e:	3301      	adds	r3, #1
 8000780:	4282      	cmp	r2, r0
 8000782:	60e3      	str	r3, [r4, #12]
 8000784:	da0e      	bge.n	80007a4 <d_template_param+0x54>
 8000786:	6923      	ldr	r3, [r4, #16]
 8000788:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 800078c:	eb03 008c 	add.w	r0, r3, ip, lsl #2
 8000790:	3201      	adds	r2, #1
 8000792:	2500      	movs	r5, #0
 8000794:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8000798:	6162      	str	r2, [r4, #20]
 800079a:	2205      	movs	r2, #5
 800079c:	f803 202c 	strb.w	r2, [r3, ip, lsl #2]
 80007a0:	60c1      	str	r1, [r0, #12]
 80007a2:	bd38      	pop	{r3, r4, r5, pc}
 80007a4:	2000      	movs	r0, #0
 80007a6:	bd38      	pop	{r3, r4, r5, pc}
 80007a8:	2100      	movs	r1, #0
 80007aa:	e7e6      	b.n	800077a <d_template_param+0x2a>

080007ac <d_append_num>:
 80007ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80007b0:	b088      	sub	sp, #32
 80007b2:	460a      	mov	r2, r1
 80007b4:	4604      	mov	r4, r0
 80007b6:	491a      	ldr	r1, [pc, #104]	@ (8000820 <d_append_num+0x74>)
 80007b8:	a801      	add	r0, sp, #4
 80007ba:	f022 fdbf 	bl	802333c <sprintf>
 80007be:	a801      	add	r0, sp, #4
 80007c0:	f005 fd6e 	bl	80062a0 <strlen>
 80007c4:	b340      	cbz	r0, 8000818 <d_append_num+0x6c>
 80007c6:	ad01      	add	r5, sp, #4
 80007c8:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80007cc:	182f      	adds	r7, r5, r0
 80007ce:	f04f 0800 	mov.w	r8, #0
 80007d2:	e009      	b.n	80007e8 <d_append_num+0x3c>
 80007d4:	460b      	mov	r3, r1
 80007d6:	42af      	cmp	r7, r5
 80007d8:	f101 0101 	add.w	r1, r1, #1
 80007dc:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80007e0:	54e6      	strb	r6, [r4, r3]
 80007e2:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80007e6:	d017      	beq.n	8000818 <d_append_num+0x6c>
 80007e8:	29ff      	cmp	r1, #255	@ 0xff
 80007ea:	f815 6b01 	ldrb.w	r6, [r5], #1
 80007ee:	d1f1      	bne.n	80007d4 <d_append_num+0x28>
 80007f0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80007f4:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80007f8:	4620      	mov	r0, r4
 80007fa:	4798      	blx	r3
 80007fc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8000800:	2101      	movs	r1, #1
 8000802:	440b      	add	r3, r1
 8000804:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8000808:	2300      	movs	r3, #0
 800080a:	42af      	cmp	r7, r5
 800080c:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8000810:	54e6      	strb	r6, [r4, r3]
 8000812:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8000816:	d1e7      	bne.n	80007e8 <d_append_num+0x3c>
 8000818:	b008      	add	sp, #32
 800081a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800081e:	bf00      	nop
 8000820:	080aecc8 	.word	0x080aecc8

08000824 <d_source_name>:
 8000824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000828:	4604      	mov	r4, r0
 800082a:	f7ff fd69 	bl	8000300 <d_number>
 800082e:	1e05      	subs	r5, r0, #0
 8000830:	dd44      	ble.n	80008bc <d_source_name+0x98>
 8000832:	68e6      	ldr	r6, [r4, #12]
 8000834:	6863      	ldr	r3, [r4, #4]
 8000836:	1b9b      	subs	r3, r3, r6
 8000838:	429d      	cmp	r5, r3
 800083a:	dc3b      	bgt.n	80008b4 <d_source_name+0x90>
 800083c:	68a2      	ldr	r2, [r4, #8]
 800083e:	1973      	adds	r3, r6, r5
 8000840:	0752      	lsls	r2, r2, #29
 8000842:	60e3      	str	r3, [r4, #12]
 8000844:	d504      	bpl.n	8000850 <d_source_name+0x2c>
 8000846:	5d72      	ldrb	r2, [r6, r5]
 8000848:	2a24      	cmp	r2, #36	@ 0x24
 800084a:	bf04      	itt	eq
 800084c:	3301      	addeq	r3, #1
 800084e:	60e3      	streq	r3, [r4, #12]
 8000850:	2d09      	cmp	r5, #9
 8000852:	e9d4 7805 	ldrd	r7, r8, [r4, #20]
 8000856:	dd1f      	ble.n	8000898 <d_source_name+0x74>
 8000858:	4927      	ldr	r1, [pc, #156]	@ (80008f8 <d_source_name+0xd4>)
 800085a:	2208      	movs	r2, #8
 800085c:	4630      	mov	r0, r6
 800085e:	f023 f8b7 	bl	80239d0 <memcmp>
 8000862:	b930      	cbnz	r0, 8000872 <d_source_name+0x4e>
 8000864:	7a33      	ldrb	r3, [r6, #8]
 8000866:	2b2e      	cmp	r3, #46	@ 0x2e
 8000868:	d02b      	beq.n	80008c2 <d_source_name+0x9e>
 800086a:	2b5f      	cmp	r3, #95	@ 0x5f
 800086c:	d029      	beq.n	80008c2 <d_source_name+0x9e>
 800086e:	2b24      	cmp	r3, #36	@ 0x24
 8000870:	d027      	beq.n	80008c2 <d_source_name+0x9e>
 8000872:	45b8      	cmp	r8, r7
 8000874:	dd1e      	ble.n	80008b4 <d_source_name+0x90>
 8000876:	6920      	ldr	r0, [r4, #16]
 8000878:	eb07 0387 	add.w	r3, r7, r7, lsl #2
 800087c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8000880:	3701      	adds	r7, #1
 8000882:	2300      	movs	r3, #0
 8000884:	e9c0 3301 	strd	r3, r3, [r0, #4]
 8000888:	6167      	str	r7, [r4, #20]
 800088a:	2300      	movs	r3, #0
 800088c:	e9c0 3301 	strd	r3, r3, [r0, #4]
 8000890:	e9c0 6503 	strd	r6, r5, [r0, #12]
 8000894:	7003      	strb	r3, [r0, #0]
 8000896:	e00e      	b.n	80008b6 <d_source_name+0x92>
 8000898:	45b8      	cmp	r8, r7
 800089a:	dd0b      	ble.n	80008b4 <d_source_name+0x90>
 800089c:	6920      	ldr	r0, [r4, #16]
 800089e:	eb07 0387 	add.w	r3, r7, r7, lsl #2
 80008a2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80008a6:	3701      	adds	r7, #1
 80008a8:	2300      	movs	r3, #0
 80008aa:	e9c0 3301 	strd	r3, r3, [r0, #4]
 80008ae:	6167      	str	r7, [r4, #20]
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d1ea      	bne.n	800088a <d_source_name+0x66>
 80008b4:	2000      	movs	r0, #0
 80008b6:	62a0      	str	r0, [r4, #40]	@ 0x28
 80008b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008bc:	2000      	movs	r0, #0
 80008be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008c2:	7a73      	ldrb	r3, [r6, #9]
 80008c4:	2b4e      	cmp	r3, #78	@ 0x4e
 80008c6:	d1d4      	bne.n	8000872 <d_source_name+0x4e>
 80008c8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80008ca:	3316      	adds	r3, #22
 80008cc:	1b5b      	subs	r3, r3, r5
 80008ce:	45b8      	cmp	r8, r7
 80008d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80008d2:	ddef      	ble.n	80008b4 <d_source_name+0x90>
 80008d4:	6921      	ldr	r1, [r4, #16]
 80008d6:	4a09      	ldr	r2, [pc, #36]	@ (80008fc <d_source_name+0xd8>)
 80008d8:	eb07 0087 	add.w	r0, r7, r7, lsl #2
 80008dc:	0085      	lsls	r5, r0, #2
 80008de:	2300      	movs	r3, #0
 80008e0:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 80008e4:	3701      	adds	r7, #1
 80008e6:	6167      	str	r7, [r4, #20]
 80008e8:	e9c0 3301 	strd	r3, r3, [r0, #4]
 80008ec:	554b      	strb	r3, [r1, r5]
 80008ee:	2315      	movs	r3, #21
 80008f0:	e9c0 2303 	strd	r2, r3, [r0, #12]
 80008f4:	e7df      	b.n	80008b6 <d_source_name+0x92>
 80008f6:	bf00      	nop
 80008f8:	080aeccc 	.word	0x080aeccc
 80008fc:	080aecd8 	.word	0x080aecd8

08000900 <d_substitution>:
 8000900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000904:	68c3      	ldr	r3, [r0, #12]
 8000906:	781a      	ldrb	r2, [r3, #0]
 8000908:	2a53      	cmp	r2, #83	@ 0x53
 800090a:	d126      	bne.n	800095a <d_substitution+0x5a>
 800090c:	1c5a      	adds	r2, r3, #1
 800090e:	60c2      	str	r2, [r0, #12]
 8000910:	4604      	mov	r4, r0
 8000912:	7858      	ldrb	r0, [r3, #1]
 8000914:	b348      	cbz	r0, 800096a <d_substitution+0x6a>
 8000916:	1c9a      	adds	r2, r3, #2
 8000918:	60e2      	str	r2, [r4, #12]
 800091a:	7858      	ldrb	r0, [r3, #1]
 800091c:	285f      	cmp	r0, #95	@ 0x5f
 800091e:	d049      	beq.n	80009b4 <d_substitution+0xb4>
 8000920:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8000924:	b2da      	uxtb	r2, r3
 8000926:	2a09      	cmp	r2, #9
 8000928:	d81b      	bhi.n	8000962 <d_substitution+0x62>
 800092a:	2200      	movs	r2, #0
 800092c:	e005      	b.n	800093a <d_substitution+0x3a>
 800092e:	60e5      	str	r5, [r4, #12]
 8000930:	7808      	ldrb	r0, [r1, #0]
 8000932:	285f      	cmp	r0, #95	@ 0x5f
 8000934:	d034      	beq.n	80009a0 <d_substitution+0xa0>
 8000936:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800093a:	b2d9      	uxtb	r1, r3
 800093c:	2909      	cmp	r1, #9
 800093e:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8000942:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8000946:	d821      	bhi.n	800098c <d_substitution+0x8c>
 8000948:	3b30      	subs	r3, #48	@ 0x30
 800094a:	429a      	cmp	r2, r3
 800094c:	d805      	bhi.n	800095a <d_substitution+0x5a>
 800094e:	68e1      	ldr	r1, [r4, #12]
 8000950:	7808      	ldrb	r0, [r1, #0]
 8000952:	461a      	mov	r2, r3
 8000954:	1c4d      	adds	r5, r1, #1
 8000956:	2800      	cmp	r0, #0
 8000958:	d1e9      	bne.n	800092e <d_substitution+0x2e>
 800095a:	2500      	movs	r5, #0
 800095c:	4628      	mov	r0, r5
 800095e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000962:	f1a0 0241 	sub.w	r2, r0, #65	@ 0x41
 8000966:	2a19      	cmp	r2, #25
 8000968:	d9df      	bls.n	800092a <d_substitution+0x2a>
 800096a:	68a3      	ldr	r3, [r4, #8]
 800096c:	f013 0308 	ands.w	r3, r3, #8
 8000970:	d022      	beq.n	80009b8 <d_substitution+0xb8>
 8000972:	1e19      	subs	r1, r3, #0
 8000974:	bf18      	it	ne
 8000976:	2101      	movne	r1, #1
 8000978:	4b42      	ldr	r3, [pc, #264]	@ (8000a84 <d_substitution+0x184>)
 800097a:	f103 05c4 	add.w	r5, r3, #196	@ 0xc4
 800097e:	781a      	ldrb	r2, [r3, #0]
 8000980:	4282      	cmp	r2, r0
 8000982:	d021      	beq.n	80009c8 <d_substitution+0xc8>
 8000984:	331c      	adds	r3, #28
 8000986:	42ab      	cmp	r3, r5
 8000988:	d1f9      	bne.n	800097e <d_substitution+0x7e>
 800098a:	e7e6      	b.n	800095a <d_substitution+0x5a>
 800098c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8000990:	2b19      	cmp	r3, #25
 8000992:	d8e2      	bhi.n	800095a <d_substitution+0x5a>
 8000994:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8000998:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800099c:	3b37      	subs	r3, #55	@ 0x37
 800099e:	e7d4      	b.n	800094a <d_substitution+0x4a>
 80009a0:	3301      	adds	r3, #1
 80009a2:	6a22      	ldr	r2, [r4, #32]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d9d8      	bls.n	800095a <d_substitution+0x5a>
 80009a8:	69e2      	ldr	r2, [r4, #28]
 80009aa:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80009ae:	4628      	mov	r0, r5
 80009b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80009b4:	2300      	movs	r3, #0
 80009b6:	e7f4      	b.n	80009a2 <d_substitution+0xa2>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	d0da      	beq.n	8000972 <d_substitution+0x72>
 80009bc:	68e2      	ldr	r2, [r4, #12]
 80009be:	7812      	ldrb	r2, [r2, #0]
 80009c0:	3a43      	subs	r2, #67	@ 0x43
 80009c2:	2a01      	cmp	r2, #1
 80009c4:	d8d5      	bhi.n	8000972 <d_substitution+0x72>
 80009c6:	e7d7      	b.n	8000978 <d_substitution+0x78>
 80009c8:	695e      	ldr	r6, [r3, #20]
 80009ca:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 80009ce:	b1ae      	cbz	r6, 80009fc <d_substitution+0xfc>
 80009d0:	4290      	cmp	r0, r2
 80009d2:	f8d3 8018 	ldr.w	r8, [r3, #24]
 80009d6:	dd52      	ble.n	8000a7e <d_substitution+0x17e>
 80009d8:	6927      	ldr	r7, [r4, #16]
 80009da:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 80009de:	eb07 058c 	add.w	r5, r7, ip, lsl #2
 80009e2:	f04f 0e00 	mov.w	lr, #0
 80009e6:	e9c5 ee01 	strd	lr, lr, [r5, #4]
 80009ea:	3201      	adds	r2, #1
 80009ec:	f04f 0e18 	mov.w	lr, #24
 80009f0:	6162      	str	r2, [r4, #20]
 80009f2:	f807 e02c 	strb.w	lr, [r7, ip, lsl #2]
 80009f6:	e9c5 6803 	strd	r6, r8, [r5, #12]
 80009fa:	62a5      	str	r5, [r4, #40]	@ 0x28
 80009fc:	2900      	cmp	r1, #0
 80009fe:	d039      	beq.n	8000a74 <d_substitution+0x174>
 8000a00:	e9d3 7103 	ldrd	r7, r1, [r3, #12]
 8000a04:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8000a06:	4282      	cmp	r2, r0
 8000a08:	440b      	add	r3, r1
 8000a0a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000a0c:	da35      	bge.n	8000a7a <d_substitution+0x17a>
 8000a0e:	6923      	ldr	r3, [r4, #16]
 8000a10:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8000a14:	eb03 0580 	add.w	r5, r3, r0, lsl #2
 8000a18:	3201      	adds	r2, #1
 8000a1a:	2600      	movs	r6, #0
 8000a1c:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8000a20:	6162      	str	r2, [r4, #20]
 8000a22:	2218      	movs	r2, #24
 8000a24:	f803 2020 	strb.w	r2, [r3, r0, lsl #2]
 8000a28:	e9c5 7103 	strd	r7, r1, [r5, #12]
 8000a2c:	68e3      	ldr	r3, [r4, #12]
 8000a2e:	781a      	ldrb	r2, [r3, #0]
 8000a30:	2a42      	cmp	r2, #66	@ 0x42
 8000a32:	d193      	bne.n	800095c <d_substitution+0x5c>
 8000a34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8000a36:	3301      	adds	r3, #1
 8000a38:	60e3      	str	r3, [r4, #12]
 8000a3a:	4620      	mov	r0, r4
 8000a3c:	f7ff fef2 	bl	8000824 <d_source_name>
 8000a40:	462a      	mov	r2, r5
 8000a42:	4603      	mov	r3, r0
 8000a44:	214d      	movs	r1, #77	@ 0x4d
 8000a46:	4620      	mov	r0, r4
 8000a48:	f7ff fbe2 	bl	8000210 <d_make_comp>
 8000a4c:	68e3      	ldr	r3, [r4, #12]
 8000a4e:	781a      	ldrb	r2, [r3, #0]
 8000a50:	2a42      	cmp	r2, #66	@ 0x42
 8000a52:	4605      	mov	r5, r0
 8000a54:	d0ef      	beq.n	8000a36 <d_substitution+0x136>
 8000a56:	62a6      	str	r6, [r4, #40]	@ 0x28
 8000a58:	2800      	cmp	r0, #0
 8000a5a:	f43f af7e 	beq.w	800095a <d_substitution+0x5a>
 8000a5e:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8000a62:	4293      	cmp	r3, r2
 8000a64:	f6bf af79 	bge.w	800095a <d_substitution+0x5a>
 8000a68:	69e1      	ldr	r1, [r4, #28]
 8000a6a:	1c5a      	adds	r2, r3, #1
 8000a6c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8000a70:	6222      	str	r2, [r4, #32]
 8000a72:	e773      	b.n	800095c <d_substitution+0x5c>
 8000a74:	e9d3 7101 	ldrd	r7, r1, [r3, #4]
 8000a78:	e7c4      	b.n	8000a04 <d_substitution+0x104>
 8000a7a:	2500      	movs	r5, #0
 8000a7c:	e7d6      	b.n	8000a2c <d_substitution+0x12c>
 8000a7e:	2500      	movs	r5, #0
 8000a80:	e7bb      	b.n	80009fa <d_substitution+0xfa>
 8000a82:	bf00      	nop
 8000a84:	0802c968 	.word	0x0802c968

08000a88 <d_type>:
 8000a88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a8c:	68c2      	ldr	r2, [r0, #12]
 8000a8e:	b083      	sub	sp, #12
 8000a90:	4604      	mov	r4, r0
 8000a92:	4610      	mov	r0, r2
 8000a94:	f7ff fd88 	bl	80005a8 <next_is_type_qual.isra.0>
 8000a98:	2800      	cmp	r0, #0
 8000a9a:	d161      	bne.n	8000b60 <d_type+0xd8>
 8000a9c:	7813      	ldrb	r3, [r2, #0]
 8000a9e:	2b5a      	cmp	r3, #90	@ 0x5a
 8000aa0:	d833      	bhi.n	8000b0a <d_type+0x82>
 8000aa2:	2b2f      	cmp	r3, #47	@ 0x2f
 8000aa4:	f240 808c 	bls.w	8000bc0 <d_type+0x138>
 8000aa8:	3b30      	subs	r3, #48	@ 0x30
 8000aaa:	2b2a      	cmp	r3, #42	@ 0x2a
 8000aac:	f200 8088 	bhi.w	8000bc0 <d_type+0x138>
 8000ab0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000ab4:	00880088 	.word	0x00880088
 8000ab8:	00880088 	.word	0x00880088
 8000abc:	00880088 	.word	0x00880088
 8000ac0:	00880088 	.word	0x00880088
 8000ac4:	00880088 	.word	0x00880088
 8000ac8:	00860086 	.word	0x00860086
 8000acc:	00860086 	.word	0x00860086
 8000ad0:	00860086 	.word	0x00860086
 8000ad4:	01c20086 	.word	0x01c20086
 8000ad8:	01490086 	.word	0x01490086
 8000adc:	008600b1 	.word	0x008600b1
 8000ae0:	009d00ab 	.word	0x009d00ab
 8000ae4:	00860086 	.word	0x00860086
 8000ae8:	00860086 	.word	0x00860086
 8000aec:	02040086 	.word	0x02040086
 8000af0:	01970088 	.word	0x01970088
 8000af4:	00860189 	.word	0x00860189
 8000af8:	0157017b 	.word	0x0157017b
 8000afc:	01aa0122 	.word	0x01aa0122
 8000b00:	00860086 	.word	0x00860086
 8000b04:	00860086 	.word	0x00860086
 8000b08:	0088      	.short	0x0088
 8000b0a:	3b61      	subs	r3, #97	@ 0x61
 8000b0c:	fa5f fc83 	uxtb.w	ip, r3
 8000b10:	f1bc 0f19 	cmp.w	ip, #25
 8000b14:	d854      	bhi.n	8000bc0 <d_type+0x138>
 8000b16:	4dba      	ldr	r5, [pc, #744]	@ (8000e00 <d_type+0x378>)
 8000b18:	2101      	movs	r1, #1
 8000b1a:	fa01 f10c 	lsl.w	r1, r1, ip
 8000b1e:	400d      	ands	r5, r1
 8000b20:	2d00      	cmp	r5, #0
 8000b22:	d049      	beq.n	8000bb8 <d_type+0x130>
 8000b24:	49b7      	ldr	r1, [pc, #732]	@ (8000e04 <d_type+0x37c>)
 8000b26:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000b2a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8000b2e:	e9d4 3505 	ldrd	r3, r5, [r4, #20]
 8000b32:	42ab      	cmp	r3, r5
 8000b34:	f280 83d5 	bge.w	80012e2 <d_type+0x85a>
 8000b38:	6926      	ldr	r6, [r4, #16]
 8000b3a:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8000b3e:	eb06 058c 	add.w	r5, r6, ip, lsl #2
 8000b42:	3301      	adds	r3, #1
 8000b44:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8000b48:	6163      	str	r3, [r4, #20]
 8000b4a:	2327      	movs	r3, #39	@ 0x27
 8000b4c:	f806 302c 	strb.w	r3, [r6, ip, lsl #2]
 8000b50:	60e9      	str	r1, [r5, #12]
 8000b52:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8000b54:	6849      	ldr	r1, [r1, #4]
 8000b56:	3201      	adds	r2, #1
 8000b58:	440b      	add	r3, r1
 8000b5a:	60e2      	str	r2, [r4, #12]
 8000b5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000b5e:	e024      	b.n	8000baa <d_type+0x122>
 8000b60:	2200      	movs	r2, #0
 8000b62:	a901      	add	r1, sp, #4
 8000b64:	4620      	mov	r0, r4
 8000b66:	f001 fad3 	bl	8002110 <d_cv_qualifiers>
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	b340      	cbz	r0, 8000bc0 <d_type+0x138>
 8000b6e:	68e3      	ldr	r3, [r4, #12]
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2b46      	cmp	r3, #70	@ 0x46
 8000b74:	4620      	mov	r0, r4
 8000b76:	d01c      	beq.n	8000bb2 <d_type+0x12a>
 8000b78:	f7ff ff86 	bl	8000a88 <d_type>
 8000b7c:	6028      	str	r0, [r5, #0]
 8000b7e:	b1f8      	cbz	r0, 8000bc0 <d_type+0x138>
 8000b80:	7803      	ldrb	r3, [r0, #0]
 8000b82:	3b1f      	subs	r3, #31
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d805      	bhi.n	8000b94 <d_type+0x10c>
 8000b88:	9a01      	ldr	r2, [sp, #4]
 8000b8a:	68c3      	ldr	r3, [r0, #12]
 8000b8c:	60c2      	str	r2, [r0, #12]
 8000b8e:	682a      	ldr	r2, [r5, #0]
 8000b90:	9201      	str	r2, [sp, #4]
 8000b92:	602b      	str	r3, [r5, #0]
 8000b94:	9d01      	ldr	r5, [sp, #4]
 8000b96:	b19d      	cbz	r5, 8000bc0 <d_type+0x138>
 8000b98:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	da0f      	bge.n	8000bc0 <d_type+0x138>
 8000ba0:	69e1      	ldr	r1, [r4, #28]
 8000ba2:	1c5a      	adds	r2, r3, #1
 8000ba4:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 8000ba8:	6222      	str	r2, [r4, #32]
 8000baa:	4628      	mov	r0, r5
 8000bac:	b003      	add	sp, #12
 8000bae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000bb2:	f000 fbff 	bl	80013b4 <d_function_type>
 8000bb6:	e7e1      	b.n	8000b7c <d_type+0xf4>
 8000bb8:	f1bc 0f14 	cmp.w	ip, #20
 8000bbc:	f000 830f 	beq.w	80011de <d_type+0x756>
 8000bc0:	2500      	movs	r5, #0
 8000bc2:	e7f2      	b.n	8000baa <d_type+0x122>
 8000bc4:	4620      	mov	r0, r4
 8000bc6:	f001 fdd9 	bl	800277c <d_name>
 8000bca:	4605      	mov	r5, r0
 8000bcc:	9001      	str	r0, [sp, #4]
 8000bce:	2d00      	cmp	r5, #0
 8000bd0:	d0f6      	beq.n	8000bc0 <d_type+0x138>
 8000bd2:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	daf2      	bge.n	8000bc0 <d_type+0x138>
 8000bda:	69e1      	ldr	r1, [r4, #28]
 8000bdc:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 8000be0:	9d01      	ldr	r5, [sp, #4]
 8000be2:	1c5a      	adds	r2, r3, #1
 8000be4:	4628      	mov	r0, r5
 8000be6:	6222      	str	r2, [r4, #32]
 8000be8:	b003      	add	sp, #12
 8000bea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000bee:	3201      	adds	r2, #1
 8000bf0:	60e2      	str	r2, [r4, #12]
 8000bf2:	4620      	mov	r0, r4
 8000bf4:	f7ff ff48 	bl	8000a88 <d_type>
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	2126      	movs	r1, #38	@ 0x26
 8000bfe:	4620      	mov	r0, r4
 8000c00:	f7ff fb06 	bl	8000210 <d_make_comp>
 8000c04:	4605      	mov	r5, r0
 8000c06:	9001      	str	r0, [sp, #4]
 8000c08:	e7e1      	b.n	8000bce <d_type+0x146>
 8000c0a:	4620      	mov	r0, r4
 8000c0c:	f000 fbd2 	bl	80013b4 <d_function_type>
 8000c10:	4605      	mov	r5, r0
 8000c12:	9001      	str	r0, [sp, #4]
 8000c14:	e7db      	b.n	8000bce <d_type+0x146>
 8000c16:	1c53      	adds	r3, r2, #1
 8000c18:	60e3      	str	r3, [r4, #12]
 8000c1a:	7853      	ldrb	r3, [r2, #1]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d0cf      	beq.n	8000bc0 <d_type+0x138>
 8000c20:	1c93      	adds	r3, r2, #2
 8000c22:	60e3      	str	r3, [r4, #12]
 8000c24:	7853      	ldrb	r3, [r2, #1]
 8000c26:	3b46      	subs	r3, #70	@ 0x46
 8000c28:	2b30      	cmp	r3, #48	@ 0x30
 8000c2a:	d8c9      	bhi.n	8000bc0 <d_type+0x138>
 8000c2c:	a101      	add	r1, pc, #4	@ (adr r1, 8000c34 <d_type+0x1ac>)
 8000c2e:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000c32:	bf00      	nop
 8000c34:	08000f29 	.word	0x08000f29
 8000c38:	08000bc1 	.word	0x08000bc1
 8000c3c:	08000bc1 	.word	0x08000bc1
 8000c40:	08000bc1 	.word	0x08000bc1
 8000c44:	08000bc1 	.word	0x08000bc1
 8000c48:	08000bc1 	.word	0x08000bc1
 8000c4c:	08000bc1 	.word	0x08000bc1
 8000c50:	08000bc1 	.word	0x08000bc1
 8000c54:	08000bc1 	.word	0x08000bc1
 8000c58:	08000bc1 	.word	0x08000bc1
 8000c5c:	08000bc1 	.word	0x08000bc1
 8000c60:	08000bc1 	.word	0x08000bc1
 8000c64:	08000bc1 	.word	0x08000bc1
 8000c68:	08000bc1 	.word	0x08000bc1
 8000c6c:	08000eed 	.word	0x08000eed
 8000c70:	08000bc1 	.word	0x08000bc1
 8000c74:	08000bc1 	.word	0x08000bc1
 8000c78:	08000bc1 	.word	0x08000bc1
 8000c7c:	08000bc1 	.word	0x08000bc1
 8000c80:	08000bc1 	.word	0x08000bc1
 8000c84:	08000bc1 	.word	0x08000bc1
 8000c88:	08000bc1 	.word	0x08000bc1
 8000c8c:	08000bc1 	.word	0x08000bc1
 8000c90:	08000bc1 	.word	0x08000bc1
 8000c94:	08000bc1 	.word	0x08000bc1
 8000c98:	08000bc1 	.word	0x08000bc1
 8000c9c:	08000bc1 	.word	0x08000bc1
 8000ca0:	08000fc1 	.word	0x08000fc1
 8000ca4:	08000bc1 	.word	0x08000bc1
 8000ca8:	08000f95 	.word	0x08000f95
 8000cac:	0800107d 	.word	0x0800107d
 8000cb0:	0800104d 	.word	0x0800104d
 8000cb4:	0800101d 	.word	0x0800101d
 8000cb8:	08000bc1 	.word	0x08000bc1
 8000cbc:	08000fed 	.word	0x08000fed
 8000cc0:	080011af 	.word	0x080011af
 8000cc4:	08000bc1 	.word	0x08000bc1
 8000cc8:	08000bc1 	.word	0x08000bc1
 8000ccc:	08000bc1 	.word	0x08000bc1
 8000cd0:	08000bc1 	.word	0x08000bc1
 8000cd4:	0800117f 	.word	0x0800117f
 8000cd8:	08000bc1 	.word	0x08000bc1
 8000cdc:	08001167 	.word	0x08001167
 8000ce0:	08000bc1 	.word	0x08000bc1
 8000ce4:	08000bc1 	.word	0x08000bc1
 8000ce8:	08001137 	.word	0x08001137
 8000cec:	08000eed 	.word	0x08000eed
 8000cf0:	08001107 	.word	0x08001107
 8000cf4:	080010ad 	.word	0x080010ad
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	f7ff fd29 	bl	8000750 <d_template_param>
 8000cfe:	68e6      	ldr	r6, [r4, #12]
 8000d00:	9001      	str	r0, [sp, #4]
 8000d02:	7833      	ldrb	r3, [r6, #0]
 8000d04:	2b49      	cmp	r3, #73	@ 0x49
 8000d06:	4605      	mov	r5, r0
 8000d08:	f47f af61 	bne.w	8000bce <d_type+0x146>
 8000d0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	f040 829d 	bne.w	800124e <d_type+0x7c6>
 8000d14:	2800      	cmp	r0, #0
 8000d16:	f43f af53 	beq.w	8000bc0 <d_type+0x138>
 8000d1a:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
 8000d1e:	428a      	cmp	r2, r1
 8000d20:	f6bf af4e 	bge.w	8000bc0 <d_type+0x138>
 8000d24:	69e1      	ldr	r1, [r4, #28]
 8000d26:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8000d2a:	3201      	adds	r2, #1
 8000d2c:	6222      	str	r2, [r4, #32]
 8000d2e:	7832      	ldrb	r2, [r6, #0]
 8000d30:	3a49      	subs	r2, #73	@ 0x49
 8000d32:	2a01      	cmp	r2, #1
 8000d34:	d805      	bhi.n	8000d42 <d_type+0x2ba>
 8000d36:	3601      	adds	r6, #1
 8000d38:	60e6      	str	r6, [r4, #12]
 8000d3a:	4620      	mov	r0, r4
 8000d3c:	f000 fe5c 	bl	80019f8 <d_template_args_1>
 8000d40:	4603      	mov	r3, r0
 8000d42:	462a      	mov	r2, r5
 8000d44:	e02a      	b.n	8000d9c <d_type+0x314>
 8000d46:	3201      	adds	r2, #1
 8000d48:	60e2      	str	r2, [r4, #12]
 8000d4a:	4620      	mov	r0, r4
 8000d4c:	f7ff fe9c 	bl	8000a88 <d_type>
 8000d50:	2300      	movs	r3, #0
 8000d52:	4602      	mov	r2, r0
 8000d54:	2125      	movs	r1, #37	@ 0x25
 8000d56:	4620      	mov	r0, r4
 8000d58:	f7ff fa5a 	bl	8000210 <d_make_comp>
 8000d5c:	4605      	mov	r5, r0
 8000d5e:	9001      	str	r0, [sp, #4]
 8000d60:	e735      	b.n	8000bce <d_type+0x146>
 8000d62:	7853      	ldrb	r3, [r2, #1]
 8000d64:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000d68:	2a09      	cmp	r2, #9
 8000d6a:	d905      	bls.n	8000d78 <d_type+0x2f0>
 8000d6c:	2b5f      	cmp	r3, #95	@ 0x5f
 8000d6e:	d003      	beq.n	8000d78 <d_type+0x2f0>
 8000d70:	3b41      	subs	r3, #65	@ 0x41
 8000d72:	2b19      	cmp	r3, #25
 8000d74:	f200 825e 	bhi.w	8001234 <d_type+0x7ac>
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	f7ff fdc0 	bl	8000900 <d_substitution>
 8000d80:	68e3      	ldr	r3, [r4, #12]
 8000d82:	9001      	str	r0, [sp, #4]
 8000d84:	781a      	ldrb	r2, [r3, #0]
 8000d86:	2a49      	cmp	r2, #73	@ 0x49
 8000d88:	4605      	mov	r5, r0
 8000d8a:	f47f af0e 	bne.w	8000baa <d_type+0x122>
 8000d8e:	3301      	adds	r3, #1
 8000d90:	60e3      	str	r3, [r4, #12]
 8000d92:	4620      	mov	r0, r4
 8000d94:	f000 fe30 	bl	80019f8 <d_template_args_1>
 8000d98:	462a      	mov	r2, r5
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2104      	movs	r1, #4
 8000d9e:	4620      	mov	r0, r4
 8000da0:	f7ff fa36 	bl	8000210 <d_make_comp>
 8000da4:	4605      	mov	r5, r0
 8000da6:	9001      	str	r0, [sp, #4]
 8000da8:	e711      	b.n	8000bce <d_type+0x146>
 8000daa:	3201      	adds	r2, #1
 8000dac:	60e2      	str	r2, [r4, #12]
 8000dae:	4620      	mov	r0, r4
 8000db0:	f7ff fe6a 	bl	8000a88 <d_type>
 8000db4:	2300      	movs	r3, #0
 8000db6:	4602      	mov	r2, r0
 8000db8:	2123      	movs	r1, #35	@ 0x23
 8000dba:	4620      	mov	r0, r4
 8000dbc:	f7ff fa28 	bl	8000210 <d_make_comp>
 8000dc0:	4605      	mov	r5, r0
 8000dc2:	9001      	str	r0, [sp, #4]
 8000dc4:	e703      	b.n	8000bce <d_type+0x146>
 8000dc6:	3201      	adds	r2, #1
 8000dc8:	60e2      	str	r2, [r4, #12]
 8000dca:	4620      	mov	r0, r4
 8000dcc:	f7ff fe5c 	bl	8000a88 <d_type>
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	2122      	movs	r1, #34	@ 0x22
 8000dd6:	4620      	mov	r0, r4
 8000dd8:	f7ff fa1a 	bl	8000210 <d_make_comp>
 8000ddc:	4605      	mov	r5, r0
 8000dde:	9001      	str	r0, [sp, #4]
 8000de0:	e6f5      	b.n	8000bce <d_type+0x146>
 8000de2:	3201      	adds	r2, #1
 8000de4:	60e2      	str	r2, [r4, #12]
 8000de6:	4620      	mov	r0, r4
 8000de8:	f7ff fe4e 	bl	8000a88 <d_type>
 8000dec:	2300      	movs	r3, #0
 8000dee:	4602      	mov	r2, r0
 8000df0:	2124      	movs	r1, #36	@ 0x24
 8000df2:	4620      	mov	r0, r4
 8000df4:	f7ff fa0c 	bl	8000210 <d_make_comp>
 8000df8:	4605      	mov	r5, r0
 8000dfa:	9001      	str	r0, [sp, #4]
 8000dfc:	e6e7      	b.n	8000bce <d_type+0x146>
 8000dfe:	bf00      	nop
 8000e00:	03ec7bff 	.word	0x03ec7bff
 8000e04:	0802ca2c 	.word	0x0802ca2c
 8000e08:	3201      	adds	r2, #1
 8000e0a:	60e2      	str	r2, [r4, #12]
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	f7ff fd09 	bl	8000824 <d_source_name>
 8000e12:	68e3      	ldr	r3, [r4, #12]
 8000e14:	9001      	str	r0, [sp, #4]
 8000e16:	781a      	ldrb	r2, [r3, #0]
 8000e18:	2a49      	cmp	r2, #73	@ 0x49
 8000e1a:	4605      	mov	r5, r0
 8000e1c:	f000 81ef 	beq.w	80011fe <d_type+0x776>
 8000e20:	4620      	mov	r0, r4
 8000e22:	f7ff fe31 	bl	8000a88 <d_type>
 8000e26:	462b      	mov	r3, r5
 8000e28:	4602      	mov	r2, r0
 8000e2a:	2121      	movs	r1, #33	@ 0x21
 8000e2c:	4620      	mov	r0, r4
 8000e2e:	f7ff f9ef 	bl	8000210 <d_make_comp>
 8000e32:	4605      	mov	r5, r0
 8000e34:	9001      	str	r0, [sp, #4]
 8000e36:	e6ca      	b.n	8000bce <d_type+0x146>
 8000e38:	1c55      	adds	r5, r2, #1
 8000e3a:	60e5      	str	r5, [r4, #12]
 8000e3c:	7853      	ldrb	r3, [r2, #1]
 8000e3e:	2b5f      	cmp	r3, #95	@ 0x5f
 8000e40:	f000 81db 	beq.w	80011fa <d_type+0x772>
 8000e44:	3b30      	subs	r3, #48	@ 0x30
 8000e46:	2b09      	cmp	r3, #9
 8000e48:	f200 81e6 	bhi.w	8001218 <d_type+0x790>
 8000e4c:	462b      	mov	r3, r5
 8000e4e:	469c      	mov	ip, r3
 8000e50:	3301      	adds	r3, #1
 8000e52:	60e3      	str	r3, [r4, #12]
 8000e54:	7819      	ldrb	r1, [r3, #0]
 8000e56:	3930      	subs	r1, #48	@ 0x30
 8000e58:	2909      	cmp	r1, #9
 8000e5a:	d9f8      	bls.n	8000e4e <d_type+0x3c6>
 8000e5c:	e9d4 1005 	ldrd	r1, r0, [r4, #20]
 8000e60:	4281      	cmp	r1, r0
 8000e62:	ebac 0202 	sub.w	r2, ip, r2
 8000e66:	f6bf aeab 	bge.w	8000bc0 <d_type+0x138>
 8000e6a:	6927      	ldr	r7, [r4, #16]
 8000e6c:	eb01 0081 	add.w	r0, r1, r1, lsl #2
 8000e70:	eb07 0680 	add.w	r6, r7, r0, lsl #2
 8000e74:	ea4f 0e80 	mov.w	lr, r0, lsl #2
 8000e78:	2000      	movs	r0, #0
 8000e7a:	3101      	adds	r1, #1
 8000e7c:	4282      	cmp	r2, r0
 8000e7e:	e9c6 0001 	strd	r0, r0, [r6, #4]
 8000e82:	6161      	str	r1, [r4, #20]
 8000e84:	f77f ae9c 	ble.w	8000bc0 <d_type+0x138>
 8000e88:	e9c6 0001 	strd	r0, r0, [r6, #4]
 8000e8c:	f807 000e 	strb.w	r0, [r7, lr]
 8000e90:	e9c6 5203 	strd	r5, r2, [r6, #12]
 8000e94:	f89c 2001 	ldrb.w	r2, [ip, #1]
 8000e98:	461d      	mov	r5, r3
 8000e9a:	2a5f      	cmp	r2, #95	@ 0x5f
 8000e9c:	f47f ae90 	bne.w	8000bc0 <d_type+0x138>
 8000ea0:	3501      	adds	r5, #1
 8000ea2:	60e5      	str	r5, [r4, #12]
 8000ea4:	4620      	mov	r0, r4
 8000ea6:	f7ff fdef 	bl	8000a88 <d_type>
 8000eaa:	4632      	mov	r2, r6
 8000eac:	4603      	mov	r3, r0
 8000eae:	212a      	movs	r1, #42	@ 0x2a
 8000eb0:	4620      	mov	r0, r4
 8000eb2:	f7ff f9ad 	bl	8000210 <d_make_comp>
 8000eb6:	4605      	mov	r5, r0
 8000eb8:	9001      	str	r0, [sp, #4]
 8000eba:	e688      	b.n	8000bce <d_type+0x146>
 8000ebc:	3201      	adds	r2, #1
 8000ebe:	60e2      	str	r2, [r4, #12]
 8000ec0:	4620      	mov	r0, r4
 8000ec2:	f7ff fde1 	bl	8000a88 <d_type>
 8000ec6:	4605      	mov	r5, r0
 8000ec8:	2800      	cmp	r0, #0
 8000eca:	f43f ae79 	beq.w	8000bc0 <d_type+0x138>
 8000ece:	4620      	mov	r0, r4
 8000ed0:	f7ff fdda 	bl	8000a88 <d_type>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	f43f ae72 	beq.w	8000bc0 <d_type+0x138>
 8000edc:	462a      	mov	r2, r5
 8000ede:	212b      	movs	r1, #43	@ 0x2b
 8000ee0:	4620      	mov	r0, r4
 8000ee2:	f7ff f995 	bl	8000210 <d_make_comp>
 8000ee6:	4605      	mov	r5, r0
 8000ee8:	9001      	str	r0, [sp, #4]
 8000eea:	e670      	b.n	8000bce <d_type+0x146>
 8000eec:	2301      	movs	r3, #1
 8000eee:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8000ef0:	6323      	str	r3, [r4, #48]	@ 0x30
 8000ef2:	4620      	mov	r0, r4
 8000ef4:	f000 fe50 	bl	8001b98 <d_expression_1>
 8000ef8:	6325      	str	r5, [r4, #48]	@ 0x30
 8000efa:	4602      	mov	r2, r0
 8000efc:	2300      	movs	r3, #0
 8000efe:	2144      	movs	r1, #68	@ 0x44
 8000f00:	4620      	mov	r0, r4
 8000f02:	f7ff f985 	bl	8000210 <d_make_comp>
 8000f06:	4605      	mov	r5, r0
 8000f08:	9001      	str	r0, [sp, #4]
 8000f0a:	2800      	cmp	r0, #0
 8000f0c:	f43f ae58 	beq.w	8000bc0 <d_type+0x138>
 8000f10:	68e3      	ldr	r3, [r4, #12]
 8000f12:	781a      	ldrb	r2, [r3, #0]
 8000f14:	2a00      	cmp	r2, #0
 8000f16:	f43f ae53 	beq.w	8000bc0 <d_type+0x138>
 8000f1a:	1c5a      	adds	r2, r3, #1
 8000f1c:	60e2      	str	r2, [r4, #12]
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b45      	cmp	r3, #69	@ 0x45
 8000f22:	f47f ae4d 	bne.w	8000bc0 <d_type+0x138>
 8000f26:	e654      	b.n	8000bd2 <d_type+0x14a>
 8000f28:	e9d4 3105 	ldrd	r3, r1, [r4, #20]
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	f280 81da 	bge.w	80012e6 <d_type+0x85e>
 8000f32:	6921      	ldr	r1, [r4, #16]
 8000f34:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8000f38:	eb01 0580 	add.w	r5, r1, r0, lsl #2
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	2600      	movs	r6, #0
 8000f40:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8000f44:	6163      	str	r3, [r4, #20]
 8000f46:	232c      	movs	r3, #44	@ 0x2c
 8000f48:	f801 3020 	strb.w	r3, [r1, r0, lsl #2]
 8000f4c:	7893      	ldrb	r3, [r2, #2]
 8000f4e:	9501      	str	r5, [sp, #4]
 8000f50:	3b30      	subs	r3, #48	@ 0x30
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	2b09      	cmp	r3, #9
 8000f56:	bf94      	ite	ls
 8000f58:	2301      	movls	r3, #1
 8000f5a:	4633      	movhi	r3, r6
 8000f5c:	822b      	strh	r3, [r5, #16]
 8000f5e:	d802      	bhi.n	8000f66 <d_type+0x4de>
 8000f60:	4620      	mov	r0, r4
 8000f62:	f7ff f9cd 	bl	8000300 <d_number>
 8000f66:	4620      	mov	r0, r4
 8000f68:	f7ff fd8e 	bl	8000a88 <d_type>
 8000f6c:	60e8      	str	r0, [r5, #12]
 8000f6e:	2800      	cmp	r0, #0
 8000f70:	f43f ae26 	beq.w	8000bc0 <d_type+0x138>
 8000f74:	4620      	mov	r0, r4
 8000f76:	f7ff f9c3 	bl	8000300 <d_number>
 8000f7a:	68e2      	ldr	r2, [r4, #12]
 8000f7c:	7813      	ldrb	r3, [r2, #0]
 8000f7e:	b113      	cbz	r3, 8000f86 <d_type+0x4fe>
 8000f80:	1c53      	adds	r3, r2, #1
 8000f82:	60e3      	str	r3, [r4, #12]
 8000f84:	7813      	ldrb	r3, [r2, #0]
 8000f86:	f1a3 0373 	sub.w	r3, r3, #115	@ 0x73
 8000f8a:	fab3 f383 	clz	r3, r3
 8000f8e:	095b      	lsrs	r3, r3, #5
 8000f90:	826b      	strh	r3, [r5, #18]
 8000f92:	e60a      	b.n	8000baa <d_type+0x122>
 8000f94:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	f6bf ae11 	bge.w	8000bc0 <d_type+0x138>
 8000f9e:	6922      	ldr	r2, [r4, #16]
 8000fa0:	49bd      	ldr	r1, [pc, #756]	@ (8001298 <d_type+0x810>)
 8000fa2:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 8000fa6:	00a8      	lsls	r0, r5, #2
 8000fa8:	3301      	adds	r3, #1
 8000faa:	6163      	str	r3, [r4, #20]
 8000fac:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8000fb6:	5413      	strb	r3, [r2, r0]
 8000fb8:	230e      	movs	r3, #14
 8000fba:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8000fbe:	e5f4      	b.n	8000baa <d_type+0x122>
 8000fc0:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	f6bf adfb 	bge.w	8000bc0 <d_type+0x138>
 8000fca:	6922      	ldr	r2, [r4, #16]
 8000fcc:	49b3      	ldr	r1, [pc, #716]	@ (800129c <d_type+0x814>)
 8000fce:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 8000fd2:	00a8      	lsls	r0, r5, #2
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	6163      	str	r3, [r4, #20]
 8000fd8:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8000fdc:	2300      	movs	r3, #0
 8000fde:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8000fe2:	5413      	strb	r3, [r2, r0]
 8000fe4:	2304      	movs	r3, #4
 8000fe6:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8000fea:	e5de      	b.n	8000baa <d_type+0x122>
 8000fec:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	f280 8173 	bge.w	80012dc <d_type+0x854>
 8000ff6:	6922      	ldr	r2, [r4, #16]
 8000ff8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8000ffc:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001000:	3301      	adds	r3, #1
 8001002:	2000      	movs	r0, #0
 8001004:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001008:	6163      	str	r3, [r4, #20]
 800100a:	2327      	movs	r3, #39	@ 0x27
 800100c:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001010:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001012:	4aa3      	ldr	r2, [pc, #652]	@ (80012a0 <d_type+0x818>)
 8001014:	60ea      	str	r2, [r5, #12]
 8001016:	3304      	adds	r3, #4
 8001018:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800101a:	e5c6      	b.n	8000baa <d_type+0x122>
 800101c:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001020:	4293      	cmp	r3, r2
 8001022:	f280 815b 	bge.w	80012dc <d_type+0x854>
 8001026:	6922      	ldr	r2, [r4, #16]
 8001028:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800102c:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001030:	3301      	adds	r3, #1
 8001032:	2000      	movs	r0, #0
 8001034:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001038:	6163      	str	r3, [r4, #20]
 800103a:	2327      	movs	r3, #39	@ 0x27
 800103c:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001040:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001042:	4a98      	ldr	r2, [pc, #608]	@ (80012a4 <d_type+0x81c>)
 8001044:	60ea      	str	r2, [r5, #12]
 8001046:	3309      	adds	r3, #9
 8001048:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800104a:	e5ae      	b.n	8000baa <d_type+0x122>
 800104c:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001050:	4293      	cmp	r3, r2
 8001052:	f280 8143 	bge.w	80012dc <d_type+0x854>
 8001056:	6922      	ldr	r2, [r4, #16]
 8001058:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800105c:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001060:	3301      	adds	r3, #1
 8001062:	2000      	movs	r0, #0
 8001064:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001068:	6163      	str	r3, [r4, #20]
 800106a:	2327      	movs	r3, #39	@ 0x27
 800106c:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001070:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001072:	4a8d      	ldr	r2, [pc, #564]	@ (80012a8 <d_type+0x820>)
 8001074:	60ea      	str	r2, [r5, #12]
 8001076:	330a      	adds	r3, #10
 8001078:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800107a:	e596      	b.n	8000baa <d_type+0x122>
 800107c:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001080:	4293      	cmp	r3, r2
 8001082:	f280 812b 	bge.w	80012dc <d_type+0x854>
 8001086:	6922      	ldr	r2, [r4, #16]
 8001088:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800108c:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001090:	3301      	adds	r3, #1
 8001092:	2000      	movs	r0, #0
 8001094:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001098:	6163      	str	r3, [r4, #20]
 800109a:	2327      	movs	r3, #39	@ 0x27
 800109c:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 80010a0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80010a2:	4a82      	ldr	r2, [pc, #520]	@ (80012ac <d_type+0x824>)
 80010a4:	60ea      	str	r2, [r5, #12]
 80010a6:	3309      	adds	r3, #9
 80010a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80010aa:	e57e      	b.n	8000baa <d_type+0x122>
 80010ac:	7893      	ldrb	r3, [r2, #2]
 80010ae:	2b5f      	cmp	r3, #95	@ 0x5f
 80010b0:	f000 8106 	beq.w	80012c0 <d_type+0x838>
 80010b4:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80010b8:	4293      	cmp	r3, r2
 80010ba:	f6bf ad81 	bge.w	8000bc0 <d_type+0x138>
 80010be:	6922      	ldr	r2, [r4, #16]
 80010c0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80010c4:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 80010c8:	3301      	adds	r3, #1
 80010ca:	2000      	movs	r0, #0
 80010cc:	e9c5 0001 	strd	r0, r0, [r5, #4]
 80010d0:	6163      	str	r3, [r4, #20]
 80010d2:	2343      	movs	r3, #67	@ 0x43
 80010d4:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 80010d8:	4620      	mov	r0, r4
 80010da:	f7ff f911 	bl	8000300 <d_number>
 80010de:	60e8      	str	r0, [r5, #12]
 80010e0:	68e3      	ldr	r3, [r4, #12]
 80010e2:	781a      	ldrb	r2, [r3, #0]
 80010e4:	2a5f      	cmp	r2, #95	@ 0x5f
 80010e6:	f47f ad6b 	bne.w	8000bc0 <d_type+0x138>
 80010ea:	3301      	adds	r3, #1
 80010ec:	60e3      	str	r3, [r4, #12]
 80010ee:	4620      	mov	r0, r4
 80010f0:	f7ff fcca 	bl	8000a88 <d_type>
 80010f4:	462a      	mov	r2, r5
 80010f6:	4603      	mov	r3, r0
 80010f8:	212d      	movs	r1, #45	@ 0x2d
 80010fa:	4620      	mov	r0, r4
 80010fc:	f7ff f888 	bl	8000210 <d_make_comp>
 8001100:	4605      	mov	r5, r0
 8001102:	9001      	str	r0, [sp, #4]
 8001104:	e563      	b.n	8000bce <d_type+0x146>
 8001106:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800110a:	4293      	cmp	r3, r2
 800110c:	f280 80e6 	bge.w	80012dc <d_type+0x854>
 8001110:	6922      	ldr	r2, [r4, #16]
 8001112:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001116:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 800111a:	3301      	adds	r3, #1
 800111c:	2000      	movs	r0, #0
 800111e:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001122:	6163      	str	r3, [r4, #20]
 8001124:	2327      	movs	r3, #39	@ 0x27
 8001126:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 800112a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800112c:	4a60      	ldr	r2, [pc, #384]	@ (80012b0 <d_type+0x828>)
 800112e:	60ea      	str	r2, [r5, #12]
 8001130:	3307      	adds	r3, #7
 8001132:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001134:	e539      	b.n	8000baa <d_type+0x122>
 8001136:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800113a:	4293      	cmp	r3, r2
 800113c:	f280 80ce 	bge.w	80012dc <d_type+0x854>
 8001140:	6922      	ldr	r2, [r4, #16]
 8001142:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001146:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 800114a:	3301      	adds	r3, #1
 800114c:	2000      	movs	r0, #0
 800114e:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001152:	6163      	str	r3, [r4, #20]
 8001154:	2327      	movs	r3, #39	@ 0x27
 8001156:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 800115a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800115c:	4a55      	ldr	r2, [pc, #340]	@ (80012b4 <d_type+0x82c>)
 800115e:	60ea      	str	r2, [r5, #12]
 8001160:	3308      	adds	r3, #8
 8001162:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001164:	e521      	b.n	8000baa <d_type+0x122>
 8001166:	4620      	mov	r0, r4
 8001168:	f7ff fc8e 	bl	8000a88 <d_type>
 800116c:	2300      	movs	r3, #0
 800116e:	4602      	mov	r2, r0
 8001170:	214c      	movs	r1, #76	@ 0x4c
 8001172:	4620      	mov	r0, r4
 8001174:	f7ff f84c 	bl	8000210 <d_make_comp>
 8001178:	4605      	mov	r5, r0
 800117a:	9001      	str	r0, [sp, #4]
 800117c:	e527      	b.n	8000bce <d_type+0x146>
 800117e:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001182:	4293      	cmp	r3, r2
 8001184:	f280 80aa 	bge.w	80012dc <d_type+0x854>
 8001188:	6922      	ldr	r2, [r4, #16]
 800118a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800118e:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001192:	3301      	adds	r3, #1
 8001194:	2000      	movs	r0, #0
 8001196:	e9c5 0001 	strd	r0, r0, [r5, #4]
 800119a:	6163      	str	r3, [r4, #20]
 800119c:	2327      	movs	r3, #39	@ 0x27
 800119e:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 80011a2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80011a4:	4a44      	ldr	r2, [pc, #272]	@ (80012b8 <d_type+0x830>)
 80011a6:	60ea      	str	r2, [r5, #12]
 80011a8:	3311      	adds	r3, #17
 80011aa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80011ac:	e4fd      	b.n	8000baa <d_type+0x122>
 80011ae:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80011b2:	4293      	cmp	r3, r2
 80011b4:	f280 8092 	bge.w	80012dc <d_type+0x854>
 80011b8:	6922      	ldr	r2, [r4, #16]
 80011ba:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80011be:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 80011c2:	3301      	adds	r3, #1
 80011c4:	2000      	movs	r0, #0
 80011c6:	e9c5 0001 	strd	r0, r0, [r5, #4]
 80011ca:	6163      	str	r3, [r4, #20]
 80011cc:	2327      	movs	r3, #39	@ 0x27
 80011ce:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 80011d2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80011d4:	4a39      	ldr	r2, [pc, #228]	@ (80012bc <d_type+0x834>)
 80011d6:	60ea      	str	r2, [r5, #12]
 80011d8:	3308      	adds	r3, #8
 80011da:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80011dc:	e4e5      	b.n	8000baa <d_type+0x122>
 80011de:	3201      	adds	r2, #1
 80011e0:	60e2      	str	r2, [r4, #12]
 80011e2:	4620      	mov	r0, r4
 80011e4:	f7ff fb1e 	bl	8000824 <d_source_name>
 80011e8:	462b      	mov	r3, r5
 80011ea:	4602      	mov	r2, r0
 80011ec:	2128      	movs	r1, #40	@ 0x28
 80011ee:	4620      	mov	r0, r4
 80011f0:	f7ff f80e 	bl	8000210 <d_make_comp>
 80011f4:	4605      	mov	r5, r0
 80011f6:	9001      	str	r0, [sp, #4]
 80011f8:	e4e9      	b.n	8000bce <d_type+0x146>
 80011fa:	2600      	movs	r6, #0
 80011fc:	e650      	b.n	8000ea0 <d_type+0x418>
 80011fe:	3301      	adds	r3, #1
 8001200:	60e3      	str	r3, [r4, #12]
 8001202:	4620      	mov	r0, r4
 8001204:	f000 fbf8 	bl	80019f8 <d_template_args_1>
 8001208:	462a      	mov	r2, r5
 800120a:	4603      	mov	r3, r0
 800120c:	2104      	movs	r1, #4
 800120e:	4620      	mov	r0, r4
 8001210:	f7fe fffe 	bl	8000210 <d_make_comp>
 8001214:	4605      	mov	r5, r0
 8001216:	e603      	b.n	8000e20 <d_type+0x398>
 8001218:	2301      	movs	r3, #1
 800121a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 800121c:	6323      	str	r3, [r4, #48]	@ 0x30
 800121e:	4620      	mov	r0, r4
 8001220:	f000 fcba 	bl	8001b98 <d_expression_1>
 8001224:	6325      	str	r5, [r4, #48]	@ 0x30
 8001226:	4606      	mov	r6, r0
 8001228:	2800      	cmp	r0, #0
 800122a:	f43f acc9 	beq.w	8000bc0 <d_type+0x138>
 800122e:	68e5      	ldr	r5, [r4, #12]
 8001230:	782a      	ldrb	r2, [r5, #0]
 8001232:	e632      	b.n	8000e9a <d_type+0x412>
 8001234:	4620      	mov	r0, r4
 8001236:	f001 faa1 	bl	800277c <d_name>
 800123a:	4605      	mov	r5, r0
 800123c:	9001      	str	r0, [sp, #4]
 800123e:	2800      	cmp	r0, #0
 8001240:	f43f acbe 	beq.w	8000bc0 <d_type+0x138>
 8001244:	7803      	ldrb	r3, [r0, #0]
 8001246:	2b18      	cmp	r3, #24
 8001248:	f47f acc3 	bne.w	8000bd2 <d_type+0x14a>
 800124c:	e4ad      	b.n	8000baa <d_type+0x122>
 800124e:	1c73      	adds	r3, r6, #1
 8001250:	60e3      	str	r3, [r4, #12]
 8001252:	4620      	mov	r0, r4
 8001254:	f8d4 9014 	ldr.w	r9, [r4, #20]
 8001258:	f8d4 8020 	ldr.w	r8, [r4, #32]
 800125c:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800125e:	f000 fbcb 	bl	80019f8 <d_template_args_1>
 8001262:	68e3      	ldr	r3, [r4, #12]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b49      	cmp	r3, #73	@ 0x49
 8001268:	d006      	beq.n	8001278 <d_type+0x7f0>
 800126a:	60e6      	str	r6, [r4, #12]
 800126c:	f8c4 9014 	str.w	r9, [r4, #20]
 8001270:	f8c4 8020 	str.w	r8, [r4, #32]
 8001274:	62e7      	str	r7, [r4, #44]	@ 0x2c
 8001276:	e4aa      	b.n	8000bce <d_type+0x146>
 8001278:	2d00      	cmp	r5, #0
 800127a:	f43f aca1 	beq.w	8000bc0 <d_type+0x138>
 800127e:	e9d4 1308 	ldrd	r1, r3, [r4, #32]
 8001282:	4299      	cmp	r1, r3
 8001284:	f6bf ac9c 	bge.w	8000bc0 <d_type+0x138>
 8001288:	69e2      	ldr	r2, [r4, #28]
 800128a:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 800128e:	3101      	adds	r1, #1
 8001290:	4603      	mov	r3, r0
 8001292:	462a      	mov	r2, r5
 8001294:	6221      	str	r1, [r4, #32]
 8001296:	e581      	b.n	8000d9c <d_type+0x314>
 8001298:	080aecf8 	.word	0x080aecf8
 800129c:	080aecf0 	.word	0x080aecf0
 80012a0:	0802cc70 	.word	0x0802cc70
 80012a4:	0802cc34 	.word	0x0802cc34
 80012a8:	0802cc5c 	.word	0x0802cc5c
 80012ac:	0802cc48 	.word	0x0802cc48
 80012b0:	0802cc84 	.word	0x0802cc84
 80012b4:	0802cc98 	.word	0x0802cc98
 80012b8:	0802ccc0 	.word	0x0802ccc0
 80012bc:	0802ccac 	.word	0x0802ccac
 80012c0:	3203      	adds	r2, #3
 80012c2:	2301      	movs	r3, #1
 80012c4:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80012c6:	60e2      	str	r2, [r4, #12]
 80012c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80012ca:	4620      	mov	r0, r4
 80012cc:	f000 fc64 	bl	8001b98 <d_expression_1>
 80012d0:	6325      	str	r5, [r4, #48]	@ 0x30
 80012d2:	4605      	mov	r5, r0
 80012d4:	2800      	cmp	r0, #0
 80012d6:	f47f af03 	bne.w	80010e0 <d_type+0x658>
 80012da:	e471      	b.n	8000bc0 <d_type+0x138>
 80012dc:	2300      	movs	r3, #0
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	deff      	udf	#255	@ 0xff
 80012e2:	68c3      	ldr	r3, [r0, #12]
 80012e4:	deff      	udf	#255	@ 0xff
 80012e6:	2300      	movs	r3, #0
 80012e8:	701b      	strb	r3, [r3, #0]
 80012ea:	deff      	udf	#255	@ 0xff

080012ec <d_parmlist>:
 80012ec:	b530      	push	{r4, r5, lr}
 80012ee:	68c2      	ldr	r2, [r0, #12]
 80012f0:	b083      	sub	sp, #12
 80012f2:	2300      	movs	r3, #0
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	7813      	ldrb	r3, [r2, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d034      	beq.n	8001366 <d_parmlist+0x7a>
 80012fc:	4604      	mov	r4, r0
 80012fe:	ad01      	add	r5, sp, #4
 8001300:	2b4f      	cmp	r3, #79	@ 0x4f
 8001302:	d00c      	beq.n	800131e <d_parmlist+0x32>
 8001304:	d809      	bhi.n	800131a <d_parmlist+0x2e>
 8001306:	2b2e      	cmp	r3, #46	@ 0x2e
 8001308:	d001      	beq.n	800130e <d_parmlist+0x22>
 800130a:	2b45      	cmp	r3, #69	@ 0x45
 800130c:	d10a      	bne.n	8001324 <d_parmlist+0x38>
 800130e:	9801      	ldr	r0, [sp, #4]
 8001310:	b348      	cbz	r0, 8001366 <d_parmlist+0x7a>
 8001312:	6903      	ldr	r3, [r0, #16]
 8001314:	b1cb      	cbz	r3, 800134a <d_parmlist+0x5e>
 8001316:	b003      	add	sp, #12
 8001318:	bd30      	pop	{r4, r5, pc}
 800131a:	2b52      	cmp	r3, #82	@ 0x52
 800131c:	d102      	bne.n	8001324 <d_parmlist+0x38>
 800131e:	7853      	ldrb	r3, [r2, #1]
 8001320:	2b45      	cmp	r3, #69	@ 0x45
 8001322:	d0f4      	beq.n	800130e <d_parmlist+0x22>
 8001324:	4620      	mov	r0, r4
 8001326:	f7ff fbaf 	bl	8000a88 <d_type>
 800132a:	4602      	mov	r2, r0
 800132c:	2300      	movs	r3, #0
 800132e:	212e      	movs	r1, #46	@ 0x2e
 8001330:	4620      	mov	r0, r4
 8001332:	b1c2      	cbz	r2, 8001366 <d_parmlist+0x7a>
 8001334:	f7fe ff6c 	bl	8000210 <d_make_comp>
 8001338:	6028      	str	r0, [r5, #0]
 800133a:	b1a0      	cbz	r0, 8001366 <d_parmlist+0x7a>
 800133c:	68e2      	ldr	r2, [r4, #12]
 800133e:	7813      	ldrb	r3, [r2, #0]
 8001340:	f100 0510 	add.w	r5, r0, #16
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1db      	bne.n	8001300 <d_parmlist+0x14>
 8001348:	e7e1      	b.n	800130e <d_parmlist+0x22>
 800134a:	68c2      	ldr	r2, [r0, #12]
 800134c:	7811      	ldrb	r1, [r2, #0]
 800134e:	2927      	cmp	r1, #39	@ 0x27
 8001350:	d1e1      	bne.n	8001316 <d_parmlist+0x2a>
 8001352:	68d2      	ldr	r2, [r2, #12]
 8001354:	7c11      	ldrb	r1, [r2, #16]
 8001356:	2909      	cmp	r1, #9
 8001358:	d1dd      	bne.n	8001316 <d_parmlist+0x2a>
 800135a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800135c:	6852      	ldr	r2, [r2, #4]
 800135e:	1a89      	subs	r1, r1, r2
 8001360:	62e1      	str	r1, [r4, #44]	@ 0x2c
 8001362:	60c3      	str	r3, [r0, #12]
 8001364:	e7d7      	b.n	8001316 <d_parmlist+0x2a>
 8001366:	2000      	movs	r0, #0
 8001368:	b003      	add	sp, #12
 800136a:	bd30      	pop	{r4, r5, pc}

0800136c <d_bare_function_type>:
 800136c:	b570      	push	{r4, r5, r6, lr}
 800136e:	68c3      	ldr	r3, [r0, #12]
 8001370:	781a      	ldrb	r2, [r3, #0]
 8001372:	2a4a      	cmp	r2, #74	@ 0x4a
 8001374:	4605      	mov	r5, r0
 8001376:	d01a      	beq.n	80013ae <d_bare_function_type+0x42>
 8001378:	b181      	cbz	r1, 800139c <d_bare_function_type+0x30>
 800137a:	4628      	mov	r0, r5
 800137c:	f7ff fb84 	bl	8000a88 <d_type>
 8001380:	4604      	mov	r4, r0
 8001382:	b190      	cbz	r0, 80013aa <d_bare_function_type+0x3e>
 8001384:	4628      	mov	r0, r5
 8001386:	f7ff ffb1 	bl	80012ec <d_parmlist>
 800138a:	4603      	mov	r3, r0
 800138c:	b168      	cbz	r0, 80013aa <d_bare_function_type+0x3e>
 800138e:	4622      	mov	r2, r4
 8001390:	4628      	mov	r0, r5
 8001392:	2129      	movs	r1, #41	@ 0x29
 8001394:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001398:	f7fe bf3a 	b.w	8000210 <d_make_comp>
 800139c:	4628      	mov	r0, r5
 800139e:	460c      	mov	r4, r1
 80013a0:	f7ff ffa4 	bl	80012ec <d_parmlist>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2800      	cmp	r0, #0
 80013a8:	d1f1      	bne.n	800138e <d_bare_function_type+0x22>
 80013aa:	2000      	movs	r0, #0
 80013ac:	bd70      	pop	{r4, r5, r6, pc}
 80013ae:	3301      	adds	r3, #1
 80013b0:	60c3      	str	r3, [r0, #12]
 80013b2:	e7e2      	b.n	800137a <d_bare_function_type+0xe>

080013b4 <d_function_type>:
 80013b4:	b570      	push	{r4, r5, r6, lr}
 80013b6:	4604      	mov	r4, r0
 80013b8:	6880      	ldr	r0, [r0, #8]
 80013ba:	f410 2080 	ands.w	r0, r0, #262144	@ 0x40000
 80013be:	d10b      	bne.n	80013d8 <d_function_type+0x24>
 80013c0:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80013c2:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80013c6:	d806      	bhi.n	80013d6 <d_function_type+0x22>
 80013c8:	1c51      	adds	r1, r2, #1
 80013ca:	68e3      	ldr	r3, [r4, #12]
 80013cc:	63e1      	str	r1, [r4, #60]	@ 0x3c
 80013ce:	7819      	ldrb	r1, [r3, #0]
 80013d0:	2946      	cmp	r1, #70	@ 0x46
 80013d2:	d007      	beq.n	80013e4 <d_function_type+0x30>
 80013d4:	63e2      	str	r2, [r4, #60]	@ 0x3c
 80013d6:	bd70      	pop	{r4, r5, r6, pc}
 80013d8:	68e3      	ldr	r3, [r4, #12]
 80013da:	781a      	ldrb	r2, [r3, #0]
 80013dc:	2a46      	cmp	r2, #70	@ 0x46
 80013de:	d001      	beq.n	80013e4 <d_function_type+0x30>
 80013e0:	2000      	movs	r0, #0
 80013e2:	bd70      	pop	{r4, r5, r6, pc}
 80013e4:	1c5a      	adds	r2, r3, #1
 80013e6:	60e2      	str	r2, [r4, #12]
 80013e8:	785a      	ldrb	r2, [r3, #1]
 80013ea:	2a59      	cmp	r2, #89	@ 0x59
 80013ec:	bf04      	itt	eq
 80013ee:	3302      	addeq	r3, #2
 80013f0:	60e3      	streq	r3, [r4, #12]
 80013f2:	2101      	movs	r1, #1
 80013f4:	4620      	mov	r0, r4
 80013f6:	f7ff ffb9 	bl	800136c <d_bare_function_type>
 80013fa:	68e5      	ldr	r5, [r4, #12]
 80013fc:	782b      	ldrb	r3, [r5, #0]
 80013fe:	2b52      	cmp	r3, #82	@ 0x52
 8001400:	d01a      	beq.n	8001438 <d_function_type+0x84>
 8001402:	2b4f      	cmp	r3, #79	@ 0x4f
 8001404:	d00a      	beq.n	800141c <d_function_type+0x68>
 8001406:	2b45      	cmp	r3, #69	@ 0x45
 8001408:	68a3      	ldr	r3, [r4, #8]
 800140a:	bf06      	itte	eq
 800140c:	3501      	addeq	r5, #1
 800140e:	60e5      	streq	r5, [r4, #12]
 8001410:	2000      	movne	r0, #0
 8001412:	035b      	lsls	r3, r3, #13
 8001414:	d4df      	bmi.n	80013d6 <d_function_type+0x22>
 8001416:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001418:	3a01      	subs	r2, #1
 800141a:	e7db      	b.n	80013d4 <d_function_type+0x20>
 800141c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800141e:	2120      	movs	r1, #32
 8001420:	3303      	adds	r3, #3
 8001422:	1c6e      	adds	r6, r5, #1
 8001424:	4602      	mov	r2, r0
 8001426:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001428:	60e6      	str	r6, [r4, #12]
 800142a:	2300      	movs	r3, #0
 800142c:	4620      	mov	r0, r4
 800142e:	f7fe feef 	bl	8000210 <d_make_comp>
 8001432:	786b      	ldrb	r3, [r5, #1]
 8001434:	4635      	mov	r5, r6
 8001436:	e7e6      	b.n	8001406 <d_function_type+0x52>
 8001438:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800143a:	211f      	movs	r1, #31
 800143c:	3302      	adds	r3, #2
 800143e:	e7f0      	b.n	8001422 <d_function_type+0x6e>

08001440 <d_operator_name>:
 8001440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001442:	68c3      	ldr	r3, [r0, #12]
 8001444:	781f      	ldrb	r7, [r3, #0]
 8001446:	4606      	mov	r6, r0
 8001448:	b3a7      	cbz	r7, 80014b4 <d_operator_name+0x74>
 800144a:	1c5a      	adds	r2, r3, #1
 800144c:	60c2      	str	r2, [r0, #12]
 800144e:	f893 e001 	ldrb.w	lr, [r3, #1]
 8001452:	781f      	ldrb	r7, [r3, #0]
 8001454:	f1be 0f00 	cmp.w	lr, #0
 8001458:	d12e      	bne.n	80014b8 <d_operator_name+0x78>
 800145a:	4d38      	ldr	r5, [pc, #224]	@ (800153c <d_operator_name+0xfc>)
 800145c:	2148      	movs	r1, #72	@ 0x48
 800145e:	2200      	movs	r2, #0
 8001460:	1a8b      	subs	r3, r1, r2
 8001462:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8001466:	eb02 0363 	add.w	r3, r2, r3, asr #1
 800146a:	0118      	lsls	r0, r3, #4
 800146c:	eb05 1c03 	add.w	ip, r5, r3, lsl #4
 8001470:	582c      	ldr	r4, [r5, r0]
 8001472:	7820      	ldrb	r0, [r4, #0]
 8001474:	42b8      	cmp	r0, r7
 8001476:	d006      	beq.n	8001486 <d_operator_name+0x46>
 8001478:	bf94      	ite	ls
 800147a:	1c5a      	addls	r2, r3, #1
 800147c:	4619      	movhi	r1, r3
 800147e:	428a      	cmp	r2, r1
 8001480:	d1ee      	bne.n	8001460 <d_operator_name+0x20>
 8001482:	2000      	movs	r0, #0
 8001484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001486:	7860      	ldrb	r0, [r4, #1]
 8001488:	4570      	cmp	r0, lr
 800148a:	d1f5      	bne.n	8001478 <d_operator_name+0x38>
 800148c:	e9d6 3205 	ldrd	r3, r2, [r6, #20]
 8001490:	4293      	cmp	r3, r2
 8001492:	daf6      	bge.n	8001482 <d_operator_name+0x42>
 8001494:	6932      	ldr	r2, [r6, #16]
 8001496:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800149a:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800149e:	3301      	adds	r3, #1
 80014a0:	2400      	movs	r4, #0
 80014a2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80014a6:	6173      	str	r3, [r6, #20]
 80014a8:	2332      	movs	r3, #50	@ 0x32
 80014aa:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 80014ae:	f8c0 c00c 	str.w	ip, [r0, #12]
 80014b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014b4:	46be      	mov	lr, r7
 80014b6:	e7d0      	b.n	800145a <d_operator_name+0x1a>
 80014b8:	1c9a      	adds	r2, r3, #2
 80014ba:	60c2      	str	r2, [r0, #12]
 80014bc:	2f76      	cmp	r7, #118	@ 0x76
 80014be:	f893 e001 	ldrb.w	lr, [r3, #1]
 80014c2:	d11f      	bne.n	8001504 <d_operator_name+0xc4>
 80014c4:	f1ae 0430 	sub.w	r4, lr, #48	@ 0x30
 80014c8:	b2e3      	uxtb	r3, r4
 80014ca:	2b09      	cmp	r3, #9
 80014cc:	d8c5      	bhi.n	800145a <d_operator_name+0x1a>
 80014ce:	f7ff f9a9 	bl	8000824 <d_source_name>
 80014d2:	e9d6 3105 	ldrd	r3, r1, [r6, #20]
 80014d6:	428b      	cmp	r3, r1
 80014d8:	4602      	mov	r2, r0
 80014da:	dad2      	bge.n	8001482 <d_operator_name+0x42>
 80014dc:	6937      	ldr	r7, [r6, #16]
 80014de:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80014e2:	eb07 0081 	add.w	r0, r7, r1, lsl #2
 80014e6:	3301      	adds	r3, #1
 80014e8:	2500      	movs	r5, #0
 80014ea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80014ee:	0089      	lsls	r1, r1, #2
 80014f0:	6173      	str	r3, [r6, #20]
 80014f2:	2a00      	cmp	r2, #0
 80014f4:	d0c5      	beq.n	8001482 <d_operator_name+0x42>
 80014f6:	2333      	movs	r3, #51	@ 0x33
 80014f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80014fc:	547b      	strb	r3, [r7, r1]
 80014fe:	e9c0 4203 	strd	r4, r2, [r0, #12]
 8001502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001504:	2f63      	cmp	r7, #99	@ 0x63
 8001506:	d1a8      	bne.n	800145a <d_operator_name+0x1a>
 8001508:	f1be 0f76 	cmp.w	lr, #118	@ 0x76
 800150c:	d1a5      	bne.n	800145a <d_operator_name+0x1a>
 800150e:	e9d0 340c 	ldrd	r3, r4, [r0, #48]	@ 0x30
 8001512:	fab3 f383 	clz	r3, r3
 8001516:	095b      	lsrs	r3, r3, #5
 8001518:	6343      	str	r3, [r0, #52]	@ 0x34
 800151a:	f7ff fab5 	bl	8000a88 <d_type>
 800151e:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 8001520:	4602      	mov	r2, r0
 8001522:	b133      	cbz	r3, 8001532 <d_operator_name+0xf2>
 8001524:	2300      	movs	r3, #0
 8001526:	2135      	movs	r1, #53	@ 0x35
 8001528:	4630      	mov	r0, r6
 800152a:	f7fe fe71 	bl	8000210 <d_make_comp>
 800152e:	6374      	str	r4, [r6, #52]	@ 0x34
 8001530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001532:	2134      	movs	r1, #52	@ 0x34
 8001534:	4630      	mov	r0, r6
 8001536:	f7fe fe6b 	bl	8000210 <d_make_comp>
 800153a:	e7f8      	b.n	800152e <d_operator_name+0xee>
 800153c:	0802ccd4 	.word	0x0802ccd4

08001540 <d_unqualified_name>:
 8001540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001542:	68c3      	ldr	r3, [r0, #12]
 8001544:	781a      	ldrb	r2, [r3, #0]
 8001546:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800154a:	2909      	cmp	r1, #9
 800154c:	4604      	mov	r4, r0
 800154e:	d94f      	bls.n	80015f0 <d_unqualified_name+0xb0>
 8001550:	2a55      	cmp	r2, #85	@ 0x55
 8001552:	d056      	beq.n	8001602 <d_unqualified_name+0xc2>
 8001554:	d80f      	bhi.n	8001576 <d_unqualified_name+0x36>
 8001556:	2a44      	cmp	r2, #68	@ 0x44
 8001558:	d937      	bls.n	80015ca <d_unqualified_name+0x8a>
 800155a:	2a4c      	cmp	r2, #76	@ 0x4c
 800155c:	d109      	bne.n	8001572 <d_unqualified_name+0x32>
 800155e:	3301      	adds	r3, #1
 8001560:	60c3      	str	r3, [r0, #12]
 8001562:	f7ff f95f 	bl	8000824 <d_source_name>
 8001566:	4605      	mov	r5, r0
 8001568:	b118      	cbz	r0, 8001572 <d_unqualified_name+0x32>
 800156a:	4620      	mov	r0, r4
 800156c:	f7fe ff26 	bl	80003bc <d_discriminator>
 8001570:	b998      	cbnz	r0, 800159a <d_unqualified_name+0x5a>
 8001572:	2500      	movs	r5, #0
 8001574:	e043      	b.n	80015fe <d_unqualified_name+0xbe>
 8001576:	f1a2 0161 	sub.w	r1, r2, #97	@ 0x61
 800157a:	2919      	cmp	r1, #25
 800157c:	d8f9      	bhi.n	8001572 <d_unqualified_name+0x32>
 800157e:	2a6f      	cmp	r2, #111	@ 0x6f
 8001580:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 8001582:	f000 80ee 	beq.w	8001762 <d_unqualified_name+0x222>
 8001586:	4620      	mov	r0, r4
 8001588:	f7ff ff5a 	bl	8001440 <d_operator_name>
 800158c:	6325      	str	r5, [r4, #48]	@ 0x30
 800158e:	4605      	mov	r5, r0
 8001590:	b118      	cbz	r0, 800159a <d_unqualified_name+0x5a>
 8001592:	7803      	ldrb	r3, [r0, #0]
 8001594:	2b32      	cmp	r3, #50	@ 0x32
 8001596:	f000 80ed 	beq.w	8001774 <d_unqualified_name+0x234>
 800159a:	68e3      	ldr	r3, [r4, #12]
 800159c:	781a      	ldrb	r2, [r3, #0]
 800159e:	2a42      	cmp	r2, #66	@ 0x42
 80015a0:	d12d      	bne.n	80015fe <d_unqualified_name+0xbe>
 80015a2:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80015a4:	3301      	adds	r3, #1
 80015a6:	60e3      	str	r3, [r4, #12]
 80015a8:	4620      	mov	r0, r4
 80015aa:	f7ff f93b 	bl	8000824 <d_source_name>
 80015ae:	462a      	mov	r2, r5
 80015b0:	4603      	mov	r3, r0
 80015b2:	214d      	movs	r1, #77	@ 0x4d
 80015b4:	4620      	mov	r0, r4
 80015b6:	f7fe fe2b 	bl	8000210 <d_make_comp>
 80015ba:	68e3      	ldr	r3, [r4, #12]
 80015bc:	781a      	ldrb	r2, [r3, #0]
 80015be:	2a42      	cmp	r2, #66	@ 0x42
 80015c0:	4605      	mov	r5, r0
 80015c2:	d0ef      	beq.n	80015a4 <d_unqualified_name+0x64>
 80015c4:	62a6      	str	r6, [r4, #40]	@ 0x28
 80015c6:	4628      	mov	r0, r5
 80015c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80015ca:	2a42      	cmp	r2, #66	@ 0x42
 80015cc:	d9d1      	bls.n	8001572 <d_unqualified_name+0x32>
 80015ce:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80015d0:	2900      	cmp	r1, #0
 80015d2:	d055      	beq.n	8001680 <d_unqualified_name+0x140>
 80015d4:	7808      	ldrb	r0, [r1, #0]
 80015d6:	2800      	cmp	r0, #0
 80015d8:	d150      	bne.n	800167c <d_unqualified_name+0x13c>
 80015da:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80015dc:	6908      	ldr	r0, [r1, #16]
 80015de:	4402      	add	r2, r0
 80015e0:	62e2      	str	r2, [r4, #44]	@ 0x2c
 80015e2:	781a      	ldrb	r2, [r3, #0]
 80015e4:	2a43      	cmp	r2, #67	@ 0x43
 80015e6:	d061      	beq.n	80016ac <d_unqualified_name+0x16c>
 80015e8:	2a44      	cmp	r2, #68	@ 0x44
 80015ea:	d04b      	beq.n	8001684 <d_unqualified_name+0x144>
 80015ec:	2500      	movs	r5, #0
 80015ee:	e004      	b.n	80015fa <d_unqualified_name+0xba>
 80015f0:	f7ff f918 	bl	8000824 <d_source_name>
 80015f4:	68e3      	ldr	r3, [r4, #12]
 80015f6:	781a      	ldrb	r2, [r3, #0]
 80015f8:	4605      	mov	r5, r0
 80015fa:	2a42      	cmp	r2, #66	@ 0x42
 80015fc:	d0d1      	beq.n	80015a2 <d_unqualified_name+0x62>
 80015fe:	4628      	mov	r0, r5
 8001600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001602:	785a      	ldrb	r2, [r3, #1]
 8001604:	2a6c      	cmp	r2, #108	@ 0x6c
 8001606:	f000 80d5 	beq.w	80017b4 <d_unqualified_name+0x274>
 800160a:	2a74      	cmp	r2, #116	@ 0x74
 800160c:	d1b1      	bne.n	8001572 <d_unqualified_name+0x32>
 800160e:	1c59      	adds	r1, r3, #1
 8001610:	60c1      	str	r1, [r0, #12]
 8001612:	785a      	ldrb	r2, [r3, #1]
 8001614:	2a74      	cmp	r2, #116	@ 0x74
 8001616:	d173      	bne.n	8001700 <d_unqualified_name+0x1c0>
 8001618:	1c99      	adds	r1, r3, #2
 800161a:	60c1      	str	r1, [r0, #12]
 800161c:	789b      	ldrb	r3, [r3, #2]
 800161e:	2b5f      	cmp	r3, #95	@ 0x5f
 8001620:	f000 8117 	beq.w	8001852 <d_unqualified_name+0x312>
 8001624:	2b6e      	cmp	r3, #110	@ 0x6e
 8001626:	d0a4      	beq.n	8001572 <d_unqualified_name+0x32>
 8001628:	f7fe fe6a 	bl	8000300 <d_number>
 800162c:	3001      	adds	r0, #1
 800162e:	f100 8124 	bmi.w	800187a <d_unqualified_name+0x33a>
 8001632:	68e1      	ldr	r1, [r4, #12]
 8001634:	780a      	ldrb	r2, [r1, #0]
 8001636:	2a5f      	cmp	r2, #95	@ 0x5f
 8001638:	d162      	bne.n	8001700 <d_unqualified_name+0x1c0>
 800163a:	e9d4 2505 	ldrd	r2, r5, [r4, #20]
 800163e:	1c4b      	adds	r3, r1, #1
 8001640:	42aa      	cmp	r2, r5
 8001642:	60e3      	str	r3, [r4, #12]
 8001644:	f280 8114 	bge.w	8001870 <d_unqualified_name+0x330>
 8001648:	6927      	ldr	r7, [r4, #16]
 800164a:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 800164e:	eb07 058c 	add.w	r5, r7, ip, lsl #2
 8001652:	3201      	adds	r2, #1
 8001654:	2600      	movs	r6, #0
 8001656:	e9c5 6601 	strd	r6, r6, [r5, #4]
 800165a:	6162      	str	r2, [r4, #20]
 800165c:	2249      	movs	r2, #73	@ 0x49
 800165e:	f807 202c 	strb.w	r2, [r7, ip, lsl #2]
 8001662:	60e8      	str	r0, [r5, #12]
 8001664:	e9d4 2008 	ldrd	r2, r0, [r4, #32]
 8001668:	4282      	cmp	r2, r0
 800166a:	f280 80fe 	bge.w	800186a <d_unqualified_name+0x32a>
 800166e:	69e0      	ldr	r0, [r4, #28]
 8001670:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
 8001674:	3201      	adds	r2, #1
 8001676:	6222      	str	r2, [r4, #32]
 8001678:	784a      	ldrb	r2, [r1, #1]
 800167a:	e7be      	b.n	80015fa <d_unqualified_name+0xba>
 800167c:	2818      	cmp	r0, #24
 800167e:	d0ac      	beq.n	80015da <d_unqualified_name+0x9a>
 8001680:	2a43      	cmp	r2, #67	@ 0x43
 8001682:	d013      	beq.n	80016ac <d_unqualified_name+0x16c>
 8001684:	785a      	ldrb	r2, [r3, #1]
 8001686:	3a30      	subs	r2, #48	@ 0x30
 8001688:	2a05      	cmp	r2, #5
 800168a:	f63f af72 	bhi.w	8001572 <d_unqualified_name+0x32>
 800168e:	a001      	add	r0, pc, #4	@ (adr r0, 8001694 <d_unqualified_name+0x154>)
 8001690:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8001694:	0800175d 	.word	0x0800175d
 8001698:	08001757 	.word	0x08001757
 800169c:	08001705 	.word	0x08001705
 80016a0:	08001573 	.word	0x08001573
 80016a4:	08001751 	.word	0x08001751
 80016a8:	0800174b 	.word	0x0800174b
 80016ac:	785a      	ldrb	r2, [r3, #1]
 80016ae:	2a49      	cmp	r2, #73	@ 0x49
 80016b0:	f000 80ba 	beq.w	8001828 <d_unqualified_name+0x2e8>
 80016b4:	f1a2 0031 	sub.w	r0, r2, #49	@ 0x31
 80016b8:	2804      	cmp	r0, #4
 80016ba:	f63f af5a 	bhi.w	8001572 <d_unqualified_name+0x32>
 80016be:	3a30      	subs	r2, #48	@ 0x30
 80016c0:	3302      	adds	r3, #2
 80016c2:	b2d6      	uxtb	r6, r2
 80016c4:	60e3      	str	r3, [r4, #12]
 80016c6:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 80016ca:	4282      	cmp	r2, r0
 80016cc:	f280 80c3 	bge.w	8001856 <d_unqualified_name+0x316>
 80016d0:	f8d4 c010 	ldr.w	ip, [r4, #16]
 80016d4:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80016d8:	eb0c 0580 	add.w	r5, ip, r0, lsl #2
 80016dc:	3201      	adds	r2, #1
 80016de:	2700      	movs	r7, #0
 80016e0:	e9c5 7701 	strd	r7, r7, [r5, #4]
 80016e4:	0080      	lsls	r0, r0, #2
 80016e6:	6162      	str	r2, [r4, #20]
 80016e8:	2900      	cmp	r1, #0
 80016ea:	f000 80b7 	beq.w	800185c <d_unqualified_name+0x31c>
 80016ee:	e9c5 7701 	strd	r7, r7, [r5, #4]
 80016f2:	2207      	movs	r2, #7
 80016f4:	f80c 2000 	strb.w	r2, [ip, r0]
 80016f8:	732e      	strb	r6, [r5, #12]
 80016fa:	6129      	str	r1, [r5, #16]
 80016fc:	781a      	ldrb	r2, [r3, #0]
 80016fe:	e77c      	b.n	80015fa <d_unqualified_name+0xba>
 8001700:	460b      	mov	r3, r1
 8001702:	e773      	b.n	80015ec <d_unqualified_name+0xac>
 8001704:	f04f 0e03 	mov.w	lr, #3
 8001708:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 800170c:	1c9f      	adds	r7, r3, #2
 800170e:	4282      	cmp	r2, r0
 8001710:	60e7      	str	r7, [r4, #12]
 8001712:	f280 809a 	bge.w	800184a <d_unqualified_name+0x30a>
 8001716:	f8d4 c010 	ldr.w	ip, [r4, #16]
 800171a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 800171e:	eb0c 0580 	add.w	r5, ip, r0, lsl #2
 8001722:	3201      	adds	r2, #1
 8001724:	2600      	movs	r6, #0
 8001726:	e9c5 6601 	strd	r6, r6, [r5, #4]
 800172a:	0080      	lsls	r0, r0, #2
 800172c:	6162      	str	r2, [r4, #20]
 800172e:	2900      	cmp	r1, #0
 8001730:	f000 808b 	beq.w	800184a <d_unqualified_name+0x30a>
 8001734:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8001738:	2208      	movs	r2, #8
 800173a:	f80c 2000 	strb.w	r2, [ip, r0]
 800173e:	f885 e00c 	strb.w	lr, [r5, #12]
 8001742:	6129      	str	r1, [r5, #16]
 8001744:	789a      	ldrb	r2, [r3, #2]
 8001746:	463b      	mov	r3, r7
 8001748:	e757      	b.n	80015fa <d_unqualified_name+0xba>
 800174a:	f04f 0e05 	mov.w	lr, #5
 800174e:	e7db      	b.n	8001708 <d_unqualified_name+0x1c8>
 8001750:	f04f 0e04 	mov.w	lr, #4
 8001754:	e7d8      	b.n	8001708 <d_unqualified_name+0x1c8>
 8001756:	f04f 0e02 	mov.w	lr, #2
 800175a:	e7d5      	b.n	8001708 <d_unqualified_name+0x1c8>
 800175c:	f04f 0e01 	mov.w	lr, #1
 8001760:	e7d2      	b.n	8001708 <d_unqualified_name+0x1c8>
 8001762:	785a      	ldrb	r2, [r3, #1]
 8001764:	2a6e      	cmp	r2, #110	@ 0x6e
 8001766:	f47f af0e 	bne.w	8001586 <d_unqualified_name+0x46>
 800176a:	3302      	adds	r3, #2
 800176c:	2200      	movs	r2, #0
 800176e:	60c3      	str	r3, [r0, #12]
 8001770:	6302      	str	r2, [r0, #48]	@ 0x30
 8001772:	e708      	b.n	8001586 <d_unqualified_name+0x46>
 8001774:	68c2      	ldr	r2, [r0, #12]
 8001776:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001778:	6891      	ldr	r1, [r2, #8]
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	3307      	adds	r3, #7
 800177e:	440b      	add	r3, r1
 8001780:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001782:	7813      	ldrb	r3, [r2, #0]
 8001784:	2b6c      	cmp	r3, #108	@ 0x6c
 8001786:	f47f af08 	bne.w	800159a <d_unqualified_name+0x5a>
 800178a:	7853      	ldrb	r3, [r2, #1]
 800178c:	2b69      	cmp	r3, #105	@ 0x69
 800178e:	f47f af04 	bne.w	800159a <d_unqualified_name+0x5a>
 8001792:	7893      	ldrb	r3, [r2, #2]
 8001794:	2b00      	cmp	r3, #0
 8001796:	f47f af00 	bne.w	800159a <d_unqualified_name+0x5a>
 800179a:	4620      	mov	r0, r4
 800179c:	f7ff f842 	bl	8000824 <d_source_name>
 80017a0:	462a      	mov	r2, r5
 80017a2:	4603      	mov	r3, r0
 80017a4:	2137      	movs	r1, #55	@ 0x37
 80017a6:	4620      	mov	r0, r4
 80017a8:	f7fe fd32 	bl	8000210 <d_make_comp>
 80017ac:	68e3      	ldr	r3, [r4, #12]
 80017ae:	4605      	mov	r5, r0
 80017b0:	781a      	ldrb	r2, [r3, #0]
 80017b2:	e722      	b.n	80015fa <d_unqualified_name+0xba>
 80017b4:	1c59      	adds	r1, r3, #1
 80017b6:	60c1      	str	r1, [r0, #12]
 80017b8:	785a      	ldrb	r2, [r3, #1]
 80017ba:	2a6c      	cmp	r2, #108	@ 0x6c
 80017bc:	d1a0      	bne.n	8001700 <d_unqualified_name+0x1c0>
 80017be:	3302      	adds	r3, #2
 80017c0:	60c3      	str	r3, [r0, #12]
 80017c2:	f7ff fd93 	bl	80012ec <d_parmlist>
 80017c6:	68e3      	ldr	r3, [r4, #12]
 80017c8:	4606      	mov	r6, r0
 80017ca:	2800      	cmp	r0, #0
 80017cc:	d056      	beq.n	800187c <d_unqualified_name+0x33c>
 80017ce:	781a      	ldrb	r2, [r3, #0]
 80017d0:	2a45      	cmp	r2, #69	@ 0x45
 80017d2:	f47f af0b 	bne.w	80015ec <d_unqualified_name+0xac>
 80017d6:	1c59      	adds	r1, r3, #1
 80017d8:	60e1      	str	r1, [r4, #12]
 80017da:	785b      	ldrb	r3, [r3, #1]
 80017dc:	2b5f      	cmp	r3, #95	@ 0x5f
 80017de:	d04a      	beq.n	8001876 <d_unqualified_name+0x336>
 80017e0:	2b6e      	cmp	r3, #110	@ 0x6e
 80017e2:	f43f aec6 	beq.w	8001572 <d_unqualified_name+0x32>
 80017e6:	4620      	mov	r0, r4
 80017e8:	f7fe fd8a 	bl	8000300 <d_number>
 80017ec:	3001      	adds	r0, #1
 80017ee:	d444      	bmi.n	800187a <d_unqualified_name+0x33a>
 80017f0:	68e1      	ldr	r1, [r4, #12]
 80017f2:	780a      	ldrb	r2, [r1, #0]
 80017f4:	2a5f      	cmp	r2, #95	@ 0x5f
 80017f6:	d183      	bne.n	8001700 <d_unqualified_name+0x1c0>
 80017f8:	e9d4 2505 	ldrd	r2, r5, [r4, #20]
 80017fc:	1c4b      	adds	r3, r1, #1
 80017fe:	42aa      	cmp	r2, r5
 8001800:	60e3      	str	r3, [r4, #12]
 8001802:	da35      	bge.n	8001870 <d_unqualified_name+0x330>
 8001804:	6927      	ldr	r7, [r4, #16]
 8001806:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 800180a:	eb07 058c 	add.w	r5, r7, ip, lsl #2
 800180e:	3201      	adds	r2, #1
 8001810:	f04f 0e00 	mov.w	lr, #0
 8001814:	e9c5 ee01 	strd	lr, lr, [r5, #4]
 8001818:	6162      	str	r2, [r4, #20]
 800181a:	2247      	movs	r2, #71	@ 0x47
 800181c:	f807 202c 	strb.w	r2, [r7, ip, lsl #2]
 8001820:	e9c5 6003 	strd	r6, r0, [r5, #12]
 8001824:	784a      	ldrb	r2, [r1, #1]
 8001826:	e6e8      	b.n	80015fa <d_unqualified_name+0xba>
 8001828:	1c59      	adds	r1, r3, #1
 800182a:	60e1      	str	r1, [r4, #12]
 800182c:	789a      	ldrb	r2, [r3, #2]
 800182e:	f1a2 0031 	sub.w	r0, r2, #49	@ 0x31
 8001832:	2804      	cmp	r0, #4
 8001834:	d815      	bhi.n	8001862 <d_unqualified_name+0x322>
 8001836:	3303      	adds	r3, #3
 8001838:	3a30      	subs	r2, #48	@ 0x30
 800183a:	60e3      	str	r3, [r4, #12]
 800183c:	4620      	mov	r0, r4
 800183e:	b2d6      	uxtb	r6, r2
 8001840:	f7ff f922 	bl	8000a88 <d_type>
 8001844:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001846:	68e3      	ldr	r3, [r4, #12]
 8001848:	e73d      	b.n	80016c6 <d_unqualified_name+0x186>
 800184a:	789a      	ldrb	r2, [r3, #2]
 800184c:	2500      	movs	r5, #0
 800184e:	463b      	mov	r3, r7
 8001850:	e6d3      	b.n	80015fa <d_unqualified_name+0xba>
 8001852:	2000      	movs	r0, #0
 8001854:	e6f1      	b.n	800163a <d_unqualified_name+0xfa>
 8001856:	781a      	ldrb	r2, [r3, #0]
 8001858:	2500      	movs	r5, #0
 800185a:	e6ce      	b.n	80015fa <d_unqualified_name+0xba>
 800185c:	781a      	ldrb	r2, [r3, #0]
 800185e:	460d      	mov	r5, r1
 8001860:	e6cb      	b.n	80015fa <d_unqualified_name+0xba>
 8001862:	785a      	ldrb	r2, [r3, #1]
 8001864:	2500      	movs	r5, #0
 8001866:	460b      	mov	r3, r1
 8001868:	e6c7      	b.n	80015fa <d_unqualified_name+0xba>
 800186a:	784a      	ldrb	r2, [r1, #1]
 800186c:	4635      	mov	r5, r6
 800186e:	e6c4      	b.n	80015fa <d_unqualified_name+0xba>
 8001870:	784a      	ldrb	r2, [r1, #1]
 8001872:	2500      	movs	r5, #0
 8001874:	e6c1      	b.n	80015fa <d_unqualified_name+0xba>
 8001876:	2000      	movs	r0, #0
 8001878:	e7be      	b.n	80017f8 <d_unqualified_name+0x2b8>
 800187a:	68e3      	ldr	r3, [r4, #12]
 800187c:	781a      	ldrb	r2, [r3, #0]
 800187e:	2500      	movs	r5, #0
 8001880:	e6bb      	b.n	80015fa <d_unqualified_name+0xba>
 8001882:	bf00      	nop

08001884 <d_expr_primary>:
 8001884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001886:	68c2      	ldr	r2, [r0, #12]
 8001888:	7813      	ldrb	r3, [r2, #0]
 800188a:	2b4c      	cmp	r3, #76	@ 0x4c
 800188c:	d132      	bne.n	80018f4 <d_expr_primary+0x70>
 800188e:	1c53      	adds	r3, r2, #1
 8001890:	60c3      	str	r3, [r0, #12]
 8001892:	7851      	ldrb	r1, [r2, #1]
 8001894:	295f      	cmp	r1, #95	@ 0x5f
 8001896:	4604      	mov	r4, r0
 8001898:	d04a      	beq.n	8001930 <d_expr_primary+0xac>
 800189a:	295a      	cmp	r1, #90	@ 0x5a
 800189c:	d113      	bne.n	80018c6 <d_expr_primary+0x42>
 800189e:	1c5a      	adds	r2, r3, #1
 80018a0:	60e2      	str	r2, [r4, #12]
 80018a2:	785b      	ldrb	r3, [r3, #1]
 80018a4:	2b47      	cmp	r3, #71	@ 0x47
 80018a6:	d03c      	beq.n	8001922 <d_expr_primary+0x9e>
 80018a8:	2b54      	cmp	r3, #84	@ 0x54
 80018aa:	d03a      	beq.n	8001922 <d_expr_primary+0x9e>
 80018ac:	2100      	movs	r1, #0
 80018ae:	4620      	mov	r0, r4
 80018b0:	f001 f8c6 	bl	8002a40 <d_encoding.part.0>
 80018b4:	68e3      	ldr	r3, [r4, #12]
 80018b6:	781a      	ldrb	r2, [r3, #0]
 80018b8:	4606      	mov	r6, r0
 80018ba:	2a45      	cmp	r2, #69	@ 0x45
 80018bc:	d11a      	bne.n	80018f4 <d_expr_primary+0x70>
 80018be:	3301      	adds	r3, #1
 80018c0:	60e3      	str	r3, [r4, #12]
 80018c2:	4630      	mov	r0, r6
 80018c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018c6:	f7ff f8df 	bl	8000a88 <d_type>
 80018ca:	4606      	mov	r6, r0
 80018cc:	b190      	cbz	r0, 80018f4 <d_expr_primary+0x70>
 80018ce:	7803      	ldrb	r3, [r0, #0]
 80018d0:	68e7      	ldr	r7, [r4, #12]
 80018d2:	2b27      	cmp	r3, #39	@ 0x27
 80018d4:	d011      	beq.n	80018fa <d_expr_primary+0x76>
 80018d6:	783d      	ldrb	r5, [r7, #0]
 80018d8:	2d6e      	cmp	r5, #110	@ 0x6e
 80018da:	d053      	beq.n	8001984 <d_expr_primary+0x100>
 80018dc:	213d      	movs	r1, #61	@ 0x3d
 80018de:	2d45      	cmp	r5, #69	@ 0x45
 80018e0:	d058      	beq.n	8001994 <d_expr_primary+0x110>
 80018e2:	463b      	mov	r3, r7
 80018e4:	e003      	b.n	80018ee <d_expr_primary+0x6a>
 80018e6:	60e3      	str	r3, [r4, #12]
 80018e8:	781d      	ldrb	r5, [r3, #0]
 80018ea:	2d45      	cmp	r5, #69	@ 0x45
 80018ec:	d027      	beq.n	800193e <d_expr_primary+0xba>
 80018ee:	3301      	adds	r3, #1
 80018f0:	2d00      	cmp	r5, #0
 80018f2:	d1f8      	bne.n	80018e6 <d_expr_primary+0x62>
 80018f4:	2600      	movs	r6, #0
 80018f6:	4630      	mov	r0, r6
 80018f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018fa:	68c3      	ldr	r3, [r0, #12]
 80018fc:	7c1a      	ldrb	r2, [r3, #16]
 80018fe:	b11a      	cbz	r2, 8001908 <d_expr_primary+0x84>
 8001900:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001902:	6859      	ldr	r1, [r3, #4]
 8001904:	1a52      	subs	r2, r2, r1
 8001906:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8001908:	4925      	ldr	r1, [pc, #148]	@ (80019a0 <d_expr_primary+0x11c>)
 800190a:	6818      	ldr	r0, [r3, #0]
 800190c:	f004 fc68 	bl	80061e0 <strcmp>
 8001910:	783d      	ldrb	r5, [r7, #0]
 8001912:	2800      	cmp	r0, #0
 8001914:	d1e0      	bne.n	80018d8 <d_expr_primary+0x54>
 8001916:	2d45      	cmp	r5, #69	@ 0x45
 8001918:	d03e      	beq.n	8001998 <d_expr_primary+0x114>
 800191a:	2d6e      	cmp	r5, #110	@ 0x6e
 800191c:	d032      	beq.n	8001984 <d_expr_primary+0x100>
 800191e:	213d      	movs	r1, #61	@ 0x3d
 8001920:	e7df      	b.n	80018e2 <d_expr_primary+0x5e>
 8001922:	4620      	mov	r0, r4
 8001924:	f000 fc9c 	bl	8002260 <d_special_name>
 8001928:	68e3      	ldr	r3, [r4, #12]
 800192a:	4606      	mov	r6, r0
 800192c:	781a      	ldrb	r2, [r3, #0]
 800192e:	e7c4      	b.n	80018ba <d_expr_primary+0x36>
 8001930:	1c93      	adds	r3, r2, #2
 8001932:	60c3      	str	r3, [r0, #12]
 8001934:	7892      	ldrb	r2, [r2, #2]
 8001936:	2a5a      	cmp	r2, #90	@ 0x5a
 8001938:	d0b1      	beq.n	800189e <d_expr_primary+0x1a>
 800193a:	2600      	movs	r6, #0
 800193c:	e7bd      	b.n	80018ba <d_expr_primary+0x36>
 800193e:	1bdd      	subs	r5, r3, r7
 8001940:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8001944:	429a      	cmp	r2, r3
 8001946:	da23      	bge.n	8001990 <d_expr_primary+0x10c>
 8001948:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800194c:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8001950:	eb0e 0380 	add.w	r3, lr, r0, lsl #2
 8001954:	3201      	adds	r2, #1
 8001956:	ea4f 0c80 	mov.w	ip, r0, lsl #2
 800195a:	2000      	movs	r0, #0
 800195c:	e9c3 0001 	strd	r0, r0, [r3, #4]
 8001960:	6162      	str	r2, [r4, #20]
 8001962:	b1af      	cbz	r7, 8001990 <d_expr_primary+0x10c>
 8001964:	4285      	cmp	r5, r0
 8001966:	dd13      	ble.n	8001990 <d_expr_primary+0x10c>
 8001968:	e9c3 0001 	strd	r0, r0, [r3, #4]
 800196c:	f80e 000c 	strb.w	r0, [lr, ip]
 8001970:	e9c3 7503 	strd	r7, r5, [r3, #12]
 8001974:	4632      	mov	r2, r6
 8001976:	4620      	mov	r0, r4
 8001978:	f7fe fc4a 	bl	8000210 <d_make_comp>
 800197c:	68e3      	ldr	r3, [r4, #12]
 800197e:	4606      	mov	r6, r0
 8001980:	781a      	ldrb	r2, [r3, #0]
 8001982:	e79a      	b.n	80018ba <d_expr_primary+0x36>
 8001984:	1c7b      	adds	r3, r7, #1
 8001986:	60e3      	str	r3, [r4, #12]
 8001988:	787d      	ldrb	r5, [r7, #1]
 800198a:	213e      	movs	r1, #62	@ 0x3e
 800198c:	461f      	mov	r7, r3
 800198e:	e7a6      	b.n	80018de <d_expr_primary+0x5a>
 8001990:	2300      	movs	r3, #0
 8001992:	e7ef      	b.n	8001974 <d_expr_primary+0xf0>
 8001994:	2500      	movs	r5, #0
 8001996:	e7d3      	b.n	8001940 <d_expr_primary+0xbc>
 8001998:	3701      	adds	r7, #1
 800199a:	60e7      	str	r7, [r4, #12]
 800199c:	e7ab      	b.n	80018f6 <d_expr_primary+0x72>
 800199e:	bf00      	nop
 80019a0:	080aed08 	.word	0x080aed08

080019a4 <d_template_arg>:
 80019a4:	b538      	push	{r3, r4, r5, lr}
 80019a6:	68c2      	ldr	r2, [r0, #12]
 80019a8:	7813      	ldrb	r3, [r2, #0]
 80019aa:	2b4c      	cmp	r3, #76	@ 0x4c
 80019ac:	d01f      	beq.n	80019ee <d_template_arg+0x4a>
 80019ae:	4604      	mov	r4, r0
 80019b0:	d807      	bhi.n	80019c2 <d_template_arg+0x1e>
 80019b2:	3b49      	subs	r3, #73	@ 0x49
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d815      	bhi.n	80019e4 <d_template_arg+0x40>
 80019b8:	3201      	adds	r2, #1
 80019ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80019be:	60c2      	str	r2, [r0, #12]
 80019c0:	e01a      	b.n	80019f8 <d_template_args_1>
 80019c2:	2b58      	cmp	r3, #88	@ 0x58
 80019c4:	d10e      	bne.n	80019e4 <d_template_arg+0x40>
 80019c6:	3201      	adds	r2, #1
 80019c8:	2301      	movs	r3, #1
 80019ca:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 80019cc:	60c2      	str	r2, [r0, #12]
 80019ce:	6303      	str	r3, [r0, #48]	@ 0x30
 80019d0:	f000 f8e2 	bl	8001b98 <d_expression_1>
 80019d4:	68e3      	ldr	r3, [r4, #12]
 80019d6:	6325      	str	r5, [r4, #48]	@ 0x30
 80019d8:	781a      	ldrb	r2, [r3, #0]
 80019da:	2a45      	cmp	r2, #69	@ 0x45
 80019dc:	d10a      	bne.n	80019f4 <d_template_arg+0x50>
 80019de:	3301      	adds	r3, #1
 80019e0:	60e3      	str	r3, [r4, #12]
 80019e2:	bd38      	pop	{r3, r4, r5, pc}
 80019e4:	4620      	mov	r0, r4
 80019e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80019ea:	f7ff b84d 	b.w	8000a88 <d_type>
 80019ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80019f2:	e747      	b.n	8001884 <d_expr_primary>
 80019f4:	2000      	movs	r0, #0
 80019f6:	bd38      	pop	{r3, r4, r5, pc}

080019f8 <d_template_args_1>:
 80019f8:	b570      	push	{r4, r5, r6, lr}
 80019fa:	68c3      	ldr	r3, [r0, #12]
 80019fc:	6a86      	ldr	r6, [r0, #40]	@ 0x28
 80019fe:	781a      	ldrb	r2, [r3, #0]
 8001a00:	2a45      	cmp	r2, #69	@ 0x45
 8001a02:	b082      	sub	sp, #8
 8001a04:	4604      	mov	r4, r0
 8001a06:	d01f      	beq.n	8001a48 <d_template_args_1+0x50>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	ad01      	add	r5, sp, #4
 8001a0e:	e009      	b.n	8001a24 <d_template_args_1+0x2c>
 8001a10:	f7fe fbfe 	bl	8000210 <d_make_comp>
 8001a14:	6028      	str	r0, [r5, #0]
 8001a16:	f100 0510 	add.w	r5, r0, #16
 8001a1a:	b160      	cbz	r0, 8001a36 <d_template_args_1+0x3e>
 8001a1c:	68e3      	ldr	r3, [r4, #12]
 8001a1e:	781a      	ldrb	r2, [r3, #0]
 8001a20:	2a45      	cmp	r2, #69	@ 0x45
 8001a22:	d00b      	beq.n	8001a3c <d_template_args_1+0x44>
 8001a24:	4620      	mov	r0, r4
 8001a26:	f7ff ffbd 	bl	80019a4 <d_template_arg>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	212f      	movs	r1, #47	@ 0x2f
 8001a30:	4620      	mov	r0, r4
 8001a32:	2a00      	cmp	r2, #0
 8001a34:	d1ec      	bne.n	8001a10 <d_template_args_1+0x18>
 8001a36:	2000      	movs	r0, #0
 8001a38:	b002      	add	sp, #8
 8001a3a:	bd70      	pop	{r4, r5, r6, pc}
 8001a3c:	9801      	ldr	r0, [sp, #4]
 8001a3e:	62a6      	str	r6, [r4, #40]	@ 0x28
 8001a40:	3301      	adds	r3, #1
 8001a42:	60e3      	str	r3, [r4, #12]
 8001a44:	b002      	add	sp, #8
 8001a46:	bd70      	pop	{r4, r5, r6, pc}
 8001a48:	1c5a      	adds	r2, r3, #1
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60c2      	str	r2, [r0, #12]
 8001a4e:	212f      	movs	r1, #47	@ 0x2f
 8001a50:	461a      	mov	r2, r3
 8001a52:	b002      	add	sp, #8
 8001a54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001a58:	f7fe bbda 	b.w	8000210 <d_make_comp>

08001a5c <d_prefix>:
 8001a5c:	b570      	push	{r4, r5, r6, lr}
 8001a5e:	68c2      	ldr	r2, [r0, #12]
 8001a60:	7813      	ldrb	r3, [r2, #0]
 8001a62:	b3a3      	cbz	r3, 8001ace <d_prefix+0x72>
 8001a64:	4604      	mov	r4, r0
 8001a66:	460e      	mov	r6, r1
 8001a68:	2500      	movs	r5, #0
 8001a6a:	3b30      	subs	r3, #48	@ 0x30
 8001a6c:	2b4a      	cmp	r3, #74	@ 0x4a
 8001a6e:	d82e      	bhi.n	8001ace <d_prefix+0x72>
 8001a70:	e8df f003 	tbb	[pc, r3]
 8001a74:	30303030 	.word	0x30303030
 8001a78:	30303030 	.word	0x30303030
 8001a7c:	2d2d3030 	.word	0x2d2d3030
 8001a80:	2d2d2d2d 	.word	0x2d2d2d2d
 8001a84:	302d2d2d 	.word	0x302d2d2d
 8001a88:	2d2d2e7e 	.word	0x2d2d2e7e
 8001a8c:	2d2d742d 	.word	0x2d2d742d
 8001a90:	2d2d2630 	.word	0x2d2d2630
 8001a94:	632d2d2d 	.word	0x632d2d2d
 8001a98:	2d2d303c 	.word	0x2d2d303c
 8001a9c:	2d2d2d2d 	.word	0x2d2d2d2d
 8001aa0:	2d2d2d2d 	.word	0x2d2d2d2d
 8001aa4:	3030302d 	.word	0x3030302d
 8001aa8:	30303030 	.word	0x30303030
 8001aac:	30303030 	.word	0x30303030
 8001ab0:	30303030 	.word	0x30303030
 8001ab4:	30303030 	.word	0x30303030
 8001ab8:	30303030 	.word	0x30303030
 8001abc:	3030      	.short	0x3030
 8001abe:	30          	.byte	0x30
 8001abf:	00          	.byte	0x00
 8001ac0:	b12d      	cbz	r5, 8001ace <d_prefix+0x72>
 8001ac2:	1c51      	adds	r1, r2, #1
 8001ac4:	60e1      	str	r1, [r4, #12]
 8001ac6:	7853      	ldrb	r3, [r2, #1]
 8001ac8:	460a      	mov	r2, r1
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1cd      	bne.n	8001a6a <d_prefix+0xe>
 8001ace:	2500      	movs	r5, #0
 8001ad0:	4628      	mov	r0, r5
 8001ad2:	bd70      	pop	{r4, r5, r6, pc}
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	f7ff fd33 	bl	8001540 <d_unqualified_name>
 8001ada:	4603      	mov	r3, r0
 8001adc:	b15d      	cbz	r5, 8001af6 <d_prefix+0x9a>
 8001ade:	462a      	mov	r2, r5
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	4620      	mov	r0, r4
 8001ae4:	f7fe fb94 	bl	8000210 <d_make_comp>
 8001ae8:	4605      	mov	r5, r0
 8001aea:	e005      	b.n	8001af8 <d_prefix+0x9c>
 8001aec:	4620      	mov	r0, r4
 8001aee:	f7fe fe2f 	bl	8000750 <d_template_param>
 8001af2:	4603      	mov	r3, r0
 8001af4:	b9d5      	cbnz	r5, 8001b2c <d_prefix+0xd0>
 8001af6:	461d      	mov	r5, r3
 8001af8:	68e2      	ldr	r2, [r4, #12]
 8001afa:	7813      	ldrb	r3, [r2, #0]
 8001afc:	2b45      	cmp	r3, #69	@ 0x45
 8001afe:	d0e7      	beq.n	8001ad0 <d_prefix+0x74>
 8001b00:	2e00      	cmp	r6, #0
 8001b02:	d0e2      	beq.n	8001aca <d_prefix+0x6e>
 8001b04:	2d00      	cmp	r5, #0
 8001b06:	d0e2      	beq.n	8001ace <d_prefix+0x72>
 8001b08:	e9d4 3108 	ldrd	r3, r1, [r4, #32]
 8001b0c:	428b      	cmp	r3, r1
 8001b0e:	dade      	bge.n	8001ace <d_prefix+0x72>
 8001b10:	69e1      	ldr	r1, [r4, #28]
 8001b12:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 8001b16:	3301      	adds	r3, #1
 8001b18:	6223      	str	r3, [r4, #32]
 8001b1a:	7813      	ldrb	r3, [r2, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d1a4      	bne.n	8001a6a <d_prefix+0xe>
 8001b20:	e7d5      	b.n	8001ace <d_prefix+0x72>
 8001b22:	f7fe ffb1 	bl	8000a88 <d_type>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2d00      	cmp	r5, #0
 8001b2a:	d0e4      	beq.n	8001af6 <d_prefix+0x9a>
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	462a      	mov	r2, r5
 8001b30:	4620      	mov	r0, r4
 8001b32:	f7fe fb6d 	bl	8000210 <d_make_comp>
 8001b36:	4605      	mov	r5, r0
 8001b38:	e7de      	b.n	8001af8 <d_prefix+0x9c>
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	f7fe fedf 	bl	8000900 <d_substitution>
 8001b42:	4603      	mov	r3, r0
 8001b44:	b305      	cbz	r5, 8001b88 <d_prefix+0x12c>
 8001b46:	462a      	mov	r2, r5
 8001b48:	2101      	movs	r1, #1
 8001b4a:	4620      	mov	r0, r4
 8001b4c:	f7fe fb60 	bl	8000210 <d_make_comp>
 8001b50:	68e2      	ldr	r2, [r4, #12]
 8001b52:	7813      	ldrb	r3, [r2, #0]
 8001b54:	4605      	mov	r5, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d187      	bne.n	8001a6a <d_prefix+0xe>
 8001b5a:	e7b8      	b.n	8001ace <d_prefix+0x72>
 8001b5c:	2d00      	cmp	r5, #0
 8001b5e:	d0b6      	beq.n	8001ace <d_prefix+0x72>
 8001b60:	3201      	adds	r2, #1
 8001b62:	60e2      	str	r2, [r4, #12]
 8001b64:	4620      	mov	r0, r4
 8001b66:	f7ff ff47 	bl	80019f8 <d_template_args_1>
 8001b6a:	2104      	movs	r1, #4
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	e7de      	b.n	8001b2e <d_prefix+0xd2>
 8001b70:	7853      	ldrb	r3, [r2, #1]
 8001b72:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8001b76:	2b54      	cmp	r3, #84	@ 0x54
 8001b78:	4620      	mov	r0, r4
 8001b7a:	d0d2      	beq.n	8001b22 <d_prefix+0xc6>
 8001b7c:	f7ff fce0 	bl	8001540 <d_unqualified_name>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2d00      	cmp	r5, #0
 8001b84:	d1d2      	bne.n	8001b2c <d_prefix+0xd0>
 8001b86:	e7b6      	b.n	8001af6 <d_prefix+0x9a>
 8001b88:	68e2      	ldr	r2, [r4, #12]
 8001b8a:	461d      	mov	r5, r3
 8001b8c:	7813      	ldrb	r3, [r2, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f47f af6b 	bne.w	8001a6a <d_prefix+0xe>
 8001b94:	e79b      	b.n	8001ace <d_prefix+0x72>
 8001b96:	bf00      	nop

08001b98 <d_expression_1>:
 8001b98:	68c2      	ldr	r2, [r0, #12]
 8001b9a:	7813      	ldrb	r3, [r2, #0]
 8001b9c:	2b4c      	cmp	r3, #76	@ 0x4c
 8001b9e:	f000 80cd 	beq.w	8001d3c <d_expression_1+0x1a4>
 8001ba2:	2b54      	cmp	r3, #84	@ 0x54
 8001ba4:	f000 80cb 	beq.w	8001d3e <d_expression_1+0x1a6>
 8001ba8:	2b73      	cmp	r3, #115	@ 0x73
 8001baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bae:	4604      	mov	r4, r0
 8001bb0:	d024      	beq.n	8001bfc <d_expression_1+0x64>
 8001bb2:	2b66      	cmp	r3, #102	@ 0x66
 8001bb4:	d055      	beq.n	8001c62 <d_expression_1+0xca>
 8001bb6:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8001bba:	2909      	cmp	r1, #9
 8001bbc:	d944      	bls.n	8001c48 <d_expression_1+0xb0>
 8001bbe:	2b6f      	cmp	r3, #111	@ 0x6f
 8001bc0:	d03d      	beq.n	8001c3e <d_expression_1+0xa6>
 8001bc2:	2b69      	cmp	r3, #105	@ 0x69
 8001bc4:	f040 8248 	bne.w	8002058 <d_expression_1+0x4c0>
 8001bc8:	7853      	ldrb	r3, [r2, #1]
 8001bca:	2b6c      	cmp	r3, #108	@ 0x6c
 8001bcc:	d11d      	bne.n	8001c0a <d_expression_1+0x72>
 8001bce:	1c93      	adds	r3, r2, #2
 8001bd0:	60c3      	str	r3, [r0, #12]
 8001bd2:	2500      	movs	r5, #0
 8001bd4:	781a      	ldrb	r2, [r3, #0]
 8001bd6:	2a00      	cmp	r2, #0
 8001bd8:	f000 80ba 	beq.w	8001d50 <d_expression_1+0x1b8>
 8001bdc:	785b      	ldrb	r3, [r3, #1]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f000 80b6 	beq.w	8001d50 <d_expression_1+0x1b8>
 8001be4:	2145      	movs	r1, #69	@ 0x45
 8001be6:	4620      	mov	r0, r4
 8001be8:	f000 fa58 	bl	800209c <d_exprlist>
 8001bec:	462a      	mov	r2, r5
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2131      	movs	r1, #49	@ 0x31
 8001bf2:	4620      	mov	r0, r4
 8001bf4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001bf8:	f7fe bb0a 	b.w	8000210 <d_make_comp>
 8001bfc:	7853      	ldrb	r3, [r2, #1]
 8001bfe:	2b72      	cmp	r3, #114	@ 0x72
 8001c00:	f000 8138 	beq.w	8001e74 <d_expression_1+0x2dc>
 8001c04:	2b70      	cmp	r3, #112	@ 0x70
 8001c06:	f000 815f 	beq.w	8001ec8 <d_expression_1+0x330>
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	f7ff fc18 	bl	8001440 <d_operator_name>
 8001c10:	4605      	mov	r5, r0
 8001c12:	2800      	cmp	r0, #0
 8001c14:	f000 809c 	beq.w	8001d50 <d_expression_1+0x1b8>
 8001c18:	7803      	ldrb	r3, [r0, #0]
 8001c1a:	2b32      	cmp	r3, #50	@ 0x32
 8001c1c:	d050      	beq.n	8001cc0 <d_expression_1+0x128>
 8001c1e:	2b33      	cmp	r3, #51	@ 0x33
 8001c20:	f000 808f 	beq.w	8001d42 <d_expression_1+0x1aa>
 8001c24:	2b34      	cmp	r3, #52	@ 0x34
 8001c26:	f040 8093 	bne.w	8001d50 <d_expression_1+0x1b8>
 8001c2a:	68e3      	ldr	r3, [r4, #12]
 8001c2c:	781a      	ldrb	r2, [r3, #0]
 8001c2e:	2a5f      	cmp	r2, #95	@ 0x5f
 8001c30:	f000 8118 	beq.w	8001e64 <d_expression_1+0x2cc>
 8001c34:	4620      	mov	r0, r4
 8001c36:	f7ff ffaf 	bl	8001b98 <d_expression_1>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	e053      	b.n	8001ce6 <d_expression_1+0x14e>
 8001c3e:	7853      	ldrb	r3, [r2, #1]
 8001c40:	2b6e      	cmp	r3, #110	@ 0x6e
 8001c42:	d1e2      	bne.n	8001c0a <d_expression_1+0x72>
 8001c44:	3202      	adds	r2, #2
 8001c46:	60c2      	str	r2, [r0, #12]
 8001c48:	4620      	mov	r0, r4
 8001c4a:	f7ff fc79 	bl	8001540 <d_unqualified_name>
 8001c4e:	4605      	mov	r5, r0
 8001c50:	2800      	cmp	r0, #0
 8001c52:	d07d      	beq.n	8001d50 <d_expression_1+0x1b8>
 8001c54:	68e3      	ldr	r3, [r4, #12]
 8001c56:	781a      	ldrb	r2, [r3, #0]
 8001c58:	2a49      	cmp	r2, #73	@ 0x49
 8001c5a:	d07b      	beq.n	8001d54 <d_expression_1+0x1bc>
 8001c5c:	4628      	mov	r0, r5
 8001c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c62:	7853      	ldrb	r3, [r2, #1]
 8001c64:	2b70      	cmp	r3, #112	@ 0x70
 8001c66:	d1d0      	bne.n	8001c0a <d_expression_1+0x72>
 8001c68:	1c93      	adds	r3, r2, #2
 8001c6a:	60c3      	str	r3, [r0, #12]
 8001c6c:	7893      	ldrb	r3, [r2, #2]
 8001c6e:	2b54      	cmp	r3, #84	@ 0x54
 8001c70:	f000 8121 	beq.w	8001eb6 <d_expression_1+0x31e>
 8001c74:	2b5f      	cmp	r3, #95	@ 0x5f
 8001c76:	d07a      	beq.n	8001d6e <d_expression_1+0x1d6>
 8001c78:	2b6e      	cmp	r3, #110	@ 0x6e
 8001c7a:	d069      	beq.n	8001d50 <d_expression_1+0x1b8>
 8001c7c:	f7fe fb40 	bl	8000300 <d_number>
 8001c80:	1c41      	adds	r1, r0, #1
 8001c82:	d465      	bmi.n	8001d50 <d_expression_1+0x1b8>
 8001c84:	68e3      	ldr	r3, [r4, #12]
 8001c86:	781a      	ldrb	r2, [r3, #0]
 8001c88:	2a5f      	cmp	r2, #95	@ 0x5f
 8001c8a:	d161      	bne.n	8001d50 <d_expression_1+0x1b8>
 8001c8c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001c90:	3301      	adds	r3, #1
 8001c92:	4291      	cmp	r1, r2
 8001c94:	60e3      	str	r3, [r4, #12]
 8001c96:	d05b      	beq.n	8001d50 <d_expression_1+0x1b8>
 8001c98:	3002      	adds	r0, #2
 8001c9a:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	da56      	bge.n	8001d50 <d_expression_1+0x1b8>
 8001ca2:	6922      	ldr	r2, [r4, #16]
 8001ca4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001ca8:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001cac:	3301      	adds	r3, #1
 8001cae:	2600      	movs	r6, #0
 8001cb0:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8001cb4:	6163      	str	r3, [r4, #20]
 8001cb6:	2306      	movs	r3, #6
 8001cb8:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001cbc:	60e8      	str	r0, [r5, #12]
 8001cbe:	e7cd      	b.n	8001c5c <d_expression_1+0xc4>
 8001cc0:	68c1      	ldr	r1, [r0, #12]
 8001cc2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001cc4:	688a      	ldr	r2, [r1, #8]
 8001cc6:	680e      	ldr	r6, [r1, #0]
 8001cc8:	3a02      	subs	r2, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001cce:	7833      	ldrb	r3, [r6, #0]
 8001cd0:	2b73      	cmp	r3, #115	@ 0x73
 8001cd2:	d10f      	bne.n	8001cf4 <d_expression_1+0x15c>
 8001cd4:	7872      	ldrb	r2, [r6, #1]
 8001cd6:	2a74      	cmp	r2, #116	@ 0x74
 8001cd8:	d10c      	bne.n	8001cf4 <d_expression_1+0x15c>
 8001cda:	78b2      	ldrb	r2, [r6, #2]
 8001cdc:	b952      	cbnz	r2, 8001cf4 <d_expression_1+0x15c>
 8001cde:	4620      	mov	r0, r4
 8001ce0:	f7fe fed2 	bl	8000a88 <d_type>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	462a      	mov	r2, r5
 8001ce8:	4620      	mov	r0, r4
 8001cea:	2137      	movs	r1, #55	@ 0x37
 8001cec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001cf0:	f7fe ba8e 	b.w	8000210 <d_make_comp>
 8001cf4:	68cf      	ldr	r7, [r1, #12]
 8001cf6:	2f03      	cmp	r7, #3
 8001cf8:	d82a      	bhi.n	8001d50 <d_expression_1+0x1b8>
 8001cfa:	e8df f007 	tbb	[pc, r7]
 8001cfe:	0247      	.short	0x0247
 8001d00:	4f7b      	.short	0x4f7b
 8001d02:	7832      	ldrb	r2, [r6, #0]
 8001d04:	2a70      	cmp	r2, #112	@ 0x70
 8001d06:	d036      	beq.n	8001d76 <d_expression_1+0x1de>
 8001d08:	2a6d      	cmp	r2, #109	@ 0x6d
 8001d0a:	d034      	beq.n	8001d76 <d_expression_1+0x1de>
 8001d0c:	2700      	movs	r7, #0
 8001d0e:	2b73      	cmp	r3, #115	@ 0x73
 8001d10:	f040 80d5 	bne.w	8001ebe <d_expression_1+0x326>
 8001d14:	7873      	ldrb	r3, [r6, #1]
 8001d16:	2b50      	cmp	r3, #80	@ 0x50
 8001d18:	f040 80d1 	bne.w	8001ebe <d_expression_1+0x326>
 8001d1c:	78b3      	ldrb	r3, [r6, #2]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f040 80cd 	bne.w	8001ebe <d_expression_1+0x326>
 8001d24:	4620      	mov	r0, r4
 8001d26:	f7ff fe67 	bl	80019f8 <d_template_args_1>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2f00      	cmp	r7, #0
 8001d2e:	d0da      	beq.n	8001ce6 <d_expression_1+0x14e>
 8001d30:	461a      	mov	r2, r3
 8001d32:	2139      	movs	r1, #57	@ 0x39
 8001d34:	4620      	mov	r0, r4
 8001d36:	f7fe fa6b 	bl	8000210 <d_make_comp>
 8001d3a:	e7d3      	b.n	8001ce4 <d_expression_1+0x14c>
 8001d3c:	e5a2      	b.n	8001884 <d_expr_primary>
 8001d3e:	f7fe bd07 	b.w	8000750 <d_template_param>
 8001d42:	68c3      	ldr	r3, [r0, #12]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	f43f af75 	beq.w	8001c34 <d_expression_1+0x9c>
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d000      	beq.n	8001d50 <d_expression_1+0x1b8>
 8001d4e:	b1eb      	cbz	r3, 8001d8c <d_expression_1+0x1f4>
 8001d50:	2500      	movs	r5, #0
 8001d52:	e783      	b.n	8001c5c <d_expression_1+0xc4>
 8001d54:	3301      	adds	r3, #1
 8001d56:	60e3      	str	r3, [r4, #12]
 8001d58:	4620      	mov	r0, r4
 8001d5a:	f7ff fe4d 	bl	80019f8 <d_template_args_1>
 8001d5e:	462a      	mov	r2, r5
 8001d60:	4603      	mov	r3, r0
 8001d62:	2104      	movs	r1, #4
 8001d64:	4620      	mov	r0, r4
 8001d66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001d6a:	f7fe ba51 	b.w	8000210 <d_make_comp>
 8001d6e:	3203      	adds	r2, #3
 8001d70:	60c2      	str	r2, [r0, #12]
 8001d72:	2001      	movs	r0, #1
 8001d74:	e791      	b.n	8001c9a <d_expression_1+0x102>
 8001d76:	7871      	ldrb	r1, [r6, #1]
 8001d78:	4291      	cmp	r1, r2
 8001d7a:	d1c7      	bne.n	8001d0c <d_expression_1+0x174>
 8001d7c:	68e2      	ldr	r2, [r4, #12]
 8001d7e:	7811      	ldrb	r1, [r2, #0]
 8001d80:	295f      	cmp	r1, #95	@ 0x5f
 8001d82:	d1c4      	bne.n	8001d0e <d_expression_1+0x176>
 8001d84:	3201      	adds	r2, #1
 8001d86:	60e2      	str	r2, [r4, #12]
 8001d88:	7833      	ldrb	r3, [r6, #0]
 8001d8a:	e7bf      	b.n	8001d0c <d_expression_1+0x174>
 8001d8c:	462a      	mov	r2, r5
 8001d8e:	4620      	mov	r0, r4
 8001d90:	2300      	movs	r3, #0
 8001d92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001d96:	2136      	movs	r1, #54	@ 0x36
 8001d98:	f7fe ba3a 	b.w	8000210 <d_make_comp>
 8001d9c:	2b71      	cmp	r3, #113	@ 0x71
 8001d9e:	f040 80b9 	bne.w	8001f14 <d_expression_1+0x37c>
 8001da2:	7872      	ldrb	r2, [r6, #1]
 8001da4:	2a75      	cmp	r2, #117	@ 0x75
 8001da6:	f040 80b5 	bne.w	8001f14 <d_expression_1+0x37c>
 8001daa:	78b2      	ldrb	r2, [r6, #2]
 8001dac:	2a00      	cmp	r2, #0
 8001dae:	f040 80b1 	bne.w	8001f14 <d_expression_1+0x37c>
 8001db2:	4620      	mov	r0, r4
 8001db4:	f7ff fef0 	bl	8001b98 <d_expression_1>
 8001db8:	4606      	mov	r6, r0
 8001dba:	4620      	mov	r0, r4
 8001dbc:	f7ff feec 	bl	8001b98 <d_expression_1>
 8001dc0:	4607      	mov	r7, r0
 8001dc2:	4620      	mov	r0, r4
 8001dc4:	f7ff fee8 	bl	8001b98 <d_expression_1>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2800      	cmp	r0, #0
 8001dcc:	d0c0      	beq.n	8001d50 <d_expression_1+0x1b8>
 8001dce:	463a      	mov	r2, r7
 8001dd0:	213c      	movs	r1, #60	@ 0x3c
 8001dd2:	4620      	mov	r0, r4
 8001dd4:	f7fe fa1c 	bl	8000210 <d_make_comp>
 8001dd8:	4632      	mov	r2, r6
 8001dda:	4603      	mov	r3, r0
 8001ddc:	213b      	movs	r1, #59	@ 0x3b
 8001dde:	4620      	mov	r0, r4
 8001de0:	f7fe fa16 	bl	8000210 <d_make_comp>
 8001de4:	462a      	mov	r2, r5
 8001de6:	4603      	mov	r3, r0
 8001de8:	213a      	movs	r1, #58	@ 0x3a
 8001dea:	4620      	mov	r0, r4
 8001dec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001df0:	f7fe ba0e 	b.w	8000210 <d_make_comp>
 8001df4:	68eb      	ldr	r3, [r5, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	785a      	ldrb	r2, [r3, #1]
 8001dfa:	2a63      	cmp	r2, #99	@ 0x63
 8001dfc:	f000 80ef 	beq.w	8001fde <d_expression_1+0x446>
 8001e00:	7833      	ldrb	r3, [r6, #0]
 8001e02:	2b66      	cmp	r3, #102	@ 0x66
 8001e04:	f000 810f 	beq.w	8002026 <d_expression_1+0x48e>
 8001e08:	2b64      	cmp	r3, #100	@ 0x64
 8001e0a:	f040 8103 	bne.w	8002014 <d_expression_1+0x47c>
 8001e0e:	7873      	ldrb	r3, [r6, #1]
 8001e10:	2b69      	cmp	r3, #105	@ 0x69
 8001e12:	f040 80ff 	bne.w	8002014 <d_expression_1+0x47c>
 8001e16:	78b3      	ldrb	r3, [r6, #2]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f040 80fb 	bne.w	8002014 <d_expression_1+0x47c>
 8001e1e:	4620      	mov	r0, r4
 8001e20:	f7ff fb8e 	bl	8001540 <d_unqualified_name>
 8001e24:	4607      	mov	r7, r0
 8001e26:	7833      	ldrb	r3, [r6, #0]
 8001e28:	2b63      	cmp	r3, #99	@ 0x63
 8001e2a:	f040 80a4 	bne.w	8001f76 <d_expression_1+0x3de>
 8001e2e:	7872      	ldrb	r2, [r6, #1]
 8001e30:	2a6c      	cmp	r2, #108	@ 0x6c
 8001e32:	f040 80a0 	bne.w	8001f76 <d_expression_1+0x3de>
 8001e36:	78b2      	ldrb	r2, [r6, #2]
 8001e38:	2a00      	cmp	r2, #0
 8001e3a:	f040 809c 	bne.w	8001f76 <d_expression_1+0x3de>
 8001e3e:	2145      	movs	r1, #69	@ 0x45
 8001e40:	4620      	mov	r0, r4
 8001e42:	f000 f92b 	bl	800209c <d_exprlist>
 8001e46:	4606      	mov	r6, r0
 8001e48:	4633      	mov	r3, r6
 8001e4a:	463a      	mov	r2, r7
 8001e4c:	2139      	movs	r1, #57	@ 0x39
 8001e4e:	4620      	mov	r0, r4
 8001e50:	f7fe f9de 	bl	8000210 <d_make_comp>
 8001e54:	462a      	mov	r2, r5
 8001e56:	4603      	mov	r3, r0
 8001e58:	2138      	movs	r1, #56	@ 0x38
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e60:	f7fe b9d6 	b.w	8000210 <d_make_comp>
 8001e64:	3301      	adds	r3, #1
 8001e66:	60e3      	str	r3, [r4, #12]
 8001e68:	2145      	movs	r1, #69	@ 0x45
 8001e6a:	4620      	mov	r0, r4
 8001e6c:	f000 f916 	bl	800209c <d_exprlist>
 8001e70:	4603      	mov	r3, r0
 8001e72:	e738      	b.n	8001ce6 <d_expression_1+0x14e>
 8001e74:	1c93      	adds	r3, r2, #2
 8001e76:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8001e78:	60c3      	str	r3, [r0, #12]
 8001e7a:	7893      	ldrb	r3, [r2, #2]
 8001e7c:	b131      	cbz	r1, 8001e8c <d_expression_1+0x2f4>
 8001e7e:	2b55      	cmp	r3, #85	@ 0x55
 8001e80:	d844      	bhi.n	8001f0c <d_expression_1+0x374>
 8001e82:	2b42      	cmp	r3, #66	@ 0x42
 8001e84:	d82c      	bhi.n	8001ee0 <d_expression_1+0x348>
 8001e86:	3b30      	subs	r3, #48	@ 0x30
 8001e88:	2b09      	cmp	r3, #9
 8001e8a:	d930      	bls.n	8001eee <d_expression_1+0x356>
 8001e8c:	4620      	mov	r0, r4
 8001e8e:	f7fe fdfb 	bl	8000a88 <d_type>
 8001e92:	4606      	mov	r6, r0
 8001e94:	4620      	mov	r0, r4
 8001e96:	f7ff fb53 	bl	8001540 <d_unqualified_name>
 8001e9a:	68e3      	ldr	r3, [r4, #12]
 8001e9c:	781a      	ldrb	r2, [r3, #0]
 8001e9e:	2a49      	cmp	r2, #73	@ 0x49
 8001ea0:	4605      	mov	r5, r0
 8001ea2:	f000 808f 	beq.w	8001fc4 <d_expression_1+0x42c>
 8001ea6:	462b      	mov	r3, r5
 8001ea8:	4632      	mov	r2, r6
 8001eaa:	4620      	mov	r0, r4
 8001eac:	2101      	movs	r1, #1
 8001eae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001eb2:	f7fe b9ad 	b.w	8000210 <d_make_comp>
 8001eb6:	3203      	adds	r2, #3
 8001eb8:	60c2      	str	r2, [r0, #12]
 8001eba:	2000      	movs	r0, #0
 8001ebc:	e6ed      	b.n	8001c9a <d_expression_1+0x102>
 8001ebe:	4620      	mov	r0, r4
 8001ec0:	f7ff fe6a 	bl	8001b98 <d_expression_1>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	e731      	b.n	8001d2c <d_expression_1+0x194>
 8001ec8:	3202      	adds	r2, #2
 8001eca:	60c2      	str	r2, [r0, #12]
 8001ecc:	f7ff fe64 	bl	8001b98 <d_expression_1>
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	214c      	movs	r1, #76	@ 0x4c
 8001ed6:	4620      	mov	r0, r4
 8001ed8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001edc:	f7fe b998 	b.w	8000210 <d_make_comp>
 8001ee0:	4a6d      	ldr	r2, [pc, #436]	@ (8002098 <d_expression_1+0x500>)
 8001ee2:	3b43      	subs	r3, #67	@ 0x43
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eea:	07db      	lsls	r3, r3, #31
 8001eec:	d5ce      	bpl.n	8001e8c <d_expression_1+0x2f4>
 8001eee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ef2:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	f7ff fdb0 	bl	8001a5c <d_prefix>
 8001efc:	68e3      	ldr	r3, [r4, #12]
 8001efe:	781a      	ldrb	r2, [r3, #0]
 8001f00:	2a45      	cmp	r2, #69	@ 0x45
 8001f02:	4606      	mov	r6, r0
 8001f04:	d1c6      	bne.n	8001e94 <d_expression_1+0x2fc>
 8001f06:	3301      	adds	r3, #1
 8001f08:	60e3      	str	r3, [r4, #12]
 8001f0a:	e7c3      	b.n	8001e94 <d_expression_1+0x2fc>
 8001f0c:	3b61      	subs	r3, #97	@ 0x61
 8001f0e:	2b19      	cmp	r3, #25
 8001f10:	d8bc      	bhi.n	8001e8c <d_expression_1+0x2f4>
 8001f12:	e7ec      	b.n	8001eee <d_expression_1+0x356>
 8001f14:	2b64      	cmp	r3, #100	@ 0x64
 8001f16:	d106      	bne.n	8001f26 <d_expression_1+0x38e>
 8001f18:	7873      	ldrb	r3, [r6, #1]
 8001f1a:	2b58      	cmp	r3, #88	@ 0x58
 8001f1c:	d103      	bne.n	8001f26 <d_expression_1+0x38e>
 8001f1e:	78b3      	ldrb	r3, [r6, #2]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	f43f af46 	beq.w	8001db2 <d_expression_1+0x21a>
 8001f26:	7833      	ldrb	r3, [r6, #0]
 8001f28:	2b66      	cmp	r3, #102	@ 0x66
 8001f2a:	f000 8081 	beq.w	8002030 <d_expression_1+0x498>
 8001f2e:	2b6e      	cmp	r3, #110	@ 0x6e
 8001f30:	f47f af0e 	bne.w	8001d50 <d_expression_1+0x1b8>
 8001f34:	7873      	ldrb	r3, [r6, #1]
 8001f36:	2b77      	cmp	r3, #119	@ 0x77
 8001f38:	d002      	beq.n	8001f40 <d_expression_1+0x3a8>
 8001f3a:	2b61      	cmp	r3, #97	@ 0x61
 8001f3c:	f47f af08 	bne.w	8001d50 <d_expression_1+0x1b8>
 8001f40:	215f      	movs	r1, #95	@ 0x5f
 8001f42:	4620      	mov	r0, r4
 8001f44:	f000 f8aa 	bl	800209c <d_exprlist>
 8001f48:	4606      	mov	r6, r0
 8001f4a:	4620      	mov	r0, r4
 8001f4c:	f7fe fd9c 	bl	8000a88 <d_type>
 8001f50:	68e3      	ldr	r3, [r4, #12]
 8001f52:	781a      	ldrb	r2, [r3, #0]
 8001f54:	2a45      	cmp	r2, #69	@ 0x45
 8001f56:	4607      	mov	r7, r0
 8001f58:	d07a      	beq.n	8002050 <d_expression_1+0x4b8>
 8001f5a:	2a70      	cmp	r2, #112	@ 0x70
 8001f5c:	d06c      	beq.n	8002038 <d_expression_1+0x4a0>
 8001f5e:	2a69      	cmp	r2, #105	@ 0x69
 8001f60:	f47f aef6 	bne.w	8001d50 <d_expression_1+0x1b8>
 8001f64:	785b      	ldrb	r3, [r3, #1]
 8001f66:	2b6c      	cmp	r3, #108	@ 0x6c
 8001f68:	f47f aef2 	bne.w	8001d50 <d_expression_1+0x1b8>
 8001f6c:	4620      	mov	r0, r4
 8001f6e:	f7ff fe13 	bl	8001b98 <d_expression_1>
 8001f72:	4603      	mov	r3, r0
 8001f74:	e72b      	b.n	8001dce <d_expression_1+0x236>
 8001f76:	2b64      	cmp	r3, #100	@ 0x64
 8001f78:	d13f      	bne.n	8001ffa <d_expression_1+0x462>
 8001f7a:	7872      	ldrb	r2, [r6, #1]
 8001f7c:	2a74      	cmp	r2, #116	@ 0x74
 8001f7e:	d13c      	bne.n	8001ffa <d_expression_1+0x462>
 8001f80:	78b2      	ldrb	r2, [r6, #2]
 8001f82:	2a00      	cmp	r2, #0
 8001f84:	d139      	bne.n	8001ffa <d_expression_1+0x462>
 8001f86:	68e3      	ldr	r3, [r4, #12]
 8001f88:	781a      	ldrb	r2, [r3, #0]
 8001f8a:	2a67      	cmp	r2, #103	@ 0x67
 8001f8c:	d047      	beq.n	800201e <d_expression_1+0x486>
 8001f8e:	2a73      	cmp	r2, #115	@ 0x73
 8001f90:	d102      	bne.n	8001f98 <d_expression_1+0x400>
 8001f92:	785b      	ldrb	r3, [r3, #1]
 8001f94:	2b72      	cmp	r3, #114	@ 0x72
 8001f96:	d038      	beq.n	800200a <d_expression_1+0x472>
 8001f98:	4620      	mov	r0, r4
 8001f9a:	f7ff fad1 	bl	8001540 <d_unqualified_name>
 8001f9e:	68e3      	ldr	r3, [r4, #12]
 8001fa0:	781a      	ldrb	r2, [r3, #0]
 8001fa2:	2a49      	cmp	r2, #73	@ 0x49
 8001fa4:	4606      	mov	r6, r0
 8001fa6:	f47f af4f 	bne.w	8001e48 <d_expression_1+0x2b0>
 8001faa:	3301      	adds	r3, #1
 8001fac:	60e3      	str	r3, [r4, #12]
 8001fae:	4620      	mov	r0, r4
 8001fb0:	f7ff fd22 	bl	80019f8 <d_template_args_1>
 8001fb4:	4632      	mov	r2, r6
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2104      	movs	r1, #4
 8001fba:	4620      	mov	r0, r4
 8001fbc:	f7fe f928 	bl	8000210 <d_make_comp>
 8001fc0:	4606      	mov	r6, r0
 8001fc2:	e741      	b.n	8001e48 <d_expression_1+0x2b0>
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	60e3      	str	r3, [r4, #12]
 8001fc8:	4620      	mov	r0, r4
 8001fca:	f7ff fd15 	bl	80019f8 <d_template_args_1>
 8001fce:	462a      	mov	r2, r5
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2104      	movs	r1, #4
 8001fd4:	4620      	mov	r0, r4
 8001fd6:	f7fe f91b 	bl	8000210 <d_make_comp>
 8001fda:	4605      	mov	r5, r0
 8001fdc:	e763      	b.n	8001ea6 <d_expression_1+0x30e>
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	f1a3 0272 	sub.w	r2, r3, #114	@ 0x72
 8001fe4:	2a01      	cmp	r2, #1
 8001fe6:	d903      	bls.n	8001ff0 <d_expression_1+0x458>
 8001fe8:	3b63      	subs	r3, #99	@ 0x63
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	f63f af08 	bhi.w	8001e00 <d_expression_1+0x268>
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	f7fe fd49 	bl	8000a88 <d_type>
 8001ff6:	4607      	mov	r7, r0
 8001ff8:	e715      	b.n	8001e26 <d_expression_1+0x28e>
 8001ffa:	2b70      	cmp	r3, #112	@ 0x70
 8001ffc:	d105      	bne.n	800200a <d_expression_1+0x472>
 8001ffe:	7873      	ldrb	r3, [r6, #1]
 8002000:	2b74      	cmp	r3, #116	@ 0x74
 8002002:	d102      	bne.n	800200a <d_expression_1+0x472>
 8002004:	78b3      	ldrb	r3, [r6, #2]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0bd      	beq.n	8001f86 <d_expression_1+0x3ee>
 800200a:	4620      	mov	r0, r4
 800200c:	f7ff fdc4 	bl	8001b98 <d_expression_1>
 8002010:	4606      	mov	r6, r0
 8002012:	e719      	b.n	8001e48 <d_expression_1+0x2b0>
 8002014:	4620      	mov	r0, r4
 8002016:	f7ff fdbf 	bl	8001b98 <d_expression_1>
 800201a:	4607      	mov	r7, r0
 800201c:	e703      	b.n	8001e26 <d_expression_1+0x28e>
 800201e:	785b      	ldrb	r3, [r3, #1]
 8002020:	2b73      	cmp	r3, #115	@ 0x73
 8002022:	d1b9      	bne.n	8001f98 <d_expression_1+0x400>
 8002024:	e7f1      	b.n	800200a <d_expression_1+0x472>
 8002026:	4620      	mov	r0, r4
 8002028:	f7ff fa0a 	bl	8001440 <d_operator_name>
 800202c:	4607      	mov	r7, r0
 800202e:	e6fa      	b.n	8001e26 <d_expression_1+0x28e>
 8002030:	4620      	mov	r0, r4
 8002032:	f7ff fa05 	bl	8001440 <d_operator_name>
 8002036:	e6bf      	b.n	8001db8 <d_expression_1+0x220>
 8002038:	785a      	ldrb	r2, [r3, #1]
 800203a:	2a69      	cmp	r2, #105	@ 0x69
 800203c:	f47f ae88 	bne.w	8001d50 <d_expression_1+0x1b8>
 8002040:	3302      	adds	r3, #2
 8002042:	60e3      	str	r3, [r4, #12]
 8002044:	2145      	movs	r1, #69	@ 0x45
 8002046:	4620      	mov	r0, r4
 8002048:	f000 f828 	bl	800209c <d_exprlist>
 800204c:	4603      	mov	r3, r0
 800204e:	e6be      	b.n	8001dce <d_expression_1+0x236>
 8002050:	3301      	adds	r3, #1
 8002052:	60e3      	str	r3, [r4, #12]
 8002054:	2300      	movs	r3, #0
 8002056:	e6ba      	b.n	8001dce <d_expression_1+0x236>
 8002058:	2b74      	cmp	r3, #116	@ 0x74
 800205a:	d012      	beq.n	8002082 <d_expression_1+0x4ea>
 800205c:	2b75      	cmp	r3, #117	@ 0x75
 800205e:	f47f add4 	bne.w	8001c0a <d_expression_1+0x72>
 8002062:	3201      	adds	r2, #1
 8002064:	60c2      	str	r2, [r0, #12]
 8002066:	f7fe fbdd 	bl	8000824 <d_source_name>
 800206a:	4605      	mov	r5, r0
 800206c:	4620      	mov	r0, r4
 800206e:	f7ff fcc3 	bl	80019f8 <d_template_args_1>
 8002072:	462a      	mov	r2, r5
 8002074:	4603      	mov	r3, r0
 8002076:	213f      	movs	r1, #63	@ 0x3f
 8002078:	4620      	mov	r0, r4
 800207a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800207e:	f7fe b8c7 	b.w	8000210 <d_make_comp>
 8002082:	7853      	ldrb	r3, [r2, #1]
 8002084:	2b6c      	cmp	r3, #108	@ 0x6c
 8002086:	f47f adc0 	bne.w	8001c0a <d_expression_1+0x72>
 800208a:	3202      	adds	r2, #2
 800208c:	60c2      	str	r2, [r0, #12]
 800208e:	f7fe fcfb 	bl	8000a88 <d_type>
 8002092:	68e3      	ldr	r3, [r4, #12]
 8002094:	4605      	mov	r5, r0
 8002096:	e59d      	b.n	8001bd4 <d_expression_1+0x3c>
 8002098:	00040201 	.word	0x00040201

0800209c <d_exprlist>:
 800209c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020a0:	68c2      	ldr	r2, [r0, #12]
 80020a2:	460e      	mov	r6, r1
 80020a4:	7811      	ldrb	r1, [r2, #0]
 80020a6:	b082      	sub	sp, #8
 80020a8:	2300      	movs	r3, #0
 80020aa:	42b1      	cmp	r1, r6
 80020ac:	4604      	mov	r4, r0
 80020ae:	9301      	str	r3, [sp, #4]
 80020b0:	d024      	beq.n	80020fc <d_exprlist+0x60>
 80020b2:	ad01      	add	r5, sp, #4
 80020b4:	2701      	movs	r7, #1
 80020b6:	e009      	b.n	80020cc <d_exprlist+0x30>
 80020b8:	f7fe f8aa 	bl	8000210 <d_make_comp>
 80020bc:	6028      	str	r0, [r5, #0]
 80020be:	f100 0510 	add.w	r5, r0, #16
 80020c2:	b188      	cbz	r0, 80020e8 <d_exprlist+0x4c>
 80020c4:	68e3      	ldr	r3, [r4, #12]
 80020c6:	781a      	ldrb	r2, [r3, #0]
 80020c8:	42b2      	cmp	r2, r6
 80020ca:	d011      	beq.n	80020f0 <d_exprlist+0x54>
 80020cc:	f8d4 8030 	ldr.w	r8, [r4, #48]	@ 0x30
 80020d0:	6327      	str	r7, [r4, #48]	@ 0x30
 80020d2:	4620      	mov	r0, r4
 80020d4:	f7ff fd60 	bl	8001b98 <d_expression_1>
 80020d8:	4602      	mov	r2, r0
 80020da:	2300      	movs	r3, #0
 80020dc:	212e      	movs	r1, #46	@ 0x2e
 80020de:	4620      	mov	r0, r4
 80020e0:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
 80020e4:	2a00      	cmp	r2, #0
 80020e6:	d1e7      	bne.n	80020b8 <d_exprlist+0x1c>
 80020e8:	2000      	movs	r0, #0
 80020ea:	b002      	add	sp, #8
 80020ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80020f0:	9801      	ldr	r0, [sp, #4]
 80020f2:	3301      	adds	r3, #1
 80020f4:	60e3      	str	r3, [r4, #12]
 80020f6:	b002      	add	sp, #8
 80020f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80020fc:	3201      	adds	r2, #1
 80020fe:	60c2      	str	r2, [r0, #12]
 8002100:	212e      	movs	r1, #46	@ 0x2e
 8002102:	461a      	mov	r2, r3
 8002104:	b002      	add	sp, #8
 8002106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800210a:	f7fe b881 	b.w	8000210 <d_make_comp>
 800210e:	bf00      	nop

08002110 <d_cv_qualifiers>:
 8002110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002114:	460f      	mov	r7, r1
 8002116:	b083      	sub	sp, #12
 8002118:	68c1      	ldr	r1, [r0, #12]
 800211a:	1e13      	subs	r3, r2, #0
 800211c:	4604      	mov	r4, r0
 800211e:	780a      	ldrb	r2, [r1, #0]
 8002120:	9301      	str	r3, [sp, #4]
 8002122:	bf15      	itete	ne
 8002124:	f04f 0a1e 	movne.w	sl, #30
 8002128:	f04f 0a1b 	moveq.w	sl, #27
 800212c:	f04f 081d 	movne.w	r8, #29
 8002130:	f04f 081a 	moveq.w	r8, #26
 8002134:	bf14      	ite	ne
 8002136:	261c      	movne	r6, #28
 8002138:	2619      	moveq	r6, #25
 800213a:	463d      	mov	r5, r7
 800213c:	f04f 0b01 	mov.w	fp, #1
 8002140:	e01b      	b.n	800217a <d_cv_qualifiers+0x6a>
 8002142:	2a56      	cmp	r2, #86	@ 0x56
 8002144:	d032      	beq.n	80021ac <d_cv_qualifiers+0x9c>
 8002146:	2a4b      	cmp	r2, #75	@ 0x4b
 8002148:	d036      	beq.n	80021b8 <d_cv_qualifiers+0xa8>
 800214a:	784b      	ldrb	r3, [r1, #1]
 800214c:	b34b      	cbz	r3, 80021a2 <d_cv_qualifiers+0x92>
 800214e:	1c8b      	adds	r3, r1, #2
 8002150:	60e3      	str	r3, [r4, #12]
 8002152:	784b      	ldrb	r3, [r1, #1]
 8002154:	2b78      	cmp	r3, #120	@ 0x78
 8002156:	d035      	beq.n	80021c4 <d_cv_qualifiers+0xb4>
 8002158:	2b6f      	cmp	r3, #111	@ 0x6f
 800215a:	d151      	bne.n	8002200 <d_cv_qualifiers+0xf0>
 800215c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800215e:	3309      	adds	r3, #9
 8002160:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002162:	2150      	movs	r1, #80	@ 0x50
 8002164:	2300      	movs	r3, #0
 8002166:	2200      	movs	r2, #0
 8002168:	4620      	mov	r0, r4
 800216a:	f7fe f851 	bl	8000210 <d_make_comp>
 800216e:	6028      	str	r0, [r5, #0]
 8002170:	b1b8      	cbz	r0, 80021a2 <d_cv_qualifiers+0x92>
 8002172:	68e1      	ldr	r1, [r4, #12]
 8002174:	780a      	ldrb	r2, [r1, #0]
 8002176:	f100 050c 	add.w	r5, r0, #12
 800217a:	4608      	mov	r0, r1
 800217c:	f7fe fa14 	bl	80005a8 <next_is_type_qual.isra.0>
 8002180:	b330      	cbz	r0, 80021d0 <d_cv_qualifiers+0xc0>
 8002182:	1c4b      	adds	r3, r1, #1
 8002184:	2a72      	cmp	r2, #114	@ 0x72
 8002186:	60e3      	str	r3, [r4, #12]
 8002188:	d1db      	bne.n	8002142 <d_cv_qualifiers+0x32>
 800218a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800218c:	3309      	adds	r3, #9
 800218e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002190:	4631      	mov	r1, r6
 8002192:	2300      	movs	r3, #0
 8002194:	2200      	movs	r2, #0
 8002196:	4620      	mov	r0, r4
 8002198:	f7fe f83a 	bl	8000210 <d_make_comp>
 800219c:	6028      	str	r0, [r5, #0]
 800219e:	2800      	cmp	r0, #0
 80021a0:	d1e7      	bne.n	8002172 <d_cv_qualifiers+0x62>
 80021a2:	2500      	movs	r5, #0
 80021a4:	4628      	mov	r0, r5
 80021a6:	b003      	add	sp, #12
 80021a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021ac:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80021ae:	3309      	adds	r3, #9
 80021b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80021b2:	4641      	mov	r1, r8
 80021b4:	2300      	movs	r3, #0
 80021b6:	e7d6      	b.n	8002166 <d_cv_qualifiers+0x56>
 80021b8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80021ba:	3306      	adds	r3, #6
 80021bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80021be:	4651      	mov	r1, sl
 80021c0:	2300      	movs	r3, #0
 80021c2:	e7d0      	b.n	8002166 <d_cv_qualifiers+0x56>
 80021c4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80021c6:	3311      	adds	r3, #17
 80021c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80021ca:	214e      	movs	r1, #78	@ 0x4e
 80021cc:	2300      	movs	r3, #0
 80021ce:	e7ca      	b.n	8002166 <d_cv_qualifiers+0x56>
 80021d0:	9b01      	ldr	r3, [sp, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1e6      	bne.n	80021a4 <d_cv_qualifiers+0x94>
 80021d6:	2a46      	cmp	r2, #70	@ 0x46
 80021d8:	d1e4      	bne.n	80021a4 <d_cv_qualifiers+0x94>
 80021da:	42bd      	cmp	r5, r7
 80021dc:	d0e2      	beq.n	80021a4 <d_cv_qualifiers+0x94>
 80021de:	201d      	movs	r0, #29
 80021e0:	211e      	movs	r1, #30
 80021e2:	221c      	movs	r2, #28
 80021e4:	e004      	b.n	80021f0 <d_cv_qualifiers+0xe0>
 80021e6:	2b19      	cmp	r3, #25
 80021e8:	d038      	beq.n	800225c <d_cv_qualifiers+0x14c>
 80021ea:	370c      	adds	r7, #12
 80021ec:	42bd      	cmp	r5, r7
 80021ee:	d0d9      	beq.n	80021a4 <d_cv_qualifiers+0x94>
 80021f0:	683f      	ldr	r7, [r7, #0]
 80021f2:	783b      	ldrb	r3, [r7, #0]
 80021f4:	2b1a      	cmp	r3, #26
 80021f6:	d02f      	beq.n	8002258 <d_cv_qualifiers+0x148>
 80021f8:	2b1b      	cmp	r3, #27
 80021fa:	d1f4      	bne.n	80021e6 <d_cv_qualifiers+0xd6>
 80021fc:	7039      	strb	r1, [r7, #0]
 80021fe:	e7f4      	b.n	80021ea <d_cv_qualifiers+0xda>
 8002200:	2b4f      	cmp	r3, #79	@ 0x4f
 8002202:	d116      	bne.n	8002232 <d_cv_qualifiers+0x122>
 8002204:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002206:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 800220a:	f8c4 b030 	str.w	fp, [r4, #48]	@ 0x30
 800220e:	3309      	adds	r3, #9
 8002210:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002212:	4620      	mov	r0, r4
 8002214:	f7ff fcc0 	bl	8001b98 <d_expression_1>
 8002218:	f8c4 9030 	str.w	r9, [r4, #48]	@ 0x30
 800221c:	4603      	mov	r3, r0
 800221e:	2800      	cmp	r0, #0
 8002220:	d0bf      	beq.n	80021a2 <d_cv_qualifiers+0x92>
 8002222:	68e2      	ldr	r2, [r4, #12]
 8002224:	7811      	ldrb	r1, [r2, #0]
 8002226:	2945      	cmp	r1, #69	@ 0x45
 8002228:	d1bb      	bne.n	80021a2 <d_cv_qualifiers+0x92>
 800222a:	3201      	adds	r2, #1
 800222c:	60e2      	str	r2, [r4, #12]
 800222e:	2150      	movs	r1, #80	@ 0x50
 8002230:	e799      	b.n	8002166 <d_cv_qualifiers+0x56>
 8002232:	2b77      	cmp	r3, #119	@ 0x77
 8002234:	d1b5      	bne.n	80021a2 <d_cv_qualifiers+0x92>
 8002236:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002238:	3306      	adds	r3, #6
 800223a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800223c:	4620      	mov	r0, r4
 800223e:	f7ff f855 	bl	80012ec <d_parmlist>
 8002242:	4603      	mov	r3, r0
 8002244:	2800      	cmp	r0, #0
 8002246:	d0ac      	beq.n	80021a2 <d_cv_qualifiers+0x92>
 8002248:	68e2      	ldr	r2, [r4, #12]
 800224a:	7811      	ldrb	r1, [r2, #0]
 800224c:	2945      	cmp	r1, #69	@ 0x45
 800224e:	d1a8      	bne.n	80021a2 <d_cv_qualifiers+0x92>
 8002250:	3201      	adds	r2, #1
 8002252:	60e2      	str	r2, [r4, #12]
 8002254:	2151      	movs	r1, #81	@ 0x51
 8002256:	e786      	b.n	8002166 <d_cv_qualifiers+0x56>
 8002258:	7038      	strb	r0, [r7, #0]
 800225a:	e7c6      	b.n	80021ea <d_cv_qualifiers+0xda>
 800225c:	703a      	strb	r2, [r7, #0]
 800225e:	e7c4      	b.n	80021ea <d_cv_qualifiers+0xda>

08002260 <d_special_name>:
 8002260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002264:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8002266:	68c3      	ldr	r3, [r0, #12]
 8002268:	f101 0214 	add.w	r2, r1, #20
 800226c:	62c2      	str	r2, [r0, #44]	@ 0x2c
 800226e:	781a      	ldrb	r2, [r3, #0]
 8002270:	2a54      	cmp	r2, #84	@ 0x54
 8002272:	4604      	mov	r4, r0
 8002274:	d074      	beq.n	8002360 <d_special_name+0x100>
 8002276:	2a47      	cmp	r2, #71	@ 0x47
 8002278:	d126      	bne.n	80022c8 <d_special_name+0x68>
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	60c2      	str	r2, [r0, #12]
 800227e:	785a      	ldrb	r2, [r3, #1]
 8002280:	b312      	cbz	r2, 80022c8 <d_special_name+0x68>
 8002282:	1c9a      	adds	r2, r3, #2
 8002284:	60c2      	str	r2, [r0, #12]
 8002286:	785a      	ldrb	r2, [r3, #1]
 8002288:	2a56      	cmp	r2, #86	@ 0x56
 800228a:	d820      	bhi.n	80022ce <d_special_name+0x6e>
 800228c:	2a40      	cmp	r2, #64	@ 0x40
 800228e:	d91b      	bls.n	80022c8 <d_special_name+0x68>
 8002290:	3a41      	subs	r2, #65	@ 0x41
 8002292:	2a15      	cmp	r2, #21
 8002294:	d818      	bhi.n	80022c8 <d_special_name+0x68>
 8002296:	e8df f012 	tbh	[pc, r2, lsl #1]
 800229a:	0122      	.short	0x0122
 800229c:	00170017 	.word	0x00170017
 80022a0:	00170017 	.word	0x00170017
 80022a4:	00170017 	.word	0x00170017
 80022a8:	00170017 	.word	0x00170017
 80022ac:	00170017 	.word	0x00170017
 80022b0:	00170017 	.word	0x00170017
 80022b4:	00170017 	.word	0x00170017
 80022b8:	00170017 	.word	0x00170017
 80022bc:	00170101 	.word	0x00170101
 80022c0:	001700e7 	.word	0x001700e7
 80022c4:	00dd      	.short	0x00dd
 80022c6:	60e6      	str	r6, [r4, #12]
 80022c8:	2000      	movs	r0, #0
 80022ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022ce:	2a72      	cmp	r2, #114	@ 0x72
 80022d0:	d1fa      	bne.n	80022c8 <d_special_name+0x68>
 80022d2:	f7fe f815 	bl	8000300 <d_number>
 80022d6:	2801      	cmp	r0, #1
 80022d8:	ddf6      	ble.n	80022c8 <d_special_name+0x68>
 80022da:	68e3      	ldr	r3, [r4, #12]
 80022dc:	781a      	ldrb	r2, [r3, #0]
 80022de:	2a00      	cmp	r2, #0
 80022e0:	d0f2      	beq.n	80022c8 <d_special_name+0x68>
 80022e2:	1c5e      	adds	r6, r3, #1
 80022e4:	60e6      	str	r6, [r4, #12]
 80022e6:	781a      	ldrb	r2, [r3, #0]
 80022e8:	2a5f      	cmp	r2, #95	@ 0x5f
 80022ea:	d1ed      	bne.n	80022c8 <d_special_name+0x68>
 80022ec:	785b      	ldrb	r3, [r3, #1]
 80022ee:	1e45      	subs	r5, r0, #1
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d0e9      	beq.n	80022c8 <d_special_name+0x68>
 80022f4:	2000      	movs	r0, #0
 80022f6:	2b24      	cmp	r3, #36	@ 0x24
 80022f8:	f040 81e6 	bne.w	80026c8 <d_special_name+0x468>
 80022fc:	7873      	ldrb	r3, [r6, #1]
 80022fe:	2b53      	cmp	r3, #83	@ 0x53
 8002300:	f000 8212 	beq.w	8002728 <d_special_name+0x4c8>
 8002304:	2b5f      	cmp	r3, #95	@ 0x5f
 8002306:	f000 820d 	beq.w	8002724 <d_special_name+0x4c4>
 800230a:	2b24      	cmp	r3, #36	@ 0x24
 800230c:	d1dc      	bne.n	80022c8 <d_special_name+0x68>
 800230e:	4619      	mov	r1, r3
 8002310:	6963      	ldr	r3, [r4, #20]
 8002312:	69a2      	ldr	r2, [r4, #24]
 8002314:	68e6      	ldr	r6, [r4, #12]
 8002316:	4293      	cmp	r3, r2
 8002318:	f106 0602 	add.w	r6, r6, #2
 800231c:	dad3      	bge.n	80022c6 <d_special_name+0x66>
 800231e:	6927      	ldr	r7, [r4, #16]
 8002320:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8002324:	4602      	mov	r2, r0
 8002326:	3301      	adds	r3, #1
 8002328:	eb07 008c 	add.w	r0, r7, ip, lsl #2
 800232c:	f04f 0e00 	mov.w	lr, #0
 8002330:	e9c0 ee01 	strd	lr, lr, [r0, #4]
 8002334:	6163      	str	r3, [r4, #20]
 8002336:	2342      	movs	r3, #66	@ 0x42
 8002338:	f807 302c 	strb.w	r3, [r7, ip, lsl #2]
 800233c:	3d02      	subs	r5, #2
 800233e:	60c1      	str	r1, [r0, #12]
 8002340:	60e6      	str	r6, [r4, #12]
 8002342:	b132      	cbz	r2, 8002352 <d_special_name+0xf2>
 8002344:	4603      	mov	r3, r0
 8002346:	2141      	movs	r1, #65	@ 0x41
 8002348:	4620      	mov	r0, r4
 800234a:	f7fd ff61 	bl	8000210 <d_make_comp>
 800234e:	2800      	cmp	r0, #0
 8002350:	d0ba      	beq.n	80022c8 <d_special_name+0x68>
 8002352:	2d00      	cmp	r5, #0
 8002354:	f340 820a 	ble.w	800276c <d_special_name+0x50c>
 8002358:	7833      	ldrb	r3, [r6, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1cb      	bne.n	80022f6 <d_special_name+0x96>
 800235e:	e7b3      	b.n	80022c8 <d_special_name+0x68>
 8002360:	1c5a      	adds	r2, r3, #1
 8002362:	60c2      	str	r2, [r0, #12]
 8002364:	785a      	ldrb	r2, [r3, #1]
 8002366:	2a00      	cmp	r2, #0
 8002368:	d0ae      	beq.n	80022c8 <d_special_name+0x68>
 800236a:	1c9a      	adds	r2, r3, #2
 800236c:	60c2      	str	r2, [r0, #12]
 800236e:	785b      	ldrb	r3, [r3, #1]
 8002370:	3b41      	subs	r3, #65	@ 0x41
 8002372:	2b35      	cmp	r3, #53	@ 0x35
 8002374:	d8a8      	bhi.n	80022c8 <d_special_name+0x68>
 8002376:	a201      	add	r2, pc, #4	@ (adr r2, 800237c <d_special_name+0x11c>)
 8002378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237c:	0800252b 	.word	0x0800252b
 8002380:	080022c9 	.word	0x080022c9
 8002384:	0800253f 	.word	0x0800253f
 8002388:	080022c9 	.word	0x080022c9
 800238c:	080022c9 	.word	0x080022c9
 8002390:	0800257b 	.word	0x0800257b
 8002394:	080022c9 	.word	0x080022c9
 8002398:	080025f7 	.word	0x080025f7
 800239c:	080026a1 	.word	0x080026a1
 80023a0:	0800268d 	.word	0x0800268d
 80023a4:	080022c9 	.word	0x080022c9
 80023a8:	080022c9 	.word	0x080022c9
 80023ac:	080022c9 	.word	0x080022c9
 80023b0:	080022c9 	.word	0x080022c9
 80023b4:	080022c9 	.word	0x080022c9
 80023b8:	080022c9 	.word	0x080022c9
 80023bc:	080022c9 	.word	0x080022c9
 80023c0:	080022c9 	.word	0x080022c9
 80023c4:	080026b5 	.word	0x080026b5
 80023c8:	0800260b 	.word	0x0800260b
 80023cc:	080022c9 	.word	0x080022c9
 80023d0:	08002623 	.word	0x08002623
 80023d4:	0800263b 	.word	0x0800263b
 80023d8:	080022c9 	.word	0x080022c9
 80023dc:	080022c9 	.word	0x080022c9
 80023e0:	080022c9 	.word	0x080022c9
 80023e4:	080022c9 	.word	0x080022c9
 80023e8:	080022c9 	.word	0x080022c9
 80023ec:	080022c9 	.word	0x080022c9
 80023f0:	080022c9 	.word	0x080022c9
 80023f4:	080022c9 	.word	0x080022c9
 80023f8:	080022c9 	.word	0x080022c9
 80023fc:	080022c9 	.word	0x080022c9
 8002400:	080022c9 	.word	0x080022c9
 8002404:	0800264f 	.word	0x0800264f
 8002408:	080022c9 	.word	0x080022c9
 800240c:	080022c9 	.word	0x080022c9
 8002410:	080022c9 	.word	0x080022c9
 8002414:	080022c9 	.word	0x080022c9
 8002418:	0800258f 	.word	0x0800258f
 800241c:	080022c9 	.word	0x080022c9
 8002420:	080022c9 	.word	0x080022c9
 8002424:	080022c9 	.word	0x080022c9
 8002428:	080022c9 	.word	0x080022c9
 800242c:	080022c9 	.word	0x080022c9
 8002430:	080022c9 	.word	0x080022c9
 8002434:	080022c9 	.word	0x080022c9
 8002438:	080022c9 	.word	0x080022c9
 800243c:	080022c9 	.word	0x080022c9
 8002440:	080022c9 	.word	0x080022c9
 8002444:	080022c9 	.word	0x080022c9
 8002448:	080022c9 	.word	0x080022c9
 800244c:	080022c9 	.word	0x080022c9
 8002450:	080025c3 	.word	0x080025c3
 8002454:	f000 f992 	bl	800277c <d_name>
 8002458:	2300      	movs	r3, #0
 800245a:	4602      	mov	r2, r0
 800245c:	2113      	movs	r1, #19
 800245e:	4620      	mov	r0, r4
 8002460:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002464:	f7fd bed4 	b.w	8000210 <d_make_comp>
 8002468:	789a      	ldrb	r2, [r3, #2]
 800246a:	2a00      	cmp	r2, #0
 800246c:	f000 815e 	beq.w	800272c <d_special_name+0x4cc>
 8002470:	1cda      	adds	r2, r3, #3
 8002472:	60c2      	str	r2, [r0, #12]
 8002474:	789a      	ldrb	r2, [r3, #2]
 8002476:	78db      	ldrb	r3, [r3, #3]
 8002478:	2a6e      	cmp	r2, #110	@ 0x6e
 800247a:	d045      	beq.n	8002508 <d_special_name+0x2a8>
 800247c:	2b47      	cmp	r3, #71	@ 0x47
 800247e:	d002      	beq.n	8002486 <d_special_name+0x226>
 8002480:	2b54      	cmp	r3, #84	@ 0x54
 8002482:	f040 8153 	bne.w	800272c <d_special_name+0x4cc>
 8002486:	4620      	mov	r0, r4
 8002488:	f7ff feea 	bl	8002260 <d_special_name>
 800248c:	4602      	mov	r2, r0
 800248e:	4620      	mov	r0, r4
 8002490:	2300      	movs	r3, #0
 8002492:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002496:	214a      	movs	r1, #74	@ 0x4a
 8002498:	f7fd beba 	b.w	8000210 <d_make_comp>
 800249c:	f000 f96e 	bl	800277c <d_name>
 80024a0:	e9d4 1205 	ldrd	r1, r2, [r4, #20]
 80024a4:	4291      	cmp	r1, r2
 80024a6:	4606      	mov	r6, r0
 80024a8:	f280 814a 	bge.w	8002740 <d_special_name+0x4e0>
 80024ac:	6922      	ldr	r2, [r4, #16]
 80024ae:	eb01 0081 	add.w	r0, r1, r1, lsl #2
 80024b2:	eb02 0580 	add.w	r5, r2, r0, lsl #2
 80024b6:	2300      	movs	r3, #0
 80024b8:	e9c5 3301 	strd	r3, r3, [r5, #4]
 80024bc:	3101      	adds	r1, #1
 80024be:	2343      	movs	r3, #67	@ 0x43
 80024c0:	6161      	str	r1, [r4, #20]
 80024c2:	f802 3020 	strb.w	r3, [r2, r0, lsl #2]
 80024c6:	4620      	mov	r0, r4
 80024c8:	f7fd ff1a 	bl	8000300 <d_number>
 80024cc:	60e8      	str	r0, [r5, #12]
 80024ce:	462b      	mov	r3, r5
 80024d0:	4632      	mov	r2, r6
 80024d2:	4620      	mov	r0, r4
 80024d4:	2116      	movs	r1, #22
 80024d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80024da:	f7fd be99 	b.w	8000210 <d_make_comp>
 80024de:	789b      	ldrb	r3, [r3, #2]
 80024e0:	2b47      	cmp	r3, #71	@ 0x47
 80024e2:	d001      	beq.n	80024e8 <d_special_name+0x288>
 80024e4:	2b54      	cmp	r3, #84	@ 0x54
 80024e6:	d10a      	bne.n	80024fe <d_special_name+0x29e>
 80024e8:	4620      	mov	r0, r4
 80024ea:	f7ff feb9 	bl	8002260 <d_special_name>
 80024ee:	4602      	mov	r2, r0
 80024f0:	4620      	mov	r0, r4
 80024f2:	2300      	movs	r3, #0
 80024f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80024f8:	2117      	movs	r1, #23
 80024fa:	f7fd be89 	b.w	8000210 <d_make_comp>
 80024fe:	2100      	movs	r1, #0
 8002500:	f000 fa9e 	bl	8002a40 <d_encoding.part.0>
 8002504:	4602      	mov	r2, r0
 8002506:	e7f3      	b.n	80024f0 <d_special_name+0x290>
 8002508:	2b47      	cmp	r3, #71	@ 0x47
 800250a:	f000 8125 	beq.w	8002758 <d_special_name+0x4f8>
 800250e:	2b54      	cmp	r3, #84	@ 0x54
 8002510:	f000 8122 	beq.w	8002758 <d_special_name+0x4f8>
 8002514:	2100      	movs	r1, #0
 8002516:	f000 fa93 	bl	8002a40 <d_encoding.part.0>
 800251a:	4602      	mov	r2, r0
 800251c:	4620      	mov	r0, r4
 800251e:	2300      	movs	r3, #0
 8002520:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002524:	214b      	movs	r1, #75	@ 0x4b
 8002526:	f7fd be73 	b.w	8000210 <d_make_comp>
 800252a:	f7ff fa3b 	bl	80019a4 <d_template_arg>
 800252e:	2300      	movs	r3, #0
 8002530:	4602      	mov	r2, r0
 8002532:	2130      	movs	r1, #48	@ 0x30
 8002534:	4620      	mov	r0, r4
 8002536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800253a:	f7fd be69 	b.w	8000210 <d_make_comp>
 800253e:	f7fe faa3 	bl	8000a88 <d_type>
 8002542:	4605      	mov	r5, r0
 8002544:	4620      	mov	r0, r4
 8002546:	f7fd fedb 	bl	8000300 <d_number>
 800254a:	2800      	cmp	r0, #0
 800254c:	f6ff aebc 	blt.w	80022c8 <d_special_name+0x68>
 8002550:	68e3      	ldr	r3, [r4, #12]
 8002552:	781a      	ldrb	r2, [r3, #0]
 8002554:	2a5f      	cmp	r2, #95	@ 0x5f
 8002556:	f47f aeb7 	bne.w	80022c8 <d_special_name+0x68>
 800255a:	3301      	adds	r3, #1
 800255c:	60e3      	str	r3, [r4, #12]
 800255e:	4620      	mov	r0, r4
 8002560:	f7fe fa92 	bl	8000a88 <d_type>
 8002564:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002566:	3105      	adds	r1, #5
 8002568:	62e1      	str	r1, [r4, #44]	@ 0x2c
 800256a:	4602      	mov	r2, r0
 800256c:	462b      	mov	r3, r5
 800256e:	4620      	mov	r0, r4
 8002570:	210b      	movs	r1, #11
 8002572:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002576:	f7fd be4b 	b.w	8000210 <d_make_comp>
 800257a:	f7fe fa85 	bl	8000a88 <d_type>
 800257e:	2300      	movs	r3, #0
 8002580:	4602      	mov	r2, r0
 8002582:	210e      	movs	r1, #14
 8002584:	4620      	mov	r0, r4
 8002586:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800258a:	f7fd be41 	b.w	8000210 <d_make_comp>
 800258e:	2168      	movs	r1, #104	@ 0x68
 8002590:	f7fd fef0 	bl	8000374 <d_call_offset>
 8002594:	2800      	cmp	r0, #0
 8002596:	f43f ae97 	beq.w	80022c8 <d_special_name+0x68>
 800259a:	68e3      	ldr	r3, [r4, #12]
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b47      	cmp	r3, #71	@ 0x47
 80025a0:	f000 80d0 	beq.w	8002744 <d_special_name+0x4e4>
 80025a4:	2b54      	cmp	r3, #84	@ 0x54
 80025a6:	f000 80cd 	beq.w	8002744 <d_special_name+0x4e4>
 80025aa:	2100      	movs	r1, #0
 80025ac:	4620      	mov	r0, r4
 80025ae:	f000 fa47 	bl	8002a40 <d_encoding.part.0>
 80025b2:	4602      	mov	r2, r0
 80025b4:	4620      	mov	r0, r4
 80025b6:	2300      	movs	r3, #0
 80025b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025bc:	210f      	movs	r1, #15
 80025be:	f7fd be27 	b.w	8000210 <d_make_comp>
 80025c2:	2176      	movs	r1, #118	@ 0x76
 80025c4:	f7fd fed6 	bl	8000374 <d_call_offset>
 80025c8:	2800      	cmp	r0, #0
 80025ca:	f43f ae7d 	beq.w	80022c8 <d_special_name+0x68>
 80025ce:	68e3      	ldr	r3, [r4, #12]
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	2b47      	cmp	r3, #71	@ 0x47
 80025d4:	f000 80bb 	beq.w	800274e <d_special_name+0x4ee>
 80025d8:	2b54      	cmp	r3, #84	@ 0x54
 80025da:	f000 80b8 	beq.w	800274e <d_special_name+0x4ee>
 80025de:	2100      	movs	r1, #0
 80025e0:	4620      	mov	r0, r4
 80025e2:	f000 fa2d 	bl	8002a40 <d_encoding.part.0>
 80025e6:	4602      	mov	r2, r0
 80025e8:	4620      	mov	r0, r4
 80025ea:	2300      	movs	r3, #0
 80025ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025f0:	2110      	movs	r1, #16
 80025f2:	f7fd be0d 	b.w	8000210 <d_make_comp>
 80025f6:	f000 f8c1 	bl	800277c <d_name>
 80025fa:	2300      	movs	r3, #0
 80025fc:	4602      	mov	r2, r0
 80025fe:	2114      	movs	r1, #20
 8002600:	4620      	mov	r0, r4
 8002602:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002606:	f7fd be03 	b.w	8000210 <d_make_comp>
 800260a:	310a      	adds	r1, #10
 800260c:	62c1      	str	r1, [r0, #44]	@ 0x2c
 800260e:	f7fe fa3b 	bl	8000a88 <d_type>
 8002612:	2300      	movs	r3, #0
 8002614:	4602      	mov	r2, r0
 8002616:	210a      	movs	r1, #10
 8002618:	4620      	mov	r0, r4
 800261a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800261e:	f7fd bdf7 	b.w	8000210 <d_make_comp>
 8002622:	310f      	adds	r1, #15
 8002624:	62c1      	str	r1, [r0, #44]	@ 0x2c
 8002626:	f7fe fa2f 	bl	8000a88 <d_type>
 800262a:	2300      	movs	r3, #0
 800262c:	4602      	mov	r2, r0
 800262e:	2109      	movs	r1, #9
 8002630:	4620      	mov	r0, r4
 8002632:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002636:	f7fd bdeb 	b.w	8000210 <d_make_comp>
 800263a:	f000 f89f 	bl	800277c <d_name>
 800263e:	2300      	movs	r3, #0
 8002640:	4602      	mov	r2, r0
 8002642:	2115      	movs	r1, #21
 8002644:	4620      	mov	r0, r4
 8002646:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800264a:	f7fd bde1 	b.w	8000210 <d_make_comp>
 800264e:	2100      	movs	r1, #0
 8002650:	f7fd fe90 	bl	8000374 <d_call_offset>
 8002654:	2800      	cmp	r0, #0
 8002656:	f43f ae37 	beq.w	80022c8 <d_special_name+0x68>
 800265a:	2100      	movs	r1, #0
 800265c:	4620      	mov	r0, r4
 800265e:	f7fd fe89 	bl	8000374 <d_call_offset>
 8002662:	2800      	cmp	r0, #0
 8002664:	f43f ae30 	beq.w	80022c8 <d_special_name+0x68>
 8002668:	68e3      	ldr	r3, [r4, #12]
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b47      	cmp	r3, #71	@ 0x47
 800266e:	d078      	beq.n	8002762 <d_special_name+0x502>
 8002670:	2b54      	cmp	r3, #84	@ 0x54
 8002672:	d076      	beq.n	8002762 <d_special_name+0x502>
 8002674:	2100      	movs	r1, #0
 8002676:	4620      	mov	r0, r4
 8002678:	f000 f9e2 	bl	8002a40 <d_encoding.part.0>
 800267c:	4602      	mov	r2, r0
 800267e:	4620      	mov	r0, r4
 8002680:	2300      	movs	r3, #0
 8002682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002686:	2111      	movs	r1, #17
 8002688:	f7fd bdc2 	b.w	8000210 <d_make_comp>
 800268c:	f7fe f9fc 	bl	8000a88 <d_type>
 8002690:	2300      	movs	r3, #0
 8002692:	4602      	mov	r2, r0
 8002694:	2112      	movs	r1, #18
 8002696:	4620      	mov	r0, r4
 8002698:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800269c:	f7fd bdb8 	b.w	8000210 <d_make_comp>
 80026a0:	f7fe f9f2 	bl	8000a88 <d_type>
 80026a4:	2300      	movs	r3, #0
 80026a6:	4602      	mov	r2, r0
 80026a8:	210c      	movs	r1, #12
 80026aa:	4620      	mov	r0, r4
 80026ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80026b0:	f7fd bdae 	b.w	8000210 <d_make_comp>
 80026b4:	f7fe f9e8 	bl	8000a88 <d_type>
 80026b8:	2300      	movs	r3, #0
 80026ba:	4602      	mov	r2, r0
 80026bc:	210d      	movs	r1, #13
 80026be:	4620      	mov	r0, r4
 80026c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80026c4:	f7fd bda4 	b.w	8000210 <d_make_comp>
 80026c8:	f106 3cff 	add.w	ip, r6, #4294967295	@ 0xffffffff
 80026cc:	2100      	movs	r1, #0
 80026ce:	e004      	b.n	80026da <d_special_name+0x47a>
 80026d0:	2b24      	cmp	r3, #36	@ 0x24
 80026d2:	d006      	beq.n	80026e2 <d_special_name+0x482>
 80026d4:	3101      	adds	r1, #1
 80026d6:	428d      	cmp	r5, r1
 80026d8:	d003      	beq.n	80026e2 <d_special_name+0x482>
 80026da:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1f6      	bne.n	80026d0 <d_special_name+0x470>
 80026e2:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80026e6:	4293      	cmp	r3, r2
 80026e8:	da26      	bge.n	8002738 <d_special_name+0x4d8>
 80026ea:	6927      	ldr	r7, [r4, #16]
 80026ec:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80026f0:	eb07 0c82 	add.w	ip, r7, r2, lsl #2
 80026f4:	3301      	adds	r3, #1
 80026f6:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 80026fa:	2200      	movs	r2, #0
 80026fc:	e9cc 2201 	strd	r2, r2, [ip, #4]
 8002700:	6163      	str	r3, [r4, #20]
 8002702:	2900      	cmp	r1, #0
 8002704:	f43f ade0 	beq.w	80022c8 <d_special_name+0x68>
 8002708:	e9cc 2201 	strd	r2, r2, [ip, #4]
 800270c:	f807 200e 	strb.w	r2, [r7, lr]
 8002710:	f8cc 600c 	str.w	r6, [ip, #12]
 8002714:	68e6      	ldr	r6, [r4, #12]
 8002716:	f8cc 1010 	str.w	r1, [ip, #16]
 800271a:	4602      	mov	r2, r0
 800271c:	1a6d      	subs	r5, r5, r1
 800271e:	4660      	mov	r0, ip
 8002720:	440e      	add	r6, r1
 8002722:	e60d      	b.n	8002340 <d_special_name+0xe0>
 8002724:	212e      	movs	r1, #46	@ 0x2e
 8002726:	e5f3      	b.n	8002310 <d_special_name+0xb0>
 8002728:	212f      	movs	r1, #47	@ 0x2f
 800272a:	e5f1      	b.n	8002310 <d_special_name+0xb0>
 800272c:	2100      	movs	r1, #0
 800272e:	4620      	mov	r0, r4
 8002730:	f000 f986 	bl	8002a40 <d_encoding.part.0>
 8002734:	4602      	mov	r2, r0
 8002736:	e6aa      	b.n	800248e <d_special_name+0x22e>
 8002738:	68e3      	ldr	r3, [r4, #12]
 800273a:	440b      	add	r3, r1
 800273c:	60e3      	str	r3, [r4, #12]
 800273e:	e5c3      	b.n	80022c8 <d_special_name+0x68>
 8002740:	2500      	movs	r5, #0
 8002742:	e6c4      	b.n	80024ce <d_special_name+0x26e>
 8002744:	4620      	mov	r0, r4
 8002746:	f7ff fd8b 	bl	8002260 <d_special_name>
 800274a:	4602      	mov	r2, r0
 800274c:	e732      	b.n	80025b4 <d_special_name+0x354>
 800274e:	4620      	mov	r0, r4
 8002750:	f7ff fd86 	bl	8002260 <d_special_name>
 8002754:	4602      	mov	r2, r0
 8002756:	e747      	b.n	80025e8 <d_special_name+0x388>
 8002758:	4620      	mov	r0, r4
 800275a:	f7ff fd81 	bl	8002260 <d_special_name>
 800275e:	4602      	mov	r2, r0
 8002760:	e6dc      	b.n	800251c <d_special_name+0x2bc>
 8002762:	4620      	mov	r0, r4
 8002764:	f7ff fd7c 	bl	8002260 <d_special_name>
 8002768:	4602      	mov	r2, r0
 800276a:	e788      	b.n	800267e <d_special_name+0x41e>
 800276c:	4602      	mov	r2, r0
 800276e:	2300      	movs	r3, #0
 8002770:	4620      	mov	r0, r4
 8002772:	2140      	movs	r1, #64	@ 0x40
 8002774:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002778:	f7fd bd4a 	b.w	8000210 <d_make_comp>

0800277c <d_name>:
 800277c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800277e:	68c2      	ldr	r2, [r0, #12]
 8002780:	7813      	ldrb	r3, [r2, #0]
 8002782:	3b4e      	subs	r3, #78	@ 0x4e
 8002784:	b085      	sub	sp, #20
 8002786:	4604      	mov	r4, r0
 8002788:	2b0c      	cmp	r3, #12
 800278a:	d808      	bhi.n	800279e <d_name+0x22>
 800278c:	e8df f003 	tbb	[pc, r3]
 8002790:	07070730 	.word	0x07070730
 8002794:	11071607 	.word	0x11071607
 8002798:	07070707 	.word	0x07070707
 800279c:	53          	.byte	0x53
 800279d:	00          	.byte	0x00
 800279e:	f7fe fecf 	bl	8001540 <d_unqualified_name>
 80027a2:	68e3      	ldr	r3, [r4, #12]
 80027a4:	781a      	ldrb	r2, [r3, #0]
 80027a6:	2a49      	cmp	r2, #73	@ 0x49
 80027a8:	4605      	mov	r5, r0
 80027aa:	d07d      	beq.n	80028a8 <d_name+0x12c>
 80027ac:	4628      	mov	r0, r5
 80027ae:	b005      	add	sp, #20
 80027b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027b2:	b005      	add	sp, #20
 80027b4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80027b8:	f7fe bec2 	b.w	8001540 <d_unqualified_name>
 80027bc:	7853      	ldrb	r3, [r2, #1]
 80027be:	2b74      	cmp	r3, #116	@ 0x74
 80027c0:	f000 8083 	beq.w	80028ca <d_name+0x14e>
 80027c4:	2100      	movs	r1, #0
 80027c6:	f7fe f89b 	bl	8000900 <d_substitution>
 80027ca:	68e3      	ldr	r3, [r4, #12]
 80027cc:	781a      	ldrb	r2, [r3, #0]
 80027ce:	2a49      	cmp	r2, #73	@ 0x49
 80027d0:	4605      	mov	r5, r0
 80027d2:	d1eb      	bne.n	80027ac <d_name+0x30>
 80027d4:	3301      	adds	r3, #1
 80027d6:	60e3      	str	r3, [r4, #12]
 80027d8:	4620      	mov	r0, r4
 80027da:	f7ff f90d 	bl	80019f8 <d_template_args_1>
 80027de:	4603      	mov	r3, r0
 80027e0:	462a      	mov	r2, r5
 80027e2:	2104      	movs	r1, #4
 80027e4:	4620      	mov	r0, r4
 80027e6:	b005      	add	sp, #20
 80027e8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80027ec:	f7fd bd10 	b.w	8000210 <d_make_comp>
 80027f0:	3201      	adds	r2, #1
 80027f2:	60c2      	str	r2, [r0, #12]
 80027f4:	a903      	add	r1, sp, #12
 80027f6:	2201      	movs	r2, #1
 80027f8:	f7ff fc8a 	bl	8002110 <d_cv_qualifiers>
 80027fc:	4605      	mov	r5, r0
 80027fe:	2800      	cmp	r0, #0
 8002800:	f000 809b 	beq.w	800293a <d_name+0x1be>
 8002804:	68e3      	ldr	r3, [r4, #12]
 8002806:	781a      	ldrb	r2, [r3, #0]
 8002808:	2a52      	cmp	r2, #82	@ 0x52
 800280a:	f000 80ef 	beq.w	80029ec <d_name+0x270>
 800280e:	2a4f      	cmp	r2, #79	@ 0x4f
 8002810:	f000 809c 	beq.w	800294c <d_name+0x1d0>
 8002814:	2101      	movs	r1, #1
 8002816:	4620      	mov	r0, r4
 8002818:	f7ff f920 	bl	8001a5c <d_prefix>
 800281c:	6028      	str	r0, [r5, #0]
 800281e:	2800      	cmp	r0, #0
 8002820:	f000 808b 	beq.w	800293a <d_name+0x1be>
 8002824:	68e3      	ldr	r3, [r4, #12]
 8002826:	781a      	ldrb	r2, [r3, #0]
 8002828:	2a45      	cmp	r2, #69	@ 0x45
 800282a:	f040 8086 	bne.w	800293a <d_name+0x1be>
 800282e:	3301      	adds	r3, #1
 8002830:	9d03      	ldr	r5, [sp, #12]
 8002832:	60e3      	str	r3, [r4, #12]
 8002834:	e7ba      	b.n	80027ac <d_name+0x30>
 8002836:	1c53      	adds	r3, r2, #1
 8002838:	60c3      	str	r3, [r0, #12]
 800283a:	7853      	ldrb	r3, [r2, #1]
 800283c:	2b47      	cmp	r3, #71	@ 0x47
 800283e:	d001      	beq.n	8002844 <d_name+0xc8>
 8002840:	2b54      	cmp	r3, #84	@ 0x54
 8002842:	d17e      	bne.n	8002942 <d_name+0x1c6>
 8002844:	4620      	mov	r0, r4
 8002846:	f7ff fd0b 	bl	8002260 <d_special_name>
 800284a:	4605      	mov	r5, r0
 800284c:	2d00      	cmp	r5, #0
 800284e:	d074      	beq.n	800293a <d_name+0x1be>
 8002850:	68e3      	ldr	r3, [r4, #12]
 8002852:	781a      	ldrb	r2, [r3, #0]
 8002854:	2a45      	cmp	r2, #69	@ 0x45
 8002856:	d170      	bne.n	800293a <d_name+0x1be>
 8002858:	1c5a      	adds	r2, r3, #1
 800285a:	60e2      	str	r2, [r4, #12]
 800285c:	785a      	ldrb	r2, [r3, #1]
 800285e:	2a73      	cmp	r2, #115	@ 0x73
 8002860:	f000 80ca 	beq.w	80029f8 <d_name+0x27c>
 8002864:	2a64      	cmp	r2, #100	@ 0x64
 8002866:	f000 808b 	beq.w	8002980 <d_name+0x204>
 800286a:	4620      	mov	r0, r4
 800286c:	f7ff ff86 	bl	800277c <d_name>
 8002870:	4603      	mov	r3, r0
 8002872:	2800      	cmp	r0, #0
 8002874:	f000 80be 	beq.w	80029f4 <d_name+0x278>
 8002878:	7802      	ldrb	r2, [r0, #0]
 800287a:	2a47      	cmp	r2, #71	@ 0x47
 800287c:	d008      	beq.n	8002890 <d_name+0x114>
 800287e:	2a49      	cmp	r2, #73	@ 0x49
 8002880:	d006      	beq.n	8002890 <d_name+0x114>
 8002882:	9001      	str	r0, [sp, #4]
 8002884:	4620      	mov	r0, r4
 8002886:	f7fd fd99 	bl	80003bc <d_discriminator>
 800288a:	9b01      	ldr	r3, [sp, #4]
 800288c:	2800      	cmp	r0, #0
 800288e:	d054      	beq.n	800293a <d_name+0x1be>
 8002890:	782a      	ldrb	r2, [r5, #0]
 8002892:	2a03      	cmp	r2, #3
 8002894:	d105      	bne.n	80028a2 <d_name+0x126>
 8002896:	692a      	ldr	r2, [r5, #16]
 8002898:	7811      	ldrb	r1, [r2, #0]
 800289a:	2929      	cmp	r1, #41	@ 0x29
 800289c:	bf04      	itt	eq
 800289e:	2100      	moveq	r1, #0
 80028a0:	60d1      	streq	r1, [r2, #12]
 80028a2:	462a      	mov	r2, r5
 80028a4:	2102      	movs	r1, #2
 80028a6:	e79d      	b.n	80027e4 <d_name+0x68>
 80028a8:	2800      	cmp	r0, #0
 80028aa:	d046      	beq.n	800293a <d_name+0x1be>
 80028ac:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
 80028b0:	428a      	cmp	r2, r1
 80028b2:	da42      	bge.n	800293a <d_name+0x1be>
 80028b4:	69e1      	ldr	r1, [r4, #28]
 80028b6:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 80028ba:	3201      	adds	r2, #1
 80028bc:	6222      	str	r2, [r4, #32]
 80028be:	781a      	ldrb	r2, [r3, #0]
 80028c0:	3a49      	subs	r2, #73	@ 0x49
 80028c2:	2a01      	cmp	r2, #1
 80028c4:	d986      	bls.n	80027d4 <d_name+0x58>
 80028c6:	2300      	movs	r3, #0
 80028c8:	e78a      	b.n	80027e0 <d_name+0x64>
 80028ca:	e9d0 3105 	ldrd	r3, r1, [r0, #20]
 80028ce:	3202      	adds	r2, #2
 80028d0:	428b      	cmp	r3, r1
 80028d2:	60c2      	str	r2, [r0, #12]
 80028d4:	f280 80ac 	bge.w	8002a30 <d_name+0x2b4>
 80028d8:	6902      	ldr	r2, [r0, #16]
 80028da:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 80028de:	00a9      	lsls	r1, r5, #2
 80028e0:	3301      	adds	r3, #1
 80028e2:	6143      	str	r3, [r0, #20]
 80028e4:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 80028e8:	2300      	movs	r3, #0
 80028ea:	e9c5 3301 	strd	r3, r3, [r5, #4]
 80028ee:	5453      	strb	r3, [r2, r1]
 80028f0:	4a51      	ldr	r2, [pc, #324]	@ (8002a38 <d_name+0x2bc>)
 80028f2:	2303      	movs	r3, #3
 80028f4:	e9c5 2303 	strd	r2, r3, [r5, #12]
 80028f8:	4620      	mov	r0, r4
 80028fa:	f7fe fe21 	bl	8001540 <d_unqualified_name>
 80028fe:	462a      	mov	r2, r5
 8002900:	4603      	mov	r3, r0
 8002902:	2101      	movs	r1, #1
 8002904:	4620      	mov	r0, r4
 8002906:	f7fd fc83 	bl	8000210 <d_make_comp>
 800290a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800290c:	68e3      	ldr	r3, [r4, #12]
 800290e:	3203      	adds	r2, #3
 8002910:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8002912:	781a      	ldrb	r2, [r3, #0]
 8002914:	2a49      	cmp	r2, #73	@ 0x49
 8002916:	4605      	mov	r5, r0
 8002918:	f47f af48 	bne.w	80027ac <d_name+0x30>
 800291c:	b168      	cbz	r0, 800293a <d_name+0x1be>
 800291e:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
 8002922:	428a      	cmp	r2, r1
 8002924:	da09      	bge.n	800293a <d_name+0x1be>
 8002926:	69e1      	ldr	r1, [r4, #28]
 8002928:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 800292c:	3201      	adds	r2, #1
 800292e:	6222      	str	r2, [r4, #32]
 8002930:	781a      	ldrb	r2, [r3, #0]
 8002932:	3a49      	subs	r2, #73	@ 0x49
 8002934:	2a01      	cmp	r2, #1
 8002936:	d8c6      	bhi.n	80028c6 <d_name+0x14a>
 8002938:	e74c      	b.n	80027d4 <d_name+0x58>
 800293a:	2500      	movs	r5, #0
 800293c:	4628      	mov	r0, r5
 800293e:	b005      	add	sp, #20
 8002940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002942:	2100      	movs	r1, #0
 8002944:	f000 f87c 	bl	8002a40 <d_encoding.part.0>
 8002948:	4605      	mov	r5, r0
 800294a:	e77f      	b.n	800284c <d_name+0xd0>
 800294c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800294e:	2120      	movs	r1, #32
 8002950:	3003      	adds	r0, #3
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	2300      	movs	r3, #0
 8002956:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002958:	60e2      	str	r2, [r4, #12]
 800295a:	4620      	mov	r0, r4
 800295c:	461a      	mov	r2, r3
 800295e:	f7fd fc57 	bl	8000210 <d_make_comp>
 8002962:	2101      	movs	r1, #1
 8002964:	4606      	mov	r6, r0
 8002966:	4620      	mov	r0, r4
 8002968:	f7ff f878 	bl	8001a5c <d_prefix>
 800296c:	6028      	str	r0, [r5, #0]
 800296e:	2800      	cmp	r0, #0
 8002970:	d0e3      	beq.n	800293a <d_name+0x1be>
 8002972:	2e00      	cmp	r6, #0
 8002974:	f43f af56 	beq.w	8002824 <d_name+0xa8>
 8002978:	9b03      	ldr	r3, [sp, #12]
 800297a:	60f3      	str	r3, [r6, #12]
 800297c:	9603      	str	r6, [sp, #12]
 800297e:	e751      	b.n	8002824 <d_name+0xa8>
 8002980:	1c9a      	adds	r2, r3, #2
 8002982:	60e2      	str	r2, [r4, #12]
 8002984:	789b      	ldrb	r3, [r3, #2]
 8002986:	2b5f      	cmp	r3, #95	@ 0x5f
 8002988:	d054      	beq.n	8002a34 <d_name+0x2b8>
 800298a:	2b6e      	cmp	r3, #110	@ 0x6e
 800298c:	d0d5      	beq.n	800293a <d_name+0x1be>
 800298e:	4620      	mov	r0, r4
 8002990:	f7fd fcb6 	bl	8000300 <d_number>
 8002994:	1c46      	adds	r6, r0, #1
 8002996:	d4d0      	bmi.n	800293a <d_name+0x1be>
 8002998:	68e2      	ldr	r2, [r4, #12]
 800299a:	7813      	ldrb	r3, [r2, #0]
 800299c:	2b5f      	cmp	r3, #95	@ 0x5f
 800299e:	d1cc      	bne.n	800293a <d_name+0x1be>
 80029a0:	3201      	adds	r2, #1
 80029a2:	60e2      	str	r2, [r4, #12]
 80029a4:	4620      	mov	r0, r4
 80029a6:	f7ff fee9 	bl	800277c <d_name>
 80029aa:	4607      	mov	r7, r0
 80029ac:	b148      	cbz	r0, 80029c2 <d_name+0x246>
 80029ae:	7803      	ldrb	r3, [r0, #0]
 80029b0:	2b47      	cmp	r3, #71	@ 0x47
 80029b2:	d006      	beq.n	80029c2 <d_name+0x246>
 80029b4:	2b49      	cmp	r3, #73	@ 0x49
 80029b6:	d004      	beq.n	80029c2 <d_name+0x246>
 80029b8:	4620      	mov	r0, r4
 80029ba:	f7fd fcff 	bl	80003bc <d_discriminator>
 80029be:	2800      	cmp	r0, #0
 80029c0:	d0bb      	beq.n	800293a <d_name+0x1be>
 80029c2:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	da14      	bge.n	80029f4 <d_name+0x278>
 80029ca:	6921      	ldr	r1, [r4, #16]
 80029cc:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80029d0:	eb01 0380 	add.w	r3, r1, r0, lsl #2
 80029d4:	3201      	adds	r2, #1
 80029d6:	f04f 0c00 	mov.w	ip, #0
 80029da:	e9c3 cc01 	strd	ip, ip, [r3, #4]
 80029de:	6162      	str	r2, [r4, #20]
 80029e0:	2248      	movs	r2, #72	@ 0x48
 80029e2:	f801 2020 	strb.w	r2, [r1, r0, lsl #2]
 80029e6:	e9c3 7603 	strd	r7, r6, [r3, #12]
 80029ea:	e751      	b.n	8002890 <d_name+0x114>
 80029ec:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80029ee:	211f      	movs	r1, #31
 80029f0:	3002      	adds	r0, #2
 80029f2:	e7ae      	b.n	8002952 <d_name+0x1d6>
 80029f4:	2300      	movs	r3, #0
 80029f6:	e74b      	b.n	8002890 <d_name+0x114>
 80029f8:	3302      	adds	r3, #2
 80029fa:	60e3      	str	r3, [r4, #12]
 80029fc:	4620      	mov	r0, r4
 80029fe:	f7fd fcdd 	bl	80003bc <d_discriminator>
 8002a02:	2800      	cmp	r0, #0
 8002a04:	d099      	beq.n	800293a <d_name+0x1be>
 8002a06:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	daf2      	bge.n	80029f4 <d_name+0x278>
 8002a0e:	6921      	ldr	r1, [r4, #16]
 8002a10:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8002a14:	0098      	lsls	r0, r3, #2
 8002a16:	3201      	adds	r2, #1
 8002a18:	6162      	str	r2, [r4, #20]
 8002a1a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8002a1e:	2200      	movs	r2, #0
 8002a20:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8002a24:	540a      	strb	r2, [r1, r0]
 8002a26:	4905      	ldr	r1, [pc, #20]	@ (8002a3c <d_name+0x2c0>)
 8002a28:	220e      	movs	r2, #14
 8002a2a:	e9c3 1203 	strd	r1, r2, [r3, #12]
 8002a2e:	e72f      	b.n	8002890 <d_name+0x114>
 8002a30:	2500      	movs	r5, #0
 8002a32:	e761      	b.n	80028f8 <d_name+0x17c>
 8002a34:	2600      	movs	r6, #0
 8002a36:	e7b3      	b.n	80029a0 <d_name+0x224>
 8002a38:	080aed2c 	.word	0x080aed2c
 8002a3c:	080aed1c 	.word	0x080aed1c

08002a40 <d_encoding.part.0>:
 8002a40:	b570      	push	{r4, r5, r6, lr}
 8002a42:	4605      	mov	r5, r0
 8002a44:	460e      	mov	r6, r1
 8002a46:	f7ff fe99 	bl	800277c <d_name>
 8002a4a:	b300      	cbz	r0, 8002a8e <d_encoding.part.0+0x4e>
 8002a4c:	4604      	mov	r4, r0
 8002a4e:	b30e      	cbz	r6, 8002a94 <d_encoding.part.0+0x54>
 8002a50:	68ab      	ldr	r3, [r5, #8]
 8002a52:	07db      	lsls	r3, r3, #31
 8002a54:	d41e      	bmi.n	8002a94 <d_encoding.part.0+0x54>
 8002a56:	7823      	ldrb	r3, [r4, #0]
 8002a58:	2b4e      	cmp	r3, #78	@ 0x4e
 8002a5a:	f1a3 011c 	sub.w	r1, r3, #28
 8002a5e:	f1a3 0250 	sub.w	r2, r3, #80	@ 0x50
 8002a62:	d03a      	beq.n	8002ada <d_encoding.part.0+0x9a>
 8002a64:	d837      	bhi.n	8002ad6 <d_encoding.part.0+0x96>
 8002a66:	2904      	cmp	r1, #4
 8002a68:	d937      	bls.n	8002ada <d_encoding.part.0+0x9a>
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d110      	bne.n	8002a90 <d_encoding.part.0+0x50>
 8002a6e:	6923      	ldr	r3, [r4, #16]
 8002a70:	b16b      	cbz	r3, 8002a8e <d_encoding.part.0+0x4e>
 8002a72:	781a      	ldrb	r2, [r3, #0]
 8002a74:	2a4e      	cmp	r2, #78	@ 0x4e
 8002a76:	f1a2 001c 	sub.w	r0, r2, #28
 8002a7a:	f1a2 0150 	sub.w	r1, r2, #80	@ 0x50
 8002a7e:	d002      	beq.n	8002a86 <d_encoding.part.0+0x46>
 8002a80:	d83d      	bhi.n	8002afe <d_encoding.part.0+0xbe>
 8002a82:	2804      	cmp	r0, #4
 8002a84:	d804      	bhi.n	8002a90 <d_encoding.part.0+0x50>
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	6123      	str	r3, [r4, #16]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d1f1      	bne.n	8002a72 <d_encoding.part.0+0x32>
 8002a8e:	2400      	movs	r4, #0
 8002a90:	4620      	mov	r0, r4
 8002a92:	bd70      	pop	{r4, r5, r6, pc}
 8002a94:	68eb      	ldr	r3, [r5, #12]
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d0f9      	beq.n	8002a90 <d_encoding.part.0+0x50>
 8002a9c:	2b45      	cmp	r3, #69	@ 0x45
 8002a9e:	d0f7      	beq.n	8002a90 <d_encoding.part.0+0x50>
 8002aa0:	4621      	mov	r1, r4
 8002aa2:	780b      	ldrb	r3, [r1, #0]
 8002aa4:	2b04      	cmp	r3, #4
 8002aa6:	d02d      	beq.n	8002b04 <d_encoding.part.0+0xc4>
 8002aa8:	d81e      	bhi.n	8002ae8 <d_encoding.part.0+0xa8>
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d11a      	bne.n	8002ae4 <d_encoding.part.0+0xa4>
 8002aae:	6909      	ldr	r1, [r1, #16]
 8002ab0:	2900      	cmp	r1, #0
 8002ab2:	d1f6      	bne.n	8002aa2 <d_encoding.part.0+0x62>
 8002ab4:	4628      	mov	r0, r5
 8002ab6:	f7fe fc59 	bl	800136c <d_bare_function_type>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2800      	cmp	r0, #0
 8002abe:	d0e6      	beq.n	8002a8e <d_encoding.part.0+0x4e>
 8002ac0:	b916      	cbnz	r6, 8002ac8 <d_encoding.part.0+0x88>
 8002ac2:	7822      	ldrb	r2, [r4, #0]
 8002ac4:	2a02      	cmp	r2, #2
 8002ac6:	d031      	beq.n	8002b2c <d_encoding.part.0+0xec>
 8002ac8:	4622      	mov	r2, r4
 8002aca:	4628      	mov	r0, r5
 8002acc:	2103      	movs	r1, #3
 8002ace:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002ad2:	f7fd bb9d 	b.w	8000210 <d_make_comp>
 8002ad6:	2a01      	cmp	r2, #1
 8002ad8:	d8da      	bhi.n	8002a90 <d_encoding.part.0+0x50>
 8002ada:	68e4      	ldr	r4, [r4, #12]
 8002adc:	e7bb      	b.n	8002a56 <d_encoding.part.0+0x16>
 8002ade:	3b1c      	subs	r3, #28
 8002ae0:	2b04      	cmp	r3, #4
 8002ae2:	d908      	bls.n	8002af6 <d_encoding.part.0+0xb6>
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	e7e5      	b.n	8002ab4 <d_encoding.part.0+0x74>
 8002ae8:	2b4e      	cmp	r3, #78	@ 0x4e
 8002aea:	f1a3 0250 	sub.w	r2, r3, #80	@ 0x50
 8002aee:	d002      	beq.n	8002af6 <d_encoding.part.0+0xb6>
 8002af0:	d9f5      	bls.n	8002ade <d_encoding.part.0+0x9e>
 8002af2:	2a01      	cmp	r2, #1
 8002af4:	d8f6      	bhi.n	8002ae4 <d_encoding.part.0+0xa4>
 8002af6:	68c9      	ldr	r1, [r1, #12]
 8002af8:	2900      	cmp	r1, #0
 8002afa:	d1d2      	bne.n	8002aa2 <d_encoding.part.0+0x62>
 8002afc:	e7da      	b.n	8002ab4 <d_encoding.part.0+0x74>
 8002afe:	2901      	cmp	r1, #1
 8002b00:	d8c6      	bhi.n	8002a90 <d_encoding.part.0+0x50>
 8002b02:	e7c0      	b.n	8002a86 <d_encoding.part.0+0x46>
 8002b04:	68cb      	ldr	r3, [r1, #12]
 8002b06:	b15b      	cbz	r3, 8002b20 <d_encoding.part.0+0xe0>
 8002b08:	7819      	ldrb	r1, [r3, #0]
 8002b0a:	2908      	cmp	r1, #8
 8002b0c:	f101 32ff 	add.w	r2, r1, #4294967295	@ 0xffffffff
 8002b10:	d808      	bhi.n	8002b24 <d_encoding.part.0+0xe4>
 8002b12:	2906      	cmp	r1, #6
 8002b14:	d8e6      	bhi.n	8002ae4 <d_encoding.part.0+0xa4>
 8002b16:	2a01      	cmp	r2, #1
 8002b18:	d802      	bhi.n	8002b20 <d_encoding.part.0+0xe0>
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d1f3      	bne.n	8002b08 <d_encoding.part.0+0xc8>
 8002b20:	2101      	movs	r1, #1
 8002b22:	e7c7      	b.n	8002ab4 <d_encoding.part.0+0x74>
 8002b24:	3935      	subs	r1, #53	@ 0x35
 8002b26:	bf18      	it	ne
 8002b28:	2101      	movne	r1, #1
 8002b2a:	e7c3      	b.n	8002ab4 <d_encoding.part.0+0x74>
 8002b2c:	7802      	ldrb	r2, [r0, #0]
 8002b2e:	2a29      	cmp	r2, #41	@ 0x29
 8002b30:	bf08      	it	eq
 8002b32:	60c6      	streq	r6, [r0, #12]
 8002b34:	e7c8      	b.n	8002ac8 <d_encoding.part.0+0x88>
 8002b36:	bf00      	nop

08002b38 <d_print_comp_inner>:
 8002b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b3c:	4604      	mov	r4, r0
 8002b3e:	b095      	sub	sp, #84	@ 0x54
 8002b40:	2a00      	cmp	r2, #0
 8002b42:	d072      	beq.n	8002c2a <d_print_comp_inner+0xf2>
 8002b44:	f8d0 6118 	ldr.w	r6, [r0, #280]	@ 0x118
 8002b48:	2e00      	cmp	r6, #0
 8002b4a:	d171      	bne.n	8002c30 <d_print_comp_inner+0xf8>
 8002b4c:	7817      	ldrb	r7, [r2, #0]
 8002b4e:	4615      	mov	r5, r2
 8002b50:	2f51      	cmp	r7, #81	@ 0x51
 8002b52:	d86a      	bhi.n	8002c2a <d_print_comp_inner+0xf2>
 8002b54:	e8df f017 	tbh	[pc, r7, lsl #1]
 8002b58:	01460926 	.word	0x01460926
 8002b5c:	01a10146 	.word	0x01a10146
 8002b60:	02f7052c 	.word	0x02f7052c
 8002b64:	011102ec 	.word	0x011102ec
 8002b68:	0833060a 	.word	0x0833060a
 8002b6c:	0238080d 	.word	0x0238080d
 8002b70:	08940322 	.word	0x08940322
 8002b74:	02120859 	.word	0x02120859
 8002b78:	047e04ba 	.word	0x047e04ba
 8002b7c:	04320458 	.word	0x04320458
 8002b80:	04e00506 	.word	0x04e00506
 8002b84:	02b3017b 	.word	0x02b3017b
 8002b88:	006f0288 	.word	0x006f0288
 8002b8c:	006f006f 	.word	0x006f006f
 8002b90:	008c008c 	.word	0x008c008c
 8002b94:	008c008c 	.word	0x008c008c
 8002b98:	008c008c 	.word	0x008c008c
 8002b9c:	00bf008c 	.word	0x00bf008c
 8002ba0:	008c00bf 	.word	0x008c00bf
 8002ba4:	0951008c 	.word	0x0951008c
 8002ba8:	05e30084 	.word	0x05e30084
 8002bac:	00a90587 	.word	0x00a90587
 8002bb0:	00a90566 	.word	0x00a90566
 8002bb4:	01130113 	.word	0x01130113
 8002bb8:	07d20155 	.word	0x07d20155
 8002bbc:	078207a8 	.word	0x078207a8
 8002bc0:	075c0069 	.word	0x075c0069
 8002bc4:	07f70805 	.word	0x07f70805
 8002bc8:	006908c8 	.word	0x006908c8
 8002bcc:	0069069d 	.word	0x0069069d
 8002bd0:	00e10069 	.word	0x00e10069
 8002bd4:	067a00e1 	.word	0x067a00e1
 8002bd8:	063f0645 	.word	0x063f0645
 8002bdc:	06e008ba 	.word	0x06e008ba
 8002be0:	061901ec 	.word	0x061901ec
 8002be4:	07100736 	.word	0x07100736
 8002be8:	040c0069 	.word	0x040c0069
 8002bec:	03c003e6 	.word	0x03c003e6
 8002bf0:	03480372 	.word	0x03480372
 8002bf4:	025e008c 	.word	0x025e008c
 8002bf8:	008c008c 	.word	0x008c008c
 8002bfc:	4611      	mov	r1, r2
 8002bfe:	f7fd fd0f 	bl	8000620 <d_lookup_template_argument>
 8002c02:	4602      	mov	r2, r0
 8002c04:	b188      	cbz	r0, 8002c2a <d_print_comp_inner+0xf2>
 8002c06:	7803      	ldrb	r3, [r0, #0]
 8002c08:	2b2f      	cmp	r3, #47	@ 0x2f
 8002c0a:	f041 833a 	bne.w	8004282 <d_print_comp_inner+0x174a>
 8002c0e:	f8d4 3124 	ldr.w	r3, [r4, #292]	@ 0x124
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f2c1 8335 	blt.w	8004282 <d_print_comp_inner+0x174a>
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f001 832e 	beq.w	800427a <d_print_comp_inner+0x1742>
 8002c1e:	6912      	ldr	r2, [r2, #16]
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b112      	cbz	r2, 8002c2a <d_print_comp_inner+0xf2>
 8002c24:	7811      	ldrb	r1, [r2, #0]
 8002c26:	292f      	cmp	r1, #47	@ 0x2f
 8002c28:	d0f6      	beq.n	8002c18 <d_print_comp_inner+0xe0>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	f8c4 3118 	str.w	r3, [r4, #280]	@ 0x118
 8002c30:	b015      	add	sp, #84	@ 0x54
 8002c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c36:	f8d0 1114 	ldr.w	r1, [r0, #276]	@ 0x114
 8002c3a:	468c      	mov	ip, r1
 8002c3c:	2900      	cmp	r1, #0
 8002c3e:	f001 8753 	beq.w	8004ae8 <d_print_comp_inner+0x1fb0>
 8002c42:	460b      	mov	r3, r1
 8002c44:	e001      	b.n	8002c4a <d_print_comp_inner+0x112>
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	b1a3      	cbz	r3, 8002c74 <d_print_comp_inner+0x13c>
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	2a00      	cmp	r2, #0
 8002c4e:	d1fa      	bne.n	8002c46 <d_print_comp_inner+0x10e>
 8002c50:	685a      	ldr	r2, [r3, #4]
 8002c52:	7812      	ldrb	r2, [r2, #0]
 8002c54:	f1a2 0019 	sub.w	r0, r2, #25
 8002c58:	2802      	cmp	r0, #2
 8002c5a:	d80b      	bhi.n	8002c74 <d_print_comp_inner+0x13c>
 8002c5c:	4297      	cmp	r7, r2
 8002c5e:	d1f2      	bne.n	8002c46 <d_print_comp_inner+0x10e>
 8002c60:	68ea      	ldr	r2, [r5, #12]
 8002c62:	2111      	movs	r1, #17
 8002c64:	4620      	mov	r0, r4
 8002c66:	b015      	add	sp, #84	@ 0x54
 8002c68:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c6c:	f001 bfaa 	b.w	8004bc4 <d_print_comp>
 8002c70:	f8d0 1114 	ldr.w	r1, [r0, #276]	@ 0x114
 8002c74:	f8d4 3110 	ldr.w	r3, [r4, #272]	@ 0x110
 8002c78:	9307      	str	r3, [sp, #28]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e9cd 5305 	strd	r5, r3, [sp, #20]
 8002c80:	aa04      	add	r2, sp, #16
 8002c82:	f8c4 2114 	str.w	r2, [r4, #276]	@ 0x114
 8002c86:	9104      	str	r1, [sp, #16]
 8002c88:	68ea      	ldr	r2, [r5, #12]
 8002c8a:	2111      	movs	r1, #17
 8002c8c:	4620      	mov	r0, r4
 8002c8e:	f001 ff99 	bl	8004bc4 <d_print_comp>
 8002c92:	9b06      	ldr	r3, [sp, #24]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f001 82a5 	beq.w	80041e4 <d_print_comp_inner+0x16ac>
 8002c9a:	9b04      	ldr	r3, [sp, #16]
 8002c9c:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8002ca0:	2e00      	cmp	r6, #0
 8002ca2:	d0c5      	beq.n	8002c30 <d_print_comp_inner+0xf8>
 8002ca4:	f8c4 8110 	str.w	r8, [r4, #272]	@ 0x110
 8002ca8:	e7c2      	b.n	8002c30 <d_print_comp_inner+0xf8>
 8002caa:	e9d0 3144 	ldrd	r3, r1, [r0, #272]	@ 0x110
 8002cae:	aa04      	add	r2, sp, #16
 8002cb0:	f8c0 2114 	str.w	r2, [r0, #276]	@ 0x114
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	e9cd 1504 	strd	r1, r5, [sp, #16]
 8002cba:	9206      	str	r2, [sp, #24]
 8002cbc:	2111      	movs	r1, #17
 8002cbe:	692a      	ldr	r2, [r5, #16]
 8002cc0:	9307      	str	r3, [sp, #28]
 8002cc2:	f001 ff7f 	bl	8004bc4 <d_print_comp>
 8002cc6:	9b06      	ldr	r3, [sp, #24]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f001 8411 	beq.w	80044f0 <d_print_comp_inner+0x19b8>
 8002cce:	9b04      	ldr	r3, [sp, #16]
 8002cd0:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8002cd4:	e7ac      	b.n	8002c30 <d_print_comp_inner+0xf8>
 8002cd6:	68d2      	ldr	r2, [r2, #12]
 8002cd8:	f8d0 9120 	ldr.w	r9, [r0, #288]	@ 0x120
 8002cdc:	7813      	ldrb	r3, [r2, #0]
 8002cde:	f1b9 0f00 	cmp.w	r9, #0
 8002ce2:	d103      	bne.n	8002cec <d_print_comp_inner+0x1b4>
 8002ce4:	2b05      	cmp	r3, #5
 8002ce6:	f001 853e 	beq.w	8004766 <d_print_comp_inner+0x1c2e>
 8002cea:	464e      	mov	r6, r9
 8002cec:	4610      	mov	r0, r2
 8002cee:	2b23      	cmp	r3, #35	@ 0x23
 8002cf0:	f001 8410 	beq.w	8004514 <d_print_comp_inner+0x19dc>
 8002cf4:	429f      	cmp	r7, r3
 8002cf6:	f8d4 c114 	ldr.w	ip, [r4, #276]	@ 0x114
 8002cfa:	f001 8449 	beq.w	8004590 <d_print_comp_inner+0x1a58>
 8002cfe:	2b24      	cmp	r3, #36	@ 0x24
 8002d00:	f001 80f4 	beq.w	8003eec <d_print_comp_inner+0x13b4>
 8002d04:	f8d4 3110 	ldr.w	r3, [r4, #272]	@ 0x110
 8002d08:	9307      	str	r3, [sp, #28]
 8002d0a:	ab04      	add	r3, sp, #16
 8002d0c:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8002d10:	2300      	movs	r3, #0
 8002d12:	e9cd c504 	strd	ip, r5, [sp, #16]
 8002d16:	9306      	str	r3, [sp, #24]
 8002d18:	e7b7      	b.n	8002c8a <d_print_comp_inner+0x152>
 8002d1a:	68d2      	ldr	r2, [r2, #12]
 8002d1c:	7813      	ldrb	r3, [r2, #0]
 8002d1e:	2b27      	cmp	r3, #39	@ 0x27
 8002d20:	f041 833b 	bne.w	800439a <d_print_comp_inner+0x1862>
 8002d24:	68d3      	ldr	r3, [r2, #12]
 8002d26:	7c1e      	ldrb	r6, [r3, #16]
 8002d28:	2e06      	cmp	r6, #6
 8002d2a:	f201 828c 	bhi.w	8004246 <d_print_comp_inner+0x170e>
 8002d2e:	2e00      	cmp	r6, #0
 8002d30:	f041 8553 	bne.w	80047da <d_print_comp_inner+0x1ca2>
 8002d34:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8002d38:	29ff      	cmp	r1, #255	@ 0xff
 8002d3a:	f001 8503 	beq.w	8004744 <d_print_comp_inner+0x1c0c>
 8002d3e:	1c4b      	adds	r3, r1, #1
 8002d40:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8002d44:	2328      	movs	r3, #40	@ 0x28
 8002d46:	5463      	strb	r3, [r4, r1]
 8002d48:	4620      	mov	r0, r4
 8002d4a:	2111      	movs	r1, #17
 8002d4c:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8002d50:	f001 ff38 	bl	8004bc4 <d_print_comp>
 8002d54:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8002d58:	29ff      	cmp	r1, #255	@ 0xff
 8002d5a:	f001 84e3 	beq.w	8004724 <d_print_comp_inner+0x1bec>
 8002d5e:	1c4b      	adds	r3, r1, #1
 8002d60:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8002d64:	2329      	movs	r3, #41	@ 0x29
 8002d66:	5463      	strb	r3, [r4, r1]
 8002d68:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8002d6c:	782b      	ldrb	r3, [r5, #0]
 8002d6e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002d70:	f001 84d2 	beq.w	8004718 <d_print_comp_inner+0x1be0>
 8002d74:	2e08      	cmp	r6, #8
 8002d76:	f001 84c3 	beq.w	8004700 <d_print_comp_inner+0x1bc8>
 8002d7a:	692a      	ldr	r2, [r5, #16]
 8002d7c:	e771      	b.n	8002c62 <d_print_comp_inner+0x12a>
 8002d7e:	68d2      	ldr	r2, [r2, #12]
 8002d80:	b112      	cbz	r2, 8002d88 <d_print_comp_inner+0x250>
 8002d82:	2111      	movs	r1, #17
 8002d84:	f001 ff1e 	bl	8004bc4 <d_print_comp>
 8002d88:	692b      	ldr	r3, [r5, #16]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f43f af50 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8002d90:	f8d4 6100 	ldr.w	r6, [r4, #256]	@ 0x100
 8002d94:	2efd      	cmp	r6, #253	@ 0xfd
 8002d96:	f201 83e7 	bhi.w	8004568 <d_print_comp_inner+0x1a30>
 8002d9a:	4fcd      	ldr	r7, [pc, #820]	@ (80030d0 <d_print_comp_inner+0x598>)
 8002d9c:	f04f 0900 	mov.w	r9, #0
 8002da0:	f107 0a02 	add.w	sl, r7, #2
 8002da4:	4631      	mov	r1, r6
 8002da6:	e009      	b.n	8002dbc <d_print_comp_inner+0x284>
 8002da8:	460b      	mov	r3, r1
 8002daa:	3101      	adds	r1, #1
 8002dac:	45ba      	cmp	sl, r7
 8002dae:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8002db2:	54e6      	strb	r6, [r4, r3]
 8002db4:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8002db8:	f001 821b 	beq.w	80041f2 <d_print_comp_inner+0x16ba>
 8002dbc:	29ff      	cmp	r1, #255	@ 0xff
 8002dbe:	f817 6b01 	ldrb.w	r6, [r7], #1
 8002dc2:	d1f1      	bne.n	8002da8 <d_print_comp_inner+0x270>
 8002dc4:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8002dc8:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8002dcc:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8002dd0:	4620      	mov	r0, r4
 8002dd2:	4798      	blx	r3
 8002dd4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8002dd8:	3301      	adds	r3, #1
 8002dda:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8002dde:	2101      	movs	r1, #1
 8002de0:	2300      	movs	r3, #0
 8002de2:	e7e3      	b.n	8002dac <d_print_comp_inner+0x274>
 8002de4:	68d2      	ldr	r2, [r2, #12]
 8002de6:	2111      	movs	r1, #17
 8002de8:	f001 feec 	bl	8004bc4 <d_print_comp>
 8002dec:	49b9      	ldr	r1, [pc, #740]	@ (80030d4 <d_print_comp_inner+0x59c>)
 8002dee:	4620      	mov	r0, r4
 8002df0:	f7fd fc7a 	bl	80006e8 <d_append_string>
 8002df4:	692f      	ldr	r7, [r5, #16]
 8002df6:	783b      	ldrb	r3, [r7, #0]
 8002df8:	2b48      	cmp	r3, #72	@ 0x48
 8002dfa:	f001 802a 	beq.w	8003e52 <d_print_comp_inner+0x131a>
 8002dfe:	463a      	mov	r2, r7
 8002e00:	e72f      	b.n	8002c62 <d_print_comp_inner+0x12a>
 8002e02:	4eb5      	ldr	r6, [pc, #724]	@ (80030d8 <d_print_comp_inner+0x5a0>)
 8002e04:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8002e08:	f106 091e 	add.w	r9, r6, #30
 8002e0c:	f04f 0800 	mov.w	r8, #0
 8002e10:	e009      	b.n	8002e26 <d_print_comp_inner+0x2ee>
 8002e12:	460b      	mov	r3, r1
 8002e14:	3101      	adds	r1, #1
 8002e16:	45b1      	cmp	r9, r6
 8002e18:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8002e1c:	54e7      	strb	r7, [r4, r3]
 8002e1e:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8002e22:	f43f af1d 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8002e26:	29ff      	cmp	r1, #255	@ 0xff
 8002e28:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002e2c:	d1f1      	bne.n	8002e12 <d_print_comp_inner+0x2da>
 8002e2e:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8002e32:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8002e36:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8002e3a:	4620      	mov	r0, r4
 8002e3c:	4798      	blx	r3
 8002e3e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8002e42:	3301      	adds	r3, #1
 8002e44:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8002e48:	2101      	movs	r1, #1
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e7e3      	b.n	8002e16 <d_print_comp_inner+0x2de>
 8002e4e:	4ea3      	ldr	r6, [pc, #652]	@ (80030dc <d_print_comp_inner+0x5a4>)
 8002e50:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8002e54:	f106 0915 	add.w	r9, r6, #21
 8002e58:	f04f 0800 	mov.w	r8, #0
 8002e5c:	e009      	b.n	8002e72 <d_print_comp_inner+0x33a>
 8002e5e:	460b      	mov	r3, r1
 8002e60:	3101      	adds	r1, #1
 8002e62:	45b1      	cmp	r9, r6
 8002e64:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8002e68:	54e7      	strb	r7, [r4, r3]
 8002e6a:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8002e6e:	f001 80cc 	beq.w	800400a <d_print_comp_inner+0x14d2>
 8002e72:	29ff      	cmp	r1, #255	@ 0xff
 8002e74:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002e78:	d1f1      	bne.n	8002e5e <d_print_comp_inner+0x326>
 8002e7a:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8002e7e:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8002e82:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8002e86:	4620      	mov	r0, r4
 8002e88:	4798      	blx	r3
 8002e8a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8002e8e:	3301      	adds	r3, #1
 8002e90:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8002e94:	2101      	movs	r1, #1
 8002e96:	2300      	movs	r3, #0
 8002e98:	e7e3      	b.n	8002e62 <d_print_comp_inner+0x32a>
 8002e9a:	68d7      	ldr	r7, [r2, #12]
 8002e9c:	f8d0 9114 	ldr.w	r9, [r0, #276]	@ 0x114
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f8c0 2114 	str.w	r2, [r0, #276]	@ 0x114
 8002ea6:	2f00      	cmp	r7, #0
 8002ea8:	f43f aebf 	beq.w	8002c2a <d_print_comp_inner+0xf2>
 8002eac:	f10d 0810 	add.w	r8, sp, #16
 8002eb0:	f8d0 1110 	ldr.w	r1, [r0, #272]	@ 0x110
 8002eb4:	4643      	mov	r3, r8
 8002eb6:	4694      	mov	ip, r2
 8002eb8:	4696      	mov	lr, r2
 8002eba:	e9c3 2700 	strd	r2, r7, [r3]
 8002ebe:	e9c3 e102 	strd	lr, r1, [r3, #8]
 8002ec2:	783a      	ldrb	r2, [r7, #0]
 8002ec4:	2a4e      	cmp	r2, #78	@ 0x4e
 8002ec6:	469a      	mov	sl, r3
 8002ec8:	f1a2 0b1c 	sub.w	fp, r2, #28
 8002ecc:	f1a2 0050 	sub.w	r0, r2, #80	@ 0x50
 8002ed0:	f10c 0601 	add.w	r6, ip, #1
 8002ed4:	f001 801d 	beq.w	8003f12 <d_print_comp_inner+0x13da>
 8002ed8:	f201 8018 	bhi.w	8003f0c <d_print_comp_inner+0x13d4>
 8002edc:	f1bb 0f04 	cmp.w	fp, #4
 8002ee0:	f241 8017 	bls.w	8003f12 <d_print_comp_inner+0x13da>
 8002ee4:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8002ee8:	783b      	ldrb	r3, [r7, #0]
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	f001 83a2 	beq.w	8004634 <d_print_comp_inner+0x1afc>
 8002ef0:	2b04      	cmp	r3, #4
 8002ef2:	d104      	bne.n	8002efe <d_print_comp_inner+0x3c6>
 8002ef4:	e9cd 1702 	strd	r1, r7, [sp, #8]
 8002ef8:	ab02      	add	r3, sp, #8
 8002efa:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 8002efe:	692a      	ldr	r2, [r5, #16]
 8002f00:	2111      	movs	r1, #17
 8002f02:	4620      	mov	r0, r4
 8002f04:	f001 fe5e 	bl	8004bc4 <d_print_comp>
 8002f08:	783b      	ldrb	r3, [r7, #0]
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	d102      	bne.n	8002f14 <d_print_comp_inner+0x3dc>
 8002f0e:	9b02      	ldr	r3, [sp, #8]
 8002f10:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 8002f14:	eb08 1506 	add.w	r5, r8, r6, lsl #4
 8002f18:	2720      	movs	r7, #32
 8002f1a:	f855 6c08 	ldr.w	r6, [r5, #-8]
 8002f1e:	2e00      	cmp	r6, #0
 8002f20:	f001 817e 	beq.w	8004220 <d_print_comp_inner+0x16e8>
 8002f24:	3d10      	subs	r5, #16
 8002f26:	45a8      	cmp	r8, r5
 8002f28:	d1f7      	bne.n	8002f1a <d_print_comp_inner+0x3e2>
 8002f2a:	f8c4 9114 	str.w	r9, [r4, #276]	@ 0x114
 8002f2e:	e67f      	b.n	8002c30 <d_print_comp_inner+0xf8>
 8002f30:	4e6b      	ldr	r6, [pc, #428]	@ (80030e0 <d_print_comp_inner+0x5a8>)
 8002f32:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8002f36:	f106 090a 	add.w	r9, r6, #10
 8002f3a:	f04f 0800 	mov.w	r8, #0
 8002f3e:	e009      	b.n	8002f54 <d_print_comp_inner+0x41c>
 8002f40:	460b      	mov	r3, r1
 8002f42:	3101      	adds	r1, #1
 8002f44:	45b1      	cmp	r9, r6
 8002f46:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8002f4a:	54e7      	strb	r7, [r4, r3]
 8002f4c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8002f50:	f001 8059 	beq.w	8004006 <d_print_comp_inner+0x14ce>
 8002f54:	29ff      	cmp	r1, #255	@ 0xff
 8002f56:	f816 7b01 	ldrb.w	r7, [r6], #1
 8002f5a:	d1f1      	bne.n	8002f40 <d_print_comp_inner+0x408>
 8002f5c:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8002f60:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8002f64:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8002f68:	4620      	mov	r0, r4
 8002f6a:	4798      	blx	r3
 8002f6c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8002f70:	3301      	adds	r3, #1
 8002f72:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8002f76:	2101      	movs	r1, #1
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e7e3      	b.n	8002f44 <d_print_comp_inner+0x40c>
 8002f7c:	4e59      	ldr	r6, [pc, #356]	@ (80030e4 <d_print_comp_inner+0x5ac>)
 8002f7e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8002f82:	f106 0915 	add.w	r9, r6, #21
 8002f86:	f04f 0800 	mov.w	r8, #0
 8002f8a:	e009      	b.n	8002fa0 <d_print_comp_inner+0x468>
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	3101      	adds	r1, #1
 8002f90:	45b1      	cmp	r9, r6
 8002f92:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8002f96:	54e7      	strb	r7, [r4, r3]
 8002f98:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8002f9c:	f43f ae60 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8002fa0:	29ff      	cmp	r1, #255	@ 0xff
 8002fa2:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002fa6:	d1f1      	bne.n	8002f8c <d_print_comp_inner+0x454>
 8002fa8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8002fac:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8002fb0:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8002fb4:	4620      	mov	r0, r4
 8002fb6:	4798      	blx	r3
 8002fb8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	e7e3      	b.n	8002f90 <d_print_comp_inner+0x458>
 8002fc8:	4e47      	ldr	r6, [pc, #284]	@ (80030e8 <d_print_comp_inner+0x5b0>)
 8002fca:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8002fce:	f106 0918 	add.w	r9, r6, #24
 8002fd2:	f04f 0800 	mov.w	r8, #0
 8002fd6:	e009      	b.n	8002fec <d_print_comp_inner+0x4b4>
 8002fd8:	460b      	mov	r3, r1
 8002fda:	3101      	adds	r1, #1
 8002fdc:	454e      	cmp	r6, r9
 8002fde:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8002fe2:	54e7      	strb	r7, [r4, r3]
 8002fe4:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8002fe8:	f000 87a0 	beq.w	8003f2c <d_print_comp_inner+0x13f4>
 8002fec:	29ff      	cmp	r1, #255	@ 0xff
 8002fee:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002ff2:	d1f1      	bne.n	8002fd8 <d_print_comp_inner+0x4a0>
 8002ff4:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8002ff8:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8002ffc:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003000:	4620      	mov	r0, r4
 8003002:	4798      	blx	r3
 8003004:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003008:	3301      	adds	r3, #1
 800300a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800300e:	2101      	movs	r1, #1
 8003010:	2300      	movs	r3, #0
 8003012:	e7e3      	b.n	8002fdc <d_print_comp_inner+0x4a4>
 8003014:	4e35      	ldr	r6, [pc, #212]	@ (80030ec <d_print_comp_inner+0x5b4>)
 8003016:	68d2      	ldr	r2, [r2, #12]
 8003018:	2111      	movs	r1, #17
 800301a:	f001 fdd3 	bl	8004bc4 <d_print_comp>
 800301e:	f106 0908 	add.w	r9, r6, #8
 8003022:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003026:	f04f 0800 	mov.w	r8, #0
 800302a:	e009      	b.n	8003040 <d_print_comp_inner+0x508>
 800302c:	460b      	mov	r3, r1
 800302e:	3101      	adds	r1, #1
 8003030:	45b1      	cmp	r9, r6
 8003032:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003036:	54e7      	strb	r7, [r4, r3]
 8003038:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800303c:	f000 8743 	beq.w	8003ec6 <d_print_comp_inner+0x138e>
 8003040:	29ff      	cmp	r1, #255	@ 0xff
 8003042:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003046:	d1f1      	bne.n	800302c <d_print_comp_inner+0x4f4>
 8003048:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 800304c:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003050:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003054:	4620      	mov	r0, r4
 8003056:	4798      	blx	r3
 8003058:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800305c:	3301      	adds	r3, #1
 800305e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003062:	2101      	movs	r1, #1
 8003064:	2300      	movs	r3, #0
 8003066:	e7e3      	b.n	8003030 <d_print_comp_inner+0x4f8>
 8003068:	e9d2 5303 	ldrd	r5, r3, [r2, #12]
 800306c:	2b00      	cmp	r3, #0
 800306e:	f43f addf 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003072:	442b      	add	r3, r5
 8003074:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003078:	3d01      	subs	r5, #1
 800307a:	1e5f      	subs	r7, r3, #1
 800307c:	f04f 0800 	mov.w	r8, #0
 8003080:	e009      	b.n	8003096 <d_print_comp_inner+0x55e>
 8003082:	460b      	mov	r3, r1
 8003084:	3101      	adds	r1, #1
 8003086:	42af      	cmp	r7, r5
 8003088:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800308c:	54e6      	strb	r6, [r4, r3]
 800308e:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003092:	f43f adcd 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003096:	29ff      	cmp	r1, #255	@ 0xff
 8003098:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800309c:	d1f1      	bne.n	8003082 <d_print_comp_inner+0x54a>
 800309e:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80030a2:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80030a6:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80030aa:	4620      	mov	r0, r4
 80030ac:	4798      	blx	r3
 80030ae:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80030b2:	3301      	adds	r3, #1
 80030b4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80030b8:	2101      	movs	r1, #1
 80030ba:	2300      	movs	r3, #0
 80030bc:	e7e3      	b.n	8003086 <d_print_comp_inner+0x54e>
 80030be:	4e0c      	ldr	r6, [pc, #48]	@ (80030f0 <d_print_comp_inner+0x5b8>)
 80030c0:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80030c4:	f106 0911 	add.w	r9, r6, #17
 80030c8:	f04f 0800 	mov.w	r8, #0
 80030cc:	e01c      	b.n	8003108 <d_print_comp_inner+0x5d0>
 80030ce:	bf00      	nop
 80030d0:	080aeed8 	.word	0x080aeed8
 80030d4:	080aed38 	.word	0x080aed38
 80030d8:	080aed57 	.word	0x080aed57
 80030dc:	080aee77 	.word	0x080aee77
 80030e0:	080aef3c 	.word	0x080aef3c
 80030e4:	080aedeb 	.word	0x080aedeb
 80030e8:	080aed8f 	.word	0x080aed8f
 80030ec:	080aefbb 	.word	0x080aefbb
 80030f0:	080aee8f 	.word	0x080aee8f
 80030f4:	460b      	mov	r3, r1
 80030f6:	3101      	adds	r1, #1
 80030f8:	45b1      	cmp	r9, r6
 80030fa:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80030fe:	54e7      	strb	r7, [r4, r3]
 8003100:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003104:	f43f adac 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8003108:	29ff      	cmp	r1, #255	@ 0xff
 800310a:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800310e:	d1f1      	bne.n	80030f4 <d_print_comp_inner+0x5bc>
 8003110:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003114:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003118:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 800311c:	4620      	mov	r0, r4
 800311e:	4798      	blx	r3
 8003120:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003124:	3301      	adds	r3, #1
 8003126:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800312a:	2101      	movs	r1, #1
 800312c:	2300      	movs	r3, #0
 800312e:	e7e3      	b.n	80030f8 <d_print_comp_inner+0x5c0>
 8003130:	68d5      	ldr	r5, [r2, #12]
 8003132:	2d00      	cmp	r5, #0
 8003134:	f041 80b2 	bne.w	800429c <d_print_comp_inner+0x1764>
 8003138:	49ca      	ldr	r1, [pc, #808]	@ (8003464 <d_print_comp_inner+0x92c>)
 800313a:	4620      	mov	r0, r4
 800313c:	b015      	add	sp, #84	@ 0x54
 800313e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003142:	f7fd bad1 	b.w	80006e8 <d_append_string>
 8003146:	f8d0 3120 	ldr.w	r3, [r0, #288]	@ 0x120
 800314a:	2b00      	cmp	r3, #0
 800314c:	f43f ad56 	beq.w	8002bfc <d_print_comp_inner+0xc4>
 8003150:	4ec5      	ldr	r6, [pc, #788]	@ (8003468 <d_print_comp_inner+0x930>)
 8003152:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003156:	f106 0905 	add.w	r9, r6, #5
 800315a:	f04f 0800 	mov.w	r8, #0
 800315e:	e009      	b.n	8003174 <d_print_comp_inner+0x63c>
 8003160:	460b      	mov	r3, r1
 8003162:	3101      	adds	r1, #1
 8003164:	45b1      	cmp	r9, r6
 8003166:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800316a:	54e7      	strb	r7, [r4, r3]
 800316c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003170:	f001 80e2 	beq.w	8004338 <d_print_comp_inner+0x1800>
 8003174:	29ff      	cmp	r1, #255	@ 0xff
 8003176:	f816 7b01 	ldrb.w	r7, [r6], #1
 800317a:	d1f1      	bne.n	8003160 <d_print_comp_inner+0x628>
 800317c:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003180:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003184:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003188:	4620      	mov	r0, r4
 800318a:	4798      	blx	r3
 800318c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003190:	3301      	adds	r3, #1
 8003192:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003196:	2101      	movs	r1, #1
 8003198:	2300      	movs	r3, #0
 800319a:	e7e3      	b.n	8003164 <d_print_comp_inner+0x62c>
 800319c:	4eb3      	ldr	r6, [pc, #716]	@ (800346c <d_print_comp_inner+0x934>)
 800319e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80031a2:	f106 090d 	add.w	r9, r6, #13
 80031a6:	f04f 0800 	mov.w	r8, #0
 80031aa:	e009      	b.n	80031c0 <d_print_comp_inner+0x688>
 80031ac:	460b      	mov	r3, r1
 80031ae:	3101      	adds	r1, #1
 80031b0:	454e      	cmp	r6, r9
 80031b2:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80031b6:	54e7      	strb	r7, [r4, r3]
 80031b8:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80031bc:	f43f ad50 	beq.w	8002c60 <d_print_comp_inner+0x128>
 80031c0:	29ff      	cmp	r1, #255	@ 0xff
 80031c2:	f816 7b01 	ldrb.w	r7, [r6], #1
 80031c6:	d1f1      	bne.n	80031ac <d_print_comp_inner+0x674>
 80031c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80031cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80031d0:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80031d4:	4620      	mov	r0, r4
 80031d6:	4798      	blx	r3
 80031d8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80031dc:	3301      	adds	r3, #1
 80031de:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80031e2:	2101      	movs	r1, #1
 80031e4:	2300      	movs	r3, #0
 80031e6:	e7e3      	b.n	80031b0 <d_print_comp_inner+0x678>
 80031e8:	4ea1      	ldr	r6, [pc, #644]	@ (8003470 <d_print_comp_inner+0x938>)
 80031ea:	68d2      	ldr	r2, [r2, #12]
 80031ec:	2111      	movs	r1, #17
 80031ee:	f001 fce9 	bl	8004bc4 <d_print_comp>
 80031f2:	f106 0905 	add.w	r9, r6, #5
 80031f6:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80031fa:	f04f 0800 	mov.w	r8, #0
 80031fe:	e009      	b.n	8003214 <d_print_comp_inner+0x6dc>
 8003200:	460b      	mov	r3, r1
 8003202:	3101      	adds	r1, #1
 8003204:	454e      	cmp	r6, r9
 8003206:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800320a:	54e7      	strb	r7, [r4, r3]
 800320c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003210:	f000 8659 	beq.w	8003ec6 <d_print_comp_inner+0x138e>
 8003214:	29ff      	cmp	r1, #255	@ 0xff
 8003216:	f816 7b01 	ldrb.w	r7, [r6], #1
 800321a:	d1f1      	bne.n	8003200 <d_print_comp_inner+0x6c8>
 800321c:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003220:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003224:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003228:	4620      	mov	r0, r4
 800322a:	4798      	blx	r3
 800322c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003230:	3301      	adds	r3, #1
 8003232:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003236:	2101      	movs	r1, #1
 8003238:	2300      	movs	r3, #0
 800323a:	e7e3      	b.n	8003204 <d_print_comp_inner+0x6cc>
 800323c:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8003240:	4641      	mov	r1, r8
 8003242:	f7fd fa07 	bl	8000654 <d_find_pack>
 8003246:	2700      	movs	r7, #0
 8003248:	b930      	cbnz	r0, 8003258 <d_print_comp_inner+0x720>
 800324a:	f001 bb2c 	b.w	80048a6 <d_print_comp_inner+0x1d6e>
 800324e:	68c3      	ldr	r3, [r0, #12]
 8003250:	b12b      	cbz	r3, 800325e <d_print_comp_inner+0x726>
 8003252:	6900      	ldr	r0, [r0, #16]
 8003254:	3701      	adds	r7, #1
 8003256:	b128      	cbz	r0, 8003264 <d_print_comp_inner+0x72c>
 8003258:	7803      	ldrb	r3, [r0, #0]
 800325a:	2b2f      	cmp	r3, #47	@ 0x2f
 800325c:	d0f7      	beq.n	800324e <d_print_comp_inner+0x716>
 800325e:	2f00      	cmp	r7, #0
 8003260:	f43f ace6 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003264:	46c3      	mov	fp, r8
 8003266:	f107 39ff 	add.w	r9, r7, #4294967295	@ 0xffffffff
 800326a:	f04f 0a00 	mov.w	sl, #0
 800326e:	46a0      	mov	r8, r4
 8003270:	e003      	b.n	800327a <d_print_comp_inner+0x742>
 8003272:	3601      	adds	r6, #1
 8003274:	42b7      	cmp	r7, r6
 8003276:	f43f acdb 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 800327a:	f8c8 6124 	str.w	r6, [r8, #292]	@ 0x124
 800327e:	465a      	mov	r2, fp
 8003280:	2111      	movs	r1, #17
 8003282:	4640      	mov	r0, r8
 8003284:	f001 fc9e 	bl	8004bc4 <d_print_comp>
 8003288:	454e      	cmp	r6, r9
 800328a:	daf2      	bge.n	8003272 <d_print_comp_inner+0x73a>
 800328c:	4d79      	ldr	r5, [pc, #484]	@ (8003474 <d_print_comp_inner+0x93c>)
 800328e:	9601      	str	r6, [sp, #4]
 8003290:	f8d8 1100 	ldr.w	r1, [r8, #256]	@ 0x100
 8003294:	1cac      	adds	r4, r5, #2
 8003296:	4646      	mov	r6, r8
 8003298:	e00a      	b.n	80032b0 <d_print_comp_inner+0x778>
 800329a:	460b      	mov	r3, r1
 800329c:	3101      	adds	r1, #1
 800329e:	42ac      	cmp	r4, r5
 80032a0:	f8c6 1100 	str.w	r1, [r6, #256]	@ 0x100
 80032a4:	f806 8003 	strb.w	r8, [r6, r3]
 80032a8:	f886 8104 	strb.w	r8, [r6, #260]	@ 0x104
 80032ac:	f000 8607 	beq.w	8003ebe <d_print_comp_inner+0x1386>
 80032b0:	29ff      	cmp	r1, #255	@ 0xff
 80032b2:	f815 8b01 	ldrb.w	r8, [r5], #1
 80032b6:	d1f0      	bne.n	800329a <d_print_comp_inner+0x762>
 80032b8:	f8d6 3108 	ldr.w	r3, [r6, #264]	@ 0x108
 80032bc:	f8d6 210c 	ldr.w	r2, [r6, #268]	@ 0x10c
 80032c0:	f886 a0ff 	strb.w	sl, [r6, #255]	@ 0xff
 80032c4:	4630      	mov	r0, r6
 80032c6:	4798      	blx	r3
 80032c8:	f8d6 3128 	ldr.w	r3, [r6, #296]	@ 0x128
 80032cc:	3301      	adds	r3, #1
 80032ce:	f8c6 3128 	str.w	r3, [r6, #296]	@ 0x128
 80032d2:	2101      	movs	r1, #1
 80032d4:	2300      	movs	r3, #0
 80032d6:	e7e2      	b.n	800329e <d_print_comp_inner+0x766>
 80032d8:	4e67      	ldr	r6, [pc, #412]	@ (8003478 <d_print_comp_inner+0x940>)
 80032da:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80032de:	f106 091a 	add.w	r9, r6, #26
 80032e2:	f04f 0800 	mov.w	r8, #0
 80032e6:	e009      	b.n	80032fc <d_print_comp_inner+0x7c4>
 80032e8:	460b      	mov	r3, r1
 80032ea:	3101      	adds	r1, #1
 80032ec:	454e      	cmp	r6, r9
 80032ee:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80032f2:	54e7      	strb	r7, [r4, r3]
 80032f4:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80032f8:	f43f acb2 	beq.w	8002c60 <d_print_comp_inner+0x128>
 80032fc:	29ff      	cmp	r1, #255	@ 0xff
 80032fe:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003302:	d1f1      	bne.n	80032e8 <d_print_comp_inner+0x7b0>
 8003304:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003308:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 800330c:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003310:	4620      	mov	r0, r4
 8003312:	4798      	blx	r3
 8003314:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003318:	3301      	adds	r3, #1
 800331a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800331e:	2101      	movs	r1, #1
 8003320:	2300      	movs	r3, #0
 8003322:	e7e3      	b.n	80032ec <d_print_comp_inner+0x7b4>
 8003324:	4e55      	ldr	r6, [pc, #340]	@ (800347c <d_print_comp_inner+0x944>)
 8003326:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800332a:	f106 0916 	add.w	r9, r6, #22
 800332e:	f04f 0800 	mov.w	r8, #0
 8003332:	e009      	b.n	8003348 <d_print_comp_inner+0x810>
 8003334:	460b      	mov	r3, r1
 8003336:	3101      	adds	r1, #1
 8003338:	454e      	cmp	r6, r9
 800333a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800333e:	54e7      	strb	r7, [r4, r3]
 8003340:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003344:	f43f ac8c 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8003348:	29ff      	cmp	r1, #255	@ 0xff
 800334a:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800334e:	d1f1      	bne.n	8003334 <d_print_comp_inner+0x7fc>
 8003350:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003354:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003358:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 800335c:	4620      	mov	r0, r4
 800335e:	4798      	blx	r3
 8003360:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003364:	3301      	adds	r3, #1
 8003366:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800336a:	2101      	movs	r1, #1
 800336c:	2300      	movs	r3, #0
 800336e:	e7e3      	b.n	8003338 <d_print_comp_inner+0x800>
 8003370:	4e43      	ldr	r6, [pc, #268]	@ (8003480 <d_print_comp_inner+0x948>)
 8003372:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003376:	f106 090e 	add.w	r9, r6, #14
 800337a:	f04f 0800 	mov.w	r8, #0
 800337e:	e009      	b.n	8003394 <d_print_comp_inner+0x85c>
 8003380:	460b      	mov	r3, r1
 8003382:	3101      	adds	r1, #1
 8003384:	454e      	cmp	r6, r9
 8003386:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800338a:	54e7      	strb	r7, [r4, r3]
 800338c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003390:	f000 8666 	beq.w	8004060 <d_print_comp_inner+0x1528>
 8003394:	29ff      	cmp	r1, #255	@ 0xff
 8003396:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800339a:	d1f1      	bne.n	8003380 <d_print_comp_inner+0x848>
 800339c:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80033a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80033a4:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80033a8:	4620      	mov	r0, r4
 80033aa:	4798      	blx	r3
 80033ac:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80033b0:	3301      	adds	r3, #1
 80033b2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80033b6:	2101      	movs	r1, #1
 80033b8:	2300      	movs	r3, #0
 80033ba:	e7e3      	b.n	8003384 <d_print_comp_inner+0x84c>
 80033bc:	4e31      	ldr	r6, [pc, #196]	@ (8003484 <d_print_comp_inner+0x94c>)
 80033be:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80033c2:	f106 0913 	add.w	r9, r6, #19
 80033c6:	f04f 0800 	mov.w	r8, #0
 80033ca:	e009      	b.n	80033e0 <d_print_comp_inner+0x8a8>
 80033cc:	460b      	mov	r3, r1
 80033ce:	3101      	adds	r1, #1
 80033d0:	45b1      	cmp	r9, r6
 80033d2:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80033d6:	54e7      	strb	r7, [r4, r3]
 80033d8:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80033dc:	f43f ac40 	beq.w	8002c60 <d_print_comp_inner+0x128>
 80033e0:	29ff      	cmp	r1, #255	@ 0xff
 80033e2:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80033e6:	d1f1      	bne.n	80033cc <d_print_comp_inner+0x894>
 80033e8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80033ec:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80033f0:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80033f4:	4620      	mov	r0, r4
 80033f6:	4798      	blx	r3
 80033f8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80033fc:	3301      	adds	r3, #1
 80033fe:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003402:	2101      	movs	r1, #1
 8003404:	2300      	movs	r3, #0
 8003406:	e7e3      	b.n	80033d0 <d_print_comp_inner+0x898>
 8003408:	4e1f      	ldr	r6, [pc, #124]	@ (8003488 <d_print_comp_inner+0x950>)
 800340a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800340e:	f106 090f 	add.w	r9, r6, #15
 8003412:	f04f 0800 	mov.w	r8, #0
 8003416:	e009      	b.n	800342c <d_print_comp_inner+0x8f4>
 8003418:	460b      	mov	r3, r1
 800341a:	3101      	adds	r1, #1
 800341c:	45b1      	cmp	r9, r6
 800341e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003422:	54e7      	strb	r7, [r4, r3]
 8003424:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003428:	f43f ac1a 	beq.w	8002c60 <d_print_comp_inner+0x128>
 800342c:	29ff      	cmp	r1, #255	@ 0xff
 800342e:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003432:	d1f1      	bne.n	8003418 <d_print_comp_inner+0x8e0>
 8003434:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003438:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 800343c:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003440:	4620      	mov	r0, r4
 8003442:	4798      	blx	r3
 8003444:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003448:	3301      	adds	r3, #1
 800344a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800344e:	2101      	movs	r1, #1
 8003450:	2300      	movs	r3, #0
 8003452:	e7e3      	b.n	800341c <d_print_comp_inner+0x8e4>
 8003454:	4e0d      	ldr	r6, [pc, #52]	@ (800348c <d_print_comp_inner+0x954>)
 8003456:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800345a:	f106 091a 	add.w	r9, r6, #26
 800345e:	f04f 0800 	mov.w	r8, #0
 8003462:	e01f      	b.n	80034a4 <d_print_comp_inner+0x96c>
 8003464:	080aef4c 	.word	0x080aef4c
 8003468:	080aed50 	.word	0x080aed50
 800346c:	080aedb4 	.word	0x080aedb4
 8003470:	080aed30 	.word	0x080aed30
 8003474:	080aeed8 	.word	0x080aeed8
 8003478:	080aeea3 	.word	0x080aeea3
 800347c:	080aeea7 	.word	0x080aeea7
 8003480:	080aefab 	.word	0x080aefab
 8003484:	080aee2f 	.word	0x080aee2f
 8003488:	080aee1f 	.word	0x080aee1f
 800348c:	080aee03 	.word	0x080aee03
 8003490:	460b      	mov	r3, r1
 8003492:	3101      	adds	r1, #1
 8003494:	45b1      	cmp	r9, r6
 8003496:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800349a:	54e7      	strb	r7, [r4, r3]
 800349c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80034a0:	f43f abde 	beq.w	8002c60 <d_print_comp_inner+0x128>
 80034a4:	29ff      	cmp	r1, #255	@ 0xff
 80034a6:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80034aa:	d1f1      	bne.n	8003490 <d_print_comp_inner+0x958>
 80034ac:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80034b0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80034b4:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80034b8:	4620      	mov	r0, r4
 80034ba:	4798      	blx	r3
 80034bc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80034c0:	3301      	adds	r3, #1
 80034c2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80034c6:	2101      	movs	r1, #1
 80034c8:	2300      	movs	r3, #0
 80034ca:	e7e3      	b.n	8003494 <d_print_comp_inner+0x95c>
 80034cc:	4ec9      	ldr	r6, [pc, #804]	@ (80037f4 <d_print_comp_inner+0xcbc>)
 80034ce:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80034d2:	f106 0911 	add.w	r9, r6, #17
 80034d6:	f04f 0800 	mov.w	r8, #0
 80034da:	e009      	b.n	80034f0 <d_print_comp_inner+0x9b8>
 80034dc:	460b      	mov	r3, r1
 80034de:	3101      	adds	r1, #1
 80034e0:	45b1      	cmp	r9, r6
 80034e2:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80034e6:	54e7      	strb	r7, [r4, r3]
 80034e8:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80034ec:	f43f abb8 	beq.w	8002c60 <d_print_comp_inner+0x128>
 80034f0:	29ff      	cmp	r1, #255	@ 0xff
 80034f2:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80034f6:	d1f1      	bne.n	80034dc <d_print_comp_inner+0x9a4>
 80034f8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80034fc:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003500:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003504:	4620      	mov	r0, r4
 8003506:	4798      	blx	r3
 8003508:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800350c:	3301      	adds	r3, #1
 800350e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003512:	2101      	movs	r1, #1
 8003514:	2300      	movs	r3, #0
 8003516:	e7e3      	b.n	80034e0 <d_print_comp_inner+0x9a8>
 8003518:	4eb7      	ldr	r6, [pc, #732]	@ (80037f8 <d_print_comp_inner+0xcc0>)
 800351a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800351e:	f106 0919 	add.w	r9, r6, #25
 8003522:	f04f 0800 	mov.w	r8, #0
 8003526:	e009      	b.n	800353c <d_print_comp_inner+0xa04>
 8003528:	460b      	mov	r3, r1
 800352a:	3101      	adds	r1, #1
 800352c:	454e      	cmp	r6, r9
 800352e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003532:	54e7      	strb	r7, [r4, r3]
 8003534:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003538:	f43f ab92 	beq.w	8002c60 <d_print_comp_inner+0x128>
 800353c:	29ff      	cmp	r1, #255	@ 0xff
 800353e:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003542:	d1f1      	bne.n	8003528 <d_print_comp_inner+0x9f0>
 8003544:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003548:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 800354c:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003550:	4620      	mov	r0, r4
 8003552:	4798      	blx	r3
 8003554:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003558:	3301      	adds	r3, #1
 800355a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800355e:	2101      	movs	r1, #1
 8003560:	2300      	movs	r3, #0
 8003562:	e7e3      	b.n	800352c <d_print_comp_inner+0x9f4>
 8003564:	4ea5      	ldr	r6, [pc, #660]	@ (80037fc <d_print_comp_inner+0xcc4>)
 8003566:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800356a:	f106 0916 	add.w	r9, r6, #22
 800356e:	f04f 0800 	mov.w	r8, #0
 8003572:	e009      	b.n	8003588 <d_print_comp_inner+0xa50>
 8003574:	460b      	mov	r3, r1
 8003576:	3101      	adds	r1, #1
 8003578:	45b1      	cmp	r9, r6
 800357a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800357e:	54e7      	strb	r7, [r4, r3]
 8003580:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003584:	f43f ab6c 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8003588:	29ff      	cmp	r1, #255	@ 0xff
 800358a:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800358e:	d1f1      	bne.n	8003574 <d_print_comp_inner+0xa3c>
 8003590:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003594:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003598:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 800359c:	4620      	mov	r0, r4
 800359e:	4798      	blx	r3
 80035a0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80035a4:	3301      	adds	r3, #1
 80035a6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80035aa:	2101      	movs	r1, #1
 80035ac:	2300      	movs	r3, #0
 80035ae:	e7e3      	b.n	8003578 <d_print_comp_inner+0xa40>
 80035b0:	2300      	movs	r3, #0
 80035b2:	f8d0 6114 	ldr.w	r6, [r0, #276]	@ 0x114
 80035b6:	f8d0 7148 	ldr.w	r7, [r0, #328]	@ 0x148
 80035ba:	f8c4 2148 	str.w	r2, [r4, #328]	@ 0x148
 80035be:	2111      	movs	r1, #17
 80035c0:	f8c0 3114 	str.w	r3, [r0, #276]	@ 0x114
 80035c4:	68d2      	ldr	r2, [r2, #12]
 80035c6:	f001 fafd 	bl	8004bc4 <d_print_comp>
 80035ca:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 80035ce:	2b3c      	cmp	r3, #60	@ 0x3c
 80035d0:	f001 8090 	beq.w	80046f4 <d_print_comp_inner+0x1bbc>
 80035d4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80035d8:	29ff      	cmp	r1, #255	@ 0xff
 80035da:	f001 807a 	beq.w	80046d2 <d_print_comp_inner+0x1b9a>
 80035de:	1c4b      	adds	r3, r1, #1
 80035e0:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 80035e4:	233c      	movs	r3, #60	@ 0x3c
 80035e6:	5463      	strb	r3, [r4, r1]
 80035e8:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 80035ec:	692a      	ldr	r2, [r5, #16]
 80035ee:	2111      	movs	r1, #17
 80035f0:	4620      	mov	r0, r4
 80035f2:	f001 fae7 	bl	8004bc4 <d_print_comp>
 80035f6:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 80035fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80035fc:	f001 8063 	beq.w	80046c6 <d_print_comp_inner+0x1b8e>
 8003600:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003604:	29ff      	cmp	r1, #255	@ 0xff
 8003606:	f001 804e 	beq.w	80046a6 <d_print_comp_inner+0x1b6e>
 800360a:	1c4b      	adds	r3, r1, #1
 800360c:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8003610:	233e      	movs	r3, #62	@ 0x3e
 8003612:	5463      	strb	r3, [r4, r1]
 8003614:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003618:	f8c4 6114 	str.w	r6, [r4, #276]	@ 0x114
 800361c:	f8c4 7148 	str.w	r7, [r4, #328]	@ 0x148
 8003620:	f7ff bb06 	b.w	8002c30 <d_print_comp_inner+0xf8>
 8003624:	f9b2 3012 	ldrsh.w	r3, [r2, #18]
 8003628:	2b00      	cmp	r3, #0
 800362a:	f040 875c 	bne.w	80044e6 <d_print_comp_inner+0x19ae>
 800362e:	68ea      	ldr	r2, [r5, #12]
 8003630:	4b73      	ldr	r3, [pc, #460]	@ (8003800 <d_print_comp_inner+0xcc8>)
 8003632:	68d1      	ldr	r1, [r2, #12]
 8003634:	4299      	cmp	r1, r3
 8003636:	d00f      	beq.n	8003658 <d_print_comp_inner+0xb20>
 8003638:	2111      	movs	r1, #17
 800363a:	4620      	mov	r0, r4
 800363c:	f001 fac2 	bl	8004bc4 <d_print_comp>
 8003640:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003644:	29ff      	cmp	r1, #255	@ 0xff
 8003646:	f001 8136 	beq.w	80048b6 <d_print_comp_inner+0x1d7e>
 800364a:	2320      	movs	r3, #32
 800364c:	1c4a      	adds	r2, r1, #1
 800364e:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003652:	5463      	strb	r3, [r4, r1]
 8003654:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003658:	f9b5 3010 	ldrsh.w	r3, [r5, #16]
 800365c:	2b00      	cmp	r3, #0
 800365e:	f000 865b 	beq.w	8004318 <d_print_comp_inner+0x17e0>
 8003662:	4968      	ldr	r1, [pc, #416]	@ (8003804 <d_print_comp_inner+0xccc>)
 8003664:	e569      	b.n	800313a <d_print_comp_inner+0x602>
 8003666:	f8d0 c114 	ldr.w	ip, [r0, #276]	@ 0x114
 800366a:	f8d0 3110 	ldr.w	r3, [r0, #272]	@ 0x110
 800366e:	9307      	str	r3, [sp, #28]
 8003670:	f10d 0810 	add.w	r8, sp, #16
 8003674:	2300      	movs	r3, #0
 8003676:	46e1      	mov	r9, ip
 8003678:	f8cd c010 	str.w	ip, [sp, #16]
 800367c:	f8c0 8114 	str.w	r8, [r0, #276]	@ 0x114
 8003680:	9205      	str	r2, [sp, #20]
 8003682:	9306      	str	r3, [sp, #24]
 8003684:	f1bc 0f00 	cmp.w	ip, #0
 8003688:	f001 8209 	beq.w	8004a9e <d_print_comp_inner+0x1f66>
 800368c:	2701      	movs	r7, #1
 800368e:	4666      	mov	r6, ip
 8003690:	46be      	mov	lr, r7
 8003692:	4694      	mov	ip, r2
 8003694:	4645      	mov	r5, r8
 8003696:	e018      	b.n	80036ca <d_print_comp_inner+0xb92>
 8003698:	68b3      	ldr	r3, [r6, #8]
 800369a:	b9a3      	cbnz	r3, 80036c6 <d_print_comp_inner+0xb8e>
 800369c:	2f03      	cmp	r7, #3
 800369e:	f63f aac4 	bhi.w	8002c2a <d_print_comp_inner+0xf2>
 80036a2:	ab14      	add	r3, sp, #80	@ 0x50
 80036a4:	eb03 1b07 	add.w	fp, r3, r7, lsl #4
 80036a8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80036ac:	f1ab 0a40 	sub.w	sl, fp, #64	@ 0x40
 80036b0:	e88a 000f 	stmia.w	sl, {r0, r1, r2, r3}
 80036b4:	f84b 5c40 	str.w	r5, [fp, #-64]
 80036b8:	eb08 1507 	add.w	r5, r8, r7, lsl #4
 80036bc:	f8c4 5114 	str.w	r5, [r4, #276]	@ 0x114
 80036c0:	3701      	adds	r7, #1
 80036c2:	f8c6 e008 	str.w	lr, [r6, #8]
 80036c6:	6836      	ldr	r6, [r6, #0]
 80036c8:	b126      	cbz	r6, 80036d4 <d_print_comp_inner+0xb9c>
 80036ca:	6873      	ldr	r3, [r6, #4]
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	3b19      	subs	r3, #25
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d9e1      	bls.n	8003698 <d_print_comp_inner+0xb60>
 80036d4:	f8dc 2010 	ldr.w	r2, [ip, #16]
 80036d8:	2111      	movs	r1, #17
 80036da:	4620      	mov	r0, r4
 80036dc:	4665      	mov	r5, ip
 80036de:	f001 fa71 	bl	8004bc4 <d_print_comp>
 80036e2:	9b06      	ldr	r3, [sp, #24]
 80036e4:	f8c4 9114 	str.w	r9, [r4, #276]	@ 0x114
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f47f aaa1 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 80036ee:	2f01      	cmp	r7, #1
 80036f0:	d00c      	beq.n	800370c <d_print_comp_inner+0xbd4>
 80036f2:	eb08 1807 	add.w	r8, r8, r7, lsl #4
 80036f6:	f858 2c0c 	ldr.w	r2, [r8, #-12]
 80036fa:	3f01      	subs	r7, #1
 80036fc:	2111      	movs	r1, #17
 80036fe:	4620      	mov	r0, r4
 8003700:	f001 fa8e 	bl	8004c20 <d_print_mod>
 8003704:	2f01      	cmp	r7, #1
 8003706:	f1a8 0810 	sub.w	r8, r8, #16
 800370a:	d1f4      	bne.n	80036f6 <d_print_comp_inner+0xbbe>
 800370c:	f8d4 3114 	ldr.w	r3, [r4, #276]	@ 0x114
 8003710:	462a      	mov	r2, r5
 8003712:	2111      	movs	r1, #17
 8003714:	4620      	mov	r0, r4
 8003716:	f001 ff8d 	bl	8005634 <d_print_array_type>
 800371a:	f7ff ba89 	b.w	8002c30 <d_print_comp_inner+0xf8>
 800371e:	68d2      	ldr	r2, [r2, #12]
 8003720:	f8d0 c114 	ldr.w	ip, [r0, #276]	@ 0x114
 8003724:	b1ca      	cbz	r2, 800375a <d_print_comp_inner+0xc22>
 8003726:	ab04      	add	r3, sp, #16
 8003728:	f8c0 3114 	str.w	r3, [r0, #276]	@ 0x114
 800372c:	2300      	movs	r3, #0
 800372e:	9306      	str	r3, [sp, #24]
 8003730:	2111      	movs	r1, #17
 8003732:	f8d0 3110 	ldr.w	r3, [r0, #272]	@ 0x110
 8003736:	9307      	str	r3, [sp, #28]
 8003738:	e9cd c504 	strd	ip, r5, [sp, #16]
 800373c:	f001 fa42 	bl	8004bc4 <d_print_comp>
 8003740:	9b06      	ldr	r3, [sp, #24]
 8003742:	9a04      	ldr	r2, [sp, #16]
 8003744:	f8c4 2114 	str.w	r2, [r4, #276]	@ 0x114
 8003748:	2b00      	cmp	r3, #0
 800374a:	f47f aa71 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 800374e:	2120      	movs	r1, #32
 8003750:	4620      	mov	r0, r4
 8003752:	f7fc ff43 	bl	80005dc <d_append_char>
 8003756:	f8d4 c114 	ldr.w	ip, [r4, #276]	@ 0x114
 800375a:	4663      	mov	r3, ip
 800375c:	462a      	mov	r2, r5
 800375e:	2111      	movs	r1, #17
 8003760:	4620      	mov	r0, r4
 8003762:	b015      	add	sp, #84	@ 0x54
 8003764:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003768:	f001 bd68 	b.w	800523c <d_print_function_type>
 800376c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003770:	29ff      	cmp	r1, #255	@ 0xff
 8003772:	f000 8711 	beq.w	8004598 <d_print_comp_inner+0x1a60>
 8003776:	1c4a      	adds	r2, r1, #1
 8003778:	237e      	movs	r3, #126	@ 0x7e
 800377a:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 800377e:	5463      	strb	r3, [r4, r1]
 8003780:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003784:	692a      	ldr	r2, [r5, #16]
 8003786:	f7ff ba6c 	b.w	8002c62 <d_print_comp_inner+0x12a>
 800378a:	4e1f      	ldr	r6, [pc, #124]	@ (8003808 <d_print_comp_inner+0xcd0>)
 800378c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003790:	f106 091d 	add.w	r9, r6, #29
 8003794:	f04f 0800 	mov.w	r8, #0
 8003798:	e009      	b.n	80037ae <d_print_comp_inner+0xc76>
 800379a:	460b      	mov	r3, r1
 800379c:	3101      	adds	r1, #1
 800379e:	45b1      	cmp	r9, r6
 80037a0:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80037a4:	54e7      	strb	r7, [r4, r3]
 80037a6:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80037aa:	f43f aa59 	beq.w	8002c60 <d_print_comp_inner+0x128>
 80037ae:	29ff      	cmp	r1, #255	@ 0xff
 80037b0:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80037b4:	d1f1      	bne.n	800379a <d_print_comp_inner+0xc62>
 80037b6:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80037ba:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80037be:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80037c2:	4620      	mov	r0, r4
 80037c4:	4798      	blx	r3
 80037c6:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80037ca:	3301      	adds	r3, #1
 80037cc:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80037d0:	2101      	movs	r1, #1
 80037d2:	2300      	movs	r3, #0
 80037d4:	e7e3      	b.n	800379e <d_print_comp_inner+0xc66>
 80037d6:	68d2      	ldr	r2, [r2, #12]
 80037d8:	2111      	movs	r1, #17
 80037da:	f001 f9f3 	bl	8004bc4 <d_print_comp>
 80037de:	f7ff bacc 	b.w	8002d7a <d_print_comp_inner+0x242>
 80037e2:	4e0a      	ldr	r6, [pc, #40]	@ (800380c <d_print_comp_inner+0xcd4>)
 80037e4:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80037e8:	f106 090e 	add.w	r9, r6, #14
 80037ec:	f04f 0800 	mov.w	r8, #0
 80037f0:	e018      	b.n	8003824 <d_print_comp_inner+0xcec>
 80037f2:	bf00      	nop
 80037f4:	080aedef 	.word	0x080aedef
 80037f8:	080aee5b 	.word	0x080aee5b
 80037fc:	080aee43 	.word	0x080aee43
 8003800:	0802cacc 	.word	0x0802cacc
 8003804:	080aeec8 	.word	0x080aeec8
 8003808:	080aef5b 	.word	0x080aef5b
 800380c:	080aef2b 	.word	0x080aef2b
 8003810:	460b      	mov	r3, r1
 8003812:	3101      	adds	r1, #1
 8003814:	45b1      	cmp	r9, r6
 8003816:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800381a:	54e7      	strb	r7, [r4, r3]
 800381c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003820:	f43f aa1e 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8003824:	29ff      	cmp	r1, #255	@ 0xff
 8003826:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800382a:	d1f1      	bne.n	8003810 <d_print_comp_inner+0xcd8>
 800382c:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003830:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003834:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003838:	4620      	mov	r0, r4
 800383a:	4798      	blx	r3
 800383c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003840:	3301      	adds	r3, #1
 8003842:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003846:	2101      	movs	r1, #1
 8003848:	2300      	movs	r3, #0
 800384a:	e7e3      	b.n	8003814 <d_print_comp_inner+0xcdc>
 800384c:	2111      	movs	r1, #17
 800384e:	68d2      	ldr	r2, [r2, #12]
 8003850:	f001 f9b8 	bl	8004bc4 <d_print_comp>
 8003854:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003858:	29ff      	cmp	r1, #255	@ 0xff
 800385a:	f000 86d1 	beq.w	8004600 <d_print_comp_inner+0x1ac8>
 800385e:	1c4a      	adds	r2, r1, #1
 8003860:	2328      	movs	r3, #40	@ 0x28
 8003862:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003866:	5463      	strb	r3, [r4, r1]
 8003868:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 800386c:	692a      	ldr	r2, [r5, #16]
 800386e:	2111      	movs	r1, #17
 8003870:	4620      	mov	r0, r4
 8003872:	f001 f9a7 	bl	8004bc4 <d_print_comp>
 8003876:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800387a:	29ff      	cmp	r1, #255	@ 0xff
 800387c:	f000 859f 	beq.w	80043be <d_print_comp_inner+0x1886>
 8003880:	1c4a      	adds	r2, r1, #1
 8003882:	2329      	movs	r3, #41	@ 0x29
 8003884:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003888:	5463      	strb	r3, [r4, r1]
 800388a:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 800388e:	f7ff b9cf 	b.w	8002c30 <d_print_comp_inner+0xf8>
 8003892:	6913      	ldr	r3, [r2, #16]
 8003894:	781a      	ldrb	r2, [r3, #0]
 8003896:	2a3b      	cmp	r2, #59	@ 0x3b
 8003898:	f47f a9c7 	bne.w	8002c2a <d_print_comp_inner+0xf2>
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b3c      	cmp	r3, #60	@ 0x3c
 80038a2:	f47f a9c2 	bne.w	8002c2a <d_print_comp_inner+0xf2>
 80038a6:	462a      	mov	r2, r5
 80038a8:	2111      	movs	r1, #17
 80038aa:	f002 fa13 	bl	8005cd4 <d_maybe_print_fold_expression>
 80038ae:	2800      	cmp	r0, #0
 80038b0:	f47f a9be 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 80038b4:	462a      	mov	r2, r5
 80038b6:	2111      	movs	r1, #17
 80038b8:	4620      	mov	r0, r4
 80038ba:	f002 fb31 	bl	8005f20 <d_maybe_print_designated_init>
 80038be:	2800      	cmp	r0, #0
 80038c0:	f47f a9b6 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 80038c4:	e9d5 8303 	ldrd	r8, r3, [r5, #12]
 80038c8:	e9d3 6303 	ldrd	r6, r3, [r3, #12]
 80038cc:	f8d8 200c 	ldr.w	r2, [r8, #12]
 80038d0:	49d2      	ldr	r1, [pc, #840]	@ (8003c1c <d_print_comp_inner+0x10e4>)
 80038d2:	6810      	ldr	r0, [r2, #0]
 80038d4:	e9d3 7503 	ldrd	r7, r5, [r3, #12]
 80038d8:	f002 fc82 	bl	80061e0 <strcmp>
 80038dc:	2800      	cmp	r0, #0
 80038de:	f041 8133 	bne.w	8004b48 <d_print_comp_inner+0x2010>
 80038e2:	4632      	mov	r2, r6
 80038e4:	2111      	movs	r1, #17
 80038e6:	4620      	mov	r0, r4
 80038e8:	f002 f97a 	bl	8005be0 <d_print_subexpr>
 80038ec:	4642      	mov	r2, r8
 80038ee:	2111      	movs	r1, #17
 80038f0:	4620      	mov	r0, r4
 80038f2:	f001 ff77 	bl	80057e4 <d_print_expr_op>
 80038f6:	2111      	movs	r1, #17
 80038f8:	4620      	mov	r0, r4
 80038fa:	463a      	mov	r2, r7
 80038fc:	f002 f970 	bl	8005be0 <d_print_subexpr>
 8003900:	49c7      	ldr	r1, [pc, #796]	@ (8003c20 <d_print_comp_inner+0x10e8>)
 8003902:	4620      	mov	r0, r4
 8003904:	f7fc fef0 	bl	80006e8 <d_append_string>
 8003908:	462a      	mov	r2, r5
 800390a:	2111      	movs	r1, #17
 800390c:	4620      	mov	r0, r4
 800390e:	b015      	add	sp, #84	@ 0x54
 8003910:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003914:	f002 b964 	b.w	8005be0 <d_print_subexpr>
 8003918:	68d2      	ldr	r2, [r2, #12]
 800391a:	49c2      	ldr	r1, [pc, #776]	@ (8003c24 <d_print_comp_inner+0x10ec>)
 800391c:	a804      	add	r0, sp, #16
 800391e:	f01f fd0d 	bl	802333c <sprintf>
 8003922:	a804      	add	r0, sp, #16
 8003924:	f002 fcbc 	bl	80062a0 <strlen>
 8003928:	2800      	cmp	r0, #0
 800392a:	f43f a981 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 800392e:	ad04      	add	r5, sp, #16
 8003930:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003934:	182f      	adds	r7, r5, r0
 8003936:	f04f 0800 	mov.w	r8, #0
 800393a:	e009      	b.n	8003950 <d_print_comp_inner+0xe18>
 800393c:	460b      	mov	r3, r1
 800393e:	3101      	adds	r1, #1
 8003940:	42af      	cmp	r7, r5
 8003942:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003946:	54e6      	strb	r6, [r4, r3]
 8003948:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 800394c:	f43f a970 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003950:	29ff      	cmp	r1, #255	@ 0xff
 8003952:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003956:	d1f1      	bne.n	800393c <d_print_comp_inner+0xe04>
 8003958:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 800395c:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003960:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003964:	4620      	mov	r0, r4
 8003966:	4798      	blx	r3
 8003968:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800396c:	3301      	adds	r3, #1
 800396e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003972:	2101      	movs	r1, #1
 8003974:	2300      	movs	r3, #0
 8003976:	e7e3      	b.n	8003940 <d_print_comp_inner+0xe08>
 8003978:	4eab      	ldr	r6, [pc, #684]	@ (8003c28 <d_print_comp_inner+0x10f0>)
 800397a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800397e:	f106 0908 	add.w	r9, r6, #8
 8003982:	f04f 0800 	mov.w	r8, #0
 8003986:	e009      	b.n	800399c <d_print_comp_inner+0xe64>
 8003988:	460b      	mov	r3, r1
 800398a:	3101      	adds	r1, #1
 800398c:	454e      	cmp	r6, r9
 800398e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003992:	54e7      	strb	r7, [r4, r3]
 8003994:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003998:	f000 83c1 	beq.w	800411e <d_print_comp_inner+0x15e6>
 800399c:	29ff      	cmp	r1, #255	@ 0xff
 800399e:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80039a2:	d1f1      	bne.n	8003988 <d_print_comp_inner+0xe50>
 80039a4:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80039a8:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80039ac:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80039b0:	4620      	mov	r0, r4
 80039b2:	4798      	blx	r3
 80039b4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80039b8:	3301      	adds	r3, #1
 80039ba:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80039be:	2101      	movs	r1, #1
 80039c0:	2300      	movs	r3, #0
 80039c2:	e7e3      	b.n	800398c <d_print_comp_inner+0xe54>
 80039c4:	4e99      	ldr	r6, [pc, #612]	@ (8003c2c <d_print_comp_inner+0x10f4>)
 80039c6:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80039ca:	f106 091c 	add.w	r9, r6, #28
 80039ce:	f04f 0800 	mov.w	r8, #0
 80039d2:	e009      	b.n	80039e8 <d_print_comp_inner+0xeb0>
 80039d4:	460b      	mov	r3, r1
 80039d6:	3101      	adds	r1, #1
 80039d8:	45b1      	cmp	r9, r6
 80039da:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80039de:	54e7      	strb	r7, [r4, r3]
 80039e0:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80039e4:	f43f a93c 	beq.w	8002c60 <d_print_comp_inner+0x128>
 80039e8:	29ff      	cmp	r1, #255	@ 0xff
 80039ea:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80039ee:	d1f1      	bne.n	80039d4 <d_print_comp_inner+0xe9c>
 80039f0:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80039f4:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80039f8:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80039fc:	4620      	mov	r0, r4
 80039fe:	4798      	blx	r3
 8003a00:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003a04:	3301      	adds	r3, #1
 8003a06:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003a0a:	2101      	movs	r1, #1
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	e7e3      	b.n	80039d8 <d_print_comp_inner+0xea0>
 8003a10:	4e87      	ldr	r6, [pc, #540]	@ (8003c30 <d_print_comp_inner+0x10f8>)
 8003a12:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003a16:	f106 0909 	add.w	r9, r6, #9
 8003a1a:	f04f 0800 	mov.w	r8, #0
 8003a1e:	e009      	b.n	8003a34 <d_print_comp_inner+0xefc>
 8003a20:	460b      	mov	r3, r1
 8003a22:	3101      	adds	r1, #1
 8003a24:	45b1      	cmp	r9, r6
 8003a26:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003a2a:	54e7      	strb	r7, [r4, r3]
 8003a2c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003a30:	f000 8358 	beq.w	80040e4 <d_print_comp_inner+0x15ac>
 8003a34:	29ff      	cmp	r1, #255	@ 0xff
 8003a36:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003a3a:	d1f1      	bne.n	8003a20 <d_print_comp_inner+0xee8>
 8003a3c:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003a40:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003a44:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003a48:	4620      	mov	r0, r4
 8003a4a:	4798      	blx	r3
 8003a4c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003a50:	3301      	adds	r3, #1
 8003a52:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003a56:	2101      	movs	r1, #1
 8003a58:	2300      	movs	r3, #0
 8003a5a:	e7e3      	b.n	8003a24 <d_print_comp_inner+0xeec>
 8003a5c:	4e74      	ldr	r6, [pc, #464]	@ (8003c30 <d_print_comp_inner+0x10f8>)
 8003a5e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003a62:	f106 0909 	add.w	r9, r6, #9
 8003a66:	f04f 0800 	mov.w	r8, #0
 8003a6a:	e009      	b.n	8003a80 <d_print_comp_inner+0xf48>
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	3101      	adds	r1, #1
 8003a70:	45b1      	cmp	r9, r6
 8003a72:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003a76:	54e7      	strb	r7, [r4, r3]
 8003a78:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003a7c:	f43f a97d 	beq.w	8002d7a <d_print_comp_inner+0x242>
 8003a80:	29ff      	cmp	r1, #255	@ 0xff
 8003a82:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003a86:	d1f1      	bne.n	8003a6c <d_print_comp_inner+0xf34>
 8003a88:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003a8c:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003a90:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003a94:	4620      	mov	r0, r4
 8003a96:	4798      	blx	r3
 8003a98:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	e7e3      	b.n	8003a70 <d_print_comp_inner+0xf38>
 8003aa8:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8003aac:	4d61      	ldr	r5, [pc, #388]	@ (8003c34 <d_print_comp_inner+0x10fc>)
 8003aae:	f8d8 a008 	ldr.w	sl, [r8, #8]
 8003ab2:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003ab6:	f105 0708 	add.w	r7, r5, #8
 8003aba:	f04f 0900 	mov.w	r9, #0
 8003abe:	e009      	b.n	8003ad4 <d_print_comp_inner+0xf9c>
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	3101      	adds	r1, #1
 8003ac4:	42af      	cmp	r7, r5
 8003ac6:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003aca:	54e6      	strb	r6, [r4, r3]
 8003acc:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003ad0:	f000 8264 	beq.w	8003f9c <d_print_comp_inner+0x1464>
 8003ad4:	29ff      	cmp	r1, #255	@ 0xff
 8003ad6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003ada:	d1f1      	bne.n	8003ac0 <d_print_comp_inner+0xf88>
 8003adc:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003ae0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003ae4:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8003ae8:	4620      	mov	r0, r4
 8003aea:	4798      	blx	r3
 8003aec:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003af0:	3301      	adds	r3, #1
 8003af2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003af6:	2101      	movs	r1, #1
 8003af8:	2300      	movs	r3, #0
 8003afa:	e7e3      	b.n	8003ac4 <d_print_comp_inner+0xf8c>
 8003afc:	e9d2 2503 	ldrd	r2, r5, [r2, #12]
 8003b00:	b112      	cbz	r2, 8003b08 <d_print_comp_inner+0xfd0>
 8003b02:	2111      	movs	r1, #17
 8003b04:	f001 f85e 	bl	8004bc4 <d_print_comp>
 8003b08:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003b0c:	29ff      	cmp	r1, #255	@ 0xff
 8003b0e:	f000 8565 	beq.w	80045dc <d_print_comp_inner+0x1aa4>
 8003b12:	1c4a      	adds	r2, r1, #1
 8003b14:	237b      	movs	r3, #123	@ 0x7b
 8003b16:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003b1a:	4620      	mov	r0, r4
 8003b1c:	5463      	strb	r3, [r4, r1]
 8003b1e:	462a      	mov	r2, r5
 8003b20:	2111      	movs	r1, #17
 8003b22:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003b26:	f001 f84d 	bl	8004bc4 <d_print_comp>
 8003b2a:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003b2e:	29ff      	cmp	r1, #255	@ 0xff
 8003b30:	f000 82c9 	beq.w	80040c6 <d_print_comp_inner+0x158e>
 8003b34:	1c4a      	adds	r2, r1, #1
 8003b36:	237d      	movs	r3, #125	@ 0x7d
 8003b38:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003b3c:	5463      	strb	r3, [r4, r1]
 8003b3e:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003b42:	f7ff b875 	b.w	8002c30 <d_print_comp_inner+0xf8>
 8003b46:	e9d2 6503 	ldrd	r6, r5, [r2, #12]
 8003b4a:	7833      	ldrb	r3, [r6, #0]
 8003b4c:	2b32      	cmp	r3, #50	@ 0x32
 8003b4e:	f000 8446 	beq.w	80043de <d_print_comp_inner+0x18a6>
 8003b52:	2b34      	cmp	r3, #52	@ 0x34
 8003b54:	f000 84e9 	beq.w	800452a <d_print_comp_inner+0x19f2>
 8003b58:	4632      	mov	r2, r6
 8003b5a:	2111      	movs	r1, #17
 8003b5c:	f001 fe42 	bl	80057e4 <d_print_expr_op>
 8003b60:	e6d2      	b.n	8003908 <d_print_comp_inner+0xdd0>
 8003b62:	68d2      	ldr	r2, [r2, #12]
 8003b64:	2111      	movs	r1, #17
 8003b66:	4620      	mov	r0, r4
 8003b68:	b015      	add	sp, #84	@ 0x54
 8003b6a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b6e:	f001 be39 	b.w	80057e4 <d_print_expr_op>
 8003b72:	4e31      	ldr	r6, [pc, #196]	@ (8003c38 <d_print_comp_inner+0x1100>)
 8003b74:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003b78:	f106 0908 	add.w	r9, r6, #8
 8003b7c:	f04f 0800 	mov.w	r8, #0
 8003b80:	e009      	b.n	8003b96 <d_print_comp_inner+0x105e>
 8003b82:	460b      	mov	r3, r1
 8003b84:	3101      	adds	r1, #1
 8003b86:	45b1      	cmp	r9, r6
 8003b88:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003b8c:	54e7      	strb	r7, [r4, r3]
 8003b8e:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003b92:	f43f a865 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8003b96:	29ff      	cmp	r1, #255	@ 0xff
 8003b98:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003b9c:	d1f1      	bne.n	8003b82 <d_print_comp_inner+0x104a>
 8003b9e:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003ba2:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003ba6:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003baa:	4620      	mov	r0, r4
 8003bac:	4798      	blx	r3
 8003bae:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003bb8:	2101      	movs	r1, #1
 8003bba:	2300      	movs	r3, #0
 8003bbc:	e7e3      	b.n	8003b86 <d_print_comp_inner+0x104e>
 8003bbe:	4e1f      	ldr	r6, [pc, #124]	@ (8003c3c <d_print_comp_inner+0x1104>)
 8003bc0:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003bc4:	f106 090b 	add.w	r9, r6, #11
 8003bc8:	f04f 0800 	mov.w	r8, #0
 8003bcc:	e009      	b.n	8003be2 <d_print_comp_inner+0x10aa>
 8003bce:	460b      	mov	r3, r1
 8003bd0:	3101      	adds	r1, #1
 8003bd2:	45b1      	cmp	r9, r6
 8003bd4:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003bd8:	54e7      	strb	r7, [r4, r3]
 8003bda:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003bde:	f43f a83f 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8003be2:	29ff      	cmp	r1, #255	@ 0xff
 8003be4:	f816 7b01 	ldrb.w	r7, [r6], #1
 8003be8:	d1f1      	bne.n	8003bce <d_print_comp_inner+0x1096>
 8003bea:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003bee:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003bf2:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003bf6:	4620      	mov	r0, r4
 8003bf8:	4798      	blx	r3
 8003bfa:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003bfe:	3301      	adds	r3, #1
 8003c00:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003c04:	2101      	movs	r1, #1
 8003c06:	2300      	movs	r3, #0
 8003c08:	e7e3      	b.n	8003bd2 <d_print_comp_inner+0x109a>
 8003c0a:	4e0d      	ldr	r6, [pc, #52]	@ (8003c40 <d_print_comp_inner+0x1108>)
 8003c0c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003c10:	f106 0910 	add.w	r9, r6, #16
 8003c14:	f04f 0800 	mov.w	r8, #0
 8003c18:	e01e      	b.n	8003c58 <d_print_comp_inner+0x1120>
 8003c1a:	bf00      	nop
 8003c1c:	080aef00 	.word	0x080aef00
 8003c20:	080aef04 	.word	0x080aef04
 8003c24:	080aecc8 	.word	0x080aecc8
 8003c28:	080aef9b 	.word	0x080aef9b
 8003c2c:	080aef7b 	.word	0x080aef7b
 8003c30:	080aeee7 	.word	0x080aeee7
 8003c34:	080aeedb 	.word	0x080aeedb
 8003c38:	080aed83 	.word	0x080aed83
 8003c3c:	080aed78 	.word	0x080aed78
 8003c40:	080aedd7 	.word	0x080aedd7
 8003c44:	460b      	mov	r3, r1
 8003c46:	3101      	adds	r1, #1
 8003c48:	45b1      	cmp	r9, r6
 8003c4a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003c4e:	54e7      	strb	r7, [r4, r3]
 8003c50:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003c54:	f43f a804 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8003c58:	29ff      	cmp	r1, #255	@ 0xff
 8003c5a:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003c5e:	d1f1      	bne.n	8003c44 <d_print_comp_inner+0x110c>
 8003c60:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003c64:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003c68:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	4798      	blx	r3
 8003c70:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003c74:	3301      	adds	r3, #1
 8003c76:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e7e3      	b.n	8003c48 <d_print_comp_inner+0x1110>
 8003c80:	4ec0      	ldr	r6, [pc, #768]	@ (8003f84 <d_print_comp_inner+0x144c>)
 8003c82:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003c86:	f106 0912 	add.w	r9, r6, #18
 8003c8a:	f04f 0800 	mov.w	r8, #0
 8003c8e:	e009      	b.n	8003ca4 <d_print_comp_inner+0x116c>
 8003c90:	460b      	mov	r3, r1
 8003c92:	3101      	adds	r1, #1
 8003c94:	454e      	cmp	r6, r9
 8003c96:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003c9a:	54e7      	strb	r7, [r4, r3]
 8003c9c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003ca0:	f43e afde 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8003ca4:	29ff      	cmp	r1, #255	@ 0xff
 8003ca6:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003caa:	d1f1      	bne.n	8003c90 <d_print_comp_inner+0x1158>
 8003cac:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003cb0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003cb4:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003cb8:	4620      	mov	r0, r4
 8003cba:	4798      	blx	r3
 8003cbc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003cc6:	2101      	movs	r1, #1
 8003cc8:	2300      	movs	r3, #0
 8003cca:	e7e3      	b.n	8003c94 <d_print_comp_inner+0x115c>
 8003ccc:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003cd0:	7b15      	ldrb	r5, [r2, #12]
 8003cd2:	29ff      	cmp	r1, #255	@ 0xff
 8003cd4:	f000 8471 	beq.w	80045ba <d_print_comp_inner+0x1a82>
 8003cd8:	1c4b      	adds	r3, r1, #1
 8003cda:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8003cde:	5465      	strb	r5, [r4, r1]
 8003ce0:	f884 5104 	strb.w	r5, [r4, #260]	@ 0x104
 8003ce4:	f7fe bfa4 	b.w	8002c30 <d_print_comp_inner+0xf8>
 8003ce8:	6913      	ldr	r3, [r2, #16]
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	2b39      	cmp	r3, #57	@ 0x39
 8003cee:	f47e af9c 	bne.w	8002c2a <d_print_comp_inner+0xf2>
 8003cf2:	68d2      	ldr	r2, [r2, #12]
 8003cf4:	68d3      	ldr	r3, [r2, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	7859      	ldrb	r1, [r3, #1]
 8003cfa:	2963      	cmp	r1, #99	@ 0x63
 8003cfc:	f000 8592 	beq.w	8004824 <d_print_comp_inner+0x1cec>
 8003d00:	462a      	mov	r2, r5
 8003d02:	2111      	movs	r1, #17
 8003d04:	4620      	mov	r0, r4
 8003d06:	f001 ffe5 	bl	8005cd4 <d_maybe_print_fold_expression>
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	f47e af90 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 8003d10:	462a      	mov	r2, r5
 8003d12:	2111      	movs	r1, #17
 8003d14:	4620      	mov	r0, r4
 8003d16:	f002 f903 	bl	8005f20 <d_maybe_print_designated_init>
 8003d1a:	2800      	cmp	r0, #0
 8003d1c:	f47e af88 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 8003d20:	68eb      	ldr	r3, [r5, #12]
 8003d22:	781a      	ldrb	r2, [r3, #0]
 8003d24:	2a32      	cmp	r2, #50	@ 0x32
 8003d26:	f000 86c6 	beq.w	8004ab6 <d_print_comp_inner+0x1f7e>
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	4996      	ldr	r1, [pc, #600]	@ (8003f88 <d_print_comp_inner+0x1450>)
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	f002 fa56 	bl	80061e0 <strcmp>
 8003d34:	692b      	ldr	r3, [r5, #16]
 8003d36:	68da      	ldr	r2, [r3, #12]
 8003d38:	b918      	cbnz	r0, 8003d42 <d_print_comp_inner+0x120a>
 8003d3a:	7813      	ldrb	r3, [r2, #0]
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	f000 8720 	beq.w	8004b82 <d_print_comp_inner+0x204a>
 8003d42:	2111      	movs	r1, #17
 8003d44:	4620      	mov	r0, r4
 8003d46:	f001 ff4b 	bl	8005be0 <d_print_subexpr>
 8003d4a:	68ee      	ldr	r6, [r5, #12]
 8003d4c:	498f      	ldr	r1, [pc, #572]	@ (8003f8c <d_print_comp_inner+0x1454>)
 8003d4e:	68f3      	ldr	r3, [r6, #12]
 8003d50:	681f      	ldr	r7, [r3, #0]
 8003d52:	4638      	mov	r0, r7
 8003d54:	f002 fa44 	bl	80061e0 <strcmp>
 8003d58:	2800      	cmp	r0, #0
 8003d5a:	f000 86c8 	beq.w	8004aee <d_print_comp_inner+0x1fb6>
 8003d5e:	498a      	ldr	r1, [pc, #552]	@ (8003f88 <d_print_comp_inner+0x1450>)
 8003d60:	4638      	mov	r0, r7
 8003d62:	f002 fa3d 	bl	80061e0 <strcmp>
 8003d66:	2800      	cmp	r0, #0
 8003d68:	f040 86d1 	bne.w	8004b0e <d_print_comp_inner+0x1fd6>
 8003d6c:	692b      	ldr	r3, [r5, #16]
 8003d6e:	2111      	movs	r1, #17
 8003d70:	691a      	ldr	r2, [r3, #16]
 8003d72:	4620      	mov	r0, r4
 8003d74:	f001 ff34 	bl	8005be0 <d_print_subexpr>
 8003d78:	68eb      	ldr	r3, [r5, #12]
 8003d7a:	781a      	ldrb	r2, [r3, #0]
 8003d7c:	2a32      	cmp	r2, #50	@ 0x32
 8003d7e:	f47e af57 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	2a01      	cmp	r2, #1
 8003d88:	f47e af52 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	2b3e      	cmp	r3, #62	@ 0x3e
 8003d92:	f47e af4d 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 8003d96:	2129      	movs	r1, #41	@ 0x29
 8003d98:	4620      	mov	r0, r4
 8003d9a:	b015      	add	sp, #84	@ 0x54
 8003d9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003da0:	f7fc bc1c 	b.w	80005dc <d_append_char>
 8003da4:	e9d2 5303 	ldrd	r5, r3, [r2, #12]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f43e af41 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003dae:	442b      	add	r3, r5
 8003db0:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003db4:	3d01      	subs	r5, #1
 8003db6:	1e5f      	subs	r7, r3, #1
 8003db8:	f04f 0800 	mov.w	r8, #0
 8003dbc:	e009      	b.n	8003dd2 <d_print_comp_inner+0x129a>
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	3101      	adds	r1, #1
 8003dc2:	42af      	cmp	r7, r5
 8003dc4:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003dc8:	54e6      	strb	r6, [r4, r3]
 8003dca:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003dce:	f43e af2f 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003dd2:	29ff      	cmp	r1, #255	@ 0xff
 8003dd4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003dd8:	d1f1      	bne.n	8003dbe <d_print_comp_inner+0x1286>
 8003dda:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003dde:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003de2:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003de6:	4620      	mov	r0, r4
 8003de8:	4798      	blx	r3
 8003dea:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003dee:	3301      	adds	r3, #1
 8003df0:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003df4:	2101      	movs	r1, #1
 8003df6:	2300      	movs	r3, #0
 8003df8:	e7e3      	b.n	8003dc2 <d_print_comp_inner+0x128a>
 8003dfa:	68d2      	ldr	r2, [r2, #12]
 8003dfc:	e9d2 5300 	ldrd	r5, r3, [r2]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f43e af15 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003e06:	442b      	add	r3, r5
 8003e08:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003e0c:	3d01      	subs	r5, #1
 8003e0e:	1e5f      	subs	r7, r3, #1
 8003e10:	f04f 0800 	mov.w	r8, #0
 8003e14:	e009      	b.n	8003e2a <d_print_comp_inner+0x12f2>
 8003e16:	460b      	mov	r3, r1
 8003e18:	3101      	adds	r1, #1
 8003e1a:	42af      	cmp	r7, r5
 8003e1c:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003e20:	54e6      	strb	r6, [r4, r3]
 8003e22:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003e26:	f43e af03 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003e2a:	29ff      	cmp	r1, #255	@ 0xff
 8003e2c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003e30:	d1f1      	bne.n	8003e16 <d_print_comp_inner+0x12de>
 8003e32:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003e36:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003e3a:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003e3e:	4620      	mov	r0, r4
 8003e40:	4798      	blx	r3
 8003e42:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003e46:	3301      	adds	r3, #1
 8003e48:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	2300      	movs	r3, #0
 8003e50:	e7e3      	b.n	8003e1a <d_print_comp_inner+0x12e2>
 8003e52:	494f      	ldr	r1, [pc, #316]	@ (8003f90 <d_print_comp_inner+0x1458>)
 8003e54:	4620      	mov	r0, r4
 8003e56:	f7fc fc47 	bl	80006e8 <d_append_string>
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	494d      	ldr	r1, [pc, #308]	@ (8003f94 <d_print_comp_inner+0x145c>)
 8003e5e:	3201      	adds	r2, #1
 8003e60:	a804      	add	r0, sp, #16
 8003e62:	f01f fa6b 	bl	802333c <sprintf>
 8003e66:	a804      	add	r0, sp, #16
 8003e68:	f002 fa1a 	bl	80062a0 <strlen>
 8003e6c:	4681      	mov	r9, r0
 8003e6e:	2800      	cmp	r0, #0
 8003e70:	f000 83d8 	beq.w	8004624 <d_print_comp_inner+0x1aec>
 8003e74:	ad04      	add	r5, sp, #16
 8003e76:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003e7a:	44a9      	add	r9, r5
 8003e7c:	f04f 0800 	mov.w	r8, #0
 8003e80:	e009      	b.n	8003e96 <d_print_comp_inner+0x135e>
 8003e82:	460b      	mov	r3, r1
 8003e84:	3101      	adds	r1, #1
 8003e86:	45a9      	cmp	r9, r5
 8003e88:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003e8c:	54e6      	strb	r6, [r4, r3]
 8003e8e:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003e92:	f000 83c7 	beq.w	8004624 <d_print_comp_inner+0x1aec>
 8003e96:	29ff      	cmp	r1, #255	@ 0xff
 8003e98:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003e9c:	d1f1      	bne.n	8003e82 <d_print_comp_inner+0x134a>
 8003e9e:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003ea2:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003ea6:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003eaa:	4620      	mov	r0, r4
 8003eac:	4798      	blx	r3
 8003eae:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003eb8:	2101      	movs	r1, #1
 8003eba:	2300      	movs	r3, #0
 8003ebc:	e7e3      	b.n	8003e86 <d_print_comp_inner+0x134e>
 8003ebe:	46b0      	mov	r8, r6
 8003ec0:	9e01      	ldr	r6, [sp, #4]
 8003ec2:	f7ff b9d6 	b.w	8003272 <d_print_comp_inner+0x73a>
 8003ec6:	2111      	movs	r1, #17
 8003ec8:	692a      	ldr	r2, [r5, #16]
 8003eca:	4620      	mov	r0, r4
 8003ecc:	f000 fe7a 	bl	8004bc4 <d_print_comp>
 8003ed0:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003ed4:	29ff      	cmp	r1, #255	@ 0xff
 8003ed6:	f000 8263 	beq.w	80043a0 <d_print_comp_inner+0x1868>
 8003eda:	1c4a      	adds	r2, r1, #1
 8003edc:	235d      	movs	r3, #93	@ 0x5d
 8003ede:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003ee2:	5463      	strb	r3, [r4, r1]
 8003ee4:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003ee8:	f7fe bea2 	b.w	8002c30 <d_print_comp_inner+0xf8>
 8003eec:	f8d4 3110 	ldr.w	r3, [r4, #272]	@ 0x110
 8003ef0:	68c2      	ldr	r2, [r0, #12]
 8003ef2:	9307      	str	r3, [sp, #28]
 8003ef4:	ab04      	add	r3, sp, #16
 8003ef6:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8003efa:	2300      	movs	r3, #0
 8003efc:	e9cd c504 	strd	ip, r5, [sp, #16]
 8003f00:	9306      	str	r3, [sp, #24]
 8003f02:	2a00      	cmp	r2, #0
 8003f04:	f47e aec1 	bne.w	8002c8a <d_print_comp_inner+0x152>
 8003f08:	f7fe bebe 	b.w	8002c88 <d_print_comp_inner+0x150>
 8003f0c:	2801      	cmp	r0, #1
 8003f0e:	f63e afe9 	bhi.w	8002ee4 <d_print_comp_inner+0x3ac>
 8003f12:	68ff      	ldr	r7, [r7, #12]
 8003f14:	4652      	mov	r2, sl
 8003f16:	2f00      	cmp	r7, #0
 8003f18:	f000 862f 	beq.w	8004b7a <d_print_comp_inner+0x2042>
 8003f1c:	2e04      	cmp	r6, #4
 8003f1e:	f103 0310 	add.w	r3, r3, #16
 8003f22:	f000 82fd 	beq.w	8004520 <d_print_comp_inner+0x19e8>
 8003f26:	46b4      	mov	ip, r6
 8003f28:	f7fe bfc7 	b.w	8002eba <d_print_comp_inner+0x382>
 8003f2c:	4e1a      	ldr	r6, [pc, #104]	@ (8003f98 <d_print_comp_inner+0x1460>)
 8003f2e:	68ea      	ldr	r2, [r5, #12]
 8003f30:	2111      	movs	r1, #17
 8003f32:	4620      	mov	r0, r4
 8003f34:	f000 fe46 	bl	8004bc4 <d_print_comp>
 8003f38:	f106 0904 	add.w	r9, r6, #4
 8003f3c:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003f40:	f04f 0800 	mov.w	r8, #0
 8003f44:	e009      	b.n	8003f5a <d_print_comp_inner+0x1422>
 8003f46:	460b      	mov	r3, r1
 8003f48:	3101      	adds	r1, #1
 8003f4a:	45b1      	cmp	r9, r6
 8003f4c:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003f50:	54e7      	strb	r7, [r4, r3]
 8003f52:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003f56:	f43e af10 	beq.w	8002d7a <d_print_comp_inner+0x242>
 8003f5a:	29ff      	cmp	r1, #255	@ 0xff
 8003f5c:	f816 7b01 	ldrb.w	r7, [r6], #1
 8003f60:	d1f1      	bne.n	8003f46 <d_print_comp_inner+0x140e>
 8003f62:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003f66:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003f6a:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003f6e:	4620      	mov	r0, r4
 8003f70:	4798      	blx	r3
 8003f72:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003f76:	3301      	adds	r3, #1
 8003f78:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003f7c:	2101      	movs	r1, #1
 8003f7e:	2300      	movs	r3, #0
 8003f80:	e7e3      	b.n	8003f4a <d_print_comp_inner+0x1412>
 8003f82:	bf00      	nop
 8003f84:	080aedc3 	.word	0x080aedc3
 8003f88:	080aeef8 	.word	0x080aeef8
 8003f8c:	080aeefc 	.word	0x080aeefc
 8003f90:	080aed3c 	.word	0x080aed3c
 8003f94:	080aecc8 	.word	0x080aecc8
 8003f98:	080aedac 	.word	0x080aedac
 8003f9c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8003fa0:	782b      	ldrb	r3, [r5, #0]
 8003fa2:	3b61      	subs	r3, #97	@ 0x61
 8003fa4:	2b19      	cmp	r3, #25
 8003fa6:	f240 82aa 	bls.w	80044fe <d_print_comp_inner+0x19c6>
 8003faa:	f10a 37ff 	add.w	r7, sl, #4294967295	@ 0xffffffff
 8003fae:	5deb      	ldrb	r3, [r5, r7]
 8003fb0:	2b20      	cmp	r3, #32
 8003fb2:	bf18      	it	ne
 8003fb4:	4657      	movne	r7, sl
 8003fb6:	2f00      	cmp	r7, #0
 8003fb8:	f43e ae3a 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003fbc:	3d01      	subs	r5, #1
 8003fbe:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003fc2:	442f      	add	r7, r5
 8003fc4:	f04f 0800 	mov.w	r8, #0
 8003fc8:	e009      	b.n	8003fde <d_print_comp_inner+0x14a6>
 8003fca:	460b      	mov	r3, r1
 8003fcc:	3101      	adds	r1, #1
 8003fce:	42bd      	cmp	r5, r7
 8003fd0:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003fd4:	54e6      	strb	r6, [r4, r3]
 8003fd6:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003fda:	f43e ae29 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8003fde:	29ff      	cmp	r1, #255	@ 0xff
 8003fe0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003fe4:	d1f1      	bne.n	8003fca <d_print_comp_inner+0x1492>
 8003fe6:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8003fea:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8003fee:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8003ff2:	4620      	mov	r0, r4
 8003ff4:	4798      	blx	r3
 8003ff6:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004000:	2101      	movs	r1, #1
 8004002:	2300      	movs	r3, #0
 8004004:	e7e3      	b.n	8003fce <d_print_comp_inner+0x1496>
 8004006:	68ea      	ldr	r2, [r5, #12]
 8004008:	e431      	b.n	800386e <d_print_comp_inner+0xd36>
 800400a:	4ec5      	ldr	r6, [pc, #788]	@ (8004320 <d_print_comp_inner+0x17e8>)
 800400c:	692a      	ldr	r2, [r5, #16]
 800400e:	2111      	movs	r1, #17
 8004010:	4620      	mov	r0, r4
 8004012:	f000 fdd7 	bl	8004bc4 <d_print_comp>
 8004016:	f106 0905 	add.w	r9, r6, #5
 800401a:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800401e:	f04f 0800 	mov.w	r8, #0
 8004022:	e009      	b.n	8004038 <d_print_comp_inner+0x1500>
 8004024:	460b      	mov	r3, r1
 8004026:	3101      	adds	r1, #1
 8004028:	45b1      	cmp	r9, r6
 800402a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800402e:	54e7      	strb	r7, [r4, r3]
 8004030:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004034:	f43e ae14 	beq.w	8002c60 <d_print_comp_inner+0x128>
 8004038:	29ff      	cmp	r1, #255	@ 0xff
 800403a:	f816 7b01 	ldrb.w	r7, [r6], #1
 800403e:	d1f1      	bne.n	8004024 <d_print_comp_inner+0x14ec>
 8004040:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004044:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004048:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 800404c:	4620      	mov	r0, r4
 800404e:	4798      	blx	r3
 8004050:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004054:	3301      	adds	r3, #1
 8004056:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800405a:	2101      	movs	r1, #1
 800405c:	2300      	movs	r3, #0
 800405e:	e7e3      	b.n	8004028 <d_print_comp_inner+0x14f0>
 8004060:	68ea      	ldr	r2, [r5, #12]
 8004062:	49b0      	ldr	r1, [pc, #704]	@ (8004324 <d_print_comp_inner+0x17ec>)
 8004064:	3201      	adds	r2, #1
 8004066:	a804      	add	r0, sp, #16
 8004068:	f01f f968 	bl	802333c <sprintf>
 800406c:	a804      	add	r0, sp, #16
 800406e:	f002 f917 	bl	80062a0 <strlen>
 8004072:	b318      	cbz	r0, 80040bc <d_print_comp_inner+0x1584>
 8004074:	ad04      	add	r5, sp, #16
 8004076:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800407a:	182f      	adds	r7, r5, r0
 800407c:	f04f 0800 	mov.w	r8, #0
 8004080:	e008      	b.n	8004094 <d_print_comp_inner+0x155c>
 8004082:	460b      	mov	r3, r1
 8004084:	3101      	adds	r1, #1
 8004086:	42af      	cmp	r7, r5
 8004088:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800408c:	54e6      	strb	r6, [r4, r3]
 800408e:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004092:	d015      	beq.n	80040c0 <d_print_comp_inner+0x1588>
 8004094:	29ff      	cmp	r1, #255	@ 0xff
 8004096:	f815 6b01 	ldrb.w	r6, [r5], #1
 800409a:	d1f2      	bne.n	8004082 <d_print_comp_inner+0x154a>
 800409c:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80040a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80040a4:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80040a8:	4620      	mov	r0, r4
 80040aa:	4798      	blx	r3
 80040ac:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80040b0:	3301      	adds	r3, #1
 80040b2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80040b6:	2101      	movs	r1, #1
 80040b8:	2300      	movs	r3, #0
 80040ba:	e7e4      	b.n	8004086 <d_print_comp_inner+0x154e>
 80040bc:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80040c0:	29ff      	cmp	r1, #255	@ 0xff
 80040c2:	f47f ad37 	bne.w	8003b34 <d_print_comp_inner+0xffc>
 80040c6:	2500      	movs	r5, #0
 80040c8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80040cc:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80040d0:	4620      	mov	r0, r4
 80040d2:	4798      	blx	r3
 80040d4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80040d8:	2201      	movs	r2, #1
 80040da:	4413      	add	r3, r2
 80040dc:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80040e0:	4629      	mov	r1, r5
 80040e2:	e528      	b.n	8003b36 <d_print_comp_inner+0xffe>
 80040e4:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
 80040e8:	b133      	cbz	r3, 80040f8 <d_print_comp_inner+0x15c0>
 80040ea:	f8d4 1110 	ldr.w	r1, [r4, #272]	@ 0x110
 80040ee:	9104      	str	r1, [sp, #16]
 80040f0:	aa04      	add	r2, sp, #16
 80040f2:	f8c4 2110 	str.w	r2, [r4, #272]	@ 0x110
 80040f6:	9305      	str	r3, [sp, #20]
 80040f8:	68ea      	ldr	r2, [r5, #12]
 80040fa:	7813      	ldrb	r3, [r2, #0]
 80040fc:	2b04      	cmp	r3, #4
 80040fe:	f000 81bd 	beq.w	800447c <d_print_comp_inner+0x1944>
 8004102:	2111      	movs	r1, #17
 8004104:	4620      	mov	r0, r4
 8004106:	f000 fd5d 	bl	8004bc4 <d_print_comp>
 800410a:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
 800410e:	2b00      	cmp	r3, #0
 8004110:	f43e ad8e 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8004114:	9b04      	ldr	r3, [sp, #16]
 8004116:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 800411a:	f7fe bd89 	b.w	8002c30 <d_print_comp_inner+0xf8>
 800411e:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 8004122:	68ea      	ldr	r2, [r5, #12]
 8004124:	4e80      	ldr	r6, [pc, #512]	@ (8004328 <d_print_comp_inner+0x17f0>)
 8004126:	3301      	adds	r3, #1
 8004128:	f8c4 3120 	str.w	r3, [r4, #288]	@ 0x120
 800412c:	2111      	movs	r1, #17
 800412e:	4620      	mov	r0, r4
 8004130:	f000 fd48 	bl	8004bc4 <d_print_comp>
 8004134:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 8004138:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800413c:	3b01      	subs	r3, #1
 800413e:	f8c4 3120 	str.w	r3, [r4, #288]	@ 0x120
 8004142:	f106 0902 	add.w	r9, r6, #2
 8004146:	f04f 0800 	mov.w	r8, #0
 800414a:	e008      	b.n	800415e <d_print_comp_inner+0x1626>
 800414c:	460b      	mov	r3, r1
 800414e:	3101      	adds	r1, #1
 8004150:	45b1      	cmp	r9, r6
 8004152:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004156:	54e7      	strb	r7, [r4, r3]
 8004158:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800415c:	d013      	beq.n	8004186 <d_print_comp_inner+0x164e>
 800415e:	29ff      	cmp	r1, #255	@ 0xff
 8004160:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004164:	d1f2      	bne.n	800414c <d_print_comp_inner+0x1614>
 8004166:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 800416a:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 800416e:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004172:	4620      	mov	r0, r4
 8004174:	4798      	blx	r3
 8004176:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800417a:	3301      	adds	r3, #1
 800417c:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004180:	2101      	movs	r1, #1
 8004182:	2300      	movs	r3, #0
 8004184:	e7e4      	b.n	8004150 <d_print_comp_inner+0x1618>
 8004186:	692a      	ldr	r2, [r5, #16]
 8004188:	4966      	ldr	r1, [pc, #408]	@ (8004324 <d_print_comp_inner+0x17ec>)
 800418a:	3201      	adds	r2, #1
 800418c:	a804      	add	r0, sp, #16
 800418e:	f01f f8d5 	bl	802333c <sprintf>
 8004192:	a804      	add	r0, sp, #16
 8004194:	f002 f884 	bl	80062a0 <strlen>
 8004198:	2800      	cmp	r0, #0
 800419a:	d08f      	beq.n	80040bc <d_print_comp_inner+0x1584>
 800419c:	ad04      	add	r5, sp, #16
 800419e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80041a2:	182f      	adds	r7, r5, r0
 80041a4:	f04f 0800 	mov.w	r8, #0
 80041a8:	e008      	b.n	80041bc <d_print_comp_inner+0x1684>
 80041aa:	460b      	mov	r3, r1
 80041ac:	3101      	adds	r1, #1
 80041ae:	42af      	cmp	r7, r5
 80041b0:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80041b4:	54e6      	strb	r6, [r4, r3]
 80041b6:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80041ba:	d081      	beq.n	80040c0 <d_print_comp_inner+0x1588>
 80041bc:	29ff      	cmp	r1, #255	@ 0xff
 80041be:	f815 6b01 	ldrb.w	r6, [r5], #1
 80041c2:	d1f2      	bne.n	80041aa <d_print_comp_inner+0x1672>
 80041c4:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80041c8:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80041cc:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80041d0:	4620      	mov	r0, r4
 80041d2:	4798      	blx	r3
 80041d4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80041d8:	3301      	adds	r3, #1
 80041da:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80041de:	2101      	movs	r1, #1
 80041e0:	2300      	movs	r3, #0
 80041e2:	e7e4      	b.n	80041ae <d_print_comp_inner+0x1676>
 80041e4:	462a      	mov	r2, r5
 80041e6:	2111      	movs	r1, #17
 80041e8:	4620      	mov	r0, r4
 80041ea:	f000 fd19 	bl	8004c20 <d_print_mod>
 80041ee:	f7fe bd54 	b.w	8002c9a <d_print_comp_inner+0x162>
 80041f2:	692a      	ldr	r2, [r5, #16]
 80041f4:	f8d4 5128 	ldr.w	r5, [r4, #296]	@ 0x128
 80041f8:	460e      	mov	r6, r1
 80041fa:	4620      	mov	r0, r4
 80041fc:	2111      	movs	r1, #17
 80041fe:	f000 fce1 	bl	8004bc4 <d_print_comp>
 8004202:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004206:	42ab      	cmp	r3, r5
 8004208:	f47e ad12 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 800420c:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 8004210:	42b3      	cmp	r3, r6
 8004212:	f47e ad0d 	bne.w	8002c30 <d_print_comp_inner+0xf8>
 8004216:	3e02      	subs	r6, #2
 8004218:	f8c4 6100 	str.w	r6, [r4, #256]	@ 0x100
 800421c:	f7fe bd08 	b.w	8002c30 <d_print_comp_inner+0xf8>
 8004220:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 8004224:	2bff      	cmp	r3, #255	@ 0xff
 8004226:	f000 8321 	beq.w	800486c <d_print_comp_inner+0x1d34>
 800422a:	1c58      	adds	r0, r3, #1
 800422c:	f8c4 0100 	str.w	r0, [r4, #256]	@ 0x100
 8004230:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 8004234:	54e7      	strb	r7, [r4, r3]
 8004236:	2111      	movs	r1, #17
 8004238:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800423c:	4620      	mov	r0, r4
 800423e:	f000 fcef 	bl	8004c20 <d_print_mod>
 8004242:	f7fe be6f 	b.w	8002f24 <d_print_comp_inner+0x3ec>
 8004246:	2e07      	cmp	r6, #7
 8004248:	f47e ad74 	bne.w	8002d34 <d_print_comp_inner+0x1fc>
 800424c:	692b      	ldr	r3, [r5, #16]
 800424e:	7819      	ldrb	r1, [r3, #0]
 8004250:	2900      	cmp	r1, #0
 8004252:	f47e ad6f 	bne.w	8002d34 <d_print_comp_inner+0x1fc>
 8004256:	6919      	ldr	r1, [r3, #16]
 8004258:	2901      	cmp	r1, #1
 800425a:	f47e ad6b 	bne.w	8002d34 <d_print_comp_inner+0x1fc>
 800425e:	2f3d      	cmp	r7, #61	@ 0x3d
 8004260:	f47e ad68 	bne.w	8002d34 <d_print_comp_inner+0x1fc>
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	2b30      	cmp	r3, #48	@ 0x30
 800426a:	f000 84a4 	beq.w	8004bb6 <d_print_comp_inner+0x207e>
 800426e:	2b31      	cmp	r3, #49	@ 0x31
 8004270:	f47e ad60 	bne.w	8002d34 <d_print_comp_inner+0x1fc>
 8004274:	492d      	ldr	r1, [pc, #180]	@ (800432c <d_print_comp_inner+0x17f4>)
 8004276:	f7fe bf60 	b.w	800313a <d_print_comp_inner+0x602>
 800427a:	68d2      	ldr	r2, [r2, #12]
 800427c:	2a00      	cmp	r2, #0
 800427e:	f43e acd4 	beq.w	8002c2a <d_print_comp_inner+0xf2>
 8004282:	f8d4 5110 	ldr.w	r5, [r4, #272]	@ 0x110
 8004286:	682b      	ldr	r3, [r5, #0]
 8004288:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 800428c:	2111      	movs	r1, #17
 800428e:	4620      	mov	r0, r4
 8004290:	f000 fc98 	bl	8004bc4 <d_print_comp>
 8004294:	f8c4 5110 	str.w	r5, [r4, #272]	@ 0x110
 8004298:	f7fe bcca 	b.w	8002c30 <d_print_comp_inner+0xf8>
 800429c:	4924      	ldr	r1, [pc, #144]	@ (8004330 <d_print_comp_inner+0x17f8>)
 800429e:	f7fc fa23 	bl	80006e8 <d_append_string>
 80042a2:	4920      	ldr	r1, [pc, #128]	@ (8004324 <d_print_comp_inner+0x17ec>)
 80042a4:	462a      	mov	r2, r5
 80042a6:	a804      	add	r0, sp, #16
 80042a8:	f01f f848 	bl	802333c <sprintf>
 80042ac:	a804      	add	r0, sp, #16
 80042ae:	f001 fff7 	bl	80062a0 <strlen>
 80042b2:	b318      	cbz	r0, 80042fc <d_print_comp_inner+0x17c4>
 80042b4:	ad04      	add	r5, sp, #16
 80042b6:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80042ba:	182f      	adds	r7, r5, r0
 80042bc:	f04f 0800 	mov.w	r8, #0
 80042c0:	e008      	b.n	80042d4 <d_print_comp_inner+0x179c>
 80042c2:	460b      	mov	r3, r1
 80042c4:	3101      	adds	r1, #1
 80042c6:	42af      	cmp	r7, r5
 80042c8:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80042cc:	54e6      	strb	r6, [r4, r3]
 80042ce:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80042d2:	d015      	beq.n	8004300 <d_print_comp_inner+0x17c8>
 80042d4:	29ff      	cmp	r1, #255	@ 0xff
 80042d6:	f815 6b01 	ldrb.w	r6, [r5], #1
 80042da:	d1f2      	bne.n	80042c2 <d_print_comp_inner+0x178a>
 80042dc:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80042e0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80042e4:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80042e8:	4620      	mov	r0, r4
 80042ea:	4798      	blx	r3
 80042ec:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80042f0:	3301      	adds	r3, #1
 80042f2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80042f6:	2101      	movs	r1, #1
 80042f8:	2300      	movs	r3, #0
 80042fa:	e7e4      	b.n	80042c6 <d_print_comp_inner+0x178e>
 80042fc:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004300:	29ff      	cmp	r1, #255	@ 0xff
 8004302:	f000 82c2 	beq.w	800488a <d_print_comp_inner+0x1d52>
 8004306:	237d      	movs	r3, #125	@ 0x7d
 8004308:	1c4a      	adds	r2, r1, #1
 800430a:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 800430e:	5463      	strb	r3, [r4, r1]
 8004310:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8004314:	f7fe bc8c 	b.w	8002c30 <d_print_comp_inner+0xf8>
 8004318:	4906      	ldr	r1, [pc, #24]	@ (8004334 <d_print_comp_inner+0x17fc>)
 800431a:	f7fe bf0e 	b.w	800313a <d_print_comp_inner+0x602>
 800431e:	bf00      	nop
 8004320:	080aee70 	.word	0x080aee70
 8004324:	080aecc8 	.word	0x080aecc8
 8004328:	080aefa8 	.word	0x080aefa8
 800432c:	080aef24 	.word	0x080aef24
 8004330:	080aef54 	.word	0x080aef54
 8004334:	080aeed0 	.word	0x080aeed0
 8004338:	68ea      	ldr	r2, [r5, #12]
 800433a:	49c9      	ldr	r1, [pc, #804]	@ (8004660 <d_print_comp_inner+0x1b28>)
 800433c:	3201      	adds	r2, #1
 800433e:	a804      	add	r0, sp, #16
 8004340:	f01e fffc 	bl	802333c <sprintf>
 8004344:	a804      	add	r0, sp, #16
 8004346:	f001 ffab 	bl	80062a0 <strlen>
 800434a:	2800      	cmp	r0, #0
 800434c:	f43e ac70 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8004350:	ad04      	add	r5, sp, #16
 8004352:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004356:	182f      	adds	r7, r5, r0
 8004358:	f04f 0800 	mov.w	r8, #0
 800435c:	e009      	b.n	8004372 <d_print_comp_inner+0x183a>
 800435e:	460b      	mov	r3, r1
 8004360:	3101      	adds	r1, #1
 8004362:	42af      	cmp	r7, r5
 8004364:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004368:	54e6      	strb	r6, [r4, r3]
 800436a:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 800436e:	f43e ac5f 	beq.w	8002c30 <d_print_comp_inner+0xf8>
 8004372:	29ff      	cmp	r1, #255	@ 0xff
 8004374:	f815 6b01 	ldrb.w	r6, [r5], #1
 8004378:	d1f1      	bne.n	800435e <d_print_comp_inner+0x1826>
 800437a:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 800437e:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004382:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004386:	4620      	mov	r0, r4
 8004388:	4798      	blx	r3
 800438a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800438e:	3301      	adds	r3, #1
 8004390:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004394:	2101      	movs	r1, #1
 8004396:	2300      	movs	r3, #0
 8004398:	e7e3      	b.n	8004362 <d_print_comp_inner+0x182a>
 800439a:	2600      	movs	r6, #0
 800439c:	f7fe bcca 	b.w	8002d34 <d_print_comp_inner+0x1fc>
 80043a0:	2500      	movs	r5, #0
 80043a2:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80043a6:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80043aa:	4620      	mov	r0, r4
 80043ac:	4798      	blx	r3
 80043ae:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80043b2:	2201      	movs	r2, #1
 80043b4:	4413      	add	r3, r2
 80043b6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80043ba:	4629      	mov	r1, r5
 80043bc:	e58e      	b.n	8003edc <d_print_comp_inner+0x13a4>
 80043be:	2500      	movs	r5, #0
 80043c0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80043c4:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80043c8:	4620      	mov	r0, r4
 80043ca:	4798      	blx	r3
 80043cc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80043d0:	2201      	movs	r2, #1
 80043d2:	4413      	add	r3, r2
 80043d4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80043d8:	4629      	mov	r1, r5
 80043da:	f7ff ba52 	b.w	8003882 <d_print_comp_inner+0xd4a>
 80043de:	68f3      	ldr	r3, [r6, #12]
 80043e0:	681f      	ldr	r7, [r3, #0]
 80043e2:	783b      	ldrb	r3, [r7, #0]
 80043e4:	f1b3 0261 	subs.w	r2, r3, #97	@ 0x61
 80043e8:	d103      	bne.n	80043f2 <d_print_comp_inner+0x18ba>
 80043ea:	787a      	ldrb	r2, [r7, #1]
 80043ec:	3a64      	subs	r2, #100	@ 0x64
 80043ee:	bf08      	it	eq
 80043f0:	78ba      	ldrbeq	r2, [r7, #2]
 80043f2:	7829      	ldrb	r1, [r5, #0]
 80043f4:	b912      	cbnz	r2, 80043fc <d_print_comp_inner+0x18c4>
 80043f6:	2903      	cmp	r1, #3
 80043f8:	f000 82ec 	beq.w	80049d4 <d_print_comp_inner+0x1e9c>
 80043fc:	2939      	cmp	r1, #57	@ 0x39
 80043fe:	f000 836b 	beq.w	8004ad8 <d_print_comp_inner+0x1fa0>
 8004402:	2b73      	cmp	r3, #115	@ 0x73
 8004404:	d114      	bne.n	8004430 <d_print_comp_inner+0x18f8>
 8004406:	787a      	ldrb	r2, [r7, #1]
 8004408:	2a5a      	cmp	r2, #90	@ 0x5a
 800440a:	f040 8265 	bne.w	80048d8 <d_print_comp_inner+0x1da0>
 800440e:	78ba      	ldrb	r2, [r7, #2]
 8004410:	2a00      	cmp	r2, #0
 8004412:	f040 8261 	bne.w	80048d8 <d_print_comp_inner+0x1da0>
 8004416:	4629      	mov	r1, r5
 8004418:	4620      	mov	r0, r4
 800441a:	f7fc f91b 	bl	8000654 <d_find_pack>
 800441e:	f7fc f85d 	bl	80004dc <d_pack_length>
 8004422:	4601      	mov	r1, r0
 8004424:	4620      	mov	r0, r4
 8004426:	b015      	add	sp, #84	@ 0x54
 8004428:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800442c:	f7fc b9be 	b.w	80007ac <d_append_num>
 8004430:	4632      	mov	r2, r6
 8004432:	2111      	movs	r1, #17
 8004434:	4620      	mov	r0, r4
 8004436:	f001 f9d5 	bl	80057e4 <d_print_expr_op>
 800443a:	783b      	ldrb	r3, [r7, #0]
 800443c:	2b67      	cmp	r3, #103	@ 0x67
 800443e:	d107      	bne.n	8004450 <d_print_comp_inner+0x1918>
 8004440:	787a      	ldrb	r2, [r7, #1]
 8004442:	2a73      	cmp	r2, #115	@ 0x73
 8004444:	d104      	bne.n	8004450 <d_print_comp_inner+0x1918>
 8004446:	78ba      	ldrb	r2, [r7, #2]
 8004448:	b912      	cbnz	r2, 8004450 <d_print_comp_inner+0x1918>
 800444a:	462a      	mov	r2, r5
 800444c:	f7fe bc09 	b.w	8002c62 <d_print_comp_inner+0x12a>
 8004450:	2b73      	cmp	r3, #115	@ 0x73
 8004452:	f47f aa59 	bne.w	8003908 <d_print_comp_inner+0xdd0>
 8004456:	787b      	ldrb	r3, [r7, #1]
 8004458:	2b74      	cmp	r3, #116	@ 0x74
 800445a:	f47f aa55 	bne.w	8003908 <d_print_comp_inner+0xdd0>
 800445e:	78bb      	ldrb	r3, [r7, #2]
 8004460:	2b00      	cmp	r3, #0
 8004462:	f47f aa51 	bne.w	8003908 <d_print_comp_inner+0xdd0>
 8004466:	2128      	movs	r1, #40	@ 0x28
 8004468:	4620      	mov	r0, r4
 800446a:	f7fc f8b7 	bl	80005dc <d_append_char>
 800446e:	2111      	movs	r1, #17
 8004470:	462a      	mov	r2, r5
 8004472:	4620      	mov	r0, r4
 8004474:	f000 fba6 	bl	8004bc4 <d_print_comp>
 8004478:	2129      	movs	r1, #41	@ 0x29
 800447a:	e48d      	b.n	8003d98 <d_print_comp_inner+0x1260>
 800447c:	68d2      	ldr	r2, [r2, #12]
 800447e:	2111      	movs	r1, #17
 8004480:	4620      	mov	r0, r4
 8004482:	f000 fb9f 	bl	8004bc4 <d_print_comp>
 8004486:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
 800448a:	b113      	cbz	r3, 8004492 <d_print_comp_inner+0x195a>
 800448c:	9b04      	ldr	r3, [sp, #16]
 800448e:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 8004492:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 8004496:	2b3c      	cmp	r3, #60	@ 0x3c
 8004498:	f000 8270 	beq.w	800497c <d_print_comp_inner+0x1e44>
 800449c:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80044a0:	29ff      	cmp	r1, #255	@ 0xff
 80044a2:	f000 825b 	beq.w	800495c <d_print_comp_inner+0x1e24>
 80044a6:	1c4a      	adds	r2, r1, #1
 80044a8:	233c      	movs	r3, #60	@ 0x3c
 80044aa:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 80044ae:	5463      	strb	r3, [r4, r1]
 80044b0:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 80044b4:	68eb      	ldr	r3, [r5, #12]
 80044b6:	2111      	movs	r1, #17
 80044b8:	691a      	ldr	r2, [r3, #16]
 80044ba:	4620      	mov	r0, r4
 80044bc:	f000 fb82 	bl	8004bc4 <d_print_comp>
 80044c0:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 80044c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80044c6:	f000 8244 	beq.w	8004952 <d_print_comp_inner+0x1e1a>
 80044ca:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80044ce:	29ff      	cmp	r1, #255	@ 0xff
 80044d0:	f000 8231 	beq.w	8004936 <d_print_comp_inner+0x1dfe>
 80044d4:	233e      	movs	r3, #62	@ 0x3e
 80044d6:	1c4a      	adds	r2, r1, #1
 80044d8:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 80044dc:	5463      	strb	r3, [r4, r1]
 80044de:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 80044e2:	f7fe bba5 	b.w	8002c30 <d_print_comp_inner+0xf8>
 80044e6:	495f      	ldr	r1, [pc, #380]	@ (8004664 <d_print_comp_inner+0x1b2c>)
 80044e8:	f7fc f8fe 	bl	80006e8 <d_append_string>
 80044ec:	f7ff b89f 	b.w	800362e <d_print_comp_inner+0xaf6>
 80044f0:	462a      	mov	r2, r5
 80044f2:	2111      	movs	r1, #17
 80044f4:	4620      	mov	r0, r4
 80044f6:	f000 fb93 	bl	8004c20 <d_print_mod>
 80044fa:	f7fe bbe8 	b.w	8002cce <d_print_comp_inner+0x196>
 80044fe:	29ff      	cmp	r1, #255	@ 0xff
 8004500:	f000 8241 	beq.w	8004986 <d_print_comp_inner+0x1e4e>
 8004504:	1c4b      	adds	r3, r1, #1
 8004506:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 800450a:	2320      	movs	r3, #32
 800450c:	5463      	strb	r3, [r4, r1]
 800450e:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8004512:	e54a      	b.n	8003faa <d_print_comp_inner+0x1472>
 8004514:	68c2      	ldr	r2, [r0, #12]
 8004516:	f8d4 c114 	ldr.w	ip, [r4, #276]	@ 0x114
 800451a:	4605      	mov	r5, r0
 800451c:	f7fe bbf2 	b.w	8002d04 <d_print_comp_inner+0x1cc>
 8004520:	2301      	movs	r3, #1
 8004522:	e9c4 a345 	strd	sl, r3, [r4, #276]	@ 0x114
 8004526:	f7fe bb83 	b.w	8002c30 <d_print_comp_inner+0xf8>
 800452a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800452e:	29ff      	cmp	r1, #255	@ 0xff
 8004530:	f000 826b 	beq.w	8004a0a <d_print_comp_inner+0x1ed2>
 8004534:	1c4b      	adds	r3, r1, #1
 8004536:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 800453a:	2328      	movs	r3, #40	@ 0x28
 800453c:	5463      	strb	r3, [r4, r1]
 800453e:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8004542:	2111      	movs	r1, #17
 8004544:	68f2      	ldr	r2, [r6, #12]
 8004546:	4620      	mov	r0, r4
 8004548:	f000 fb3c 	bl	8004bc4 <d_print_comp>
 800454c:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004550:	29ff      	cmp	r1, #255	@ 0xff
 8004552:	f000 824a 	beq.w	80049ea <d_print_comp_inner+0x1eb2>
 8004556:	2329      	movs	r3, #41	@ 0x29
 8004558:	1c4a      	adds	r2, r1, #1
 800455a:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 800455e:	5463      	strb	r3, [r4, r1]
 8004560:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8004564:	f7ff b9d0 	b.w	8003908 <d_print_comp_inner+0xdd0>
 8004568:	2700      	movs	r7, #0
 800456a:	55a7      	strb	r7, [r4, r6]
 800456c:	4631      	mov	r1, r6
 800456e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004572:	4620      	mov	r0, r4
 8004574:	4798      	blx	r3
 8004576:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800457a:	f8c4 7100 	str.w	r7, [r4, #256]	@ 0x100
 800457e:	3301      	adds	r3, #1
 8004580:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004584:	463e      	mov	r6, r7
 8004586:	f7fe bc08 	b.w	8002d9a <d_print_comp_inner+0x262>
 800458a:	f8d4 c114 	ldr.w	ip, [r4, #276]	@ 0x114
 800458e:	464e      	mov	r6, r9
 8004590:	68c2      	ldr	r2, [r0, #12]
 8004592:	4605      	mov	r5, r0
 8004594:	f7fe bbb6 	b.w	8002d04 <d_print_comp_inner+0x1cc>
 8004598:	2600      	movs	r6, #0
 800459a:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 800459e:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
 80045a2:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 80045a6:	4798      	blx	r3
 80045a8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80045ac:	2201      	movs	r2, #1
 80045ae:	4413      	add	r3, r2
 80045b0:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80045b4:	4631      	mov	r1, r6
 80045b6:	f7ff b8df 	b.w	8003778 <d_print_comp_inner+0xc40>
 80045ba:	2600      	movs	r6, #0
 80045bc:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 80045c0:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
 80045c4:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 80045c8:	4798      	blx	r3
 80045ca:	f8d4 2128 	ldr.w	r2, [r4, #296]	@ 0x128
 80045ce:	2301      	movs	r3, #1
 80045d0:	441a      	add	r2, r3
 80045d2:	f8c4 2128 	str.w	r2, [r4, #296]	@ 0x128
 80045d6:	4631      	mov	r1, r6
 80045d8:	f7ff bb7f 	b.w	8003cda <d_print_comp_inner+0x11a2>
 80045dc:	2600      	movs	r6, #0
 80045de:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80045e2:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80045e6:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 80045ea:	4620      	mov	r0, r4
 80045ec:	4798      	blx	r3
 80045ee:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80045f2:	2201      	movs	r2, #1
 80045f4:	4413      	add	r3, r2
 80045f6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80045fa:	4631      	mov	r1, r6
 80045fc:	f7ff ba8a 	b.w	8003b14 <d_print_comp_inner+0xfdc>
 8004600:	2600      	movs	r6, #0
 8004602:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004606:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 800460a:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 800460e:	4620      	mov	r0, r4
 8004610:	4798      	blx	r3
 8004612:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004616:	2201      	movs	r2, #1
 8004618:	4413      	add	r3, r2
 800461a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800461e:	4631      	mov	r1, r6
 8004620:	f7ff b91e 	b.w	8003860 <d_print_comp_inner+0xd28>
 8004624:	4910      	ldr	r1, [pc, #64]	@ (8004668 <d_print_comp_inner+0x1b30>)
 8004626:	4620      	mov	r0, r4
 8004628:	f7fc f85e 	bl	80006e8 <d_append_string>
 800462c:	68ff      	ldr	r7, [r7, #12]
 800462e:	463a      	mov	r2, r7
 8004630:	f7fe bb17 	b.w	8002c62 <d_print_comp_inner+0x12a>
 8004634:	693f      	ldr	r7, [r7, #16]
 8004636:	783b      	ldrb	r3, [r7, #0]
 8004638:	2b48      	cmp	r3, #72	@ 0x48
 800463a:	f000 81c5 	beq.w	80049c8 <d_print_comp_inner+0x1e90>
 800463e:	eb08 1c0c 	add.w	ip, r8, ip, lsl #4
 8004642:	468b      	mov	fp, r1
 8004644:	2b4e      	cmp	r3, #78	@ 0x4e
 8004646:	f1a3 011c 	sub.w	r1, r3, #28
 800464a:	f1a3 0250 	sub.w	r2, r3, #80	@ 0x50
 800464e:	d00f      	beq.n	8004670 <d_print_comp_inner+0x1b38>
 8004650:	d80c      	bhi.n	800466c <d_print_comp_inner+0x1b34>
 8004652:	2904      	cmp	r1, #4
 8004654:	d90c      	bls.n	8004670 <d_print_comp_inner+0x1b38>
 8004656:	783b      	ldrb	r3, [r7, #0]
 8004658:	4659      	mov	r1, fp
 800465a:	f7fe bc49 	b.w	8002ef0 <d_print_comp_inner+0x3b8>
 800465e:	bf00      	nop
 8004660:	080aecc8 	.word	0x080aecc8
 8004664:	080aeec0 	.word	0x080aeec0
 8004668:	080aed4c 	.word	0x080aed4c
 800466c:	2a01      	cmp	r2, #1
 800466e:	d8f2      	bhi.n	8004656 <d_print_comp_inner+0x1b1e>
 8004670:	2e04      	cmp	r6, #4
 8004672:	46e2      	mov	sl, ip
 8004674:	f43e aad9 	beq.w	8002c2a <d_print_comp_inner+0xf2>
 8004678:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800467c:	f10c 0e10 	add.w	lr, ip, #16
 8004680:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8004684:	2300      	movs	r3, #0
 8004686:	f8cc c010 	str.w	ip, [ip, #16]
 800468a:	e9ca 7301 	strd	r7, r3, [sl, #4]
 800468e:	68ff      	ldr	r7, [r7, #12]
 8004690:	f8c4 e114 	str.w	lr, [r4, #276]	@ 0x114
 8004694:	3601      	adds	r6, #1
 8004696:	46f4      	mov	ip, lr
 8004698:	f8ca b00c 	str.w	fp, [sl, #12]
 800469c:	2f00      	cmp	r7, #0
 800469e:	f43e aac4 	beq.w	8002c2a <d_print_comp_inner+0xf2>
 80046a2:	783b      	ldrb	r3, [r7, #0]
 80046a4:	e7ce      	b.n	8004644 <d_print_comp_inner+0x1b0c>
 80046a6:	2500      	movs	r5, #0
 80046a8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80046ac:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80046b0:	4620      	mov	r0, r4
 80046b2:	4798      	blx	r3
 80046b4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80046b8:	3301      	adds	r3, #1
 80046ba:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80046be:	4629      	mov	r1, r5
 80046c0:	2301      	movs	r3, #1
 80046c2:	f7fe bfa3 	b.w	800360c <d_print_comp_inner+0xad4>
 80046c6:	2120      	movs	r1, #32
 80046c8:	4620      	mov	r0, r4
 80046ca:	f7fb ff87 	bl	80005dc <d_append_char>
 80046ce:	f7fe bf97 	b.w	8003600 <d_print_comp_inner+0xac8>
 80046d2:	f04f 0800 	mov.w	r8, #0
 80046d6:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80046da:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80046de:	4620      	mov	r0, r4
 80046e0:	4798      	blx	r3
 80046e2:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80046e6:	3301      	adds	r3, #1
 80046e8:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80046ec:	4641      	mov	r1, r8
 80046ee:	2301      	movs	r3, #1
 80046f0:	f7fe bf76 	b.w	80035e0 <d_print_comp_inner+0xaa8>
 80046f4:	2120      	movs	r1, #32
 80046f6:	4620      	mov	r0, r4
 80046f8:	f7fb ff70 	bl	80005dc <d_append_char>
 80046fc:	f7fe bf6a 	b.w	80035d4 <d_print_comp_inner+0xa9c>
 8004700:	215b      	movs	r1, #91	@ 0x5b
 8004702:	4620      	mov	r0, r4
 8004704:	f7fb ff6a 	bl	80005dc <d_append_char>
 8004708:	2111      	movs	r1, #17
 800470a:	692a      	ldr	r2, [r5, #16]
 800470c:	4620      	mov	r0, r4
 800470e:	f000 fa59 	bl	8004bc4 <d_print_comp>
 8004712:	215d      	movs	r1, #93	@ 0x5d
 8004714:	f7ff bb40 	b.w	8003d98 <d_print_comp_inner+0x1260>
 8004718:	212d      	movs	r1, #45	@ 0x2d
 800471a:	4620      	mov	r0, r4
 800471c:	f7fb ff5e 	bl	80005dc <d_append_char>
 8004720:	f7fe bb28 	b.w	8002d74 <d_print_comp_inner+0x23c>
 8004724:	2700      	movs	r7, #0
 8004726:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800472a:	f884 70ff 	strb.w	r7, [r4, #255]	@ 0xff
 800472e:	4620      	mov	r0, r4
 8004730:	4798      	blx	r3
 8004732:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004736:	3301      	adds	r3, #1
 8004738:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800473c:	4639      	mov	r1, r7
 800473e:	2301      	movs	r3, #1
 8004740:	f7fe bb0e 	b.w	8002d60 <d_print_comp_inner+0x228>
 8004744:	2700      	movs	r7, #0
 8004746:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800474a:	f884 70ff 	strb.w	r7, [r4, #255]	@ 0xff
 800474e:	4620      	mov	r0, r4
 8004750:	4798      	blx	r3
 8004752:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004756:	68ea      	ldr	r2, [r5, #12]
 8004758:	3301      	adds	r3, #1
 800475a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800475e:	4639      	mov	r1, r7
 8004760:	2301      	movs	r3, #1
 8004762:	f7fe baed 	b.w	8002d40 <d_print_comp_inner+0x208>
 8004766:	f8d0 6134 	ldr.w	r6, [r0, #308]	@ 0x134
 800476a:	2e00      	cmp	r6, #0
 800476c:	f340 816a 	ble.w	8004a44 <d_print_comp_inner+0x1f0c>
 8004770:	f8d0 c130 	ldr.w	ip, [r0, #304]	@ 0x130
 8004774:	464b      	mov	r3, r9
 8004776:	4660      	mov	r0, ip
 8004778:	e004      	b.n	8004784 <d_print_comp_inner+0x1c4c>
 800477a:	42b3      	cmp	r3, r6
 800477c:	f100 0008 	add.w	r0, r0, #8
 8004780:	f000 8160 	beq.w	8004a44 <d_print_comp_inner+0x1f0c>
 8004784:	f85c 1033 	ldr.w	r1, [ip, r3, lsl #3]
 8004788:	428a      	cmp	r2, r1
 800478a:	f103 0301 	add.w	r3, r3, #1
 800478e:	d1f4      	bne.n	800477a <d_print_comp_inner+0x1c42>
 8004790:	2800      	cmp	r0, #0
 8004792:	f000 8157 	beq.w	8004a44 <d_print_comp_inner+0x1f0c>
 8004796:	f8d4 612c 	ldr.w	r6, [r4, #300]	@ 0x12c
 800479a:	2e00      	cmp	r6, #0
 800479c:	f000 8103 	beq.w	80049a6 <d_print_comp_inner+0x1e6e>
 80047a0:	4633      	mov	r3, r6
 80047a2:	e003      	b.n	80047ac <d_print_comp_inner+0x1c74>
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f000 80fd 	beq.w	80049a6 <d_print_comp_inner+0x1e6e>
 80047ac:	6819      	ldr	r1, [r3, #0]
 80047ae:	4291      	cmp	r1, r2
 80047b0:	d003      	beq.n	80047ba <d_print_comp_inner+0x1c82>
 80047b2:	42a9      	cmp	r1, r5
 80047b4:	d1f6      	bne.n	80047a4 <d_print_comp_inner+0x1c6c>
 80047b6:	42b3      	cmp	r3, r6
 80047b8:	d0f4      	beq.n	80047a4 <d_print_comp_inner+0x1c6c>
 80047ba:	4611      	mov	r1, r2
 80047bc:	4620      	mov	r0, r4
 80047be:	9201      	str	r2, [sp, #4]
 80047c0:	f7fb ff2e 	bl	8000620 <d_lookup_template_argument>
 80047c4:	9a01      	ldr	r2, [sp, #4]
 80047c6:	2800      	cmp	r0, #0
 80047c8:	f43e aa2f 	beq.w	8002c2a <d_print_comp_inner+0xf2>
 80047cc:	7803      	ldrb	r3, [r0, #0]
 80047ce:	2b2f      	cmp	r3, #47	@ 0x2f
 80047d0:	f000 8128 	beq.w	8004a24 <d_print_comp_inner+0x1eec>
 80047d4:	464e      	mov	r6, r9
 80047d6:	f7fe ba8a 	b.w	8002cee <d_print_comp_inner+0x1b6>
 80047da:	692b      	ldr	r3, [r5, #16]
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f47e aaa8 	bne.w	8002d34 <d_print_comp_inner+0x1fc>
 80047e4:	2f3e      	cmp	r7, #62	@ 0x3e
 80047e6:	f000 81da 	beq.w	8004b9e <d_print_comp_inner+0x2066>
 80047ea:	692a      	ldr	r2, [r5, #16]
 80047ec:	2111      	movs	r1, #17
 80047ee:	4620      	mov	r0, r4
 80047f0:	3e02      	subs	r6, #2
 80047f2:	f000 f9e7 	bl	8004bc4 <d_print_comp>
 80047f6:	2e04      	cmp	r6, #4
 80047f8:	f63e aa1a 	bhi.w	8002c30 <d_print_comp_inner+0xf8>
 80047fc:	e8df f006 	tbb	[pc, r6]
 8004800:	06090c0f 	.word	0x06090c0f
 8004804:	03          	.byte	0x03
 8004805:	00          	.byte	0x00
 8004806:	49c7      	ldr	r1, [pc, #796]	@ (8004b24 <d_print_comp_inner+0x1fec>)
 8004808:	f7fe bc97 	b.w	800313a <d_print_comp_inner+0x602>
 800480c:	49c6      	ldr	r1, [pc, #792]	@ (8004b28 <d_print_comp_inner+0x1ff0>)
 800480e:	f7fe bc94 	b.w	800313a <d_print_comp_inner+0x602>
 8004812:	49c6      	ldr	r1, [pc, #792]	@ (8004b2c <d_print_comp_inner+0x1ff4>)
 8004814:	f7fe bc91 	b.w	800313a <d_print_comp_inner+0x602>
 8004818:	216c      	movs	r1, #108	@ 0x6c
 800481a:	f7ff babd 	b.w	8003d98 <d_print_comp_inner+0x1260>
 800481e:	2175      	movs	r1, #117	@ 0x75
 8004820:	f7ff baba 	b.w	8003d98 <d_print_comp_inner+0x1260>
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	f1a3 0172 	sub.w	r1, r3, #114	@ 0x72
 800482a:	2901      	cmp	r1, #1
 800482c:	d903      	bls.n	8004836 <d_print_comp_inner+0x1cfe>
 800482e:	3b63      	subs	r3, #99	@ 0x63
 8004830:	2b01      	cmp	r3, #1
 8004832:	f63f aa65 	bhi.w	8003d00 <d_print_comp_inner+0x11c8>
 8004836:	2111      	movs	r1, #17
 8004838:	4620      	mov	r0, r4
 800483a:	f000 ffd3 	bl	80057e4 <d_print_expr_op>
 800483e:	213c      	movs	r1, #60	@ 0x3c
 8004840:	4620      	mov	r0, r4
 8004842:	f7fb fecb 	bl	80005dc <d_append_char>
 8004846:	692b      	ldr	r3, [r5, #16]
 8004848:	2111      	movs	r1, #17
 800484a:	68da      	ldr	r2, [r3, #12]
 800484c:	4620      	mov	r0, r4
 800484e:	f000 f9b9 	bl	8004bc4 <d_print_comp>
 8004852:	49b7      	ldr	r1, [pc, #732]	@ (8004b30 <d_print_comp_inner+0x1ff8>)
 8004854:	4620      	mov	r0, r4
 8004856:	f7fb ff47 	bl	80006e8 <d_append_string>
 800485a:	692b      	ldr	r3, [r5, #16]
 800485c:	2111      	movs	r1, #17
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	4620      	mov	r0, r4
 8004862:	f000 f9af 	bl	8004bc4 <d_print_comp>
 8004866:	2129      	movs	r1, #41	@ 0x29
 8004868:	f7ff ba96 	b.w	8003d98 <d_print_comp_inner+0x1260>
 800486c:	4619      	mov	r1, r3
 800486e:	4620      	mov	r0, r4
 8004870:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004874:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8004878:	4798      	blx	r3
 800487a:	f8d4 2128 	ldr.w	r2, [r4, #296]	@ 0x128
 800487e:	3201      	adds	r2, #1
 8004880:	4633      	mov	r3, r6
 8004882:	f8c4 2128 	str.w	r2, [r4, #296]	@ 0x128
 8004886:	2001      	movs	r0, #1
 8004888:	e4d0      	b.n	800422c <d_print_comp_inner+0x16f4>
 800488a:	2500      	movs	r5, #0
 800488c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004890:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8004894:	4620      	mov	r0, r4
 8004896:	4798      	blx	r3
 8004898:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800489c:	3301      	adds	r3, #1
 800489e:	4629      	mov	r1, r5
 80048a0:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80048a4:	e52f      	b.n	8004306 <d_print_comp_inner+0x17ce>
 80048a6:	2111      	movs	r1, #17
 80048a8:	4620      	mov	r0, r4
 80048aa:	4642      	mov	r2, r8
 80048ac:	f001 f998 	bl	8005be0 <d_print_subexpr>
 80048b0:	49a0      	ldr	r1, [pc, #640]	@ (8004b34 <d_print_comp_inner+0x1ffc>)
 80048b2:	f7fe bc42 	b.w	800313a <d_print_comp_inner+0x602>
 80048b6:	2600      	movs	r6, #0
 80048b8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80048bc:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80048c0:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 80048c4:	4620      	mov	r0, r4
 80048c6:	4798      	blx	r3
 80048c8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80048cc:	3301      	adds	r3, #1
 80048ce:	4631      	mov	r1, r6
 80048d0:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80048d4:	f7fe beb9 	b.w	800364a <d_print_comp_inner+0xb12>
 80048d8:	2b73      	cmp	r3, #115	@ 0x73
 80048da:	f47f ada9 	bne.w	8004430 <d_print_comp_inner+0x18f8>
 80048de:	787b      	ldrb	r3, [r7, #1]
 80048e0:	2b50      	cmp	r3, #80	@ 0x50
 80048e2:	f47f ada5 	bne.w	8004430 <d_print_comp_inner+0x18f8>
 80048e6:	78bb      	ldrb	r3, [r7, #2]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	f47f ada1 	bne.w	8004430 <d_print_comp_inner+0x18f8>
 80048ee:	461e      	mov	r6, r3
 80048f0:	e004      	b.n	80048fc <d_print_comp_inner+0x1dc4>
 80048f2:	3601      	adds	r6, #1
 80048f4:	692d      	ldr	r5, [r5, #16]
 80048f6:	2d00      	cmp	r5, #0
 80048f8:	f000 80a2 	beq.w	8004a40 <d_print_comp_inner+0x1f08>
 80048fc:	782b      	ldrb	r3, [r5, #0]
 80048fe:	2b2f      	cmp	r3, #47	@ 0x2f
 8004900:	f040 809e 	bne.w	8004a40 <d_print_comp_inner+0x1f08>
 8004904:	68eb      	ldr	r3, [r5, #12]
 8004906:	2b00      	cmp	r3, #0
 8004908:	f000 809a 	beq.w	8004a40 <d_print_comp_inner+0x1f08>
 800490c:	781a      	ldrb	r2, [r3, #0]
 800490e:	2a4c      	cmp	r2, #76	@ 0x4c
 8004910:	d1ef      	bne.n	80048f2 <d_print_comp_inner+0x1dba>
 8004912:	68d9      	ldr	r1, [r3, #12]
 8004914:	4620      	mov	r0, r4
 8004916:	f7fb fe9d 	bl	8000654 <d_find_pack>
 800491a:	4602      	mov	r2, r0
 800491c:	b148      	cbz	r0, 8004932 <d_print_comp_inner+0x1dfa>
 800491e:	2200      	movs	r2, #0
 8004920:	e004      	b.n	800492c <d_print_comp_inner+0x1df4>
 8004922:	68c1      	ldr	r1, [r0, #12]
 8004924:	b129      	cbz	r1, 8004932 <d_print_comp_inner+0x1dfa>
 8004926:	6900      	ldr	r0, [r0, #16]
 8004928:	3201      	adds	r2, #1
 800492a:	b110      	cbz	r0, 8004932 <d_print_comp_inner+0x1dfa>
 800492c:	7801      	ldrb	r1, [r0, #0]
 800492e:	292f      	cmp	r1, #47	@ 0x2f
 8004930:	d0f7      	beq.n	8004922 <d_print_comp_inner+0x1dea>
 8004932:	4416      	add	r6, r2
 8004934:	e7de      	b.n	80048f4 <d_print_comp_inner+0x1dbc>
 8004936:	2500      	movs	r5, #0
 8004938:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800493c:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8004940:	4620      	mov	r0, r4
 8004942:	4798      	blx	r3
 8004944:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004948:	3301      	adds	r3, #1
 800494a:	4629      	mov	r1, r5
 800494c:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004950:	e5c0      	b.n	80044d4 <d_print_comp_inner+0x199c>
 8004952:	2120      	movs	r1, #32
 8004954:	4620      	mov	r0, r4
 8004956:	f7fb fe41 	bl	80005dc <d_append_char>
 800495a:	e5b6      	b.n	80044ca <d_print_comp_inner+0x1992>
 800495c:	2600      	movs	r6, #0
 800495e:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004962:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004966:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 800496a:	4620      	mov	r0, r4
 800496c:	4798      	blx	r3
 800496e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004972:	3301      	adds	r3, #1
 8004974:	4631      	mov	r1, r6
 8004976:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800497a:	e594      	b.n	80044a6 <d_print_comp_inner+0x196e>
 800497c:	2120      	movs	r1, #32
 800497e:	4620      	mov	r0, r4
 8004980:	f7fb fe2c 	bl	80005dc <d_append_char>
 8004984:	e58a      	b.n	800449c <d_print_comp_inner+0x1964>
 8004986:	2600      	movs	r6, #0
 8004988:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800498c:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8004990:	4620      	mov	r0, r4
 8004992:	4798      	blx	r3
 8004994:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004998:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800499c:	3301      	adds	r3, #1
 800499e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80049a2:	4631      	mov	r1, r6
 80049a4:	e5ae      	b.n	8004504 <d_print_comp_inner+0x19cc>
 80049a6:	6843      	ldr	r3, [r0, #4]
 80049a8:	f8d4 8110 	ldr.w	r8, [r4, #272]	@ 0x110
 80049ac:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 80049b0:	4611      	mov	r1, r2
 80049b2:	4620      	mov	r0, r4
 80049b4:	9201      	str	r2, [sp, #4]
 80049b6:	f7fb fe33 	bl	8000620 <d_lookup_template_argument>
 80049ba:	2800      	cmp	r0, #0
 80049bc:	f000 80c0 	beq.w	8004b40 <d_print_comp_inner+0x2008>
 80049c0:	9a01      	ldr	r2, [sp, #4]
 80049c2:	f04f 0901 	mov.w	r9, #1
 80049c6:	e701      	b.n	80047cc <d_print_comp_inner+0x1c94>
 80049c8:	68ff      	ldr	r7, [r7, #12]
 80049ca:	2f00      	cmp	r7, #0
 80049cc:	f43e a92d 	beq.w	8002c2a <d_print_comp_inner+0xf2>
 80049d0:	783b      	ldrb	r3, [r7, #0]
 80049d2:	e634      	b.n	800463e <d_print_comp_inner+0x1b06>
 80049d4:	68ea      	ldr	r2, [r5, #12]
 80049d6:	7811      	ldrb	r1, [r2, #0]
 80049d8:	2901      	cmp	r1, #1
 80049da:	f47f ad12 	bne.w	8004402 <d_print_comp_inner+0x18ca>
 80049de:	6929      	ldr	r1, [r5, #16]
 80049e0:	7809      	ldrb	r1, [r1, #0]
 80049e2:	2929      	cmp	r1, #41	@ 0x29
 80049e4:	bf08      	it	eq
 80049e6:	4615      	moveq	r5, r2
 80049e8:	e50b      	b.n	8004402 <d_print_comp_inner+0x18ca>
 80049ea:	2600      	movs	r6, #0
 80049ec:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80049f0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80049f4:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 80049f8:	4620      	mov	r0, r4
 80049fa:	4798      	blx	r3
 80049fc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004a00:	3301      	adds	r3, #1
 8004a02:	4631      	mov	r1, r6
 8004a04:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004a08:	e5a5      	b.n	8004556 <d_print_comp_inner+0x1a1e>
 8004a0a:	2700      	movs	r7, #0
 8004a0c:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 8004a10:	f880 70ff 	strb.w	r7, [r0, #255]	@ 0xff
 8004a14:	4798      	blx	r3
 8004a16:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	4639      	mov	r1, r7
 8004a1e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004a22:	e587      	b.n	8004534 <d_print_comp_inner+0x19fc>
 8004a24:	f8d4 1124 	ldr.w	r1, [r4, #292]	@ 0x124
 8004a28:	2900      	cmp	r1, #0
 8004a2a:	f2c0 80bc 	blt.w	8004ba6 <d_print_comp_inner+0x206e>
 8004a2e:	f7fb fd65 	bl	80004fc <d_index_template_argument.part.0>
 8004a32:	2800      	cmp	r0, #0
 8004a34:	f000 8080 	beq.w	8004b38 <d_print_comp_inner+0x2000>
 8004a38:	7803      	ldrb	r3, [r0, #0]
 8004a3a:	464e      	mov	r6, r9
 8004a3c:	f7fe b957 	b.w	8002cee <d_print_comp_inner+0x1b6>
 8004a40:	4631      	mov	r1, r6
 8004a42:	e4ef      	b.n	8004424 <d_print_comp_inner+0x18ec>
 8004a44:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 8004a48:	42b3      	cmp	r3, r6
 8004a4a:	f77e a8ee 	ble.w	8002c2a <d_print_comp_inner+0xf2>
 8004a4e:	f8d4 1130 	ldr.w	r1, [r4, #304]	@ 0x130
 8004a52:	f8d4 c110 	ldr.w	ip, [r4, #272]	@ 0x110
 8004a56:	eb01 03c6 	add.w	r3, r1, r6, lsl #3
 8004a5a:	1c70      	adds	r0, r6, #1
 8004a5c:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8004a60:	3304      	adds	r3, #4
 8004a62:	f841 2036 	str.w	r2, [r1, r6, lsl #3]
 8004a66:	f1bc 0f00 	cmp.w	ip, #0
 8004a6a:	d058      	beq.n	8004b1e <d_print_comp_inner+0x1fe6>
 8004a6c:	e9d4 6050 	ldrd	r6, r0, [r4, #320]	@ 0x140
 8004a70:	4696      	mov	lr, r2
 8004a72:	e010      	b.n	8004a96 <d_print_comp_inner+0x1f5e>
 8004a74:	f8d4 113c 	ldr.w	r1, [r4, #316]	@ 0x13c
 8004a78:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8004a7c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8004a80:	3601      	adds	r6, #1
 8004a82:	f8c4 6140 	str.w	r6, [r4, #320]	@ 0x140
 8004a86:	604a      	str	r2, [r1, #4]
 8004a88:	6019      	str	r1, [r3, #0]
 8004a8a:	f8dc c000 	ldr.w	ip, [ip]
 8004a8e:	460b      	mov	r3, r1
 8004a90:	f1bc 0f00 	cmp.w	ip, #0
 8004a94:	d042      	beq.n	8004b1c <d_print_comp_inner+0x1fe4>
 8004a96:	4286      	cmp	r6, r0
 8004a98:	dbec      	blt.n	8004a74 <d_print_comp_inner+0x1f3c>
 8004a9a:	f7fe b8c6 	b.w	8002c2a <d_print_comp_inner+0xf2>
 8004a9e:	6912      	ldr	r2, [r2, #16]
 8004aa0:	2111      	movs	r1, #17
 8004aa2:	f000 f88f 	bl	8004bc4 <d_print_comp>
 8004aa6:	9b06      	ldr	r3, [sp, #24]
 8004aa8:	f8c4 9114 	str.w	r9, [r4, #276]	@ 0x114
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f43e ae2d 	beq.w	800370c <d_print_comp_inner+0xbd4>
 8004ab2:	f7fe b8bd 	b.w	8002c30 <d_print_comp_inner+0xf8>
 8004ab6:	68da      	ldr	r2, [r3, #12]
 8004ab8:	6891      	ldr	r1, [r2, #8]
 8004aba:	2901      	cmp	r1, #1
 8004abc:	f47f a935 	bne.w	8003d2a <d_print_comp_inner+0x11f2>
 8004ac0:	6852      	ldr	r2, [r2, #4]
 8004ac2:	7812      	ldrb	r2, [r2, #0]
 8004ac4:	2a3e      	cmp	r2, #62	@ 0x3e
 8004ac6:	f47f a930 	bne.w	8003d2a <d_print_comp_inner+0x11f2>
 8004aca:	2128      	movs	r1, #40	@ 0x28
 8004acc:	4620      	mov	r0, r4
 8004ace:	f7fb fd85 	bl	80005dc <d_append_char>
 8004ad2:	68eb      	ldr	r3, [r5, #12]
 8004ad4:	f7ff b929 	b.w	8003d2a <d_print_comp_inner+0x11f2>
 8004ad8:	68ea      	ldr	r2, [r5, #12]
 8004ada:	2111      	movs	r1, #17
 8004adc:	4620      	mov	r0, r4
 8004ade:	f001 f87f 	bl	8005be0 <d_print_subexpr>
 8004ae2:	4632      	mov	r2, r6
 8004ae4:	f7ff b83e 	b.w	8003b64 <d_print_comp_inner+0x102c>
 8004ae8:	68d2      	ldr	r2, [r2, #12]
 8004aea:	f7fe b90b 	b.w	8002d04 <d_print_comp_inner+0x1cc>
 8004aee:	4620      	mov	r0, r4
 8004af0:	215b      	movs	r1, #91	@ 0x5b
 8004af2:	f7fb fd73 	bl	80005dc <d_append_char>
 8004af6:	692b      	ldr	r3, [r5, #16]
 8004af8:	4620      	mov	r0, r4
 8004afa:	691a      	ldr	r2, [r3, #16]
 8004afc:	2111      	movs	r1, #17
 8004afe:	f000 f861 	bl	8004bc4 <d_print_comp>
 8004b02:	215d      	movs	r1, #93	@ 0x5d
 8004b04:	4620      	mov	r0, r4
 8004b06:	f7fb fd69 	bl	80005dc <d_append_char>
 8004b0a:	f7ff b935 	b.w	8003d78 <d_print_comp_inner+0x1240>
 8004b0e:	4632      	mov	r2, r6
 8004b10:	2111      	movs	r1, #17
 8004b12:	4620      	mov	r0, r4
 8004b14:	f000 fe66 	bl	80057e4 <d_print_expr_op>
 8004b18:	f7ff b928 	b.w	8003d6c <d_print_comp_inner+0x1234>
 8004b1c:	4672      	mov	r2, lr
 8004b1e:	2100      	movs	r1, #0
 8004b20:	6019      	str	r1, [r3, #0]
 8004b22:	e64a      	b.n	80047ba <d_print_comp_inner+0x1c82>
 8004b24:	080aef18 	.word	0x080aef18
 8004b28:	080aef14 	.word	0x080aef14
 8004b2c:	080aef10 	.word	0x080aef10
 8004b30:	080aeef4 	.word	0x080aeef4
 8004b34:	080aef48 	.word	0x080aef48
 8004b38:	f1b9 0f00 	cmp.w	r9, #0
 8004b3c:	f43e a875 	beq.w	8002c2a <d_print_comp_inner+0xf2>
 8004b40:	f8c4 8110 	str.w	r8, [r4, #272]	@ 0x110
 8004b44:	f7fe b871 	b.w	8002c2a <d_print_comp_inner+0xf2>
 8004b48:	491c      	ldr	r1, [pc, #112]	@ (8004bbc <d_print_comp_inner+0x2084>)
 8004b4a:	4620      	mov	r0, r4
 8004b4c:	f7fb fdcc 	bl	80006e8 <d_append_string>
 8004b50:	68f3      	ldr	r3, [r6, #12]
 8004b52:	b143      	cbz	r3, 8004b66 <d_print_comp_inner+0x202e>
 8004b54:	2111      	movs	r1, #17
 8004b56:	4620      	mov	r0, r4
 8004b58:	4632      	mov	r2, r6
 8004b5a:	f001 f841 	bl	8005be0 <d_print_subexpr>
 8004b5e:	2120      	movs	r1, #32
 8004b60:	4620      	mov	r0, r4
 8004b62:	f7fb fd3b 	bl	80005dc <d_append_char>
 8004b66:	463a      	mov	r2, r7
 8004b68:	2111      	movs	r1, #17
 8004b6a:	4620      	mov	r0, r4
 8004b6c:	f000 f82a 	bl	8004bc4 <d_print_comp>
 8004b70:	2d00      	cmp	r5, #0
 8004b72:	f47e aec9 	bne.w	8003908 <d_print_comp_inner+0xdd0>
 8004b76:	f7fe b85b 	b.w	8002c30 <d_print_comp_inner+0xf8>
 8004b7a:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8004b7e:	f7fe b854 	b.w	8002c2a <d_print_comp_inner+0xf2>
 8004b82:	6913      	ldr	r3, [r2, #16]
 8004b84:	68d2      	ldr	r2, [r2, #12]
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	2b29      	cmp	r3, #41	@ 0x29
 8004b8a:	bf1c      	itt	ne
 8004b8c:	2301      	movne	r3, #1
 8004b8e:	f8c4 3118 	strne.w	r3, [r4, #280]	@ 0x118
 8004b92:	2111      	movs	r1, #17
 8004b94:	4620      	mov	r0, r4
 8004b96:	f001 f823 	bl	8005be0 <d_print_subexpr>
 8004b9a:	f7ff b8d6 	b.w	8003d4a <d_print_comp_inner+0x1212>
 8004b9e:	212d      	movs	r1, #45	@ 0x2d
 8004ba0:	f7fb fd1c 	bl	80005dc <d_append_char>
 8004ba4:	e621      	b.n	80047ea <d_print_comp_inner+0x1cb2>
 8004ba6:	2f2f      	cmp	r7, #47	@ 0x2f
 8004ba8:	f43f acef 	beq.w	800458a <d_print_comp_inner+0x1a52>
 8004bac:	f8d4 c114 	ldr.w	ip, [r4, #276]	@ 0x114
 8004bb0:	464e      	mov	r6, r9
 8004bb2:	f7fe b8a7 	b.w	8002d04 <d_print_comp_inner+0x1cc>
 8004bb6:	4902      	ldr	r1, [pc, #8]	@ (8004bc0 <d_print_comp_inner+0x2088>)
 8004bb8:	f7fe babf 	b.w	800313a <d_print_comp_inner+0x602>
 8004bbc:	080aef08 	.word	0x080aef08
 8004bc0:	080aef1c 	.word	0x080aef1c

08004bc4 <d_print_comp>:
 8004bc4:	b530      	push	{r4, r5, lr}
 8004bc6:	4605      	mov	r5, r0
 8004bc8:	b083      	sub	sp, #12
 8004bca:	b31a      	cbz	r2, 8004c14 <d_print_comp+0x50>
 8004bcc:	6853      	ldr	r3, [r2, #4]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	4614      	mov	r4, r2
 8004bd2:	dc1f      	bgt.n	8004c14 <d_print_comp+0x50>
 8004bd4:	f8d0 111c 	ldr.w	r1, [r0, #284]	@ 0x11c
 8004bd8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004bdc:	dc1a      	bgt.n	8004c14 <d_print_comp+0x50>
 8004bde:	3301      	adds	r3, #1
 8004be0:	6053      	str	r3, [r2, #4]
 8004be2:	3101      	adds	r1, #1
 8004be4:	f8d0 312c 	ldr.w	r3, [r0, #300]	@ 0x12c
 8004be8:	f8c0 111c 	str.w	r1, [r0, #284]	@ 0x11c
 8004bec:	f8c0 d12c 	str.w	sp, [r0, #300]	@ 0x12c
 8004bf0:	2111      	movs	r1, #17
 8004bf2:	e9cd 2300 	strd	r2, r3, [sp]
 8004bf6:	f7fd ff9f 	bl	8002b38 <d_print_comp_inner>
 8004bfa:	6862      	ldr	r2, [r4, #4]
 8004bfc:	f8d5 311c 	ldr.w	r3, [r5, #284]	@ 0x11c
 8004c00:	9901      	ldr	r1, [sp, #4]
 8004c02:	f8c5 112c 	str.w	r1, [r5, #300]	@ 0x12c
 8004c06:	3a01      	subs	r2, #1
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	6062      	str	r2, [r4, #4]
 8004c0c:	f8c5 311c 	str.w	r3, [r5, #284]	@ 0x11c
 8004c10:	b003      	add	sp, #12
 8004c12:	bd30      	pop	{r4, r5, pc}
 8004c14:	2301      	movs	r3, #1
 8004c16:	f8c5 3118 	str.w	r3, [r5, #280]	@ 0x118
 8004c1a:	b003      	add	sp, #12
 8004c1c:	bd30      	pop	{r4, r5, pc}
 8004c1e:	bf00      	nop

08004c20 <d_print_mod>:
 8004c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c24:	7813      	ldrb	r3, [r2, #0]
 8004c26:	3b03      	subs	r3, #3
 8004c28:	4615      	mov	r5, r2
 8004c2a:	4604      	mov	r4, r0
 8004c2c:	2b4e      	cmp	r3, #78	@ 0x4e
 8004c2e:	d850      	bhi.n	8004cd2 <d_print_mod+0xb2>
 8004c30:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004c34:	004f0116 	.word	0x004f0116
 8004c38:	004f004f 	.word	0x004f004f
 8004c3c:	004f004f 	.word	0x004f004f
 8004c40:	004f004f 	.word	0x004f004f
 8004c44:	004f004f 	.word	0x004f004f
 8004c48:	004f004f 	.word	0x004f004f
 8004c4c:	004f004f 	.word	0x004f004f
 8004c50:	004f004f 	.word	0x004f004f
 8004c54:	004f004f 	.word	0x004f004f
 8004c58:	004f004f 	.word	0x004f004f
 8004c5c:	004f004f 	.word	0x004f004f
 8004c60:	007a0054 	.word	0x007a0054
 8004c64:	005400a0 	.word	0x005400a0
 8004c68:	00a0007a 	.word	0x00a0007a
 8004c6c:	00f700ea 	.word	0x00f700ea
 8004c70:	02780104 	.word	0x02780104
 8004c74:	0129011b 	.word	0x0129011b
 8004c78:	0172014d 	.word	0x0172014d
 8004c7c:	004f004f 	.word	0x004f004f
 8004c80:	004f004f 	.word	0x004f004f
 8004c84:	004f0197 	.word	0x004f0197
 8004c88:	004f01c6 	.word	0x004f01c6
 8004c8c:	004f004f 	.word	0x004f004f
 8004c90:	004f004f 	.word	0x004f004f
 8004c94:	004f004f 	.word	0x004f004f
 8004c98:	004f004f 	.word	0x004f004f
 8004c9c:	004f004f 	.word	0x004f004f
 8004ca0:	004f004f 	.word	0x004f004f
 8004ca4:	004f004f 	.word	0x004f004f
 8004ca8:	004f004f 	.word	0x004f004f
 8004cac:	004f004f 	.word	0x004f004f
 8004cb0:	004f004f 	.word	0x004f004f
 8004cb4:	004f004f 	.word	0x004f004f
 8004cb8:	004f004f 	.word	0x004f004f
 8004cbc:	004f004f 	.word	0x004f004f
 8004cc0:	004f004f 	.word	0x004f004f
 8004cc4:	004f004f 	.word	0x004f004f
 8004cc8:	01ec004f 	.word	0x01ec004f
 8004ccc:	0226004f 	.word	0x0226004f
 8004cd0:	00c4      	.short	0x00c4
 8004cd2:	462a      	mov	r2, r5
 8004cd4:	2111      	movs	r1, #17
 8004cd6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cda:	e773      	b.n	8004bc4 <d_print_comp>
 8004cdc:	4dcf      	ldr	r5, [pc, #828]	@ (800501c <d_print_mod+0x3fc>)
 8004cde:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004ce2:	f105 0709 	add.w	r7, r5, #9
 8004ce6:	f04f 0800 	mov.w	r8, #0
 8004cea:	e009      	b.n	8004d00 <d_print_mod+0xe0>
 8004cec:	460b      	mov	r3, r1
 8004cee:	3101      	adds	r1, #1
 8004cf0:	42af      	cmp	r7, r5
 8004cf2:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004cf6:	54e6      	strb	r6, [r4, r3]
 8004cf8:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004cfc:	f000 80c1 	beq.w	8004e82 <d_print_mod+0x262>
 8004d00:	29ff      	cmp	r1, #255	@ 0xff
 8004d02:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004d06:	d1f1      	bne.n	8004cec <d_print_mod+0xcc>
 8004d08:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004d0c:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004d10:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004d14:	4620      	mov	r0, r4
 8004d16:	4798      	blx	r3
 8004d18:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004d22:	2101      	movs	r1, #1
 8004d24:	2300      	movs	r3, #0
 8004d26:	e7e3      	b.n	8004cf0 <d_print_mod+0xd0>
 8004d28:	4dbd      	ldr	r5, [pc, #756]	@ (8005020 <d_print_mod+0x400>)
 8004d2a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004d2e:	f105 0709 	add.w	r7, r5, #9
 8004d32:	f04f 0800 	mov.w	r8, #0
 8004d36:	e009      	b.n	8004d4c <d_print_mod+0x12c>
 8004d38:	460b      	mov	r3, r1
 8004d3a:	3101      	adds	r1, #1
 8004d3c:	42bd      	cmp	r5, r7
 8004d3e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004d42:	54e6      	strb	r6, [r4, r3]
 8004d44:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004d48:	f000 809b 	beq.w	8004e82 <d_print_mod+0x262>
 8004d4c:	29ff      	cmp	r1, #255	@ 0xff
 8004d4e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004d52:	d1f1      	bne.n	8004d38 <d_print_mod+0x118>
 8004d54:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004d58:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004d5c:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004d60:	4620      	mov	r0, r4
 8004d62:	4798      	blx	r3
 8004d64:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004d68:	3301      	adds	r3, #1
 8004d6a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004d6e:	2101      	movs	r1, #1
 8004d70:	2300      	movs	r3, #0
 8004d72:	e7e3      	b.n	8004d3c <d_print_mod+0x11c>
 8004d74:	4dab      	ldr	r5, [pc, #684]	@ (8005024 <d_print_mod+0x404>)
 8004d76:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004d7a:	1daf      	adds	r7, r5, #6
 8004d7c:	f04f 0800 	mov.w	r8, #0
 8004d80:	e008      	b.n	8004d94 <d_print_mod+0x174>
 8004d82:	460b      	mov	r3, r1
 8004d84:	3101      	adds	r1, #1
 8004d86:	42af      	cmp	r7, r5
 8004d88:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004d8c:	54e6      	strb	r6, [r4, r3]
 8004d8e:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004d92:	d076      	beq.n	8004e82 <d_print_mod+0x262>
 8004d94:	29ff      	cmp	r1, #255	@ 0xff
 8004d96:	f815 6b01 	ldrb.w	r6, [r5], #1
 8004d9a:	d1f2      	bne.n	8004d82 <d_print_mod+0x162>
 8004d9c:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004da0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004da4:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004da8:	4620      	mov	r0, r4
 8004daa:	4798      	blx	r3
 8004dac:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004db0:	3301      	adds	r3, #1
 8004db2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004db6:	2101      	movs	r1, #1
 8004db8:	2300      	movs	r3, #0
 8004dba:	e7e4      	b.n	8004d86 <d_print_mod+0x166>
 8004dbc:	4e9a      	ldr	r6, [pc, #616]	@ (8005028 <d_print_mod+0x408>)
 8004dbe:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004dc2:	f106 0906 	add.w	r9, r6, #6
 8004dc6:	f04f 0800 	mov.w	r8, #0
 8004dca:	e009      	b.n	8004de0 <d_print_mod+0x1c0>
 8004dcc:	460b      	mov	r3, r1
 8004dce:	3101      	adds	r1, #1
 8004dd0:	454e      	cmp	r6, r9
 8004dd2:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004dd6:	54e7      	strb	r7, [r4, r3]
 8004dd8:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004ddc:	f000 8175 	beq.w	80050ca <d_print_mod+0x4aa>
 8004de0:	29ff      	cmp	r1, #255	@ 0xff
 8004de2:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004de6:	d1f1      	bne.n	8004dcc <d_print_mod+0x1ac>
 8004de8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004dec:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004df0:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004df4:	4620      	mov	r0, r4
 8004df6:	4798      	blx	r3
 8004df8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004e02:	2101      	movs	r1, #1
 8004e04:	2300      	movs	r3, #0
 8004e06:	e7e3      	b.n	8004dd0 <d_print_mod+0x1b0>
 8004e08:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8004e0c:	2bff      	cmp	r3, #255	@ 0xff
 8004e0e:	f000 81c6 	beq.w	800519e <d_print_mod+0x57e>
 8004e12:	2220      	movs	r2, #32
 8004e14:	1c59      	adds	r1, r3, #1
 8004e16:	f8c0 1100 	str.w	r1, [r0, #256]	@ 0x100
 8004e1a:	54c2      	strb	r2, [r0, r3]
 8004e1c:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
 8004e20:	e025      	b.n	8004e6e <d_print_mod+0x24e>
 8004e22:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8004e26:	2bff      	cmp	r3, #255	@ 0xff
 8004e28:	f000 81aa 	beq.w	8005180 <d_print_mod+0x560>
 8004e2c:	1c59      	adds	r1, r3, #1
 8004e2e:	2220      	movs	r2, #32
 8004e30:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004e34:	54e2      	strb	r2, [r4, r3]
 8004e36:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8004e3a:	e026      	b.n	8004e8a <d_print_mod+0x26a>
 8004e3c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004e40:	29ff      	cmp	r1, #255	@ 0xff
 8004e42:	f000 818d 	beq.w	8005160 <d_print_mod+0x540>
 8004e46:	1c4a      	adds	r2, r1, #1
 8004e48:	2320      	movs	r3, #32
 8004e4a:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8004e4e:	5463      	strb	r3, [r4, r1]
 8004e50:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8004e54:	692a      	ldr	r2, [r5, #16]
 8004e56:	4620      	mov	r0, r4
 8004e58:	2111      	movs	r1, #17
 8004e5a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e5e:	e6b1      	b.n	8004bc4 <d_print_comp>
 8004e60:	68ea      	ldr	r2, [r5, #12]
 8004e62:	2111      	movs	r1, #17
 8004e64:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e68:	e6ac      	b.n	8004bc4 <d_print_comp>
 8004e6a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004e6e:	29ff      	cmp	r1, #255	@ 0xff
 8004e70:	f000 81b4 	beq.w	80051dc <d_print_mod+0x5bc>
 8004e74:	1c4a      	adds	r2, r1, #1
 8004e76:	2326      	movs	r3, #38	@ 0x26
 8004e78:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8004e7c:	5463      	strb	r3, [r4, r1]
 8004e7e:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8004e82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e86:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004e8a:	4d68      	ldr	r5, [pc, #416]	@ (800502c <d_print_mod+0x40c>)
 8004e8c:	f04f 0800 	mov.w	r8, #0
 8004e90:	1caf      	adds	r7, r5, #2
 8004e92:	e008      	b.n	8004ea6 <d_print_mod+0x286>
 8004e94:	460b      	mov	r3, r1
 8004e96:	3101      	adds	r1, #1
 8004e98:	42af      	cmp	r7, r5
 8004e9a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004e9e:	54e6      	strb	r6, [r4, r3]
 8004ea0:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004ea4:	d0ed      	beq.n	8004e82 <d_print_mod+0x262>
 8004ea6:	29ff      	cmp	r1, #255	@ 0xff
 8004ea8:	f815 6b01 	ldrb.w	r6, [r5], #1
 8004eac:	d1f2      	bne.n	8004e94 <d_print_mod+0x274>
 8004eae:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004eb2:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004eb6:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004eba:	4620      	mov	r0, r4
 8004ebc:	4798      	blx	r3
 8004ebe:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004ec8:	2101      	movs	r1, #1
 8004eca:	2300      	movs	r3, #0
 8004ecc:	e7e4      	b.n	8004e98 <d_print_mod+0x278>
 8004ece:	4d58      	ldr	r5, [pc, #352]	@ (8005030 <d_print_mod+0x410>)
 8004ed0:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004ed4:	f105 0709 	add.w	r7, r5, #9
 8004ed8:	f04f 0800 	mov.w	r8, #0
 8004edc:	e008      	b.n	8004ef0 <d_print_mod+0x2d0>
 8004ede:	460b      	mov	r3, r1
 8004ee0:	3101      	adds	r1, #1
 8004ee2:	42bd      	cmp	r5, r7
 8004ee4:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004ee8:	54e6      	strb	r6, [r4, r3]
 8004eea:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004eee:	d0c8      	beq.n	8004e82 <d_print_mod+0x262>
 8004ef0:	29ff      	cmp	r1, #255	@ 0xff
 8004ef2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004ef6:	d1f2      	bne.n	8004ede <d_print_mod+0x2be>
 8004ef8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004efc:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004f00:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004f04:	4620      	mov	r0, r4
 8004f06:	4798      	blx	r3
 8004f08:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004f12:	2101      	movs	r1, #1
 8004f14:	2300      	movs	r3, #0
 8004f16:	e7e4      	b.n	8004ee2 <d_print_mod+0x2c2>
 8004f18:	4d46      	ldr	r5, [pc, #280]	@ (8005034 <d_print_mod+0x414>)
 8004f1a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004f1e:	f105 070b 	add.w	r7, r5, #11
 8004f22:	f04f 0800 	mov.w	r8, #0
 8004f26:	e008      	b.n	8004f3a <d_print_mod+0x31a>
 8004f28:	460b      	mov	r3, r1
 8004f2a:	3101      	adds	r1, #1
 8004f2c:	42af      	cmp	r7, r5
 8004f2e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004f32:	54e6      	strb	r6, [r4, r3]
 8004f34:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004f38:	d0a3      	beq.n	8004e82 <d_print_mod+0x262>
 8004f3a:	29ff      	cmp	r1, #255	@ 0xff
 8004f3c:	f815 6b01 	ldrb.w	r6, [r5], #1
 8004f40:	d1f2      	bne.n	8004f28 <d_print_mod+0x308>
 8004f42:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004f46:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004f4a:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004f4e:	4620      	mov	r0, r4
 8004f50:	4798      	blx	r3
 8004f52:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004f56:	3301      	adds	r3, #1
 8004f58:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004f5c:	2101      	movs	r1, #1
 8004f5e:	2300      	movs	r3, #0
 8004f60:	e7e4      	b.n	8004f2c <d_print_mod+0x30c>
 8004f62:	f890 3104 	ldrb.w	r3, [r0, #260]	@ 0x104
 8004f66:	2b28      	cmp	r3, #40	@ 0x28
 8004f68:	f040 80d0 	bne.w	800510c <d_print_mod+0x4ec>
 8004f6c:	68ea      	ldr	r2, [r5, #12]
 8004f6e:	4d32      	ldr	r5, [pc, #200]	@ (8005038 <d_print_mod+0x418>)
 8004f70:	2111      	movs	r1, #17
 8004f72:	4620      	mov	r0, r4
 8004f74:	f7ff fe26 	bl	8004bc4 <d_print_comp>
 8004f78:	1cef      	adds	r7, r5, #3
 8004f7a:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004f7e:	f04f 0800 	mov.w	r8, #0
 8004f82:	e009      	b.n	8004f98 <d_print_mod+0x378>
 8004f84:	460b      	mov	r3, r1
 8004f86:	3101      	adds	r1, #1
 8004f88:	42bd      	cmp	r5, r7
 8004f8a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004f8e:	54e6      	strb	r6, [r4, r3]
 8004f90:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004f94:	f43f af75 	beq.w	8004e82 <d_print_mod+0x262>
 8004f98:	29ff      	cmp	r1, #255	@ 0xff
 8004f9a:	f815 6b01 	ldrb.w	r6, [r5], #1
 8004f9e:	d1f1      	bne.n	8004f84 <d_print_mod+0x364>
 8004fa0:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004fa4:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004fa8:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004fac:	4620      	mov	r0, r4
 8004fae:	4798      	blx	r3
 8004fb0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004fba:	2101      	movs	r1, #1
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	e7e3      	b.n	8004f88 <d_print_mod+0x368>
 8004fc0:	4e1e      	ldr	r6, [pc, #120]	@ (800503c <d_print_mod+0x41c>)
 8004fc2:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004fc6:	f106 090a 	add.w	r9, r6, #10
 8004fca:	f04f 0800 	mov.w	r8, #0
 8004fce:	e009      	b.n	8004fe4 <d_print_mod+0x3c4>
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	3101      	adds	r1, #1
 8004fd4:	45b1      	cmp	r9, r6
 8004fd6:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004fda:	54e7      	strb	r7, [r4, r3]
 8004fdc:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004fe0:	f000 8082 	beq.w	80050e8 <d_print_mod+0x4c8>
 8004fe4:	29ff      	cmp	r1, #255	@ 0xff
 8004fe6:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004fea:	d1f1      	bne.n	8004fd0 <d_print_mod+0x3b0>
 8004fec:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004ff0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004ff4:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004ff8:	4620      	mov	r0, r4
 8004ffa:	4798      	blx	r3
 8004ffc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005000:	3301      	adds	r3, #1
 8005002:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005006:	2101      	movs	r1, #1
 8005008:	2300      	movs	r3, #0
 800500a:	e7e3      	b.n	8004fd4 <d_print_mod+0x3b4>
 800500c:	4d0c      	ldr	r5, [pc, #48]	@ (8005040 <d_print_mod+0x420>)
 800500e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005012:	f105 0711 	add.w	r7, r5, #17
 8005016:	f04f 0800 	mov.w	r8, #0
 800501a:	e01d      	b.n	8005058 <d_print_mod+0x438>
 800501c:	080aefc7 	.word	0x080aefc7
 8005020:	080aefd3 	.word	0x080aefd3
 8005024:	080aefe0 	.word	0x080aefe0
 8005028:	080af008 	.word	0x080af008
 800502c:	080af010 	.word	0x080af010
 8005030:	080af013 	.word	0x080af013
 8005034:	080af020 	.word	0x080af020
 8005038:	080af02c 	.word	0x080af02c
 800503c:	080af030 	.word	0x080af030
 8005040:	080aefe7 	.word	0x080aefe7
 8005044:	460b      	mov	r3, r1
 8005046:	3101      	adds	r1, #1
 8005048:	42bd      	cmp	r5, r7
 800504a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800504e:	54e6      	strb	r6, [r4, r3]
 8005050:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005054:	f43f af15 	beq.w	8004e82 <d_print_mod+0x262>
 8005058:	29ff      	cmp	r1, #255	@ 0xff
 800505a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800505e:	d1f1      	bne.n	8005044 <d_print_mod+0x424>
 8005060:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8005064:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005068:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 800506c:	4620      	mov	r0, r4
 800506e:	4798      	blx	r3
 8005070:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005074:	3301      	adds	r3, #1
 8005076:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800507a:	2101      	movs	r1, #1
 800507c:	2300      	movs	r3, #0
 800507e:	e7e3      	b.n	8005048 <d_print_mod+0x428>
 8005080:	4e6d      	ldr	r6, [pc, #436]	@ (8005238 <d_print_mod+0x618>)
 8005082:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005086:	f106 0909 	add.w	r9, r6, #9
 800508a:	f04f 0800 	mov.w	r8, #0
 800508e:	e008      	b.n	80050a2 <d_print_mod+0x482>
 8005090:	460b      	mov	r3, r1
 8005092:	3101      	adds	r1, #1
 8005094:	454e      	cmp	r6, r9
 8005096:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800509a:	54e7      	strb	r7, [r4, r3]
 800509c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80050a0:	d013      	beq.n	80050ca <d_print_mod+0x4aa>
 80050a2:	29ff      	cmp	r1, #255	@ 0xff
 80050a4:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80050a8:	d1f2      	bne.n	8005090 <d_print_mod+0x470>
 80050aa:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80050ae:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80050b2:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80050b6:	4620      	mov	r0, r4
 80050b8:	4798      	blx	r3
 80050ba:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80050be:	3301      	adds	r3, #1
 80050c0:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80050c4:	2101      	movs	r1, #1
 80050c6:	2300      	movs	r3, #0
 80050c8:	e7e4      	b.n	8005094 <d_print_mod+0x474>
 80050ca:	692a      	ldr	r2, [r5, #16]
 80050cc:	2a00      	cmp	r2, #0
 80050ce:	f43f aed8 	beq.w	8004e82 <d_print_mod+0x262>
 80050d2:	29ff      	cmp	r1, #255	@ 0xff
 80050d4:	d032      	beq.n	800513c <d_print_mod+0x51c>
 80050d6:	1c48      	adds	r0, r1, #1
 80050d8:	2328      	movs	r3, #40	@ 0x28
 80050da:	f8c4 0100 	str.w	r0, [r4, #256]	@ 0x100
 80050de:	5463      	strb	r3, [r4, r1]
 80050e0:	2111      	movs	r1, #17
 80050e2:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 80050e6:	e001      	b.n	80050ec <d_print_mod+0x4cc>
 80050e8:	68ea      	ldr	r2, [r5, #12]
 80050ea:	2111      	movs	r1, #17
 80050ec:	4620      	mov	r0, r4
 80050ee:	f7ff fd69 	bl	8004bc4 <d_print_comp>
 80050f2:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80050f6:	29ff      	cmp	r1, #255	@ 0xff
 80050f8:	d061      	beq.n	80051be <d_print_mod+0x59e>
 80050fa:	1c4a      	adds	r2, r1, #1
 80050fc:	2329      	movs	r3, #41	@ 0x29
 80050fe:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005102:	5463      	strb	r3, [r4, r1]
 8005104:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005108:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800510c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005110:	29ff      	cmp	r1, #255	@ 0xff
 8005112:	d072      	beq.n	80051fa <d_print_mod+0x5da>
 8005114:	1c4a      	adds	r2, r1, #1
 8005116:	2320      	movs	r3, #32
 8005118:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 800511c:	5463      	strb	r3, [r4, r1]
 800511e:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005122:	e723      	b.n	8004f6c <d_print_mod+0x34c>
 8005124:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005128:	29ff      	cmp	r1, #255	@ 0xff
 800512a:	d076      	beq.n	800521a <d_print_mod+0x5fa>
 800512c:	1c4a      	adds	r2, r1, #1
 800512e:	232a      	movs	r3, #42	@ 0x2a
 8005130:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005134:	5463      	strb	r3, [r4, r1]
 8005136:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 800513a:	e6a2      	b.n	8004e82 <d_print_mod+0x262>
 800513c:	2600      	movs	r6, #0
 800513e:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8005142:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005146:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 800514a:	4620      	mov	r0, r4
 800514c:	4798      	blx	r3
 800514e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005152:	692a      	ldr	r2, [r5, #16]
 8005154:	3301      	adds	r3, #1
 8005156:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800515a:	2001      	movs	r0, #1
 800515c:	4631      	mov	r1, r6
 800515e:	e7bb      	b.n	80050d8 <d_print_mod+0x4b8>
 8005160:	2600      	movs	r6, #0
 8005162:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8005166:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
 800516a:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 800516e:	4798      	blx	r3
 8005170:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005174:	2201      	movs	r2, #1
 8005176:	4413      	add	r3, r2
 8005178:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800517c:	4631      	mov	r1, r6
 800517e:	e663      	b.n	8004e48 <d_print_mod+0x228>
 8005180:	2500      	movs	r5, #0
 8005182:	4619      	mov	r1, r3
 8005184:	f880 50ff 	strb.w	r5, [r0, #255]	@ 0xff
 8005188:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 800518c:	4798      	blx	r3
 800518e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005192:	2101      	movs	r1, #1
 8005194:	440b      	add	r3, r1
 8005196:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800519a:	462b      	mov	r3, r5
 800519c:	e647      	b.n	8004e2e <d_print_mod+0x20e>
 800519e:	2100      	movs	r1, #0
 80051a0:	e9d0 5242 	ldrd	r5, r2, [r0, #264]	@ 0x108
 80051a4:	f880 10ff 	strb.w	r1, [r0, #255]	@ 0xff
 80051a8:	4619      	mov	r1, r3
 80051aa:	47a8      	blx	r5
 80051ac:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80051b0:	2220      	movs	r2, #32
 80051b2:	3301      	adds	r3, #1
 80051b4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80051b8:	7022      	strb	r2, [r4, #0]
 80051ba:	2101      	movs	r1, #1
 80051bc:	e65a      	b.n	8004e74 <d_print_mod+0x254>
 80051be:	2500      	movs	r5, #0
 80051c0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80051c4:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80051c8:	4620      	mov	r0, r4
 80051ca:	4798      	blx	r3
 80051cc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80051d0:	2201      	movs	r2, #1
 80051d2:	4413      	add	r3, r2
 80051d4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80051d8:	4629      	mov	r1, r5
 80051da:	e78f      	b.n	80050fc <d_print_mod+0x4dc>
 80051dc:	2500      	movs	r5, #0
 80051de:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80051e2:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80051e6:	4620      	mov	r0, r4
 80051e8:	4798      	blx	r3
 80051ea:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80051ee:	2201      	movs	r2, #1
 80051f0:	4413      	add	r3, r2
 80051f2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80051f6:	4629      	mov	r1, r5
 80051f8:	e63d      	b.n	8004e76 <d_print_mod+0x256>
 80051fa:	2600      	movs	r6, #0
 80051fc:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8005200:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
 8005204:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 8005208:	4798      	blx	r3
 800520a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800520e:	2201      	movs	r2, #1
 8005210:	4413      	add	r3, r2
 8005212:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005216:	4631      	mov	r1, r6
 8005218:	e77d      	b.n	8005116 <d_print_mod+0x4f6>
 800521a:	2500      	movs	r5, #0
 800521c:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 8005220:	f880 50ff 	strb.w	r5, [r0, #255]	@ 0xff
 8005224:	4798      	blx	r3
 8005226:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800522a:	2201      	movs	r2, #1
 800522c:	4413      	add	r3, r2
 800522e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005232:	4629      	mov	r1, r5
 8005234:	e77b      	b.n	800512e <d_print_mod+0x50e>
 8005236:	bf00      	nop
 8005238:	080aeffb 	.word	0x080aeffb

0800523c <d_print_function_type>:
 800523c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005240:	4604      	mov	r4, r0
 8005242:	4616      	mov	r6, r2
 8005244:	461d      	mov	r5, r3
 8005246:	b19b      	cbz	r3, 8005270 <d_print_function_type+0x34>
 8005248:	4f6a      	ldr	r7, [pc, #424]	@ (80053f4 <d_print_function_type+0x1b8>)
 800524a:	2001      	movs	r0, #1
 800524c:	689a      	ldr	r2, [r3, #8]
 800524e:	b97a      	cbnz	r2, 8005270 <d_print_function_type+0x34>
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	7811      	ldrb	r1, [r2, #0]
 8005254:	3919      	subs	r1, #25
 8005256:	b2c9      	uxtb	r1, r1
 8005258:	2912      	cmp	r1, #18
 800525a:	fa00 f201 	lsl.w	r2, r0, r1
 800525e:	d804      	bhi.n	800526a <d_print_function_type+0x2e>
 8005260:	423a      	tst	r2, r7
 8005262:	d135      	bne.n	80052d0 <d_print_function_type+0x94>
 8005264:	f412 6f60 	tst.w	r2, #3584	@ 0xe00
 8005268:	d172      	bne.n	8005350 <d_print_function_type+0x114>
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1ed      	bne.n	800524c <d_print_function_type+0x10>
 8005270:	2300      	movs	r3, #0
 8005272:	f8d4 7114 	ldr.w	r7, [r4, #276]	@ 0x114
 8005276:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 800527a:	462a      	mov	r2, r5
 800527c:	2111      	movs	r1, #17
 800527e:	4620      	mov	r0, r4
 8005280:	f000 f8ba 	bl	80053f8 <d_print_mod_list>
 8005284:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 8005288:	2bff      	cmp	r3, #255	@ 0xff
 800528a:	d049      	beq.n	8005320 <d_print_function_type+0xe4>
 800528c:	2228      	movs	r2, #40	@ 0x28
 800528e:	1c59      	adds	r1, r3, #1
 8005290:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005294:	54e2      	strb	r2, [r4, r3]
 8005296:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 800529a:	6932      	ldr	r2, [r6, #16]
 800529c:	b12a      	cbz	r2, 80052aa <d_print_function_type+0x6e>
 800529e:	2111      	movs	r1, #17
 80052a0:	4620      	mov	r0, r4
 80052a2:	f7ff fc8f 	bl	8004bc4 <d_print_comp>
 80052a6:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80052aa:	29ff      	cmp	r1, #255	@ 0xff
 80052ac:	d059      	beq.n	8005362 <d_print_function_type+0x126>
 80052ae:	1c4b      	adds	r3, r1, #1
 80052b0:	2229      	movs	r2, #41	@ 0x29
 80052b2:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 80052b6:	4620      	mov	r0, r4
 80052b8:	5462      	strb	r2, [r4, r1]
 80052ba:	2301      	movs	r3, #1
 80052bc:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 80052c0:	2111      	movs	r1, #17
 80052c2:	462a      	mov	r2, r5
 80052c4:	f000 f898 	bl	80053f8 <d_print_mod_list>
 80052c8:	f8c4 7114 	str.w	r7, [r4, #276]	@ 0x114
 80052cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052d0:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 80052d4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80052d8:	2b20      	cmp	r3, #32
 80052da:	d151      	bne.n	8005380 <d_print_function_type+0x144>
 80052dc:	29ff      	cmp	r1, #255	@ 0xff
 80052de:	d05b      	beq.n	8005398 <d_print_function_type+0x15c>
 80052e0:	1c4b      	adds	r3, r1, #1
 80052e2:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 80052e6:	2328      	movs	r3, #40	@ 0x28
 80052e8:	5463      	strb	r3, [r4, r1]
 80052ea:	f04f 0800 	mov.w	r8, #0
 80052ee:	f8d4 7114 	ldr.w	r7, [r4, #276]	@ 0x114
 80052f2:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 80052f6:	2111      	movs	r1, #17
 80052f8:	f8c4 8114 	str.w	r8, [r4, #276]	@ 0x114
 80052fc:	4643      	mov	r3, r8
 80052fe:	462a      	mov	r2, r5
 8005300:	4620      	mov	r0, r4
 8005302:	f000 f879 	bl	80053f8 <d_print_mod_list>
 8005306:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800530a:	29ff      	cmp	r1, #255	@ 0xff
 800530c:	d053      	beq.n	80053b6 <d_print_function_type+0x17a>
 800530e:	1c4b      	adds	r3, r1, #1
 8005310:	2229      	movs	r2, #41	@ 0x29
 8005312:	2bff      	cmp	r3, #255	@ 0xff
 8005314:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005318:	5462      	strb	r2, [r4, r1]
 800531a:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 800531e:	d1b5      	bne.n	800528c <d_print_function_type+0x50>
 8005320:	4619      	mov	r1, r3
 8005322:	2300      	movs	r3, #0
 8005324:	f884 30ff 	strb.w	r3, [r4, #255]	@ 0xff
 8005328:	4620      	mov	r0, r4
 800532a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800532e:	4798      	blx	r3
 8005330:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005334:	3301      	adds	r3, #1
 8005336:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800533a:	2328      	movs	r3, #40	@ 0x28
 800533c:	7023      	strb	r3, [r4, #0]
 800533e:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005342:	6932      	ldr	r2, [r6, #16]
 8005344:	2101      	movs	r1, #1
 8005346:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800534a:	2a00      	cmp	r2, #0
 800534c:	d1a7      	bne.n	800529e <d_print_function_type+0x62>
 800534e:	e7ae      	b.n	80052ae <d_print_function_type+0x72>
 8005350:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 8005354:	f003 02fd 	and.w	r2, r3, #253	@ 0xfd
 8005358:	2a28      	cmp	r2, #40	@ 0x28
 800535a:	d1bb      	bne.n	80052d4 <d_print_function_type+0x98>
 800535c:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005360:	e7bc      	b.n	80052dc <d_print_function_type+0xa0>
 8005362:	2600      	movs	r6, #0
 8005364:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005368:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 800536c:	4620      	mov	r0, r4
 800536e:	4798      	blx	r3
 8005370:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005374:	3301      	adds	r3, #1
 8005376:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800537a:	4631      	mov	r1, r6
 800537c:	2301      	movs	r3, #1
 800537e:	e797      	b.n	80052b0 <d_print_function_type+0x74>
 8005380:	29ff      	cmp	r1, #255	@ 0xff
 8005382:	d027      	beq.n	80053d4 <d_print_function_type+0x198>
 8005384:	1c4b      	adds	r3, r1, #1
 8005386:	2220      	movs	r2, #32
 8005388:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 800538c:	5462      	strb	r2, [r4, r1]
 800538e:	4619      	mov	r1, r3
 8005390:	29ff      	cmp	r1, #255	@ 0xff
 8005392:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005396:	d1a3      	bne.n	80052e0 <d_print_function_type+0xa4>
 8005398:	2700      	movs	r7, #0
 800539a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800539e:	f884 70ff 	strb.w	r7, [r4, #255]	@ 0xff
 80053a2:	4620      	mov	r0, r4
 80053a4:	4798      	blx	r3
 80053a6:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80053aa:	3301      	adds	r3, #1
 80053ac:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80053b0:	4639      	mov	r1, r7
 80053b2:	2301      	movs	r3, #1
 80053b4:	e795      	b.n	80052e2 <d_print_function_type+0xa6>
 80053b6:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80053ba:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80053be:	4620      	mov	r0, r4
 80053c0:	4798      	blx	r3
 80053c2:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80053c6:	3301      	adds	r3, #1
 80053c8:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80053cc:	2329      	movs	r3, #41	@ 0x29
 80053ce:	7023      	strb	r3, [r4, #0]
 80053d0:	2301      	movs	r3, #1
 80053d2:	e75b      	b.n	800528c <d_print_function_type+0x50>
 80053d4:	2300      	movs	r3, #0
 80053d6:	f884 30ff 	strb.w	r3, [r4, #255]	@ 0xff
 80053da:	4620      	mov	r0, r4
 80053dc:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80053e0:	4798      	blx	r3
 80053e2:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80053e6:	2220      	movs	r2, #32
 80053e8:	3301      	adds	r3, #1
 80053ea:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80053ee:	7022      	strb	r2, [r4, #0]
 80053f0:	2101      	movs	r1, #1
 80053f2:	e775      	b.n	80052e0 <d_print_function_type+0xa4>
 80053f4:	00043107 	.word	0x00043107

080053f8 <d_print_mod_list>:
 80053f8:	2a00      	cmp	r2, #0
 80053fa:	f000 80be 	beq.w	800557a <d_print_mod_list+0x182>
 80053fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005402:	4605      	mov	r5, r0
 8005404:	b088      	sub	sp, #32
 8005406:	461e      	mov	r6, r3
 8005408:	4614      	mov	r4, r2
 800540a:	2701      	movs	r7, #1
 800540c:	f8d5 2118 	ldr.w	r2, [r5, #280]	@ 0x118
 8005410:	b9ca      	cbnz	r2, 8005446 <d_print_mod_list+0x4e>
 8005412:	68a2      	ldr	r2, [r4, #8]
 8005414:	b9f2      	cbnz	r2, 8005454 <d_print_mod_list+0x5c>
 8005416:	6862      	ldr	r2, [r4, #4]
 8005418:	7811      	ldrb	r1, [r2, #0]
 800541a:	b9fe      	cbnz	r6, 800545c <d_print_mod_list+0x64>
 800541c:	294e      	cmp	r1, #78	@ 0x4e
 800541e:	d019      	beq.n	8005454 <d_print_mod_list+0x5c>
 8005420:	d914      	bls.n	800544c <d_print_mod_list+0x54>
 8005422:	3950      	subs	r1, #80	@ 0x50
 8005424:	2901      	cmp	r1, #1
 8005426:	d915      	bls.n	8005454 <d_print_mod_list+0x5c>
 8005428:	68e3      	ldr	r3, [r4, #12]
 800542a:	f8d5 8110 	ldr.w	r8, [r5, #272]	@ 0x110
 800542e:	60a7      	str	r7, [r4, #8]
 8005430:	f8c5 3110 	str.w	r3, [r5, #272]	@ 0x110
 8005434:	2111      	movs	r1, #17
 8005436:	4628      	mov	r0, r5
 8005438:	f7ff fbf2 	bl	8004c20 <d_print_mod>
 800543c:	6824      	ldr	r4, [r4, #0]
 800543e:	f8c5 8110 	str.w	r8, [r5, #272]	@ 0x110
 8005442:	2c00      	cmp	r4, #0
 8005444:	d1e2      	bne.n	800540c <d_print_mod_list+0x14>
 8005446:	b008      	add	sp, #32
 8005448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800544c:	f1a1 031c 	sub.w	r3, r1, #28
 8005450:	2b04      	cmp	r3, #4
 8005452:	d803      	bhi.n	800545c <d_print_mod_list+0x64>
 8005454:	6824      	ldr	r4, [r4, #0]
 8005456:	2c00      	cmp	r4, #0
 8005458:	d1d8      	bne.n	800540c <d_print_mod_list+0x14>
 800545a:	e7f4      	b.n	8005446 <d_print_mod_list+0x4e>
 800545c:	68e3      	ldr	r3, [r4, #12]
 800545e:	f8d5 8110 	ldr.w	r8, [r5, #272]	@ 0x110
 8005462:	60a7      	str	r7, [r4, #8]
 8005464:	2929      	cmp	r1, #41	@ 0x29
 8005466:	f8c5 3110 	str.w	r3, [r5, #272]	@ 0x110
 800546a:	d032      	beq.n	80054d2 <d_print_mod_list+0xda>
 800546c:	292a      	cmp	r1, #42	@ 0x2a
 800546e:	d03a      	beq.n	80054e6 <d_print_mod_list+0xee>
 8005470:	2902      	cmp	r1, #2
 8005472:	d1df      	bne.n	8005434 <d_print_mod_list+0x3c>
 8005474:	2300      	movs	r3, #0
 8005476:	4e6b      	ldr	r6, [pc, #428]	@ (8005624 <d_print_mod_list+0x22c>)
 8005478:	f8d5 7114 	ldr.w	r7, [r5, #276]	@ 0x114
 800547c:	68d2      	ldr	r2, [r2, #12]
 800547e:	f8c5 3114 	str.w	r3, [r5, #276]	@ 0x114
 8005482:	2111      	movs	r1, #17
 8005484:	4628      	mov	r0, r5
 8005486:	f7ff fb9d 	bl	8004bc4 <d_print_comp>
 800548a:	f106 0902 	add.w	r9, r6, #2
 800548e:	f8d5 1100 	ldr.w	r1, [r5, #256]	@ 0x100
 8005492:	f8c5 7114 	str.w	r7, [r5, #276]	@ 0x114
 8005496:	e008      	b.n	80054aa <d_print_mod_list+0xb2>
 8005498:	460b      	mov	r3, r1
 800549a:	3101      	adds	r1, #1
 800549c:	454e      	cmp	r6, r9
 800549e:	f8c5 1100 	str.w	r1, [r5, #256]	@ 0x100
 80054a2:	54ef      	strb	r7, [r5, r3]
 80054a4:	f885 7104 	strb.w	r7, [r5, #260]	@ 0x104
 80054a8:	d027      	beq.n	80054fa <d_print_mod_list+0x102>
 80054aa:	29ff      	cmp	r1, #255	@ 0xff
 80054ac:	f816 7b01 	ldrb.w	r7, [r6], #1
 80054b0:	d1f2      	bne.n	8005498 <d_print_mod_list+0xa0>
 80054b2:	f04f 0a00 	mov.w	sl, #0
 80054b6:	e9d5 3242 	ldrd	r3, r2, [r5, #264]	@ 0x108
 80054ba:	f885 a0ff 	strb.w	sl, [r5, #255]	@ 0xff
 80054be:	4628      	mov	r0, r5
 80054c0:	4798      	blx	r3
 80054c2:	f8d5 2128 	ldr.w	r2, [r5, #296]	@ 0x128
 80054c6:	3201      	adds	r2, #1
 80054c8:	4653      	mov	r3, sl
 80054ca:	f8c5 2128 	str.w	r2, [r5, #296]	@ 0x128
 80054ce:	2101      	movs	r1, #1
 80054d0:	e7e4      	b.n	800549c <d_print_mod_list+0xa4>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	2111      	movs	r1, #17
 80054d6:	4628      	mov	r0, r5
 80054d8:	f7ff feb0 	bl	800523c <d_print_function_type>
 80054dc:	f8c5 8110 	str.w	r8, [r5, #272]	@ 0x110
 80054e0:	b008      	add	sp, #32
 80054e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054e6:	6823      	ldr	r3, [r4, #0]
 80054e8:	2111      	movs	r1, #17
 80054ea:	4628      	mov	r0, r5
 80054ec:	f000 f8a2 	bl	8005634 <d_print_array_type>
 80054f0:	f8c5 8110 	str.w	r8, [r5, #272]	@ 0x110
 80054f4:	b008      	add	sp, #32
 80054f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054fa:	6863      	ldr	r3, [r4, #4]
 80054fc:	691c      	ldr	r4, [r3, #16]
 80054fe:	7823      	ldrb	r3, [r4, #0]
 8005500:	2b48      	cmp	r3, #72	@ 0x48
 8005502:	d017      	beq.n	8005534 <d_print_mod_list+0x13c>
 8005504:	2b4e      	cmp	r3, #78	@ 0x4e
 8005506:	f1a3 0250 	sub.w	r2, r3, #80	@ 0x50
 800550a:	f1a3 011c 	sub.w	r1, r3, #28
 800550e:	d00e      	beq.n	800552e <d_print_mod_list+0x136>
 8005510:	d80b      	bhi.n	800552a <d_print_mod_list+0x132>
 8005512:	2904      	cmp	r1, #4
 8005514:	d90b      	bls.n	800552e <d_print_mod_list+0x136>
 8005516:	4622      	mov	r2, r4
 8005518:	2111      	movs	r1, #17
 800551a:	4628      	mov	r0, r5
 800551c:	f7ff fb52 	bl	8004bc4 <d_print_comp>
 8005520:	f8c5 8110 	str.w	r8, [r5, #272]	@ 0x110
 8005524:	b008      	add	sp, #32
 8005526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800552a:	2a01      	cmp	r2, #1
 800552c:	d8f3      	bhi.n	8005516 <d_print_mod_list+0x11e>
 800552e:	68e4      	ldr	r4, [r4, #12]
 8005530:	7823      	ldrb	r3, [r4, #0]
 8005532:	e7e7      	b.n	8005504 <d_print_mod_list+0x10c>
 8005534:	4e3c      	ldr	r6, [pc, #240]	@ (8005628 <d_print_mod_list+0x230>)
 8005536:	f04f 0900 	mov.w	r9, #0
 800553a:	f106 0a0d 	add.w	sl, r6, #13
 800553e:	e008      	b.n	8005552 <d_print_mod_list+0x15a>
 8005540:	460b      	mov	r3, r1
 8005542:	3101      	adds	r1, #1
 8005544:	4556      	cmp	r6, sl
 8005546:	f8c5 1100 	str.w	r1, [r5, #256]	@ 0x100
 800554a:	54ef      	strb	r7, [r5, r3]
 800554c:	f885 7104 	strb.w	r7, [r5, #260]	@ 0x104
 8005550:	d014      	beq.n	800557c <d_print_mod_list+0x184>
 8005552:	29ff      	cmp	r1, #255	@ 0xff
 8005554:	f816 7b01 	ldrb.w	r7, [r6], #1
 8005558:	d1f2      	bne.n	8005540 <d_print_mod_list+0x148>
 800555a:	f8d5 3108 	ldr.w	r3, [r5, #264]	@ 0x108
 800555e:	f8d5 210c 	ldr.w	r2, [r5, #268]	@ 0x10c
 8005562:	f885 90ff 	strb.w	r9, [r5, #255]	@ 0xff
 8005566:	4628      	mov	r0, r5
 8005568:	4798      	blx	r3
 800556a:	f8d5 3128 	ldr.w	r3, [r5, #296]	@ 0x128
 800556e:	3301      	adds	r3, #1
 8005570:	f8c5 3128 	str.w	r3, [r5, #296]	@ 0x128
 8005574:	2101      	movs	r1, #1
 8005576:	2300      	movs	r3, #0
 8005578:	e7e4      	b.n	8005544 <d_print_mod_list+0x14c>
 800557a:	4770      	bx	lr
 800557c:	6922      	ldr	r2, [r4, #16]
 800557e:	492b      	ldr	r1, [pc, #172]	@ (800562c <d_print_mod_list+0x234>)
 8005580:	3201      	adds	r2, #1
 8005582:	a801      	add	r0, sp, #4
 8005584:	f01d feda 	bl	802333c <sprintf>
 8005588:	a801      	add	r0, sp, #4
 800558a:	f000 fe89 	bl	80062a0 <strlen>
 800558e:	4682      	mov	sl, r0
 8005590:	b318      	cbz	r0, 80055da <d_print_mod_list+0x1e2>
 8005592:	ae01      	add	r6, sp, #4
 8005594:	f8d5 1100 	ldr.w	r1, [r5, #256]	@ 0x100
 8005598:	44b2      	add	sl, r6
 800559a:	f04f 0900 	mov.w	r9, #0
 800559e:	e008      	b.n	80055b2 <d_print_mod_list+0x1ba>
 80055a0:	460b      	mov	r3, r1
 80055a2:	3101      	adds	r1, #1
 80055a4:	4556      	cmp	r6, sl
 80055a6:	f8c5 1100 	str.w	r1, [r5, #256]	@ 0x100
 80055aa:	54ef      	strb	r7, [r5, r3]
 80055ac:	f885 7104 	strb.w	r7, [r5, #260]	@ 0x104
 80055b0:	d015      	beq.n	80055de <d_print_mod_list+0x1e6>
 80055b2:	29ff      	cmp	r1, #255	@ 0xff
 80055b4:	f816 7b01 	ldrb.w	r7, [r6], #1
 80055b8:	d1f2      	bne.n	80055a0 <d_print_mod_list+0x1a8>
 80055ba:	f8d5 3108 	ldr.w	r3, [r5, #264]	@ 0x108
 80055be:	f8d5 210c 	ldr.w	r2, [r5, #268]	@ 0x10c
 80055c2:	f885 90ff 	strb.w	r9, [r5, #255]	@ 0xff
 80055c6:	4628      	mov	r0, r5
 80055c8:	4798      	blx	r3
 80055ca:	f8d5 3128 	ldr.w	r3, [r5, #296]	@ 0x128
 80055ce:	3301      	adds	r3, #1
 80055d0:	f8c5 3128 	str.w	r3, [r5, #296]	@ 0x128
 80055d4:	2101      	movs	r1, #1
 80055d6:	2300      	movs	r3, #0
 80055d8:	e7e4      	b.n	80055a4 <d_print_mod_list+0x1ac>
 80055da:	f8d5 1100 	ldr.w	r1, [r5, #256]	@ 0x100
 80055de:	4e14      	ldr	r6, [pc, #80]	@ (8005630 <d_print_mod_list+0x238>)
 80055e0:	f04f 0900 	mov.w	r9, #0
 80055e4:	f106 0a03 	add.w	sl, r6, #3
 80055e8:	e008      	b.n	80055fc <d_print_mod_list+0x204>
 80055ea:	460b      	mov	r3, r1
 80055ec:	3101      	adds	r1, #1
 80055ee:	45b2      	cmp	sl, r6
 80055f0:	f8c5 1100 	str.w	r1, [r5, #256]	@ 0x100
 80055f4:	54ef      	strb	r7, [r5, r3]
 80055f6:	f885 7104 	strb.w	r7, [r5, #260]	@ 0x104
 80055fa:	d098      	beq.n	800552e <d_print_mod_list+0x136>
 80055fc:	29ff      	cmp	r1, #255	@ 0xff
 80055fe:	f816 7b01 	ldrb.w	r7, [r6], #1
 8005602:	d1f2      	bne.n	80055ea <d_print_mod_list+0x1f2>
 8005604:	f8d5 3108 	ldr.w	r3, [r5, #264]	@ 0x108
 8005608:	f8d5 210c 	ldr.w	r2, [r5, #268]	@ 0x10c
 800560c:	f885 90ff 	strb.w	r9, [r5, #255]	@ 0xff
 8005610:	4628      	mov	r0, r5
 8005612:	4798      	blx	r3
 8005614:	f8d5 3128 	ldr.w	r3, [r5, #296]	@ 0x128
 8005618:	3301      	adds	r3, #1
 800561a:	f8c5 3128 	str.w	r3, [r5, #296]	@ 0x128
 800561e:	2101      	movs	r1, #1
 8005620:	2300      	movs	r3, #0
 8005622:	e7e4      	b.n	80055ee <d_print_mod_list+0x1f6>
 8005624:	080aed38 	.word	0x080aed38
 8005628:	080aed3c 	.word	0x080aed3c
 800562c:	080aecc8 	.word	0x080aecc8
 8005630:	080aed4c 	.word	0x080aed4c

08005634 <d_print_array_type>:
 8005634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005638:	4604      	mov	r4, r0
 800563a:	4617      	mov	r7, r2
 800563c:	b39b      	cbz	r3, 80056a6 <d_print_array_type+0x72>
 800563e:	461e      	mov	r6, r3
 8005640:	e001      	b.n	8005646 <d_print_array_type+0x12>
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	b353      	cbz	r3, 800569c <d_print_array_type+0x68>
 8005646:	689d      	ldr	r5, [r3, #8]
 8005648:	2d00      	cmp	r5, #0
 800564a:	d1fa      	bne.n	8005642 <d_print_array_type+0xe>
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	2b2a      	cmp	r3, #42	@ 0x2a
 8005652:	d15e      	bne.n	8005712 <d_print_array_type+0xde>
 8005654:	2111      	movs	r1, #17
 8005656:	462b      	mov	r3, r5
 8005658:	4632      	mov	r2, r6
 800565a:	4620      	mov	r0, r4
 800565c:	f7ff fecc 	bl	80053f8 <d_print_mod_list>
 8005660:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005664:	29ff      	cmp	r1, #255	@ 0xff
 8005666:	d02b      	beq.n	80056c0 <d_print_array_type+0x8c>
 8005668:	225b      	movs	r2, #91	@ 0x5b
 800566a:	1c4b      	adds	r3, r1, #1
 800566c:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005670:	5462      	strb	r2, [r4, r1]
 8005672:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	b12a      	cbz	r2, 8005686 <d_print_array_type+0x52>
 800567a:	2111      	movs	r1, #17
 800567c:	4620      	mov	r0, r4
 800567e:	f7ff faa1 	bl	8004bc4 <d_print_comp>
 8005682:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 8005686:	2bff      	cmp	r3, #255	@ 0xff
 8005688:	d033      	beq.n	80056f2 <d_print_array_type+0xbe>
 800568a:	1c59      	adds	r1, r3, #1
 800568c:	225d      	movs	r2, #93	@ 0x5d
 800568e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005692:	54e2      	strb	r2, [r4, r3]
 8005694:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800569c:	4632      	mov	r2, r6
 800569e:	2111      	movs	r1, #17
 80056a0:	4620      	mov	r0, r4
 80056a2:	f7ff fea9 	bl	80053f8 <d_print_mod_list>
 80056a6:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 80056aa:	2bff      	cmp	r3, #255	@ 0xff
 80056ac:	d071      	beq.n	8005792 <d_print_array_type+0x15e>
 80056ae:	1c59      	adds	r1, r3, #1
 80056b0:	2220      	movs	r2, #32
 80056b2:	29ff      	cmp	r1, #255	@ 0xff
 80056b4:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80056b8:	54e2      	strb	r2, [r4, r3]
 80056ba:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 80056be:	d1d3      	bne.n	8005668 <d_print_array_type+0x34>
 80056c0:	2200      	movs	r2, #0
 80056c2:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80056c6:	f884 20ff 	strb.w	r2, [r4, #255]	@ 0xff
 80056ca:	4620      	mov	r0, r4
 80056cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80056d0:	4798      	blx	r3
 80056d2:	225b      	movs	r2, #91	@ 0x5b
 80056d4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80056d8:	7022      	strb	r2, [r4, #0]
 80056da:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	1c59      	adds	r1, r3, #1
 80056e2:	2301      	movs	r3, #1
 80056e4:	f8c4 1128 	str.w	r1, [r4, #296]	@ 0x128
 80056e8:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 80056ec:	2a00      	cmp	r2, #0
 80056ee:	d1c4      	bne.n	800567a <d_print_array_type+0x46>
 80056f0:	e7cb      	b.n	800568a <d_print_array_type+0x56>
 80056f2:	2500      	movs	r5, #0
 80056f4:	4619      	mov	r1, r3
 80056f6:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80056fa:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80056fe:	4620      	mov	r0, r4
 8005700:	4798      	blx	r3
 8005702:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005706:	2101      	movs	r1, #1
 8005708:	440b      	add	r3, r1
 800570a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800570e:	462b      	mov	r3, r5
 8005710:	e7bc      	b.n	800568c <d_print_array_type+0x58>
 8005712:	f8df 80cc 	ldr.w	r8, [pc, #204]	@ 80057e0 <d_print_array_type+0x1ac>
 8005716:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800571a:	f108 0a02 	add.w	sl, r8, #2
 800571e:	e00a      	b.n	8005736 <d_print_array_type+0x102>
 8005720:	460b      	mov	r3, r1
 8005722:	45d0      	cmp	r8, sl
 8005724:	f101 0101 	add.w	r1, r1, #1
 8005728:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800572c:	f804 9003 	strb.w	r9, [r4, r3]
 8005730:	f884 9104 	strb.w	r9, [r4, #260]	@ 0x104
 8005734:	d01a      	beq.n	800576c <d_print_array_type+0x138>
 8005736:	29ff      	cmp	r1, #255	@ 0xff
 8005738:	f818 9b01 	ldrb.w	r9, [r8], #1
 800573c:	d1f0      	bne.n	8005720 <d_print_array_type+0xec>
 800573e:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8005742:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005746:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 800574a:	4620      	mov	r0, r4
 800574c:	4798      	blx	r3
 800574e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005752:	3301      	adds	r3, #1
 8005754:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005758:	2300      	movs	r3, #0
 800575a:	2101      	movs	r1, #1
 800575c:	45d0      	cmp	r8, sl
 800575e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005762:	f804 9003 	strb.w	r9, [r4, r3]
 8005766:	f884 9104 	strb.w	r9, [r4, #260]	@ 0x104
 800576a:	d1e4      	bne.n	8005736 <d_print_array_type+0x102>
 800576c:	2111      	movs	r1, #17
 800576e:	2300      	movs	r3, #0
 8005770:	4632      	mov	r2, r6
 8005772:	4620      	mov	r0, r4
 8005774:	f7ff fe40 	bl	80053f8 <d_print_mod_list>
 8005778:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800577c:	29ff      	cmp	r1, #255	@ 0xff
 800577e:	d01b      	beq.n	80057b8 <d_print_array_type+0x184>
 8005780:	1c4b      	adds	r3, r1, #1
 8005782:	2229      	movs	r2, #41	@ 0x29
 8005784:	2bff      	cmp	r3, #255	@ 0xff
 8005786:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 800578a:	5462      	strb	r2, [r4, r1]
 800578c:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005790:	d18d      	bne.n	80056ae <d_print_array_type+0x7a>
 8005792:	2200      	movs	r2, #0
 8005794:	4619      	mov	r1, r3
 8005796:	f884 20ff 	strb.w	r2, [r4, #255]	@ 0xff
 800579a:	f8d4 5108 	ldr.w	r5, [r4, #264]	@ 0x108
 800579e:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80057a2:	4620      	mov	r0, r4
 80057a4:	47a8      	blx	r5
 80057a6:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80057aa:	2220      	movs	r2, #32
 80057ac:	3301      	adds	r3, #1
 80057ae:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80057b2:	7022      	strb	r2, [r4, #0]
 80057b4:	2101      	movs	r1, #1
 80057b6:	e757      	b.n	8005668 <d_print_array_type+0x34>
 80057b8:	2200      	movs	r2, #0
 80057ba:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80057be:	f884 20ff 	strb.w	r2, [r4, #255]	@ 0xff
 80057c2:	4620      	mov	r0, r4
 80057c4:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80057c8:	4798      	blx	r3
 80057ca:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80057ce:	f242 0229 	movw	r2, #8233	@ 0x2029
 80057d2:	3301      	adds	r3, #1
 80057d4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80057d8:	8022      	strh	r2, [r4, #0]
 80057da:	2102      	movs	r1, #2
 80057dc:	e744      	b.n	8005668 <d_print_array_type+0x34>
 80057de:	bf00      	nop
 80057e0:	080aef44 	.word	0x080aef44

080057e4 <d_print_expr_op>:
 80057e4:	7811      	ldrb	r1, [r2, #0]
 80057e6:	2932      	cmp	r1, #50	@ 0x32
 80057e8:	d002      	beq.n	80057f0 <d_print_expr_op+0xc>
 80057ea:	2111      	movs	r1, #17
 80057ec:	f7ff b9ea 	b.w	8004bc4 <d_print_comp>
 80057f0:	68d3      	ldr	r3, [r2, #12]
 80057f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057f6:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 80057fa:	b367      	cbz	r7, 8005856 <d_print_expr_op+0x72>
 80057fc:	442f      	add	r7, r5
 80057fe:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005802:	4604      	mov	r4, r0
 8005804:	3d01      	subs	r5, #1
 8005806:	3f01      	subs	r7, #1
 8005808:	f04f 0800 	mov.w	r8, #0
 800580c:	e009      	b.n	8005822 <d_print_expr_op+0x3e>
 800580e:	460b      	mov	r3, r1
 8005810:	42bd      	cmp	r5, r7
 8005812:	f101 0101 	add.w	r1, r1, #1
 8005816:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800581a:	54e6      	strb	r6, [r4, r3]
 800581c:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005820:	d019      	beq.n	8005856 <d_print_expr_op+0x72>
 8005822:	29ff      	cmp	r1, #255	@ 0xff
 8005824:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005828:	d1f1      	bne.n	800580e <d_print_expr_op+0x2a>
 800582a:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 800582e:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005832:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8005836:	4620      	mov	r0, r4
 8005838:	4798      	blx	r3
 800583a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800583e:	3301      	adds	r3, #1
 8005840:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005844:	2300      	movs	r3, #0
 8005846:	2101      	movs	r1, #1
 8005848:	42bd      	cmp	r5, r7
 800584a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800584e:	54e6      	strb	r6, [r4, r3]
 8005850:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005854:	d1e5      	bne.n	8005822 <d_print_expr_op+0x3e>
 8005856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800585a:	bf00      	nop

0800585c <d_demangle_callback.constprop.0>:
 800585c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005860:	b0e9      	sub	sp, #420	@ 0x1a4
 8005862:	7803      	ldrb	r3, [r0, #0]
 8005864:	af00      	add	r7, sp, #0
 8005866:	2b5f      	cmp	r3, #95	@ 0x5f
 8005868:	4605      	mov	r5, r0
 800586a:	468a      	mov	sl, r1
 800586c:	60ba      	str	r2, [r7, #8]
 800586e:	f000 813e 	beq.w	8005aee <d_demangle_callback.constprop.0+0x292>
 8005872:	49a5      	ldr	r1, [pc, #660]	@ (8005b08 <d_demangle_callback.constprop.0+0x2ac>)
 8005874:	2208      	movs	r2, #8
 8005876:	4628      	mov	r0, r5
 8005878:	f01e f8dc 	bl	8023a34 <strncmp>
 800587c:	2800      	cmp	r0, #0
 800587e:	f000 8105 	beq.w	8005a8c <d_demangle_callback.constprop.0+0x230>
 8005882:	f04f 0b00 	mov.w	fp, #0
 8005886:	2301      	movs	r3, #1
 8005888:	f1bb 0f02 	cmp.w	fp, #2
 800588c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800588e:	f1ab 0902 	sub.w	r9, fp, #2
 8005892:	bf0c      	ite	eq
 8005894:	2345      	moveq	r3, #69	@ 0x45
 8005896:	2346      	movne	r3, #70	@ 0x46
 8005898:	60fb      	str	r3, [r7, #12]
 800589a:	fa5f f989 	uxtb.w	r9, r9
 800589e:	f8c7 a004 	str.w	sl, [r7, #4]
 80058a2:	4628      	mov	r0, r5
 80058a4:	f000 fcfc 	bl	80062a0 <strlen>
 80058a8:	182b      	adds	r3, r5, r0
 80058aa:	0046      	lsls	r6, r0, #1
 80058ac:	2100      	movs	r1, #0
 80058ae:	e9c7 5304 	strd	r5, r3, [r7, #16]
 80058b2:	f5b6 6f00 	cmp.w	r6, #2048	@ 0x800
 80058b6:	f04f 0311 	mov.w	r3, #17
 80058ba:	e9c7 3506 	strd	r3, r5, [r7, #24]
 80058be:	e9c7 1609 	strd	r1, r6, [r7, #36]	@ 0x24
 80058c2:	e9c7 100c 	strd	r1, r0, [r7, #48]	@ 0x30
 80058c6:	e9c7 110e 	strd	r1, r1, [r7, #56]	@ 0x38
 80058ca:	e9c7 1110 	strd	r1, r1, [r7, #64]	@ 0x40
 80058ce:	64f9      	str	r1, [r7, #76]	@ 0x4c
 80058d0:	f200 8114 	bhi.w	8005afc <d_demangle_callback.constprop.0+0x2a0>
 80058d4:	46e8      	mov	r8, sp
 80058d6:	0083      	lsls	r3, r0, #2
 80058d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80058dc:	eba8 02c0 	sub.w	r2, r8, r0, lsl #3
 80058e0:	3307      	adds	r3, #7
 80058e2:	4695      	mov	sp, r2
 80058e4:	f023 0307 	bic.w	r3, r3, #7
 80058e8:	46ea      	mov	sl, sp
 80058ea:	f1bb 0f01 	cmp.w	fp, #1
 80058ee:	ebad 0d03 	sub.w	sp, sp, r3
 80058f2:	f8c7 a020 	str.w	sl, [r7, #32]
 80058f6:	f8c7 d02c 	str.w	sp, [r7, #44]	@ 0x2c
 80058fa:	d040      	beq.n	800597e <d_demangle_callback.constprop.0+0x122>
 80058fc:	f1b9 0f01 	cmp.w	r9, #1
 8005900:	d835      	bhi.n	800596e <d_demangle_callback.constprop.0+0x112>
 8005902:	7aeb      	ldrb	r3, [r5, #11]
 8005904:	f105 040b 	add.w	r4, r5, #11
 8005908:	2b5f      	cmp	r3, #95	@ 0x5f
 800590a:	61fc      	str	r4, [r7, #28]
 800590c:	d103      	bne.n	8005916 <d_demangle_callback.constprop.0+0xba>
 800590e:	7b2b      	ldrb	r3, [r5, #12]
 8005910:	2b5a      	cmp	r3, #90	@ 0x5a
 8005912:	f000 80ac 	beq.w	8005a6e <d_demangle_callback.constprop.0+0x212>
 8005916:	4620      	mov	r0, r4
 8005918:	f000 fcc2 	bl	80062a0 <strlen>
 800591c:	2e00      	cmp	r6, #0
 800591e:	f000 80dc 	beq.w	8005ada <d_demangle_callback.constprop.0+0x27e>
 8005922:	2300      	movs	r3, #0
 8005924:	2201      	movs	r2, #1
 8005926:	e9ca 3301 	strd	r3, r3, [sl, #4]
 800592a:	627a      	str	r2, [r7, #36]	@ 0x24
 800592c:	2800      	cmp	r0, #0
 800592e:	f000 80d4 	beq.w	8005ada <d_demangle_callback.constprop.0+0x27e>
 8005932:	e9ca 4003 	strd	r4, r0, [sl, #12]
 8005936:	f88a 3000 	strb.w	r3, [sl]
 800593a:	2300      	movs	r3, #0
 800593c:	68f9      	ldr	r1, [r7, #12]
 800593e:	4652      	mov	r2, sl
 8005940:	f107 0010 	add.w	r0, r7, #16
 8005944:	f7fa fc64 	bl	8000210 <d_make_comp>
 8005948:	4606      	mov	r6, r0
 800594a:	4620      	mov	r0, r4
 800594c:	f000 fca8 	bl	80062a0 <strlen>
 8005950:	1823      	adds	r3, r4, r0
 8005952:	61fb      	str	r3, [r7, #28]
 8005954:	5c23      	ldrb	r3, [r4, r0]
 8005956:	b913      	cbnz	r3, 800595e <d_demangle_callback.constprop.0+0x102>
 8005958:	2e00      	cmp	r6, #0
 800595a:	f040 80d7 	bne.w	8005b0c <d_demangle_callback.constprop.0+0x2b0>
 800595e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005960:	3301      	adds	r3, #1
 8005962:	f040 80bd 	bne.w	8005ae0 <d_demangle_callback.constprop.0+0x284>
 8005966:	2300      	movs	r3, #0
 8005968:	64bb      	str	r3, [r7, #72]	@ 0x48
 800596a:	46c5      	mov	sp, r8
 800596c:	e799      	b.n	80058a2 <d_demangle_callback.constprop.0+0x46>
 800596e:	f107 0010 	add.w	r0, r7, #16
 8005972:	f7fb f889 	bl	8000a88 <d_type>
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	4606      	mov	r6, r0
 800597a:	781b      	ldrb	r3, [r3, #0]
 800597c:	e7eb      	b.n	8005956 <d_demangle_callback.constprop.0+0xfa>
 800597e:	782b      	ldrb	r3, [r5, #0]
 8005980:	2b5f      	cmp	r3, #95	@ 0x5f
 8005982:	d1ec      	bne.n	800595e <d_demangle_callback.constprop.0+0x102>
 8005984:	786b      	ldrb	r3, [r5, #1]
 8005986:	1c6a      	adds	r2, r5, #1
 8005988:	2b5a      	cmp	r3, #90	@ 0x5a
 800598a:	61fa      	str	r2, [r7, #28]
 800598c:	d1e7      	bne.n	800595e <d_demangle_callback.constprop.0+0x102>
 800598e:	78ab      	ldrb	r3, [r5, #2]
 8005990:	1caa      	adds	r2, r5, #2
 8005992:	2b47      	cmp	r3, #71	@ 0x47
 8005994:	61fa      	str	r2, [r7, #28]
 8005996:	f000 8098 	beq.w	8005aca <d_demangle_callback.constprop.0+0x26e>
 800599a:	2b54      	cmp	r3, #84	@ 0x54
 800599c:	f000 8095 	beq.w	8005aca <d_demangle_callback.constprop.0+0x26e>
 80059a0:	4659      	mov	r1, fp
 80059a2:	f107 0010 	add.w	r0, r7, #16
 80059a6:	f7fd f84b 	bl	8002a40 <d_encoding.part.0>
 80059aa:	4606      	mov	r6, r0
 80059ac:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80059b0:	07c9      	lsls	r1, r1, #31
 80059b2:	7813      	ldrb	r3, [r2, #0]
 80059b4:	d5cf      	bpl.n	8005956 <d_demangle_callback.constprop.0+0xfa>
 80059b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80059b8:	d1cd      	bne.n	8005956 <d_demangle_callback.constprop.0+0xfa>
 80059ba:	4611      	mov	r1, r2
 80059bc:	f04f 0a00 	mov.w	sl, #0
 80059c0:	4632      	mov	r2, r6
 80059c2:	784b      	ldrb	r3, [r1, #1]
 80059c4:	f1a3 0061 	sub.w	r0, r3, #97	@ 0x61
 80059c8:	2819      	cmp	r0, #25
 80059ca:	d905      	bls.n	80059d8 <d_demangle_callback.constprop.0+0x17c>
 80059cc:	2b5f      	cmp	r3, #95	@ 0x5f
 80059ce:	d003      	beq.n	80059d8 <d_demangle_callback.constprop.0+0x17c>
 80059d0:	3b30      	subs	r3, #48	@ 0x30
 80059d2:	2b09      	cmp	r3, #9
 80059d4:	f200 8100 	bhi.w	8005bd8 <d_demangle_callback.constprop.0+0x37c>
 80059d8:	1c88      	adds	r0, r1, #2
 80059da:	7803      	ldrb	r3, [r0, #0]
 80059dc:	f1a3 0661 	sub.w	r6, r3, #97	@ 0x61
 80059e0:	2e19      	cmp	r6, #25
 80059e2:	4604      	mov	r4, r0
 80059e4:	f1a3 0c30 	sub.w	ip, r3, #48	@ 0x30
 80059e8:	f100 0001 	add.w	r0, r0, #1
 80059ec:	d9f5      	bls.n	80059da <d_demangle_callback.constprop.0+0x17e>
 80059ee:	f1bc 0f09 	cmp.w	ip, #9
 80059f2:	d9f2      	bls.n	80059da <d_demangle_callback.constprop.0+0x17e>
 80059f4:	2b5f      	cmp	r3, #95	@ 0x5f
 80059f6:	d0f0      	beq.n	80059da <d_demangle_callback.constprop.0+0x17e>
 80059f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80059fa:	d112      	bne.n	8005a22 <d_demangle_callback.constprop.0+0x1c6>
 80059fc:	7863      	ldrb	r3, [r4, #1]
 80059fe:	3b30      	subs	r3, #48	@ 0x30
 8005a00:	2b09      	cmp	r3, #9
 8005a02:	d80e      	bhi.n	8005a22 <d_demangle_callback.constprop.0+0x1c6>
 8005a04:	78a3      	ldrb	r3, [r4, #2]
 8005a06:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 8005a0a:	2809      	cmp	r0, #9
 8005a0c:	f104 0402 	add.w	r4, r4, #2
 8005a10:	d8f2      	bhi.n	80059f8 <d_demangle_callback.constprop.0+0x19c>
 8005a12:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005a16:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 8005a1a:	2809      	cmp	r0, #9
 8005a1c:	d9f9      	bls.n	8005a12 <d_demangle_callback.constprop.0+0x1b6>
 8005a1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a20:	d0ec      	beq.n	80059fc <d_demangle_callback.constprop.0+0x1a0>
 8005a22:	e9d7 3009 	ldrd	r3, r0, [r7, #36]	@ 0x24
 8005a26:	4283      	cmp	r3, r0
 8005a28:	61fc      	str	r4, [r7, #28]
 8005a2a:	eba4 0601 	sub.w	r6, r4, r1
 8005a2e:	da52      	bge.n	8005ad6 <d_demangle_callback.constprop.0+0x27a>
 8005a30:	6a38      	ldr	r0, [r7, #32]
 8005a32:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8005a36:	f103 0e01 	add.w	lr, r3, #1
 8005a3a:	2e00      	cmp	r6, #0
 8005a3c:	eb00 038c 	add.w	r3, r0, ip, lsl #2
 8005a40:	e9c3 aa01 	strd	sl, sl, [r3, #4]
 8005a44:	f8c7 e024 	str.w	lr, [r7, #36]	@ 0x24
 8005a48:	dd45      	ble.n	8005ad6 <d_demangle_callback.constprop.0+0x27a>
 8005a4a:	e9c3 aa01 	strd	sl, sl, [r3, #4]
 8005a4e:	f800 a02c 	strb.w	sl, [r0, ip, lsl #2]
 8005a52:	e9c3 1603 	strd	r1, r6, [r3, #12]
 8005a56:	214f      	movs	r1, #79	@ 0x4f
 8005a58:	f107 0010 	add.w	r0, r7, #16
 8005a5c:	f7fa fbd8 	bl	8000210 <d_make_comp>
 8005a60:	7823      	ldrb	r3, [r4, #0]
 8005a62:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a64:	4602      	mov	r2, r0
 8005a66:	f040 80ad 	bne.w	8005bc4 <d_demangle_callback.constprop.0+0x368>
 8005a6a:	4621      	mov	r1, r4
 8005a6c:	e7a9      	b.n	80059c2 <d_demangle_callback.constprop.0+0x166>
 8005a6e:	7b6b      	ldrb	r3, [r5, #13]
 8005a70:	f105 020d 	add.w	r2, r5, #13
 8005a74:	2b47      	cmp	r3, #71	@ 0x47
 8005a76:	61fa      	str	r2, [r7, #28]
 8005a78:	f107 0010 	add.w	r0, r7, #16
 8005a7c:	d001      	beq.n	8005a82 <d_demangle_callback.constprop.0+0x226>
 8005a7e:	2b54      	cmp	r3, #84	@ 0x54
 8005a80:	d11e      	bne.n	8005ac0 <d_demangle_callback.constprop.0+0x264>
 8005a82:	f7fc fbed 	bl	8002260 <d_special_name>
 8005a86:	69fc      	ldr	r4, [r7, #28]
 8005a88:	4682      	mov	sl, r0
 8005a8a:	e756      	b.n	800593a <d_demangle_callback.constprop.0+0xde>
 8005a8c:	7a2b      	ldrb	r3, [r5, #8]
 8005a8e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a90:	d004      	beq.n	8005a9c <d_demangle_callback.constprop.0+0x240>
 8005a92:	2b5f      	cmp	r3, #95	@ 0x5f
 8005a94:	d002      	beq.n	8005a9c <d_demangle_callback.constprop.0+0x240>
 8005a96:	2b24      	cmp	r3, #36	@ 0x24
 8005a98:	f47f aef3 	bne.w	8005882 <d_demangle_callback.constprop.0+0x26>
 8005a9c:	7a6b      	ldrb	r3, [r5, #9]
 8005a9e:	2b44      	cmp	r3, #68	@ 0x44
 8005aa0:	f000 8092 	beq.w	8005bc8 <d_demangle_callback.constprop.0+0x36c>
 8005aa4:	2b49      	cmp	r3, #73	@ 0x49
 8005aa6:	f47f aeec 	bne.w	8005882 <d_demangle_callback.constprop.0+0x26>
 8005aaa:	f895 b00a 	ldrb.w	fp, [r5, #10]
 8005aae:	f1ab 0b5f 	sub.w	fp, fp, #95	@ 0x5f
 8005ab2:	fabb fb8b 	clz	fp, fp
 8005ab6:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8005aba:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 8005abe:	e6e2      	b.n	8005886 <d_demangle_callback.constprop.0+0x2a>
 8005ac0:	f7fc ffbe 	bl	8002a40 <d_encoding.part.0>
 8005ac4:	69fc      	ldr	r4, [r7, #28]
 8005ac6:	4682      	mov	sl, r0
 8005ac8:	e737      	b.n	800593a <d_demangle_callback.constprop.0+0xde>
 8005aca:	f107 0010 	add.w	r0, r7, #16
 8005ace:	f7fc fbc7 	bl	8002260 <d_special_name>
 8005ad2:	4606      	mov	r6, r0
 8005ad4:	e76a      	b.n	80059ac <d_demangle_callback.constprop.0+0x150>
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	e7bd      	b.n	8005a56 <d_demangle_callback.constprop.0+0x1fa>
 8005ada:	f04f 0a00 	mov.w	sl, #0
 8005ade:	e72c      	b.n	800593a <d_demangle_callback.constprop.0+0xde>
 8005ae0:	2000      	movs	r0, #0
 8005ae2:	f507 77d2 	add.w	r7, r7, #420	@ 0x1a4
 8005ae6:	46c5      	mov	sp, r8
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aee:	7843      	ldrb	r3, [r0, #1]
 8005af0:	2b5a      	cmp	r3, #90	@ 0x5a
 8005af2:	f47f aebe 	bne.w	8005872 <d_demangle_callback.constprop.0+0x16>
 8005af6:	f04f 0b01 	mov.w	fp, #1
 8005afa:	e6c4      	b.n	8005886 <d_demangle_callback.constprop.0+0x2a>
 8005afc:	4608      	mov	r0, r1
 8005afe:	f507 77d2 	add.w	r7, r7, #420	@ 0x1a4
 8005b02:	46bd      	mov	sp, r7
 8005b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b08:	080aeccc 	.word	0x080aeccc
 8005b0c:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8005b10:	2000      	movs	r0, #0
 8005b12:	2100      	movs	r1, #0
 8005b14:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	f8d7 a004 	ldr.w	sl, [r7, #4]
 8005b1e:	f8c4 210c 	str.w	r2, [r4, #268]	@ 0x10c
 8005b22:	4631      	mov	r1, r6
 8005b24:	4620      	mov	r0, r4
 8005b26:	e9c7 3361 	strd	r3, r3, [r7, #388]	@ 0x184
 8005b2a:	e9c4 3344 	strd	r3, r3, [r4, #272]	@ 0x110
 8005b2e:	e9c4 3349 	strd	r3, r3, [r4, #292]	@ 0x124
 8005b32:	e9c4 3346 	strd	r3, r3, [r4, #280]	@ 0x118
 8005b36:	60fb      	str	r3, [r7, #12]
 8005b38:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005b3c:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005b40:	f8c4 3120 	str.w	r3, [r4, #288]	@ 0x120
 8005b44:	f8c4 312c 	str.w	r3, [r4, #300]	@ 0x12c
 8005b48:	f8c4 a108 	str.w	sl, [r4, #264]	@ 0x108
 8005b4c:	f7fa fc5c 	bl	8000408 <d_count_templates_scopes>
 8005b50:	f8d4 211c 	ldr.w	r2, [r4, #284]	@ 0x11c
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8005b5a:	da01      	bge.n	8005b60 <d_demangle_callback.constprop.0+0x304>
 8005b5c:	f8c4 311c 	str.w	r3, [r4, #284]	@ 0x11c
 8005b60:	f8d4 1138 	ldr.w	r1, [r4, #312]	@ 0x138
 8005b64:	f8d4 3144 	ldr.w	r3, [r4, #324]	@ 0x144
 8005b68:	2901      	cmp	r1, #1
 8005b6a:	fb01 f303 	mul.w	r3, r1, r3
 8005b6e:	4632      	mov	r2, r6
 8005b70:	bfb8      	it	lt
 8005b72:	2101      	movlt	r1, #1
 8005b74:	466e      	mov	r6, sp
 8005b76:	eba6 01c1 	sub.w	r1, r6, r1, lsl #3
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	468d      	mov	sp, r1
 8005b7e:	f8c4 3144 	str.w	r3, [r4, #324]	@ 0x144
 8005b82:	4668      	mov	r0, sp
 8005b84:	bfb8      	it	lt
 8005b86:	2301      	movlt	r3, #1
 8005b88:	eba0 03c3 	sub.w	r3, r0, r3, lsl #3
 8005b8c:	469d      	mov	sp, r3
 8005b8e:	2500      	movs	r5, #0
 8005b90:	f8c4 1130 	str.w	r1, [r4, #304]	@ 0x130
 8005b94:	4620      	mov	r0, r4
 8005b96:	2111      	movs	r1, #17
 8005b98:	f8c4 d13c 	str.w	sp, [r4, #316]	@ 0x13c
 8005b9c:	f8c4 5148 	str.w	r5, [r4, #328]	@ 0x148
 8005ba0:	f7ff f810 	bl	8004bc4 <d_print_comp>
 8005ba4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005ba8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8005bac:	5465      	strb	r5, [r4, r1]
 8005bae:	4620      	mov	r0, r4
 8005bb0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005bb4:	46b5      	mov	sp, r6
 8005bb6:	4798      	blx	r3
 8005bb8:	f8d4 0118 	ldr.w	r0, [r4, #280]	@ 0x118
 8005bbc:	fab0 f080 	clz	r0, r0
 8005bc0:	0940      	lsrs	r0, r0, #5
 8005bc2:	e78e      	b.n	8005ae2 <d_demangle_callback.constprop.0+0x286>
 8005bc4:	4606      	mov	r6, r0
 8005bc6:	e6c6      	b.n	8005956 <d_demangle_callback.constprop.0+0xfa>
 8005bc8:	7aab      	ldrb	r3, [r5, #10]
 8005bca:	2b5f      	cmp	r3, #95	@ 0x5f
 8005bcc:	bf14      	ite	ne
 8005bce:	f04f 0b00 	movne.w	fp, #0
 8005bd2:	f04f 0b03 	moveq.w	fp, #3
 8005bd6:	e656      	b.n	8005886 <d_demangle_callback.constprop.0+0x2a>
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	4616      	mov	r6, r2
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	e6ba      	b.n	8005956 <d_demangle_callback.constprop.0+0xfa>

08005be0 <d_print_subexpr>:
 8005be0:	b570      	push	{r4, r5, r6, lr}
 8005be2:	7813      	ldrb	r3, [r2, #0]
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	b082      	sub	sp, #8
 8005be8:	4615      	mov	r5, r2
 8005bea:	4604      	mov	r4, r0
 8005bec:	d903      	bls.n	8005bf6 <d_print_subexpr+0x16>
 8005bee:	2b31      	cmp	r3, #49	@ 0x31
 8005bf0:	d001      	beq.n	8005bf6 <d_print_subexpr+0x16>
 8005bf2:	2b06      	cmp	r3, #6
 8005bf4:	d136      	bne.n	8005c64 <d_print_subexpr+0x84>
 8005bf6:	686b      	ldr	r3, [r5, #4]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	dc2e      	bgt.n	8005c5a <d_print_subexpr+0x7a>
 8005bfc:	f8d4 211c 	ldr.w	r2, [r4, #284]	@ 0x11c
 8005c00:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005c04:	dc29      	bgt.n	8005c5a <d_print_subexpr+0x7a>
 8005c06:	2601      	movs	r6, #1
 8005c08:	3301      	adds	r3, #1
 8005c0a:	3201      	adds	r2, #1
 8005c0c:	606b      	str	r3, [r5, #4]
 8005c0e:	2111      	movs	r1, #17
 8005c10:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 8005c14:	f8c4 211c 	str.w	r2, [r4, #284]	@ 0x11c
 8005c18:	f8c4 d12c 	str.w	sp, [r4, #300]	@ 0x12c
 8005c1c:	462a      	mov	r2, r5
 8005c1e:	4620      	mov	r0, r4
 8005c20:	9301      	str	r3, [sp, #4]
 8005c22:	9500      	str	r5, [sp, #0]
 8005c24:	f7fc ff88 	bl	8002b38 <d_print_comp_inner>
 8005c28:	686a      	ldr	r2, [r5, #4]
 8005c2a:	f8d4 311c 	ldr.w	r3, [r4, #284]	@ 0x11c
 8005c2e:	9901      	ldr	r1, [sp, #4]
 8005c30:	f8c4 112c 	str.w	r1, [r4, #300]	@ 0x12c
 8005c34:	3a01      	subs	r2, #1
 8005c36:	3b01      	subs	r3, #1
 8005c38:	606a      	str	r2, [r5, #4]
 8005c3a:	f8c4 311c 	str.w	r3, [r4, #284]	@ 0x11c
 8005c3e:	b97e      	cbnz	r6, 8005c60 <d_print_subexpr+0x80>
 8005c40:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005c44:	29ff      	cmp	r1, #255	@ 0xff
 8005c46:	d024      	beq.n	8005c92 <d_print_subexpr+0xb2>
 8005c48:	1c4a      	adds	r2, r1, #1
 8005c4a:	2329      	movs	r3, #41	@ 0x29
 8005c4c:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005c50:	5463      	strb	r3, [r4, r1]
 8005c52:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005c56:	b002      	add	sp, #8
 8005c58:	bd70      	pop	{r4, r5, r6, pc}
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	f8c4 3118 	str.w	r3, [r4, #280]	@ 0x118
 8005c60:	b002      	add	sp, #8
 8005c62:	bd70      	pop	{r4, r5, r6, pc}
 8005c64:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8005c68:	2bff      	cmp	r3, #255	@ 0xff
 8005c6a:	d021      	beq.n	8005cb0 <d_print_subexpr+0xd0>
 8005c6c:	1c59      	adds	r1, r3, #1
 8005c6e:	2228      	movs	r2, #40	@ 0x28
 8005c70:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005c74:	54e2      	strb	r2, [r4, r3]
 8005c76:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005c7a:	686b      	ldr	r3, [r5, #4]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	dc04      	bgt.n	8005c8a <d_print_subexpr+0xaa>
 8005c80:	f8d4 211c 	ldr.w	r2, [r4, #284]	@ 0x11c
 8005c84:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005c88:	dd21      	ble.n	8005cce <d_print_subexpr+0xee>
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	f8c4 3118 	str.w	r3, [r4, #280]	@ 0x118
 8005c90:	e7d8      	b.n	8005c44 <d_print_subexpr+0x64>
 8005c92:	2500      	movs	r5, #0
 8005c94:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005c98:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8005c9c:	4620      	mov	r0, r4
 8005c9e:	4798      	blx	r3
 8005ca0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005cac:	4629      	mov	r1, r5
 8005cae:	e7cc      	b.n	8005c4a <d_print_subexpr+0x6a>
 8005cb0:	2600      	movs	r6, #0
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 8005cb8:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 8005cbc:	4798      	blx	r3
 8005cbe:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005cc2:	2101      	movs	r1, #1
 8005cc4:	440b      	add	r3, r1
 8005cc6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005cca:	4633      	mov	r3, r6
 8005ccc:	e7cf      	b.n	8005c6e <d_print_subexpr+0x8e>
 8005cce:	2600      	movs	r6, #0
 8005cd0:	e79a      	b.n	8005c08 <d_print_subexpr+0x28>
 8005cd2:	bf00      	nop

08005cd4 <d_maybe_print_fold_expression>:
 8005cd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd8:	68d3      	ldr	r3, [r2, #12]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	7819      	ldrb	r1, [r3, #0]
 8005ce0:	2966      	cmp	r1, #102	@ 0x66
 8005ce2:	d177      	bne.n	8005dd4 <d_maybe_print_fold_expression+0x100>
 8005ce4:	6912      	ldr	r2, [r2, #16]
 8005ce6:	f8d0 7124 	ldr.w	r7, [r0, #292]	@ 0x124
 8005cea:	e9d2 8a03 	ldrd	r8, sl, [r2, #12]
 8005cee:	f89a 2000 	ldrb.w	r2, [sl]
 8005cf2:	2a3c      	cmp	r2, #60	@ 0x3c
 8005cf4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005cf8:	bf08      	it	eq
 8005cfa:	e9da a903 	ldrdeq	sl, r9, [sl, #12]
 8005cfe:	f8c0 2124 	str.w	r2, [r0, #292]	@ 0x124
 8005d02:	785b      	ldrb	r3, [r3, #1]
 8005d04:	bf18      	it	ne
 8005d06:	f04f 0900 	movne.w	r9, #0
 8005d0a:	2b6c      	cmp	r3, #108	@ 0x6c
 8005d0c:	4604      	mov	r4, r0
 8005d0e:	f000 80a0 	beq.w	8005e52 <d_maybe_print_fold_expression+0x17e>
 8005d12:	d862      	bhi.n	8005dda <d_maybe_print_fold_expression+0x106>
 8005d14:	2b4c      	cmp	r3, #76	@ 0x4c
 8005d16:	d001      	beq.n	8005d1c <d_maybe_print_fold_expression+0x48>
 8005d18:	2b52      	cmp	r3, #82	@ 0x52
 8005d1a:	d156      	bne.n	8005dca <d_maybe_print_fold_expression+0xf6>
 8005d1c:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005d20:	29ff      	cmp	r1, #255	@ 0xff
 8005d22:	f000 80e8 	beq.w	8005ef6 <d_maybe_print_fold_expression+0x222>
 8005d26:	1c4b      	adds	r3, r1, #1
 8005d28:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005d2c:	2328      	movs	r3, #40	@ 0x28
 8005d2e:	5463      	strb	r3, [r4, r1]
 8005d30:	4652      	mov	r2, sl
 8005d32:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005d36:	2111      	movs	r1, #17
 8005d38:	4620      	mov	r0, r4
 8005d3a:	4d76      	ldr	r5, [pc, #472]	@ (8005f14 <d_maybe_print_fold_expression+0x240>)
 8005d3c:	f7ff ff50 	bl	8005be0 <d_print_subexpr>
 8005d40:	2111      	movs	r1, #17
 8005d42:	4642      	mov	r2, r8
 8005d44:	4620      	mov	r0, r4
 8005d46:	f7ff fd4d 	bl	80057e4 <d_print_expr_op>
 8005d4a:	f105 0b03 	add.w	fp, r5, #3
 8005d4e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005d52:	f04f 0a00 	mov.w	sl, #0
 8005d56:	e009      	b.n	8005d6c <d_maybe_print_fold_expression+0x98>
 8005d58:	460b      	mov	r3, r1
 8005d5a:	455d      	cmp	r5, fp
 8005d5c:	f101 0101 	add.w	r1, r1, #1
 8005d60:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005d64:	54e6      	strb	r6, [r4, r3]
 8005d66:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005d6a:	d019      	beq.n	8005da0 <d_maybe_print_fold_expression+0xcc>
 8005d6c:	29ff      	cmp	r1, #255	@ 0xff
 8005d6e:	f815 6b01 	ldrb.w	r6, [r5], #1
 8005d72:	d1f1      	bne.n	8005d58 <d_maybe_print_fold_expression+0x84>
 8005d74:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8005d78:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005d7c:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8005d80:	4620      	mov	r0, r4
 8005d82:	4798      	blx	r3
 8005d84:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005d88:	3301      	adds	r3, #1
 8005d8a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005d8e:	2300      	movs	r3, #0
 8005d90:	2101      	movs	r1, #1
 8005d92:	455d      	cmp	r5, fp
 8005d94:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005d98:	54e6      	strb	r6, [r4, r3]
 8005d9a:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005d9e:	d1e5      	bne.n	8005d6c <d_maybe_print_fold_expression+0x98>
 8005da0:	4642      	mov	r2, r8
 8005da2:	2111      	movs	r1, #17
 8005da4:	4620      	mov	r0, r4
 8005da6:	f7ff fd1d 	bl	80057e4 <d_print_expr_op>
 8005daa:	464a      	mov	r2, r9
 8005dac:	2111      	movs	r1, #17
 8005dae:	4620      	mov	r0, r4
 8005db0:	f7ff ff16 	bl	8005be0 <d_print_subexpr>
 8005db4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005db8:	29ff      	cmp	r1, #255	@ 0xff
 8005dba:	d07d      	beq.n	8005eb8 <d_maybe_print_fold_expression+0x1e4>
 8005dbc:	1c4a      	adds	r2, r1, #1
 8005dbe:	2329      	movs	r3, #41	@ 0x29
 8005dc0:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005dc4:	5463      	strb	r3, [r4, r1]
 8005dc6:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005dca:	f8c4 7124 	str.w	r7, [r4, #292]	@ 0x124
 8005dce:	2001      	movs	r0, #1
 8005dd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd4:	2000      	movs	r0, #0
 8005dd6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dda:	2b72      	cmp	r3, #114	@ 0x72
 8005ddc:	d1f5      	bne.n	8005dca <d_maybe_print_fold_expression+0xf6>
 8005dde:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005de2:	29ff      	cmp	r1, #255	@ 0xff
 8005de4:	d079      	beq.n	8005eda <d_maybe_print_fold_expression+0x206>
 8005de6:	1c4b      	adds	r3, r1, #1
 8005de8:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005dec:	2328      	movs	r3, #40	@ 0x28
 8005dee:	5463      	strb	r3, [r4, r1]
 8005df0:	4652      	mov	r2, sl
 8005df2:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005df6:	2111      	movs	r1, #17
 8005df8:	4620      	mov	r0, r4
 8005dfa:	4d47      	ldr	r5, [pc, #284]	@ (8005f18 <d_maybe_print_fold_expression+0x244>)
 8005dfc:	f7ff fef0 	bl	8005be0 <d_print_subexpr>
 8005e00:	4642      	mov	r2, r8
 8005e02:	2111      	movs	r1, #17
 8005e04:	4620      	mov	r0, r4
 8005e06:	f7ff fced 	bl	80057e4 <d_print_expr_op>
 8005e0a:	f105 0904 	add.w	r9, r5, #4
 8005e0e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005e12:	f04f 0800 	mov.w	r8, #0
 8005e16:	e008      	b.n	8005e2a <d_maybe_print_fold_expression+0x156>
 8005e18:	460b      	mov	r3, r1
 8005e1a:	3101      	adds	r1, #1
 8005e1c:	454d      	cmp	r5, r9
 8005e1e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005e22:	54e6      	strb	r6, [r4, r3]
 8005e24:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005e28:	d0cf      	beq.n	8005dca <d_maybe_print_fold_expression+0xf6>
 8005e2a:	29ff      	cmp	r1, #255	@ 0xff
 8005e2c:	f815 6b01 	ldrb.w	r6, [r5], #1
 8005e30:	d1f2      	bne.n	8005e18 <d_maybe_print_fold_expression+0x144>
 8005e32:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8005e36:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005e3a:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8005e3e:	4620      	mov	r0, r4
 8005e40:	4798      	blx	r3
 8005e42:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005e46:	3301      	adds	r3, #1
 8005e48:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005e4c:	2101      	movs	r1, #1
 8005e4e:	2300      	movs	r3, #0
 8005e50:	e7e4      	b.n	8005e1c <d_maybe_print_fold_expression+0x148>
 8005e52:	4d32      	ldr	r5, [pc, #200]	@ (8005f1c <d_maybe_print_fold_expression+0x248>)
 8005e54:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005e58:	f04f 0900 	mov.w	r9, #0
 8005e5c:	f105 0b04 	add.w	fp, r5, #4
 8005e60:	e009      	b.n	8005e76 <d_maybe_print_fold_expression+0x1a2>
 8005e62:	460b      	mov	r3, r1
 8005e64:	45ab      	cmp	fp, r5
 8005e66:	f101 0101 	add.w	r1, r1, #1
 8005e6a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005e6e:	54e6      	strb	r6, [r4, r3]
 8005e70:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005e74:	d019      	beq.n	8005eaa <d_maybe_print_fold_expression+0x1d6>
 8005e76:	29ff      	cmp	r1, #255	@ 0xff
 8005e78:	f815 6b01 	ldrb.w	r6, [r5], #1
 8005e7c:	d1f1      	bne.n	8005e62 <d_maybe_print_fold_expression+0x18e>
 8005e7e:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8005e82:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005e86:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8005e8a:	4620      	mov	r0, r4
 8005e8c:	4798      	blx	r3
 8005e8e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005e92:	3301      	adds	r3, #1
 8005e94:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005e98:	2300      	movs	r3, #0
 8005e9a:	2101      	movs	r1, #1
 8005e9c:	45ab      	cmp	fp, r5
 8005e9e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005ea2:	54e6      	strb	r6, [r4, r3]
 8005ea4:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005ea8:	d1e5      	bne.n	8005e76 <d_maybe_print_fold_expression+0x1a2>
 8005eaa:	4642      	mov	r2, r8
 8005eac:	2111      	movs	r1, #17
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f7ff fc98 	bl	80057e4 <d_print_expr_op>
 8005eb4:	4652      	mov	r2, sl
 8005eb6:	e779      	b.n	8005dac <d_maybe_print_fold_expression+0xd8>
 8005eb8:	2500      	movs	r5, #0
 8005eba:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8005ebe:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005ec2:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8005ec6:	4620      	mov	r0, r4
 8005ec8:	4798      	blx	r3
 8005eca:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005ece:	2201      	movs	r2, #1
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	e771      	b.n	8005dbe <d_maybe_print_fold_expression+0xea>
 8005eda:	2500      	movs	r5, #0
 8005edc:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 8005ee0:	f880 50ff 	strb.w	r5, [r0, #255]	@ 0xff
 8005ee4:	4798      	blx	r3
 8005ee6:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005eea:	3301      	adds	r3, #1
 8005eec:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005ef0:	4629      	mov	r1, r5
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e778      	b.n	8005de8 <d_maybe_print_fold_expression+0x114>
 8005ef6:	2500      	movs	r5, #0
 8005ef8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005efc:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8005f00:	4620      	mov	r0, r4
 8005f02:	4798      	blx	r3
 8005f04:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005f08:	3301      	adds	r3, #1
 8005f0a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005f0e:	4629      	mov	r1, r5
 8005f10:	2301      	movs	r3, #1
 8005f12:	e709      	b.n	8005d28 <d_maybe_print_fold_expression+0x54>
 8005f14:	080aef48 	.word	0x080aef48
 8005f18:	080af044 	.word	0x080af044
 8005f1c:	080af03c 	.word	0x080af03c

08005f20 <d_maybe_print_designated_init>:
 8005f20:	7813      	ldrb	r3, [r2, #0]
 8005f22:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 8005f26:	2b38      	cmp	r3, #56	@ 0x38
 8005f28:	d001      	beq.n	8005f2e <d_maybe_print_designated_init+0xe>
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	4770      	bx	lr
 8005f2e:	68d3      	ldr	r3, [r2, #12]
 8005f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	681f      	ldr	r7, [r3, #0]
 8005f38:	783b      	ldrb	r3, [r7, #0]
 8005f3a:	2b64      	cmp	r3, #100	@ 0x64
 8005f3c:	d002      	beq.n	8005f44 <d_maybe_print_designated_init+0x24>
 8005f3e:	2000      	movs	r0, #0
 8005f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f44:	787b      	ldrb	r3, [r7, #1]
 8005f46:	2b69      	cmp	r3, #105	@ 0x69
 8005f48:	4604      	mov	r4, r0
 8005f4a:	d011      	beq.n	8005f70 <d_maybe_print_designated_init+0x50>
 8005f4c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8005f50:	2b58      	cmp	r3, #88	@ 0x58
 8005f52:	d1f4      	bne.n	8005f3e <d_maybe_print_designated_init+0x1e>
 8005f54:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005f58:	6913      	ldr	r3, [r2, #16]
 8005f5a:	29ff      	cmp	r1, #255	@ 0xff
 8005f5c:	e9d3 5603 	ldrd	r5, r6, [r3, #12]
 8005f60:	f000 808c 	beq.w	800607c <d_maybe_print_designated_init+0x15c>
 8005f64:	1c4b      	adds	r3, r1, #1
 8005f66:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005f6a:	235b      	movs	r3, #91	@ 0x5b
 8005f6c:	5463      	strb	r3, [r4, r1]
 8005f6e:	e00c      	b.n	8005f8a <d_maybe_print_designated_init+0x6a>
 8005f70:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005f74:	6913      	ldr	r3, [r2, #16]
 8005f76:	29ff      	cmp	r1, #255	@ 0xff
 8005f78:	e9d3 5603 	ldrd	r5, r6, [r3, #12]
 8005f7c:	f000 80af 	beq.w	80060de <d_maybe_print_designated_init+0x1be>
 8005f80:	1c4b      	adds	r3, r1, #1
 8005f82:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005f86:	232e      	movs	r3, #46	@ 0x2e
 8005f88:	5463      	strb	r3, [r4, r1]
 8005f8a:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005f8e:	462a      	mov	r2, r5
 8005f90:	2111      	movs	r1, #17
 8005f92:	4620      	mov	r0, r4
 8005f94:	f7fe fe16 	bl	8004bc4 <d_print_comp>
 8005f98:	787b      	ldrb	r3, [r7, #1]
 8005f9a:	2b58      	cmp	r3, #88	@ 0x58
 8005f9c:	d038      	beq.n	8006010 <d_maybe_print_designated_init+0xf0>
 8005f9e:	2b69      	cmp	r3, #105	@ 0x69
 8005fa0:	d00b      	beq.n	8005fba <d_maybe_print_designated_init+0x9a>
 8005fa2:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005fa6:	29ff      	cmp	r1, #255	@ 0xff
 8005fa8:	f000 8088 	beq.w	80060bc <d_maybe_print_designated_init+0x19c>
 8005fac:	1c4a      	adds	r2, r1, #1
 8005fae:	235d      	movs	r3, #93	@ 0x5d
 8005fb0:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005fb4:	5463      	strb	r3, [r4, r1]
 8005fb6:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005fba:	7833      	ldrb	r3, [r6, #0]
 8005fbc:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 8005fc0:	2b38      	cmp	r3, #56	@ 0x38
 8005fc2:	d012      	beq.n	8005fea <d_maybe_print_designated_init+0xca>
 8005fc4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005fc8:	29ff      	cmp	r1, #255	@ 0xff
 8005fca:	d066      	beq.n	800609a <d_maybe_print_designated_init+0x17a>
 8005fcc:	1c4a      	adds	r2, r1, #1
 8005fce:	233d      	movs	r3, #61	@ 0x3d
 8005fd0:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005fd4:	4620      	mov	r0, r4
 8005fd6:	5463      	strb	r3, [r4, r1]
 8005fd8:	4632      	mov	r2, r6
 8005fda:	2111      	movs	r1, #17
 8005fdc:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005fe0:	f7ff fdfe 	bl	8005be0 <d_print_subexpr>
 8005fe4:	2001      	movs	r0, #1
 8005fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fea:	68f3      	ldr	r3, [r6, #12]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	781a      	ldrb	r2, [r3, #0]
 8005ff2:	2a64      	cmp	r2, #100	@ 0x64
 8005ff4:	d1e6      	bne.n	8005fc4 <d_maybe_print_designated_init+0xa4>
 8005ff6:	785b      	ldrb	r3, [r3, #1]
 8005ff8:	2b69      	cmp	r3, #105	@ 0x69
 8005ffa:	d003      	beq.n	8006004 <d_maybe_print_designated_init+0xe4>
 8005ffc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006000:	2b58      	cmp	r3, #88	@ 0x58
 8006002:	d1df      	bne.n	8005fc4 <d_maybe_print_designated_init+0xa4>
 8006004:	4632      	mov	r2, r6
 8006006:	2111      	movs	r1, #17
 8006008:	4620      	mov	r0, r4
 800600a:	f7fe fddb 	bl	8004bc4 <d_print_comp>
 800600e:	e7e9      	b.n	8005fe4 <d_maybe_print_designated_init+0xc4>
 8006010:	4d3a      	ldr	r5, [pc, #232]	@ (80060fc <d_maybe_print_designated_init+0x1dc>)
 8006012:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8006016:	f105 0a05 	add.w	sl, r5, #5
 800601a:	f04f 0900 	mov.w	r9, #0
 800601e:	e00a      	b.n	8006036 <d_maybe_print_designated_init+0x116>
 8006020:	460b      	mov	r3, r1
 8006022:	45aa      	cmp	sl, r5
 8006024:	f101 0101 	add.w	r1, r1, #1
 8006028:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800602c:	f804 8003 	strb.w	r8, [r4, r3]
 8006030:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 8006034:	d01a      	beq.n	800606c <d_maybe_print_designated_init+0x14c>
 8006036:	29ff      	cmp	r1, #255	@ 0xff
 8006038:	f815 8b01 	ldrb.w	r8, [r5], #1
 800603c:	d1f0      	bne.n	8006020 <d_maybe_print_designated_init+0x100>
 800603e:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8006042:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8006046:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 800604a:	4620      	mov	r0, r4
 800604c:	4798      	blx	r3
 800604e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006052:	3301      	adds	r3, #1
 8006054:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006058:	2300      	movs	r3, #0
 800605a:	2101      	movs	r1, #1
 800605c:	45aa      	cmp	sl, r5
 800605e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8006062:	f804 8003 	strb.w	r8, [r4, r3]
 8006066:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 800606a:	d1e4      	bne.n	8006036 <d_maybe_print_designated_init+0x116>
 800606c:	68f2      	ldr	r2, [r6, #12]
 800606e:	2111      	movs	r1, #17
 8006070:	4620      	mov	r0, r4
 8006072:	f7fe fda7 	bl	8004bc4 <d_print_comp>
 8006076:	6936      	ldr	r6, [r6, #16]
 8006078:	787b      	ldrb	r3, [r7, #1]
 800607a:	e790      	b.n	8005f9e <d_maybe_print_designated_init+0x7e>
 800607c:	f04f 0800 	mov.w	r8, #0
 8006080:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8006084:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8006088:	4798      	blx	r3
 800608a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800608e:	3301      	adds	r3, #1
 8006090:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006094:	4641      	mov	r1, r8
 8006096:	2301      	movs	r3, #1
 8006098:	e765      	b.n	8005f66 <d_maybe_print_designated_init+0x46>
 800609a:	2500      	movs	r5, #0
 800609c:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80060a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80060a4:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80060a8:	4620      	mov	r0, r4
 80060aa:	4798      	blx	r3
 80060ac:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80060b0:	2201      	movs	r2, #1
 80060b2:	4413      	add	r3, r2
 80060b4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80060b8:	4629      	mov	r1, r5
 80060ba:	e788      	b.n	8005fce <d_maybe_print_designated_init+0xae>
 80060bc:	2500      	movs	r5, #0
 80060be:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80060c2:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80060c6:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80060ca:	4620      	mov	r0, r4
 80060cc:	4798      	blx	r3
 80060ce:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80060d2:	2201      	movs	r2, #1
 80060d4:	4413      	add	r3, r2
 80060d6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80060da:	4629      	mov	r1, r5
 80060dc:	e767      	b.n	8005fae <d_maybe_print_designated_init+0x8e>
 80060de:	f04f 0800 	mov.w	r8, #0
 80060e2:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80060e6:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 80060ea:	4798      	blx	r3
 80060ec:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80060f0:	3301      	adds	r3, #1
 80060f2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80060f6:	4641      	mov	r1, r8
 80060f8:	2301      	movs	r3, #1
 80060fa:	e742      	b.n	8005f82 <d_maybe_print_designated_init+0x62>
 80060fc:	080af04c 	.word	0x080af04c

08006100 <__cxa_demangle>:
 8006100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006104:	461e      	mov	r6, r3
 8006106:	b084      	sub	sp, #16
 8006108:	2800      	cmp	r0, #0
 800610a:	d03f      	beq.n	800618c <__cxa_demangle+0x8c>
 800610c:	460c      	mov	r4, r1
 800610e:	4615      	mov	r5, r2
 8006110:	b109      	cbz	r1, 8006116 <__cxa_demangle+0x16>
 8006112:	2a00      	cmp	r2, #0
 8006114:	d03a      	beq.n	800618c <__cxa_demangle+0x8c>
 8006116:	2300      	movs	r3, #0
 8006118:	4927      	ldr	r1, [pc, #156]	@ (80061b8 <__cxa_demangle+0xb8>)
 800611a:	466a      	mov	r2, sp
 800611c:	e9cd 3300 	strd	r3, r3, [sp]
 8006120:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006124:	f7ff fb9a 	bl	800585c <d_demangle_callback.constprop.0>
 8006128:	2800      	cmp	r0, #0
 800612a:	d035      	beq.n	8006198 <__cxa_demangle+0x98>
 800612c:	9b03      	ldr	r3, [sp, #12]
 800612e:	9f00      	ldr	r7, [sp, #0]
 8006130:	b9d3      	cbnz	r3, 8006168 <__cxa_demangle+0x68>
 8006132:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006136:	2f00      	cmp	r7, #0
 8006138:	d037      	beq.n	80061aa <__cxa_demangle+0xaa>
 800613a:	b324      	cbz	r4, 8006186 <__cxa_demangle+0x86>
 800613c:	4638      	mov	r0, r7
 800613e:	f000 f8af 	bl	80062a0 <strlen>
 8006142:	682b      	ldr	r3, [r5, #0]
 8006144:	4298      	cmp	r0, r3
 8006146:	d218      	bcs.n	800617a <__cxa_demangle+0x7a>
 8006148:	4639      	mov	r1, r7
 800614a:	1c42      	adds	r2, r0, #1
 800614c:	4620      	mov	r0, r4
 800614e:	f01d fd19 	bl	8023b84 <memcpy>
 8006152:	4638      	mov	r0, r7
 8006154:	f01c fcc0 	bl	8022ad8 <free>
 8006158:	4627      	mov	r7, r4
 800615a:	b10e      	cbz	r6, 8006160 <__cxa_demangle+0x60>
 800615c:	2300      	movs	r3, #0
 800615e:	6033      	str	r3, [r6, #0]
 8006160:	4638      	mov	r0, r7
 8006162:	b004      	add	sp, #16
 8006164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006168:	f04f 0801 	mov.w	r8, #1
 800616c:	2f00      	cmp	r7, #0
 800616e:	d1e4      	bne.n	800613a <__cxa_demangle+0x3a>
 8006170:	b186      	cbz	r6, 8006194 <__cxa_demangle+0x94>
 8006172:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006176:	6033      	str	r3, [r6, #0]
 8006178:	e00c      	b.n	8006194 <__cxa_demangle+0x94>
 800617a:	4620      	mov	r0, r4
 800617c:	f01c fcac 	bl	8022ad8 <free>
 8006180:	f8c5 8000 	str.w	r8, [r5]
 8006184:	e7e9      	b.n	800615a <__cxa_demangle+0x5a>
 8006186:	2d00      	cmp	r5, #0
 8006188:	d1fa      	bne.n	8006180 <__cxa_demangle+0x80>
 800618a:	e7e6      	b.n	800615a <__cxa_demangle+0x5a>
 800618c:	b116      	cbz	r6, 8006194 <__cxa_demangle+0x94>
 800618e:	f06f 0302 	mvn.w	r3, #2
 8006192:	6033      	str	r3, [r6, #0]
 8006194:	2700      	movs	r7, #0
 8006196:	e7e3      	b.n	8006160 <__cxa_demangle+0x60>
 8006198:	9800      	ldr	r0, [sp, #0]
 800619a:	f01c fc9d 	bl	8022ad8 <free>
 800619e:	2e00      	cmp	r6, #0
 80061a0:	d0f8      	beq.n	8006194 <__cxa_demangle+0x94>
 80061a2:	f06f 0301 	mvn.w	r3, #1
 80061a6:	6033      	str	r3, [r6, #0]
 80061a8:	e7f4      	b.n	8006194 <__cxa_demangle+0x94>
 80061aa:	2e00      	cmp	r6, #0
 80061ac:	d0f2      	beq.n	8006194 <__cxa_demangle+0x94>
 80061ae:	f1b8 0f01 	cmp.w	r8, #1
 80061b2:	d1f6      	bne.n	80061a2 <__cxa_demangle+0xa2>
 80061b4:	e7dd      	b.n	8006172 <__cxa_demangle+0x72>
 80061b6:	bf00      	nop
 80061b8:	08000519 	.word	0x08000519

080061bc <__gcclibcxx_demangle_callback>:
 80061bc:	b160      	cbz	r0, 80061d8 <__gcclibcxx_demangle_callback+0x1c>
 80061be:	b508      	push	{r3, lr}
 80061c0:	b139      	cbz	r1, 80061d2 <__gcclibcxx_demangle_callback+0x16>
 80061c2:	f7ff fb4b 	bl	800585c <d_demangle_callback.constprop.0>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	bf0c      	ite	eq
 80061ca:	f06f 0001 	mvneq.w	r0, #1
 80061ce:	2000      	movne	r0, #0
 80061d0:	bd08      	pop	{r3, pc}
 80061d2:	f06f 0002 	mvn.w	r0, #2
 80061d6:	bd08      	pop	{r3, pc}
 80061d8:	f06f 0002 	mvn.w	r0, #2
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop

080061e0 <strcmp>:
 80061e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061e8:	2a01      	cmp	r2, #1
 80061ea:	bf28      	it	cs
 80061ec:	429a      	cmpcs	r2, r3
 80061ee:	d0f7      	beq.n	80061e0 <strcmp>
 80061f0:	1ad0      	subs	r0, r2, r3
 80061f2:	4770      	bx	lr
	...

08006200 <memchr>:
 8006200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8006204:	2a10      	cmp	r2, #16
 8006206:	db2b      	blt.n	8006260 <memchr+0x60>
 8006208:	f010 0f07 	tst.w	r0, #7
 800620c:	d008      	beq.n	8006220 <memchr+0x20>
 800620e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006212:	3a01      	subs	r2, #1
 8006214:	428b      	cmp	r3, r1
 8006216:	d02d      	beq.n	8006274 <memchr+0x74>
 8006218:	f010 0f07 	tst.w	r0, #7
 800621c:	b342      	cbz	r2, 8006270 <memchr+0x70>
 800621e:	d1f6      	bne.n	800620e <memchr+0xe>
 8006220:	b4f0      	push	{r4, r5, r6, r7}
 8006222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8006226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800622a:	f022 0407 	bic.w	r4, r2, #7
 800622e:	f07f 0700 	mvns.w	r7, #0
 8006232:	2300      	movs	r3, #0
 8006234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8006238:	3c08      	subs	r4, #8
 800623a:	ea85 0501 	eor.w	r5, r5, r1
 800623e:	ea86 0601 	eor.w	r6, r6, r1
 8006242:	fa85 f547 	uadd8	r5, r5, r7
 8006246:	faa3 f587 	sel	r5, r3, r7
 800624a:	fa86 f647 	uadd8	r6, r6, r7
 800624e:	faa5 f687 	sel	r6, r5, r7
 8006252:	b98e      	cbnz	r6, 8006278 <memchr+0x78>
 8006254:	d1ee      	bne.n	8006234 <memchr+0x34>
 8006256:	bcf0      	pop	{r4, r5, r6, r7}
 8006258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800625c:	f002 0207 	and.w	r2, r2, #7
 8006260:	b132      	cbz	r2, 8006270 <memchr+0x70>
 8006262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006266:	3a01      	subs	r2, #1
 8006268:	ea83 0301 	eor.w	r3, r3, r1
 800626c:	b113      	cbz	r3, 8006274 <memchr+0x74>
 800626e:	d1f8      	bne.n	8006262 <memchr+0x62>
 8006270:	2000      	movs	r0, #0
 8006272:	4770      	bx	lr
 8006274:	3801      	subs	r0, #1
 8006276:	4770      	bx	lr
 8006278:	2d00      	cmp	r5, #0
 800627a:	bf06      	itte	eq
 800627c:	4635      	moveq	r5, r6
 800627e:	3803      	subeq	r0, #3
 8006280:	3807      	subne	r0, #7
 8006282:	f015 0f01 	tst.w	r5, #1
 8006286:	d107      	bne.n	8006298 <memchr+0x98>
 8006288:	3001      	adds	r0, #1
 800628a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800628e:	bf02      	ittt	eq
 8006290:	3001      	addeq	r0, #1
 8006292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8006296:	3001      	addeq	r0, #1
 8006298:	bcf0      	pop	{r4, r5, r6, r7}
 800629a:	3801      	subs	r0, #1
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop

080062a0 <strlen>:
 80062a0:	4603      	mov	r3, r0
 80062a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062a6:	2a00      	cmp	r2, #0
 80062a8:	d1fb      	bne.n	80062a2 <strlen+0x2>
 80062aa:	1a18      	subs	r0, r3, r0
 80062ac:	3801      	subs	r0, #1
 80062ae:	4770      	bx	lr

080062b0 <__aeabi_drsub>:
 80062b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80062b4:	e002      	b.n	80062bc <__adddf3>
 80062b6:	bf00      	nop

080062b8 <__aeabi_dsub>:
 80062b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080062bc <__adddf3>:
 80062bc:	b530      	push	{r4, r5, lr}
 80062be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80062c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80062c6:	ea94 0f05 	teq	r4, r5
 80062ca:	bf08      	it	eq
 80062cc:	ea90 0f02 	teqeq	r0, r2
 80062d0:	bf1f      	itttt	ne
 80062d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80062d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80062da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80062de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80062e2:	f000 80e2 	beq.w	80064aa <__adddf3+0x1ee>
 80062e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80062ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80062ee:	bfb8      	it	lt
 80062f0:	426d      	neglt	r5, r5
 80062f2:	dd0c      	ble.n	800630e <__adddf3+0x52>
 80062f4:	442c      	add	r4, r5
 80062f6:	ea80 0202 	eor.w	r2, r0, r2
 80062fa:	ea81 0303 	eor.w	r3, r1, r3
 80062fe:	ea82 0000 	eor.w	r0, r2, r0
 8006302:	ea83 0101 	eor.w	r1, r3, r1
 8006306:	ea80 0202 	eor.w	r2, r0, r2
 800630a:	ea81 0303 	eor.w	r3, r1, r3
 800630e:	2d36      	cmp	r5, #54	@ 0x36
 8006310:	bf88      	it	hi
 8006312:	bd30      	pophi	{r4, r5, pc}
 8006314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8006318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800631c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8006320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8006324:	d002      	beq.n	800632c <__adddf3+0x70>
 8006326:	4240      	negs	r0, r0
 8006328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800632c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8006330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8006338:	d002      	beq.n	8006340 <__adddf3+0x84>
 800633a:	4252      	negs	r2, r2
 800633c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006340:	ea94 0f05 	teq	r4, r5
 8006344:	f000 80a7 	beq.w	8006496 <__adddf3+0x1da>
 8006348:	f1a4 0401 	sub.w	r4, r4, #1
 800634c:	f1d5 0e20 	rsbs	lr, r5, #32
 8006350:	db0d      	blt.n	800636e <__adddf3+0xb2>
 8006352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8006356:	fa22 f205 	lsr.w	r2, r2, r5
 800635a:	1880      	adds	r0, r0, r2
 800635c:	f141 0100 	adc.w	r1, r1, #0
 8006360:	fa03 f20e 	lsl.w	r2, r3, lr
 8006364:	1880      	adds	r0, r0, r2
 8006366:	fa43 f305 	asr.w	r3, r3, r5
 800636a:	4159      	adcs	r1, r3
 800636c:	e00e      	b.n	800638c <__adddf3+0xd0>
 800636e:	f1a5 0520 	sub.w	r5, r5, #32
 8006372:	f10e 0e20 	add.w	lr, lr, #32
 8006376:	2a01      	cmp	r2, #1
 8006378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800637c:	bf28      	it	cs
 800637e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8006382:	fa43 f305 	asr.w	r3, r3, r5
 8006386:	18c0      	adds	r0, r0, r3
 8006388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800638c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8006390:	d507      	bpl.n	80063a2 <__adddf3+0xe6>
 8006392:	f04f 0e00 	mov.w	lr, #0
 8006396:	f1dc 0c00 	rsbs	ip, ip, #0
 800639a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800639e:	eb6e 0101 	sbc.w	r1, lr, r1
 80063a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80063a6:	d31b      	bcc.n	80063e0 <__adddf3+0x124>
 80063a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80063ac:	d30c      	bcc.n	80063c8 <__adddf3+0x10c>
 80063ae:	0849      	lsrs	r1, r1, #1
 80063b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80063b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80063b8:	f104 0401 	add.w	r4, r4, #1
 80063bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80063c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80063c4:	f080 809a 	bcs.w	80064fc <__adddf3+0x240>
 80063c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80063cc:	bf08      	it	eq
 80063ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80063d2:	f150 0000 	adcs.w	r0, r0, #0
 80063d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80063da:	ea41 0105 	orr.w	r1, r1, r5
 80063de:	bd30      	pop	{r4, r5, pc}
 80063e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80063e4:	4140      	adcs	r0, r0
 80063e6:	eb41 0101 	adc.w	r1, r1, r1
 80063ea:	3c01      	subs	r4, #1
 80063ec:	bf28      	it	cs
 80063ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80063f2:	d2e9      	bcs.n	80063c8 <__adddf3+0x10c>
 80063f4:	f091 0f00 	teq	r1, #0
 80063f8:	bf04      	itt	eq
 80063fa:	4601      	moveq	r1, r0
 80063fc:	2000      	moveq	r0, #0
 80063fe:	fab1 f381 	clz	r3, r1
 8006402:	bf08      	it	eq
 8006404:	3320      	addeq	r3, #32
 8006406:	f1a3 030b 	sub.w	r3, r3, #11
 800640a:	f1b3 0220 	subs.w	r2, r3, #32
 800640e:	da0c      	bge.n	800642a <__adddf3+0x16e>
 8006410:	320c      	adds	r2, #12
 8006412:	dd08      	ble.n	8006426 <__adddf3+0x16a>
 8006414:	f102 0c14 	add.w	ip, r2, #20
 8006418:	f1c2 020c 	rsb	r2, r2, #12
 800641c:	fa01 f00c 	lsl.w	r0, r1, ip
 8006420:	fa21 f102 	lsr.w	r1, r1, r2
 8006424:	e00c      	b.n	8006440 <__adddf3+0x184>
 8006426:	f102 0214 	add.w	r2, r2, #20
 800642a:	bfd8      	it	le
 800642c:	f1c2 0c20 	rsble	ip, r2, #32
 8006430:	fa01 f102 	lsl.w	r1, r1, r2
 8006434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8006438:	bfdc      	itt	le
 800643a:	ea41 010c 	orrle.w	r1, r1, ip
 800643e:	4090      	lslle	r0, r2
 8006440:	1ae4      	subs	r4, r4, r3
 8006442:	bfa2      	ittt	ge
 8006444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8006448:	4329      	orrge	r1, r5
 800644a:	bd30      	popge	{r4, r5, pc}
 800644c:	ea6f 0404 	mvn.w	r4, r4
 8006450:	3c1f      	subs	r4, #31
 8006452:	da1c      	bge.n	800648e <__adddf3+0x1d2>
 8006454:	340c      	adds	r4, #12
 8006456:	dc0e      	bgt.n	8006476 <__adddf3+0x1ba>
 8006458:	f104 0414 	add.w	r4, r4, #20
 800645c:	f1c4 0220 	rsb	r2, r4, #32
 8006460:	fa20 f004 	lsr.w	r0, r0, r4
 8006464:	fa01 f302 	lsl.w	r3, r1, r2
 8006468:	ea40 0003 	orr.w	r0, r0, r3
 800646c:	fa21 f304 	lsr.w	r3, r1, r4
 8006470:	ea45 0103 	orr.w	r1, r5, r3
 8006474:	bd30      	pop	{r4, r5, pc}
 8006476:	f1c4 040c 	rsb	r4, r4, #12
 800647a:	f1c4 0220 	rsb	r2, r4, #32
 800647e:	fa20 f002 	lsr.w	r0, r0, r2
 8006482:	fa01 f304 	lsl.w	r3, r1, r4
 8006486:	ea40 0003 	orr.w	r0, r0, r3
 800648a:	4629      	mov	r1, r5
 800648c:	bd30      	pop	{r4, r5, pc}
 800648e:	fa21 f004 	lsr.w	r0, r1, r4
 8006492:	4629      	mov	r1, r5
 8006494:	bd30      	pop	{r4, r5, pc}
 8006496:	f094 0f00 	teq	r4, #0
 800649a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800649e:	bf06      	itte	eq
 80064a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80064a4:	3401      	addeq	r4, #1
 80064a6:	3d01      	subne	r5, #1
 80064a8:	e74e      	b.n	8006348 <__adddf3+0x8c>
 80064aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80064ae:	bf18      	it	ne
 80064b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80064b4:	d029      	beq.n	800650a <__adddf3+0x24e>
 80064b6:	ea94 0f05 	teq	r4, r5
 80064ba:	bf08      	it	eq
 80064bc:	ea90 0f02 	teqeq	r0, r2
 80064c0:	d005      	beq.n	80064ce <__adddf3+0x212>
 80064c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80064c6:	bf04      	itt	eq
 80064c8:	4619      	moveq	r1, r3
 80064ca:	4610      	moveq	r0, r2
 80064cc:	bd30      	pop	{r4, r5, pc}
 80064ce:	ea91 0f03 	teq	r1, r3
 80064d2:	bf1e      	ittt	ne
 80064d4:	2100      	movne	r1, #0
 80064d6:	2000      	movne	r0, #0
 80064d8:	bd30      	popne	{r4, r5, pc}
 80064da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80064de:	d105      	bne.n	80064ec <__adddf3+0x230>
 80064e0:	0040      	lsls	r0, r0, #1
 80064e2:	4149      	adcs	r1, r1
 80064e4:	bf28      	it	cs
 80064e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80064ea:	bd30      	pop	{r4, r5, pc}
 80064ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80064f0:	bf3c      	itt	cc
 80064f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80064f6:	bd30      	popcc	{r4, r5, pc}
 80064f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80064fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8006500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006504:	f04f 0000 	mov.w	r0, #0
 8006508:	bd30      	pop	{r4, r5, pc}
 800650a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800650e:	bf1a      	itte	ne
 8006510:	4619      	movne	r1, r3
 8006512:	4610      	movne	r0, r2
 8006514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8006518:	bf1c      	itt	ne
 800651a:	460b      	movne	r3, r1
 800651c:	4602      	movne	r2, r0
 800651e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8006522:	bf06      	itte	eq
 8006524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8006528:	ea91 0f03 	teqeq	r1, r3
 800652c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8006530:	bd30      	pop	{r4, r5, pc}
 8006532:	bf00      	nop

08006534 <__aeabi_ui2d>:
 8006534:	f090 0f00 	teq	r0, #0
 8006538:	bf04      	itt	eq
 800653a:	2100      	moveq	r1, #0
 800653c:	4770      	bxeq	lr
 800653e:	b530      	push	{r4, r5, lr}
 8006540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8006544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8006548:	f04f 0500 	mov.w	r5, #0
 800654c:	f04f 0100 	mov.w	r1, #0
 8006550:	e750      	b.n	80063f4 <__adddf3+0x138>
 8006552:	bf00      	nop

08006554 <__aeabi_i2d>:
 8006554:	f090 0f00 	teq	r0, #0
 8006558:	bf04      	itt	eq
 800655a:	2100      	moveq	r1, #0
 800655c:	4770      	bxeq	lr
 800655e:	b530      	push	{r4, r5, lr}
 8006560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8006564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8006568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800656c:	bf48      	it	mi
 800656e:	4240      	negmi	r0, r0
 8006570:	f04f 0100 	mov.w	r1, #0
 8006574:	e73e      	b.n	80063f4 <__adddf3+0x138>
 8006576:	bf00      	nop

08006578 <__aeabi_f2d>:
 8006578:	0042      	lsls	r2, r0, #1
 800657a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800657e:	ea4f 0131 	mov.w	r1, r1, rrx
 8006582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8006586:	bf1f      	itttt	ne
 8006588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800658c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8006590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8006594:	4770      	bxne	lr
 8006596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800659a:	bf08      	it	eq
 800659c:	4770      	bxeq	lr
 800659e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80065a2:	bf04      	itt	eq
 80065a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80065a8:	4770      	bxeq	lr
 80065aa:	b530      	push	{r4, r5, lr}
 80065ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80065b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80065b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80065b8:	e71c      	b.n	80063f4 <__adddf3+0x138>
 80065ba:	bf00      	nop

080065bc <__aeabi_ul2d>:
 80065bc:	ea50 0201 	orrs.w	r2, r0, r1
 80065c0:	bf08      	it	eq
 80065c2:	4770      	bxeq	lr
 80065c4:	b530      	push	{r4, r5, lr}
 80065c6:	f04f 0500 	mov.w	r5, #0
 80065ca:	e00a      	b.n	80065e2 <__aeabi_l2d+0x16>

080065cc <__aeabi_l2d>:
 80065cc:	ea50 0201 	orrs.w	r2, r0, r1
 80065d0:	bf08      	it	eq
 80065d2:	4770      	bxeq	lr
 80065d4:	b530      	push	{r4, r5, lr}
 80065d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80065da:	d502      	bpl.n	80065e2 <__aeabi_l2d+0x16>
 80065dc:	4240      	negs	r0, r0
 80065de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80065e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80065e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80065ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80065ee:	f43f aed8 	beq.w	80063a2 <__adddf3+0xe6>
 80065f2:	f04f 0203 	mov.w	r2, #3
 80065f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80065fa:	bf18      	it	ne
 80065fc:	3203      	addne	r2, #3
 80065fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8006602:	bf18      	it	ne
 8006604:	3203      	addne	r2, #3
 8006606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800660a:	f1c2 0320 	rsb	r3, r2, #32
 800660e:	fa00 fc03 	lsl.w	ip, r0, r3
 8006612:	fa20 f002 	lsr.w	r0, r0, r2
 8006616:	fa01 fe03 	lsl.w	lr, r1, r3
 800661a:	ea40 000e 	orr.w	r0, r0, lr
 800661e:	fa21 f102 	lsr.w	r1, r1, r2
 8006622:	4414      	add	r4, r2
 8006624:	e6bd      	b.n	80063a2 <__adddf3+0xe6>
 8006626:	bf00      	nop

08006628 <__aeabi_dmul>:
 8006628:	b570      	push	{r4, r5, r6, lr}
 800662a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800662e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8006632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8006636:	bf1d      	ittte	ne
 8006638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800663c:	ea94 0f0c 	teqne	r4, ip
 8006640:	ea95 0f0c 	teqne	r5, ip
 8006644:	f000 f8de 	bleq	8006804 <__aeabi_dmul+0x1dc>
 8006648:	442c      	add	r4, r5
 800664a:	ea81 0603 	eor.w	r6, r1, r3
 800664e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8006652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8006656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800665a:	bf18      	it	ne
 800665c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8006660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8006664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006668:	d038      	beq.n	80066dc <__aeabi_dmul+0xb4>
 800666a:	fba0 ce02 	umull	ip, lr, r0, r2
 800666e:	f04f 0500 	mov.w	r5, #0
 8006672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8006676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800667a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800667e:	f04f 0600 	mov.w	r6, #0
 8006682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8006686:	f09c 0f00 	teq	ip, #0
 800668a:	bf18      	it	ne
 800668c:	f04e 0e01 	orrne.w	lr, lr, #1
 8006690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8006694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8006698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800669c:	d204      	bcs.n	80066a8 <__aeabi_dmul+0x80>
 800669e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80066a2:	416d      	adcs	r5, r5
 80066a4:	eb46 0606 	adc.w	r6, r6, r6
 80066a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80066ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80066b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80066b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80066b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80066bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80066c0:	bf88      	it	hi
 80066c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80066c6:	d81e      	bhi.n	8006706 <__aeabi_dmul+0xde>
 80066c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80066cc:	bf08      	it	eq
 80066ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80066d2:	f150 0000 	adcs.w	r0, r0, #0
 80066d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80066da:	bd70      	pop	{r4, r5, r6, pc}
 80066dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80066e0:	ea46 0101 	orr.w	r1, r6, r1
 80066e4:	ea40 0002 	orr.w	r0, r0, r2
 80066e8:	ea81 0103 	eor.w	r1, r1, r3
 80066ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80066f0:	bfc2      	ittt	gt
 80066f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80066f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80066fa:	bd70      	popgt	{r4, r5, r6, pc}
 80066fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8006700:	f04f 0e00 	mov.w	lr, #0
 8006704:	3c01      	subs	r4, #1
 8006706:	f300 80ab 	bgt.w	8006860 <__aeabi_dmul+0x238>
 800670a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800670e:	bfde      	ittt	le
 8006710:	2000      	movle	r0, #0
 8006712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8006716:	bd70      	pople	{r4, r5, r6, pc}
 8006718:	f1c4 0400 	rsb	r4, r4, #0
 800671c:	3c20      	subs	r4, #32
 800671e:	da35      	bge.n	800678c <__aeabi_dmul+0x164>
 8006720:	340c      	adds	r4, #12
 8006722:	dc1b      	bgt.n	800675c <__aeabi_dmul+0x134>
 8006724:	f104 0414 	add.w	r4, r4, #20
 8006728:	f1c4 0520 	rsb	r5, r4, #32
 800672c:	fa00 f305 	lsl.w	r3, r0, r5
 8006730:	fa20 f004 	lsr.w	r0, r0, r4
 8006734:	fa01 f205 	lsl.w	r2, r1, r5
 8006738:	ea40 0002 	orr.w	r0, r0, r2
 800673c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8006740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8006744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006748:	fa21 f604 	lsr.w	r6, r1, r4
 800674c:	eb42 0106 	adc.w	r1, r2, r6
 8006750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006754:	bf08      	it	eq
 8006756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800675a:	bd70      	pop	{r4, r5, r6, pc}
 800675c:	f1c4 040c 	rsb	r4, r4, #12
 8006760:	f1c4 0520 	rsb	r5, r4, #32
 8006764:	fa00 f304 	lsl.w	r3, r0, r4
 8006768:	fa20 f005 	lsr.w	r0, r0, r5
 800676c:	fa01 f204 	lsl.w	r2, r1, r4
 8006770:	ea40 0002 	orr.w	r0, r0, r2
 8006774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8006778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800677c:	f141 0100 	adc.w	r1, r1, #0
 8006780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006784:	bf08      	it	eq
 8006786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800678a:	bd70      	pop	{r4, r5, r6, pc}
 800678c:	f1c4 0520 	rsb	r5, r4, #32
 8006790:	fa00 f205 	lsl.w	r2, r0, r5
 8006794:	ea4e 0e02 	orr.w	lr, lr, r2
 8006798:	fa20 f304 	lsr.w	r3, r0, r4
 800679c:	fa01 f205 	lsl.w	r2, r1, r5
 80067a0:	ea43 0302 	orr.w	r3, r3, r2
 80067a4:	fa21 f004 	lsr.w	r0, r1, r4
 80067a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80067ac:	fa21 f204 	lsr.w	r2, r1, r4
 80067b0:	ea20 0002 	bic.w	r0, r0, r2
 80067b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80067b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80067bc:	bf08      	it	eq
 80067be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80067c2:	bd70      	pop	{r4, r5, r6, pc}
 80067c4:	f094 0f00 	teq	r4, #0
 80067c8:	d10f      	bne.n	80067ea <__aeabi_dmul+0x1c2>
 80067ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80067ce:	0040      	lsls	r0, r0, #1
 80067d0:	eb41 0101 	adc.w	r1, r1, r1
 80067d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80067d8:	bf08      	it	eq
 80067da:	3c01      	subeq	r4, #1
 80067dc:	d0f7      	beq.n	80067ce <__aeabi_dmul+0x1a6>
 80067de:	ea41 0106 	orr.w	r1, r1, r6
 80067e2:	f095 0f00 	teq	r5, #0
 80067e6:	bf18      	it	ne
 80067e8:	4770      	bxne	lr
 80067ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80067ee:	0052      	lsls	r2, r2, #1
 80067f0:	eb43 0303 	adc.w	r3, r3, r3
 80067f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80067f8:	bf08      	it	eq
 80067fa:	3d01      	subeq	r5, #1
 80067fc:	d0f7      	beq.n	80067ee <__aeabi_dmul+0x1c6>
 80067fe:	ea43 0306 	orr.w	r3, r3, r6
 8006802:	4770      	bx	lr
 8006804:	ea94 0f0c 	teq	r4, ip
 8006808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800680c:	bf18      	it	ne
 800680e:	ea95 0f0c 	teqne	r5, ip
 8006812:	d00c      	beq.n	800682e <__aeabi_dmul+0x206>
 8006814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006818:	bf18      	it	ne
 800681a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800681e:	d1d1      	bne.n	80067c4 <__aeabi_dmul+0x19c>
 8006820:	ea81 0103 	eor.w	r1, r1, r3
 8006824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8006828:	f04f 0000 	mov.w	r0, #0
 800682c:	bd70      	pop	{r4, r5, r6, pc}
 800682e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006832:	bf06      	itte	eq
 8006834:	4610      	moveq	r0, r2
 8006836:	4619      	moveq	r1, r3
 8006838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800683c:	d019      	beq.n	8006872 <__aeabi_dmul+0x24a>
 800683e:	ea94 0f0c 	teq	r4, ip
 8006842:	d102      	bne.n	800684a <__aeabi_dmul+0x222>
 8006844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8006848:	d113      	bne.n	8006872 <__aeabi_dmul+0x24a>
 800684a:	ea95 0f0c 	teq	r5, ip
 800684e:	d105      	bne.n	800685c <__aeabi_dmul+0x234>
 8006850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8006854:	bf1c      	itt	ne
 8006856:	4610      	movne	r0, r2
 8006858:	4619      	movne	r1, r3
 800685a:	d10a      	bne.n	8006872 <__aeabi_dmul+0x24a>
 800685c:	ea81 0103 	eor.w	r1, r1, r3
 8006860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8006864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8006868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800686c:	f04f 0000 	mov.w	r0, #0
 8006870:	bd70      	pop	{r4, r5, r6, pc}
 8006872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8006876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800687a:	bd70      	pop	{r4, r5, r6, pc}

0800687c <__aeabi_ddiv>:
 800687c:	b570      	push	{r4, r5, r6, lr}
 800687e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8006882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8006886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800688a:	bf1d      	ittte	ne
 800688c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006890:	ea94 0f0c 	teqne	r4, ip
 8006894:	ea95 0f0c 	teqne	r5, ip
 8006898:	f000 f8a7 	bleq	80069ea <__aeabi_ddiv+0x16e>
 800689c:	eba4 0405 	sub.w	r4, r4, r5
 80068a0:	ea81 0e03 	eor.w	lr, r1, r3
 80068a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80068a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80068ac:	f000 8088 	beq.w	80069c0 <__aeabi_ddiv+0x144>
 80068b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80068b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80068b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80068bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80068c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80068c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80068c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80068cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80068d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80068d4:	429d      	cmp	r5, r3
 80068d6:	bf08      	it	eq
 80068d8:	4296      	cmpeq	r6, r2
 80068da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80068de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80068e2:	d202      	bcs.n	80068ea <__aeabi_ddiv+0x6e>
 80068e4:	085b      	lsrs	r3, r3, #1
 80068e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80068ea:	1ab6      	subs	r6, r6, r2
 80068ec:	eb65 0503 	sbc.w	r5, r5, r3
 80068f0:	085b      	lsrs	r3, r3, #1
 80068f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80068f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80068fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80068fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8006902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006906:	bf22      	ittt	cs
 8006908:	1ab6      	subcs	r6, r6, r2
 800690a:	4675      	movcs	r5, lr
 800690c:	ea40 000c 	orrcs.w	r0, r0, ip
 8006910:	085b      	lsrs	r3, r3, #1
 8006912:	ea4f 0232 	mov.w	r2, r2, rrx
 8006916:	ebb6 0e02 	subs.w	lr, r6, r2
 800691a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800691e:	bf22      	ittt	cs
 8006920:	1ab6      	subcs	r6, r6, r2
 8006922:	4675      	movcs	r5, lr
 8006924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8006928:	085b      	lsrs	r3, r3, #1
 800692a:	ea4f 0232 	mov.w	r2, r2, rrx
 800692e:	ebb6 0e02 	subs.w	lr, r6, r2
 8006932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006936:	bf22      	ittt	cs
 8006938:	1ab6      	subcs	r6, r6, r2
 800693a:	4675      	movcs	r5, lr
 800693c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8006940:	085b      	lsrs	r3, r3, #1
 8006942:	ea4f 0232 	mov.w	r2, r2, rrx
 8006946:	ebb6 0e02 	subs.w	lr, r6, r2
 800694a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800694e:	bf22      	ittt	cs
 8006950:	1ab6      	subcs	r6, r6, r2
 8006952:	4675      	movcs	r5, lr
 8006954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006958:	ea55 0e06 	orrs.w	lr, r5, r6
 800695c:	d018      	beq.n	8006990 <__aeabi_ddiv+0x114>
 800695e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8006962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8006966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800696a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800696e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8006972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800697a:	d1c0      	bne.n	80068fe <__aeabi_ddiv+0x82>
 800697c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8006980:	d10b      	bne.n	800699a <__aeabi_ddiv+0x11e>
 8006982:	ea41 0100 	orr.w	r1, r1, r0
 8006986:	f04f 0000 	mov.w	r0, #0
 800698a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800698e:	e7b6      	b.n	80068fe <__aeabi_ddiv+0x82>
 8006990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8006994:	bf04      	itt	eq
 8006996:	4301      	orreq	r1, r0
 8006998:	2000      	moveq	r0, #0
 800699a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800699e:	bf88      	it	hi
 80069a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80069a4:	f63f aeaf 	bhi.w	8006706 <__aeabi_dmul+0xde>
 80069a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80069ac:	bf04      	itt	eq
 80069ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80069b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80069b6:	f150 0000 	adcs.w	r0, r0, #0
 80069ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80069be:	bd70      	pop	{r4, r5, r6, pc}
 80069c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80069c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80069c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80069cc:	bfc2      	ittt	gt
 80069ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80069d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80069d6:	bd70      	popgt	{r4, r5, r6, pc}
 80069d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80069dc:	f04f 0e00 	mov.w	lr, #0
 80069e0:	3c01      	subs	r4, #1
 80069e2:	e690      	b.n	8006706 <__aeabi_dmul+0xde>
 80069e4:	ea45 0e06 	orr.w	lr, r5, r6
 80069e8:	e68d      	b.n	8006706 <__aeabi_dmul+0xde>
 80069ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80069ee:	ea94 0f0c 	teq	r4, ip
 80069f2:	bf08      	it	eq
 80069f4:	ea95 0f0c 	teqeq	r5, ip
 80069f8:	f43f af3b 	beq.w	8006872 <__aeabi_dmul+0x24a>
 80069fc:	ea94 0f0c 	teq	r4, ip
 8006a00:	d10a      	bne.n	8006a18 <__aeabi_ddiv+0x19c>
 8006a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8006a06:	f47f af34 	bne.w	8006872 <__aeabi_dmul+0x24a>
 8006a0a:	ea95 0f0c 	teq	r5, ip
 8006a0e:	f47f af25 	bne.w	800685c <__aeabi_dmul+0x234>
 8006a12:	4610      	mov	r0, r2
 8006a14:	4619      	mov	r1, r3
 8006a16:	e72c      	b.n	8006872 <__aeabi_dmul+0x24a>
 8006a18:	ea95 0f0c 	teq	r5, ip
 8006a1c:	d106      	bne.n	8006a2c <__aeabi_ddiv+0x1b0>
 8006a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8006a22:	f43f aefd 	beq.w	8006820 <__aeabi_dmul+0x1f8>
 8006a26:	4610      	mov	r0, r2
 8006a28:	4619      	mov	r1, r3
 8006a2a:	e722      	b.n	8006872 <__aeabi_dmul+0x24a>
 8006a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006a30:	bf18      	it	ne
 8006a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006a36:	f47f aec5 	bne.w	80067c4 <__aeabi_dmul+0x19c>
 8006a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8006a3e:	f47f af0d 	bne.w	800685c <__aeabi_dmul+0x234>
 8006a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8006a46:	f47f aeeb 	bne.w	8006820 <__aeabi_dmul+0x1f8>
 8006a4a:	e712      	b.n	8006872 <__aeabi_dmul+0x24a>

08006a4c <__gedf2>:
 8006a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8006a50:	e006      	b.n	8006a60 <__cmpdf2+0x4>
 8006a52:	bf00      	nop

08006a54 <__ledf2>:
 8006a54:	f04f 0c01 	mov.w	ip, #1
 8006a58:	e002      	b.n	8006a60 <__cmpdf2+0x4>
 8006a5a:	bf00      	nop

08006a5c <__cmpdf2>:
 8006a5c:	f04f 0c01 	mov.w	ip, #1
 8006a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8006a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006a70:	bf18      	it	ne
 8006a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8006a76:	d01b      	beq.n	8006ab0 <__cmpdf2+0x54>
 8006a78:	b001      	add	sp, #4
 8006a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8006a7e:	bf0c      	ite	eq
 8006a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8006a84:	ea91 0f03 	teqne	r1, r3
 8006a88:	bf02      	ittt	eq
 8006a8a:	ea90 0f02 	teqeq	r0, r2
 8006a8e:	2000      	moveq	r0, #0
 8006a90:	4770      	bxeq	lr
 8006a92:	f110 0f00 	cmn.w	r0, #0
 8006a96:	ea91 0f03 	teq	r1, r3
 8006a9a:	bf58      	it	pl
 8006a9c:	4299      	cmppl	r1, r3
 8006a9e:	bf08      	it	eq
 8006aa0:	4290      	cmpeq	r0, r2
 8006aa2:	bf2c      	ite	cs
 8006aa4:	17d8      	asrcs	r0, r3, #31
 8006aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8006aaa:	f040 0001 	orr.w	r0, r0, #1
 8006aae:	4770      	bx	lr
 8006ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006ab8:	d102      	bne.n	8006ac0 <__cmpdf2+0x64>
 8006aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8006abe:	d107      	bne.n	8006ad0 <__cmpdf2+0x74>
 8006ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006ac8:	d1d6      	bne.n	8006a78 <__cmpdf2+0x1c>
 8006aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8006ace:	d0d3      	beq.n	8006a78 <__cmpdf2+0x1c>
 8006ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8006ad4:	4770      	bx	lr
 8006ad6:	bf00      	nop

08006ad8 <__aeabi_cdrcmple>:
 8006ad8:	4684      	mov	ip, r0
 8006ada:	4610      	mov	r0, r2
 8006adc:	4662      	mov	r2, ip
 8006ade:	468c      	mov	ip, r1
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	4663      	mov	r3, ip
 8006ae4:	e000      	b.n	8006ae8 <__aeabi_cdcmpeq>
 8006ae6:	bf00      	nop

08006ae8 <__aeabi_cdcmpeq>:
 8006ae8:	b501      	push	{r0, lr}
 8006aea:	f7ff ffb7 	bl	8006a5c <__cmpdf2>
 8006aee:	2800      	cmp	r0, #0
 8006af0:	bf48      	it	mi
 8006af2:	f110 0f00 	cmnmi.w	r0, #0
 8006af6:	bd01      	pop	{r0, pc}

08006af8 <__aeabi_dcmpeq>:
 8006af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006afc:	f7ff fff4 	bl	8006ae8 <__aeabi_cdcmpeq>
 8006b00:	bf0c      	ite	eq
 8006b02:	2001      	moveq	r0, #1
 8006b04:	2000      	movne	r0, #0
 8006b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8006b0a:	bf00      	nop

08006b0c <__aeabi_dcmplt>:
 8006b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006b10:	f7ff ffea 	bl	8006ae8 <__aeabi_cdcmpeq>
 8006b14:	bf34      	ite	cc
 8006b16:	2001      	movcc	r0, #1
 8006b18:	2000      	movcs	r0, #0
 8006b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8006b1e:	bf00      	nop

08006b20 <__aeabi_dcmple>:
 8006b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006b24:	f7ff ffe0 	bl	8006ae8 <__aeabi_cdcmpeq>
 8006b28:	bf94      	ite	ls
 8006b2a:	2001      	movls	r0, #1
 8006b2c:	2000      	movhi	r0, #0
 8006b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8006b32:	bf00      	nop

08006b34 <__aeabi_dcmpge>:
 8006b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006b38:	f7ff ffce 	bl	8006ad8 <__aeabi_cdrcmple>
 8006b3c:	bf94      	ite	ls
 8006b3e:	2001      	movls	r0, #1
 8006b40:	2000      	movhi	r0, #0
 8006b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8006b46:	bf00      	nop

08006b48 <__aeabi_dcmpgt>:
 8006b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006b4c:	f7ff ffc4 	bl	8006ad8 <__aeabi_cdrcmple>
 8006b50:	bf34      	ite	cc
 8006b52:	2001      	movcc	r0, #1
 8006b54:	2000      	movcs	r0, #0
 8006b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8006b5a:	bf00      	nop

08006b5c <__aeabi_dcmpun>:
 8006b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006b64:	d102      	bne.n	8006b6c <__aeabi_dcmpun+0x10>
 8006b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8006b6a:	d10a      	bne.n	8006b82 <__aeabi_dcmpun+0x26>
 8006b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006b74:	d102      	bne.n	8006b7c <__aeabi_dcmpun+0x20>
 8006b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8006b7a:	d102      	bne.n	8006b82 <__aeabi_dcmpun+0x26>
 8006b7c:	f04f 0000 	mov.w	r0, #0
 8006b80:	4770      	bx	lr
 8006b82:	f04f 0001 	mov.w	r0, #1
 8006b86:	4770      	bx	lr

08006b88 <__aeabi_d2iz>:
 8006b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8006b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8006b90:	d215      	bcs.n	8006bbe <__aeabi_d2iz+0x36>
 8006b92:	d511      	bpl.n	8006bb8 <__aeabi_d2iz+0x30>
 8006b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8006b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8006b9c:	d912      	bls.n	8006bc4 <__aeabi_d2iz+0x3c>
 8006b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8006ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8006baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8006bae:	fa23 f002 	lsr.w	r0, r3, r2
 8006bb2:	bf18      	it	ne
 8006bb4:	4240      	negne	r0, r0
 8006bb6:	4770      	bx	lr
 8006bb8:	f04f 0000 	mov.w	r0, #0
 8006bbc:	4770      	bx	lr
 8006bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8006bc2:	d105      	bne.n	8006bd0 <__aeabi_d2iz+0x48>
 8006bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8006bc8:	bf08      	it	eq
 8006bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8006bce:	4770      	bx	lr
 8006bd0:	f04f 0000 	mov.w	r0, #0
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop

08006bd8 <__aeabi_d2f>:
 8006bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8006bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8006be0:	bf24      	itt	cs
 8006be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8006be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8006bea:	d90d      	bls.n	8006c08 <__aeabi_d2f+0x30>
 8006bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8006bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8006bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8006bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8006bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8006c00:	bf08      	it	eq
 8006c02:	f020 0001 	biceq.w	r0, r0, #1
 8006c06:	4770      	bx	lr
 8006c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8006c0c:	d121      	bne.n	8006c52 <__aeabi_d2f+0x7a>
 8006c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8006c12:	bfbc      	itt	lt
 8006c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8006c18:	4770      	bxlt	lr
 8006c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8006c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8006c22:	f1c2 0218 	rsb	r2, r2, #24
 8006c26:	f1c2 0c20 	rsb	ip, r2, #32
 8006c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8006c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8006c32:	bf18      	it	ne
 8006c34:	f040 0001 	orrne.w	r0, r0, #1
 8006c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8006c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8006c44:	ea40 000c 	orr.w	r0, r0, ip
 8006c48:	fa23 f302 	lsr.w	r3, r3, r2
 8006c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006c50:	e7cc      	b.n	8006bec <__aeabi_d2f+0x14>
 8006c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8006c56:	d107      	bne.n	8006c68 <__aeabi_d2f+0x90>
 8006c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8006c5c:	bf1e      	ittt	ne
 8006c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8006c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8006c66:	4770      	bxne	lr
 8006c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8006c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8006c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop

08006c78 <__aeabi_uldivmod>:
 8006c78:	b953      	cbnz	r3, 8006c90 <__aeabi_uldivmod+0x18>
 8006c7a:	b94a      	cbnz	r2, 8006c90 <__aeabi_uldivmod+0x18>
 8006c7c:	2900      	cmp	r1, #0
 8006c7e:	bf08      	it	eq
 8006c80:	2800      	cmpeq	r0, #0
 8006c82:	bf1c      	itt	ne
 8006c84:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8006c88:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8006c8c:	f001 b8f6 	b.w	8007e7c <__aeabi_idiv0>
 8006c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8006c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8006c98:	f000 f806 	bl	8006ca8 <__udivmoddi4>
 8006c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ca4:	b004      	add	sp, #16
 8006ca6:	4770      	bx	lr

08006ca8 <__udivmoddi4>:
 8006ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cac:	9d08      	ldr	r5, [sp, #32]
 8006cae:	460c      	mov	r4, r1
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d14e      	bne.n	8006d52 <__udivmoddi4+0xaa>
 8006cb4:	4694      	mov	ip, r2
 8006cb6:	458c      	cmp	ip, r1
 8006cb8:	4686      	mov	lr, r0
 8006cba:	fab2 f282 	clz	r2, r2
 8006cbe:	d962      	bls.n	8006d86 <__udivmoddi4+0xde>
 8006cc0:	b14a      	cbz	r2, 8006cd6 <__udivmoddi4+0x2e>
 8006cc2:	f1c2 0320 	rsb	r3, r2, #32
 8006cc6:	4091      	lsls	r1, r2
 8006cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8006ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8006cd0:	4319      	orrs	r1, r3
 8006cd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8006cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8006cda:	fa1f f68c 	uxth.w	r6, ip
 8006cde:	fbb1 f4f7 	udiv	r4, r1, r7
 8006ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8006ce6:	fb07 1114 	mls	r1, r7, r4, r1
 8006cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006cee:	fb04 f106 	mul.w	r1, r4, r6
 8006cf2:	4299      	cmp	r1, r3
 8006cf4:	d90a      	bls.n	8006d0c <__udivmoddi4+0x64>
 8006cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8006cfa:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8006cfe:	f080 8112 	bcs.w	8006f26 <__udivmoddi4+0x27e>
 8006d02:	4299      	cmp	r1, r3
 8006d04:	f240 810f 	bls.w	8006f26 <__udivmoddi4+0x27e>
 8006d08:	3c02      	subs	r4, #2
 8006d0a:	4463      	add	r3, ip
 8006d0c:	1a59      	subs	r1, r3, r1
 8006d0e:	fa1f f38e 	uxth.w	r3, lr
 8006d12:	fbb1 f0f7 	udiv	r0, r1, r7
 8006d16:	fb07 1110 	mls	r1, r7, r0, r1
 8006d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006d1e:	fb00 f606 	mul.w	r6, r0, r6
 8006d22:	429e      	cmp	r6, r3
 8006d24:	d90a      	bls.n	8006d3c <__udivmoddi4+0x94>
 8006d26:	eb1c 0303 	adds.w	r3, ip, r3
 8006d2a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8006d2e:	f080 80fc 	bcs.w	8006f2a <__udivmoddi4+0x282>
 8006d32:	429e      	cmp	r6, r3
 8006d34:	f240 80f9 	bls.w	8006f2a <__udivmoddi4+0x282>
 8006d38:	4463      	add	r3, ip
 8006d3a:	3802      	subs	r0, #2
 8006d3c:	1b9b      	subs	r3, r3, r6
 8006d3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8006d42:	2100      	movs	r1, #0
 8006d44:	b11d      	cbz	r5, 8006d4e <__udivmoddi4+0xa6>
 8006d46:	40d3      	lsrs	r3, r2
 8006d48:	2200      	movs	r2, #0
 8006d4a:	e9c5 3200 	strd	r3, r2, [r5]
 8006d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d52:	428b      	cmp	r3, r1
 8006d54:	d905      	bls.n	8006d62 <__udivmoddi4+0xba>
 8006d56:	b10d      	cbz	r5, 8006d5c <__udivmoddi4+0xb4>
 8006d58:	e9c5 0100 	strd	r0, r1, [r5]
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	4608      	mov	r0, r1
 8006d60:	e7f5      	b.n	8006d4e <__udivmoddi4+0xa6>
 8006d62:	fab3 f183 	clz	r1, r3
 8006d66:	2900      	cmp	r1, #0
 8006d68:	d146      	bne.n	8006df8 <__udivmoddi4+0x150>
 8006d6a:	42a3      	cmp	r3, r4
 8006d6c:	d302      	bcc.n	8006d74 <__udivmoddi4+0xcc>
 8006d6e:	4290      	cmp	r0, r2
 8006d70:	f0c0 80f0 	bcc.w	8006f54 <__udivmoddi4+0x2ac>
 8006d74:	1a86      	subs	r6, r0, r2
 8006d76:	eb64 0303 	sbc.w	r3, r4, r3
 8006d7a:	2001      	movs	r0, #1
 8006d7c:	2d00      	cmp	r5, #0
 8006d7e:	d0e6      	beq.n	8006d4e <__udivmoddi4+0xa6>
 8006d80:	e9c5 6300 	strd	r6, r3, [r5]
 8006d84:	e7e3      	b.n	8006d4e <__udivmoddi4+0xa6>
 8006d86:	2a00      	cmp	r2, #0
 8006d88:	f040 8090 	bne.w	8006eac <__udivmoddi4+0x204>
 8006d8c:	eba1 040c 	sub.w	r4, r1, ip
 8006d90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8006d94:	fa1f f78c 	uxth.w	r7, ip
 8006d98:	2101      	movs	r1, #1
 8006d9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8006d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8006da2:	fb08 4416 	mls	r4, r8, r6, r4
 8006da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006daa:	fb07 f006 	mul.w	r0, r7, r6
 8006dae:	4298      	cmp	r0, r3
 8006db0:	d908      	bls.n	8006dc4 <__udivmoddi4+0x11c>
 8006db2:	eb1c 0303 	adds.w	r3, ip, r3
 8006db6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8006dba:	d202      	bcs.n	8006dc2 <__udivmoddi4+0x11a>
 8006dbc:	4298      	cmp	r0, r3
 8006dbe:	f200 80cd 	bhi.w	8006f5c <__udivmoddi4+0x2b4>
 8006dc2:	4626      	mov	r6, r4
 8006dc4:	1a1c      	subs	r4, r3, r0
 8006dc6:	fa1f f38e 	uxth.w	r3, lr
 8006dca:	fbb4 f0f8 	udiv	r0, r4, r8
 8006dce:	fb08 4410 	mls	r4, r8, r0, r4
 8006dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006dd6:	fb00 f707 	mul.w	r7, r0, r7
 8006dda:	429f      	cmp	r7, r3
 8006ddc:	d908      	bls.n	8006df0 <__udivmoddi4+0x148>
 8006dde:	eb1c 0303 	adds.w	r3, ip, r3
 8006de2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8006de6:	d202      	bcs.n	8006dee <__udivmoddi4+0x146>
 8006de8:	429f      	cmp	r7, r3
 8006dea:	f200 80b0 	bhi.w	8006f4e <__udivmoddi4+0x2a6>
 8006dee:	4620      	mov	r0, r4
 8006df0:	1bdb      	subs	r3, r3, r7
 8006df2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8006df6:	e7a5      	b.n	8006d44 <__udivmoddi4+0x9c>
 8006df8:	f1c1 0620 	rsb	r6, r1, #32
 8006dfc:	408b      	lsls	r3, r1
 8006dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8006e02:	431f      	orrs	r7, r3
 8006e04:	fa20 fc06 	lsr.w	ip, r0, r6
 8006e08:	fa04 f301 	lsl.w	r3, r4, r1
 8006e0c:	ea43 030c 	orr.w	r3, r3, ip
 8006e10:	40f4      	lsrs	r4, r6
 8006e12:	fa00 f801 	lsl.w	r8, r0, r1
 8006e16:	0c38      	lsrs	r0, r7, #16
 8006e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8006e1c:	fbb4 fef0 	udiv	lr, r4, r0
 8006e20:	fa1f fc87 	uxth.w	ip, r7
 8006e24:	fb00 441e 	mls	r4, r0, lr, r4
 8006e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8006e2c:	fb0e f90c 	mul.w	r9, lr, ip
 8006e30:	45a1      	cmp	r9, r4
 8006e32:	fa02 f201 	lsl.w	r2, r2, r1
 8006e36:	d90a      	bls.n	8006e4e <__udivmoddi4+0x1a6>
 8006e38:	193c      	adds	r4, r7, r4
 8006e3a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8006e3e:	f080 8084 	bcs.w	8006f4a <__udivmoddi4+0x2a2>
 8006e42:	45a1      	cmp	r9, r4
 8006e44:	f240 8081 	bls.w	8006f4a <__udivmoddi4+0x2a2>
 8006e48:	f1ae 0e02 	sub.w	lr, lr, #2
 8006e4c:	443c      	add	r4, r7
 8006e4e:	eba4 0409 	sub.w	r4, r4, r9
 8006e52:	fa1f f983 	uxth.w	r9, r3
 8006e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8006e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8006e5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8006e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8006e66:	45a4      	cmp	ip, r4
 8006e68:	d907      	bls.n	8006e7a <__udivmoddi4+0x1d2>
 8006e6a:	193c      	adds	r4, r7, r4
 8006e6c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8006e70:	d267      	bcs.n	8006f42 <__udivmoddi4+0x29a>
 8006e72:	45a4      	cmp	ip, r4
 8006e74:	d965      	bls.n	8006f42 <__udivmoddi4+0x29a>
 8006e76:	3b02      	subs	r3, #2
 8006e78:	443c      	add	r4, r7
 8006e7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8006e7e:	fba0 9302 	umull	r9, r3, r0, r2
 8006e82:	eba4 040c 	sub.w	r4, r4, ip
 8006e86:	429c      	cmp	r4, r3
 8006e88:	46ce      	mov	lr, r9
 8006e8a:	469c      	mov	ip, r3
 8006e8c:	d351      	bcc.n	8006f32 <__udivmoddi4+0x28a>
 8006e8e:	d04e      	beq.n	8006f2e <__udivmoddi4+0x286>
 8006e90:	b155      	cbz	r5, 8006ea8 <__udivmoddi4+0x200>
 8006e92:	ebb8 030e 	subs.w	r3, r8, lr
 8006e96:	eb64 040c 	sbc.w	r4, r4, ip
 8006e9a:	fa04 f606 	lsl.w	r6, r4, r6
 8006e9e:	40cb      	lsrs	r3, r1
 8006ea0:	431e      	orrs	r6, r3
 8006ea2:	40cc      	lsrs	r4, r1
 8006ea4:	e9c5 6400 	strd	r6, r4, [r5]
 8006ea8:	2100      	movs	r1, #0
 8006eaa:	e750      	b.n	8006d4e <__udivmoddi4+0xa6>
 8006eac:	f1c2 0320 	rsb	r3, r2, #32
 8006eb0:	fa20 f103 	lsr.w	r1, r0, r3
 8006eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8006eb8:	fa24 f303 	lsr.w	r3, r4, r3
 8006ebc:	4094      	lsls	r4, r2
 8006ebe:	430c      	orrs	r4, r1
 8006ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8006ec4:	fa00 fe02 	lsl.w	lr, r0, r2
 8006ec8:	fa1f f78c 	uxth.w	r7, ip
 8006ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8006ed0:	fb08 3110 	mls	r1, r8, r0, r3
 8006ed4:	0c23      	lsrs	r3, r4, #16
 8006ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006eda:	fb00 f107 	mul.w	r1, r0, r7
 8006ede:	4299      	cmp	r1, r3
 8006ee0:	d908      	bls.n	8006ef4 <__udivmoddi4+0x24c>
 8006ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8006ee6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8006eea:	d22c      	bcs.n	8006f46 <__udivmoddi4+0x29e>
 8006eec:	4299      	cmp	r1, r3
 8006eee:	d92a      	bls.n	8006f46 <__udivmoddi4+0x29e>
 8006ef0:	3802      	subs	r0, #2
 8006ef2:	4463      	add	r3, ip
 8006ef4:	1a5b      	subs	r3, r3, r1
 8006ef6:	b2a4      	uxth	r4, r4
 8006ef8:	fbb3 f1f8 	udiv	r1, r3, r8
 8006efc:	fb08 3311 	mls	r3, r8, r1, r3
 8006f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8006f04:	fb01 f307 	mul.w	r3, r1, r7
 8006f08:	42a3      	cmp	r3, r4
 8006f0a:	d908      	bls.n	8006f1e <__udivmoddi4+0x276>
 8006f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8006f10:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8006f14:	d213      	bcs.n	8006f3e <__udivmoddi4+0x296>
 8006f16:	42a3      	cmp	r3, r4
 8006f18:	d911      	bls.n	8006f3e <__udivmoddi4+0x296>
 8006f1a:	3902      	subs	r1, #2
 8006f1c:	4464      	add	r4, ip
 8006f1e:	1ae4      	subs	r4, r4, r3
 8006f20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006f24:	e739      	b.n	8006d9a <__udivmoddi4+0xf2>
 8006f26:	4604      	mov	r4, r0
 8006f28:	e6f0      	b.n	8006d0c <__udivmoddi4+0x64>
 8006f2a:	4608      	mov	r0, r1
 8006f2c:	e706      	b.n	8006d3c <__udivmoddi4+0x94>
 8006f2e:	45c8      	cmp	r8, r9
 8006f30:	d2ae      	bcs.n	8006e90 <__udivmoddi4+0x1e8>
 8006f32:	ebb9 0e02 	subs.w	lr, r9, r2
 8006f36:	eb63 0c07 	sbc.w	ip, r3, r7
 8006f3a:	3801      	subs	r0, #1
 8006f3c:	e7a8      	b.n	8006e90 <__udivmoddi4+0x1e8>
 8006f3e:	4631      	mov	r1, r6
 8006f40:	e7ed      	b.n	8006f1e <__udivmoddi4+0x276>
 8006f42:	4603      	mov	r3, r0
 8006f44:	e799      	b.n	8006e7a <__udivmoddi4+0x1d2>
 8006f46:	4630      	mov	r0, r6
 8006f48:	e7d4      	b.n	8006ef4 <__udivmoddi4+0x24c>
 8006f4a:	46d6      	mov	lr, sl
 8006f4c:	e77f      	b.n	8006e4e <__udivmoddi4+0x1a6>
 8006f4e:	4463      	add	r3, ip
 8006f50:	3802      	subs	r0, #2
 8006f52:	e74d      	b.n	8006df0 <__udivmoddi4+0x148>
 8006f54:	4606      	mov	r6, r0
 8006f56:	4623      	mov	r3, r4
 8006f58:	4608      	mov	r0, r1
 8006f5a:	e70f      	b.n	8006d7c <__udivmoddi4+0xd4>
 8006f5c:	3e02      	subs	r6, #2
 8006f5e:	4463      	add	r3, ip
 8006f60:	e730      	b.n	8006dc4 <__udivmoddi4+0x11c>
 8006f62:	bf00      	nop

08006f64 <selfrel_offset31>:
 8006f64:	6803      	ldr	r3, [r0, #0]
 8006f66:	005a      	lsls	r2, r3, #1
 8006f68:	bf4c      	ite	mi
 8006f6a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8006f6e:	f023 4300 	bicpl.w	r3, r3, #2147483648	@ 0x80000000
 8006f72:	4418      	add	r0, r3
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop

08006f78 <search_EIT_table>:
 8006f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f7c:	b349      	cbz	r1, 8006fd2 <search_EIT_table+0x5a>
 8006f7e:	1e4f      	subs	r7, r1, #1
 8006f80:	4604      	mov	r4, r0
 8006f82:	4615      	mov	r5, r2
 8006f84:	463e      	mov	r6, r7
 8006f86:	f04f 0900 	mov.w	r9, #0
 8006f8a:	eb09 0106 	add.w	r1, r9, r6
 8006f8e:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8006f92:	1049      	asrs	r1, r1, #1
 8006f94:	eb04 08c1 	add.w	r8, r4, r1, lsl #3
 8006f98:	4640      	mov	r0, r8
 8006f9a:	f7ff ffe3 	bl	8006f64 <selfrel_offset31>
 8006f9e:	428f      	cmp	r7, r1
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	ea4f 00c1 	mov.w	r0, r1, lsl #3
 8006fa6:	d00f      	beq.n	8006fc8 <search_EIT_table+0x50>
 8006fa8:	3008      	adds	r0, #8
 8006faa:	42ab      	cmp	r3, r5
 8006fac:	4420      	add	r0, r4
 8006fae:	d807      	bhi.n	8006fc0 <search_EIT_table+0x48>
 8006fb0:	f7ff ffd8 	bl	8006f64 <selfrel_offset31>
 8006fb4:	3801      	subs	r0, #1
 8006fb6:	42a8      	cmp	r0, r5
 8006fb8:	d208      	bcs.n	8006fcc <search_EIT_table+0x54>
 8006fba:	f101 0901 	add.w	r9, r1, #1
 8006fbe:	e7e4      	b.n	8006f8a <search_EIT_table+0x12>
 8006fc0:	4589      	cmp	r9, r1
 8006fc2:	d006      	beq.n	8006fd2 <search_EIT_table+0x5a>
 8006fc4:	1e4e      	subs	r6, r1, #1
 8006fc6:	e7e0      	b.n	8006f8a <search_EIT_table+0x12>
 8006fc8:	42ab      	cmp	r3, r5
 8006fca:	d8f9      	bhi.n	8006fc0 <search_EIT_table+0x48>
 8006fcc:	4640      	mov	r0, r8
 8006fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fd2:	f04f 0800 	mov.w	r8, #0
 8006fd6:	4640      	mov	r0, r8
 8006fd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006fdc <__gnu_unwind_get_pr_addr>:
 8006fdc:	2801      	cmp	r0, #1
 8006fde:	d007      	beq.n	8006ff0 <__gnu_unwind_get_pr_addr+0x14>
 8006fe0:	2802      	cmp	r0, #2
 8006fe2:	d007      	beq.n	8006ff4 <__gnu_unwind_get_pr_addr+0x18>
 8006fe4:	4b04      	ldr	r3, [pc, #16]	@ (8006ff8 <__gnu_unwind_get_pr_addr+0x1c>)
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	bf0c      	ite	eq
 8006fea:	4618      	moveq	r0, r3
 8006fec:	2000      	movne	r0, #0
 8006fee:	4770      	bx	lr
 8006ff0:	4802      	ldr	r0, [pc, #8]	@ (8006ffc <__gnu_unwind_get_pr_addr+0x20>)
 8006ff2:	4770      	bx	lr
 8006ff4:	4802      	ldr	r0, [pc, #8]	@ (8007000 <__gnu_unwind_get_pr_addr+0x24>)
 8006ff6:	4770      	bx	lr
 8006ff8:	080076a5 	.word	0x080076a5
 8006ffc:	080076a9 	.word	0x080076a9
 8007000:	080076ad 	.word	0x080076ad

08007004 <get_eit_entry>:
 8007004:	b530      	push	{r4, r5, lr}
 8007006:	4b21      	ldr	r3, [pc, #132]	@ (800708c <get_eit_entry+0x88>)
 8007008:	b083      	sub	sp, #12
 800700a:	4604      	mov	r4, r0
 800700c:	1e8d      	subs	r5, r1, #2
 800700e:	b31b      	cbz	r3, 8007058 <get_eit_entry+0x54>
 8007010:	a901      	add	r1, sp, #4
 8007012:	4628      	mov	r0, r5
 8007014:	f3af 8000 	nop.w
 8007018:	b388      	cbz	r0, 800707e <get_eit_entry+0x7a>
 800701a:	9901      	ldr	r1, [sp, #4]
 800701c:	462a      	mov	r2, r5
 800701e:	f7ff ffab 	bl	8006f78 <search_EIT_table>
 8007022:	4601      	mov	r1, r0
 8007024:	b358      	cbz	r0, 800707e <get_eit_entry+0x7a>
 8007026:	f7ff ff9d 	bl	8006f64 <selfrel_offset31>
 800702a:	684b      	ldr	r3, [r1, #4]
 800702c:	64a0      	str	r0, [r4, #72]	@ 0x48
 800702e:	2b01      	cmp	r3, #1
 8007030:	d028      	beq.n	8007084 <get_eit_entry+0x80>
 8007032:	2b00      	cmp	r3, #0
 8007034:	f101 0004 	add.w	r0, r1, #4
 8007038:	db1f      	blt.n	800707a <get_eit_entry+0x76>
 800703a:	f7ff ff93 	bl	8006f64 <selfrel_offset31>
 800703e:	2300      	movs	r3, #0
 8007040:	6523      	str	r3, [r4, #80]	@ 0x50
 8007042:	6803      	ldr	r3, [r0, #0]
 8007044:	64e0      	str	r0, [r4, #76]	@ 0x4c
 8007046:	2b00      	cmp	r3, #0
 8007048:	db0d      	blt.n	8007066 <get_eit_entry+0x62>
 800704a:	f7ff ff8b 	bl	8006f64 <selfrel_offset31>
 800704e:	4603      	mov	r3, r0
 8007050:	2000      	movs	r0, #0
 8007052:	6123      	str	r3, [r4, #16]
 8007054:	b003      	add	sp, #12
 8007056:	bd30      	pop	{r4, r5, pc}
 8007058:	4b0d      	ldr	r3, [pc, #52]	@ (8007090 <get_eit_entry+0x8c>)
 800705a:	490e      	ldr	r1, [pc, #56]	@ (8007094 <get_eit_entry+0x90>)
 800705c:	1ac9      	subs	r1, r1, r3
 800705e:	10c9      	asrs	r1, r1, #3
 8007060:	4618      	mov	r0, r3
 8007062:	9101      	str	r1, [sp, #4]
 8007064:	e7da      	b.n	800701c <get_eit_entry+0x18>
 8007066:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800706a:	f7ff ffb7 	bl	8006fdc <__gnu_unwind_get_pr_addr>
 800706e:	4603      	mov	r3, r0
 8007070:	b128      	cbz	r0, 800707e <get_eit_entry+0x7a>
 8007072:	2000      	movs	r0, #0
 8007074:	6123      	str	r3, [r4, #16]
 8007076:	b003      	add	sp, #12
 8007078:	bd30      	pop	{r4, r5, pc}
 800707a:	2301      	movs	r3, #1
 800707c:	e7e0      	b.n	8007040 <get_eit_entry+0x3c>
 800707e:	2300      	movs	r3, #0
 8007080:	2009      	movs	r0, #9
 8007082:	e7e6      	b.n	8007052 <get_eit_entry+0x4e>
 8007084:	2300      	movs	r3, #0
 8007086:	2005      	movs	r0, #5
 8007088:	e7e3      	b.n	8007052 <get_eit_entry+0x4e>
 800708a:	bf00      	nop
 800708c:	00000000 	.word	0x00000000
 8007090:	080afa14 	.word	0x080afa14
 8007094:	080afbac 	.word	0x080afbac

08007098 <restore_non_core_regs>:
 8007098:	6803      	ldr	r3, [r0, #0]
 800709a:	07da      	lsls	r2, r3, #31
 800709c:	b510      	push	{r4, lr}
 800709e:	4604      	mov	r4, r0
 80070a0:	d406      	bmi.n	80070b0 <restore_non_core_regs+0x18>
 80070a2:	079b      	lsls	r3, r3, #30
 80070a4:	f100 0048 	add.w	r0, r0, #72	@ 0x48
 80070a8:	d509      	bpl.n	80070be <restore_non_core_regs+0x26>
 80070aa:	f000 fc69 	bl	8007980 <__gnu_Unwind_Restore_VFP_D>
 80070ae:	6823      	ldr	r3, [r4, #0]
 80070b0:	0759      	lsls	r1, r3, #29
 80070b2:	d509      	bpl.n	80070c8 <restore_non_core_regs+0x30>
 80070b4:	071a      	lsls	r2, r3, #28
 80070b6:	d50e      	bpl.n	80070d6 <restore_non_core_regs+0x3e>
 80070b8:	06db      	lsls	r3, r3, #27
 80070ba:	d513      	bpl.n	80070e4 <restore_non_core_regs+0x4c>
 80070bc:	bd10      	pop	{r4, pc}
 80070be:	f000 fc57 	bl	8007970 <__gnu_Unwind_Restore_VFP>
 80070c2:	6823      	ldr	r3, [r4, #0]
 80070c4:	0759      	lsls	r1, r3, #29
 80070c6:	d4f5      	bmi.n	80070b4 <restore_non_core_regs+0x1c>
 80070c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80070cc:	f000 fc60 	bl	8007990 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80070d0:	6823      	ldr	r3, [r4, #0]
 80070d2:	071a      	lsls	r2, r3, #28
 80070d4:	d4f0      	bmi.n	80070b8 <restore_non_core_regs+0x20>
 80070d6:	f504 70a8 	add.w	r0, r4, #336	@ 0x150
 80070da:	f000 fc61 	bl	80079a0 <__gnu_Unwind_Restore_WMMXD>
 80070de:	6823      	ldr	r3, [r4, #0]
 80070e0:	06db      	lsls	r3, r3, #27
 80070e2:	d4eb      	bmi.n	80070bc <restore_non_core_regs+0x24>
 80070e4:	f504 70e8 	add.w	r0, r4, #464	@ 0x1d0
 80070e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070ec:	f000 bc9c 	b.w	8007a28 <__gnu_Unwind_Restore_WMMXC>

080070f0 <__gnu_unwind_24bit.constprop.0>:
 80070f0:	2009      	movs	r0, #9
 80070f2:	4770      	bx	lr

080070f4 <_Unwind_decode_typeinfo_ptr.constprop.0>:
 80070f4:	4603      	mov	r3, r0
 80070f6:	6800      	ldr	r0, [r0, #0]
 80070f8:	b100      	cbz	r0, 80070fc <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 80070fa:	4418      	add	r0, r3
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop

08007100 <_Unwind_DebugHook>:
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop

08007104 <unwind_phase2>:
 8007104:	b570      	push	{r4, r5, r6, lr}
 8007106:	4604      	mov	r4, r0
 8007108:	460e      	mov	r6, r1
 800710a:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 800710c:	4620      	mov	r0, r4
 800710e:	f7ff ff79 	bl	8007004 <get_eit_entry>
 8007112:	4605      	mov	r5, r0
 8007114:	b988      	cbnz	r0, 800713a <unwind_phase2+0x36>
 8007116:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8007118:	6162      	str	r2, [r4, #20]
 800711a:	6923      	ldr	r3, [r4, #16]
 800711c:	4632      	mov	r2, r6
 800711e:	4621      	mov	r1, r4
 8007120:	2001      	movs	r0, #1
 8007122:	4798      	blx	r3
 8007124:	2808      	cmp	r0, #8
 8007126:	d0f0      	beq.n	800710a <unwind_phase2+0x6>
 8007128:	2807      	cmp	r0, #7
 800712a:	d106      	bne.n	800713a <unwind_phase2+0x36>
 800712c:	4628      	mov	r0, r5
 800712e:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 8007130:	f7ff ffe6 	bl	8007100 <_Unwind_DebugHook>
 8007134:	1d30      	adds	r0, r6, #4
 8007136:	f000 fc0f 	bl	8007958 <__restore_core_regs>
 800713a:	f01b fcbd 	bl	8022ab8 <abort>
 800713e:	bf00      	nop

08007140 <unwind_phase2_forced>:
 8007140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007144:	1d0d      	adds	r5, r1, #4
 8007146:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800714a:	f8d0 9018 	ldr.w	r9, [r0, #24]
 800714e:	4607      	mov	r7, r0
 8007150:	4614      	mov	r4, r2
 8007152:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007154:	f5ad 7d72 	sub.w	sp, sp, #968	@ 0x3c8
 8007158:	f10d 0c0c 	add.w	ip, sp, #12
 800715c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8007160:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007162:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8007166:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007168:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800716c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007170:	ae02      	add	r6, sp, #8
 8007172:	f04f 0e00 	mov.w	lr, #0
 8007176:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800717a:	f8c6 e000 	str.w	lr, [r6]
 800717e:	e020      	b.n	80071c2 <unwind_phase2_forced+0x82>
 8007180:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8007182:	617b      	str	r3, [r7, #20]
 8007184:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8007188:	4631      	mov	r1, r6
 800718a:	a87a      	add	r0, sp, #488	@ 0x1e8
 800718c:	f01c fcfa 	bl	8023b84 <memcpy>
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	aa7a      	add	r2, sp, #488	@ 0x1e8
 8007194:	4639      	mov	r1, r7
 8007196:	4650      	mov	r0, sl
 8007198:	4798      	blx	r3
 800719a:	9b88      	ldr	r3, [sp, #544]	@ 0x220
 800719c:	6473      	str	r3, [r6, #68]	@ 0x44
 800719e:	4621      	mov	r1, r4
 80071a0:	e9cd 6900 	strd	r6, r9, [sp]
 80071a4:	4605      	mov	r5, r0
 80071a6:	463b      	mov	r3, r7
 80071a8:	463a      	mov	r2, r7
 80071aa:	2001      	movs	r0, #1
 80071ac:	47c0      	blx	r8
 80071ae:	4604      	mov	r4, r0
 80071b0:	bb18      	cbnz	r0, 80071fa <unwind_phase2_forced+0xba>
 80071b2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80071b6:	a97a      	add	r1, sp, #488	@ 0x1e8
 80071b8:	4630      	mov	r0, r6
 80071ba:	f01c fce3 	bl	8023b84 <memcpy>
 80071be:	2d08      	cmp	r5, #8
 80071c0:	d119      	bne.n	80071f6 <unwind_phase2_forced+0xb6>
 80071c2:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 80071c4:	4638      	mov	r0, r7
 80071c6:	f7ff ff1d 	bl	8007004 <get_eit_entry>
 80071ca:	3409      	adds	r4, #9
 80071cc:	fa5f fa84 	uxtb.w	sl, r4
 80071d0:	4605      	mov	r5, r0
 80071d2:	2800      	cmp	r0, #0
 80071d4:	d0d4      	beq.n	8007180 <unwind_phase2_forced+0x40>
 80071d6:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 80071d8:	6473      	str	r3, [r6, #68]	@ 0x44
 80071da:	463a      	mov	r2, r7
 80071dc:	e9cd 6900 	strd	r6, r9, [sp]
 80071e0:	463b      	mov	r3, r7
 80071e2:	f04a 0110 	orr.w	r1, sl, #16
 80071e6:	2001      	movs	r0, #1
 80071e8:	47c0      	blx	r8
 80071ea:	b930      	cbnz	r0, 80071fa <unwind_phase2_forced+0xba>
 80071ec:	4628      	mov	r0, r5
 80071ee:	f50d 7d72 	add.w	sp, sp, #968	@ 0x3c8
 80071f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f6:	2d07      	cmp	r5, #7
 80071f8:	d005      	beq.n	8007206 <unwind_phase2_forced+0xc6>
 80071fa:	2509      	movs	r5, #9
 80071fc:	4628      	mov	r0, r5
 80071fe:	f50d 7d72 	add.w	sp, sp, #968	@ 0x3c8
 8007202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007206:	4620      	mov	r0, r4
 8007208:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 800720a:	f7ff ff79 	bl	8007100 <_Unwind_DebugHook>
 800720e:	a803      	add	r0, sp, #12
 8007210:	f000 fba2 	bl	8007958 <__restore_core_regs>

08007214 <_Unwind_GetCFA>:
 8007214:	6c40      	ldr	r0, [r0, #68]	@ 0x44
 8007216:	4770      	bx	lr

08007218 <__gnu_Unwind_RaiseException>:
 8007218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800721a:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800721c:	640b      	str	r3, [r1, #64]	@ 0x40
 800721e:	f101 0c04 	add.w	ip, r1, #4
 8007222:	460e      	mov	r6, r1
 8007224:	4605      	mov	r5, r0
 8007226:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800722a:	b0f9      	sub	sp, #484	@ 0x1e4
 800722c:	ac01      	add	r4, sp, #4
 800722e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007230:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8007234:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007236:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800723a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800723c:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8007240:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007244:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8007248:	9700      	str	r7, [sp, #0]
 800724a:	e006      	b.n	800725a <__gnu_Unwind_RaiseException+0x42>
 800724c:	692b      	ldr	r3, [r5, #16]
 800724e:	466a      	mov	r2, sp
 8007250:	4629      	mov	r1, r5
 8007252:	4798      	blx	r3
 8007254:	2808      	cmp	r0, #8
 8007256:	4604      	mov	r4, r0
 8007258:	d108      	bne.n	800726c <__gnu_Unwind_RaiseException+0x54>
 800725a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800725c:	4628      	mov	r0, r5
 800725e:	f7ff fed1 	bl	8007004 <get_eit_entry>
 8007262:	2800      	cmp	r0, #0
 8007264:	d0f2      	beq.n	800724c <__gnu_Unwind_RaiseException+0x34>
 8007266:	2009      	movs	r0, #9
 8007268:	b079      	add	sp, #484	@ 0x1e4
 800726a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800726c:	4668      	mov	r0, sp
 800726e:	f7ff ff13 	bl	8007098 <restore_non_core_regs>
 8007272:	2c06      	cmp	r4, #6
 8007274:	d1f7      	bne.n	8007266 <__gnu_Unwind_RaiseException+0x4e>
 8007276:	4631      	mov	r1, r6
 8007278:	4628      	mov	r0, r5
 800727a:	f7ff ff43 	bl	8007104 <unwind_phase2>
 800727e:	bf00      	nop

08007280 <__gnu_Unwind_ForcedUnwind>:
 8007280:	60c1      	str	r1, [r0, #12]
 8007282:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8007284:	6182      	str	r2, [r0, #24]
 8007286:	6419      	str	r1, [r3, #64]	@ 0x40
 8007288:	2200      	movs	r2, #0
 800728a:	4619      	mov	r1, r3
 800728c:	e758      	b.n	8007140 <unwind_phase2_forced>
 800728e:	bf00      	nop

08007290 <__gnu_Unwind_Resume>:
 8007290:	b570      	push	{r4, r5, r6, lr}
 8007292:	68c6      	ldr	r6, [r0, #12]
 8007294:	6943      	ldr	r3, [r0, #20]
 8007296:	640b      	str	r3, [r1, #64]	@ 0x40
 8007298:	b9ae      	cbnz	r6, 80072c6 <__gnu_Unwind_Resume+0x36>
 800729a:	6903      	ldr	r3, [r0, #16]
 800729c:	460a      	mov	r2, r1
 800729e:	4604      	mov	r4, r0
 80072a0:	460d      	mov	r5, r1
 80072a2:	4601      	mov	r1, r0
 80072a4:	2002      	movs	r0, #2
 80072a6:	4798      	blx	r3
 80072a8:	2807      	cmp	r0, #7
 80072aa:	d005      	beq.n	80072b8 <__gnu_Unwind_Resume+0x28>
 80072ac:	2808      	cmp	r0, #8
 80072ae:	d10f      	bne.n	80072d0 <__gnu_Unwind_Resume+0x40>
 80072b0:	4629      	mov	r1, r5
 80072b2:	4620      	mov	r0, r4
 80072b4:	f7ff ff26 	bl	8007104 <unwind_phase2>
 80072b8:	4630      	mov	r0, r6
 80072ba:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 80072bc:	f7ff ff20 	bl	8007100 <_Unwind_DebugHook>
 80072c0:	1d28      	adds	r0, r5, #4
 80072c2:	f000 fb49 	bl	8007958 <__restore_core_regs>
 80072c6:	2201      	movs	r2, #1
 80072c8:	f7ff ff3a 	bl	8007140 <unwind_phase2_forced>
 80072cc:	f01b fbf4 	bl	8022ab8 <abort>
 80072d0:	f01b fbf2 	bl	8022ab8 <abort>

080072d4 <__gnu_Unwind_Resume_or_Rethrow>:
 80072d4:	68c2      	ldr	r2, [r0, #12]
 80072d6:	b11a      	cbz	r2, 80072e0 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 80072d8:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 80072da:	640a      	str	r2, [r1, #64]	@ 0x40
 80072dc:	2200      	movs	r2, #0
 80072de:	e72f      	b.n	8007140 <unwind_phase2_forced>
 80072e0:	e79a      	b.n	8007218 <__gnu_Unwind_RaiseException>
 80072e2:	bf00      	nop

080072e4 <_Unwind_Complete>:
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop

080072e8 <_Unwind_DeleteException>:
 80072e8:	6883      	ldr	r3, [r0, #8]
 80072ea:	4601      	mov	r1, r0
 80072ec:	b10b      	cbz	r3, 80072f2 <_Unwind_DeleteException+0xa>
 80072ee:	2001      	movs	r0, #1
 80072f0:	4718      	bx	r3
 80072f2:	4770      	bx	lr

080072f4 <_Unwind_VRS_Get>:
 80072f4:	2901      	cmp	r1, #1
 80072f6:	d010      	beq.n	800731a <_Unwind_VRS_Get+0x26>
 80072f8:	d809      	bhi.n	800730e <_Unwind_VRS_Get+0x1a>
 80072fa:	b983      	cbnz	r3, 800731e <_Unwind_VRS_Get+0x2a>
 80072fc:	2a0f      	cmp	r2, #15
 80072fe:	d80e      	bhi.n	800731e <_Unwind_VRS_Get+0x2a>
 8007300:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007304:	4618      	mov	r0, r3
 8007306:	6853      	ldr	r3, [r2, #4]
 8007308:	9a00      	ldr	r2, [sp, #0]
 800730a:	6013      	str	r3, [r2, #0]
 800730c:	4770      	bx	lr
 800730e:	3903      	subs	r1, #3
 8007310:	2901      	cmp	r1, #1
 8007312:	bf8c      	ite	hi
 8007314:	2002      	movhi	r0, #2
 8007316:	2001      	movls	r0, #1
 8007318:	4770      	bx	lr
 800731a:	4608      	mov	r0, r1
 800731c:	4770      	bx	lr
 800731e:	2002      	movs	r0, #2
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop

08007324 <_Unwind_GetGR>:
 8007324:	b500      	push	{lr}
 8007326:	b085      	sub	sp, #20
 8007328:	460a      	mov	r2, r1
 800732a:	2300      	movs	r3, #0
 800732c:	a903      	add	r1, sp, #12
 800732e:	9100      	str	r1, [sp, #0]
 8007330:	4619      	mov	r1, r3
 8007332:	f7ff ffdf 	bl	80072f4 <_Unwind_VRS_Get>
 8007336:	9803      	ldr	r0, [sp, #12]
 8007338:	b005      	add	sp, #20
 800733a:	f85d fb04 	ldr.w	pc, [sp], #4
 800733e:	bf00      	nop

08007340 <_Unwind_VRS_Set>:
 8007340:	2901      	cmp	r1, #1
 8007342:	d010      	beq.n	8007366 <_Unwind_VRS_Set+0x26>
 8007344:	d809      	bhi.n	800735a <_Unwind_VRS_Set+0x1a>
 8007346:	b983      	cbnz	r3, 800736a <_Unwind_VRS_Set+0x2a>
 8007348:	2a0f      	cmp	r2, #15
 800734a:	d80e      	bhi.n	800736a <_Unwind_VRS_Set+0x2a>
 800734c:	9900      	ldr	r1, [sp, #0]
 800734e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007352:	6809      	ldr	r1, [r1, #0]
 8007354:	6051      	str	r1, [r2, #4]
 8007356:	4618      	mov	r0, r3
 8007358:	4770      	bx	lr
 800735a:	3903      	subs	r1, #3
 800735c:	2901      	cmp	r1, #1
 800735e:	bf8c      	ite	hi
 8007360:	2002      	movhi	r0, #2
 8007362:	2001      	movls	r0, #1
 8007364:	4770      	bx	lr
 8007366:	4608      	mov	r0, r1
 8007368:	4770      	bx	lr
 800736a:	2002      	movs	r0, #2
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop

08007370 <_Unwind_SetGR>:
 8007370:	b510      	push	{r4, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	2300      	movs	r3, #0
 8007376:	ac03      	add	r4, sp, #12
 8007378:	9203      	str	r2, [sp, #12]
 800737a:	9400      	str	r4, [sp, #0]
 800737c:	460a      	mov	r2, r1
 800737e:	4619      	mov	r1, r3
 8007380:	f7ff ffde 	bl	8007340 <_Unwind_VRS_Set>
 8007384:	b004      	add	sp, #16
 8007386:	bd10      	pop	{r4, pc}

08007388 <__gnu_Unwind_Backtrace>:
 8007388:	b570      	push	{r4, r5, r6, lr}
 800738a:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800738c:	6413      	str	r3, [r2, #64]	@ 0x40
 800738e:	f102 0c04 	add.w	ip, r2, #4
 8007392:	4605      	mov	r5, r0
 8007394:	460c      	mov	r4, r1
 8007396:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800739a:	f5ad 7d0e 	sub.w	sp, sp, #568	@ 0x238
 800739e:	f10d 0e5c 	add.w	lr, sp, #92	@ 0x5c
 80073a2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80073a6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80073aa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80073ae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80073b2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80073b6:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80073ba:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80073be:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 80073c2:	9616      	str	r6, [sp, #88]	@ 0x58
 80073c4:	e010      	b.n	80073e8 <__gnu_Unwind_Backtrace+0x60>
 80073c6:	f7ff ffd3 	bl	8007370 <_Unwind_SetGR>
 80073ca:	4621      	mov	r1, r4
 80073cc:	a816      	add	r0, sp, #88	@ 0x58
 80073ce:	47a8      	blx	r5
 80073d0:	4603      	mov	r3, r0
 80073d2:	aa16      	add	r2, sp, #88	@ 0x58
 80073d4:	4669      	mov	r1, sp
 80073d6:	2008      	movs	r0, #8
 80073d8:	b983      	cbnz	r3, 80073fc <__gnu_Unwind_Backtrace+0x74>
 80073da:	9b04      	ldr	r3, [sp, #16]
 80073dc:	4798      	blx	r3
 80073de:	2805      	cmp	r0, #5
 80073e0:	4606      	mov	r6, r0
 80073e2:	d00c      	beq.n	80073fe <__gnu_Unwind_Backtrace+0x76>
 80073e4:	2809      	cmp	r0, #9
 80073e6:	d009      	beq.n	80073fc <__gnu_Unwind_Backtrace+0x74>
 80073e8:	9926      	ldr	r1, [sp, #152]	@ 0x98
 80073ea:	4668      	mov	r0, sp
 80073ec:	f7ff fe0a 	bl	8007004 <get_eit_entry>
 80073f0:	4603      	mov	r3, r0
 80073f2:	466a      	mov	r2, sp
 80073f4:	210c      	movs	r1, #12
 80073f6:	a816      	add	r0, sp, #88	@ 0x58
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0e4      	beq.n	80073c6 <__gnu_Unwind_Backtrace+0x3e>
 80073fc:	2609      	movs	r6, #9
 80073fe:	a816      	add	r0, sp, #88	@ 0x58
 8007400:	f7ff fe4a 	bl	8007098 <restore_non_core_regs>
 8007404:	4630      	mov	r0, r6
 8007406:	f50d 7d0e 	add.w	sp, sp, #568	@ 0x238
 800740a:	bd70      	pop	{r4, r5, r6, pc}

0800740c <__gnu_unwind_pr_common>:
 800740c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007410:	4693      	mov	fp, r2
 8007412:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8007414:	b089      	sub	sp, #36	@ 0x24
 8007416:	460d      	mov	r5, r1
 8007418:	f852 1b04 	ldr.w	r1, [r2], #4
 800741c:	9206      	str	r2, [sp, #24]
 800741e:	f000 0c03 	and.w	ip, r0, #3
 8007422:	2b00      	cmp	r3, #0
 8007424:	d079      	beq.n	800751a <__gnu_unwind_pr_common+0x10e>
 8007426:	0c0c      	lsrs	r4, r1, #16
 8007428:	f88d 401d 	strb.w	r4, [sp, #29]
 800742c:	0409      	lsls	r1, r1, #16
 800742e:	b2e4      	uxtb	r4, r4
 8007430:	9105      	str	r1, [sp, #20]
 8007432:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8007436:	2102      	movs	r1, #2
 8007438:	6d2f      	ldr	r7, [r5, #80]	@ 0x50
 800743a:	f88d 101c 	strb.w	r1, [sp, #28]
 800743e:	f1bc 0f02 	cmp.w	ip, #2
 8007442:	bf08      	it	eq
 8007444:	6baa      	ldreq	r2, [r5, #56]	@ 0x38
 8007446:	f017 0701 	ands.w	r7, r7, #1
 800744a:	d00c      	beq.n	8007466 <__gnu_unwind_pr_common+0x5a>
 800744c:	a905      	add	r1, sp, #20
 800744e:	4658      	mov	r0, fp
 8007450:	f000 fb84 	bl	8007b5c <__gnu_unwind_execute>
 8007454:	b918      	cbnz	r0, 800745e <__gnu_unwind_pr_common+0x52>
 8007456:	2008      	movs	r0, #8
 8007458:	b009      	add	sp, #36	@ 0x24
 800745a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800745e:	2009      	movs	r0, #9
 8007460:	b009      	add	sp, #36	@ 0x24
 8007462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007466:	6816      	ldr	r6, [r2, #0]
 8007468:	2e00      	cmp	r6, #0
 800746a:	d0ef      	beq.n	800744c <__gnu_unwind_pr_common+0x40>
 800746c:	f000 0108 	and.w	r1, r0, #8
 8007470:	9101      	str	r1, [sp, #4]
 8007472:	46b2      	mov	sl, r6
 8007474:	9702      	str	r7, [sp, #8]
 8007476:	4664      	mov	r4, ip
 8007478:	4699      	mov	r9, r3
 800747a:	f1b9 0f02 	cmp.w	r9, #2
 800747e:	d048      	beq.n	8007512 <__gnu_unwind_pr_common+0x106>
 8007480:	f8b2 a000 	ldrh.w	sl, [r2]
 8007484:	8856      	ldrh	r6, [r2, #2]
 8007486:	f102 0804 	add.w	r8, r2, #4
 800748a:	6caa      	ldr	r2, [r5, #72]	@ 0x48
 800748c:	f026 0301 	bic.w	r3, r6, #1
 8007490:	210f      	movs	r1, #15
 8007492:	4658      	mov	r0, fp
 8007494:	189f      	adds	r7, r3, r2
 8007496:	f7ff ff45 	bl	8007324 <_Unwind_GetGR>
 800749a:	4287      	cmp	r7, r0
 800749c:	d837      	bhi.n	800750e <__gnu_unwind_pr_common+0x102>
 800749e:	f02a 0201 	bic.w	r2, sl, #1
 80074a2:	443a      	add	r2, r7
 80074a4:	4282      	cmp	r2, r0
 80074a6:	bf94      	ite	ls
 80074a8:	2200      	movls	r2, #0
 80074aa:	2201      	movhi	r2, #1
 80074ac:	0073      	lsls	r3, r6, #1
 80074ae:	f003 0302 	and.w	r3, r3, #2
 80074b2:	f00a 0a01 	and.w	sl, sl, #1
 80074b6:	ea43 030a 	orr.w	r3, r3, sl
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d047      	beq.n	800754e <__gnu_unwind_pr_common+0x142>
 80074be:	2b02      	cmp	r3, #2
 80074c0:	d031      	beq.n	8007526 <__gnu_unwind_pr_common+0x11a>
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d1cb      	bne.n	800745e <__gnu_unwind_pr_common+0x52>
 80074c6:	b114      	cbz	r4, 80074ce <__gnu_unwind_pr_common+0xc2>
 80074c8:	2a00      	cmp	r2, #0
 80074ca:	f040 80c9 	bne.w	8007660 <__gnu_unwind_pr_common+0x254>
 80074ce:	f108 0204 	add.w	r2, r8, #4
 80074d2:	f8d2 a000 	ldr.w	sl, [r2]
 80074d6:	f1ba 0f00 	cmp.w	sl, #0
 80074da:	d1ce      	bne.n	800747a <__gnu_unwind_pr_common+0x6e>
 80074dc:	a905      	add	r1, sp, #20
 80074de:	4658      	mov	r0, fp
 80074e0:	9f02      	ldr	r7, [sp, #8]
 80074e2:	f000 fb3b 	bl	8007b5c <__gnu_unwind_execute>
 80074e6:	2800      	cmp	r0, #0
 80074e8:	d1b9      	bne.n	800745e <__gnu_unwind_pr_common+0x52>
 80074ea:	2f00      	cmp	r7, #0
 80074ec:	d0b3      	beq.n	8007456 <__gnu_unwind_pr_common+0x4a>
 80074ee:	210f      	movs	r1, #15
 80074f0:	4658      	mov	r0, fp
 80074f2:	f7ff ff17 	bl	8007324 <_Unwind_GetGR>
 80074f6:	210e      	movs	r1, #14
 80074f8:	4602      	mov	r2, r0
 80074fa:	4658      	mov	r0, fp
 80074fc:	f7ff ff38 	bl	8007370 <_Unwind_SetGR>
 8007500:	4a67      	ldr	r2, [pc, #412]	@ (80076a0 <__gnu_unwind_pr_common+0x294>)
 8007502:	210f      	movs	r1, #15
 8007504:	4658      	mov	r0, fp
 8007506:	f7ff ff33 	bl	8007370 <_Unwind_SetGR>
 800750a:	2007      	movs	r0, #7
 800750c:	e7a8      	b.n	8007460 <__gnu_unwind_pr_common+0x54>
 800750e:	2200      	movs	r2, #0
 8007510:	e7cc      	b.n	80074ac <__gnu_unwind_pr_common+0xa0>
 8007512:	6856      	ldr	r6, [r2, #4]
 8007514:	f102 0808 	add.w	r8, r2, #8
 8007518:	e7b7      	b.n	800748a <__gnu_unwind_pr_common+0x7e>
 800751a:	0209      	lsls	r1, r1, #8
 800751c:	9105      	str	r1, [sp, #20]
 800751e:	f88d 301d 	strb.w	r3, [sp, #29]
 8007522:	2103      	movs	r1, #3
 8007524:	e788      	b.n	8007438 <__gnu_unwind_pr_common+0x2c>
 8007526:	f8d8 6000 	ldr.w	r6, [r8]
 800752a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800752e:	2c00      	cmp	r4, #0
 8007530:	d144      	bne.n	80075bc <__gnu_unwind_pr_common+0x1b0>
 8007532:	b122      	cbz	r2, 800753e <__gnu_unwind_pr_common+0x132>
 8007534:	9a01      	ldr	r2, [sp, #4]
 8007536:	2a00      	cmp	r2, #0
 8007538:	d05a      	beq.n	80075f0 <__gnu_unwind_pr_common+0x1e4>
 800753a:	2b00      	cmp	r3, #0
 800753c:	d058      	beq.n	80075f0 <__gnu_unwind_pr_common+0x1e4>
 800753e:	2e00      	cmp	r6, #0
 8007540:	da01      	bge.n	8007546 <__gnu_unwind_pr_common+0x13a>
 8007542:	f108 0804 	add.w	r8, r8, #4
 8007546:	3301      	adds	r3, #1
 8007548:	eb08 0283 	add.w	r2, r8, r3, lsl #2
 800754c:	e7c1      	b.n	80074d2 <__gnu_unwind_pr_common+0xc6>
 800754e:	b9ec      	cbnz	r4, 800758c <__gnu_unwind_pr_common+0x180>
 8007550:	b1ca      	cbz	r2, 8007586 <__gnu_unwind_pr_common+0x17a>
 8007552:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007556:	f8d8 2000 	ldr.w	r2, [r8]
 800755a:	1c99      	adds	r1, r3, #2
 800755c:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8007560:	f43f af7d 	beq.w	800745e <__gnu_unwind_pr_common+0x52>
 8007564:	f105 0158 	add.w	r1, r5, #88	@ 0x58
 8007568:	3301      	adds	r3, #1
 800756a:	9104      	str	r1, [sp, #16]
 800756c:	f000 808b 	beq.w	8007686 <__gnu_unwind_pr_common+0x27a>
 8007570:	f108 0004 	add.w	r0, r8, #4
 8007574:	f7ff fdbe 	bl	80070f4 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8007578:	ab04      	add	r3, sp, #16
 800757a:	4601      	mov	r1, r0
 800757c:	4628      	mov	r0, r5
 800757e:	f01a f957 	bl	8021830 <__cxa_type_match>
 8007582:	2800      	cmp	r0, #0
 8007584:	d157      	bne.n	8007636 <__gnu_unwind_pr_common+0x22a>
 8007586:	f108 0208 	add.w	r2, r8, #8
 800758a:	e7a2      	b.n	80074d2 <__gnu_unwind_pr_common+0xc6>
 800758c:	210d      	movs	r1, #13
 800758e:	4658      	mov	r0, fp
 8007590:	f7ff fec8 	bl	8007324 <_Unwind_GetGR>
 8007594:	6a2b      	ldr	r3, [r5, #32]
 8007596:	4283      	cmp	r3, r0
 8007598:	d1f5      	bne.n	8007586 <__gnu_unwind_pr_common+0x17a>
 800759a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800759c:	4598      	cmp	r8, r3
 800759e:	d1f2      	bne.n	8007586 <__gnu_unwind_pr_common+0x17a>
 80075a0:	4640      	mov	r0, r8
 80075a2:	f7ff fcdf 	bl	8006f64 <selfrel_offset31>
 80075a6:	210f      	movs	r1, #15
 80075a8:	4602      	mov	r2, r0
 80075aa:	4658      	mov	r0, fp
 80075ac:	f7ff fee0 	bl	8007370 <_Unwind_SetGR>
 80075b0:	462a      	mov	r2, r5
 80075b2:	2100      	movs	r1, #0
 80075b4:	4658      	mov	r0, fp
 80075b6:	f7ff fedb 	bl	8007370 <_Unwind_SetGR>
 80075ba:	e7a6      	b.n	800750a <__gnu_unwind_pr_common+0xfe>
 80075bc:	210d      	movs	r1, #13
 80075be:	4658      	mov	r0, fp
 80075c0:	9303      	str	r3, [sp, #12]
 80075c2:	f7ff feaf 	bl	8007324 <_Unwind_GetGR>
 80075c6:	6a2a      	ldr	r2, [r5, #32]
 80075c8:	9b03      	ldr	r3, [sp, #12]
 80075ca:	4282      	cmp	r2, r0
 80075cc:	d1b7      	bne.n	800753e <__gnu_unwind_pr_common+0x132>
 80075ce:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 80075d0:	4590      	cmp	r8, r2
 80075d2:	d1b4      	bne.n	800753e <__gnu_unwind_pr_common+0x132>
 80075d4:	2700      	movs	r7, #0
 80075d6:	2204      	movs	r2, #4
 80075d8:	e9c5 720b 	strd	r7, r2, [r5, #44]	@ 0x2c
 80075dc:	4442      	add	r2, r8
 80075de:	62ab      	str	r3, [r5, #40]	@ 0x28
 80075e0:	636a      	str	r2, [r5, #52]	@ 0x34
 80075e2:	f8d8 2000 	ldr.w	r2, [r8]
 80075e6:	42ba      	cmp	r2, r7
 80075e8:	db55      	blt.n	8007696 <__gnu_unwind_pr_common+0x28a>
 80075ea:	2201      	movs	r2, #1
 80075ec:	9202      	str	r2, [sp, #8]
 80075ee:	e7aa      	b.n	8007546 <__gnu_unwind_pr_common+0x13a>
 80075f0:	9403      	str	r4, [sp, #12]
 80075f2:	f108 0a04 	add.w	sl, r8, #4
 80075f6:	2600      	movs	r6, #0
 80075f8:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 80075fc:	461c      	mov	r4, r3
 80075fe:	e00d      	b.n	800761c <__gnu_unwind_pr_common+0x210>
 8007600:	4650      	mov	r0, sl
 8007602:	9704      	str	r7, [sp, #16]
 8007604:	f7ff fd76 	bl	80070f4 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8007608:	2200      	movs	r2, #0
 800760a:	4601      	mov	r1, r0
 800760c:	ab04      	add	r3, sp, #16
 800760e:	4628      	mov	r0, r5
 8007610:	3601      	adds	r6, #1
 8007612:	f10a 0a04 	add.w	sl, sl, #4
 8007616:	f01a f90b 	bl	8021830 <__cxa_type_match>
 800761a:	b9e0      	cbnz	r0, 8007656 <__gnu_unwind_pr_common+0x24a>
 800761c:	42a6      	cmp	r6, r4
 800761e:	d1ef      	bne.n	8007600 <__gnu_unwind_pr_common+0x1f4>
 8007620:	210d      	movs	r1, #13
 8007622:	4658      	mov	r0, fp
 8007624:	f7ff fe7e 	bl	8007324 <_Unwind_GetGR>
 8007628:	9b04      	ldr	r3, [sp, #16]
 800762a:	f8c5 8028 	str.w	r8, [r5, #40]	@ 0x28
 800762e:	e9c5 0308 	strd	r0, r3, [r5, #32]
 8007632:	2006      	movs	r0, #6
 8007634:	e714      	b.n	8007460 <__gnu_unwind_pr_common+0x54>
 8007636:	4604      	mov	r4, r0
 8007638:	210d      	movs	r1, #13
 800763a:	4658      	mov	r0, fp
 800763c:	f7ff fe72 	bl	8007324 <_Unwind_GetGR>
 8007640:	9e04      	ldr	r6, [sp, #16]
 8007642:	6228      	str	r0, [r5, #32]
 8007644:	2c02      	cmp	r4, #2
 8007646:	bf04      	itt	eq
 8007648:	62ee      	streq	r6, [r5, #44]	@ 0x2c
 800764a:	f105 062c 	addeq.w	r6, r5, #44	@ 0x2c
 800764e:	e9c5 6809 	strd	r6, r8, [r5, #36]	@ 0x24
 8007652:	2006      	movs	r0, #6
 8007654:	e704      	b.n	8007460 <__gnu_unwind_pr_common+0x54>
 8007656:	4623      	mov	r3, r4
 8007658:	f8d8 6000 	ldr.w	r6, [r8]
 800765c:	9c03      	ldr	r4, [sp, #12]
 800765e:	e76e      	b.n	800753e <__gnu_unwind_pr_common+0x132>
 8007660:	4640      	mov	r0, r8
 8007662:	f7ff fc7f 	bl	8006f64 <selfrel_offset31>
 8007666:	f108 0204 	add.w	r2, r8, #4
 800766a:	4604      	mov	r4, r0
 800766c:	63aa      	str	r2, [r5, #56]	@ 0x38
 800766e:	4628      	mov	r0, r5
 8007670:	f01a f932 	bl	80218d8 <__cxa_begin_cleanup>
 8007674:	2800      	cmp	r0, #0
 8007676:	f43f aef2 	beq.w	800745e <__gnu_unwind_pr_common+0x52>
 800767a:	4622      	mov	r2, r4
 800767c:	210f      	movs	r1, #15
 800767e:	4658      	mov	r0, fp
 8007680:	f7ff fe76 	bl	8007370 <_Unwind_SetGR>
 8007684:	e741      	b.n	800750a <__gnu_unwind_pr_common+0xfe>
 8007686:	460c      	mov	r4, r1
 8007688:	4658      	mov	r0, fp
 800768a:	210d      	movs	r1, #13
 800768c:	f7ff fe4a 	bl	8007324 <_Unwind_GetGR>
 8007690:	4626      	mov	r6, r4
 8007692:	6228      	str	r0, [r5, #32]
 8007694:	e7db      	b.n	800764e <__gnu_unwind_pr_common+0x242>
 8007696:	1c58      	adds	r0, r3, #1
 8007698:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 800769c:	e781      	b.n	80075a2 <__gnu_unwind_pr_common+0x196>
 800769e:	bf00      	nop
 80076a0:	08022141 	.word	0x08022141

080076a4 <__aeabi_unwind_cpp_pr0>:
 80076a4:	2300      	movs	r3, #0
 80076a6:	e6b1      	b.n	800740c <__gnu_unwind_pr_common>

080076a8 <__aeabi_unwind_cpp_pr1>:
 80076a8:	2301      	movs	r3, #1
 80076aa:	e6af      	b.n	800740c <__gnu_unwind_pr_common>

080076ac <__aeabi_unwind_cpp_pr2>:
 80076ac:	2302      	movs	r3, #2
 80076ae:	e6ad      	b.n	800740c <__gnu_unwind_pr_common>

080076b0 <_Unwind_VRS_Pop>:
 80076b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80076b4:	4606      	mov	r6, r0
 80076b6:	b0c3      	sub	sp, #268	@ 0x10c
 80076b8:	4615      	mov	r5, r2
 80076ba:	461c      	mov	r4, r3
 80076bc:	2904      	cmp	r1, #4
 80076be:	f200 80d1 	bhi.w	8007864 <_Unwind_VRS_Pop+0x1b4>
 80076c2:	e8df f001 	tbb	[pc, r1]
 80076c6:	51ac      	.short	0x51ac
 80076c8:	2acf      	.short	0x2acf
 80076ca:	03          	.byte	0x03
 80076cb:	00          	.byte	0x00
 80076cc:	2c00      	cmp	r4, #0
 80076ce:	f040 80c9 	bne.w	8007864 <_Unwind_VRS_Pop+0x1b4>
 80076d2:	2a10      	cmp	r2, #16
 80076d4:	f200 80c6 	bhi.w	8007864 <_Unwind_VRS_Pop+0x1b4>
 80076d8:	6803      	ldr	r3, [r0, #0]
 80076da:	06dc      	lsls	r4, r3, #27
 80076dc:	f100 80e7 	bmi.w	80078ae <_Unwind_VRS_Pop+0x1fe>
 80076e0:	af20      	add	r7, sp, #128	@ 0x80
 80076e2:	4638      	mov	r0, r7
 80076e4:	f000 f9aa 	bl	8007a3c <__gnu_Unwind_Save_WMMXC>
 80076e8:	6bb4      	ldr	r4, [r6, #56]	@ 0x38
 80076ea:	4639      	mov	r1, r7
 80076ec:	2300      	movs	r3, #0
 80076ee:	f04f 0c01 	mov.w	ip, #1
 80076f2:	fa0c f203 	lsl.w	r2, ip, r3
 80076f6:	422a      	tst	r2, r5
 80076f8:	4620      	mov	r0, r4
 80076fa:	f103 0301 	add.w	r3, r3, #1
 80076fe:	d003      	beq.n	8007708 <_Unwind_VRS_Pop+0x58>
 8007700:	f850 2b04 	ldr.w	r2, [r0], #4
 8007704:	600a      	str	r2, [r1, #0]
 8007706:	4604      	mov	r4, r0
 8007708:	2b04      	cmp	r3, #4
 800770a:	f101 0104 	add.w	r1, r1, #4
 800770e:	d1f0      	bne.n	80076f2 <_Unwind_VRS_Pop+0x42>
 8007710:	63b4      	str	r4, [r6, #56]	@ 0x38
 8007712:	4638      	mov	r0, r7
 8007714:	f000 f988 	bl	8007a28 <__gnu_Unwind_Restore_WMMXC>
 8007718:	e099      	b.n	800784e <_Unwind_VRS_Pop+0x19e>
 800771a:	2c03      	cmp	r4, #3
 800771c:	f040 80a2 	bne.w	8007864 <_Unwind_VRS_Pop+0x1b4>
 8007720:	b294      	uxth	r4, r2
 8007722:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 8007726:	2b10      	cmp	r3, #16
 8007728:	ea4f 4512 	mov.w	r5, r2, lsr #16
 800772c:	f200 809a 	bhi.w	8007864 <_Unwind_VRS_Pop+0x1b4>
 8007730:	6803      	ldr	r3, [r0, #0]
 8007732:	071f      	lsls	r7, r3, #28
 8007734:	f100 80c3 	bmi.w	80078be <_Unwind_VRS_Pop+0x20e>
 8007738:	af20      	add	r7, sp, #128	@ 0x80
 800773a:	4638      	mov	r0, r7
 800773c:	f000 f952 	bl	80079e4 <__gnu_Unwind_Save_WMMXD>
 8007740:	6bb2      	ldr	r2, [r6, #56]	@ 0x38
 8007742:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 8007746:	b154      	cbz	r4, 800775e <_Unwind_VRS_Pop+0xae>
 8007748:	460b      	mov	r3, r1
 800774a:	1ad0      	subs	r0, r2, r3
 800774c:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8007750:	00e4      	lsls	r4, r4, #3
 8007752:	581d      	ldr	r5, [r3, r0]
 8007754:	f843 5b04 	str.w	r5, [r3], #4
 8007758:	428b      	cmp	r3, r1
 800775a:	d1fa      	bne.n	8007752 <_Unwind_VRS_Pop+0xa2>
 800775c:	4422      	add	r2, r4
 800775e:	63b2      	str	r2, [r6, #56]	@ 0x38
 8007760:	4638      	mov	r0, r7
 8007762:	f000 f91d 	bl	80079a0 <__gnu_Unwind_Restore_WMMXD>
 8007766:	e072      	b.n	800784e <_Unwind_VRS_Pop+0x19e>
 8007768:	2c01      	cmp	r4, #1
 800776a:	ea4f 4812 	mov.w	r8, r2, lsr #16
 800776e:	b295      	uxth	r5, r2
 8007770:	d071      	beq.n	8007856 <_Unwind_VRS_Pop+0x1a6>
 8007772:	2c05      	cmp	r4, #5
 8007774:	d176      	bne.n	8007864 <_Unwind_VRS_Pop+0x1b4>
 8007776:	eb08 0905 	add.w	r9, r8, r5
 800777a:	f1b9 0f20 	cmp.w	r9, #32
 800777e:	d871      	bhi.n	8007864 <_Unwind_VRS_Pop+0x1b4>
 8007780:	f1b8 0f0f 	cmp.w	r8, #15
 8007784:	d872      	bhi.n	800786c <_Unwind_VRS_Pop+0x1bc>
 8007786:	f1b9 0f10 	cmp.w	r9, #16
 800778a:	6803      	ldr	r3, [r0, #0]
 800778c:	f200 809f 	bhi.w	80078ce <_Unwind_VRS_Pop+0x21e>
 8007790:	07d9      	lsls	r1, r3, #31
 8007792:	d508      	bpl.n	80077a6 <_Unwind_VRS_Pop+0xf6>
 8007794:	f023 0301 	bic.w	r3, r3, #1
 8007798:	4630      	mov	r0, r6
 800779a:	f043 0302 	orr.w	r3, r3, #2
 800779e:	f840 3b48 	str.w	r3, [r0], #72
 80077a2:	f000 f8f1 	bl	8007988 <__gnu_Unwind_Save_VFP_D>
 80077a6:	af20      	add	r7, sp, #128	@ 0x80
 80077a8:	4638      	mov	r0, r7
 80077aa:	f000 f8ed 	bl	8007988 <__gnu_Unwind_Save_VFP_D>
 80077ae:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 80077b0:	2d00      	cmp	r5, #0
 80077b2:	f000 80b9 	beq.w	8007928 <_Unwind_VRS_Pop+0x278>
 80077b6:	006d      	lsls	r5, r5, #1
 80077b8:	1e6a      	subs	r2, r5, #1
 80077ba:	eb07 01c8 	add.w	r1, r7, r8, lsl #3
 80077be:	2500      	movs	r5, #0
 80077c0:	3201      	adds	r2, #1
 80077c2:	3904      	subs	r1, #4
 80077c4:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 80077c8:	f853 0b04 	ldr.w	r0, [r3], #4
 80077cc:	f841 0f04 	str.w	r0, [r1, #4]!
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d1f9      	bne.n	80077c8 <_Unwind_VRS_Pop+0x118>
 80077d4:	2d00      	cmp	r5, #0
 80077d6:	f000 80a1 	beq.w	800791c <_Unwind_VRS_Pop+0x26c>
 80077da:	4641      	mov	r1, r8
 80077dc:	2910      	cmp	r1, #16
 80077de:	bf38      	it	cc
 80077e0:	2110      	movcc	r1, #16
 80077e2:	006b      	lsls	r3, r5, #1
 80077e4:	3910      	subs	r1, #16
 80077e6:	466f      	mov	r7, sp
 80077e8:	3b01      	subs	r3, #1
 80077ea:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 80077ee:	3301      	adds	r3, #1
 80077f0:	3904      	subs	r1, #4
 80077f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80077f6:	f852 0b04 	ldr.w	r0, [r2], #4
 80077fa:	f841 0f04 	str.w	r0, [r1, #4]!
 80077fe:	429a      	cmp	r2, r3
 8007800:	d1f9      	bne.n	80077f6 <_Unwind_VRS_Pop+0x146>
 8007802:	2c01      	cmp	r4, #1
 8007804:	f000 8088 	beq.w	8007918 <_Unwind_VRS_Pop+0x268>
 8007808:	f1b8 0f0f 	cmp.w	r8, #15
 800780c:	63b2      	str	r2, [r6, #56]	@ 0x38
 800780e:	d802      	bhi.n	8007816 <_Unwind_VRS_Pop+0x166>
 8007810:	a820      	add	r0, sp, #128	@ 0x80
 8007812:	f000 f8b5 	bl	8007980 <__gnu_Unwind_Restore_VFP_D>
 8007816:	4638      	mov	r0, r7
 8007818:	f000 f8ba 	bl	8007990 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 800781c:	e017      	b.n	800784e <_Unwind_VRS_Pop+0x19e>
 800781e:	bb0c      	cbnz	r4, 8007864 <_Unwind_VRS_Pop+0x1b4>
 8007820:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8007822:	4623      	mov	r3, r4
 8007824:	fa1f fc82 	uxth.w	ip, r2
 8007828:	2401      	movs	r4, #1
 800782a:	1d37      	adds	r7, r6, #4
 800782c:	fa04 f103 	lsl.w	r1, r4, r3
 8007830:	ea11 0f0c 	tst.w	r1, ip
 8007834:	4602      	mov	r2, r0
 8007836:	d004      	beq.n	8007842 <_Unwind_VRS_Pop+0x192>
 8007838:	f852 1b04 	ldr.w	r1, [r2], #4
 800783c:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
 8007840:	4610      	mov	r0, r2
 8007842:	3301      	adds	r3, #1
 8007844:	2b10      	cmp	r3, #16
 8007846:	d1f1      	bne.n	800782c <_Unwind_VRS_Pop+0x17c>
 8007848:	04ac      	lsls	r4, r5, #18
 800784a:	d400      	bmi.n	800784e <_Unwind_VRS_Pop+0x19e>
 800784c:	63b0      	str	r0, [r6, #56]	@ 0x38
 800784e:	2000      	movs	r0, #0
 8007850:	b043      	add	sp, #268	@ 0x10c
 8007852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007856:	eb08 0305 	add.w	r3, r8, r5
 800785a:	2b10      	cmp	r3, #16
 800785c:	d802      	bhi.n	8007864 <_Unwind_VRS_Pop+0x1b4>
 800785e:	f1b8 0f10 	cmp.w	r8, #16
 8007862:	d114      	bne.n	800788e <_Unwind_VRS_Pop+0x1de>
 8007864:	2002      	movs	r0, #2
 8007866:	b043      	add	sp, #268	@ 0x10c
 8007868:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800786c:	2d00      	cmp	r5, #0
 800786e:	d0ee      	beq.n	800784e <_Unwind_VRS_Pop+0x19e>
 8007870:	6803      	ldr	r3, [r0, #0]
 8007872:	075a      	lsls	r2, r3, #29
 8007874:	d45c      	bmi.n	8007930 <_Unwind_VRS_Pop+0x280>
 8007876:	466f      	mov	r7, sp
 8007878:	4638      	mov	r0, r7
 800787a:	f000 f88d 	bl	8007998 <__gnu_Unwind_Save_VFP_D_16_to_31>
 800787e:	6bb2      	ldr	r2, [r6, #56]	@ 0x38
 8007880:	006b      	lsls	r3, r5, #1
 8007882:	f1a8 0110 	sub.w	r1, r8, #16
 8007886:	3b01      	subs	r3, #1
 8007888:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800788c:	e7af      	b.n	80077ee <_Unwind_VRS_Pop+0x13e>
 800788e:	6803      	ldr	r3, [r0, #0]
 8007890:	07da      	lsls	r2, r3, #31
 8007892:	d459      	bmi.n	8007948 <_Unwind_VRS_Pop+0x298>
 8007894:	af20      	add	r7, sp, #128	@ 0x80
 8007896:	4638      	mov	r0, r7
 8007898:	f000 f86e 	bl	8007978 <__gnu_Unwind_Save_VFP>
 800789c:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 800789e:	2d00      	cmp	r5, #0
 80078a0:	d189      	bne.n	80077b6 <_Unwind_VRS_Pop+0x106>
 80078a2:	3304      	adds	r3, #4
 80078a4:	63b3      	str	r3, [r6, #56]	@ 0x38
 80078a6:	4638      	mov	r0, r7
 80078a8:	f000 f862 	bl	8007970 <__gnu_Unwind_Restore_VFP>
 80078ac:	e7cf      	b.n	800784e <_Unwind_VRS_Pop+0x19e>
 80078ae:	f023 0310 	bic.w	r3, r3, #16
 80078b2:	6003      	str	r3, [r0, #0]
 80078b4:	f500 70e8 	add.w	r0, r0, #464	@ 0x1d0
 80078b8:	f000 f8c0 	bl	8007a3c <__gnu_Unwind_Save_WMMXC>
 80078bc:	e710      	b.n	80076e0 <_Unwind_VRS_Pop+0x30>
 80078be:	f023 0308 	bic.w	r3, r3, #8
 80078c2:	6003      	str	r3, [r0, #0]
 80078c4:	f500 70a8 	add.w	r0, r0, #336	@ 0x150
 80078c8:	f000 f88c 	bl	80079e4 <__gnu_Unwind_Save_WMMXD>
 80078cc:	e734      	b.n	8007738 <_Unwind_VRS_Pop+0x88>
 80078ce:	07d9      	lsls	r1, r3, #31
 80078d0:	d508      	bpl.n	80078e4 <_Unwind_VRS_Pop+0x234>
 80078d2:	f023 0301 	bic.w	r3, r3, #1
 80078d6:	f043 0302 	orr.w	r3, r3, #2
 80078da:	f840 3b48 	str.w	r3, [r0], #72
 80078de:	f000 f853 	bl	8007988 <__gnu_Unwind_Save_VFP_D>
 80078e2:	6833      	ldr	r3, [r6, #0]
 80078e4:	0758      	lsls	r0, r3, #29
 80078e6:	d506      	bpl.n	80078f6 <_Unwind_VRS_Pop+0x246>
 80078e8:	4630      	mov	r0, r6
 80078ea:	f023 0304 	bic.w	r3, r3, #4
 80078ee:	f840 3bd0 	str.w	r3, [r0], #208
 80078f2:	f000 f851 	bl	8007998 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80078f6:	af20      	add	r7, sp, #128	@ 0x80
 80078f8:	4638      	mov	r0, r7
 80078fa:	f000 f845 	bl	8007988 <__gnu_Unwind_Save_VFP_D>
 80078fe:	4668      	mov	r0, sp
 8007900:	f000 f84a 	bl	8007998 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8007904:	f1c8 0210 	rsb	r2, r8, #16
 8007908:	0052      	lsls	r2, r2, #1
 800790a:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 800790c:	f1a9 0510 	sub.w	r5, r9, #16
 8007910:	3a01      	subs	r2, #1
 8007912:	eb07 01c8 	add.w	r1, r7, r8, lsl #3
 8007916:	e753      	b.n	80077c0 <_Unwind_VRS_Pop+0x110>
 8007918:	af20      	add	r7, sp, #128	@ 0x80
 800791a:	e7c2      	b.n	80078a2 <_Unwind_VRS_Pop+0x1f2>
 800791c:	2c01      	cmp	r4, #1
 800791e:	d0c0      	beq.n	80078a2 <_Unwind_VRS_Pop+0x1f2>
 8007920:	f1b8 0f0f 	cmp.w	r8, #15
 8007924:	63b3      	str	r3, [r6, #56]	@ 0x38
 8007926:	d892      	bhi.n	800784e <_Unwind_VRS_Pop+0x19e>
 8007928:	4638      	mov	r0, r7
 800792a:	f000 f829 	bl	8007980 <__gnu_Unwind_Restore_VFP_D>
 800792e:	e78e      	b.n	800784e <_Unwind_VRS_Pop+0x19e>
 8007930:	f023 0304 	bic.w	r3, r3, #4
 8007934:	f840 3bd0 	str.w	r3, [r0], #208
 8007938:	466f      	mov	r7, sp
 800793a:	f000 f82d 	bl	8007998 <__gnu_Unwind_Save_VFP_D_16_to_31>
 800793e:	4638      	mov	r0, r7
 8007940:	f000 f82a 	bl	8007998 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8007944:	6bb2      	ldr	r2, [r6, #56]	@ 0x38
 8007946:	e79b      	b.n	8007880 <_Unwind_VRS_Pop+0x1d0>
 8007948:	4630      	mov	r0, r6
 800794a:	f023 0303 	bic.w	r3, r3, #3
 800794e:	f840 3b48 	str.w	r3, [r0], #72
 8007952:	f000 f811 	bl	8007978 <__gnu_Unwind_Save_VFP>
 8007956:	e79d      	b.n	8007894 <_Unwind_VRS_Pop+0x1e4>

08007958 <__restore_core_regs>:
 8007958:	f100 0134 	add.w	r1, r0, #52	@ 0x34
 800795c:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8007960:	469c      	mov	ip, r3
 8007962:	46a6      	mov	lr, r4
 8007964:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8007968:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800796c:	46e5      	mov	sp, ip
 800796e:	bd00      	pop	{pc}

08007970 <__gnu_Unwind_Restore_VFP>:
 8007970:	ec90 0b21 	fldmiax	r0, {d0-d15}	@ Deprecated
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop

08007978 <__gnu_Unwind_Save_VFP>:
 8007978:	ec80 0b21 	fstmiax	r0, {d0-d15}	@ Deprecated
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop

08007980 <__gnu_Unwind_Restore_VFP_D>:
 8007980:	ec90 0b20 	vldmia	r0, {d0-d15}
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop

08007988 <__gnu_Unwind_Save_VFP_D>:
 8007988:	ec80 0b20 	vstmia	r0, {d0-d15}
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop

08007990 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8007990:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8007994:	4770      	bx	lr
 8007996:	bf00      	nop

08007998 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8007998:	ecc0 0b20 	vstmia	r0, {d16-d31}
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop

080079a0 <__gnu_Unwind_Restore_WMMXD>:
 80079a0:	ecf0 0102 	ldfe	f0, [r0], #8
 80079a4:	ecf0 1102 	ldfe	f1, [r0], #8
 80079a8:	ecf0 2102 	ldfe	f2, [r0], #8
 80079ac:	ecf0 3102 	ldfe	f3, [r0], #8
 80079b0:	ecf0 4102 	ldfe	f4, [r0], #8
 80079b4:	ecf0 5102 	ldfe	f5, [r0], #8
 80079b8:	ecf0 6102 	ldfe	f6, [r0], #8
 80079bc:	ecf0 7102 	ldfe	f7, [r0], #8
 80079c0:	ecf0 8102 	ldfp	f0, [r0], #8
 80079c4:	ecf0 9102 	ldfp	f1, [r0], #8
 80079c8:	ecf0 a102 	ldfp	f2, [r0], #8
 80079cc:	ecf0 b102 	ldfp	f3, [r0], #8
 80079d0:	ecf0 c102 	ldfp	f4, [r0], #8
 80079d4:	ecf0 d102 	ldfp	f5, [r0], #8
 80079d8:	ecf0 e102 	ldfp	f6, [r0], #8
 80079dc:	ecf0 f102 	ldfp	f7, [r0], #8
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop

080079e4 <__gnu_Unwind_Save_WMMXD>:
 80079e4:	ece0 0102 	stfe	f0, [r0], #8
 80079e8:	ece0 1102 	stfe	f1, [r0], #8
 80079ec:	ece0 2102 	stfe	f2, [r0], #8
 80079f0:	ece0 3102 	stfe	f3, [r0], #8
 80079f4:	ece0 4102 	stfe	f4, [r0], #8
 80079f8:	ece0 5102 	stfe	f5, [r0], #8
 80079fc:	ece0 6102 	stfe	f6, [r0], #8
 8007a00:	ece0 7102 	stfe	f7, [r0], #8
 8007a04:	ece0 8102 	stfp	f0, [r0], #8
 8007a08:	ece0 9102 	stfp	f1, [r0], #8
 8007a0c:	ece0 a102 	stfp	f2, [r0], #8
 8007a10:	ece0 b102 	stfp	f3, [r0], #8
 8007a14:	ece0 c102 	stfp	f4, [r0], #8
 8007a18:	ece0 d102 	stfp	f5, [r0], #8
 8007a1c:	ece0 e102 	stfp	f6, [r0], #8
 8007a20:	ece0 f102 	stfp	f7, [r0], #8
 8007a24:	4770      	bx	lr
 8007a26:	bf00      	nop

08007a28 <__gnu_Unwind_Restore_WMMXC>:
 8007a28:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8007a2c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8007a30:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8007a34:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop

08007a3c <__gnu_Unwind_Save_WMMXC>:
 8007a3c:	fca0 8101 	stc2	1, cr8, [r0], #4
 8007a40:	fca0 9101 	stc2	1, cr9, [r0], #4
 8007a44:	fca0 a101 	stc2	1, cr10, [r0], #4
 8007a48:	fca0 b101 	stc2	1, cr11, [r0], #4
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop

08007a50 <_Unwind_RaiseException>:
 8007a50:	46ec      	mov	ip, sp
 8007a52:	b500      	push	{lr}
 8007a54:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007a58:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007a5c:	f04f 0300 	mov.w	r3, #0
 8007a60:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007a64:	a901      	add	r1, sp, #4
 8007a66:	f7ff fbd7 	bl	8007218 <__gnu_Unwind_RaiseException>
 8007a6a:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 8007a6e:	b012      	add	sp, #72	@ 0x48
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop

08007a74 <_Unwind_Resume>:
 8007a74:	46ec      	mov	ip, sp
 8007a76:	b500      	push	{lr}
 8007a78:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007a7c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007a80:	f04f 0300 	mov.w	r3, #0
 8007a84:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007a88:	a901      	add	r1, sp, #4
 8007a8a:	f7ff fc01 	bl	8007290 <__gnu_Unwind_Resume>
 8007a8e:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 8007a92:	b012      	add	sp, #72	@ 0x48
 8007a94:	4770      	bx	lr
 8007a96:	bf00      	nop

08007a98 <_Unwind_Resume_or_Rethrow>:
 8007a98:	46ec      	mov	ip, sp
 8007a9a:	b500      	push	{lr}
 8007a9c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007aa0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007aa4:	f04f 0300 	mov.w	r3, #0
 8007aa8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007aac:	a901      	add	r1, sp, #4
 8007aae:	f7ff fc11 	bl	80072d4 <__gnu_Unwind_Resume_or_Rethrow>
 8007ab2:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 8007ab6:	b012      	add	sp, #72	@ 0x48
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop

08007abc <_Unwind_ForcedUnwind>:
 8007abc:	46ec      	mov	ip, sp
 8007abe:	b500      	push	{lr}
 8007ac0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007ac4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007ac8:	f04f 0300 	mov.w	r3, #0
 8007acc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007ad0:	ab01      	add	r3, sp, #4
 8007ad2:	f7ff fbd5 	bl	8007280 <__gnu_Unwind_ForcedUnwind>
 8007ad6:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 8007ada:	b012      	add	sp, #72	@ 0x48
 8007adc:	4770      	bx	lr
 8007ade:	bf00      	nop

08007ae0 <_Unwind_Backtrace>:
 8007ae0:	46ec      	mov	ip, sp
 8007ae2:	b500      	push	{lr}
 8007ae4:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007ae8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007aec:	f04f 0300 	mov.w	r3, #0
 8007af0:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007af4:	aa01      	add	r2, sp, #4
 8007af6:	f7ff fc47 	bl	8007388 <__gnu_Unwind_Backtrace>
 8007afa:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 8007afe:	b012      	add	sp, #72	@ 0x48
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop

08007b04 <next_unwind_byte>:
 8007b04:	7a02      	ldrb	r2, [r0, #8]
 8007b06:	4603      	mov	r3, r0
 8007b08:	b97a      	cbnz	r2, 8007b2a <next_unwind_byte+0x26>
 8007b0a:	7a42      	ldrb	r2, [r0, #9]
 8007b0c:	b1a2      	cbz	r2, 8007b38 <next_unwind_byte+0x34>
 8007b0e:	6841      	ldr	r1, [r0, #4]
 8007b10:	3a01      	subs	r2, #1
 8007b12:	b410      	push	{r4}
 8007b14:	7242      	strb	r2, [r0, #9]
 8007b16:	6808      	ldr	r0, [r1, #0]
 8007b18:	2203      	movs	r2, #3
 8007b1a:	1d0c      	adds	r4, r1, #4
 8007b1c:	721a      	strb	r2, [r3, #8]
 8007b1e:	0202      	lsls	r2, r0, #8
 8007b20:	605c      	str	r4, [r3, #4]
 8007b22:	0e00      	lsrs	r0, r0, #24
 8007b24:	bc10      	pop	{r4}
 8007b26:	601a      	str	r2, [r3, #0]
 8007b28:	4770      	bx	lr
 8007b2a:	6800      	ldr	r0, [r0, #0]
 8007b2c:	3a01      	subs	r2, #1
 8007b2e:	721a      	strb	r2, [r3, #8]
 8007b30:	0202      	lsls	r2, r0, #8
 8007b32:	601a      	str	r2, [r3, #0]
 8007b34:	0e00      	lsrs	r0, r0, #24
 8007b36:	4770      	bx	lr
 8007b38:	20b0      	movs	r0, #176	@ 0xb0
 8007b3a:	4770      	bx	lr

08007b3c <_Unwind_GetGR.constprop.0>:
 8007b3c:	b500      	push	{lr}
 8007b3e:	b085      	sub	sp, #20
 8007b40:	2300      	movs	r3, #0
 8007b42:	aa03      	add	r2, sp, #12
 8007b44:	9200      	str	r2, [sp, #0]
 8007b46:	4619      	mov	r1, r3
 8007b48:	220c      	movs	r2, #12
 8007b4a:	f7ff fbd3 	bl	80072f4 <_Unwind_VRS_Get>
 8007b4e:	9803      	ldr	r0, [sp, #12]
 8007b50:	b005      	add	sp, #20
 8007b52:	f85d fb04 	ldr.w	pc, [sp], #4
 8007b56:	bf00      	nop

08007b58 <unwind_UCB_from_context>:
 8007b58:	e7f0      	b.n	8007b3c <_Unwind_GetGR.constprop.0>
 8007b5a:	bf00      	nop

08007b5c <__gnu_unwind_execute>:
 8007b5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b60:	4606      	mov	r6, r0
 8007b62:	b085      	sub	sp, #20
 8007b64:	460d      	mov	r5, r1
 8007b66:	f04f 0800 	mov.w	r8, #0
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	f7ff ffca 	bl	8007b04 <next_unwind_byte>
 8007b70:	28b0      	cmp	r0, #176	@ 0xb0
 8007b72:	4604      	mov	r4, r0
 8007b74:	f000 80da 	beq.w	8007d2c <__gnu_unwind_execute+0x1d0>
 8007b78:	0607      	lsls	r7, r0, #24
 8007b7a:	d546      	bpl.n	8007c0a <__gnu_unwind_execute+0xae>
 8007b7c:	f000 03f0 	and.w	r3, r0, #240	@ 0xf0
 8007b80:	2b80      	cmp	r3, #128	@ 0x80
 8007b82:	d05e      	beq.n	8007c42 <__gnu_unwind_execute+0xe6>
 8007b84:	2bb0      	cmp	r3, #176	@ 0xb0
 8007b86:	d073      	beq.n	8007c70 <__gnu_unwind_execute+0x114>
 8007b88:	d81b      	bhi.n	8007bc2 <__gnu_unwind_execute+0x66>
 8007b8a:	2b90      	cmp	r3, #144	@ 0x90
 8007b8c:	f000 809b 	beq.w	8007cc6 <__gnu_unwind_execute+0x16a>
 8007b90:	2ba0      	cmp	r3, #160	@ 0xa0
 8007b92:	d112      	bne.n	8007bba <__gnu_unwind_execute+0x5e>
 8007b94:	43c3      	mvns	r3, r0
 8007b96:	f003 0307 	and.w	r3, r3, #7
 8007b9a:	f44f 627f 	mov.w	r2, #4080	@ 0xff0
 8007b9e:	411a      	asrs	r2, r3
 8007ba0:	0701      	lsls	r1, r0, #28
 8007ba2:	f402 627f 	and.w	r2, r2, #4080	@ 0xff0
 8007ba6:	d501      	bpl.n	8007bac <__gnu_unwind_execute+0x50>
 8007ba8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007bac:	2300      	movs	r3, #0
 8007bae:	4619      	mov	r1, r3
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	f7ff fd7d 	bl	80076b0 <_Unwind_VRS_Pop>
 8007bb6:	2800      	cmp	r0, #0
 8007bb8:	d0d7      	beq.n	8007b6a <__gnu_unwind_execute+0xe>
 8007bba:	2009      	movs	r0, #9
 8007bbc:	b005      	add	sp, #20
 8007bbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bc4:	d16d      	bne.n	8007ca2 <__gnu_unwind_execute+0x146>
 8007bc6:	28c6      	cmp	r0, #198	@ 0xc6
 8007bc8:	f000 8093 	beq.w	8007cf2 <__gnu_unwind_execute+0x196>
 8007bcc:	28c7      	cmp	r0, #199	@ 0xc7
 8007bce:	f000 80b2 	beq.w	8007d36 <__gnu_unwind_execute+0x1da>
 8007bd2:	f000 03f8 	and.w	r3, r0, #248	@ 0xf8
 8007bd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bd8:	f000 80d2 	beq.w	8007d80 <__gnu_unwind_execute+0x224>
 8007bdc:	28c8      	cmp	r0, #200	@ 0xc8
 8007bde:	f000 80dd 	beq.w	8007d9c <__gnu_unwind_execute+0x240>
 8007be2:	28c9      	cmp	r0, #201	@ 0xc9
 8007be4:	d1e9      	bne.n	8007bba <__gnu_unwind_execute+0x5e>
 8007be6:	4628      	mov	r0, r5
 8007be8:	f7ff ff8c 	bl	8007b04 <next_unwind_byte>
 8007bec:	0302      	lsls	r2, r0, #12
 8007bee:	f000 000f 	and.w	r0, r0, #15
 8007bf2:	f402 2270 	and.w	r2, r2, #983040	@ 0xf0000
 8007bf6:	3001      	adds	r0, #1
 8007bf8:	4302      	orrs	r2, r0
 8007bfa:	2101      	movs	r1, #1
 8007bfc:	2305      	movs	r3, #5
 8007bfe:	4630      	mov	r0, r6
 8007c00:	f7ff fd56 	bl	80076b0 <_Unwind_VRS_Pop>
 8007c04:	2800      	cmp	r0, #0
 8007c06:	d0b0      	beq.n	8007b6a <__gnu_unwind_execute+0xe>
 8007c08:	e7d7      	b.n	8007bba <__gnu_unwind_execute+0x5e>
 8007c0a:	0083      	lsls	r3, r0, #2
 8007c0c:	b2db      	uxtb	r3, r3
 8007c0e:	1d1f      	adds	r7, r3, #4
 8007c10:	f10d 090c 	add.w	r9, sp, #12
 8007c14:	2300      	movs	r3, #0
 8007c16:	4619      	mov	r1, r3
 8007c18:	f8cd 9000 	str.w	r9, [sp]
 8007c1c:	220d      	movs	r2, #13
 8007c1e:	4630      	mov	r0, r6
 8007c20:	f7ff fb68 	bl	80072f4 <_Unwind_VRS_Get>
 8007c24:	9b03      	ldr	r3, [sp, #12]
 8007c26:	f8cd 9000 	str.w	r9, [sp]
 8007c2a:	0660      	lsls	r0, r4, #25
 8007c2c:	bf4c      	ite	mi
 8007c2e:	1bdf      	submi	r7, r3, r7
 8007c30:	18ff      	addpl	r7, r7, r3
 8007c32:	2300      	movs	r3, #0
 8007c34:	220d      	movs	r2, #13
 8007c36:	4619      	mov	r1, r3
 8007c38:	4630      	mov	r0, r6
 8007c3a:	9703      	str	r7, [sp, #12]
 8007c3c:	f7ff fb80 	bl	8007340 <_Unwind_VRS_Set>
 8007c40:	e793      	b.n	8007b6a <__gnu_unwind_execute+0xe>
 8007c42:	4628      	mov	r0, r5
 8007c44:	f7ff ff5e 	bl	8007b04 <next_unwind_byte>
 8007c48:	0224      	lsls	r4, r4, #8
 8007c4a:	4320      	orrs	r0, r4
 8007c4c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007c50:	d0b3      	beq.n	8007bba <__gnu_unwind_execute+0x5e>
 8007c52:	0104      	lsls	r4, r0, #4
 8007c54:	2300      	movs	r3, #0
 8007c56:	b2a2      	uxth	r2, r4
 8007c58:	4619      	mov	r1, r3
 8007c5a:	4630      	mov	r0, r6
 8007c5c:	f7ff fd28 	bl	80076b0 <_Unwind_VRS_Pop>
 8007c60:	2800      	cmp	r0, #0
 8007c62:	d1aa      	bne.n	8007bba <__gnu_unwind_execute+0x5e>
 8007c64:	f414 4f00 	tst.w	r4, #32768	@ 0x8000
 8007c68:	bf18      	it	ne
 8007c6a:	f04f 0801 	movne.w	r8, #1
 8007c6e:	e77c      	b.n	8007b6a <__gnu_unwind_execute+0xe>
 8007c70:	28b1      	cmp	r0, #177	@ 0xb1
 8007c72:	d051      	beq.n	8007d18 <__gnu_unwind_execute+0x1bc>
 8007c74:	28b2      	cmp	r0, #178	@ 0xb2
 8007c76:	f000 80ad 	beq.w	8007dd4 <__gnu_unwind_execute+0x278>
 8007c7a:	28b3      	cmp	r0, #179	@ 0xb3
 8007c7c:	d06d      	beq.n	8007d5a <__gnu_unwind_execute+0x1fe>
 8007c7e:	f000 03fc 	and.w	r3, r0, #252	@ 0xfc
 8007c82:	2bb4      	cmp	r3, #180	@ 0xb4
 8007c84:	d099      	beq.n	8007bba <__gnu_unwind_execute+0x5e>
 8007c86:	f000 0207 	and.w	r2, r0, #7
 8007c8a:	3201      	adds	r2, #1
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8007c92:	4619      	mov	r1, r3
 8007c94:	4630      	mov	r0, r6
 8007c96:	f7ff fd0b 	bl	80076b0 <_Unwind_VRS_Pop>
 8007c9a:	2800      	cmp	r0, #0
 8007c9c:	f43f af65 	beq.w	8007b6a <__gnu_unwind_execute+0xe>
 8007ca0:	e78b      	b.n	8007bba <__gnu_unwind_execute+0x5e>
 8007ca2:	f000 03f8 	and.w	r3, r0, #248	@ 0xf8
 8007ca6:	2bd0      	cmp	r3, #208	@ 0xd0
 8007ca8:	d187      	bne.n	8007bba <__gnu_unwind_execute+0x5e>
 8007caa:	f000 0207 	and.w	r2, r0, #7
 8007cae:	3201      	adds	r2, #1
 8007cb0:	2305      	movs	r3, #5
 8007cb2:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8007cb6:	2101      	movs	r1, #1
 8007cb8:	4630      	mov	r0, r6
 8007cba:	f7ff fcf9 	bl	80076b0 <_Unwind_VRS_Pop>
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	f43f af53 	beq.w	8007b6a <__gnu_unwind_execute+0xe>
 8007cc4:	e779      	b.n	8007bba <__gnu_unwind_execute+0x5e>
 8007cc6:	f000 030d 	and.w	r3, r0, #13
 8007cca:	2b0d      	cmp	r3, #13
 8007ccc:	f43f af75 	beq.w	8007bba <__gnu_unwind_execute+0x5e>
 8007cd0:	af03      	add	r7, sp, #12
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	f000 020f 	and.w	r2, r0, #15
 8007cd8:	4619      	mov	r1, r3
 8007cda:	9700      	str	r7, [sp, #0]
 8007cdc:	4630      	mov	r0, r6
 8007cde:	f7ff fb09 	bl	80072f4 <_Unwind_VRS_Get>
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	9700      	str	r7, [sp, #0]
 8007ce6:	220d      	movs	r2, #13
 8007ce8:	4619      	mov	r1, r3
 8007cea:	4630      	mov	r0, r6
 8007cec:	f7ff fb28 	bl	8007340 <_Unwind_VRS_Set>
 8007cf0:	e73b      	b.n	8007b6a <__gnu_unwind_execute+0xe>
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	f7ff ff06 	bl	8007b04 <next_unwind_byte>
 8007cf8:	0302      	lsls	r2, r0, #12
 8007cfa:	f000 000f 	and.w	r0, r0, #15
 8007cfe:	3001      	adds	r0, #1
 8007d00:	f402 2270 	and.w	r2, r2, #983040	@ 0xf0000
 8007d04:	2303      	movs	r3, #3
 8007d06:	4302      	orrs	r2, r0
 8007d08:	4619      	mov	r1, r3
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	f7ff fcd0 	bl	80076b0 <_Unwind_VRS_Pop>
 8007d10:	2800      	cmp	r0, #0
 8007d12:	f43f af2a 	beq.w	8007b6a <__gnu_unwind_execute+0xe>
 8007d16:	e750      	b.n	8007bba <__gnu_unwind_execute+0x5e>
 8007d18:	4628      	mov	r0, r5
 8007d1a:	f7ff fef3 	bl	8007b04 <next_unwind_byte>
 8007d1e:	1e43      	subs	r3, r0, #1
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b0e      	cmp	r3, #14
 8007d24:	4602      	mov	r2, r0
 8007d26:	f67f af41 	bls.w	8007bac <__gnu_unwind_execute+0x50>
 8007d2a:	e746      	b.n	8007bba <__gnu_unwind_execute+0x5e>
 8007d2c:	f1b8 0f00 	cmp.w	r8, #0
 8007d30:	d040      	beq.n	8007db4 <__gnu_unwind_execute+0x258>
 8007d32:	2000      	movs	r0, #0
 8007d34:	e742      	b.n	8007bbc <__gnu_unwind_execute+0x60>
 8007d36:	4628      	mov	r0, r5
 8007d38:	f7ff fee4 	bl	8007b04 <next_unwind_byte>
 8007d3c:	1e43      	subs	r3, r0, #1
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	2b0e      	cmp	r3, #14
 8007d42:	4602      	mov	r2, r0
 8007d44:	f63f af39 	bhi.w	8007bba <__gnu_unwind_execute+0x5e>
 8007d48:	2300      	movs	r3, #0
 8007d4a:	2104      	movs	r1, #4
 8007d4c:	4630      	mov	r0, r6
 8007d4e:	f7ff fcaf 	bl	80076b0 <_Unwind_VRS_Pop>
 8007d52:	2800      	cmp	r0, #0
 8007d54:	f43f af09 	beq.w	8007b6a <__gnu_unwind_execute+0xe>
 8007d58:	e72f      	b.n	8007bba <__gnu_unwind_execute+0x5e>
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	f7ff fed2 	bl	8007b04 <next_unwind_byte>
 8007d60:	0302      	lsls	r2, r0, #12
 8007d62:	f000 000f 	and.w	r0, r0, #15
 8007d66:	3001      	adds	r0, #1
 8007d68:	f402 2270 	and.w	r2, r2, #983040	@ 0xf0000
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	4302      	orrs	r2, r0
 8007d70:	4619      	mov	r1, r3
 8007d72:	4630      	mov	r0, r6
 8007d74:	f7ff fc9c 	bl	80076b0 <_Unwind_VRS_Pop>
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	f43f aef6 	beq.w	8007b6a <__gnu_unwind_execute+0xe>
 8007d7e:	e71c      	b.n	8007bba <__gnu_unwind_execute+0x5e>
 8007d80:	f000 020f 	and.w	r2, r0, #15
 8007d84:	3201      	adds	r2, #1
 8007d86:	2303      	movs	r3, #3
 8007d88:	f442 2220 	orr.w	r2, r2, #655360	@ 0xa0000
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	4630      	mov	r0, r6
 8007d90:	f7ff fc8e 	bl	80076b0 <_Unwind_VRS_Pop>
 8007d94:	2800      	cmp	r0, #0
 8007d96:	f43f aee8 	beq.w	8007b6a <__gnu_unwind_execute+0xe>
 8007d9a:	e70e      	b.n	8007bba <__gnu_unwind_execute+0x5e>
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	f7ff feb1 	bl	8007b04 <next_unwind_byte>
 8007da2:	f000 02f0 	and.w	r2, r0, #240	@ 0xf0
 8007da6:	f000 030f 	and.w	r3, r0, #15
 8007daa:	3210      	adds	r2, #16
 8007dac:	3301      	adds	r3, #1
 8007dae:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8007db2:	e722      	b.n	8007bfa <__gnu_unwind_execute+0x9e>
 8007db4:	ac03      	add	r4, sp, #12
 8007db6:	4643      	mov	r3, r8
 8007db8:	4641      	mov	r1, r8
 8007dba:	220e      	movs	r2, #14
 8007dbc:	9400      	str	r4, [sp, #0]
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	f7ff fa98 	bl	80072f4 <_Unwind_VRS_Get>
 8007dc4:	9400      	str	r4, [sp, #0]
 8007dc6:	4643      	mov	r3, r8
 8007dc8:	220f      	movs	r2, #15
 8007dca:	4641      	mov	r1, r8
 8007dcc:	4630      	mov	r0, r6
 8007dce:	f7ff fab7 	bl	8007340 <_Unwind_VRS_Set>
 8007dd2:	e7ae      	b.n	8007d32 <__gnu_unwind_execute+0x1d6>
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f10d 090c 	add.w	r9, sp, #12
 8007dda:	220d      	movs	r2, #13
 8007ddc:	4619      	mov	r1, r3
 8007dde:	f8cd 9000 	str.w	r9, [sp]
 8007de2:	4630      	mov	r0, r6
 8007de4:	f7ff fa86 	bl	80072f4 <_Unwind_VRS_Get>
 8007de8:	4628      	mov	r0, r5
 8007dea:	f7ff fe8b 	bl	8007b04 <next_unwind_byte>
 8007dee:	0602      	lsls	r2, r0, #24
 8007df0:	9c03      	ldr	r4, [sp, #12]
 8007df2:	f04f 0702 	mov.w	r7, #2
 8007df6:	d50b      	bpl.n	8007e10 <__gnu_unwind_execute+0x2b4>
 8007df8:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8007dfc:	40b8      	lsls	r0, r7
 8007dfe:	4404      	add	r4, r0
 8007e00:	4628      	mov	r0, r5
 8007e02:	9403      	str	r4, [sp, #12]
 8007e04:	f7ff fe7e 	bl	8007b04 <next_unwind_byte>
 8007e08:	0603      	lsls	r3, r0, #24
 8007e0a:	f107 0707 	add.w	r7, r7, #7
 8007e0e:	d4f3      	bmi.n	8007df8 <__gnu_unwind_execute+0x29c>
 8007e10:	fa00 f207 	lsl.w	r2, r0, r7
 8007e14:	f504 7401 	add.w	r4, r4, #516	@ 0x204
 8007e18:	4422      	add	r2, r4
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	9203      	str	r2, [sp, #12]
 8007e1e:	f8cd 9000 	str.w	r9, [sp]
 8007e22:	220d      	movs	r2, #13
 8007e24:	4619      	mov	r1, r3
 8007e26:	4630      	mov	r0, r6
 8007e28:	f7ff fa8a 	bl	8007340 <_Unwind_VRS_Set>
 8007e2c:	e69d      	b.n	8007b6a <__gnu_unwind_execute+0xe>
 8007e2e:	bf00      	nop

08007e30 <__gnu_unwind_frame>:
 8007e30:	b510      	push	{r4, lr}
 8007e32:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8007e34:	6853      	ldr	r3, [r2, #4]
 8007e36:	b084      	sub	sp, #16
 8007e38:	f04f 0c03 	mov.w	ip, #3
 8007e3c:	3208      	adds	r2, #8
 8007e3e:	021c      	lsls	r4, r3, #8
 8007e40:	4608      	mov	r0, r1
 8007e42:	0e1b      	lsrs	r3, r3, #24
 8007e44:	a901      	add	r1, sp, #4
 8007e46:	9401      	str	r4, [sp, #4]
 8007e48:	9202      	str	r2, [sp, #8]
 8007e4a:	f88d c00c 	strb.w	ip, [sp, #12]
 8007e4e:	f88d 300d 	strb.w	r3, [sp, #13]
 8007e52:	f7ff fe83 	bl	8007b5c <__gnu_unwind_execute>
 8007e56:	b004      	add	sp, #16
 8007e58:	bd10      	pop	{r4, pc}
 8007e5a:	bf00      	nop

08007e5c <_Unwind_GetRegionStart>:
 8007e5c:	b508      	push	{r3, lr}
 8007e5e:	f7ff fe7b 	bl	8007b58 <unwind_UCB_from_context>
 8007e62:	6c80      	ldr	r0, [r0, #72]	@ 0x48
 8007e64:	bd08      	pop	{r3, pc}
 8007e66:	bf00      	nop

08007e68 <_Unwind_GetLanguageSpecificData>:
 8007e68:	b508      	push	{r3, lr}
 8007e6a:	f7ff fe75 	bl	8007b58 <unwind_UCB_from_context>
 8007e6e:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 8007e70:	79c3      	ldrb	r3, [r0, #7]
 8007e72:	3302      	adds	r3, #2
 8007e74:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007e78:	bd08      	pop	{r3, pc}
 8007e7a:	bf00      	nop

08007e7c <__aeabi_idiv0>:
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop

08007e80 <BSP_PB_Init>:
  *       are mapped on the same push button named "User"
  *       on the board serigraphy.
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8007e80:	b530      	push	{r4, r5, lr}
 8007e82:	b089      	sub	sp, #36	@ 0x24
 8007e84:	460c      	mov	r4, r1
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8007e86:	4605      	mov	r5, r0
 8007e88:	b970      	cbnz	r0, 8007ea8 <BSP_PB_Init+0x28>
 8007e8a:	4b2b      	ldr	r3, [pc, #172]	@ (8007f38 <BSP_PB_Init+0xb8>)
 8007e8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e92:	631a      	str	r2, [r3, #48]	@ 0x30
 8007e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e9a:	9300      	str	r3, [sp, #0]
 8007e9c:	9b00      	ldr	r3, [sp, #0]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8007e9e:	b1dc      	cbz	r4, 8007ed8 <BSP_PB_Init+0x58>
    gpio_init_structure.Pull = GPIO_NOPULL;
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8007ea0:	2c01      	cmp	r4, #1
 8007ea2:	d029      	beq.n	8007ef8 <BSP_PB_Init+0x78>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 8007ea4:	b009      	add	sp, #36	@ 0x24
 8007ea6:	bd30      	pop	{r4, r5, pc}
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8007ea8:	2801      	cmp	r0, #1
 8007eaa:	d00a      	beq.n	8007ec2 <BSP_PB_Init+0x42>
 8007eac:	4b22      	ldr	r3, [pc, #136]	@ (8007f38 <BSP_PB_Init+0xb8>)
 8007eae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007eb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007eb4:	631a      	str	r2, [r3, #48]	@ 0x30
 8007eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ebc:	9302      	str	r3, [sp, #8]
 8007ebe:	9b02      	ldr	r3, [sp, #8]
 8007ec0:	e7ed      	b.n	8007e9e <BSP_PB_Init+0x1e>
 8007ec2:	4b1d      	ldr	r3, [pc, #116]	@ (8007f38 <BSP_PB_Init+0xb8>)
 8007ec4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ec6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007eca:	631a      	str	r2, [r3, #48]	@ 0x30
 8007ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ed2:	9301      	str	r3, [sp, #4]
 8007ed4:	9b01      	ldr	r3, [sp, #4]
 8007ed6:	e7e2      	b.n	8007e9e <BSP_PB_Init+0x1e>
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8007ed8:	4b18      	ldr	r3, [pc, #96]	@ (8007f3c <BSP_PB_Init+0xbc>)
 8007eda:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8007ede:	9303      	str	r3, [sp, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	9304      	str	r3, [sp, #16]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8007ee4:	9305      	str	r3, [sp, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8007ee6:	2302      	movs	r3, #2
 8007ee8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8007eea:	a903      	add	r1, sp, #12
 8007eec:	4b14      	ldr	r3, [pc, #80]	@ (8007f40 <BSP_PB_Init+0xc0>)
 8007eee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ef2:	f001 f825 	bl	8008f40 <HAL_GPIO_Init>
 8007ef6:	e7d3      	b.n	8007ea0 <BSP_PB_Init+0x20>
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8007ef8:	4b10      	ldr	r3, [pc, #64]	@ (8007f3c <BSP_PB_Init+0xbc>)
 8007efa:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8007efe:	9303      	str	r3, [sp, #12]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8007f00:	2300      	movs	r3, #0
 8007f02:	9305      	str	r3, [sp, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8007f04:	2302      	movs	r3, #2
 8007f06:	9306      	str	r3, [sp, #24]
    if(Button != BUTTON_WAKEUP)
 8007f08:	b19d      	cbz	r5, 8007f32 <BSP_PB_Init+0xb2>
      gpio_init_structure.Mode = GPIO_MODE_IT_FALLING; 
 8007f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8007f44 <BSP_PB_Init+0xc4>)
 8007f0c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8007f0e:	a903      	add	r1, sp, #12
 8007f10:	4b0b      	ldr	r3, [pc, #44]	@ (8007f40 <BSP_PB_Init+0xc0>)
 8007f12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f16:	f001 f813 	bl	8008f40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8007f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f48 <BSP_PB_Init+0xc8>)
 8007f1c:	f913 4015 	ldrsb.w	r4, [r3, r5, lsl #1]
 8007f20:	2200      	movs	r2, #0
 8007f22:	210f      	movs	r1, #15
 8007f24:	4620      	mov	r0, r4
 8007f26:	f000 fd4d 	bl	80089c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	f000 fd5a 	bl	80089e4 <HAL_NVIC_EnableIRQ>
}
 8007f30:	e7b8      	b.n	8007ea4 <BSP_PB_Init+0x24>
      gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8007f32:	4b06      	ldr	r3, [pc, #24]	@ (8007f4c <BSP_PB_Init+0xcc>)
 8007f34:	9304      	str	r3, [sp, #16]
 8007f36:	e7ea      	b.n	8007f0e <BSP_PB_Init+0x8e>
 8007f38:	40023800 	.word	0x40023800
 8007f3c:	0802d16c 	.word	0x0802d16c
 8007f40:	20000004 	.word	0x20000004
 8007f44:	10210000 	.word	0x10210000
 8007f48:	0802d164 	.word	0x0802d164
 8007f4c:	10110000 	.word	0x10110000

08007f50 <BSP_PB_GetState>:
  *       are mapped on the same push button named "User"
  *       on the board serigraphy.
  * @retval The Button GPIO pin value
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8007f50:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8007f52:	4b04      	ldr	r3, [pc, #16]	@ (8007f64 <BSP_PB_GetState+0x14>)
 8007f54:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 8007f58:	4b03      	ldr	r3, [pc, #12]	@ (8007f68 <BSP_PB_GetState+0x18>)
 8007f5a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8007f5e:	f001 f8e1 	bl	8009124 <HAL_GPIO_ReadPin>
}
 8007f62:	bd08      	pop	{r3, pc}
 8007f64:	0802d16c 	.word	0x0802d16c
 8007f68:	20000004 	.word	0x20000004

08007f6c <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8007f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f70:	b082      	sub	sp, #8
 8007f72:	4605      	mov	r5, r0
 8007f74:	460e      	mov	r6, r1
 8007f76:	4617      	mov	r7, r2
 8007f78:	4698      	mov	r8, r3
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8007f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8007fe4 <LL_FillBuffer+0x78>)
 8007f7c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8007f80:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8007f82:	4b19      	ldr	r3, [pc, #100]	@ (8007fe8 <LL_FillBuffer+0x7c>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4c19      	ldr	r4, [pc, #100]	@ (8007fec <LL_FillBuffer+0x80>)
 8007f88:	2234      	movs	r2, #52	@ 0x34
 8007f8a:	fb02 4c03 	mla	ip, r2, r3, r4
 8007f8e:	f8dc 3048 	ldr.w	r3, [ip, #72]	@ 0x48
 8007f92:	2b02      	cmp	r3, #2
 8007f94:	d00d      	beq.n	8007fb2 <LL_FillBuffer+0x46>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8007f96:	4b13      	ldr	r3, [pc, #76]	@ (8007fe4 <LL_FillBuffer+0x78>)
 8007f98:	2200      	movs	r2, #0
 8007f9a:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8007f9c:	4811      	ldr	r0, [pc, #68]	@ (8007fe4 <LL_FillBuffer+0x78>)
 8007f9e:	9b08      	ldr	r3, [sp, #32]
 8007fa0:	60c3      	str	r3, [r0, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8007fa2:	4b13      	ldr	r3, [pc, #76]	@ (8007ff0 <LL_FillBuffer+0x84>)
 8007fa4:	6003      	str	r3, [r0, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8007fa6:	f000 fe7f 	bl	8008ca8 <HAL_DMA2D_Init>
 8007faa:	b130      	cbz	r0, 8007fba <LL_FillBuffer+0x4e>
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
      }
    }
  } 
}
 8007fac:	b002      	add	sp, #8
 8007fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8007fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8007fe4 <LL_FillBuffer+0x78>)
 8007fb4:	2202      	movs	r2, #2
 8007fb6:	609a      	str	r2, [r3, #8]
 8007fb8:	e7f0      	b.n	8007f9c <LL_FillBuffer+0x30>
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8007fba:	4629      	mov	r1, r5
 8007fbc:	4809      	ldr	r0, [pc, #36]	@ (8007fe4 <LL_FillBuffer+0x78>)
 8007fbe:	f000 ff5d 	bl	8008e7c <HAL_DMA2D_ConfigLayer>
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	d1f2      	bne.n	8007fac <LL_FillBuffer+0x40>
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8007fc6:	f8cd 8000 	str.w	r8, [sp]
 8007fca:	463b      	mov	r3, r7
 8007fcc:	4632      	mov	r2, r6
 8007fce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007fd0:	4804      	ldr	r0, [pc, #16]	@ (8007fe4 <LL_FillBuffer+0x78>)
 8007fd2:	f000 fe97 	bl	8008d04 <HAL_DMA2D_Start>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	d1e8      	bne.n	8007fac <LL_FillBuffer+0x40>
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8007fda:	210a      	movs	r1, #10
 8007fdc:	4801      	ldr	r0, [pc, #4]	@ (8007fe4 <LL_FillBuffer+0x78>)
 8007fde:	f000 fead 	bl	8008d3c <HAL_DMA2D_PollForTransfer>
}
 8007fe2:	e7e3      	b.n	8007fac <LL_FillBuffer+0x40>
 8007fe4:	20008b9c 	.word	0x20008b9c
 8007fe8:	20008b98 	.word	0x20008b98
 8007fec:	20008bdc 	.word	0x20008bdc
 8007ff0:	4002b000 	.word	0x4002b000

08007ff4 <BSP_LCD_GetXSize>:
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8007ff4:	4b03      	ldr	r3, [pc, #12]	@ (8008004 <BSP_LCD_GetXSize+0x10>)
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	4b03      	ldr	r3, [pc, #12]	@ (8008008 <BSP_LCD_GetXSize+0x14>)
 8007ffa:	2134      	movs	r1, #52	@ 0x34
 8007ffc:	fb01 3302 	mla	r3, r1, r2, r3
}
 8008000:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 8008002:	4770      	bx	lr
 8008004:	20008b98 	.word	0x20008b98
 8008008:	20008bdc 	.word	0x20008bdc

0800800c <BSP_LCD_GetYSize>:
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 800800c:	4b03      	ldr	r3, [pc, #12]	@ (800801c <BSP_LCD_GetYSize+0x10>)
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	4b03      	ldr	r3, [pc, #12]	@ (8008020 <BSP_LCD_GetYSize+0x14>)
 8008012:	2134      	movs	r1, #52	@ 0x34
 8008014:	fb01 3302 	mla	r3, r1, r2, r3
}
 8008018:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 800801a:	4770      	bx	lr
 800801c:	20008b98 	.word	0x20008b98
 8008020:	20008bdc 	.word	0x20008bdc

08008024 <BSP_LCD_LayerRgb565Init>:
{     
 8008024:	b570      	push	{r4, r5, r6, lr}
 8008026:	b08e      	sub	sp, #56	@ 0x38
 8008028:	4604      	mov	r4, r0
 800802a:	460e      	mov	r6, r1
  layer_cfg.WindowX0 = 0;
 800802c:	2500      	movs	r5, #0
 800802e:	9501      	str	r5, [sp, #4]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8008030:	f7ff ffe0 	bl	8007ff4 <BSP_LCD_GetXSize>
 8008034:	9002      	str	r0, [sp, #8]
  layer_cfg.WindowY0 = 0;
 8008036:	9503      	str	r5, [sp, #12]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8008038:	f7ff ffe8 	bl	800800c <BSP_LCD_GetYSize>
 800803c:	9004      	str	r0, [sp, #16]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800803e:	2302      	movs	r3, #2
 8008040:	9305      	str	r3, [sp, #20]
  layer_cfg.FBStartAdress = FB_Address;
 8008042:	960a      	str	r6, [sp, #40]	@ 0x28
  layer_cfg.Alpha = 255;
 8008044:	23ff      	movs	r3, #255	@ 0xff
 8008046:	9306      	str	r3, [sp, #24]
  layer_cfg.Alpha0 = 0;
 8008048:	9507      	str	r5, [sp, #28]
  layer_cfg.Backcolor.Blue = 0;
 800804a:	f88d 5034 	strb.w	r5, [sp, #52]	@ 0x34
  layer_cfg.Backcolor.Green = 0;
 800804e:	f88d 5035 	strb.w	r5, [sp, #53]	@ 0x35
  layer_cfg.Backcolor.Red = 0;
 8008052:	f88d 5036 	strb.w	r5, [sp, #54]	@ 0x36
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8008056:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800805a:	9308      	str	r3, [sp, #32]
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800805c:	2307      	movs	r3, #7
 800805e:	9309      	str	r3, [sp, #36]	@ 0x24
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8008060:	f7ff ffc8 	bl	8007ff4 <BSP_LCD_GetXSize>
 8008064:	900b      	str	r0, [sp, #44]	@ 0x2c
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8008066:	f7ff ffd1 	bl	800800c <BSP_LCD_GetYSize>
 800806a:	900c      	str	r0, [sp, #48]	@ 0x30
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 800806c:	4622      	mov	r2, r4
 800806e:	a901      	add	r1, sp, #4
 8008070:	480a      	ldr	r0, [pc, #40]	@ (800809c <BSP_LCD_LayerRgb565Init+0x78>)
 8008072:	f001 fd07 	bl	8009a84 <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8008076:	4a0a      	ldr	r2, [pc, #40]	@ (80080a0 <BSP_LCD_LayerRgb565Init+0x7c>)
 8008078:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800807c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008080:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008084:	6059      	str	r1, [r3, #4]
  DrawProp[LayerIndex].pFont     = &Font24;
 8008086:	4907      	ldr	r1, [pc, #28]	@ (80080a4 <BSP_LCD_LayerRgb565Init+0x80>)
 8008088:	6099      	str	r1, [r3, #8]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 800808a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800808e:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 8008092:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
}
 8008096:	b00e      	add	sp, #56	@ 0x38
 8008098:	bd70      	pop	{r4, r5, r6, pc}
 800809a:	bf00      	nop
 800809c:	20008bdc 	.word	0x20008bdc
 80080a0:	20008b80 	.word	0x20008b80
 80080a4:	20008420 	.word	0x20008420

080080a8 <BSP_LCD_SelectLayer>:
  ActiveLayer = LayerIndex;
 80080a8:	4b01      	ldr	r3, [pc, #4]	@ (80080b0 <BSP_LCD_SelectLayer+0x8>)
 80080aa:	6018      	str	r0, [r3, #0]
} 
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	20008b98 	.word	0x20008b98

080080b4 <BSP_LCD_SetTransparency>:
{    
 80080b4:	b508      	push	{r3, lr}
 80080b6:	4602      	mov	r2, r0
  HAL_LTDC_SetAlpha(&hLtdcHandler, Transparency, LayerIndex);
 80080b8:	4801      	ldr	r0, [pc, #4]	@ (80080c0 <BSP_LCD_SetTransparency+0xc>)
 80080ba:	f001 fd17 	bl	8009aec <HAL_LTDC_SetAlpha>
}
 80080be:	bd08      	pop	{r3, pc}
 80080c0:	20008bdc 	.word	0x20008bdc

080080c4 <BSP_LCD_SetTextColor>:
  DrawProp[ActiveLayer].TextColor = Color;
 80080c4:	4b03      	ldr	r3, [pc, #12]	@ (80080d4 <BSP_LCD_SetTextColor+0x10>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80080cc:	4a02      	ldr	r2, [pc, #8]	@ (80080d8 <BSP_LCD_SetTextColor+0x14>)
 80080ce:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 80080d2:	4770      	bx	lr
 80080d4:	20008b98 	.word	0x20008b98
 80080d8:	20008b80 	.word	0x20008b80

080080dc <BSP_LCD_SetFont>:
  DrawProp[ActiveLayer].pFont = fonts;
 80080dc:	4b04      	ldr	r3, [pc, #16]	@ (80080f0 <BSP_LCD_SetFont+0x14>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80080e4:	4a03      	ldr	r2, [pc, #12]	@ (80080f4 <BSP_LCD_SetFont+0x18>)
 80080e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80080ea:	6098      	str	r0, [r3, #8]
}
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	20008b98 	.word	0x20008b98
 80080f4:	20008b80 	.word	0x20008b80

080080f8 <BSP_LCD_Clear>:
{ 
 80080f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080fa:	b083      	sub	sp, #12
 80080fc:	4605      	mov	r5, r0
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80080fe:	4b0b      	ldr	r3, [pc, #44]	@ (800812c <BSP_LCD_Clear+0x34>)
 8008100:	681e      	ldr	r6, [r3, #0]
 8008102:	4b0b      	ldr	r3, [pc, #44]	@ (8008130 <BSP_LCD_Clear+0x38>)
 8008104:	2234      	movs	r2, #52	@ 0x34
 8008106:	fb02 3306 	mla	r3, r2, r6, r3
 800810a:	6ddf      	ldr	r7, [r3, #92]	@ 0x5c
 800810c:	f7ff ff72 	bl	8007ff4 <BSP_LCD_GetXSize>
 8008110:	4604      	mov	r4, r0
 8008112:	f7ff ff7b 	bl	800800c <BSP_LCD_GetYSize>
 8008116:	4603      	mov	r3, r0
 8008118:	9501      	str	r5, [sp, #4]
 800811a:	2200      	movs	r2, #0
 800811c:	9200      	str	r2, [sp, #0]
 800811e:	4622      	mov	r2, r4
 8008120:	4639      	mov	r1, r7
 8008122:	4630      	mov	r0, r6
 8008124:	f7ff ff22 	bl	8007f6c <LL_FillBuffer>
}
 8008128:	b003      	add	sp, #12
 800812a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800812c:	20008b98 	.word	0x20008b98
 8008130:	20008bdc 	.word	0x20008bdc

08008134 <BSP_LCD_DrawPixel>:
{
 8008134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008136:	4604      	mov	r4, r0
 8008138:	460d      	mov	r5, r1
 800813a:	4616      	mov	r6, r2
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800813c:	4b10      	ldr	r3, [pc, #64]	@ (8008180 <BSP_LCD_DrawPixel+0x4c>)
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	4b10      	ldr	r3, [pc, #64]	@ (8008184 <BSP_LCD_DrawPixel+0x50>)
 8008142:	2134      	movs	r1, #52	@ 0x34
 8008144:	fb01 3302 	mla	r3, r1, r2, r3
 8008148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800814a:	2b02      	cmp	r3, #2
 800814c:	d00b      	beq.n	8008166 <BSP_LCD_DrawPixel+0x32>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800814e:	4b0d      	ldr	r3, [pc, #52]	@ (8008184 <BSP_LCD_DrawPixel+0x50>)
 8008150:	2134      	movs	r1, #52	@ 0x34
 8008152:	fb01 3302 	mla	r3, r1, r2, r3
 8008156:	6ddf      	ldr	r7, [r3, #92]	@ 0x5c
 8008158:	f7ff ff4c 	bl	8007ff4 <BSP_LCD_GetXSize>
 800815c:	fb00 4405 	mla	r4, r0, r5, r4
 8008160:	f847 6024 	str.w	r6, [r7, r4, lsl #2]
}
 8008164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8008166:	4b07      	ldr	r3, [pc, #28]	@ (8008184 <BSP_LCD_DrawPixel+0x50>)
 8008168:	fb01 3302 	mla	r3, r1, r2, r3
 800816c:	6ddf      	ldr	r7, [r3, #92]	@ 0x5c
 800816e:	f7ff ff41 	bl	8007ff4 <BSP_LCD_GetXSize>
 8008172:	fb00 4005 	mla	r0, r0, r5, r4
 8008176:	b2b6      	uxth	r6, r6
 8008178:	f827 6010 	strh.w	r6, [r7, r0, lsl #1]
 800817c:	e7f2      	b.n	8008164 <BSP_LCD_DrawPixel+0x30>
 800817e:	bf00      	nop
 8008180:	20008b98 	.word	0x20008b98
 8008184:	20008bdc 	.word	0x20008bdc

08008188 <DrawChar>:
{
 8008188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800818c:	b083      	sub	sp, #12
 800818e:	4680      	mov	r8, r0
 8008190:	468b      	mov	fp, r1
 8008192:	9200      	str	r2, [sp, #0]
  height = DrawProp[ActiveLayer].pFont->Height;
 8008194:	4b34      	ldr	r3, [pc, #208]	@ (8008268 <DrawChar+0xe0>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800819c:	4a33      	ldr	r2, [pc, #204]	@ (800826c <DrawChar+0xe4>)
 800819e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	88da      	ldrh	r2, [r3, #6]
 80081a6:	9201      	str	r2, [sp, #4]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80081a8:	889d      	ldrh	r5, [r3, #4]
  offset =  8 *((width + 7)/8) -  width ;
 80081aa:	1de9      	adds	r1, r5, #7
 80081ac:	ea4f 09e1 	mov.w	r9, r1, asr #3
 80081b0:	ea4f 07c9 	mov.w	r7, r9, lsl #3
 80081b4:	b2ff      	uxtb	r7, r7
 80081b6:	b2eb      	uxtb	r3, r5
 80081b8:	1aff      	subs	r7, r7, r3
 80081ba:	b2ff      	uxtb	r7, r7
  for(i = 0; i < height; i++)
 80081bc:	f04f 0a00 	mov.w	sl, #0
 80081c0:	4653      	mov	r3, sl
 80081c2:	46ca      	mov	sl, r9
 80081c4:	4699      	mov	r9, r3
 80081c6:	e036      	b.n	8008236 <DrawChar+0xae>
      line =  pchar[0];      
 80081c8:	9a00      	ldr	r2, [sp, #0]
 80081ca:	5cd6      	ldrb	r6, [r2, r3]
    for (j = 0; j < width; j++)
 80081cc:	2400      	movs	r4, #0
 80081ce:	e014      	b.n	80081fa <DrawChar+0x72>
      line =  (pchar[0]<< 8) | pchar[1];      
 80081d0:	9a00      	ldr	r2, [sp, #0]
 80081d2:	5cd3      	ldrb	r3, [r2, r3]
 80081d4:	7846      	ldrb	r6, [r0, #1]
 80081d6:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
      break;
 80081da:	e7f7      	b.n	80081cc <DrawChar+0x44>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80081dc:	4b22      	ldr	r3, [pc, #136]	@ (8008268 <DrawChar+0xe0>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80081e4:	4a21      	ldr	r2, [pc, #132]	@ (800826c <DrawChar+0xe4>)
 80081e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80081ea:	eb08 0004 	add.w	r0, r8, r4
 80081ee:	685a      	ldr	r2, [r3, #4]
 80081f0:	4659      	mov	r1, fp
 80081f2:	b280      	uxth	r0, r0
 80081f4:	f7ff ff9e 	bl	8008134 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80081f8:	3401      	adds	r4, #1
 80081fa:	42a5      	cmp	r5, r4
 80081fc:	d915      	bls.n	800822a <DrawChar+0xa2>
      if(line & (1 << (width- j + offset- 1))) 
 80081fe:	1b2b      	subs	r3, r5, r4
 8008200:	443b      	add	r3, r7
 8008202:	3b01      	subs	r3, #1
 8008204:	2201      	movs	r2, #1
 8008206:	fa02 f303 	lsl.w	r3, r2, r3
 800820a:	4233      	tst	r3, r6
 800820c:	d0e6      	beq.n	80081dc <DrawChar+0x54>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800820e:	4b16      	ldr	r3, [pc, #88]	@ (8008268 <DrawChar+0xe0>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008216:	eb08 0004 	add.w	r0, r8, r4
 800821a:	4a14      	ldr	r2, [pc, #80]	@ (800826c <DrawChar+0xe4>)
 800821c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008220:	4659      	mov	r1, fp
 8008222:	b280      	uxth	r0, r0
 8008224:	f7ff ff86 	bl	8008134 <BSP_LCD_DrawPixel>
 8008228:	e7e6      	b.n	80081f8 <DrawChar+0x70>
    Ypos++;
 800822a:	f10b 0b01 	add.w	fp, fp, #1
 800822e:	fa1f fb8b 	uxth.w	fp, fp
  for(i = 0; i < height; i++)
 8008232:	f109 0901 	add.w	r9, r9, #1
 8008236:	9b01      	ldr	r3, [sp, #4]
 8008238:	454b      	cmp	r3, r9
 800823a:	d912      	bls.n	8008262 <DrawChar+0xda>
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 800823c:	fb09 f30a 	mul.w	r3, r9, sl
 8008240:	9a00      	ldr	r2, [sp, #0]
 8008242:	18d0      	adds	r0, r2, r3
    switch(((width + 7)/8))
 8008244:	f1ba 0f01 	cmp.w	sl, #1
 8008248:	d0be      	beq.n	80081c8 <DrawChar+0x40>
 800824a:	f1ba 0f02 	cmp.w	sl, #2
 800824e:	d0bf      	beq.n	80081d0 <DrawChar+0x48>
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8008250:	9a00      	ldr	r2, [sp, #0]
 8008252:	5cd3      	ldrb	r3, [r2, r3]
 8008254:	7846      	ldrb	r6, [r0, #1]
 8008256:	0236      	lsls	r6, r6, #8
 8008258:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800825c:	7883      	ldrb	r3, [r0, #2]
 800825e:	431e      	orrs	r6, r3
      break;
 8008260:	e7b4      	b.n	80081cc <DrawChar+0x44>
}
 8008262:	b003      	add	sp, #12
 8008264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008268:	20008b98 	.word	0x20008b98
 800826c:	20008b80 	.word	0x20008b80

08008270 <BSP_LCD_DisplayChar>:
{
 8008270:	b538      	push	{r3, r4, r5, lr}
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8008272:	4b0b      	ldr	r3, [pc, #44]	@ (80082a0 <BSP_LCD_DisplayChar+0x30>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800827a:	4c0a      	ldr	r4, [pc, #40]	@ (80082a4 <BSP_LCD_DisplayChar+0x34>)
 800827c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008280:	689c      	ldr	r4, [r3, #8]
 8008282:	6825      	ldr	r5, [r4, #0]
 8008284:	f1a2 0320 	sub.w	r3, r2, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8008288:	88e2      	ldrh	r2, [r4, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800828a:	fb02 f303 	mul.w	r3, r2, r3
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800828e:	88a2      	ldrh	r2, [r4, #4]
 8008290:	3207      	adds	r2, #7
 8008292:	10d2      	asrs	r2, r2, #3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8008294:	fb02 5203 	mla	r2, r2, r3, r5
 8008298:	f7ff ff76 	bl	8008188 <DrawChar>
}
 800829c:	bd38      	pop	{r3, r4, r5, pc}
 800829e:	bf00      	nop
 80082a0:	20008b98 	.word	0x20008b98
 80082a4:	20008b80 	.word	0x20008b80

080082a8 <BSP_LCD_DisplayStringAt>:
{
 80082a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ac:	4604      	mov	r4, r0
 80082ae:	460e      	mov	r6, r1
 80082b0:	4615      	mov	r5, r2
 80082b2:	4698      	mov	r8, r3
  uint8_t  *ptr = Text;
 80082b4:	4694      	mov	ip, r2
  uint32_t size = 0, xsize = 0; 
 80082b6:	2700      	movs	r7, #0
  while (*ptr++) size ++ ;
 80082b8:	e000      	b.n	80082bc <BSP_LCD_DisplayStringAt+0x14>
 80082ba:	3701      	adds	r7, #1
 80082bc:	f81c 2b01 	ldrb.w	r2, [ip], #1
 80082c0:	2a00      	cmp	r2, #0
 80082c2:	d1fa      	bne.n	80082ba <BSP_LCD_DisplayStringAt+0x12>
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80082c4:	f7ff fe96 	bl	8007ff4 <BSP_LCD_GetXSize>
 80082c8:	4b2a      	ldr	r3, [pc, #168]	@ (8008374 <BSP_LCD_DisplayStringAt+0xcc>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80082d0:	4a29      	ldr	r2, [pc, #164]	@ (8008378 <BSP_LCD_DisplayStringAt+0xd0>)
 80082d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	889a      	ldrh	r2, [r3, #4]
 80082da:	fbb0 f0f2 	udiv	r0, r0, r2
  switch (Mode)
 80082de:	f1b8 0f01 	cmp.w	r8, #1
 80082e2:	d007      	beq.n	80082f4 <BSP_LCD_DisplayStringAt+0x4c>
 80082e4:	f1b8 0f02 	cmp.w	r8, #2
 80082e8:	d00c      	beq.n	8008304 <BSP_LCD_DisplayStringAt+0x5c>
  if ((ref_column < 1) || (ref_column >= 0x8000))
 80082ea:	b223      	sxth	r3, r4
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	dd3e      	ble.n	800836e <BSP_LCD_DisplayStringAt+0xc6>
    ref_column = 1;
 80082f0:	2700      	movs	r7, #0
 80082f2:	e021      	b.n	8008338 <BSP_LCD_DisplayStringAt+0x90>
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80082f4:	1bc0      	subs	r0, r0, r7
 80082f6:	fb00 f302 	mul.w	r3, r0, r2
 80082fa:	f3c3 034f 	ubfx	r3, r3, #1, #16
 80082fe:	4423      	add	r3, r4
 8008300:	b29c      	uxth	r4, r3
      break;
 8008302:	e7f2      	b.n	80082ea <BSP_LCD_DisplayStringAt+0x42>
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8008304:	1bc3      	subs	r3, r0, r7
 8008306:	fb13 f302 	smulbb	r3, r3, r2
 800830a:	b29b      	uxth	r3, r3
 800830c:	1b1b      	subs	r3, r3, r4
 800830e:	b29c      	uxth	r4, r3
      break;
 8008310:	e7eb      	b.n	80082ea <BSP_LCD_DisplayStringAt+0x42>
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8008312:	4642      	mov	r2, r8
 8008314:	4631      	mov	r1, r6
 8008316:	4620      	mov	r0, r4
 8008318:	f7ff ffaa 	bl	8008270 <BSP_LCD_DisplayChar>
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 800831c:	4b15      	ldr	r3, [pc, #84]	@ (8008374 <BSP_LCD_DisplayStringAt+0xcc>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008324:	4a14      	ldr	r2, [pc, #80]	@ (8008378 <BSP_LCD_DisplayStringAt+0xd0>)
 8008326:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	889b      	ldrh	r3, [r3, #4]
 800832e:	4423      	add	r3, r4
 8008330:	b29c      	uxth	r4, r3
    Text++;
 8008332:	3501      	adds	r5, #1
    i++;
 8008334:	3701      	adds	r7, #1
 8008336:	b2bf      	uxth	r7, r7
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8008338:	f895 8000 	ldrb.w	r8, [r5]
 800833c:	f7ff fe5a 	bl	8007ff4 <BSP_LCD_GetXSize>
 8008340:	4b0c      	ldr	r3, [pc, #48]	@ (8008374 <BSP_LCD_DisplayStringAt+0xcc>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008348:	4a0b      	ldr	r2, [pc, #44]	@ (8008378 <BSP_LCD_DisplayStringAt+0xd0>)
 800834a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	889a      	ldrh	r2, [r3, #4]
 8008352:	fb02 0317 	mls	r3, r2, r7, r0
 8008356:	b29b      	uxth	r3, r3
 8008358:	f1b8 0100 	subs.w	r1, r8, #0
 800835c:	bf18      	it	ne
 800835e:	2101      	movne	r1, #1
 8008360:	4293      	cmp	r3, r2
 8008362:	bf38      	it	cc
 8008364:	2100      	movcc	r1, #0
 8008366:	2900      	cmp	r1, #0
 8008368:	d1d3      	bne.n	8008312 <BSP_LCD_DisplayStringAt+0x6a>
}
 800836a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ref_column = 1;
 800836e:	2401      	movs	r4, #1
 8008370:	e7be      	b.n	80082f0 <BSP_LCD_DisplayStringAt+0x48>
 8008372:	bf00      	nop
 8008374:	20008b98 	.word	0x20008b98
 8008378:	20008b80 	.word	0x20008b80

0800837c <BSP_LCD_DisplayOn>:
{
 800837c:	b508      	push	{r3, lr}
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 800837e:	4b09      	ldr	r3, [pc, #36]	@ (80083a4 <BSP_LCD_DisplayOn+0x28>)
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	6993      	ldr	r3, [r2, #24]
 8008384:	f043 0301 	orr.w	r3, r3, #1
 8008388:	6193      	str	r3, [r2, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 800838a:	2201      	movs	r2, #1
 800838c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8008390:	4805      	ldr	r0, [pc, #20]	@ (80083a8 <BSP_LCD_DisplayOn+0x2c>)
 8008392:	f000 fece 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8008396:	2201      	movs	r2, #1
 8008398:	2108      	movs	r1, #8
 800839a:	4804      	ldr	r0, [pc, #16]	@ (80083ac <BSP_LCD_DisplayOn+0x30>)
 800839c:	f000 fec9 	bl	8009132 <HAL_GPIO_WritePin>
}
 80083a0:	bd08      	pop	{r3, pc}
 80083a2:	bf00      	nop
 80083a4:	20008bdc 	.word	0x20008bdc
 80083a8:	40022000 	.word	0x40022000
 80083ac:	40022800 	.word	0x40022800

080083b0 <BSP_LCD_MspInit>:
{
 80083b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083b2:	b08f      	sub	sp, #60	@ 0x3c
  __HAL_RCC_LTDC_CLK_ENABLE();
 80083b4:	4b4a      	ldr	r3, [pc, #296]	@ (80084e0 <BSP_LCD_MspInit+0x130>)
 80083b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083b8:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80083bc:	645a      	str	r2, [r3, #68]	@ 0x44
 80083be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083c0:	f002 6280 	and.w	r2, r2, #67108864	@ 0x4000000
 80083c4:	9200      	str	r2, [sp, #0]
 80083c6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80083c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083ca:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80083ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80083d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083d2:	f402 0200 	and.w	r2, r2, #8388608	@ 0x800000
 80083d6:	9201      	str	r2, [sp, #4]
 80083d8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80083da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083dc:	f042 0210 	orr.w	r2, r2, #16
 80083e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80083e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083e4:	f002 0210 	and.w	r2, r2, #16
 80083e8:	9202      	str	r2, [sp, #8]
 80083ea:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80083ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80083f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083f6:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80083fa:	9203      	str	r2, [sp, #12]
 80083fc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80083fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008400:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008404:	631a      	str	r2, [r3, #48]	@ 0x30
 8008406:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008408:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800840c:	9204      	str	r2, [sp, #16]
 800840e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8008410:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008412:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008416:	631a      	str	r2, [r3, #48]	@ 0x30
 8008418:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800841a:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 800841e:	9205      	str	r2, [sp, #20]
 8008420:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8008422:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008424:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008428:	631a      	str	r2, [r3, #48]	@ 0x30
 800842a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800842c:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 8008430:	9206      	str	r2, [sp, #24]
 8008432:	9a06      	ldr	r2, [sp, #24]
  LCD_DISP_GPIO_CLK_ENABLE();
 8008434:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008436:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800843a:	631a      	str	r2, [r3, #48]	@ 0x30
 800843c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800843e:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8008442:	9207      	str	r2, [sp, #28]
 8008444:	9a07      	ldr	r2, [sp, #28]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8008446:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008448:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800844c:	631a      	str	r2, [r3, #48]	@ 0x30
 800844e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008454:	9308      	str	r3, [sp, #32]
 8008456:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8008458:	2310      	movs	r3, #16
 800845a:	9309      	str	r3, [sp, #36]	@ 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800845c:	2402      	movs	r4, #2
 800845e:	940a      	str	r4, [sp, #40]	@ 0x28
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8008460:	2300      	movs	r3, #0
 8008462:	930b      	str	r3, [sp, #44]	@ 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8008464:	940c      	str	r4, [sp, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8008466:	250e      	movs	r5, #14
 8008468:	950d      	str	r5, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800846a:	a909      	add	r1, sp, #36	@ 0x24
 800846c:	481d      	ldr	r0, [pc, #116]	@ (80084e4 <BSP_LCD_MspInit+0x134>)
 800846e:	f000 fd67 	bl	8008f40 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8008472:	f44f 5780 	mov.w	r7, #4096	@ 0x1000
 8008476:	9709      	str	r7, [sp, #36]	@ 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8008478:	940a      	str	r4, [sp, #40]	@ 0x28
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 800847a:	2309      	movs	r3, #9
 800847c:	930d      	str	r3, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800847e:	a909      	add	r1, sp, #36	@ 0x24
 8008480:	4819      	ldr	r0, [pc, #100]	@ (80084e8 <BSP_LCD_MspInit+0x138>)
 8008482:	f000 fd5d 	bl	8008f40 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | \
 8008486:	f44f 4367 	mov.w	r3, #59136	@ 0xe700
 800848a:	9309      	str	r3, [sp, #36]	@ 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800848c:	940a      	str	r4, [sp, #40]	@ 0x28
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800848e:	950d      	str	r5, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8008490:	4e16      	ldr	r6, [pc, #88]	@ (80084ec <BSP_LCD_MspInit+0x13c>)
 8008492:	a909      	add	r1, sp, #36	@ 0x24
 8008494:	4630      	mov	r0, r6
 8008496:	f000 fd53 	bl	8008f40 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 800849a:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 800849e:	9309      	str	r3, [sp, #36]	@ 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80084a0:	940a      	str	r4, [sp, #40]	@ 0x28
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80084a2:	950d      	str	r5, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 80084a4:	a909      	add	r1, sp, #36	@ 0x24
 80084a6:	4812      	ldr	r0, [pc, #72]	@ (80084f0 <BSP_LCD_MspInit+0x140>)
 80084a8:	f000 fd4a 	bl	8008f40 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 80084ac:	23f7      	movs	r3, #247	@ 0xf7
 80084ae:	9309      	str	r3, [sp, #36]	@ 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80084b0:	940a      	str	r4, [sp, #40]	@ 0x28
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80084b2:	950d      	str	r5, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 80084b4:	4c0f      	ldr	r4, [pc, #60]	@ (80084f4 <BSP_LCD_MspInit+0x144>)
 80084b6:	a909      	add	r1, sp, #36	@ 0x24
 80084b8:	4620      	mov	r0, r4
 80084ba:	f000 fd41 	bl	8008f40 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 80084be:	9709      	str	r7, [sp, #36]	@ 0x24
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80084c0:	2501      	movs	r5, #1
 80084c2:	950a      	str	r5, [sp, #40]	@ 0x28
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 80084c4:	a909      	add	r1, sp, #36	@ 0x24
 80084c6:	4630      	mov	r0, r6
 80084c8:	f000 fd3a 	bl	8008f40 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 80084cc:	2308      	movs	r3, #8
 80084ce:	9309      	str	r3, [sp, #36]	@ 0x24
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80084d0:	950a      	str	r5, [sp, #40]	@ 0x28
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80084d2:	a909      	add	r1, sp, #36	@ 0x24
 80084d4:	4620      	mov	r0, r4
 80084d6:	f000 fd33 	bl	8008f40 <HAL_GPIO_Init>
}
 80084da:	b00f      	add	sp, #60	@ 0x3c
 80084dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084de:	bf00      	nop
 80084e0:	40023800 	.word	0x40023800
 80084e4:	40021000 	.word	0x40021000
 80084e8:	40021800 	.word	0x40021800
 80084ec:	40022000 	.word	0x40022000
 80084f0:	40022400 	.word	0x40022400
 80084f4:	40022800 	.word	0x40022800

080084f8 <BSP_LCD_ClockConfig>:
{
 80084f8:	b508      	push	{r3, lr}
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80084fa:	4806      	ldr	r0, [pc, #24]	@ (8008514 <BSP_LCD_ClockConfig+0x1c>)
 80084fc:	2308      	movs	r3, #8
 80084fe:	6003      	str	r3, [r0, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8008500:	23c0      	movs	r3, #192	@ 0xc0
 8008502:	6143      	str	r3, [r0, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8008504:	2305      	movs	r3, #5
 8008506:	61c3      	str	r3, [r0, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8008508:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800850c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 800850e:	f001 fe65 	bl	800a1dc <HAL_RCCEx_PeriphCLKConfig>
}
 8008512:	bd08      	pop	{r3, pc}
 8008514:	20008afc 	.word	0x20008afc

08008518 <BSP_LCD_Init>:
{    
 8008518:	b510      	push	{r4, lr}
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 800851a:	4c25      	ldr	r4, [pc, #148]	@ (80085b0 <BSP_LCD_Init+0x98>)
 800851c:	2328      	movs	r3, #40	@ 0x28
 800851e:	6163      	str	r3, [r4, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8008520:	2309      	movs	r3, #9
 8008522:	61a3      	str	r3, [r4, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8008524:	2335      	movs	r3, #53	@ 0x35
 8008526:	61e3      	str	r3, [r4, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8008528:	230b      	movs	r3, #11
 800852a:	6223      	str	r3, [r4, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 800852c:	f240 131b 	movw	r3, #283	@ 0x11b
 8008530:	62a3      	str	r3, [r4, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8008532:	f240 2315 	movw	r3, #533	@ 0x215
 8008536:	6263      	str	r3, [r4, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8008538:	f240 131d 	movw	r3, #285	@ 0x11d
 800853c:	6323      	str	r3, [r4, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 800853e:	f240 2335 	movw	r3, #565	@ 0x235
 8008542:	62e3      	str	r3, [r4, #44]	@ 0x2c
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8008544:	2100      	movs	r1, #0
 8008546:	4620      	mov	r0, r4
 8008548:	f7ff ffd6 	bl	80084f8 <BSP_LCD_ClockConfig>
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 800854c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8008550:	6623      	str	r3, [r4, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8008552:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8008556:	6663      	str	r3, [r4, #100]	@ 0x64
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8008558:	2300      	movs	r3, #0
 800855a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 800855e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8008562:	f884 3036 	strb.w	r3, [r4, #54]	@ 0x36
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8008566:	6063      	str	r3, [r4, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8008568:	60a3      	str	r3, [r4, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 800856a:	60e3      	str	r3, [r4, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800856c:	6123      	str	r3, [r4, #16]
  hLtdcHandler.Instance = LTDC;
 800856e:	4b11      	ldr	r3, [pc, #68]	@ (80085b4 <BSP_LCD_Init+0x9c>)
 8008570:	6023      	str	r3, [r4, #0]
  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8008572:	4620      	mov	r0, r4
 8008574:	f001 fadb 	bl	8009b2e <HAL_LTDC_GetState>
 8008578:	b1a0      	cbz	r0, 80085a4 <BSP_LCD_Init+0x8c>
  HAL_LTDC_Init(&hLtdcHandler);
 800857a:	480d      	ldr	r0, [pc, #52]	@ (80085b0 <BSP_LCD_Init+0x98>)
 800857c:	f001 fa04 	bl	8009988 <HAL_LTDC_Init>
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8008580:	2201      	movs	r2, #1
 8008582:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8008586:	480c      	ldr	r0, [pc, #48]	@ (80085b8 <BSP_LCD_Init+0xa0>)
 8008588:	f000 fdd3 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 800858c:	2201      	movs	r2, #1
 800858e:	2108      	movs	r1, #8
 8008590:	480a      	ldr	r0, [pc, #40]	@ (80085bc <BSP_LCD_Init+0xa4>)
 8008592:	f000 fdce 	bl	8009132 <HAL_GPIO_WritePin>
  BSP_SDRAM_Init();
 8008596:	f000 f91f 	bl	80087d8 <BSP_SDRAM_Init>
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800859a:	4809      	ldr	r0, [pc, #36]	@ (80085c0 <BSP_LCD_Init+0xa8>)
 800859c:	f7ff fd9e 	bl	80080dc <BSP_LCD_SetFont>
}
 80085a0:	2000      	movs	r0, #0
 80085a2:	bd10      	pop	{r4, pc}
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 80085a4:	2100      	movs	r1, #0
 80085a6:	4620      	mov	r0, r4
 80085a8:	f7ff ff02 	bl	80083b0 <BSP_LCD_MspInit>
 80085ac:	e7e5      	b.n	800857a <BSP_LCD_Init+0x62>
 80085ae:	bf00      	nop
 80085b0:	20008bdc 	.word	0x20008bdc
 80085b4:	40016800 	.word	0x40016800
 80085b8:	40022000 	.word	0x40022000
 80085bc:	40022800 	.word	0x40022800
 80085c0:	20008420 	.word	0x20008420

080085c4 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80085c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085c8:	b083      	sub	sp, #12
 80085ca:	4681      	mov	r9, r0
  __IO uint32_t tmpmrd = 0;
 80085cc:	f04f 0800 	mov.w	r8, #0
 80085d0:	f8cd 8004 	str.w	r8, [sp, #4]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80085d4:	4c20      	ldr	r4, [pc, #128]	@ (8008658 <BSP_SDRAM_Initialization_sequence+0x94>)
 80085d6:	2601      	movs	r6, #1
 80085d8:	6026      	str	r6, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80085da:	2710      	movs	r7, #16
 80085dc:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 80085de:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 80085e0:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80085e4:	4d1d      	ldr	r5, [pc, #116]	@ (800865c <BSP_SDRAM_Initialization_sequence+0x98>)
 80085e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80085ea:	4621      	mov	r1, r4
 80085ec:	4628      	mov	r0, r5
 80085ee:	f002 f8ee 	bl	800a7ce <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80085f2:	4630      	mov	r0, r6
 80085f4:	f000 f980 	bl	80088f8 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80085f8:	2302      	movs	r3, #2
 80085fa:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80085fc:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 80085fe:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 8008600:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8008604:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008608:	4621      	mov	r1, r4
 800860a:	4628      	mov	r0, r5
 800860c:	f002 f8df 	bl	800a7ce <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8008610:	2303      	movs	r3, #3
 8008612:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8008614:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 8;
 8008616:	2308      	movs	r3, #8
 8008618:	60a3      	str	r3, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 800861a:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800861e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008622:	4621      	mov	r1, r4
 8008624:	4628      	mov	r0, r5
 8008626:	f002 f8d2 	bl	800a7ce <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800862a:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800862e:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8008630:	2304      	movs	r3, #4
 8008632:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8008634:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8008636:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8008638:	9b01      	ldr	r3, [sp, #4]
 800863a:	60e3      	str	r3, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800863c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008640:	4621      	mov	r1, r4
 8008642:	4628      	mov	r0, r5
 8008644:	f002 f8c3 	bl	800a7ce <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8008648:	4649      	mov	r1, r9
 800864a:	4628      	mov	r0, r5
 800864c:	f002 f8da 	bl	800a804 <HAL_SDRAM_ProgramRefreshRate>
}
 8008650:	b003      	add	sp, #12
 8008652:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008656:	bf00      	nop
 8008658:	20008ce4 	.word	0x20008ce4
 800865c:	20008d10 	.word	0x20008d10

08008660 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8008660:	b570      	push	{r4, r5, r6, lr}
 8008662:	b08e      	sub	sp, #56	@ 0x38
 8008664:	4606      	mov	r6, r0
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8008666:	4b53      	ldr	r3, [pc, #332]	@ (80087b4 <BSP_SDRAM_MspInit+0x154>)
 8008668:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800866a:	f042 0201 	orr.w	r2, r2, #1
 800866e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008670:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008672:	f002 0201 	and.w	r2, r2, #1
 8008676:	9201      	str	r2, [sp, #4]
 8008678:	9a01      	ldr	r2, [sp, #4]
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800867a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800867c:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8008680:	631a      	str	r2, [r3, #48]	@ 0x30
 8008682:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008684:	f402 0280 	and.w	r2, r2, #4194304	@ 0x400000
 8008688:	9202      	str	r2, [sp, #8]
 800868a:	9a02      	ldr	r2, [sp, #8]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800868c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800868e:	f042 0204 	orr.w	r2, r2, #4
 8008692:	631a      	str	r2, [r3, #48]	@ 0x30
 8008694:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008696:	f002 0204 	and.w	r2, r2, #4
 800869a:	9203      	str	r2, [sp, #12]
 800869c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800869e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086a0:	f042 0208 	orr.w	r2, r2, #8
 80086a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80086a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086a8:	f002 0208 	and.w	r2, r2, #8
 80086ac:	9204      	str	r2, [sp, #16]
 80086ae:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80086b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086b2:	f042 0210 	orr.w	r2, r2, #16
 80086b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80086b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086ba:	f002 0210 	and.w	r2, r2, #16
 80086be:	9205      	str	r2, [sp, #20]
 80086c0:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80086c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086c4:	f042 0220 	orr.w	r2, r2, #32
 80086c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80086ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086cc:	f002 0220 	and.w	r2, r2, #32
 80086d0:	9206      	str	r2, [sp, #24]
 80086d2:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80086d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80086da:	631a      	str	r2, [r3, #48]	@ 0x30
 80086dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086de:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80086e2:	9207      	str	r2, [sp, #28]
 80086e4:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80086e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086e8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80086ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80086ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086f4:	9308      	str	r3, [sp, #32]
 80086f6:	9b08      	ldr	r3, [sp, #32]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80086f8:	2302      	movs	r3, #2
 80086fa:	930a      	str	r3, [sp, #40]	@ 0x28
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80086fc:	2201      	movs	r2, #1
 80086fe:	920b      	str	r2, [sp, #44]	@ 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8008700:	930c      	str	r3, [sp, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8008702:	230c      	movs	r3, #12
 8008704:	930d      	str	r3, [sp, #52]	@ 0x34
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8008706:	2308      	movs	r3, #8
 8008708:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800870a:	a909      	add	r1, sp, #36	@ 0x24
 800870c:	482a      	ldr	r0, [pc, #168]	@ (80087b8 <BSP_SDRAM_MspInit+0x158>)
 800870e:	f000 fc17 	bl	8008f40 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_8 | GPIO_PIN_9 |
 8008712:	f24c 730b 	movw	r3, #50955	@ 0xc70b
 8008716:	9309      	str	r3, [sp, #36]	@ 0x24
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8008718:	a909      	add	r1, sp, #36	@ 0x24
 800871a:	4828      	ldr	r0, [pc, #160]	@ (80087bc <BSP_SDRAM_MspInit+0x15c>)
 800871c:	f000 fc10 	bl	8008f40 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8008720:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8008724:	9309      	str	r3, [sp, #36]	@ 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8008726:	a909      	add	r1, sp, #36	@ 0x24
 8008728:	4825      	ldr	r0, [pc, #148]	@ (80087c0 <BSP_SDRAM_MspInit+0x160>)
 800872a:	f000 fc09 	bl	8008f40 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800872e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8008732:	9309      	str	r3, [sp, #36]	@ 0x24
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8008734:	a909      	add	r1, sp, #36	@ 0x24
 8008736:	4823      	ldr	r0, [pc, #140]	@ (80087c4 <BSP_SDRAM_MspInit+0x164>)
 8008738:	f000 fc02 	bl	8008f40 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 800873c:	f248 1333 	movw	r3, #33075	@ 0x8133
 8008740:	9309      	str	r3, [sp, #36]	@ 0x24
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8008742:	a909      	add	r1, sp, #36	@ 0x24
 8008744:	4820      	ldr	r0, [pc, #128]	@ (80087c8 <BSP_SDRAM_MspInit+0x168>)
 8008746:	f000 fbfb 	bl	8008f40 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 800874a:	2328      	movs	r3, #40	@ 0x28
 800874c:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800874e:	a909      	add	r1, sp, #36	@ 0x24
 8008750:	481e      	ldr	r0, [pc, #120]	@ (80087cc <BSP_SDRAM_MspInit+0x16c>)
 8008752:	f000 fbf5 	bl	8008f40 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8008756:	4c1e      	ldr	r4, [pc, #120]	@ (80087d0 <BSP_SDRAM_MspInit+0x170>)
 8008758:	2500      	movs	r5, #0
 800875a:	6065      	str	r5, [r4, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800875c:	2380      	movs	r3, #128	@ 0x80
 800875e:	60a3      	str	r3, [r4, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8008760:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008764:	60e3      	str	r3, [r4, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8008766:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800876a:	6123      	str	r3, [r4, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800876c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008770:	6163      	str	r3, [r4, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8008772:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008776:	61a3      	str	r3, [r4, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8008778:	61e5      	str	r5, [r4, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 800877a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800877e:	6223      	str	r3, [r4, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8008780:	6265      	str	r5, [r4, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8008782:	2303      	movs	r3, #3
 8008784:	62a3      	str	r3, [r4, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8008786:	62e5      	str	r5, [r4, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8008788:	6325      	str	r5, [r4, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 800878a:	4b12      	ldr	r3, [pc, #72]	@ (80087d4 <BSP_SDRAM_MspInit+0x174>)
 800878c:	6023      	str	r3, [r4, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800878e:	6334      	str	r4, [r6, #48]	@ 0x30
 8008790:	63a6      	str	r6, [r4, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8008792:	4620      	mov	r0, r4
 8008794:	f000 fa0c 	bl	8008bb0 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8008798:	4620      	mov	r0, r4
 800879a:	f000 f9a3 	bl	8008ae4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 5, 0);
 800879e:	462a      	mov	r2, r5
 80087a0:	2105      	movs	r1, #5
 80087a2:	2038      	movs	r0, #56	@ 0x38
 80087a4:	f000 f90e 	bl	80089c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80087a8:	2038      	movs	r0, #56	@ 0x38
 80087aa:	f000 f91b 	bl	80089e4 <HAL_NVIC_EnableIRQ>
}
 80087ae:	b00e      	add	sp, #56	@ 0x38
 80087b0:	bd70      	pop	{r4, r5, r6, pc}
 80087b2:	bf00      	nop
 80087b4:	40023800 	.word	0x40023800
 80087b8:	40020800 	.word	0x40020800
 80087bc:	40020c00 	.word	0x40020c00
 80087c0:	40021000 	.word	0x40021000
 80087c4:	40021400 	.word	0x40021400
 80087c8:	40021800 	.word	0x40021800
 80087cc:	40021c00 	.word	0x40021c00
 80087d0:	20008c84 	.word	0x20008c84
 80087d4:	40026410 	.word	0x40026410

080087d8 <BSP_SDRAM_Init>:
{ 
 80087d8:	b538      	push	{r3, r4, r5, lr}
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80087da:	4c1b      	ldr	r4, [pc, #108]	@ (8008848 <BSP_SDRAM_Init+0x70>)
 80087dc:	4b1b      	ldr	r3, [pc, #108]	@ (800884c <BSP_SDRAM_Init+0x74>)
 80087de:	6023      	str	r3, [r4, #0]
  Timing.LoadToActiveDelay    = 2;
 80087e0:	4d1b      	ldr	r5, [pc, #108]	@ (8008850 <BSP_SDRAM_Init+0x78>)
 80087e2:	2302      	movs	r3, #2
 80087e4:	602b      	str	r3, [r5, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80087e6:	2107      	movs	r1, #7
 80087e8:	6069      	str	r1, [r5, #4]
  Timing.SelfRefreshTime      = 4;
 80087ea:	2204      	movs	r2, #4
 80087ec:	60aa      	str	r2, [r5, #8]
  Timing.RowCycleDelay        = 7;
 80087ee:	60e9      	str	r1, [r5, #12]
  Timing.WriteRecoveryTime    = 2;
 80087f0:	612b      	str	r3, [r5, #16]
  Timing.RPDelay              = 2;
 80087f2:	616b      	str	r3, [r5, #20]
  Timing.RCDDelay             = 2;
 80087f4:	61ab      	str	r3, [r5, #24]
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80087f6:	2100      	movs	r1, #0
 80087f8:	6061      	str	r1, [r4, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80087fa:	60a1      	str	r1, [r4, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80087fc:	60e2      	str	r2, [r4, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80087fe:	2310      	movs	r3, #16
 8008800:	6123      	str	r3, [r4, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8008802:	2340      	movs	r3, #64	@ 0x40
 8008804:	6163      	str	r3, [r4, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8008806:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800880a:	61a3      	str	r3, [r4, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800880c:	61e1      	str	r1, [r4, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800880e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008812:	6223      	str	r3, [r4, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8008814:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008818:	6263      	str	r3, [r4, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800881a:	62a1      	str	r1, [r4, #40]	@ 0x28
  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800881c:	4620      	mov	r0, r4
 800881e:	f7ff ff1f 	bl	8008660 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8008822:	4629      	mov	r1, r5
 8008824:	4620      	mov	r0, r4
 8008826:	f001 ffb2 	bl	800a78e <HAL_SDRAM_Init>
 800882a:	b148      	cbz	r0, 8008840 <BSP_SDRAM_Init+0x68>
    sdramstatus = SDRAM_ERROR;
 800882c:	4b09      	ldr	r3, [pc, #36]	@ (8008854 <BSP_SDRAM_Init+0x7c>)
 800882e:	2201      	movs	r2, #1
 8008830:	701a      	strb	r2, [r3, #0]
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8008832:	f240 6003 	movw	r0, #1539	@ 0x603
 8008836:	f7ff fec5 	bl	80085c4 <BSP_SDRAM_Initialization_sequence>
}
 800883a:	4b06      	ldr	r3, [pc, #24]	@ (8008854 <BSP_SDRAM_Init+0x7c>)
 800883c:	7818      	ldrb	r0, [r3, #0]
 800883e:	bd38      	pop	{r3, r4, r5, pc}
    sdramstatus = SDRAM_OK;
 8008840:	4b04      	ldr	r3, [pc, #16]	@ (8008854 <BSP_SDRAM_Init+0x7c>)
 8008842:	2200      	movs	r2, #0
 8008844:	701a      	strb	r2, [r3, #0]
 8008846:	e7f4      	b.n	8008832 <BSP_SDRAM_Init+0x5a>
 8008848:	20008d10 	.word	0x20008d10
 800884c:	a0000140 	.word	0xa0000140
 8008850:	20008cf4 	.word	0x20008cf4
 8008854:	20000010 	.word	0x20000010

08008858 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8008858:	4770      	bx	lr
	...

0800885c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800885c:	b510      	push	{r4, lr}
 800885e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008860:	4b0e      	ldr	r3, [pc, #56]	@ (800889c <HAL_InitTick+0x40>)
 8008862:	781a      	ldrb	r2, [r3, #0]
 8008864:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008868:	fbb3 f3f2 	udiv	r3, r3, r2
 800886c:	4a0c      	ldr	r2, [pc, #48]	@ (80088a0 <HAL_InitTick+0x44>)
 800886e:	6810      	ldr	r0, [r2, #0]
 8008870:	fbb0 f0f3 	udiv	r0, r0, r3
 8008874:	f000 f8ba 	bl	80089ec <HAL_SYSTICK_Config>
 8008878:	b968      	cbnz	r0, 8008896 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800887a:	2c0f      	cmp	r4, #15
 800887c:	d901      	bls.n	8008882 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800887e:	2001      	movs	r0, #1
 8008880:	e00a      	b.n	8008898 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008882:	2200      	movs	r2, #0
 8008884:	4621      	mov	r1, r4
 8008886:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800888a:	f000 f89b 	bl	80089c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800888e:	4b05      	ldr	r3, [pc, #20]	@ (80088a4 <HAL_InitTick+0x48>)
 8008890:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008892:	2000      	movs	r0, #0
 8008894:	e000      	b.n	8008898 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8008896:	2001      	movs	r0, #1
}
 8008898:	bd10      	pop	{r4, pc}
 800889a:	bf00      	nop
 800889c:	20000011 	.word	0x20000011
 80088a0:	2000001c 	.word	0x2000001c
 80088a4:	20000014 	.word	0x20000014

080088a8 <HAL_Init>:
{
 80088a8:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 80088aa:	4b09      	ldr	r3, [pc, #36]	@ (80088d0 <HAL_Init+0x28>)
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088b2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088ba:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80088bc:	2003      	movs	r0, #3
 80088be:	f000 f86f 	bl	80089a0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80088c2:	2000      	movs	r0, #0
 80088c4:	f7ff ffca 	bl	800885c <HAL_InitTick>
  HAL_MspInit();
 80088c8:	f7ff ffc6 	bl	8008858 <HAL_MspInit>
}
 80088cc:	2000      	movs	r0, #0
 80088ce:	bd08      	pop	{r3, pc}
 80088d0:	40023c00 	.word	0x40023c00

080088d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80088d4:	4a03      	ldr	r2, [pc, #12]	@ (80088e4 <HAL_IncTick+0x10>)
 80088d6:	6811      	ldr	r1, [r2, #0]
 80088d8:	4b03      	ldr	r3, [pc, #12]	@ (80088e8 <HAL_IncTick+0x14>)
 80088da:	781b      	ldrb	r3, [r3, #0]
 80088dc:	440b      	add	r3, r1
 80088de:	6013      	str	r3, [r2, #0]
}
 80088e0:	4770      	bx	lr
 80088e2:	bf00      	nop
 80088e4:	20008d44 	.word	0x20008d44
 80088e8:	20000011 	.word	0x20000011

080088ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80088ec:	4b01      	ldr	r3, [pc, #4]	@ (80088f4 <HAL_GetTick+0x8>)
 80088ee:	6818      	ldr	r0, [r3, #0]
}
 80088f0:	4770      	bx	lr
 80088f2:	bf00      	nop
 80088f4:	20008d44 	.word	0x20008d44

080088f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80088f8:	b538      	push	{r3, r4, r5, lr}
 80088fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80088fc:	f7ff fff6 	bl	80088ec <HAL_GetTick>
 8008900:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008902:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8008906:	d002      	beq.n	800890e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8008908:	4b04      	ldr	r3, [pc, #16]	@ (800891c <HAL_Delay+0x24>)
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800890e:	f7ff ffed 	bl	80088ec <HAL_GetTick>
 8008912:	1b40      	subs	r0, r0, r5
 8008914:	42a0      	cmp	r0, r4
 8008916:	d3fa      	bcc.n	800890e <HAL_Delay+0x16>
  {
  }
}
 8008918:	bd38      	pop	{r3, r4, r5, pc}
 800891a:	bf00      	nop
 800891c:	20000011 	.word	0x20000011

08008920 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8008920:	2800      	cmp	r0, #0
 8008922:	db07      	blt.n	8008934 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008924:	f000 021f 	and.w	r2, r0, #31
 8008928:	0940      	lsrs	r0, r0, #5
 800892a:	2301      	movs	r3, #1
 800892c:	4093      	lsls	r3, r2
 800892e:	4a02      	ldr	r2, [pc, #8]	@ (8008938 <__NVIC_EnableIRQ+0x18>)
 8008930:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	e000e100 	.word	0xe000e100

0800893c <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 800893c:	2800      	cmp	r0, #0
 800893e:	db04      	blt.n	800894a <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008940:	0109      	lsls	r1, r1, #4
 8008942:	b2c9      	uxtb	r1, r1
 8008944:	4b04      	ldr	r3, [pc, #16]	@ (8008958 <__NVIC_SetPriority+0x1c>)
 8008946:	5419      	strb	r1, [r3, r0]
 8008948:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800894a:	f000 000f 	and.w	r0, r0, #15
 800894e:	0109      	lsls	r1, r1, #4
 8008950:	b2c9      	uxtb	r1, r1
 8008952:	4b02      	ldr	r3, [pc, #8]	@ (800895c <__NVIC_SetPriority+0x20>)
 8008954:	5419      	strb	r1, [r3, r0]
  }
}
 8008956:	4770      	bx	lr
 8008958:	e000e400 	.word	0xe000e400
 800895c:	e000ed14 	.word	0xe000ed14

08008960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008960:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008962:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008966:	f1c0 0c07 	rsb	ip, r0, #7
 800896a:	f1bc 0f04 	cmp.w	ip, #4
 800896e:	bf28      	it	cs
 8008970:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008974:	1d03      	adds	r3, r0, #4
 8008976:	2b06      	cmp	r3, #6
 8008978:	d90f      	bls.n	800899a <NVIC_EncodePriority+0x3a>
 800897a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800897c:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8008980:	fa0e f00c 	lsl.w	r0, lr, ip
 8008984:	ea21 0100 	bic.w	r1, r1, r0
 8008988:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800898a:	fa0e fe03 	lsl.w	lr, lr, r3
 800898e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8008992:	ea41 0002 	orr.w	r0, r1, r2
 8008996:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800899a:	2300      	movs	r3, #0
 800899c:	e7ee      	b.n	800897c <NVIC_EncodePriority+0x1c>
	...

080089a0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80089a0:	4906      	ldr	r1, [pc, #24]	@ (80089bc <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80089a2:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80089a4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80089a8:	041b      	lsls	r3, r3, #16
 80089aa:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80089ac:	0200      	lsls	r0, r0, #8
 80089ae:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80089b2:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80089b4:	4a02      	ldr	r2, [pc, #8]	@ (80089c0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80089b6:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 80089b8:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80089ba:	4770      	bx	lr
 80089bc:	e000ed00 	.word	0xe000ed00
 80089c0:	05fa0000 	.word	0x05fa0000

080089c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80089c4:	b510      	push	{r4, lr}
 80089c6:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80089c8:	4b05      	ldr	r3, [pc, #20]	@ (80089e0 <HAL_NVIC_SetPriority+0x1c>)
 80089ca:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80089cc:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80089d0:	f7ff ffc6 	bl	8008960 <NVIC_EncodePriority>
 80089d4:	4601      	mov	r1, r0
 80089d6:	4620      	mov	r0, r4
 80089d8:	f7ff ffb0 	bl	800893c <__NVIC_SetPriority>
}
 80089dc:	bd10      	pop	{r4, pc}
 80089de:	bf00      	nop
 80089e0:	e000ed00 	.word	0xe000ed00

080089e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80089e4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80089e6:	f7ff ff9b 	bl	8008920 <__NVIC_EnableIRQ>
}
 80089ea:	bd08      	pop	{r3, pc}

080089ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80089ec:	3801      	subs	r0, #1
 80089ee:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80089f2:	d20b      	bcs.n	8008a0c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80089f4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80089f8:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089fa:	4a05      	ldr	r2, [pc, #20]	@ (8008a10 <HAL_SYSTICK_Config+0x24>)
 80089fc:	21f0      	movs	r1, #240	@ 0xf0
 80089fe:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008a02:	2000      	movs	r0, #0
 8008a04:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008a06:	2207      	movs	r2, #7
 8008a08:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008a0a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8008a0c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8008a0e:	4770      	bx	lr
 8008a10:	e000ed00 	.word	0xe000ed00

08008a14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008a14:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008a16:	6801      	ldr	r1, [r0, #0]
 8008a18:	b2ca      	uxtb	r2, r1
 8008a1a:	3a10      	subs	r2, #16
 8008a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8008a48 <DMA_CalcBaseAndBitshift+0x34>)
 8008a1e:	fba3 4302 	umull	r4, r3, r3, r2
 8008a22:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008a24:	4c09      	ldr	r4, [pc, #36]	@ (8008a4c <DMA_CalcBaseAndBitshift+0x38>)
 8008a26:	5ce3      	ldrb	r3, [r4, r3]
 8008a28:	65c3      	str	r3, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8008a2a:	2a5f      	cmp	r2, #95	@ 0x5f
 8008a2c:	d907      	bls.n	8008a3e <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008a2e:	4b08      	ldr	r3, [pc, #32]	@ (8008a50 <DMA_CalcBaseAndBitshift+0x3c>)
 8008a30:	400b      	ands	r3, r1
 8008a32:	3304      	adds	r3, #4
 8008a34:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8008a36:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8008a38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a3c:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008a3e:	4b04      	ldr	r3, [pc, #16]	@ (8008a50 <DMA_CalcBaseAndBitshift+0x3c>)
 8008a40:	400b      	ands	r3, r1
 8008a42:	6583      	str	r3, [r0, #88]	@ 0x58
 8008a44:	e7f7      	b.n	8008a36 <DMA_CalcBaseAndBitshift+0x22>
 8008a46:	bf00      	nop
 8008a48:	aaaaaaab 	.word	0xaaaaaaab
 8008a4c:	0802d174 	.word	0x0802d174
 8008a50:	fffffc00 	.word	0xfffffc00

08008a54 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008a54:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008a56:	6982      	ldr	r2, [r0, #24]
 8008a58:	b992      	cbnz	r2, 8008a80 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d00a      	beq.n	8008a74 <DMA_CheckFifoParam+0x20>
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	d002      	beq.n	8008a68 <DMA_CheckFifoParam+0x14>
 8008a62:	b10b      	cbz	r3, 8008a68 <DMA_CheckFifoParam+0x14>
 8008a64:	2000      	movs	r0, #0
 8008a66:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a68:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8008a6a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8008a6e:	d128      	bne.n	8008ac2 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8008a70:	2000      	movs	r0, #0
 8008a72:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a74:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8008a76:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008a7a:	d024      	beq.n	8008ac6 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8008a7c:	2000      	movs	r0, #0
 8008a7e:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008a80:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8008a84:	d009      	beq.n	8008a9a <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	d925      	bls.n	8008ad6 <DMA_CheckFifoParam+0x82>
 8008a8a:	2b03      	cmp	r3, #3
 8008a8c:	d125      	bne.n	8008ada <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a8e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8008a90:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8008a94:	d123      	bne.n	8008ade <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8008a96:	2000      	movs	r0, #0
 8008a98:	4770      	bx	lr
    switch (tmp)
 8008a9a:	2b03      	cmp	r3, #3
 8008a9c:	d803      	bhi.n	8008aa6 <DMA_CheckFifoParam+0x52>
 8008a9e:	e8df f003 	tbb	[pc, r3]
 8008aa2:	0414      	.short	0x0414
 8008aa4:	0a14      	.short	0x0a14
 8008aa6:	2000      	movs	r0, #0
 8008aa8:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008aaa:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8008aac:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8008ab0:	d10d      	bne.n	8008ace <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8008ab2:	2000      	movs	r0, #0
 8008ab4:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ab6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8008ab8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008abc:	d009      	beq.n	8008ad2 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8008abe:	2000      	movs	r0, #0
 8008ac0:	4770      	bx	lr
        status = HAL_ERROR;
 8008ac2:	2001      	movs	r0, #1
 8008ac4:	4770      	bx	lr
        status = HAL_ERROR;
 8008ac6:	2001      	movs	r0, #1
 8008ac8:	4770      	bx	lr
      status = HAL_ERROR;
 8008aca:	2001      	movs	r0, #1
 8008acc:	4770      	bx	lr
        status = HAL_ERROR;
 8008ace:	2001      	movs	r0, #1
 8008ad0:	4770      	bx	lr
        status = HAL_ERROR;
 8008ad2:	2001      	movs	r0, #1
 8008ad4:	4770      	bx	lr
      status = HAL_ERROR;
 8008ad6:	2001      	movs	r0, #1
 8008ad8:	4770      	bx	lr
    switch (tmp)
 8008ada:	2000      	movs	r0, #0
 8008adc:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8008ade:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8008ae0:	4770      	bx	lr
	...

08008ae4 <HAL_DMA_Init>:
{
 8008ae4:	b570      	push	{r4, r5, r6, lr}
 8008ae6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8008ae8:	f7ff ff00 	bl	80088ec <HAL_GetTick>
  if(hdma == NULL)
 8008aec:	2c00      	cmp	r4, #0
 8008aee:	d05b      	beq.n	8008ba8 <HAL_DMA_Init+0xc4>
 8008af0:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 8008af2:	2300      	movs	r3, #0
 8008af4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8008af8:	2302      	movs	r3, #2
 8008afa:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_DMA_DISABLE(hdma);
 8008afe:	6822      	ldr	r2, [r4, #0]
 8008b00:	6813      	ldr	r3, [r2, #0]
 8008b02:	f023 0301 	bic.w	r3, r3, #1
 8008b06:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008b08:	6823      	ldr	r3, [r4, #0]
 8008b0a:	681a      	ldr	r2, [r3, #0]
 8008b0c:	f012 0f01 	tst.w	r2, #1
 8008b10:	d00a      	beq.n	8008b28 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008b12:	f7ff feeb 	bl	80088ec <HAL_GetTick>
 8008b16:	1b43      	subs	r3, r0, r5
 8008b18:	2b05      	cmp	r3, #5
 8008b1a:	d9f5      	bls.n	8008b08 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008b1c:	2320      	movs	r3, #32
 8008b1e:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008b20:	2003      	movs	r0, #3
 8008b22:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8008b26:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8008b28:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008b2a:	4920      	ldr	r1, [pc, #128]	@ (8008bac <HAL_DMA_Init+0xc8>)
 8008b2c:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008b2e:	6862      	ldr	r2, [r4, #4]
 8008b30:	68a0      	ldr	r0, [r4, #8]
 8008b32:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b34:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008b36:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b38:	6920      	ldr	r0, [r4, #16]
 8008b3a:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b3c:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b3e:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b40:	69a0      	ldr	r0, [r4, #24]
 8008b42:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8008b44:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b46:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8008b48:	6a20      	ldr	r0, [r4, #32]
 8008b4a:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008b4c:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008b4e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008b50:	2904      	cmp	r1, #4
 8008b52:	d01e      	beq.n	8008b92 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8008b54:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8008b56:	6826      	ldr	r6, [r4, #0]
 8008b58:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008b5a:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8008b5e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008b60:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008b62:	2b04      	cmp	r3, #4
 8008b64:	d107      	bne.n	8008b76 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8008b66:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008b68:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008b6a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008b6c:	b11b      	cbz	r3, 8008b76 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008b6e:	4620      	mov	r0, r4
 8008b70:	f7ff ff70 	bl	8008a54 <DMA_CheckFifoParam>
 8008b74:	b990      	cbnz	r0, 8008b9c <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8008b76:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008b78:	4620      	mov	r0, r4
 8008b7a:	f7ff ff4b 	bl	8008a14 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008b7e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8008b80:	233f      	movs	r3, #63	@ 0x3f
 8008b82:	4093      	lsls	r3, r2
 8008b84:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008b86:	2000      	movs	r0, #0
 8008b88:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8008b90:	e7c9      	b.n	8008b26 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008b92:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008b94:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8008b96:	4301      	orrs	r1, r0
 8008b98:	430a      	orrs	r2, r1
 8008b9a:	e7db      	b.n	8008b54 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008b9c:	2340      	movs	r3, #64	@ 0x40
 8008b9e:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8008ba0:	2001      	movs	r0, #1
 8008ba2:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8008ba6:	e7be      	b.n	8008b26 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8008ba8:	2001      	movs	r0, #1
 8008baa:	e7bc      	b.n	8008b26 <HAL_DMA_Init+0x42>
 8008bac:	f010803f 	.word	0xf010803f

08008bb0 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	d02d      	beq.n	8008c10 <HAL_DMA_DeInit+0x60>
{
 8008bb4:	b538      	push	{r3, r4, r5, lr}
 8008bb6:	4605      	mov	r5, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8008bb8:	f890 0035 	ldrb.w	r0, [r0, #53]	@ 0x35
 8008bbc:	b2c0      	uxtb	r0, r0
 8008bbe:	2802      	cmp	r0, #2
 8008bc0:	d025      	beq.n	8008c0e <HAL_DMA_DeInit+0x5e>
  __HAL_DMA_DISABLE(hdma);
 8008bc2:	682a      	ldr	r2, [r5, #0]
 8008bc4:	6813      	ldr	r3, [r2, #0]
 8008bc6:	f023 0301 	bic.w	r3, r3, #1
 8008bca:	6013      	str	r3, [r2, #0]
  hdma->Instance->CR   = 0U;
 8008bcc:	682b      	ldr	r3, [r5, #0]
 8008bce:	2400      	movs	r4, #0
 8008bd0:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 8008bd2:	682b      	ldr	r3, [r5, #0]
 8008bd4:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 8008bd6:	682b      	ldr	r3, [r5, #0]
 8008bd8:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 8008bda:	682b      	ldr	r3, [r5, #0]
 8008bdc:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 8008bde:	682b      	ldr	r3, [r5, #0]
 8008be0:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8008be2:	682b      	ldr	r3, [r5, #0]
 8008be4:	2221      	movs	r2, #33	@ 0x21
 8008be6:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008be8:	4628      	mov	r0, r5
 8008bea:	f7ff ff13 	bl	8008a14 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008bee:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8008bf0:	233f      	movs	r3, #63	@ 0x3f
 8008bf2:	4093      	lsls	r3, r2
 8008bf4:	6083      	str	r3, [r0, #8]
  hdma->XferCpltCallback = NULL;
 8008bf6:	63ec      	str	r4, [r5, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8008bf8:	642c      	str	r4, [r5, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8008bfa:	646c      	str	r4, [r5, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8008bfc:	64ac      	str	r4, [r5, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8008bfe:	64ec      	str	r4, [r5, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8008c00:	652c      	str	r4, [r5, #80]	@ 0x50
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008c02:	656c      	str	r4, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 8008c04:	f885 4035 	strb.w	r4, [r5, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8008c08:	f885 4034 	strb.w	r4, [r5, #52]	@ 0x34
  return HAL_OK;
 8008c0c:	4620      	mov	r0, r4
}
 8008c0e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8008c10:	2001      	movs	r0, #1
}
 8008c12:	4770      	bx	lr

08008c14 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{  
 8008c14:	b430      	push	{r4, r5}
  uint32_t tmp2 = 0;
  uint32_t tmp3 = 0;
  uint32_t tmp4 = 0;
    
  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 8008c16:	6805      	ldr	r5, [r0, #0]
 8008c18:	6c6c      	ldr	r4, [r5, #68]	@ 0x44
 8008c1a:	f004 4c40 	and.w	ip, r4, #3221225472	@ 0xc0000000
 8008c1e:	9c02      	ldr	r4, [sp, #8]
 8008c20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008c24:	ea4c 0404 	orr.w	r4, ip, r4
 8008c28:	646c      	str	r4, [r5, #68]	@ 0x44
  
  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8008c2a:	6803      	ldr	r3, [r0, #0]
 8008c2c:	63da      	str	r2, [r3, #60]	@ 0x3c
 
  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8008c2e:	6843      	ldr	r3, [r0, #4]
 8008c30:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008c34:	d003      	beq.n	8008c3e <DMA2D_SetConfig+0x2a>
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
  } 
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8008c36:	6803      	ldr	r3, [r0, #0]
 8008c38:	60d9      	str	r1, [r3, #12]
  }
}
 8008c3a:	bc30      	pop	{r4, r5}
 8008c3c:	4770      	bx	lr
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8008c3e:	f001 4c7f 	and.w	ip, r1, #4278190080	@ 0xff000000
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8008c42:	f401 037f 	and.w	r3, r1, #16711680	@ 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8008c46:	f401 457f 	and.w	r5, r1, #65280	@ 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8008c4a:	b2ca      	uxtb	r2, r1
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8008c4c:	6884      	ldr	r4, [r0, #8]
 8008c4e:	b19c      	cbz	r4, 8008c78 <DMA2D_SetConfig+0x64>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8008c50:	2c01      	cmp	r4, #1
 8008c52:	d00f      	beq.n	8008c74 <DMA2D_SetConfig+0x60>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8008c54:	2c02      	cmp	r4, #2
 8008c56:	d012      	beq.n	8008c7e <DMA2D_SetConfig+0x6a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8008c58:	2c03      	cmp	r4, #3
 8008c5a:	d018      	beq.n	8008c8e <DMA2D_SetConfig+0x7a>
      tmp1 = (tmp1 >> 28);
 8008c5c:	ea4f 7c1c 	mov.w	ip, ip, lsr #28
      tmp2 = (tmp2 >> 20);
 8008c60:	0d1b      	lsrs	r3, r3, #20
      tmp3 = (tmp3 >> 12);
 8008c62:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4) | (tmp2 << 8) | (tmp1 << 12) | tmp4);
 8008c64:	021b      	lsls	r3, r3, #8
 8008c66:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8008c6a:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 8008c6e:	ea43 1112 	orr.w	r1, r3, r2, lsr #4
 8008c72:	e001      	b.n	8008c78 <DMA2D_SetConfig+0x64>
      tmp = (tmp3 | tmp2 | tmp4);  
 8008c74:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
 8008c78:	6803      	ldr	r3, [r0, #0]
 8008c7a:	6399      	str	r1, [r3, #56]	@ 0x38
 8008c7c:	e7dd      	b.n	8008c3a <DMA2D_SetConfig+0x26>
      tmp2 = (tmp2 >> 19);
 8008c7e:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 10);
 8008c80:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5) | (tmp2 << 11) | tmp4); 
 8008c82:	02db      	lsls	r3, r3, #11
 8008c84:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8008c88:	ea43 01d2 	orr.w	r1, r3, r2, lsr #3
 8008c8c:	e7f4      	b.n	8008c78 <DMA2D_SetConfig+0x64>
      tmp1 = (tmp1 >> 31);
 8008c8e:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
      tmp2 = (tmp2 >> 19);
 8008c92:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11);
 8008c94:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5) | (tmp2 << 10) | (tmp1 << 15) | tmp4);    
 8008c96:	029b      	lsls	r3, r3, #10
 8008c98:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8008c9c:	ea43 33cc 	orr.w	r3, r3, ip, lsl #15
 8008ca0:	ea43 01d2 	orr.w	r1, r3, r2, lsr #3
 8008ca4:	e7e8      	b.n	8008c78 <DMA2D_SetConfig+0x64>

08008ca6 <HAL_DMA2D_MspInit>:
}
 8008ca6:	4770      	bx	lr

08008ca8 <HAL_DMA2D_Init>:
  if(hdma2d == NULL)
 8008ca8:	b338      	cbz	r0, 8008cfa <HAL_DMA2D_Init+0x52>
{ 
 8008caa:	b510      	push	{r4, lr}
 8008cac:	4604      	mov	r4, r0
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8008cae:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 8008cb2:	b1eb      	cbz	r3, 8008cf0 <HAL_DMA2D_Init+0x48>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8008cb4:	2302      	movs	r3, #2
 8008cb6:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8008cba:	6822      	ldr	r2, [r4, #0]
 8008cbc:	6813      	ldr	r3, [r2, #0]
 8008cbe:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8008cc2:	6861      	ldr	r1, [r4, #4]
 8008cc4:	430b      	orrs	r3, r1
 8008cc6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8008cc8:	6822      	ldr	r2, [r4, #0]
 8008cca:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8008ccc:	f023 0307 	bic.w	r3, r3, #7
 8008cd0:	68a1      	ldr	r1, [r4, #8]
 8008cd2:	430b      	orrs	r3, r1
 8008cd4:	6353      	str	r3, [r2, #52]	@ 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 8008cd6:	6822      	ldr	r2, [r4, #0]
 8008cd8:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8008cda:	4b09      	ldr	r3, [pc, #36]	@ (8008d00 <HAL_DMA2D_Init+0x58>)
 8008cdc:	400b      	ands	r3, r1
 8008cde:	68e1      	ldr	r1, [r4, #12]
 8008ce0:	430b      	orrs	r3, r1
 8008ce2:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8008ce4:	2000      	movs	r0, #0
 8008ce6:	63e0      	str	r0, [r4, #60]	@ 0x3c
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
}
 8008cee:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8008cf0:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
    HAL_DMA2D_MspInit(hdma2d);
 8008cf4:	f7ff ffd7 	bl	8008ca6 <HAL_DMA2D_MspInit>
 8008cf8:	e7dc      	b.n	8008cb4 <HAL_DMA2D_Init+0xc>
     return HAL_ERROR;
 8008cfa:	2001      	movs	r0, #1
}
 8008cfc:	4770      	bx	lr
 8008cfe:	bf00      	nop
 8008d00:	ffffc000 	.word	0xffffc000

08008d04 <HAL_DMA2D_Start>:
{
 8008d04:	b510      	push	{r4, lr}
 8008d06:	b082      	sub	sp, #8
 8008d08:	4604      	mov	r4, r0
  __HAL_LOCK(hdma2d);
 8008d0a:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 8008d0e:	2801      	cmp	r0, #1
 8008d10:	d012      	beq.n	8008d38 <HAL_DMA2D_Start+0x34>
 8008d12:	2001      	movs	r0, #1
 8008d14:	f884 0038 	strb.w	r0, [r4, #56]	@ 0x38
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8008d18:	2002      	movs	r0, #2
 8008d1a:	f884 0039 	strb.w	r0, [r4, #57]	@ 0x39
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8008d1e:	9804      	ldr	r0, [sp, #16]
 8008d20:	9000      	str	r0, [sp, #0]
 8008d22:	4620      	mov	r0, r4
 8008d24:	f7ff ff76 	bl	8008c14 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 8008d28:	6822      	ldr	r2, [r4, #0]
 8008d2a:	6813      	ldr	r3, [r2, #0]
 8008d2c:	f043 0301 	orr.w	r3, r3, #1
 8008d30:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8008d32:	2000      	movs	r0, #0
}
 8008d34:	b002      	add	sp, #8
 8008d36:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdma2d);
 8008d38:	2002      	movs	r0, #2
 8008d3a:	e7fb      	b.n	8008d34 <HAL_DMA2D_Start+0x30>

08008d3c <HAL_DMA2D_PollForTransfer>:
{
 8008d3c:	b570      	push	{r4, r5, r6, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	4604      	mov	r4, r0
 8008d42:	460d      	mov	r5, r1
  __IO uint32_t isrflags = 0x0;  
 8008d44:	2300      	movs	r3, #0
 8008d46:	9301      	str	r3, [sp, #4]
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8008d48:	6803      	ldr	r3, [r0, #0]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f013 0f01 	tst.w	r3, #1
 8008d50:	d12a      	bne.n	8008da8 <HAL_DMA2D_PollForTransfer+0x6c>
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8008d52:	6823      	ldr	r3, [r4, #0]
 8008d54:	69da      	ldr	r2, [r3, #28]
 8008d56:	f012 0f20 	tst.w	r2, #32
 8008d5a:	d103      	bne.n	8008d64 <HAL_DMA2D_PollForTransfer+0x28>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
 8008d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8008d5e:	f013 0f20 	tst.w	r3, #32
 8008d62:	d07f      	beq.n	8008e64 <HAL_DMA2D_PollForTransfer+0x128>
    tickstart = HAL_GetTick();
 8008d64:	f7ff fdc2 	bl	80088ec <HAL_GetTick>
 8008d68:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 8008d6a:	6823      	ldr	r3, [r4, #0]
 8008d6c:	685a      	ldr	r2, [r3, #4]
 8008d6e:	f012 0f10 	tst.w	r2, #16
 8008d72:	d177      	bne.n	8008e64 <HAL_DMA2D_PollForTransfer+0x128>
      isrflags = READ_REG(hdma2d->Instance->ISR);   
 8008d74:	685a      	ldr	r2, [r3, #4]
 8008d76:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)        
 8008d78:	9a01      	ldr	r2, [sp, #4]
 8008d7a:	f012 0f29 	tst.w	r2, #41	@ 0x29
 8008d7e:	d14f      	bne.n	8008e20 <HAL_DMA2D_PollForTransfer+0xe4>
      if(Timeout != HAL_MAX_DELAY)
 8008d80:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8008d84:	d0f1      	beq.n	8008d6a <HAL_DMA2D_PollForTransfer+0x2e>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8008d86:	b125      	cbz	r5, 8008d92 <HAL_DMA2D_PollForTransfer+0x56>
 8008d88:	f7ff fdb0 	bl	80088ec <HAL_GetTick>
 8008d8c:	1b80      	subs	r0, r0, r6
 8008d8e:	42a8      	cmp	r0, r5
 8008d90:	d9eb      	bls.n	8008d6a <HAL_DMA2D_PollForTransfer+0x2e>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8008d92:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008d94:	f043 0320 	orr.w	r3, r3, #32
 8008d98:	63e3      	str	r3, [r4, #60]	@ 0x3c
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8008d9a:	2003      	movs	r0, #3
 8008d9c:	f884 0039 	strb.w	r0, [r4, #57]	@ 0x39
          __HAL_UNLOCK(hdma2d);
 8008da0:	2300      	movs	r3, #0
 8008da2:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
          return HAL_TIMEOUT;
 8008da6:	e066      	b.n	8008e76 <HAL_DMA2D_PollForTransfer+0x13a>
   tickstart = HAL_GetTick();
 8008da8:	f7ff fda0 	bl	80088ec <HAL_GetTick>
 8008dac:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 8008dae:	6823      	ldr	r3, [r4, #0]
 8008db0:	685a      	ldr	r2, [r3, #4]
 8008db2:	f012 0f02 	tst.w	r2, #2
 8008db6:	d1cc      	bne.n	8008d52 <HAL_DMA2D_PollForTransfer+0x16>
      isrflags = READ_REG(hdma2d->Instance->ISR); 
 8008db8:	685a      	ldr	r2, [r3, #4]
 8008dba:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8008dbc:	9a01      	ldr	r2, [sp, #4]
 8008dbe:	f012 0f21 	tst.w	r2, #33	@ 0x21
 8008dc2:	d113      	bne.n	8008dec <HAL_DMA2D_PollForTransfer+0xb0>
      if(Timeout != HAL_MAX_DELAY)
 8008dc4:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8008dc8:	d0f1      	beq.n	8008dae <HAL_DMA2D_PollForTransfer+0x72>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8008dca:	b125      	cbz	r5, 8008dd6 <HAL_DMA2D_PollForTransfer+0x9a>
 8008dcc:	f7ff fd8e 	bl	80088ec <HAL_GetTick>
 8008dd0:	1b80      	subs	r0, r0, r6
 8008dd2:	42a8      	cmp	r0, r5
 8008dd4:	d9eb      	bls.n	8008dae <HAL_DMA2D_PollForTransfer+0x72>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8008dd6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008dd8:	f043 0320 	orr.w	r3, r3, #32
 8008ddc:	63e3      	str	r3, [r4, #60]	@ 0x3c
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8008dde:	2003      	movs	r0, #3
 8008de0:	f884 0039 	strb.w	r0, [r4, #57]	@ 0x39
          __HAL_UNLOCK(hdma2d);
 8008de4:	2300      	movs	r3, #0
 8008de6:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
          return HAL_TIMEOUT;
 8008dea:	e044      	b.n	8008e76 <HAL_DMA2D_PollForTransfer+0x13a>
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8008dec:	9a01      	ldr	r2, [sp, #4]
 8008dee:	f012 0f20 	tst.w	r2, #32
 8008df2:	d003      	beq.n	8008dfc <HAL_DMA2D_PollForTransfer+0xc0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 8008df4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008df6:	f042 0202 	orr.w	r2, r2, #2
 8008dfa:	63e2      	str	r2, [r4, #60]	@ 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8008dfc:	9a01      	ldr	r2, [sp, #4]
 8008dfe:	f012 0f01 	tst.w	r2, #1
 8008e02:	d003      	beq.n	8008e0c <HAL_DMA2D_PollForTransfer+0xd0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8008e04:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008e06:	f042 0201 	orr.w	r2, r2, #1
 8008e0a:	63e2      	str	r2, [r4, #60]	@ 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8008e0c:	2221      	movs	r2, #33	@ 0x21
 8008e0e:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8008e10:	2304      	movs	r3, #4
 8008e12:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
        __HAL_UNLOCK(hdma2d);
 8008e16:	2300      	movs	r3, #0
 8008e18:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
        return HAL_ERROR;
 8008e1c:	2001      	movs	r0, #1
 8008e1e:	e02a      	b.n	8008e76 <HAL_DMA2D_PollForTransfer+0x13a>
        if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 8008e20:	9a01      	ldr	r2, [sp, #4]
 8008e22:	f012 0f08 	tst.w	r2, #8
 8008e26:	d003      	beq.n	8008e30 <HAL_DMA2D_PollForTransfer+0xf4>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;        
 8008e28:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008e2a:	f042 0204 	orr.w	r2, r2, #4
 8008e2e:	63e2      	str	r2, [r4, #60]	@ 0x3c
        if ((isrflags & DMA2D_FLAG_CE) != RESET)             
 8008e30:	9a01      	ldr	r2, [sp, #4]
 8008e32:	f012 0f20 	tst.w	r2, #32
 8008e36:	d003      	beq.n	8008e40 <HAL_DMA2D_PollForTransfer+0x104>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 8008e38:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008e3a:	f042 0202 	orr.w	r2, r2, #2
 8008e3e:	63e2      	str	r2, [r4, #60]	@ 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8008e40:	9a01      	ldr	r2, [sp, #4]
 8008e42:	f012 0f01 	tst.w	r2, #1
 8008e46:	d003      	beq.n	8008e50 <HAL_DMA2D_PollForTransfer+0x114>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8008e48:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008e4a:	f042 0201 	orr.w	r2, r2, #1
 8008e4e:	63e2      	str	r2, [r4, #60]	@ 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8008e50:	2229      	movs	r2, #41	@ 0x29
 8008e52:	609a      	str	r2, [r3, #8]
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8008e54:	2304      	movs	r3, #4
 8008e56:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
        __HAL_UNLOCK(hdma2d);
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
        return HAL_ERROR;      
 8008e60:	2001      	movs	r0, #1
 8008e62:	e008      	b.n	8008e76 <HAL_DMA2D_PollForTransfer+0x13a>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8008e64:	6823      	ldr	r3, [r4, #0]
 8008e66:	2212      	movs	r2, #18
 8008e68:	609a      	str	r2, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
  __HAL_UNLOCK(hdma2d);
 8008e70:	2000      	movs	r0, #0
 8008e72:	f884 0038 	strb.w	r0, [r4, #56]	@ 0x38
}
 8008e76:	b002      	add	sp, #8
 8008e78:	bd70      	pop	{r4, r5, r6, pc}
	...

08008e7c <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8008e7c:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 8008e80:	2a01      	cmp	r2, #1
 8008e82:	d059      	beq.n	8008f38 <HAL_DMA2D_ConfigLayer+0xbc>
{ 
 8008e84:	b430      	push	{r4, r5}
 8008e86:	4603      	mov	r3, r0
  __HAL_LOCK(hdma2d);
 8008e88:	2201      	movs	r2, #1
 8008e8a:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8008e8e:	2202      	movs	r2, #2
 8008e90:	f880 2039 	strb.w	r2, [r0, #57]	@ 0x39
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8008e94:	eb00 1201 	add.w	r2, r0, r1, lsl #4
 8008e98:	69d0      	ldr	r0, [r2, #28]
 8008e9a:	1c8a      	adds	r2, r1, #2
 8008e9c:	0112      	lsls	r2, r2, #4
 8008e9e:	589a      	ldr	r2, [r3, r2]
 8008ea0:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8008ea4:	3809      	subs	r0, #9
 8008ea6:	2801      	cmp	r0, #1
 8008ea8:	d91d      	bls.n	8008ee6 <HAL_DMA2D_ConfigLayer+0x6a>
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8008eaa:	1c88      	adds	r0, r1, #2
 8008eac:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 8008eb0:	6840      	ldr	r0, [r0, #4]
 8008eb2:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
  if(LayerIdx == 0)
 8008eb6:	bb39      	cbnz	r1, 8008f08 <HAL_DMA2D_ConfigLayer+0x8c>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8008eb8:	681c      	ldr	r4, [r3, #0]
 8008eba:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008ebc:	481f      	ldr	r0, [pc, #124]	@ (8008f3c <HAL_DMA2D_ConfigLayer+0xc0>)
 8008ebe:	4028      	ands	r0, r5
 8008ec0:	4310      	orrs	r0, r2
 8008ec2:	6260      	str	r0, [r4, #36]	@ 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8008ec4:	6818      	ldr	r0, [r3, #0]
 8008ec6:	eb03 1201 	add.w	r2, r3, r1, lsl #4
 8008eca:	6994      	ldr	r4, [r2, #24]
 8008ecc:	6184      	str	r4, [r0, #24]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8008ece:	69d2      	ldr	r2, [r2, #28]
 8008ed0:	3a09      	subs	r2, #9
 8008ed2:	2a01      	cmp	r2, #1
 8008ed4:	d90f      	bls.n	8008ef6 <HAL_DMA2D_ConfigLayer+0x7a>
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  __HAL_UNLOCK(hdma2d);  
 8008edc:	2000      	movs	r0, #0
 8008ede:	f883 0038 	strb.w	r0, [r3, #56]	@ 0x38
}
 8008ee2:	bc30      	pop	{r4, r5}
 8008ee4:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8008ee6:	1c88      	adds	r0, r1, #2
 8008ee8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 8008eec:	6840      	ldr	r0, [r0, #4]
 8008eee:	f000 407f 	and.w	r0, r0, #4278190080	@ 0xff000000
 8008ef2:	4302      	orrs	r2, r0
 8008ef4:	e7df      	b.n	8008eb6 <HAL_DMA2D_ConfigLayer+0x3a>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8008ef6:	3102      	adds	r1, #2
 8008ef8:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 8008efc:	684a      	ldr	r2, [r1, #4]
 8008efe:	6819      	ldr	r1, [r3, #0]
 8008f00:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8008f04:	628a      	str	r2, [r1, #40]	@ 0x28
 8008f06:	e7e6      	b.n	8008ed6 <HAL_DMA2D_ConfigLayer+0x5a>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8008f08:	681c      	ldr	r4, [r3, #0]
 8008f0a:	69e5      	ldr	r5, [r4, #28]
 8008f0c:	480b      	ldr	r0, [pc, #44]	@ (8008f3c <HAL_DMA2D_ConfigLayer+0xc0>)
 8008f0e:	4028      	ands	r0, r5
 8008f10:	4310      	orrs	r0, r2
 8008f12:	61e0      	str	r0, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 8008f14:	6818      	ldr	r0, [r3, #0]
 8008f16:	eb03 1201 	add.w	r2, r3, r1, lsl #4
 8008f1a:	6994      	ldr	r4, [r2, #24]
 8008f1c:	6104      	str	r4, [r0, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8008f1e:	69d2      	ldr	r2, [r2, #28]
 8008f20:	3a09      	subs	r2, #9
 8008f22:	2a01      	cmp	r2, #1
 8008f24:	d8d7      	bhi.n	8008ed6 <HAL_DMA2D_ConfigLayer+0x5a>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));      
 8008f26:	3102      	adds	r1, #2
 8008f28:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 8008f2c:	684a      	ldr	r2, [r1, #4]
 8008f2e:	6819      	ldr	r1, [r3, #0]
 8008f30:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8008f34:	620a      	str	r2, [r1, #32]
 8008f36:	e7ce      	b.n	8008ed6 <HAL_DMA2D_ConfigLayer+0x5a>
  __HAL_LOCK(hdma2d);
 8008f38:	2002      	movs	r0, #2
}
 8008f3a:	4770      	bx	lr
 8008f3c:	00fcfff0 	.word	0x00fcfff0

08008f40 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8008f40:	2300      	movs	r3, #0
 8008f42:	2b0f      	cmp	r3, #15
 8008f44:	f200 80e4 	bhi.w	8009110 <HAL_GPIO_Init+0x1d0>
{
 8008f48:	b570      	push	{r4, r5, r6, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	e03a      	b.n	8008fc4 <HAL_GPIO_Init+0x84>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8008f4e:	2209      	movs	r2, #9
 8008f50:	e000      	b.n	8008f54 <HAL_GPIO_Init+0x14>
 8008f52:	2200      	movs	r2, #0
 8008f54:	40aa      	lsls	r2, r5
 8008f56:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8008f58:	3402      	adds	r4, #2
 8008f5a:	4d6e      	ldr	r5, [pc, #440]	@ (8009114 <HAL_GPIO_Init+0x1d4>)
 8008f5c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008f60:	4a6d      	ldr	r2, [pc, #436]	@ (8009118 <HAL_GPIO_Init+0x1d8>)
 8008f62:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8008f64:	ea6f 020c 	mvn.w	r2, ip
 8008f68:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008f6c:	684e      	ldr	r6, [r1, #4]
 8008f6e:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8008f72:	d001      	beq.n	8008f78 <HAL_GPIO_Init+0x38>
        {
          temp |= iocurrent;
 8008f74:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->IMR = temp;
 8008f78:	4c67      	ldr	r4, [pc, #412]	@ (8009118 <HAL_GPIO_Init+0x1d8>)
 8008f7a:	6025      	str	r5, [r4, #0]

        temp = EXTI->EMR;
 8008f7c:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8008f7e:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008f82:	684e      	ldr	r6, [r1, #4]
 8008f84:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8008f88:	d001      	beq.n	8008f8e <HAL_GPIO_Init+0x4e>
        {
          temp |= iocurrent;
 8008f8a:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8008f8e:	4c62      	ldr	r4, [pc, #392]	@ (8009118 <HAL_GPIO_Init+0x1d8>)
 8008f90:	6065      	str	r5, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008f92:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8008f94:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008f98:	684e      	ldr	r6, [r1, #4]
 8008f9a:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8008f9e:	d001      	beq.n	8008fa4 <HAL_GPIO_Init+0x64>
        {
          temp |= iocurrent;
 8008fa0:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8008fa4:	4c5c      	ldr	r4, [pc, #368]	@ (8009118 <HAL_GPIO_Init+0x1d8>)
 8008fa6:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8008fa8:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8008faa:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008fac:	684d      	ldr	r5, [r1, #4]
 8008fae:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
 8008fb2:	d001      	beq.n	8008fb8 <HAL_GPIO_Init+0x78>
        {
          temp |= iocurrent;
 8008fb4:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->FTSR = temp;
 8008fb8:	4c57      	ldr	r4, [pc, #348]	@ (8009118 <HAL_GPIO_Init+0x1d8>)
 8008fba:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	2b0f      	cmp	r3, #15
 8008fc0:	f200 80a4 	bhi.w	800910c <HAL_GPIO_Init+0x1cc>
    ioposition = ((uint32_t)0x01) << position;
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008fc8:	680c      	ldr	r4, [r1, #0]
 8008fca:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8008fce:	ea32 0404 	bics.w	r4, r2, r4
 8008fd2:	d1f3      	bne.n	8008fbc <HAL_GPIO_Init+0x7c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008fd4:	684c      	ldr	r4, [r1, #4]
 8008fd6:	2c12      	cmp	r4, #18
 8008fd8:	bf18      	it	ne
 8008fda:	2c02      	cmpne	r4, #2
 8008fdc:	d112      	bne.n	8009004 <HAL_GPIO_Init+0xc4>
        temp = GPIOx->AFR[position >> 3];
 8008fde:	08dd      	lsrs	r5, r3, #3
 8008fe0:	3508      	adds	r5, #8
 8008fe2:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8008fe6:	f003 0607 	and.w	r6, r3, #7
 8008fea:	00b6      	lsls	r6, r6, #2
 8008fec:	f04f 0e0f 	mov.w	lr, #15
 8008ff0:	fa0e fe06 	lsl.w	lr, lr, r6
 8008ff4:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8008ff8:	690c      	ldr	r4, [r1, #16]
 8008ffa:	40b4      	lsls	r4, r6
 8008ffc:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 8009000:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      temp = GPIOx->MODER;
 8009004:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009006:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800900a:	2403      	movs	r4, #3
 800900c:	fa04 f40e 	lsl.w	r4, r4, lr
 8009010:	43e5      	mvns	r5, r4
 8009012:	ea26 0604 	bic.w	r6, r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009016:	684c      	ldr	r4, [r1, #4]
 8009018:	f004 0403 	and.w	r4, r4, #3
 800901c:	fa04 f40e 	lsl.w	r4, r4, lr
 8009020:	4334      	orrs	r4, r6
      GPIOx->MODER = temp;
 8009022:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8009024:	684c      	ldr	r4, [r1, #4]
 8009026:	1e66      	subs	r6, r4, #1
 8009028:	2c11      	cmp	r4, #17
 800902a:	bf18      	it	ne
 800902c:	2e01      	cmpne	r6, #1
 800902e:	d901      	bls.n	8009034 <HAL_GPIO_Init+0xf4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009030:	2c12      	cmp	r4, #18
 8009032:	d10f      	bne.n	8009054 <HAL_GPIO_Init+0x114>
        temp = GPIOx->OSPEEDR; 
 8009034:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009036:	402e      	ands	r6, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8009038:	68cc      	ldr	r4, [r1, #12]
 800903a:	fa04 f40e 	lsl.w	r4, r4, lr
 800903e:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8009040:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8009042:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009044:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8009048:	684a      	ldr	r2, [r1, #4]
 800904a:	f3c2 1200 	ubfx	r2, r2, #4, #1
 800904e:	409a      	lsls	r2, r3
 8009050:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8009052:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8009054:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8009056:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8009058:	688a      	ldr	r2, [r1, #8]
 800905a:	fa02 f20e 	lsl.w	r2, r2, lr
 800905e:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 8009060:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8009062:	684a      	ldr	r2, [r1, #4]
 8009064:	f012 5f80 	tst.w	r2, #268435456	@ 0x10000000
 8009068:	d0a8      	beq.n	8008fbc <HAL_GPIO_Init+0x7c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800906a:	4a2c      	ldr	r2, [pc, #176]	@ (800911c <HAL_GPIO_Init+0x1dc>)
 800906c:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800906e:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8009072:	6454      	str	r4, [r2, #68]	@ 0x44
 8009074:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8009076:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800907a:	9201      	str	r2, [sp, #4]
 800907c:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 800907e:	089c      	lsrs	r4, r3, #2
 8009080:	1ca5      	adds	r5, r4, #2
 8009082:	4a24      	ldr	r2, [pc, #144]	@ (8009114 <HAL_GPIO_Init+0x1d4>)
 8009084:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009088:	f003 0503 	and.w	r5, r3, #3
 800908c:	00ad      	lsls	r5, r5, #2
 800908e:	220f      	movs	r2, #15
 8009090:	40aa      	lsls	r2, r5
 8009092:	ea26 0602 	bic.w	r6, r6, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8009096:	4a22      	ldr	r2, [pc, #136]	@ (8009120 <HAL_GPIO_Init+0x1e0>)
 8009098:	4290      	cmp	r0, r2
 800909a:	f43f af5a 	beq.w	8008f52 <HAL_GPIO_Init+0x12>
 800909e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090a2:	4290      	cmp	r0, r2
 80090a4:	d022      	beq.n	80090ec <HAL_GPIO_Init+0x1ac>
 80090a6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090aa:	4290      	cmp	r0, r2
 80090ac:	d020      	beq.n	80090f0 <HAL_GPIO_Init+0x1b0>
 80090ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090b2:	4290      	cmp	r0, r2
 80090b4:	d01e      	beq.n	80090f4 <HAL_GPIO_Init+0x1b4>
 80090b6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090ba:	4290      	cmp	r0, r2
 80090bc:	d01c      	beq.n	80090f8 <HAL_GPIO_Init+0x1b8>
 80090be:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090c2:	4290      	cmp	r0, r2
 80090c4:	d01a      	beq.n	80090fc <HAL_GPIO_Init+0x1bc>
 80090c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090ca:	4290      	cmp	r0, r2
 80090cc:	d018      	beq.n	8009100 <HAL_GPIO_Init+0x1c0>
 80090ce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090d2:	4290      	cmp	r0, r2
 80090d4:	d016      	beq.n	8009104 <HAL_GPIO_Init+0x1c4>
 80090d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090da:	4290      	cmp	r0, r2
 80090dc:	d014      	beq.n	8009108 <HAL_GPIO_Init+0x1c8>
 80090de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090e2:	4290      	cmp	r0, r2
 80090e4:	f43f af33 	beq.w	8008f4e <HAL_GPIO_Init+0xe>
 80090e8:	220a      	movs	r2, #10
 80090ea:	e733      	b.n	8008f54 <HAL_GPIO_Init+0x14>
 80090ec:	2201      	movs	r2, #1
 80090ee:	e731      	b.n	8008f54 <HAL_GPIO_Init+0x14>
 80090f0:	2202      	movs	r2, #2
 80090f2:	e72f      	b.n	8008f54 <HAL_GPIO_Init+0x14>
 80090f4:	2203      	movs	r2, #3
 80090f6:	e72d      	b.n	8008f54 <HAL_GPIO_Init+0x14>
 80090f8:	2204      	movs	r2, #4
 80090fa:	e72b      	b.n	8008f54 <HAL_GPIO_Init+0x14>
 80090fc:	2205      	movs	r2, #5
 80090fe:	e729      	b.n	8008f54 <HAL_GPIO_Init+0x14>
 8009100:	2206      	movs	r2, #6
 8009102:	e727      	b.n	8008f54 <HAL_GPIO_Init+0x14>
 8009104:	2207      	movs	r2, #7
 8009106:	e725      	b.n	8008f54 <HAL_GPIO_Init+0x14>
 8009108:	2208      	movs	r2, #8
 800910a:	e723      	b.n	8008f54 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 800910c:	b002      	add	sp, #8
 800910e:	bd70      	pop	{r4, r5, r6, pc}
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	40013800 	.word	0x40013800
 8009118:	40013c00 	.word	0x40013c00
 800911c:	40023800 	.word	0x40023800
 8009120:	40020000 	.word	0x40020000

08009124 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009124:	6903      	ldr	r3, [r0, #16]
 8009126:	4219      	tst	r1, r3
 8009128:	d001      	beq.n	800912e <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 800912a:	2001      	movs	r0, #1
 800912c:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800912e:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8009130:	4770      	bx	lr

08009132 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009132:	b10a      	cbz	r2, 8009138 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009134:	6181      	str	r1, [r0, #24]
 8009136:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8009138:	0409      	lsls	r1, r1, #16
 800913a:	6181      	str	r1, [r0, #24]
  }
}
 800913c:	4770      	bx	lr

0800913e <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800913e:	6803      	ldr	r3, [r0, #0]
 8009140:	699a      	ldr	r2, [r3, #24]
 8009142:	f012 0f02 	tst.w	r2, #2
 8009146:	d001      	beq.n	800914c <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009148:	2200      	movs	r2, #0
 800914a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800914c:	6803      	ldr	r3, [r0, #0]
 800914e:	699a      	ldr	r2, [r3, #24]
 8009150:	f012 0f01 	tst.w	r2, #1
 8009154:	d103      	bne.n	800915e <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009156:	699a      	ldr	r2, [r3, #24]
 8009158:	f042 0201 	orr.w	r2, r2, #1
 800915c:	619a      	str	r2, [r3, #24]
  }
}
 800915e:	4770      	bx	lr

08009160 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8009160:	b430      	push	{r4, r5}
 8009162:	9d02      	ldr	r5, [sp, #8]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009164:	6804      	ldr	r4, [r0, #0]
 8009166:	6860      	ldr	r0, [r4, #4]
 8009168:	ea4f 5c55 	mov.w	ip, r5, lsr #21
 800916c:	f40c 6c80 	and.w	ip, ip, #1024	@ 0x400
 8009170:	f04c 7c7f 	orr.w	ip, ip, #66846720	@ 0x3fc0000
 8009174:	f44c 3c58 	orr.w	ip, ip, #221184	@ 0x36000
 8009178:	f44c 7c7f 	orr.w	ip, ip, #1020	@ 0x3fc
 800917c:	f04c 0c03 	orr.w	ip, ip, #3
 8009180:	ea20 000c 	bic.w	r0, r0, ip
 8009184:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009188:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800918c:	4319      	orrs	r1, r3
 800918e:	4329      	orrs	r1, r5
 8009190:	4308      	orrs	r0, r1
 8009192:	6060      	str	r0, [r4, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8009194:	bc30      	pop	{r4, r5}
 8009196:	4770      	bx	lr

08009198 <I2C_IsAcknowledgeFailed>:
{
 8009198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800919a:	4605      	mov	r5, r0
 800919c:	460e      	mov	r6, r1
 800919e:	4617      	mov	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80091a0:	6803      	ldr	r3, [r0, #0]
 80091a2:	699b      	ldr	r3, [r3, #24]
 80091a4:	f013 0f10 	tst.w	r3, #16
 80091a8:	d101      	bne.n	80091ae <I2C_IsAcknowledgeFailed+0x16>
  return HAL_OK;
 80091aa:	2000      	movs	r0, #0
}
 80091ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80091ae:	682b      	ldr	r3, [r5, #0]
 80091b0:	699c      	ldr	r4, [r3, #24]
 80091b2:	f014 0f20 	tst.w	r4, #32
 80091b6:	d112      	bne.n	80091de <I2C_IsAcknowledgeFailed+0x46>
      if (Timeout != HAL_MAX_DELAY)
 80091b8:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80091bc:	d0f7      	beq.n	80091ae <I2C_IsAcknowledgeFailed+0x16>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80091be:	b126      	cbz	r6, 80091ca <I2C_IsAcknowledgeFailed+0x32>
 80091c0:	f7ff fb94 	bl	80088ec <HAL_GetTick>
 80091c4:	1bc0      	subs	r0, r0, r7
 80091c6:	42b0      	cmp	r0, r6
 80091c8:	d9f1      	bls.n	80091ae <I2C_IsAcknowledgeFailed+0x16>
          hi2c->State = HAL_I2C_STATE_READY;
 80091ca:	2320      	movs	r3, #32
 80091cc:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80091d0:	2300      	movs	r3, #0
 80091d2:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 80091d6:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
          return HAL_TIMEOUT;
 80091da:	2003      	movs	r0, #3
 80091dc:	e7e6      	b.n	80091ac <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091de:	2210      	movs	r2, #16
 80091e0:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80091e2:	682b      	ldr	r3, [r5, #0]
 80091e4:	2420      	movs	r4, #32
 80091e6:	61dc      	str	r4, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80091e8:	4628      	mov	r0, r5
 80091ea:	f7ff ffa8 	bl	800913e <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80091ee:	682a      	ldr	r2, [r5, #0]
 80091f0:	6853      	ldr	r3, [r2, #4]
 80091f2:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 80091f6:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 80091fa:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80091fe:	f023 0301 	bic.w	r3, r3, #1
 8009202:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009204:	2304      	movs	r3, #4
 8009206:	646b      	str	r3, [r5, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009208:	f885 4041 	strb.w	r4, [r5, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800920c:	2300      	movs	r3, #0
 800920e:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8009212:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
    return HAL_ERROR;
 8009216:	2001      	movs	r0, #1
 8009218:	e7c8      	b.n	80091ac <I2C_IsAcknowledgeFailed+0x14>

0800921a <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800921a:	b570      	push	{r4, r5, r6, lr}
 800921c:	4604      	mov	r4, r0
 800921e:	460d      	mov	r5, r1
 8009220:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	699b      	ldr	r3, [r3, #24]
 8009226:	f013 0f02 	tst.w	r3, #2
 800922a:	d11c      	bne.n	8009266 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800922c:	4632      	mov	r2, r6
 800922e:	4629      	mov	r1, r5
 8009230:	4620      	mov	r0, r4
 8009232:	f7ff ffb1 	bl	8009198 <I2C_IsAcknowledgeFailed>
 8009236:	b9c0      	cbnz	r0, 800926a <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8009238:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800923c:	d0f1      	beq.n	8009222 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800923e:	b125      	cbz	r5, 800924a <I2C_WaitOnTXISFlagUntilTimeout+0x30>
 8009240:	f7ff fb54 	bl	80088ec <HAL_GetTick>
 8009244:	1b80      	subs	r0, r0, r6
 8009246:	42a8      	cmp	r0, r5
 8009248:	d9eb      	bls.n	8009222 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800924a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800924c:	f043 0320 	orr.w	r3, r3, #32
 8009250:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009252:	2320      	movs	r3, #32
 8009254:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009258:	2300      	movs	r3, #0
 800925a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 800925e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        return HAL_TIMEOUT;
 8009262:	2003      	movs	r0, #3
 8009264:	e000      	b.n	8009268 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
  return HAL_OK;
 8009266:	2000      	movs	r0, #0
}
 8009268:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800926a:	2001      	movs	r0, #1
 800926c:	e7fc      	b.n	8009268 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>

0800926e <I2C_WaitOnFlagUntilTimeout>:
{
 800926e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009272:	4606      	mov	r6, r0
 8009274:	4688      	mov	r8, r1
 8009276:	4617      	mov	r7, r2
 8009278:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800927a:	6834      	ldr	r4, [r6, #0]
 800927c:	69a4      	ldr	r4, [r4, #24]
 800927e:	ea38 0404 	bics.w	r4, r8, r4
 8009282:	bf0c      	ite	eq
 8009284:	2401      	moveq	r4, #1
 8009286:	2400      	movne	r4, #0
 8009288:	42bc      	cmp	r4, r7
 800928a:	d113      	bne.n	80092b4 <I2C_WaitOnFlagUntilTimeout+0x46>
    if (Timeout != HAL_MAX_DELAY)
 800928c:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8009290:	d0f3      	beq.n	800927a <I2C_WaitOnFlagUntilTimeout+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009292:	b12d      	cbz	r5, 80092a0 <I2C_WaitOnFlagUntilTimeout+0x32>
 8009294:	f7ff fb2a 	bl	80088ec <HAL_GetTick>
 8009298:	9b06      	ldr	r3, [sp, #24]
 800929a:	1ac0      	subs	r0, r0, r3
 800929c:	42a8      	cmp	r0, r5
 800929e:	d9ec      	bls.n	800927a <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->State = HAL_I2C_STATE_READY;
 80092a0:	2320      	movs	r3, #32
 80092a2:	f886 3041 	strb.w	r3, [r6, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80092a6:	2300      	movs	r3, #0
 80092a8:	f886 3042 	strb.w	r3, [r6, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 80092ac:	f886 3040 	strb.w	r3, [r6, #64]	@ 0x40
        return HAL_TIMEOUT;
 80092b0:	2003      	movs	r0, #3
 80092b2:	e000      	b.n	80092b6 <I2C_WaitOnFlagUntilTimeout+0x48>
  return HAL_OK;
 80092b4:	2000      	movs	r0, #0
}
 80092b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080092ba <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80092ba:	b570      	push	{r4, r5, r6, lr}
 80092bc:	4605      	mov	r5, r0
 80092be:	460c      	mov	r4, r1
 80092c0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80092c2:	682b      	ldr	r3, [r5, #0]
 80092c4:	699b      	ldr	r3, [r3, #24]
 80092c6:	f013 0f20 	tst.w	r3, #32
 80092ca:	d119      	bne.n	8009300 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80092cc:	4632      	mov	r2, r6
 80092ce:	4621      	mov	r1, r4
 80092d0:	4628      	mov	r0, r5
 80092d2:	f7ff ff61 	bl	8009198 <I2C_IsAcknowledgeFailed>
 80092d6:	b9a8      	cbnz	r0, 8009304 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80092d8:	b124      	cbz	r4, 80092e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
 80092da:	f7ff fb07 	bl	80088ec <HAL_GetTick>
 80092de:	1b80      	subs	r0, r0, r6
 80092e0:	42a0      	cmp	r0, r4
 80092e2:	d9ee      	bls.n	80092c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80092e4:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80092e6:	f043 0320 	orr.w	r3, r3, #32
 80092ea:	646b      	str	r3, [r5, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80092ec:	2320      	movs	r3, #32
 80092ee:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80092f2:	2300      	movs	r3, #0
 80092f4:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80092f8:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
      return HAL_TIMEOUT;
 80092fc:	2003      	movs	r0, #3
}
 80092fe:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8009300:	2000      	movs	r0, #0
 8009302:	e7fc      	b.n	80092fe <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
      return HAL_ERROR;
 8009304:	2001      	movs	r0, #1
 8009306:	e7fa      	b.n	80092fe <I2C_WaitOnSTOPFlagUntilTimeout+0x44>

08009308 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8009308:	b570      	push	{r4, r5, r6, lr}
 800930a:	4604      	mov	r4, r0
 800930c:	460d      	mov	r5, r1
 800930e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009310:	6823      	ldr	r3, [r4, #0]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	f013 0f04 	tst.w	r3, #4
 8009318:	d13d      	bne.n	8009396 <I2C_WaitOnRXNEFlagUntilTimeout+0x8e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800931a:	4632      	mov	r2, r6
 800931c:	4629      	mov	r1, r5
 800931e:	4620      	mov	r0, r4
 8009320:	f7ff ff3a 	bl	8009198 <I2C_IsAcknowledgeFailed>
 8009324:	4601      	mov	r1, r0
 8009326:	2800      	cmp	r0, #0
 8009328:	d137      	bne.n	800939a <I2C_WaitOnRXNEFlagUntilTimeout+0x92>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800932a:	6823      	ldr	r3, [r4, #0]
 800932c:	699a      	ldr	r2, [r3, #24]
 800932e:	f012 0f20 	tst.w	r2, #32
 8009332:	d112      	bne.n	800935a <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009334:	b125      	cbz	r5, 8009340 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
 8009336:	f7ff fad9 	bl	80088ec <HAL_GetTick>
 800933a:	1b80      	subs	r0, r0, r6
 800933c:	42a8      	cmp	r0, r5
 800933e:	d9e7      	bls.n	8009310 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009340:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8009342:	f043 0320 	orr.w	r3, r3, #32
 8009346:	6463      	str	r3, [r4, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8009348:	2320      	movs	r3, #32
 800934a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      __HAL_UNLOCK(hi2c);
 800934e:	2300      	movs	r3, #0
 8009350:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_TIMEOUT;
 8009354:	2103      	movs	r1, #3
}
 8009356:	4608      	mov	r0, r1
 8009358:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800935a:	699a      	ldr	r2, [r3, #24]
 800935c:	f012 0f04 	tst.w	r2, #4
 8009360:	d002      	beq.n	8009368 <I2C_WaitOnRXNEFlagUntilTimeout+0x60>
 8009362:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8009364:	2a00      	cmp	r2, #0
 8009366:	d1f6      	bne.n	8009356 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009368:	2220      	movs	r2, #32
 800936a:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800936c:	6821      	ldr	r1, [r4, #0]
 800936e:	684b      	ldr	r3, [r1, #4]
 8009370:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8009374:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8009378:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800937c:	f023 0301 	bic.w	r3, r3, #1
 8009380:	604b      	str	r3, [r1, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009382:	2300      	movs	r3, #0
 8009384:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009386:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800938a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 800938e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 8009392:	2101      	movs	r1, #1
 8009394:	e7df      	b.n	8009356 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
  return HAL_OK;
 8009396:	2100      	movs	r1, #0
 8009398:	e7dd      	b.n	8009356 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      return HAL_ERROR;
 800939a:	2101      	movs	r1, #1
 800939c:	e7db      	b.n	8009356 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
	...

080093a0 <HAL_I2C_Init>:
  if (hi2c == NULL)
 80093a0:	2800      	cmp	r0, #0
 80093a2:	d057      	beq.n	8009454 <HAL_I2C_Init+0xb4>
{
 80093a4:	b510      	push	{r4, lr}
 80093a6:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80093a8:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d041      	beq.n	8009434 <HAL_I2C_Init+0x94>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80093b0:	2324      	movs	r3, #36	@ 0x24
 80093b2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 80093b6:	6822      	ldr	r2, [r4, #0]
 80093b8:	6813      	ldr	r3, [r2, #0]
 80093ba:	f023 0301 	bic.w	r3, r3, #1
 80093be:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80093c0:	6863      	ldr	r3, [r4, #4]
 80093c2:	6822      	ldr	r2, [r4, #0]
 80093c4:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80093c8:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80093ca:	6822      	ldr	r2, [r4, #0]
 80093cc:	6893      	ldr	r3, [r2, #8]
 80093ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80093d2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80093d4:	68e3      	ldr	r3, [r4, #12]
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d031      	beq.n	800943e <HAL_I2C_Init+0x9e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80093da:	68a3      	ldr	r3, [r4, #8]
 80093dc:	6822      	ldr	r2, [r4, #0]
 80093de:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 80093e2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80093e4:	68e3      	ldr	r3, [r4, #12]
 80093e6:	2b02      	cmp	r3, #2
 80093e8:	d02f      	beq.n	800944a <HAL_I2C_Init+0xaa>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80093ea:	6822      	ldr	r2, [r4, #0]
 80093ec:	6851      	ldr	r1, [r2, #4]
 80093ee:	4b1a      	ldr	r3, [pc, #104]	@ (8009458 <HAL_I2C_Init+0xb8>)
 80093f0:	430b      	orrs	r3, r1
 80093f2:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80093f4:	6822      	ldr	r2, [r4, #0]
 80093f6:	68d3      	ldr	r3, [r2, #12]
 80093f8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80093fc:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80093fe:	6923      	ldr	r3, [r4, #16]
 8009400:	6962      	ldr	r2, [r4, #20]
 8009402:	4313      	orrs	r3, r2
 8009404:	69a1      	ldr	r1, [r4, #24]
 8009406:	6822      	ldr	r2, [r4, #0]
 8009408:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800940c:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800940e:	69e3      	ldr	r3, [r4, #28]
 8009410:	6a21      	ldr	r1, [r4, #32]
 8009412:	6822      	ldr	r2, [r4, #0]
 8009414:	430b      	orrs	r3, r1
 8009416:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8009418:	6822      	ldr	r2, [r4, #0]
 800941a:	6813      	ldr	r3, [r2, #0]
 800941c:	f043 0301 	orr.w	r3, r3, #1
 8009420:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009422:	2000      	movs	r0, #0
 8009424:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009426:	2320      	movs	r3, #32
 8009428:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800942c:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800942e:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 8009432:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8009434:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8009438:	f006 f820 	bl	800f47c <HAL_I2C_MspInit>
 800943c:	e7b8      	b.n	80093b0 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800943e:	68a3      	ldr	r3, [r4, #8]
 8009440:	6822      	ldr	r2, [r4, #0]
 8009442:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009446:	6093      	str	r3, [r2, #8]
 8009448:	e7cc      	b.n	80093e4 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800944a:	6823      	ldr	r3, [r4, #0]
 800944c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009450:	605a      	str	r2, [r3, #4]
 8009452:	e7ca      	b.n	80093ea <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8009454:	2001      	movs	r0, #1
}
 8009456:	4770      	bx	lr
 8009458:	02008000 	.word	0x02008000

0800945c <HAL_I2C_Master_Transmit>:
{
 800945c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009460:	b082      	sub	sp, #8
 8009462:	460f      	mov	r7, r1
 8009464:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8009466:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 800946a:	b2c9      	uxtb	r1, r1
 800946c:	2920      	cmp	r1, #32
 800946e:	f040 80b1 	bne.w	80095d4 <HAL_I2C_Master_Transmit+0x178>
 8009472:	4604      	mov	r4, r0
 8009474:	4690      	mov	r8, r2
 8009476:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8009478:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800947c:	2b01      	cmp	r3, #1
 800947e:	f000 80ad 	beq.w	80095dc <HAL_I2C_Master_Transmit+0x180>
 8009482:	f04f 0a01 	mov.w	sl, #1
 8009486:	f880 a040 	strb.w	sl, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 800948a:	f7ff fa2f 	bl	80088ec <HAL_GetTick>
 800948e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009490:	9000      	str	r0, [sp, #0]
 8009492:	2319      	movs	r3, #25
 8009494:	4652      	mov	r2, sl
 8009496:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800949a:	4620      	mov	r0, r4
 800949c:	f7ff fee7 	bl	800926e <I2C_WaitOnFlagUntilTimeout>
 80094a0:	2800      	cmp	r0, #0
 80094a2:	f040 809d 	bne.w	80095e0 <HAL_I2C_Master_Transmit+0x184>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80094a6:	2321      	movs	r3, #33	@ 0x21
 80094a8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80094ac:	2310      	movs	r3, #16
 80094ae:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094b2:	2300      	movs	r3, #0
 80094b4:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80094b6:	f8c4 8024 	str.w	r8, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80094ba:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80094be:	6363      	str	r3, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80094c0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80094c2:	b29b      	uxth	r3, r3
 80094c4:	2bff      	cmp	r3, #255	@ 0xff
 80094c6:	d90a      	bls.n	80094de <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80094c8:	22ff      	movs	r2, #255	@ 0xff
 80094ca:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80094cc:	4b46      	ldr	r3, [pc, #280]	@ (80095e8 <HAL_I2C_Master_Transmit+0x18c>)
 80094ce:	9300      	str	r3, [sp, #0]
 80094d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80094d4:	4639      	mov	r1, r7
 80094d6:	4620      	mov	r0, r4
 80094d8:	f7ff fe42 	bl	8009160 <I2C_TransferConfig>
 80094dc:	e01f      	b.n	800951e <HAL_I2C_Master_Transmit+0xc2>
      hi2c->XferSize = hi2c->XferCount;
 80094de:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80094e0:	b292      	uxth	r2, r2
 80094e2:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80094e4:	4b40      	ldr	r3, [pc, #256]	@ (80095e8 <HAL_I2C_Master_Transmit+0x18c>)
 80094e6:	9300      	str	r3, [sp, #0]
 80094e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80094ec:	b2d2      	uxtb	r2, r2
 80094ee:	4639      	mov	r1, r7
 80094f0:	4620      	mov	r0, r4
 80094f2:	f7ff fe35 	bl	8009160 <I2C_TransferConfig>
 80094f6:	e012      	b.n	800951e <HAL_I2C_Master_Transmit+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80094f8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80094fa:	2b04      	cmp	r3, #4
 80094fc:	d001      	beq.n	8009502 <HAL_I2C_Master_Transmit+0xa6>
          return HAL_TIMEOUT;
 80094fe:	2003      	movs	r0, #3
 8009500:	e069      	b.n	80095d6 <HAL_I2C_Master_Transmit+0x17a>
          return HAL_ERROR;
 8009502:	2001      	movs	r0, #1
 8009504:	e067      	b.n	80095d6 <HAL_I2C_Master_Transmit+0x17a>
          hi2c->XferSize = hi2c->XferCount;
 8009506:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8009508:	b292      	uxth	r2, r2
 800950a:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800950c:	2300      	movs	r3, #0
 800950e:	9300      	str	r3, [sp, #0]
 8009510:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009514:	b2d2      	uxtb	r2, r2
 8009516:	4639      	mov	r1, r7
 8009518:	4620      	mov	r0, r4
 800951a:	f7ff fe21 	bl	8009160 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800951e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8009520:	b29b      	uxth	r3, r3
 8009522:	2b00      	cmp	r3, #0
 8009524:	d033      	beq.n	800958e <HAL_I2C_Master_Transmit+0x132>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009526:	462a      	mov	r2, r5
 8009528:	4631      	mov	r1, r6
 800952a:	4620      	mov	r0, r4
 800952c:	f7ff fe75 	bl	800921a <I2C_WaitOnTXISFlagUntilTimeout>
 8009530:	2800      	cmp	r0, #0
 8009532:	d1e1      	bne.n	80094f8 <HAL_I2C_Master_Transmit+0x9c>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8009534:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8009536:	1c5a      	adds	r2, r3, #1
 8009538:	6262      	str	r2, [r4, #36]	@ 0x24
 800953a:	6822      	ldr	r2, [r4, #0]
 800953c:	781b      	ldrb	r3, [r3, #0]
 800953e:	6293      	str	r3, [r2, #40]	@ 0x28
      hi2c->XferCount--;
 8009540:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8009542:	b29b      	uxth	r3, r3
 8009544:	3b01      	subs	r3, #1
 8009546:	b29b      	uxth	r3, r3
 8009548:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800954a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800954c:	3b01      	subs	r3, #1
 800954e:	b29b      	uxth	r3, r3
 8009550:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1e3      	bne.n	800951e <HAL_I2C_Master_Transmit+0xc2>
 8009556:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8009558:	b29b      	uxth	r3, r3
 800955a:	2b00      	cmp	r3, #0
 800955c:	d0df      	beq.n	800951e <HAL_I2C_Master_Transmit+0xc2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800955e:	9500      	str	r5, [sp, #0]
 8009560:	4633      	mov	r3, r6
 8009562:	2200      	movs	r2, #0
 8009564:	2180      	movs	r1, #128	@ 0x80
 8009566:	4620      	mov	r0, r4
 8009568:	f7ff fe81 	bl	800926e <I2C_WaitOnFlagUntilTimeout>
 800956c:	2800      	cmp	r0, #0
 800956e:	d139      	bne.n	80095e4 <HAL_I2C_Master_Transmit+0x188>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009570:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8009572:	b29b      	uxth	r3, r3
 8009574:	2bff      	cmp	r3, #255	@ 0xff
 8009576:	d9c6      	bls.n	8009506 <HAL_I2C_Master_Transmit+0xaa>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009578:	22ff      	movs	r2, #255	@ 0xff
 800957a:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800957c:	2300      	movs	r3, #0
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009584:	4639      	mov	r1, r7
 8009586:	4620      	mov	r0, r4
 8009588:	f7ff fdea 	bl	8009160 <I2C_TransferConfig>
 800958c:	e7c7      	b.n	800951e <HAL_I2C_Master_Transmit+0xc2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800958e:	462a      	mov	r2, r5
 8009590:	4631      	mov	r1, r6
 8009592:	4620      	mov	r0, r4
 8009594:	f7ff fe91 	bl	80092ba <I2C_WaitOnSTOPFlagUntilTimeout>
 8009598:	b130      	cbz	r0, 80095a8 <HAL_I2C_Master_Transmit+0x14c>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800959a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800959c:	2b04      	cmp	r3, #4
 800959e:	d001      	beq.n	80095a4 <HAL_I2C_Master_Transmit+0x148>
        return HAL_TIMEOUT;
 80095a0:	2003      	movs	r0, #3
 80095a2:	e018      	b.n	80095d6 <HAL_I2C_Master_Transmit+0x17a>
        return HAL_ERROR;
 80095a4:	2001      	movs	r0, #1
 80095a6:	e016      	b.n	80095d6 <HAL_I2C_Master_Transmit+0x17a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80095a8:	6823      	ldr	r3, [r4, #0]
 80095aa:	2220      	movs	r2, #32
 80095ac:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80095ae:	6821      	ldr	r1, [r4, #0]
 80095b0:	684b      	ldr	r3, [r1, #4]
 80095b2:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 80095b6:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 80095ba:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80095be:	f023 0301 	bic.w	r3, r3, #1
 80095c2:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80095c4:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80095c8:	2300      	movs	r3, #0
 80095ca:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 80095ce:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 80095d2:	e000      	b.n	80095d6 <HAL_I2C_Master_Transmit+0x17a>
    return HAL_BUSY;
 80095d4:	2002      	movs	r0, #2
}
 80095d6:	b002      	add	sp, #8
 80095d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 80095dc:	2002      	movs	r0, #2
 80095de:	e7fa      	b.n	80095d6 <HAL_I2C_Master_Transmit+0x17a>
      return HAL_TIMEOUT;
 80095e0:	2003      	movs	r0, #3
 80095e2:	e7f8      	b.n	80095d6 <HAL_I2C_Master_Transmit+0x17a>
          return HAL_TIMEOUT;
 80095e4:	2003      	movs	r0, #3
 80095e6:	e7f6      	b.n	80095d6 <HAL_I2C_Master_Transmit+0x17a>
 80095e8:	80002000 	.word	0x80002000

080095ec <HAL_I2C_Master_Receive>:
{
 80095ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095f0:	b082      	sub	sp, #8
 80095f2:	460f      	mov	r7, r1
 80095f4:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80095f6:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 80095fa:	b2c9      	uxtb	r1, r1
 80095fc:	2920      	cmp	r1, #32
 80095fe:	f040 80b0 	bne.w	8009762 <HAL_I2C_Master_Receive+0x176>
 8009602:	4604      	mov	r4, r0
 8009604:	4690      	mov	r8, r2
 8009606:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8009608:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800960c:	2b01      	cmp	r3, #1
 800960e:	f000 80ac 	beq.w	800976a <HAL_I2C_Master_Receive+0x17e>
 8009612:	f04f 0a01 	mov.w	sl, #1
 8009616:	f880 a040 	strb.w	sl, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 800961a:	f7ff f967 	bl	80088ec <HAL_GetTick>
 800961e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009620:	9000      	str	r0, [sp, #0]
 8009622:	2319      	movs	r3, #25
 8009624:	4652      	mov	r2, sl
 8009626:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800962a:	4620      	mov	r0, r4
 800962c:	f7ff fe1f 	bl	800926e <I2C_WaitOnFlagUntilTimeout>
 8009630:	2800      	cmp	r0, #0
 8009632:	f040 809c 	bne.w	800976e <HAL_I2C_Master_Receive+0x182>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009636:	2322      	movs	r3, #34	@ 0x22
 8009638:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800963c:	2310      	movs	r3, #16
 800963e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009642:	2300      	movs	r3, #0
 8009644:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8009646:	f8c4 8024 	str.w	r8, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 800964a:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800964e:	6363      	str	r3, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009650:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8009652:	b29b      	uxth	r3, r3
 8009654:	2bff      	cmp	r3, #255	@ 0xff
 8009656:	d90a      	bls.n	800966e <HAL_I2C_Master_Receive+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009658:	22ff      	movs	r2, #255	@ 0xff
 800965a:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800965c:	4b46      	ldr	r3, [pc, #280]	@ (8009778 <HAL_I2C_Master_Receive+0x18c>)
 800965e:	9300      	str	r3, [sp, #0]
 8009660:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009664:	4639      	mov	r1, r7
 8009666:	4620      	mov	r0, r4
 8009668:	f7ff fd7a 	bl	8009160 <I2C_TransferConfig>
 800966c:	e01f      	b.n	80096ae <HAL_I2C_Master_Receive+0xc2>
      hi2c->XferSize = hi2c->XferCount;
 800966e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8009670:	b292      	uxth	r2, r2
 8009672:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8009674:	4b40      	ldr	r3, [pc, #256]	@ (8009778 <HAL_I2C_Master_Receive+0x18c>)
 8009676:	9300      	str	r3, [sp, #0]
 8009678:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800967c:	b2d2      	uxtb	r2, r2
 800967e:	4639      	mov	r1, r7
 8009680:	4620      	mov	r0, r4
 8009682:	f7ff fd6d 	bl	8009160 <I2C_TransferConfig>
 8009686:	e012      	b.n	80096ae <HAL_I2C_Master_Receive+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009688:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800968a:	2b04      	cmp	r3, #4
 800968c:	d001      	beq.n	8009692 <HAL_I2C_Master_Receive+0xa6>
          return HAL_TIMEOUT;
 800968e:	2003      	movs	r0, #3
 8009690:	e068      	b.n	8009764 <HAL_I2C_Master_Receive+0x178>
          return HAL_ERROR;
 8009692:	2001      	movs	r0, #1
 8009694:	e066      	b.n	8009764 <HAL_I2C_Master_Receive+0x178>
          hi2c->XferSize = hi2c->XferCount;
 8009696:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8009698:	b292      	uxth	r2, r2
 800969a:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800969c:	2300      	movs	r3, #0
 800969e:	9300      	str	r3, [sp, #0]
 80096a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80096a4:	b2d2      	uxtb	r2, r2
 80096a6:	4639      	mov	r1, r7
 80096a8:	4620      	mov	r0, r4
 80096aa:	f7ff fd59 	bl	8009160 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80096ae:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d032      	beq.n	800971c <HAL_I2C_Master_Receive+0x130>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096b6:	462a      	mov	r2, r5
 80096b8:	4631      	mov	r1, r6
 80096ba:	4620      	mov	r0, r4
 80096bc:	f7ff fe24 	bl	8009308 <I2C_WaitOnRXNEFlagUntilTimeout>
 80096c0:	2800      	cmp	r0, #0
 80096c2:	d1e1      	bne.n	8009688 <HAL_I2C_Master_Receive+0x9c>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80096c4:	6823      	ldr	r3, [r4, #0]
 80096c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80096c8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80096ca:	1c59      	adds	r1, r3, #1
 80096cc:	6261      	str	r1, [r4, #36]	@ 0x24
 80096ce:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80096d0:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 80096d2:	3a01      	subs	r2, #1
 80096d4:	b292      	uxth	r2, r2
 80096d6:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80096d8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80096da:	b29b      	uxth	r3, r3
 80096dc:	3b01      	subs	r3, #1
 80096de:	b29b      	uxth	r3, r3
 80096e0:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80096e2:	2a00      	cmp	r2, #0
 80096e4:	d1e3      	bne.n	80096ae <HAL_I2C_Master_Receive+0xc2>
 80096e6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d0df      	beq.n	80096ae <HAL_I2C_Master_Receive+0xc2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80096ee:	9500      	str	r5, [sp, #0]
 80096f0:	4633      	mov	r3, r6
 80096f2:	2180      	movs	r1, #128	@ 0x80
 80096f4:	4620      	mov	r0, r4
 80096f6:	f7ff fdba 	bl	800926e <I2C_WaitOnFlagUntilTimeout>
 80096fa:	2800      	cmp	r0, #0
 80096fc:	d139      	bne.n	8009772 <HAL_I2C_Master_Receive+0x186>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80096fe:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8009700:	b29b      	uxth	r3, r3
 8009702:	2bff      	cmp	r3, #255	@ 0xff
 8009704:	d9c7      	bls.n	8009696 <HAL_I2C_Master_Receive+0xaa>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009706:	22ff      	movs	r2, #255	@ 0xff
 8009708:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800970a:	2300      	movs	r3, #0
 800970c:	9300      	str	r3, [sp, #0]
 800970e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009712:	4639      	mov	r1, r7
 8009714:	4620      	mov	r0, r4
 8009716:	f7ff fd23 	bl	8009160 <I2C_TransferConfig>
 800971a:	e7c8      	b.n	80096ae <HAL_I2C_Master_Receive+0xc2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800971c:	462a      	mov	r2, r5
 800971e:	4631      	mov	r1, r6
 8009720:	4620      	mov	r0, r4
 8009722:	f7ff fdca 	bl	80092ba <I2C_WaitOnSTOPFlagUntilTimeout>
 8009726:	b130      	cbz	r0, 8009736 <HAL_I2C_Master_Receive+0x14a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009728:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800972a:	2b04      	cmp	r3, #4
 800972c:	d001      	beq.n	8009732 <HAL_I2C_Master_Receive+0x146>
        return HAL_TIMEOUT;
 800972e:	2003      	movs	r0, #3
 8009730:	e018      	b.n	8009764 <HAL_I2C_Master_Receive+0x178>
        return HAL_ERROR;
 8009732:	2001      	movs	r0, #1
 8009734:	e016      	b.n	8009764 <HAL_I2C_Master_Receive+0x178>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009736:	6823      	ldr	r3, [r4, #0]
 8009738:	2220      	movs	r2, #32
 800973a:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800973c:	6821      	ldr	r1, [r4, #0]
 800973e:	684b      	ldr	r3, [r1, #4]
 8009740:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8009744:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8009748:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800974c:	f023 0301 	bic.w	r3, r3, #1
 8009750:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8009752:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009756:	2300      	movs	r3, #0
 8009758:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 800975c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 8009760:	e000      	b.n	8009764 <HAL_I2C_Master_Receive+0x178>
    return HAL_BUSY;
 8009762:	2002      	movs	r0, #2
}
 8009764:	b002      	add	sp, #8
 8009766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 800976a:	2002      	movs	r0, #2
 800976c:	e7fa      	b.n	8009764 <HAL_I2C_Master_Receive+0x178>
      return HAL_TIMEOUT;
 800976e:	2003      	movs	r0, #3
 8009770:	e7f8      	b.n	8009764 <HAL_I2C_Master_Receive+0x178>
          return HAL_TIMEOUT;
 8009772:	2003      	movs	r0, #3
 8009774:	e7f6      	b.n	8009764 <HAL_I2C_Master_Receive+0x178>
 8009776:	bf00      	nop
 8009778:	80002400 	.word	0x80002400

0800977c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800977c:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800977e:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8009782:	b2d2      	uxtb	r2, r2
 8009784:	2a20      	cmp	r2, #32
 8009786:	d123      	bne.n	80097d0 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009788:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800978c:	2a01      	cmp	r2, #1
 800978e:	d021      	beq.n	80097d4 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8009790:	2201      	movs	r2, #1
 8009792:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009796:	2224      	movs	r2, #36	@ 0x24
 8009798:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800979c:	6800      	ldr	r0, [r0, #0]
 800979e:	6802      	ldr	r2, [r0, #0]
 80097a0:	f022 0201 	bic.w	r2, r2, #1
 80097a4:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80097a6:	6818      	ldr	r0, [r3, #0]
 80097a8:	6802      	ldr	r2, [r0, #0]
 80097aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80097ae:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80097b0:	6818      	ldr	r0, [r3, #0]
 80097b2:	6802      	ldr	r2, [r0, #0]
 80097b4:	4311      	orrs	r1, r2
 80097b6:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80097b8:	6819      	ldr	r1, [r3, #0]
 80097ba:	680a      	ldr	r2, [r1, #0]
 80097bc:	f042 0201 	orr.w	r2, r2, #1
 80097c0:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80097c2:	2220      	movs	r2, #32
 80097c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097c8:	2000      	movs	r0, #0
 80097ca:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 80097ce:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80097d0:	2002      	movs	r0, #2
 80097d2:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80097d4:	2002      	movs	r0, #2
  }
}
 80097d6:	4770      	bx	lr

080097d8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80097d8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp = 0;
  uint32_t tmp1 = 0;
  uint32_t tmp2 = 0;

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 80097da:	684d      	ldr	r5, [r1, #4]
 80097dc:	6803      	ldr	r3, [r0, #0]
 80097de:	68dc      	ldr	r4, [r3, #12]
 80097e0:	f3c4 440b 	ubfx	r4, r4, #16, #12
 80097e4:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80097e6:	ea4f 1cc2 	mov.w	ip, r2, lsl #7
 80097ea:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80097ee:	f8d3 4088 	ldr.w	r4, [r3, #136]	@ 0x88
 80097f2:	f404 4470 	and.w	r4, r4, #61440	@ 0xf000
 80097f6:	f8c3 4088 	str.w	r4, [r3, #136]	@ 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 80097fa:	680b      	ldr	r3, [r1, #0]
 80097fc:	6804      	ldr	r4, [r0, #0]
 80097fe:	68e6      	ldr	r6, [r4, #12]
 8009800:	f3c6 460b 	ubfx	r6, r6, #16, #12
 8009804:	4433      	add	r3, r6
 8009806:	3301      	adds	r3, #1
 8009808:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 800980c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8009810:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 8009814:	68cd      	ldr	r5, [r1, #12]
 8009816:	6803      	ldr	r3, [r0, #0]
 8009818:	68dc      	ldr	r4, [r3, #12]
 800981a:	f3c4 040a 	ubfx	r4, r4, #0, #11
 800981e:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8009820:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8009824:	f8d3 408c 	ldr.w	r4, [r3, #140]	@ 0x8c
 8009828:	f404 4470 	and.w	r4, r4, #61440	@ 0xf000
 800982c:	f8c3 408c 	str.w	r4, [r3, #140]	@ 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 8009830:	688b      	ldr	r3, [r1, #8]
 8009832:	6804      	ldr	r4, [r0, #0]
 8009834:	68e6      	ldr	r6, [r4, #12]
 8009836:	f3c6 0e0a 	ubfx	lr, r6, #0, #11
 800983a:	4473      	add	r3, lr
 800983c:	3301      	adds	r3, #1
 800983e:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 8009842:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8009846:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800984a:	6803      	ldr	r3, [r0, #0]
 800984c:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8009850:	f8d3 4094 	ldr.w	r4, [r3, #148]	@ 0x94
 8009854:	f024 0407 	bic.w	r4, r4, #7
 8009858:	f8c3 4094 	str.w	r4, [r3, #148]	@ 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800985c:	6803      	ldr	r3, [r0, #0]
 800985e:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8009862:	690c      	ldr	r4, [r1, #16]
 8009864:	f8c3 4094 	str.w	r4, [r3, #148]	@ 0x94

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 8009868:	f891 e031 	ldrb.w	lr, [r1, #49]	@ 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 800986c:	f891 6032 	ldrb.w	r6, [r1, #50]	@ 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 8009870:	698d      	ldr	r5, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8009872:	6803      	ldr	r3, [r0, #0]
 8009874:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8009878:	f8d3 409c 	ldr.w	r4, [r3, #156]	@ 0x9c
 800987c:	2400      	movs	r4, #0
 800987e:	f8c3 409c 	str.w	r4, [r3, #156]	@ 0x9c
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8009882:	f891 3030 	ldrb.w	r3, [r1, #48]	@ 0x30
 8009886:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 800988a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800988e:	6806      	ldr	r6, [r0, #0]
 8009890:	eb06 1ec2 	add.w	lr, r6, r2, lsl #7
 8009894:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8009898:	f8ce 309c 	str.w	r3, [lr, #156]	@ 0x9c
 800989c:	f10e 0e84 	add.w	lr, lr, #132	@ 0x84

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80098a0:	6803      	ldr	r3, [r0, #0]
 80098a2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80098a6:	f8d3 5098 	ldr.w	r5, [r3, #152]	@ 0x98
 80098aa:	f025 05ff 	bic.w	r5, r5, #255	@ 0xff
 80098ae:	f8c3 5098 	str.w	r5, [r3, #152]	@ 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80098b2:	6803      	ldr	r3, [r0, #0]
 80098b4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80098b8:	694d      	ldr	r5, [r1, #20]
 80098ba:	f8c3 5098 	str.w	r5, [r3, #152]	@ 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80098be:	6803      	ldr	r3, [r0, #0]
 80098c0:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80098c4:	f8d3 60a0 	ldr.w	r6, [r3, #160]	@ 0xa0
 80098c8:	4d2d      	ldr	r5, [pc, #180]	@ (8009980 <LTDC_SetConfig+0x1a8>)
 80098ca:	4035      	ands	r5, r6
 80098cc:	f8c3 50a0 	str.w	r5, [r3, #160]	@ 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80098d0:	6a0d      	ldr	r5, [r1, #32]
 80098d2:	6803      	ldr	r3, [r0, #0]
 80098d4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80098d8:	69ce      	ldr	r6, [r1, #28]
 80098da:	4335      	orrs	r5, r6
 80098dc:	f8c3 50a0 	str.w	r5, [r3, #160]	@ 0xa0

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80098e0:	6803      	ldr	r3, [r0, #0]
 80098e2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80098e6:	f8d3 50ac 	ldr.w	r5, [r3, #172]	@ 0xac
 80098ea:	f8c3 40ac 	str.w	r4, [r3, #172]	@ 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80098ee:	6803      	ldr	r3, [r0, #0]
 80098f0:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80098f4:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 80098f6:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80098fa:	690b      	ldr	r3, [r1, #16]
 80098fc:	b183      	cbz	r3, 8009920 <LTDC_SetConfig+0x148>
  {
    tmp = 4;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80098fe:	3b01      	subs	r3, #1
 8009900:	2b06      	cmp	r3, #6
 8009902:	d805      	bhi.n	8009910 <LTDC_SetConfig+0x138>
 8009904:	e8df f003 	tbb	[pc, r3]
 8009908:	0608063a 	.word	0x0608063a
 800990c:	0404      	.short	0x0404
 800990e:	0a          	.byte	0x0a
 800990f:	00          	.byte	0x00
  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8009910:	2501      	movs	r5, #1
 8009912:	e006      	b.n	8009922 <LTDC_SetConfig+0x14a>
 8009914:	2502      	movs	r5, #2
 8009916:	e004      	b.n	8009922 <LTDC_SetConfig+0x14a>
 8009918:	2502      	movs	r5, #2
 800991a:	e002      	b.n	8009922 <LTDC_SetConfig+0x14a>
 800991c:	2502      	movs	r5, #2
 800991e:	e000      	b.n	8009922 <LTDC_SetConfig+0x14a>
    tmp = 4;
 8009920:	2504      	movs	r5, #4
  {
    tmp = 1;
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8009922:	6803      	ldr	r3, [r0, #0]
 8009924:	4463      	add	r3, ip
 8009926:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800992a:	f002 22e0 	and.w	r2, r2, #3758153728	@ 0xe000e000
 800992e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 8009932:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8009934:	fb05 f403 	mul.w	r4, r5, r3
 8009938:	684b      	ldr	r3, [r1, #4]
 800993a:	680a      	ldr	r2, [r1, #0]
 800993c:	1a9b      	subs	r3, r3, r2
 800993e:	fb05 f303 	mul.w	r3, r5, r3
 8009942:	3303      	adds	r3, #3
 8009944:	6802      	ldr	r2, [r0, #0]
 8009946:	4462      	add	r2, ip
 8009948:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800994c:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8009950:	6803      	ldr	r3, [r0, #0]
 8009952:	4463      	add	r3, ip
 8009954:	f8d3 40b4 	ldr.w	r4, [r3, #180]	@ 0xb4
 8009958:	4a0a      	ldr	r2, [pc, #40]	@ (8009984 <LTDC_SetConfig+0x1ac>)
 800995a:	4022      	ands	r2, r4
 800995c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8009960:	6803      	ldr	r3, [r0, #0]
 8009962:	4463      	add	r3, ip
 8009964:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8009966:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800996a:	6803      	ldr	r3, [r0, #0]
 800996c:	4463      	add	r3, ip
 800996e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8009972:	f042 0201 	orr.w	r2, r2, #1
 8009976:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 800997a:	bd70      	pop	{r4, r5, r6, pc}
  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800997c:	2503      	movs	r5, #3
 800997e:	e7d0      	b.n	8009922 <LTDC_SetConfig+0x14a>
 8009980:	fffff8f8 	.word	0xfffff8f8
 8009984:	fffff800 	.word	0xfffff800

08009988 <HAL_LTDC_Init>:
  if(hltdc == NULL)
 8009988:	2800      	cmp	r0, #0
 800998a:	d077      	beq.n	8009a7c <HAL_LTDC_Init+0xf4>
{
 800998c:	b538      	push	{r3, r4, r5, lr}
 800998e:	4604      	mov	r4, r0
  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8009990:	f890 30a1 	ldrb.w	r3, [r0, #161]	@ 0xa1
 8009994:	2b00      	cmp	r3, #0
 8009996:	d06c      	beq.n	8009a72 <HAL_LTDC_Init+0xea>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8009998:	2302      	movs	r3, #2
 800999a:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800999e:	6822      	ldr	r2, [r4, #0]
 80099a0:	6993      	ldr	r3, [r2, #24]
 80099a2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80099a6:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80099a8:	6821      	ldr	r1, [r4, #0]
 80099aa:	698a      	ldr	r2, [r1, #24]
 80099ac:	6863      	ldr	r3, [r4, #4]
 80099ae:	68a0      	ldr	r0, [r4, #8]
 80099b0:	4303      	orrs	r3, r0
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80099b2:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80099b4:	4303      	orrs	r3, r0
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80099b6:	6920      	ldr	r0, [r4, #16]
 80099b8:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80099ba:	4313      	orrs	r3, r2
 80099bc:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80099be:	6821      	ldr	r1, [r4, #0]
 80099c0:	688a      	ldr	r2, [r1, #8]
 80099c2:	4b2f      	ldr	r3, [pc, #188]	@ (8009a80 <HAL_LTDC_Init+0xf8>)
 80099c4:	401a      	ands	r2, r3
 80099c6:	608a      	str	r2, [r1, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80099c8:	6820      	ldr	r0, [r4, #0]
 80099ca:	6882      	ldr	r2, [r0, #8]
 80099cc:	69a1      	ldr	r1, [r4, #24]
 80099ce:	6965      	ldr	r5, [r4, #20]
 80099d0:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80099d4:	430a      	orrs	r2, r1
 80099d6:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80099d8:	6821      	ldr	r1, [r4, #0]
 80099da:	68ca      	ldr	r2, [r1, #12]
 80099dc:	401a      	ands	r2, r3
 80099de:	60ca      	str	r2, [r1, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80099e0:	6820      	ldr	r0, [r4, #0]
 80099e2:	68c2      	ldr	r2, [r0, #12]
 80099e4:	6a21      	ldr	r1, [r4, #32]
 80099e6:	69e5      	ldr	r5, [r4, #28]
 80099e8:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80099ec:	430a      	orrs	r2, r1
 80099ee:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80099f0:	6821      	ldr	r1, [r4, #0]
 80099f2:	690a      	ldr	r2, [r1, #16]
 80099f4:	401a      	ands	r2, r3
 80099f6:	610a      	str	r2, [r1, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80099f8:	6820      	ldr	r0, [r4, #0]
 80099fa:	6902      	ldr	r2, [r0, #16]
 80099fc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80099fe:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8009a00:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8009a04:	430a      	orrs	r2, r1
 8009a06:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8009a08:	6821      	ldr	r1, [r4, #0]
 8009a0a:	694a      	ldr	r2, [r1, #20]
 8009a0c:	4013      	ands	r3, r2
 8009a0e:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 8009a10:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8009a12:	6821      	ldr	r1, [r4, #0]
 8009a14:	694b      	ldr	r3, [r1, #20]
 8009a16:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8009a18:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 8009a20:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 8009a24:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 8009a28:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8009a2a:	6821      	ldr	r1, [r4, #0]
 8009a2c:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8009a2e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8009a32:	62ca      	str	r2, [r1, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8009a34:	6821      	ldr	r1, [r4, #0]
 8009a36:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8009a38:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8009a3c:	f894 0034 	ldrb.w	r0, [r4, #52]	@ 0x34
 8009a40:	4303      	orrs	r3, r0
 8009a42:	4313      	orrs	r3, r2
 8009a44:	62cb      	str	r3, [r1, #44]	@ 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 8009a46:	6822      	ldr	r2, [r4, #0]
 8009a48:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8009a4a:	f043 0304 	orr.w	r3, r3, #4
 8009a4e:	6353      	str	r3, [r2, #52]	@ 0x34
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 8009a50:	6822      	ldr	r2, [r4, #0]
 8009a52:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8009a54:	f043 0302 	orr.w	r3, r3, #2
 8009a58:	6353      	str	r3, [r2, #52]	@ 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8009a5a:	6822      	ldr	r2, [r4, #0]
 8009a5c:	6993      	ldr	r3, [r2, #24]
 8009a5e:	f043 0301 	orr.w	r3, r3, #1
 8009a62:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8009a64:	2000      	movs	r0, #0
 8009a66:	f8c4 00a4 	str.w	r0, [r4, #164]	@ 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
}
 8009a70:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8009a72:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
    HAL_LTDC_MspInit(hltdc);
 8009a76:	f005 fe07 	bl	800f688 <HAL_LTDC_MspInit>
 8009a7a:	e78d      	b.n	8009998 <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 8009a7c:	2001      	movs	r0, #1
}
 8009a7e:	4770      	bx	lr
 8009a80:	f000f800 	.word	0xf000f800

08009a84 <HAL_LTDC_ConfigLayer>:
{   
 8009a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 8009a86:	f890 30a0 	ldrb.w	r3, [r0, #160]	@ 0xa0
 8009a8a:	2b01      	cmp	r3, #1
 8009a8c:	d02c      	beq.n	8009ae8 <HAL_LTDC_ConfigLayer+0x64>
 8009a8e:	4604      	mov	r4, r0
 8009a90:	460d      	mov	r5, r1
 8009a92:	4616      	mov	r6, r2
 8009a94:	2701      	movs	r7, #1
 8009a96:	f880 70a0 	strb.w	r7, [r0, #160]	@ 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8009a9a:	2302      	movs	r3, #2
 8009a9c:	f880 30a1 	strb.w	r3, [r0, #161]	@ 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 8009aa0:	f04f 0c34 	mov.w	ip, #52	@ 0x34
 8009aa4:	fb0c 0c02 	mla	ip, ip, r2, r0
 8009aa8:	f10c 0c38 	add.w	ip, ip, #56	@ 0x38
 8009aac:	468e      	mov	lr, r1
 8009aae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8009ab2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8009ab6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8009aba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8009abe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8009ac2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8009ac6:	f8de 3000 	ldr.w	r3, [lr]
 8009aca:	f8cc 3000 	str.w	r3, [ip]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8009ace:	4632      	mov	r2, r6
 8009ad0:	4629      	mov	r1, r5
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f7ff fe80 	bl	80097d8 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8009ad8:	6823      	ldr	r3, [r4, #0]
 8009ada:	625f      	str	r7, [r3, #36]	@ 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8009adc:	f884 70a1 	strb.w	r7, [r4, #161]	@ 0xa1
  __HAL_UNLOCK(hltdc);
 8009ae0:	2000      	movs	r0, #0
 8009ae2:	f884 00a0 	strb.w	r0, [r4, #160]	@ 0xa0
}
 8009ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hltdc);
 8009ae8:	2002      	movs	r0, #2
 8009aea:	e7fc      	b.n	8009ae6 <HAL_LTDC_ConfigLayer+0x62>

08009aec <HAL_LTDC_SetAlpha>:
{
 8009aec:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hltdc);
 8009aee:	f890 30a0 	ldrb.w	r3, [r0, #160]	@ 0xa0
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d019      	beq.n	8009b2a <HAL_LTDC_SetAlpha+0x3e>
 8009af6:	4604      	mov	r4, r0
 8009af8:	2501      	movs	r5, #1
 8009afa:	f880 50a0 	strb.w	r5, [r0, #160]	@ 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8009afe:	2302      	movs	r3, #2
 8009b00:	f880 30a1 	strb.w	r3, [r0, #161]	@ 0xa1
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8009b04:	2334      	movs	r3, #52	@ 0x34
 8009b06:	fb02 f303 	mul.w	r3, r2, r3
 8009b0a:	f103 0038 	add.w	r0, r3, #56	@ 0x38
  pLayerCfg->Alpha = Alpha;
 8009b0e:	4423      	add	r3, r4
 8009b10:	64d9      	str	r1, [r3, #76]	@ 0x4c
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8009b12:	1821      	adds	r1, r4, r0
 8009b14:	4620      	mov	r0, r4
 8009b16:	f7ff fe5f 	bl	80097d8 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8009b1a:	6823      	ldr	r3, [r4, #0]
 8009b1c:	625d      	str	r5, [r3, #36]	@ 0x24
  hltdc->State = HAL_LTDC_STATE_READY;
 8009b1e:	f884 50a1 	strb.w	r5, [r4, #161]	@ 0xa1
  __HAL_UNLOCK(hltdc);
 8009b22:	2000      	movs	r0, #0
 8009b24:	f884 00a0 	strb.w	r0, [r4, #160]	@ 0xa0
}
 8009b28:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hltdc);
 8009b2a:	2002      	movs	r0, #2
 8009b2c:	e7fc      	b.n	8009b28 <HAL_LTDC_SetAlpha+0x3c>

08009b2e <HAL_LTDC_GetState>:
  return hltdc->State;
 8009b2e:	f890 00a1 	ldrb.w	r0, [r0, #161]	@ 0xa1
}
 8009b32:	4770      	bx	lr

08009b34 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009b34:	b510      	push	{r4, lr}
 8009b36:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8009b38:	4b1b      	ldr	r3, [pc, #108]	@ (8009ba8 <HAL_PWREx_EnableOverDrive+0x74>)
 8009b3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b3c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8009b40:	641a      	str	r2, [r3, #64]	@ 0x40
 8009b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b48:	9301      	str	r3, [sp, #4]
 8009b4a:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009b4c:	4a17      	ldr	r2, [pc, #92]	@ (8009bac <HAL_PWREx_EnableOverDrive+0x78>)
 8009b4e:	6813      	ldr	r3, [r2, #0]
 8009b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b54:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009b56:	f7fe fec9 	bl	80088ec <HAL_GetTick>
 8009b5a:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009b5c:	4b13      	ldr	r3, [pc, #76]	@ (8009bac <HAL_PWREx_EnableOverDrive+0x78>)
 8009b5e:	685b      	ldr	r3, [r3, #4]
 8009b60:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8009b64:	d108      	bne.n	8009b78 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009b66:	f7fe fec1 	bl	80088ec <HAL_GetTick>
 8009b6a:	1b00      	subs	r0, r0, r4
 8009b6c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8009b70:	d9f4      	bls.n	8009b5c <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8009b72:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8009b74:	b002      	add	sp, #8
 8009b76:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009b78:	4a0c      	ldr	r2, [pc, #48]	@ (8009bac <HAL_PWREx_EnableOverDrive+0x78>)
 8009b7a:	6813      	ldr	r3, [r2, #0]
 8009b7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b80:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8009b82:	f7fe feb3 	bl	80088ec <HAL_GetTick>
 8009b86:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009b88:	4b08      	ldr	r3, [pc, #32]	@ (8009bac <HAL_PWREx_EnableOverDrive+0x78>)
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8009b90:	d107      	bne.n	8009ba2 <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009b92:	f7fe feab 	bl	80088ec <HAL_GetTick>
 8009b96:	1b00      	subs	r0, r0, r4
 8009b98:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8009b9c:	d9f4      	bls.n	8009b88 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 8009b9e:	2003      	movs	r0, #3
 8009ba0:	e7e8      	b.n	8009b74 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8009ba2:	2000      	movs	r0, #0
 8009ba4:	e7e6      	b.n	8009b74 <HAL_PWREx_EnableOverDrive+0x40>
 8009ba6:	bf00      	nop
 8009ba8:	40023800 	.word	0x40023800
 8009bac:	40007000 	.word	0x40007000

08009bb0 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	f000 81d9 	beq.w	8009f68 <HAL_RCC_OscConfig+0x3b8>
{
 8009bb6:	b570      	push	{r4, r5, r6, lr}
 8009bb8:	b082      	sub	sp, #8
 8009bba:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009bbc:	6803      	ldr	r3, [r0, #0]
 8009bbe:	f013 0f01 	tst.w	r3, #1
 8009bc2:	d029      	beq.n	8009c18 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009bc4:	4b95      	ldr	r3, [pc, #596]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	f003 030c 	and.w	r3, r3, #12
 8009bcc:	2b04      	cmp	r3, #4
 8009bce:	d01a      	beq.n	8009c06 <HAL_RCC_OscConfig+0x56>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009bd0:	4b92      	ldr	r3, [pc, #584]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009bd2:	689b      	ldr	r3, [r3, #8]
 8009bd4:	f003 030c 	and.w	r3, r3, #12
 8009bd8:	2b08      	cmp	r3, #8
 8009bda:	d00f      	beq.n	8009bfc <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009bdc:	6863      	ldr	r3, [r4, #4]
 8009bde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009be2:	d040      	beq.n	8009c66 <HAL_RCC_OscConfig+0xb6>
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d154      	bne.n	8009c92 <HAL_RCC_OscConfig+0xe2>
 8009be8:	4b8c      	ldr	r3, [pc, #560]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009bea:	681a      	ldr	r2, [r3, #0]
 8009bec:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009bf0:	601a      	str	r2, [r3, #0]
 8009bf2:	681a      	ldr	r2, [r3, #0]
 8009bf4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009bf8:	601a      	str	r2, [r3, #0]
 8009bfa:	e039      	b.n	8009c70 <HAL_RCC_OscConfig+0xc0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009bfc:	4b87      	ldr	r3, [pc, #540]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8009c04:	d0ea      	beq.n	8009bdc <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c06:	4b85      	ldr	r3, [pc, #532]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8009c0e:	d003      	beq.n	8009c18 <HAL_RCC_OscConfig+0x68>
 8009c10:	6863      	ldr	r3, [r4, #4]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	f000 81aa 	beq.w	8009f6c <HAL_RCC_OscConfig+0x3bc>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009c18:	6823      	ldr	r3, [r4, #0]
 8009c1a:	f013 0f02 	tst.w	r3, #2
 8009c1e:	d074      	beq.n	8009d0a <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009c20:	4b7e      	ldr	r3, [pc, #504]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009c22:	689b      	ldr	r3, [r3, #8]
 8009c24:	f013 0f0c 	tst.w	r3, #12
 8009c28:	d05e      	beq.n	8009ce8 <HAL_RCC_OscConfig+0x138>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009c2a:	4b7c      	ldr	r3, [pc, #496]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	f003 030c 	and.w	r3, r3, #12
 8009c32:	2b08      	cmp	r3, #8
 8009c34:	d053      	beq.n	8009cde <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009c36:	68e3      	ldr	r3, [r4, #12]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	f000 8089 	beq.w	8009d50 <HAL_RCC_OscConfig+0x1a0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009c3e:	4a77      	ldr	r2, [pc, #476]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009c40:	6813      	ldr	r3, [r2, #0]
 8009c42:	f043 0301 	orr.w	r3, r3, #1
 8009c46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c48:	f7fe fe50 	bl	80088ec <HAL_GetTick>
 8009c4c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c4e:	4b73      	ldr	r3, [pc, #460]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f013 0f02 	tst.w	r3, #2
 8009c56:	d172      	bne.n	8009d3e <HAL_RCC_OscConfig+0x18e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009c58:	f7fe fe48 	bl	80088ec <HAL_GetTick>
 8009c5c:	1b40      	subs	r0, r0, r5
 8009c5e:	2802      	cmp	r0, #2
 8009c60:	d9f5      	bls.n	8009c4e <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 8009c62:	2003      	movs	r0, #3
 8009c64:	e187      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c66:	4a6d      	ldr	r2, [pc, #436]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009c68:	6813      	ldr	r3, [r2, #0]
 8009c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c6e:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009c70:	6863      	ldr	r3, [r4, #4]
 8009c72:	b32b      	cbz	r3, 8009cc0 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8009c74:	f7fe fe3a 	bl	80088ec <HAL_GetTick>
 8009c78:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c7a:	4b68      	ldr	r3, [pc, #416]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8009c82:	d1c9      	bne.n	8009c18 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009c84:	f7fe fe32 	bl	80088ec <HAL_GetTick>
 8009c88:	1b40      	subs	r0, r0, r5
 8009c8a:	2864      	cmp	r0, #100	@ 0x64
 8009c8c:	d9f5      	bls.n	8009c7a <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8009c8e:	2003      	movs	r0, #3
 8009c90:	e171      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009c96:	d009      	beq.n	8009cac <HAL_RCC_OscConfig+0xfc>
 8009c98:	4b60      	ldr	r3, [pc, #384]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009c9a:	681a      	ldr	r2, [r3, #0]
 8009c9c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009ca0:	601a      	str	r2, [r3, #0]
 8009ca2:	681a      	ldr	r2, [r3, #0]
 8009ca4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009ca8:	601a      	str	r2, [r3, #0]
 8009caa:	e7e1      	b.n	8009c70 <HAL_RCC_OscConfig+0xc0>
 8009cac:	4b5b      	ldr	r3, [pc, #364]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009cae:	681a      	ldr	r2, [r3, #0]
 8009cb0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8009cb4:	601a      	str	r2, [r3, #0]
 8009cb6:	681a      	ldr	r2, [r3, #0]
 8009cb8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009cbc:	601a      	str	r2, [r3, #0]
 8009cbe:	e7d7      	b.n	8009c70 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8009cc0:	f7fe fe14 	bl	80088ec <HAL_GetTick>
 8009cc4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009cc6:	4b55      	ldr	r3, [pc, #340]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8009cce:	d0a3      	beq.n	8009c18 <HAL_RCC_OscConfig+0x68>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009cd0:	f7fe fe0c 	bl	80088ec <HAL_GetTick>
 8009cd4:	1b40      	subs	r0, r0, r5
 8009cd6:	2864      	cmp	r0, #100	@ 0x64
 8009cd8:	d9f5      	bls.n	8009cc6 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8009cda:	2003      	movs	r0, #3
 8009cdc:	e14b      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009cde:	4b4f      	ldr	r3, [pc, #316]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8009ce6:	d1a6      	bne.n	8009c36 <HAL_RCC_OscConfig+0x86>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009ce8:	4b4c      	ldr	r3, [pc, #304]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f013 0f02 	tst.w	r3, #2
 8009cf0:	d003      	beq.n	8009cfa <HAL_RCC_OscConfig+0x14a>
 8009cf2:	68e3      	ldr	r3, [r4, #12]
 8009cf4:	2b01      	cmp	r3, #1
 8009cf6:	f040 813b 	bne.w	8009f70 <HAL_RCC_OscConfig+0x3c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009cfa:	4a48      	ldr	r2, [pc, #288]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009cfc:	6813      	ldr	r3, [r2, #0]
 8009cfe:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009d02:	6921      	ldr	r1, [r4, #16]
 8009d04:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8009d08:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009d0a:	6823      	ldr	r3, [r4, #0]
 8009d0c:	f013 0f08 	tst.w	r3, #8
 8009d10:	d046      	beq.n	8009da0 <HAL_RCC_OscConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009d12:	6963      	ldr	r3, [r4, #20]
 8009d14:	b383      	cbz	r3, 8009d78 <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009d16:	4a41      	ldr	r2, [pc, #260]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009d18:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8009d1a:	f043 0301 	orr.w	r3, r3, #1
 8009d1e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d20:	f7fe fde4 	bl	80088ec <HAL_GetTick>
 8009d24:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009d26:	4b3d      	ldr	r3, [pc, #244]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009d28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d2a:	f013 0f02 	tst.w	r3, #2
 8009d2e:	d137      	bne.n	8009da0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009d30:	f7fe fddc 	bl	80088ec <HAL_GetTick>
 8009d34:	1b40      	subs	r0, r0, r5
 8009d36:	2802      	cmp	r0, #2
 8009d38:	d9f5      	bls.n	8009d26 <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 8009d3a:	2003      	movs	r0, #3
 8009d3c:	e11b      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d3e:	4a37      	ldr	r2, [pc, #220]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009d40:	6813      	ldr	r3, [r2, #0]
 8009d42:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009d46:	6921      	ldr	r1, [r4, #16]
 8009d48:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8009d4c:	6013      	str	r3, [r2, #0]
 8009d4e:	e7dc      	b.n	8009d0a <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 8009d50:	4a32      	ldr	r2, [pc, #200]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009d52:	6813      	ldr	r3, [r2, #0]
 8009d54:	f023 0301 	bic.w	r3, r3, #1
 8009d58:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8009d5a:	f7fe fdc7 	bl	80088ec <HAL_GetTick>
 8009d5e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009d60:	4b2e      	ldr	r3, [pc, #184]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f013 0f02 	tst.w	r3, #2
 8009d68:	d0cf      	beq.n	8009d0a <HAL_RCC_OscConfig+0x15a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009d6a:	f7fe fdbf 	bl	80088ec <HAL_GetTick>
 8009d6e:	1b40      	subs	r0, r0, r5
 8009d70:	2802      	cmp	r0, #2
 8009d72:	d9f5      	bls.n	8009d60 <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 8009d74:	2003      	movs	r0, #3
 8009d76:	e0fe      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009d78:	4a28      	ldr	r2, [pc, #160]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009d7a:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8009d7c:	f023 0301 	bic.w	r3, r3, #1
 8009d80:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d82:	f7fe fdb3 	bl	80088ec <HAL_GetTick>
 8009d86:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009d88:	4b24      	ldr	r3, [pc, #144]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009d8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d8c:	f013 0f02 	tst.w	r3, #2
 8009d90:	d006      	beq.n	8009da0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009d92:	f7fe fdab 	bl	80088ec <HAL_GetTick>
 8009d96:	1b40      	subs	r0, r0, r5
 8009d98:	2802      	cmp	r0, #2
 8009d9a:	d9f5      	bls.n	8009d88 <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 8009d9c:	2003      	movs	r0, #3
 8009d9e:	e0ea      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009da0:	6823      	ldr	r3, [r4, #0]
 8009da2:	f013 0f04 	tst.w	r3, #4
 8009da6:	d07d      	beq.n	8009ea4 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009da8:	4b1c      	ldr	r3, [pc, #112]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dac:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8009db0:	d11e      	bne.n	8009df0 <HAL_RCC_OscConfig+0x240>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009db2:	4b1a      	ldr	r3, [pc, #104]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009db4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009db6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8009dba:	641a      	str	r2, [r3, #64]	@ 0x40
 8009dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009dc2:	9301      	str	r3, [sp, #4]
 8009dc4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8009dc6:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009dc8:	4b15      	ldr	r3, [pc, #84]	@ (8009e20 <HAL_RCC_OscConfig+0x270>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8009dd0:	d010      	beq.n	8009df4 <HAL_RCC_OscConfig+0x244>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009dd2:	68a3      	ldr	r3, [r4, #8]
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d025      	beq.n	8009e24 <HAL_RCC_OscConfig+0x274>
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d13b      	bne.n	8009e54 <HAL_RCC_OscConfig+0x2a4>
 8009ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8009e1c <HAL_RCC_OscConfig+0x26c>)
 8009dde:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009de0:	f022 0201 	bic.w	r2, r2, #1
 8009de4:	671a      	str	r2, [r3, #112]	@ 0x70
 8009de6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009de8:	f022 0204 	bic.w	r2, r2, #4
 8009dec:	671a      	str	r2, [r3, #112]	@ 0x70
 8009dee:	e01e      	b.n	8009e2e <HAL_RCC_OscConfig+0x27e>
  FlagStatus pwrclkchanged = RESET;
 8009df0:	2500      	movs	r5, #0
 8009df2:	e7e9      	b.n	8009dc8 <HAL_RCC_OscConfig+0x218>
      PWR->CR1 |= PWR_CR1_DBP;
 8009df4:	4a0a      	ldr	r2, [pc, #40]	@ (8009e20 <HAL_RCC_OscConfig+0x270>)
 8009df6:	6813      	ldr	r3, [r2, #0]
 8009df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009dfc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8009dfe:	f7fe fd75 	bl	80088ec <HAL_GetTick>
 8009e02:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009e04:	4b06      	ldr	r3, [pc, #24]	@ (8009e20 <HAL_RCC_OscConfig+0x270>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8009e0c:	d1e1      	bne.n	8009dd2 <HAL_RCC_OscConfig+0x222>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009e0e:	f7fe fd6d 	bl	80088ec <HAL_GetTick>
 8009e12:	1b80      	subs	r0, r0, r6
 8009e14:	2864      	cmp	r0, #100	@ 0x64
 8009e16:	d9f5      	bls.n	8009e04 <HAL_RCC_OscConfig+0x254>
          return HAL_TIMEOUT;
 8009e18:	2003      	movs	r0, #3
 8009e1a:	e0ac      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
 8009e1c:	40023800 	.word	0x40023800
 8009e20:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e24:	4a56      	ldr	r2, [pc, #344]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009e26:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8009e28:	f043 0301 	orr.w	r3, r3, #1
 8009e2c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009e2e:	68a3      	ldr	r3, [r4, #8]
 8009e30:	b333      	cbz	r3, 8009e80 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e32:	f7fe fd5b 	bl	80088ec <HAL_GetTick>
 8009e36:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e38:	4b51      	ldr	r3, [pc, #324]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e3c:	f013 0f02 	tst.w	r3, #2
 8009e40:	d12f      	bne.n	8009ea2 <HAL_RCC_OscConfig+0x2f2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009e42:	f7fe fd53 	bl	80088ec <HAL_GetTick>
 8009e46:	1b80      	subs	r0, r0, r6
 8009e48:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009e4c:	4298      	cmp	r0, r3
 8009e4e:	d9f3      	bls.n	8009e38 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8009e50:	2003      	movs	r0, #3
 8009e52:	e090      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e54:	2b05      	cmp	r3, #5
 8009e56:	d009      	beq.n	8009e6c <HAL_RCC_OscConfig+0x2bc>
 8009e58:	4b49      	ldr	r3, [pc, #292]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009e5a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009e5c:	f022 0201 	bic.w	r2, r2, #1
 8009e60:	671a      	str	r2, [r3, #112]	@ 0x70
 8009e62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009e64:	f022 0204 	bic.w	r2, r2, #4
 8009e68:	671a      	str	r2, [r3, #112]	@ 0x70
 8009e6a:	e7e0      	b.n	8009e2e <HAL_RCC_OscConfig+0x27e>
 8009e6c:	4b44      	ldr	r3, [pc, #272]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009e6e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009e70:	f042 0204 	orr.w	r2, r2, #4
 8009e74:	671a      	str	r2, [r3, #112]	@ 0x70
 8009e76:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009e78:	f042 0201 	orr.w	r2, r2, #1
 8009e7c:	671a      	str	r2, [r3, #112]	@ 0x70
 8009e7e:	e7d6      	b.n	8009e2e <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e80:	f7fe fd34 	bl	80088ec <HAL_GetTick>
 8009e84:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e86:	4b3e      	ldr	r3, [pc, #248]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e8a:	f013 0f02 	tst.w	r3, #2
 8009e8e:	d008      	beq.n	8009ea2 <HAL_RCC_OscConfig+0x2f2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009e90:	f7fe fd2c 	bl	80088ec <HAL_GetTick>
 8009e94:	1b80      	subs	r0, r0, r6
 8009e96:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009e9a:	4298      	cmp	r0, r3
 8009e9c:	d9f3      	bls.n	8009e86 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 8009e9e:	2003      	movs	r0, #3
 8009ea0:	e069      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009ea2:	b9f5      	cbnz	r5, 8009ee2 <HAL_RCC_OscConfig+0x332>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009ea4:	69a3      	ldr	r3, [r4, #24]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d064      	beq.n	8009f74 <HAL_RCC_OscConfig+0x3c4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009eaa:	4a35      	ldr	r2, [pc, #212]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009eac:	6892      	ldr	r2, [r2, #8]
 8009eae:	f002 020c 	and.w	r2, r2, #12
 8009eb2:	2a08      	cmp	r2, #8
 8009eb4:	d061      	beq.n	8009f7a <HAL_RCC_OscConfig+0x3ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009eb6:	2b02      	cmp	r3, #2
 8009eb8:	d019      	beq.n	8009eee <HAL_RCC_OscConfig+0x33e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009eba:	4a31      	ldr	r2, [pc, #196]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009ebc:	6813      	ldr	r3, [r2, #0]
 8009ebe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ec2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ec4:	f7fe fd12 	bl	80088ec <HAL_GetTick>
 8009ec8:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009eca:	4b2d      	ldr	r3, [pc, #180]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8009ed2:	d047      	beq.n	8009f64 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ed4:	f7fe fd0a 	bl	80088ec <HAL_GetTick>
 8009ed8:	1b00      	subs	r0, r0, r4
 8009eda:	2802      	cmp	r0, #2
 8009edc:	d9f5      	bls.n	8009eca <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 8009ede:	2003      	movs	r0, #3
 8009ee0:	e049      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8009ee2:	4a27      	ldr	r2, [pc, #156]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009ee4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8009ee6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009eea:	6413      	str	r3, [r2, #64]	@ 0x40
 8009eec:	e7da      	b.n	8009ea4 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 8009eee:	4a24      	ldr	r2, [pc, #144]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009ef0:	6813      	ldr	r3, [r2, #0]
 8009ef2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ef6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8009ef8:	f7fe fcf8 	bl	80088ec <HAL_GetTick>
 8009efc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009efe:	4b20      	ldr	r3, [pc, #128]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8009f06:	d006      	beq.n	8009f16 <HAL_RCC_OscConfig+0x366>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009f08:	f7fe fcf0 	bl	80088ec <HAL_GetTick>
 8009f0c:	1b40      	subs	r0, r0, r5
 8009f0e:	2802      	cmp	r0, #2
 8009f10:	d9f5      	bls.n	8009efe <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8009f12:	2003      	movs	r0, #3
 8009f14:	e02f      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009f16:	69e3      	ldr	r3, [r4, #28]
 8009f18:	6a22      	ldr	r2, [r4, #32]
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009f1e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8009f22:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009f24:	0852      	lsrs	r2, r2, #1
 8009f26:	3a01      	subs	r2, #1
 8009f28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f2c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009f2e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8009f32:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009f36:	4a12      	ldr	r2, [pc, #72]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009f38:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8009f3a:	6813      	ldr	r3, [r2, #0]
 8009f3c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009f40:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8009f42:	f7fe fcd3 	bl	80088ec <HAL_GetTick>
 8009f46:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009f48:	4b0d      	ldr	r3, [pc, #52]	@ (8009f80 <HAL_RCC_OscConfig+0x3d0>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8009f50:	d106      	bne.n	8009f60 <HAL_RCC_OscConfig+0x3b0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009f52:	f7fe fccb 	bl	80088ec <HAL_GetTick>
 8009f56:	1b00      	subs	r0, r0, r4
 8009f58:	2802      	cmp	r0, #2
 8009f5a:	d9f5      	bls.n	8009f48 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8009f5c:	2003      	movs	r0, #3
 8009f5e:	e00a      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8009f60:	2000      	movs	r0, #0
 8009f62:	e008      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
 8009f64:	2000      	movs	r0, #0
 8009f66:	e006      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
    return HAL_ERROR;
 8009f68:	2001      	movs	r0, #1
}
 8009f6a:	4770      	bx	lr
        return HAL_ERROR;
 8009f6c:	2001      	movs	r0, #1
 8009f6e:	e002      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
        return HAL_ERROR;
 8009f70:	2001      	movs	r0, #1
 8009f72:	e000      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
  return HAL_OK;
 8009f74:	2000      	movs	r0, #0
}
 8009f76:	b002      	add	sp, #8
 8009f78:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8009f7a:	2001      	movs	r0, #1
 8009f7c:	e7fb      	b.n	8009f76 <HAL_RCC_OscConfig+0x3c6>
 8009f7e:	bf00      	nop
 8009f80:	40023800 	.word	0x40023800

08009f84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f84:	b508      	push	{r3, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009f86:	4b26      	ldr	r3, [pc, #152]	@ (800a020 <HAL_RCC_GetSysClockFreq+0x9c>)
 8009f88:	689b      	ldr	r3, [r3, #8]
 8009f8a:	f003 030c 	and.w	r3, r3, #12
 8009f8e:	2b04      	cmp	r3, #4
 8009f90:	d041      	beq.n	800a016 <HAL_RCC_GetSysClockFreq+0x92>
 8009f92:	2b08      	cmp	r3, #8
 8009f94:	d141      	bne.n	800a01a <HAL_RCC_GetSysClockFreq+0x96>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009f96:	4b22      	ldr	r3, [pc, #136]	@ (800a020 <HAL_RCC_GetSysClockFreq+0x9c>)
 8009f98:	685a      	ldr	r2, [r3, #4]
 8009f9a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8009fa4:	d012      	beq.n	8009fcc <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009fa6:	4b1e      	ldr	r3, [pc, #120]	@ (800a020 <HAL_RCC_GetSysClockFreq+0x9c>)
 8009fa8:	6859      	ldr	r1, [r3, #4]
 8009faa:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8009fae:	481d      	ldr	r0, [pc, #116]	@ (800a024 <HAL_RCC_GetSysClockFreq+0xa0>)
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	fba1 0100 	umull	r0, r1, r1, r0
 8009fb6:	f7fc fe5f 	bl	8006c78 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8009fba:	4b19      	ldr	r3, [pc, #100]	@ (800a020 <HAL_RCC_GetSysClockFreq+0x9c>)
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8009fc6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8009fca:	e027      	b.n	800a01c <HAL_RCC_GetSysClockFreq+0x98>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009fcc:	4b14      	ldr	r3, [pc, #80]	@ (800a020 <HAL_RCC_GetSysClockFreq+0x9c>)
 8009fce:	6858      	ldr	r0, [r3, #4]
 8009fd0:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8009fd4:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8009fd8:	ebbc 0c00 	subs.w	ip, ip, r0
 8009fdc:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8009fe0:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8009fe4:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8009fe8:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8009fec:	ebb1 010c 	subs.w	r1, r1, ip
 8009ff0:	eb63 030e 	sbc.w	r3, r3, lr
 8009ff4:	00db      	lsls	r3, r3, #3
 8009ff6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ffa:	00c9      	lsls	r1, r1, #3
 8009ffc:	eb11 0c00 	adds.w	ip, r1, r0
 800a000:	f143 0300 	adc.w	r3, r3, #0
 800a004:	0299      	lsls	r1, r3, #10
 800a006:	2300      	movs	r3, #0
 800a008:	ea4f 208c 	mov.w	r0, ip, lsl #10
 800a00c:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800a010:	f7fc fe32 	bl	8006c78 <__aeabi_uldivmod>
 800a014:	e7d1      	b.n	8009fba <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 800a016:	4803      	ldr	r0, [pc, #12]	@ (800a024 <HAL_RCC_GetSysClockFreq+0xa0>)
 800a018:	e000      	b.n	800a01c <HAL_RCC_GetSysClockFreq+0x98>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a01a:	4803      	ldr	r0, [pc, #12]	@ (800a028 <HAL_RCC_GetSysClockFreq+0xa4>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800a01c:	bd08      	pop	{r3, pc}
 800a01e:	bf00      	nop
 800a020:	40023800 	.word	0x40023800
 800a024:	017d7840 	.word	0x017d7840
 800a028:	00f42400 	.word	0x00f42400

0800a02c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800a02c:	2800      	cmp	r0, #0
 800a02e:	f000 809f 	beq.w	800a170 <HAL_RCC_ClockConfig+0x144>
{
 800a032:	b570      	push	{r4, r5, r6, lr}
 800a034:	460d      	mov	r5, r1
 800a036:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a038:	4b51      	ldr	r3, [pc, #324]	@ (800a180 <HAL_RCC_ClockConfig+0x154>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f003 030f 	and.w	r3, r3, #15
 800a040:	428b      	cmp	r3, r1
 800a042:	d20b      	bcs.n	800a05c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a044:	4a4e      	ldr	r2, [pc, #312]	@ (800a180 <HAL_RCC_ClockConfig+0x154>)
 800a046:	6813      	ldr	r3, [r2, #0]
 800a048:	f023 030f 	bic.w	r3, r3, #15
 800a04c:	430b      	orrs	r3, r1
 800a04e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a050:	6813      	ldr	r3, [r2, #0]
 800a052:	f003 030f 	and.w	r3, r3, #15
 800a056:	428b      	cmp	r3, r1
 800a058:	f040 808c 	bne.w	800a174 <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a05c:	6823      	ldr	r3, [r4, #0]
 800a05e:	f013 0f02 	tst.w	r3, #2
 800a062:	d017      	beq.n	800a094 <HAL_RCC_ClockConfig+0x68>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a064:	f013 0f04 	tst.w	r3, #4
 800a068:	d004      	beq.n	800a074 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a06a:	4a46      	ldr	r2, [pc, #280]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a06c:	6893      	ldr	r3, [r2, #8]
 800a06e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a072:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a074:	6823      	ldr	r3, [r4, #0]
 800a076:	f013 0f08 	tst.w	r3, #8
 800a07a:	d004      	beq.n	800a086 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a07c:	4a41      	ldr	r2, [pc, #260]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a07e:	6893      	ldr	r3, [r2, #8]
 800a080:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a084:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a086:	4a3f      	ldr	r2, [pc, #252]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a088:	6893      	ldr	r3, [r2, #8]
 800a08a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a08e:	68a1      	ldr	r1, [r4, #8]
 800a090:	430b      	orrs	r3, r1
 800a092:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a094:	6823      	ldr	r3, [r4, #0]
 800a096:	f013 0f01 	tst.w	r3, #1
 800a09a:	d031      	beq.n	800a100 <HAL_RCC_ClockConfig+0xd4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a09c:	6863      	ldr	r3, [r4, #4]
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d020      	beq.n	800a0e4 <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a0a2:	2b02      	cmp	r3, #2
 800a0a4:	d025      	beq.n	800a0f2 <HAL_RCC_ClockConfig+0xc6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a0a6:	4a37      	ldr	r2, [pc, #220]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a0a8:	6812      	ldr	r2, [r2, #0]
 800a0aa:	f012 0f02 	tst.w	r2, #2
 800a0ae:	d063      	beq.n	800a178 <HAL_RCC_ClockConfig+0x14c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a0b0:	4934      	ldr	r1, [pc, #208]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a0b2:	688a      	ldr	r2, [r1, #8]
 800a0b4:	f022 0203 	bic.w	r2, r2, #3
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800a0bc:	f7fe fc16 	bl	80088ec <HAL_GetTick>
 800a0c0:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0c2:	4b30      	ldr	r3, [pc, #192]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	f003 030c 	and.w	r3, r3, #12
 800a0ca:	6862      	ldr	r2, [r4, #4]
 800a0cc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800a0d0:	d016      	beq.n	800a100 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0d2:	f7fe fc0b 	bl	80088ec <HAL_GetTick>
 800a0d6:	1b80      	subs	r0, r0, r6
 800a0d8:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a0dc:	4298      	cmp	r0, r3
 800a0de:	d9f0      	bls.n	800a0c2 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 800a0e0:	2003      	movs	r0, #3
 800a0e2:	e044      	b.n	800a16e <HAL_RCC_ClockConfig+0x142>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a0e4:	4a27      	ldr	r2, [pc, #156]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a0e6:	6812      	ldr	r2, [r2, #0]
 800a0e8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800a0ec:	d1e0      	bne.n	800a0b0 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 800a0ee:	2001      	movs	r0, #1
 800a0f0:	e03d      	b.n	800a16e <HAL_RCC_ClockConfig+0x142>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a0f2:	4a24      	ldr	r2, [pc, #144]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a0f4:	6812      	ldr	r2, [r2, #0]
 800a0f6:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800a0fa:	d1d9      	bne.n	800a0b0 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 800a0fc:	2001      	movs	r0, #1
 800a0fe:	e036      	b.n	800a16e <HAL_RCC_ClockConfig+0x142>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a100:	4b1f      	ldr	r3, [pc, #124]	@ (800a180 <HAL_RCC_ClockConfig+0x154>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f003 030f 	and.w	r3, r3, #15
 800a108:	42ab      	cmp	r3, r5
 800a10a:	d90a      	bls.n	800a122 <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a10c:	4a1c      	ldr	r2, [pc, #112]	@ (800a180 <HAL_RCC_ClockConfig+0x154>)
 800a10e:	6813      	ldr	r3, [r2, #0]
 800a110:	f023 030f 	bic.w	r3, r3, #15
 800a114:	432b      	orrs	r3, r5
 800a116:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a118:	6813      	ldr	r3, [r2, #0]
 800a11a:	f003 030f 	and.w	r3, r3, #15
 800a11e:	42ab      	cmp	r3, r5
 800a120:	d12c      	bne.n	800a17c <HAL_RCC_ClockConfig+0x150>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a122:	6823      	ldr	r3, [r4, #0]
 800a124:	f013 0f04 	tst.w	r3, #4
 800a128:	d006      	beq.n	800a138 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a12a:	4a16      	ldr	r2, [pc, #88]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a12c:	6893      	ldr	r3, [r2, #8]
 800a12e:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800a132:	68e1      	ldr	r1, [r4, #12]
 800a134:	430b      	orrs	r3, r1
 800a136:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a138:	6823      	ldr	r3, [r4, #0]
 800a13a:	f013 0f08 	tst.w	r3, #8
 800a13e:	d007      	beq.n	800a150 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a140:	4a10      	ldr	r2, [pc, #64]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a142:	6893      	ldr	r3, [r2, #8]
 800a144:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800a148:	6921      	ldr	r1, [r4, #16]
 800a14a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a14e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a150:	f7ff ff18 	bl	8009f84 <HAL_RCC_GetSysClockFreq>
 800a154:	4b0b      	ldr	r3, [pc, #44]	@ (800a184 <HAL_RCC_ClockConfig+0x158>)
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a15c:	4a0a      	ldr	r2, [pc, #40]	@ (800a188 <HAL_RCC_ClockConfig+0x15c>)
 800a15e:	5cd3      	ldrb	r3, [r2, r3]
 800a160:	40d8      	lsrs	r0, r3
 800a162:	4b0a      	ldr	r3, [pc, #40]	@ (800a18c <HAL_RCC_ClockConfig+0x160>)
 800a164:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800a166:	2000      	movs	r0, #0
 800a168:	f7fe fb78 	bl	800885c <HAL_InitTick>
  return HAL_OK;
 800a16c:	2000      	movs	r0, #0
}
 800a16e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800a170:	2001      	movs	r0, #1
}
 800a172:	4770      	bx	lr
      return HAL_ERROR;
 800a174:	2001      	movs	r0, #1
 800a176:	e7fa      	b.n	800a16e <HAL_RCC_ClockConfig+0x142>
        return HAL_ERROR;
 800a178:	2001      	movs	r0, #1
 800a17a:	e7f8      	b.n	800a16e <HAL_RCC_ClockConfig+0x142>
      return HAL_ERROR;
 800a17c:	2001      	movs	r0, #1
 800a17e:	e7f6      	b.n	800a16e <HAL_RCC_ClockConfig+0x142>
 800a180:	40023c00 	.word	0x40023c00
 800a184:	40023800 	.word	0x40023800
 800a188:	0802d7cc 	.word	0x0802d7cc
 800a18c:	2000001c 	.word	0x2000001c

0800a190 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800a190:	4b01      	ldr	r3, [pc, #4]	@ (800a198 <HAL_RCC_GetHCLKFreq+0x8>)
 800a192:	6818      	ldr	r0, [r3, #0]
 800a194:	4770      	bx	lr
 800a196:	bf00      	nop
 800a198:	2000001c 	.word	0x2000001c

0800a19c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a19c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a19e:	f7ff fff7 	bl	800a190 <HAL_RCC_GetHCLKFreq>
 800a1a2:	4b04      	ldr	r3, [pc, #16]	@ (800a1b4 <HAL_RCC_GetPCLK1Freq+0x18>)
 800a1a4:	689b      	ldr	r3, [r3, #8]
 800a1a6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800a1aa:	4a03      	ldr	r2, [pc, #12]	@ (800a1b8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800a1ac:	5cd3      	ldrb	r3, [r2, r3]
}
 800a1ae:	40d8      	lsrs	r0, r3
 800a1b0:	bd08      	pop	{r3, pc}
 800a1b2:	bf00      	nop
 800a1b4:	40023800 	.word	0x40023800
 800a1b8:	0802d7c4 	.word	0x0802d7c4

0800a1bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a1bc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a1be:	f7ff ffe7 	bl	800a190 <HAL_RCC_GetHCLKFreq>
 800a1c2:	4b04      	ldr	r3, [pc, #16]	@ (800a1d4 <HAL_RCC_GetPCLK2Freq+0x18>)
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800a1ca:	4a03      	ldr	r2, [pc, #12]	@ (800a1d8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800a1cc:	5cd3      	ldrb	r3, [r2, r3]
}
 800a1ce:	40d8      	lsrs	r0, r3
 800a1d0:	bd08      	pop	{r3, pc}
 800a1d2:	bf00      	nop
 800a1d4:	40023800 	.word	0x40023800
 800a1d8:	0802d7c4 	.word	0x0802d7c4

0800a1dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a1dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1de:	b083      	sub	sp, #12
 800a1e0:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a1e2:	6806      	ldr	r6, [r0, #0]
 800a1e4:	f016 0601 	ands.w	r6, r6, #1
 800a1e8:	d00d      	beq.n	800a206 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a1ea:	4baf      	ldr	r3, [pc, #700]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a1ec:	689a      	ldr	r2, [r3, #8]
 800a1ee:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 800a1f2:	609a      	str	r2, [r3, #8]
 800a1f4:	689a      	ldr	r2, [r3, #8]
 800a1f6:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800a1f8:	430a      	orrs	r2, r1
 800a1fa:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800a1fc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	f000 812b 	beq.w	800a45a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  uint32_t plli2sused = 0;
 800a204:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800a206:	6825      	ldr	r5, [r4, #0]
 800a208:	f415 2500 	ands.w	r5, r5, #524288	@ 0x80000
 800a20c:	d011      	beq.n	800a232 <HAL_RCCEx_PeriphCLKConfig+0x56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a20e:	4aa6      	ldr	r2, [pc, #664]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a210:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800a214:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a218:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800a21a:	430b      	orrs	r3, r1
 800a21c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a220:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a222:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a226:	f000 811a 	beq.w	800a45e <HAL_RCCEx_PeriphCLKConfig+0x282>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	f000 8119 	beq.w	800a462 <HAL_RCCEx_PeriphCLKConfig+0x286>
  uint32_t pllsaiused = 0;
 800a230:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800a232:	6823      	ldr	r3, [r4, #0]
 800a234:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800a238:	d00f      	beq.n	800a25a <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a23a:	4a9b      	ldr	r2, [pc, #620]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a23c:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800a240:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800a244:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800a246:	430b      	orrs	r3, r1
 800a248:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a24c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a24e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a252:	f000 8108 	beq.w	800a466 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800a256:	b903      	cbnz	r3, 800a25a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      pllsaiused = 1;
 800a258:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a25a:	6823      	ldr	r3, [r4, #0]
 800a25c:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800a260:	d000      	beq.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
      plli2sused = 1;
 800a262:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a264:	f013 0f20 	tst.w	r3, #32
 800a268:	f040 80ff 	bne.w	800a46a <HAL_RCCEx_PeriphCLKConfig+0x28e>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a26c:	6823      	ldr	r3, [r4, #0]
 800a26e:	f013 0f10 	tst.w	r3, #16
 800a272:	d00c      	beq.n	800a28e <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a274:	4b8c      	ldr	r3, [pc, #560]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a276:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800a27a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800a27e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800a282:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800a286:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a288:	430a      	orrs	r2, r1
 800a28a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a28e:	6823      	ldr	r3, [r4, #0]
 800a290:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800a294:	d008      	beq.n	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a296:	4a84      	ldr	r2, [pc, #528]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a298:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a29c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800a2a0:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800a2a2:	430b      	orrs	r3, r1
 800a2a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a2a8:	6823      	ldr	r3, [r4, #0]
 800a2aa:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800a2ae:	d008      	beq.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a2b0:	4a7d      	ldr	r2, [pc, #500]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a2b2:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a2b6:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800a2ba:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800a2bc:	430b      	orrs	r3, r1
 800a2be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a2c2:	6823      	ldr	r3, [r4, #0]
 800a2c4:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800a2c8:	d008      	beq.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a2ca:	4a77      	ldr	r2, [pc, #476]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a2cc:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a2d0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a2d4:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 800a2d6:	430b      	orrs	r3, r1
 800a2d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a2dc:	6823      	ldr	r3, [r4, #0]
 800a2de:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800a2e2:	d008      	beq.n	800a2f6 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a2e4:	4a70      	ldr	r2, [pc, #448]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a2e6:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a2ea:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800a2ee:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 800a2f0:	430b      	orrs	r3, r1
 800a2f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a2f6:	6823      	ldr	r3, [r4, #0]
 800a2f8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800a2fc:	d008      	beq.n	800a310 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a2fe:	4a6a      	ldr	r2, [pc, #424]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a300:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a304:	f023 0303 	bic.w	r3, r3, #3
 800a308:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a30a:	430b      	orrs	r3, r1
 800a30c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a310:	6823      	ldr	r3, [r4, #0]
 800a312:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a316:	d008      	beq.n	800a32a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a318:	4a63      	ldr	r2, [pc, #396]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a31a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a31e:	f023 030c 	bic.w	r3, r3, #12
 800a322:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a324:	430b      	orrs	r3, r1
 800a326:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a32a:	6823      	ldr	r3, [r4, #0]
 800a32c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800a330:	d008      	beq.n	800a344 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a332:	4a5d      	ldr	r2, [pc, #372]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a334:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a338:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800a33c:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800a33e:	430b      	orrs	r3, r1
 800a340:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a344:	6823      	ldr	r3, [r4, #0]
 800a346:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800a34a:	d008      	beq.n	800a35e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a34c:	4a56      	ldr	r2, [pc, #344]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a34e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a352:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a356:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800a358:	430b      	orrs	r3, r1
 800a35a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a35e:	6823      	ldr	r3, [r4, #0]
 800a360:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800a364:	d008      	beq.n	800a378 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a366:	4a50      	ldr	r2, [pc, #320]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a368:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a36c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a370:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800a372:	430b      	orrs	r3, r1
 800a374:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800a378:	6823      	ldr	r3, [r4, #0]
 800a37a:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800a37e:	d008      	beq.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800a380:	4a49      	ldr	r2, [pc, #292]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a382:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a386:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a38a:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800a38c:	430b      	orrs	r3, r1
 800a38e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800a392:	6823      	ldr	r3, [r4, #0]
 800a394:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800a398:	d008      	beq.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800a39a:	4a43      	ldr	r2, [pc, #268]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a39c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a3a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a3a4:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 800a3a6:	430b      	orrs	r3, r1
 800a3a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800a3ac:	6823      	ldr	r3, [r4, #0]
 800a3ae:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800a3b2:	d008      	beq.n	800a3c6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800a3b4:	4a3c      	ldr	r2, [pc, #240]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a3b6:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a3ba:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a3be:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800a3c0:	430b      	orrs	r3, r1
 800a3c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a3c6:	6823      	ldr	r3, [r4, #0]
 800a3c8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800a3cc:	d008      	beq.n	800a3e0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a3ce:	4a36      	ldr	r2, [pc, #216]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a3d0:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a3d4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a3d8:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 800a3da:	430b      	orrs	r3, r1
 800a3dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a3e0:	6823      	ldr	r3, [r4, #0]
 800a3e2:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800a3e6:	d00d      	beq.n	800a404 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a3e8:	4a2f      	ldr	r2, [pc, #188]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a3ea:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a3ee:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800a3f2:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 800a3f4:	430b      	orrs	r3, r1
 800a3f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800a3fa:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800a3fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a400:	f000 809e 	beq.w	800a540 <HAL_RCCEx_PeriphCLKConfig+0x364>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a404:	6823      	ldr	r3, [r4, #0]
 800a406:	f013 0f08 	tst.w	r3, #8
 800a40a:	d000      	beq.n	800a40e <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    pllsaiused = 1;
 800a40c:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a40e:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800a412:	d008      	beq.n	800a426 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a414:	4a24      	ldr	r2, [pc, #144]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a416:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a41a:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800a41e:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 800a420:	430b      	orrs	r3, r1
 800a422:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800a426:	6823      	ldr	r3, [r4, #0]
 800a428:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800a42c:	d009      	beq.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a42e:	4a1e      	ldr	r2, [pc, #120]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a430:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800a434:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a438:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 800a43c:	430b      	orrs	r3, r1
 800a43e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800a442:	2e00      	cmp	r6, #0
 800a444:	d17e      	bne.n	800a544 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800a446:	6823      	ldr	r3, [r4, #0]
 800a448:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a44c:	d07a      	beq.n	800a544 <HAL_RCCEx_PeriphCLKConfig+0x368>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800a44e:	2d01      	cmp	r5, #1
 800a450:	f000 810b 	beq.w	800a66a <HAL_RCCEx_PeriphCLKConfig+0x48e>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800a454:	2000      	movs	r0, #0
}
 800a456:	b003      	add	sp, #12
 800a458:	bdf0      	pop	{r4, r5, r6, r7, pc}
      plli2sused = 1;
 800a45a:	2601      	movs	r6, #1
 800a45c:	e6d3      	b.n	800a206 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 800a45e:	2601      	movs	r6, #1
 800a460:	e6e3      	b.n	800a22a <HAL_RCCEx_PeriphCLKConfig+0x4e>
      pllsaiused = 1;
 800a462:	2501      	movs	r5, #1
 800a464:	e6e5      	b.n	800a232 <HAL_RCCEx_PeriphCLKConfig+0x56>
      plli2sused = 1;
 800a466:	2601      	movs	r6, #1
 800a468:	e6f5      	b.n	800a256 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    __HAL_RCC_PWR_CLK_ENABLE();
 800a46a:	4b0f      	ldr	r3, [pc, #60]	@ (800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a46c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a46e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800a472:	641a      	str	r2, [r3, #64]	@ 0x40
 800a474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a47a:	9301      	str	r3, [sp, #4]
 800a47c:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800a47e:	4a0b      	ldr	r2, [pc, #44]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800a480:	6813      	ldr	r3, [r2, #0]
 800a482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a486:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800a488:	f7fe fa30 	bl	80088ec <HAL_GetTick>
 800a48c:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a48e:	4b07      	ldr	r3, [pc, #28]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800a496:	d10b      	bne.n	800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a498:	f7fe fa28 	bl	80088ec <HAL_GetTick>
 800a49c:	1bc0      	subs	r0, r0, r7
 800a49e:	2864      	cmp	r0, #100	@ 0x64
 800a4a0:	d9f5      	bls.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        return HAL_TIMEOUT;
 800a4a2:	2003      	movs	r0, #3
 800a4a4:	e7d7      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 800a4a6:	bf00      	nop
 800a4a8:	40023800 	.word	0x40023800
 800a4ac:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a4b0:	4ba8      	ldr	r3, [pc, #672]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a4b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a4b4:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800a4b8:	d015      	beq.n	800a4e6 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 800a4ba:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a4bc:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d010      	beq.n	800a4e6 <HAL_RCCEx_PeriphCLKConfig+0x30a>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a4c4:	4ba3      	ldr	r3, [pc, #652]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a4c6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a4c8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800a4cc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a4ce:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 800a4d2:	6719      	str	r1, [r3, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a4d4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a4d6:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800a4da:	6719      	str	r1, [r3, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 800a4dc:	671a      	str	r2, [r3, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a4de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4e0:	f013 0f01 	tst.w	r3, #1
 800a4e4:	d112      	bne.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0x330>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a4e6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a4e8:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800a4ec:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 800a4f0:	d01d      	beq.n	800a52e <HAL_RCCEx_PeriphCLKConfig+0x352>
 800a4f2:	4a98      	ldr	r2, [pc, #608]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a4f4:	6893      	ldr	r3, [r2, #8]
 800a4f6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800a4fa:	6093      	str	r3, [r2, #8]
 800a4fc:	4995      	ldr	r1, [pc, #596]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a4fe:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 800a500:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a502:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800a506:	4313      	orrs	r3, r2
 800a508:	670b      	str	r3, [r1, #112]	@ 0x70
 800a50a:	e6af      	b.n	800a26c <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 800a50c:	f7fe f9ee 	bl	80088ec <HAL_GetTick>
 800a510:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a512:	4b90      	ldr	r3, [pc, #576]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a516:	f013 0f02 	tst.w	r3, #2
 800a51a:	d1e4      	bne.n	800a4e6 <HAL_RCCEx_PeriphCLKConfig+0x30a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a51c:	f7fe f9e6 	bl	80088ec <HAL_GetTick>
 800a520:	1bc0      	subs	r0, r0, r7
 800a522:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a526:	4298      	cmp	r0, r3
 800a528:	d9f3      	bls.n	800a512 <HAL_RCCEx_PeriphCLKConfig+0x336>
            return HAL_TIMEOUT;
 800a52a:	2003      	movs	r0, #3
 800a52c:	e793      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a52e:	4889      	ldr	r0, [pc, #548]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a530:	6882      	ldr	r2, [r0, #8]
 800a532:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800a536:	4988      	ldr	r1, [pc, #544]	@ (800a758 <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 800a538:	4019      	ands	r1, r3
 800a53a:	430a      	orrs	r2, r1
 800a53c:	6082      	str	r2, [r0, #8]
 800a53e:	e7dd      	b.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x320>
      pllsaiused = 1;
 800a540:	2501      	movs	r5, #1
 800a542:	e75f      	b.n	800a404 <HAL_RCCEx_PeriphCLKConfig+0x228>
    __HAL_RCC_PLLI2S_DISABLE();
 800a544:	4a83      	ldr	r2, [pc, #524]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a546:	6813      	ldr	r3, [r2, #0]
 800a548:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a54c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800a54e:	f7fe f9cd 	bl	80088ec <HAL_GetTick>
 800a552:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a554:	4b7f      	ldr	r3, [pc, #508]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800a55c:	d006      	beq.n	800a56c <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a55e:	f7fe f9c5 	bl	80088ec <HAL_GetTick>
 800a562:	1b80      	subs	r0, r0, r6
 800a564:	2864      	cmp	r0, #100	@ 0x64
 800a566:	d9f5      	bls.n	800a554 <HAL_RCCEx_PeriphCLKConfig+0x378>
        return HAL_TIMEOUT;
 800a568:	2003      	movs	r0, #3
 800a56a:	e774      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800a56c:	6823      	ldr	r3, [r4, #0]
 800a56e:	f013 0f01 	tst.w	r3, #1
 800a572:	d013      	beq.n	800a59c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a574:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a576:	b98b      	cbnz	r3, 800a59c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a578:	4a76      	ldr	r2, [pc, #472]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a57a:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a57e:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800a582:	6860      	ldr	r0, [r4, #4]
 800a584:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a588:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800a58c:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 800a590:	430b      	orrs	r3, r1
 800a592:	68a1      	ldr	r1, [r4, #8]
 800a594:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800a598:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a59c:	6823      	ldr	r3, [r4, #0]
 800a59e:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 800a5a2:	d003      	beq.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800a5a4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800a5a6:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 800a5aa:	d006      	beq.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800a5ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800a5b0:	d01e      	beq.n	800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x414>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a5b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a5b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a5b8:	d11a      	bne.n	800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x414>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a5ba:	4a66      	ldr	r2, [pc, #408]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a5bc:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a5c0:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800a5c4:	6860      	ldr	r0, [r4, #4]
 800a5c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a5ca:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800a5ce:	68e0      	ldr	r0, [r4, #12]
 800a5d0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800a5d4:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 800a5d8:	430b      	orrs	r3, r1
 800a5da:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a5de:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800a5e2:	f023 031f 	bic.w	r3, r3, #31
 800a5e6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800a5e8:	3901      	subs	r1, #1
 800a5ea:	430b      	orrs	r3, r1
 800a5ec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a5f0:	6823      	ldr	r3, [r4, #0]
 800a5f2:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800a5f6:	d011      	beq.n	800a61c <HAL_RCCEx_PeriphCLKConfig+0x440>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a5f8:	4a56      	ldr	r2, [pc, #344]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a5fa:	f8d2 0084 	ldr.w	r0, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a5fe:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800a602:	6866      	ldr	r6, [r4, #4]
 800a604:	6923      	ldr	r3, [r4, #16]
 800a606:	041b      	lsls	r3, r3, #16
 800a608:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 800a60c:	f000 6070 	and.w	r0, r0, #251658240	@ 0xf000000
 800a610:	4303      	orrs	r3, r0
 800a612:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 800a616:	430b      	orrs	r3, r1
 800a618:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a61c:	6823      	ldr	r3, [r4, #0]
 800a61e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800a622:	d00d      	beq.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0x464>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a624:	6862      	ldr	r2, [r4, #4]
 800a626:	6923      	ldr	r3, [r4, #16]
 800a628:	041b      	lsls	r3, r3, #16
 800a62a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800a62e:	68e2      	ldr	r2, [r4, #12]
 800a630:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a634:	68a2      	ldr	r2, [r4, #8]
 800a636:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800a63a:	4a46      	ldr	r2, [pc, #280]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a63c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800a640:	4a44      	ldr	r2, [pc, #272]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a642:	6813      	ldr	r3, [r2, #0]
 800a644:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a648:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800a64a:	f7fe f94f 	bl	80088ec <HAL_GetTick>
 800a64e:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a650:	4b40      	ldr	r3, [pc, #256]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800a658:	f47f aef9 	bne.w	800a44e <HAL_RCCEx_PeriphCLKConfig+0x272>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a65c:	f7fe f946 	bl	80088ec <HAL_GetTick>
 800a660:	1b80      	subs	r0, r0, r6
 800a662:	2864      	cmp	r0, #100	@ 0x64
 800a664:	d9f4      	bls.n	800a650 <HAL_RCCEx_PeriphCLKConfig+0x474>
        return HAL_TIMEOUT;
 800a666:	2003      	movs	r0, #3
 800a668:	e6f5      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    __HAL_RCC_PLLSAI_DISABLE();
 800a66a:	4a3a      	ldr	r2, [pc, #232]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a66c:	6813      	ldr	r3, [r2, #0]
 800a66e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a672:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800a674:	f7fe f93a 	bl	80088ec <HAL_GetTick>
 800a678:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a67a:	4b36      	ldr	r3, [pc, #216]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800a682:	d006      	beq.n	800a692 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a684:	f7fe f932 	bl	80088ec <HAL_GetTick>
 800a688:	1b40      	subs	r0, r0, r5
 800a68a:	2864      	cmp	r0, #100	@ 0x64
 800a68c:	d9f5      	bls.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0x49e>
        return HAL_TIMEOUT;
 800a68e:	2003      	movs	r0, #3
 800a690:	e6e1      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a692:	6823      	ldr	r3, [r4, #0]
 800a694:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 800a698:	d001      	beq.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800a69a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800a69c:	b122      	cbz	r2, 800a6a8 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 800a69e:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800a6a2:	d01d      	beq.n	800a6e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800a6a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a6a6:	b9db      	cbnz	r3, 800a6e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a6a8:	4a2a      	ldr	r2, [pc, #168]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a6aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a6ae:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800a6b2:	6960      	ldr	r0, [r4, #20]
 800a6b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a6b8:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800a6bc:	69a0      	ldr	r0, [r4, #24]
 800a6be:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800a6c2:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 800a6c6:	430b      	orrs	r3, r1
 800a6c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a6cc:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800a6d0:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 800a6d4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800a6d6:	3901      	subs	r1, #1
 800a6d8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800a6dc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800a6e0:	6823      	ldr	r3, [r4, #0]
 800a6e2:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800a6e6:	d003      	beq.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800a6e8:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800a6ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6ee:	d035      	beq.n	800a75c <HAL_RCCEx_PeriphCLKConfig+0x580>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a6f0:	6823      	ldr	r3, [r4, #0]
 800a6f2:	f013 0f08 	tst.w	r3, #8
 800a6f6:	d019      	beq.n	800a72c <HAL_RCCEx_PeriphCLKConfig+0x550>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a6f8:	4a16      	ldr	r2, [pc, #88]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a6fa:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a6fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800a702:	6960      	ldr	r0, [r4, #20]
 800a704:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a708:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800a70c:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 800a710:	430b      	orrs	r3, r1
 800a712:	69e1      	ldr	r1, [r4, #28]
 800a714:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800a718:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a71c:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800a720:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800a724:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a726:	430b      	orrs	r3, r1
 800a728:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800a72c:	4a09      	ldr	r2, [pc, #36]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a72e:	6813      	ldr	r3, [r2, #0]
 800a730:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a734:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800a736:	f7fe f8d9 	bl	80088ec <HAL_GetTick>
 800a73a:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a73c:	4b05      	ldr	r3, [pc, #20]	@ (800a754 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800a744:	d11d      	bne.n	800a782 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a746:	f7fe f8d1 	bl	80088ec <HAL_GetTick>
 800a74a:	1b00      	subs	r0, r0, r4
 800a74c:	2864      	cmp	r0, #100	@ 0x64
 800a74e:	d9f5      	bls.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0x560>
        return HAL_TIMEOUT;
 800a750:	2003      	movs	r0, #3
 800a752:	e680      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 800a754:	40023800 	.word	0x40023800
 800a758:	0ffffcff 	.word	0x0ffffcff
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a75c:	4a0a      	ldr	r2, [pc, #40]	@ (800a788 <HAL_RCCEx_PeriphCLKConfig+0x5ac>)
 800a75e:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a762:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800a766:	6965      	ldr	r5, [r4, #20]
 800a768:	6a23      	ldr	r3, [r4, #32]
 800a76a:	041b      	lsls	r3, r3, #16
 800a76c:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800a770:	f000 6070 	and.w	r0, r0, #251658240	@ 0xf000000
 800a774:	4303      	orrs	r3, r0
 800a776:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 800a77a:	430b      	orrs	r3, r1
 800a77c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800a780:	e7b6      	b.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  return HAL_OK;
 800a782:	2000      	movs	r0, #0
 800a784:	e667      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 800a786:	bf00      	nop
 800a788:	40023800 	.word	0x40023800

0800a78c <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);
 
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 800a78c:	4770      	bx	lr

0800a78e <HAL_SDRAM_Init>:
  if(hsdram == NULL)
 800a78e:	b1e0      	cbz	r0, 800a7ca <HAL_SDRAM_Init+0x3c>
{   
 800a790:	b538      	push	{r3, r4, r5, lr}
 800a792:	460d      	mov	r5, r1
 800a794:	4604      	mov	r4, r0
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800a796:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 800a79a:	b18b      	cbz	r3, 800a7c0 <HAL_SDRAM_Init+0x32>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a79c:	2302      	movs	r3, #2
 800a79e:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a7a2:	4621      	mov	r1, r4
 800a7a4:	f851 0b04 	ldr.w	r0, [r1], #4
 800a7a8:	f000 ff62 	bl	800b670 <FMC_SDRAM_Init>
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800a7ac:	6862      	ldr	r2, [r4, #4]
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	6820      	ldr	r0, [r4, #0]
 800a7b2:	f000 ff97 	bl	800b6e4 <FMC_SDRAM_Timing_Init>
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
  return HAL_OK;
 800a7bc:	2000      	movs	r0, #0
}
 800a7be:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 800a7c0:	f880 302d 	strb.w	r3, [r0, #45]	@ 0x2d
    HAL_SDRAM_MspInit(hsdram);
 800a7c4:	f7ff ffe2 	bl	800a78c <HAL_SDRAM_MspInit>
 800a7c8:	e7e8      	b.n	800a79c <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 800a7ca:	2001      	movs	r0, #1
}
 800a7cc:	4770      	bx	lr

0800a7ce <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800a7ce:	b538      	push	{r3, r4, r5, lr}
 800a7d0:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a7d2:	f890 002c 	ldrb.w	r0, [r0, #44]	@ 0x2c
 800a7d6:	b2c0      	uxtb	r0, r0
 800a7d8:	2802      	cmp	r0, #2
 800a7da:	d00d      	beq.n	800a7f8 <HAL_SDRAM_SendCommand+0x2a>
 800a7dc:	460d      	mov	r5, r1
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a7de:	2302      	movs	r3, #2
 800a7e0:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a7e4:	6820      	ldr	r0, [r4, #0]
 800a7e6:	f000 ffd1 	bl	800b78c <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a7ea:	682b      	ldr	r3, [r5, #0]
 800a7ec:	2b02      	cmp	r3, #2
 800a7ee:	d004      	beq.n	800a7fa <HAL_SDRAM_SendCommand+0x2c>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
  }
  
  return HAL_OK;  
 800a7f6:	2000      	movs	r0, #0
}
 800a7f8:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a7fa:	2305      	movs	r3, #5
 800a7fc:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
  return HAL_OK;  
 800a800:	2000      	movs	r0, #0
 800a802:	e7f9      	b.n	800a7f8 <HAL_SDRAM_SendCommand+0x2a>

0800a804 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800a804:	b510      	push	{r4, lr}
 800a806:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a808:	f890 002c 	ldrb.w	r0, [r0, #44]	@ 0x2c
 800a80c:	b2c0      	uxtb	r0, r0
 800a80e:	2802      	cmp	r0, #2
 800a810:	d009      	beq.n	800a826 <HAL_SDRAM_ProgramRefreshRate+0x22>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a812:	2302      	movs	r3, #2
 800a814:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800a818:	6820      	ldr	r0, [r4, #0]
 800a81a:	f000 ffce 	bl	800b7ba <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a81e:	2301      	movs	r3, #1
 800a820:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
  
  return HAL_OK;   
 800a824:	2000      	movs	r0, #0
}
 800a826:	bd10      	pop	{r4, pc}

0800a828 <SPI_WaitFlagStateUntilTimeout>:
  * @param State : flag state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 800a828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a82c:	4606      	mov	r6, r0
 800a82e:	4688      	mov	r8, r1
 800a830:	4617      	mov	r7, r2
 800a832:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 800a834:	f7fe f85a 	bl	80088ec <HAL_GetTick>
 800a838:	4681      	mov	r9, r0

  while((hspi->Instance->SR & Flag) != State)
 800a83a:	6834      	ldr	r4, [r6, #0]
 800a83c:	68a4      	ldr	r4, [r4, #8]
 800a83e:	ea04 0c08 	and.w	ip, r4, r8
 800a842:	45bc      	cmp	ip, r7
 800a844:	d038      	beq.n	800a8b8 <SPI_WaitFlagStateUntilTimeout+0x90>
  {
    if(Timeout != HAL_MAX_DELAY)
 800a846:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800a84a:	d0f6      	beq.n	800a83a <SPI_WaitFlagStateUntilTimeout+0x12>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800a84c:	b12d      	cbz	r5, 800a85a <SPI_WaitFlagStateUntilTimeout+0x32>
 800a84e:	f7fe f84d 	bl	80088ec <HAL_GetTick>
 800a852:	eba0 0009 	sub.w	r0, r0, r9
 800a856:	42a8      	cmp	r0, r5
 800a858:	d3ef      	bcc.n	800a83a <SPI_WaitFlagStateUntilTimeout+0x12>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a85a:	6832      	ldr	r2, [r6, #0]
 800a85c:	6853      	ldr	r3, [r2, #4]
 800a85e:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800a862:	6053      	str	r3, [r2, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a864:	6873      	ldr	r3, [r6, #4]
 800a866:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a86a:	d00b      	beq.n	800a884 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a86c:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 800a86e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a872:	d014      	beq.n	800a89e <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }
        
        hspi->State= HAL_SPI_STATE_READY;
 800a874:	2301      	movs	r3, #1
 800a876:	f886 305d 	strb.w	r3, [r6, #93]	@ 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a87a:	2300      	movs	r3, #0
 800a87c:	f886 305c 	strb.w	r3, [r6, #92]	@ 0x5c
        
        return HAL_TIMEOUT;
 800a880:	2003      	movs	r0, #3
 800a882:	e01a      	b.n	800a8ba <SPI_WaitFlagStateUntilTimeout+0x92>
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a884:	68b3      	ldr	r3, [r6, #8]
 800a886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a88a:	bf18      	it	ne
 800a88c:	f5b3 4f00 	cmpne.w	r3, #32768	@ 0x8000
 800a890:	d1ec      	bne.n	800a86c <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 800a892:	6832      	ldr	r2, [r6, #0]
 800a894:	6813      	ldr	r3, [r2, #0]
 800a896:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a89a:	6013      	str	r3, [r2, #0]
 800a89c:	e7e6      	b.n	800a86c <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 800a89e:	6832      	ldr	r2, [r6, #0]
 800a8a0:	6813      	ldr	r3, [r2, #0]
 800a8a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a8a6:	041b      	lsls	r3, r3, #16
 800a8a8:	0c1b      	lsrs	r3, r3, #16
 800a8aa:	6013      	str	r3, [r2, #0]
 800a8ac:	6832      	ldr	r2, [r6, #0]
 800a8ae:	6813      	ldr	r3, [r2, #0]
 800a8b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a8b4:	6013      	str	r3, [r2, #0]
 800a8b6:	e7dd      	b.n	800a874 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }
  
  return HAL_OK;      
 800a8b8:	2000      	movs	r0, #0
}
 800a8ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800a8be <SPI_WaitFifoStateUntilTimeout>:
  * @param State : Fifo state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State, uint32_t Timeout)
{
 800a8be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	4681      	mov	r9, r0
 800a8c6:	460f      	mov	r7, r1
 800a8c8:	4616      	mov	r6, r2
 800a8ca:	4698      	mov	r8, r3
  __IO uint8_t tmpreg;
  uint32_t tickstart = HAL_GetTick();
 800a8cc:	f7fe f80e 	bl	80088ec <HAL_GetTick>
 800a8d0:	4682      	mov	sl, r0

  while((hspi->Instance->SR & Fifo) != State)
 800a8d2:	e002      	b.n	800a8da <SPI_WaitFifoStateUntilTimeout+0x1c>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
      UNUSED(tmpreg); /* To avoid GCC warning */
    }

    if(Timeout != HAL_MAX_DELAY)
 800a8d4:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 800a8d8:	d112      	bne.n	800a900 <SPI_WaitFifoStateUntilTimeout+0x42>
  while((hspi->Instance->SR & Fifo) != State)
 800a8da:	f8d9 5000 	ldr.w	r5, [r9]
 800a8de:	68ac      	ldr	r4, [r5, #8]
 800a8e0:	ea04 0c07 	and.w	ip, r4, r7
 800a8e4:	45b4      	cmp	ip, r6
 800a8e6:	d04a      	beq.n	800a97e <SPI_WaitFifoStateUntilTimeout+0xc0>
    if((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a8e8:	f5b7 6fc0 	cmp.w	r7, #1536	@ 0x600
 800a8ec:	bf08      	it	eq
 800a8ee:	2e00      	cmpeq	r6, #0
 800a8f0:	d1f0      	bne.n	800a8d4 <SPI_WaitFifoStateUntilTimeout+0x16>
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 800a8f2:	7b2b      	ldrb	r3, [r5, #12]
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	f88d 3007 	strb.w	r3, [sp, #7]
      UNUSED(tmpreg); /* To avoid GCC warning */
 800a8fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a8fe:	e7e9      	b.n	800a8d4 <SPI_WaitFifoStateUntilTimeout+0x16>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 800a900:	f1b8 0f00 	cmp.w	r8, #0
 800a904:	d005      	beq.n	800a912 <SPI_WaitFifoStateUntilTimeout+0x54>
 800a906:	f7fd fff1 	bl	80088ec <HAL_GetTick>
 800a90a:	eba0 000a 	sub.w	r0, r0, sl
 800a90e:	4540      	cmp	r0, r8
 800a910:	d3e3      	bcc.n	800a8da <SPI_WaitFifoStateUntilTimeout+0x1c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
                  on both master and slave sides in order to resynchronize the master
                 and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a912:	f8d9 2000 	ldr.w	r2, [r9]
 800a916:	6853      	ldr	r3, [r2, #4]
 800a918:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800a91c:	6053      	str	r3, [r2, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a91e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a922:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a926:	d00c      	beq.n	800a942 <SPI_WaitFifoStateUntilTimeout+0x84>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a928:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800a92c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a930:	d016      	beq.n	800a960 <SPI_WaitFifoStateUntilTimeout+0xa2>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a932:	2301      	movs	r3, #1
 800a934:	f889 305d 	strb.w	r3, [r9, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a938:	2300      	movs	r3, #0
 800a93a:	f889 305c 	strb.w	r3, [r9, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a93e:	2003      	movs	r0, #3
 800a940:	e01e      	b.n	800a980 <SPI_WaitFifoStateUntilTimeout+0xc2>
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a942:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a946:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a94a:	bf18      	it	ne
 800a94c:	f5b3 4f00 	cmpne.w	r3, #32768	@ 0x8000
 800a950:	d1ea      	bne.n	800a928 <SPI_WaitFifoStateUntilTimeout+0x6a>
          __HAL_SPI_DISABLE(hspi);
 800a952:	f8d9 2000 	ldr.w	r2, [r9]
 800a956:	6813      	ldr	r3, [r2, #0]
 800a958:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a95c:	6013      	str	r3, [r2, #0]
 800a95e:	e7e3      	b.n	800a928 <SPI_WaitFifoStateUntilTimeout+0x6a>
          SPI_RESET_CRC(hspi);
 800a960:	f8d9 2000 	ldr.w	r2, [r9]
 800a964:	6813      	ldr	r3, [r2, #0]
 800a966:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a96a:	041b      	lsls	r3, r3, #16
 800a96c:	0c1b      	lsrs	r3, r3, #16
 800a96e:	6013      	str	r3, [r2, #0]
 800a970:	f8d9 2000 	ldr.w	r2, [r9]
 800a974:	6813      	ldr	r3, [r2, #0]
 800a976:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a97a:	6013      	str	r3, [r2, #0]
 800a97c:	e7d9      	b.n	800a932 <SPI_WaitFifoStateUntilTimeout+0x74>
      }
    }
  }

  return HAL_OK;
 800a97e:	2000      	movs	r0, #0
}
 800a980:	b002      	add	sp, #8
 800a982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a986 <SPI_EndRxTxTransaction>:
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 800a986:	b538      	push	{r3, r4, r5, lr}
 800a988:	4604      	mov	r4, r0
 800a98a:	460d      	mov	r5, r1
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 800a98c:	460b      	mov	r3, r1
 800a98e:	2200      	movs	r2, #0
 800a990:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a994:	f7ff ff93 	bl	800a8be <SPI_WaitFifoStateUntilTimeout>
 800a998:	b9a0      	cbnz	r0, 800a9c4 <SPI_EndRxTxTransaction+0x3e>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout) != HAL_OK)
 800a99a:	462b      	mov	r3, r5
 800a99c:	2200      	movs	r2, #0
 800a99e:	2180      	movs	r1, #128	@ 0x80
 800a9a0:	4620      	mov	r0, r4
 800a9a2:	f7ff ff41 	bl	800a828 <SPI_WaitFlagStateUntilTimeout>
 800a9a6:	b998      	cbnz	r0, 800a9d0 <SPI_EndRxTxTransaction+0x4a>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout) != HAL_OK)
 800a9a8:	462b      	mov	r3, r5
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	f7ff ff84 	bl	800a8be <SPI_WaitFifoStateUntilTimeout>
 800a9b6:	b150      	cbz	r0, 800a9ce <SPI_EndRxTxTransaction+0x48>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a9b8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800a9ba:	f043 0320 	orr.w	r3, r3, #32
 800a9be:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a9c0:	2003      	movs	r0, #3
 800a9c2:	e004      	b.n	800a9ce <SPI_EndRxTxTransaction+0x48>
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a9c4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800a9c6:	f043 0320 	orr.w	r3, r3, #32
 800a9ca:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a9cc:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 800a9ce:	bd38      	pop	{r3, r4, r5, pc}
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a9d0:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800a9d2:	f043 0320 	orr.w	r3, r3, #32
 800a9d6:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a9d8:	2003      	movs	r0, #3
 800a9da:	e7f8      	b.n	800a9ce <SPI_EndRxTxTransaction+0x48>

0800a9dc <HAL_SPI_Init>:
  if(hspi == NULL)
 800a9dc:	2800      	cmp	r0, #0
 800a9de:	d05d      	beq.n	800aa9c <HAL_SPI_Init+0xc0>
{
 800a9e0:	b510      	push	{r4, lr}
 800a9e2:	4604      	mov	r4, r0
  if(hspi->State == HAL_SPI_STATE_RESET)
 800a9e4:	f890 305d 	ldrb.w	r3, [r0, #93]	@ 0x5d
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d046      	beq.n	800aa7a <HAL_SPI_Init+0x9e>
  hspi->State = HAL_SPI_STATE_BUSY;
 800a9ec:	2302      	movs	r3, #2
 800a9ee:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 800a9f2:	6822      	ldr	r2, [r4, #0]
 800a9f4:	6813      	ldr	r3, [r2, #0]
 800a9f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9fa:	6013      	str	r3, [r2, #0]
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a9fc:	68e3      	ldr	r3, [r4, #12]
 800a9fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800aa02:	d93f      	bls.n	800aa84 <HAL_SPI_Init+0xa8>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800aa04:	2200      	movs	r2, #0
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 800aa06:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800aa0a:	bf18      	it	ne
 800aa0c:	f5b3 6fe0 	cmpne.w	r3, #1792	@ 0x700
 800aa10:	d001      	beq.n	800aa16 <HAL_SPI_Init+0x3a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aa12:	2100      	movs	r1, #0
 800aa14:	62a1      	str	r1, [r4, #40]	@ 0x28
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800aa16:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aa18:	b921      	cbnz	r1, 800aa24 <HAL_SPI_Init+0x48>
    if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aa1a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800aa1e:	d934      	bls.n	800aa8a <HAL_SPI_Init+0xae>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800aa20:	2302      	movs	r3, #2
 800aa22:	6323      	str	r3, [r4, #48]	@ 0x30
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 800aa24:	6863      	ldr	r3, [r4, #4]
 800aa26:	68a1      	ldr	r1, [r4, #8]
 800aa28:	430b      	orrs	r3, r1
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 800aa2a:	6921      	ldr	r1, [r4, #16]
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 800aa2c:	430b      	orrs	r3, r1
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 800aa2e:	6961      	ldr	r1, [r4, #20]
 800aa30:	430b      	orrs	r3, r1
 800aa32:	69a1      	ldr	r1, [r4, #24]
 800aa34:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 800aa38:	430b      	orrs	r3, r1
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800aa3a:	69e1      	ldr	r1, [r4, #28]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 800aa3c:	430b      	orrs	r3, r1
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800aa3e:	6a21      	ldr	r1, [r4, #32]
 800aa40:	430b      	orrs	r3, r1
 800aa42:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 800aa44:	6821      	ldr	r1, [r4, #0]
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800aa46:	4303      	orrs	r3, r0
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 800aa48:	600b      	str	r3, [r1, #0]
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800aa4a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800aa4c:	2b02      	cmp	r3, #2
 800aa4e:	d01f      	beq.n	800aa90 <HAL_SPI_Init+0xb4>
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800aa50:	8b63      	ldrh	r3, [r4, #26]
 800aa52:	f003 0304 	and.w	r3, r3, #4
 800aa56:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800aa58:	430b      	orrs	r3, r1
 800aa5a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa5c:	430b      	orrs	r3, r1
                         hspi->Init.DataSize ) | frxth;
 800aa5e:	68e1      	ldr	r1, [r4, #12]
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800aa60:	430b      	orrs	r3, r1
 800aa62:	6821      	ldr	r1, [r4, #0]
                         hspi->Init.DataSize ) | frxth;
 800aa64:	4313      	orrs	r3, r2
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 800aa66:	604b      	str	r3, [r1, #4]
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 800aa68:	6823      	ldr	r3, [r4, #0]
 800aa6a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800aa6c:	611a      	str	r2, [r3, #16]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aa6e:	2000      	movs	r0, #0
 800aa70:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State= HAL_SPI_STATE_READY;
 800aa72:	2301      	movs	r3, #1
 800aa74:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 800aa78:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 800aa7a:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 800aa7e:	f004 fd41 	bl	800f504 <HAL_SPI_MspInit>
 800aa82:	e7b3      	b.n	800a9ec <HAL_SPI_Init+0x10>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800aa84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800aa88:	e7bd      	b.n	800aa06 <HAL_SPI_Init+0x2a>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	6323      	str	r3, [r4, #48]	@ 0x30
 800aa8e:	e7c9      	b.n	800aa24 <HAL_SPI_Init+0x48>
    hspi->Instance->CR1|= SPI_CR1_CRCL;
 800aa90:	6821      	ldr	r1, [r4, #0]
 800aa92:	680b      	ldr	r3, [r1, #0]
 800aa94:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800aa98:	600b      	str	r3, [r1, #0]
 800aa9a:	e7d9      	b.n	800aa50 <HAL_SPI_Init+0x74>
    return HAL_ERROR;
 800aa9c:	2001      	movs	r0, #1
}
 800aa9e:	4770      	bx	lr

0800aaa0 <HAL_SPI_Transmit>:
{
 800aaa0:	b570      	push	{r4, r5, r6, lr}
 800aaa2:	b082      	sub	sp, #8
 800aaa4:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 800aaa6:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 800aaaa:	2b01      	cmp	r3, #1
 800aaac:	f000 80c1 	beq.w	800ac32 <HAL_SPI_Transmit+0x192>
 800aab0:	4604      	mov	r4, r0
 800aab2:	2301      	movs	r3, #1
 800aab4:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  if(hspi->State != HAL_SPI_STATE_READY)
 800aab8:	f890 605d 	ldrb.w	r6, [r0, #93]	@ 0x5d
 800aabc:	429e      	cmp	r6, r3
 800aabe:	d13a      	bne.n	800ab36 <HAL_SPI_Transmit+0x96>
  if((pData == NULL ) || (Size == 0))
 800aac0:	2a00      	cmp	r2, #0
 800aac2:	bf18      	it	ne
 800aac4:	2900      	cmpne	r1, #0
 800aac6:	d03f      	beq.n	800ab48 <HAL_SPI_Transmit+0xa8>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800aac8:	2303      	movs	r3, #3
 800aaca:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aace:	2300      	movs	r3, #0
 800aad0:	6603      	str	r3, [r0, #96]	@ 0x60
  hspi->pTxBuffPtr  = pData;
 800aad2:	6381      	str	r1, [r0, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800aad4:	8782      	strh	r2, [r0, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800aad6:	87c2      	strh	r2, [r0, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800aad8:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi->RxXferSize  = 0;
 800aada:	f8a0 3044 	strh.w	r3, [r0, #68]	@ 0x44
  hspi->RxXferCount = 0;
 800aade:	f8a0 3046 	strh.w	r3, [r0, #70]	@ 0x46
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aae2:	6883      	ldr	r3, [r0, #8]
 800aae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aae8:	d035      	beq.n	800ab56 <HAL_SPI_Transmit+0xb6>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aaea:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800aaec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aaf0:	d037      	beq.n	800ab62 <HAL_SPI_Transmit+0xc2>
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aaf2:	6823      	ldr	r3, [r4, #0]
 800aaf4:	681a      	ldr	r2, [r3, #0]
 800aaf6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800aafa:	d103      	bne.n	800ab04 <HAL_SPI_Transmit+0x64>
    __HAL_SPI_ENABLE(hspi);
 800aafc:	681a      	ldr	r2, [r3, #0]
 800aafe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab02:	601a      	str	r2, [r3, #0]
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ab04:	68e3      	ldr	r3, [r4, #12]
 800ab06:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ab0a:	d949      	bls.n	800aba0 <HAL_SPI_Transmit+0x100>
    while (hspi->TxXferCount > 0)
 800ab0c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d06c      	beq.n	800abec <HAL_SPI_Transmit+0x14c>
      if(SPI_WaitFlagStateUntilTimeout(hspi,SPI_FLAG_TXE,SPI_FLAG_TXE,Timeout) != HAL_OK)
 800ab12:	462b      	mov	r3, r5
 800ab14:	2202      	movs	r2, #2
 800ab16:	4611      	mov	r1, r2
 800ab18:	4620      	mov	r0, r4
 800ab1a:	f7ff fe85 	bl	800a828 <SPI_WaitFlagStateUntilTimeout>
 800ab1e:	bb68      	cbnz	r0, 800ab7c <HAL_SPI_Transmit+0xdc>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ab20:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ab22:	6823      	ldr	r3, [r4, #0]
 800ab24:	8812      	ldrh	r2, [r2, #0]
 800ab26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab28:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800ab2a:	3302      	adds	r3, #2
 800ab2c:	63a3      	str	r3, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 800ab2e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800ab30:	3b01      	subs	r3, #1
 800ab32:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 800ab34:	e7ea      	b.n	800ab0c <HAL_SPI_Transmit+0x6c>
    hspi->State = HAL_SPI_STATE_READY;
 800ab36:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
   __HAL_UNLOCK(hspi);
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
   return HAL_BUSY;
 800ab40:	2602      	movs	r6, #2
}
 800ab42:	4630      	mov	r0, r6
 800ab44:	b002      	add	sp, #8
 800ab46:	bd70      	pop	{r4, r5, r6, pc}
    hspi->State = HAL_SPI_STATE_READY;
 800ab48:	2301      	movs	r3, #1
 800ab4a:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
   __HAL_UNLOCK(hspi);
 800ab4e:	2300      	movs	r3, #0
 800ab50:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
    return HAL_ERROR;
 800ab54:	e7f5      	b.n	800ab42 <HAL_SPI_Transmit+0xa2>
    SPI_1LINE_TX(hspi);
 800ab56:	6802      	ldr	r2, [r0, #0]
 800ab58:	6813      	ldr	r3, [r2, #0]
 800ab5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ab5e:	6013      	str	r3, [r2, #0]
 800ab60:	e7c3      	b.n	800aaea <HAL_SPI_Transmit+0x4a>
    SPI_RESET_CRC(hspi);
 800ab62:	6822      	ldr	r2, [r4, #0]
 800ab64:	6813      	ldr	r3, [r2, #0]
 800ab66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ab6a:	041b      	lsls	r3, r3, #16
 800ab6c:	0c1b      	lsrs	r3, r3, #16
 800ab6e:	6013      	str	r3, [r2, #0]
 800ab70:	6822      	ldr	r2, [r4, #0]
 800ab72:	6813      	ldr	r3, [r2, #0]
 800ab74:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ab78:	6013      	str	r3, [r2, #0]
 800ab7a:	e7ba      	b.n	800aaf2 <HAL_SPI_Transmit+0x52>
        hspi->State = HAL_SPI_STATE_READY;
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
       __HAL_UNLOCK(hspi);
 800ab82:	2300      	movs	r3, #0
 800ab84:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800ab88:	2603      	movs	r6, #3
 800ab8a:	e7da      	b.n	800ab42 <HAL_SPI_Transmit+0xa2>
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800ab8c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ab8e:	6823      	ldr	r3, [r4, #0]
 800ab90:	8812      	ldrh	r2, [r2, #0]
 800ab92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab94:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800ab96:	3302      	adds	r3, #2
 800ab98:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2;
 800ab9a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800ab9c:	3b02      	subs	r3, #2
 800ab9e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0)
 800aba0:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 800aba2:	b31a      	cbz	r2, 800abec <HAL_SPI_Transmit+0x14c>
      if(hspi->TxXferCount != 0x1)
 800aba4:	2a01      	cmp	r2, #1
 800aba6:	d00f      	beq.n	800abc8 <HAL_SPI_Transmit+0x128>
        if(SPI_WaitFlagStateUntilTimeout(hspi,SPI_FLAG_TXE,SPI_FLAG_TXE,Timeout) != HAL_OK)
 800aba8:	462b      	mov	r3, r5
 800abaa:	2202      	movs	r2, #2
 800abac:	4611      	mov	r1, r2
 800abae:	4620      	mov	r0, r4
 800abb0:	f7ff fe3a 	bl	800a828 <SPI_WaitFlagStateUntilTimeout>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	d0e9      	beq.n	800ab8c <HAL_SPI_Transmit+0xec>
          hspi->State = HAL_SPI_STATE_READY;
 800abb8:	2301      	movs	r3, #1
 800abba:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800abbe:	2300      	movs	r3, #0
 800abc0:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800abc4:	2603      	movs	r6, #3
 800abc6:	e7bc      	b.n	800ab42 <HAL_SPI_Transmit+0xa2>
        if(SPI_WaitFlagStateUntilTimeout(hspi,SPI_FLAG_TXE,SPI_FLAG_TXE,Timeout) != HAL_OK)  
 800abc8:	462b      	mov	r3, r5
 800abca:	2202      	movs	r2, #2
 800abcc:	4611      	mov	r1, r2
 800abce:	4620      	mov	r0, r4
 800abd0:	f7ff fe2a 	bl	800a828 <SPI_WaitFlagStateUntilTimeout>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d12e      	bne.n	800ac36 <HAL_SPI_Transmit+0x196>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*hspi->pTxBuffPtr++);
 800abd8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800abda:	1c5a      	adds	r2, r3, #1
 800abdc:	63a2      	str	r2, [r4, #56]	@ 0x38
 800abde:	6822      	ldr	r2, [r4, #0]
 800abe0:	781b      	ldrb	r3, [r3, #0]
 800abe2:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;    
 800abe4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800abe6:	3b01      	subs	r3, #1
 800abe8:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 800abea:	e7d9      	b.n	800aba0 <HAL_SPI_Transmit+0x100>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800abec:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800abee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800abf2:	d018      	beq.n	800ac26 <HAL_SPI_Transmit+0x186>
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 800abf4:	4629      	mov	r1, r5
 800abf6:	4620      	mov	r0, r4
 800abf8:	f7ff fec5 	bl	800a986 <SPI_EndRxTxTransaction>
 800abfc:	4602      	mov	r2, r0
 800abfe:	b9e0      	cbnz	r0, 800ac3a <HAL_SPI_Transmit+0x19a>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ac00:	68a3      	ldr	r3, [r4, #8]
 800ac02:	b92b      	cbnz	r3, 800ac10 <HAL_SPI_Transmit+0x170>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ac04:	6823      	ldr	r3, [r4, #0]
 800ac06:	68d9      	ldr	r1, [r3, #12]
 800ac08:	9101      	str	r1, [sp, #4]
 800ac0a:	689b      	ldr	r3, [r3, #8]
 800ac0c:	9301      	str	r3, [sp, #4]
 800ac0e:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY; 
 800ac10:	2301      	movs	r3, #1
 800ac12:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 800ac16:	2300      	movs	r3, #0
 800ac18:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac1c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d18f      	bne.n	800ab42 <HAL_SPI_Transmit+0xa2>
    return HAL_OK;
 800ac22:	4616      	mov	r6, r2
 800ac24:	e78d      	b.n	800ab42 <HAL_SPI_Transmit+0xa2>
     hspi->Instance->CR1|= SPI_CR1_CRCNEXT;
 800ac26:	6822      	ldr	r2, [r4, #0]
 800ac28:	6813      	ldr	r3, [r2, #0]
 800ac2a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ac2e:	6013      	str	r3, [r2, #0]
 800ac30:	e7e0      	b.n	800abf4 <HAL_SPI_Transmit+0x154>
  __HAL_LOCK(hspi);
 800ac32:	2602      	movs	r6, #2
 800ac34:	e785      	b.n	800ab42 <HAL_SPI_Transmit+0xa2>
          return HAL_TIMEOUT;
 800ac36:	2603      	movs	r6, #3
 800ac38:	e783      	b.n	800ab42 <HAL_SPI_Transmit+0xa2>
    return HAL_TIMEOUT;
 800ac3a:	2603      	movs	r6, #3
 800ac3c:	e781      	b.n	800ab42 <HAL_SPI_Transmit+0xa2>

0800ac3e <HAL_SPI_TransmitReceive>:
{
 800ac3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac42:	b082      	sub	sp, #8
 800ac44:	4604      	mov	r4, r0
 800ac46:	4689      	mov	r9, r1
 800ac48:	4692      	mov	sl, r2
 800ac4a:	4698      	mov	r8, r3
 800ac4c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  __IO uint16_t tmpreg = 0;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	f8ad 3006 	strh.w	r3, [sp, #6]
  uint32_t tickstart = HAL_GetTick();
 800ac54:	f7fd fe4a 	bl	80088ec <HAL_GetTick>
  if(hspi->State != HAL_SPI_STATE_READY) 
 800ac58:	f894 605d 	ldrb.w	r6, [r4, #93]	@ 0x5d
 800ac5c:	2e01      	cmp	r6, #1
 800ac5e:	f040 815e 	bne.w	800af1e <HAL_SPI_TransmitReceive+0x2e0>
 800ac62:	4607      	mov	r7, r0
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 800ac64:	f1ba 0f00 	cmp.w	sl, #0
 800ac68:	bf18      	it	ne
 800ac6a:	f1b9 0f00 	cmpne.w	r9, #0
 800ac6e:	f000 8157 	beq.w	800af20 <HAL_SPI_TransmitReceive+0x2e2>
 800ac72:	f1b8 0f00 	cmp.w	r8, #0
 800ac76:	f000 8153 	beq.w	800af20 <HAL_SPI_TransmitReceive+0x2e2>
  __HAL_LOCK(hspi); 
 800ac7a:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	f000 8152 	beq.w	800af28 <HAL_SPI_TransmitReceive+0x2ea>
 800ac84:	2301      	movs	r3, #1
 800ac86:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800ac8a:	2305      	movs	r3, #5
 800ac8c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ac90:	2300      	movs	r3, #0
 800ac92:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = pRxData;
 800ac94:	f8c4 a040 	str.w	sl, [r4, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800ac98:	f8a4 8046 	strh.w	r8, [r4, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800ac9c:	f8a4 8044 	strh.w	r8, [r4, #68]	@ 0x44
  hspi->pTxBuffPtr  = pTxData;
 800aca0:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800aca4:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800aca8:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800acac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800acae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acb2:	d01a      	beq.n	800acea <HAL_SPI_TransmitReceive+0xac>
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800acb4:	68e3      	ldr	r3, [r4, #12]
 800acb6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800acba:	d803      	bhi.n	800acc4 <HAL_SPI_TransmitReceive+0x86>
 800acbc:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800acc0:	2b01      	cmp	r3, #1
 800acc2:	d91f      	bls.n	800ad04 <HAL_SPI_TransmitReceive+0xc6>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800acc4:	6822      	ldr	r2, [r4, #0]
 800acc6:	6853      	ldr	r3, [r2, #4]
 800acc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800accc:	6053      	str	r3, [r2, #4]
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800acce:	6823      	ldr	r3, [r4, #0]
 800acd0:	681a      	ldr	r2, [r3, #0]
 800acd2:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800acd6:	d103      	bne.n	800ace0 <HAL_SPI_TransmitReceive+0xa2>
    __HAL_SPI_ENABLE(hspi);
 800acd8:	681a      	ldr	r2, [r3, #0]
 800acda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800acde:	601a      	str	r2, [r3, #0]
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ace0:	68e3      	ldr	r3, [r4, #12]
 800ace2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ace6:	d829      	bhi.n	800ad3c <HAL_SPI_TransmitReceive+0xfe>
 800ace8:	e076      	b.n	800add8 <HAL_SPI_TransmitReceive+0x19a>
    SPI_RESET_CRC(hspi);
 800acea:	6822      	ldr	r2, [r4, #0]
 800acec:	6813      	ldr	r3, [r2, #0]
 800acee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800acf2:	041b      	lsls	r3, r3, #16
 800acf4:	0c1b      	lsrs	r3, r3, #16
 800acf6:	6013      	str	r3, [r2, #0]
 800acf8:	6822      	ldr	r2, [r4, #0]
 800acfa:	6813      	ldr	r3, [r2, #0]
 800acfc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ad00:	6013      	str	r3, [r2, #0]
 800ad02:	e7d7      	b.n	800acb4 <HAL_SPI_TransmitReceive+0x76>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ad04:	6822      	ldr	r2, [r4, #0]
 800ad06:	6853      	ldr	r3, [r2, #4]
 800ad08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ad0c:	6053      	str	r3, [r2, #4]
 800ad0e:	e7de      	b.n	800acce <HAL_SPI_TransmitReceive+0x90>
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800ad10:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800ad14:	b17b      	cbz	r3, 800ad36 <HAL_SPI_TransmitReceive+0xf8>
 800ad16:	6823      	ldr	r3, [r4, #0]
 800ad18:	689a      	ldr	r2, [r3, #8]
 800ad1a:	f012 0f01 	tst.w	r2, #1
 800ad1e:	d00a      	beq.n	800ad36 <HAL_SPI_TransmitReceive+0xf8>
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ad20:	68da      	ldr	r2, [r3, #12]
 800ad22:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ad24:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ad26:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ad28:	3302      	adds	r3, #2
 800ad2a:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 800ad2c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800ad30:	3b01      	subs	r3, #1
 800ad32:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
      if(Timeout != HAL_MAX_DELAY)
 800ad36:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800ad3a:	d123      	bne.n	800ad84 <HAL_SPI_TransmitReceive+0x146>
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 800ad3c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800ad3e:	b923      	cbnz	r3, 800ad4a <HAL_SPI_TransmitReceive+0x10c>
 800ad40:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 800ad44:	2a00      	cmp	r2, #0
 800ad46:	f000 8091 	beq.w	800ae6c <HAL_SPI_TransmitReceive+0x22e>
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d0e0      	beq.n	800ad10 <HAL_SPI_TransmitReceive+0xd2>
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	689a      	ldr	r2, [r3, #8]
 800ad52:	f012 0f02 	tst.w	r2, #2
 800ad56:	d0db      	beq.n	800ad10 <HAL_SPI_TransmitReceive+0xd2>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ad58:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ad5a:	8812      	ldrh	r2, [r2, #0]
 800ad5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad5e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800ad60:	3302      	adds	r3, #2
 800ad62:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800ad64:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800ad66:	3b01      	subs	r3, #1
 800ad68:	b29b      	uxth	r3, r3
 800ad6a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d1cf      	bne.n	800ad10 <HAL_SPI_TransmitReceive+0xd2>
 800ad70:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800ad72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad76:	d1cb      	bne.n	800ad10 <HAL_SPI_TransmitReceive+0xd2>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800ad78:	6822      	ldr	r2, [r4, #0]
 800ad7a:	6813      	ldr	r3, [r2, #0]
 800ad7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ad80:	6013      	str	r3, [r2, #0]
 800ad82:	e7c5      	b.n	800ad10 <HAL_SPI_TransmitReceive+0xd2>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 800ad84:	b125      	cbz	r5, 800ad90 <HAL_SPI_TransmitReceive+0x152>
 800ad86:	f7fd fdb1 	bl	80088ec <HAL_GetTick>
 800ad8a:	1bc0      	subs	r0, r0, r7
 800ad8c:	42a8      	cmp	r0, r5
 800ad8e:	d9d5      	bls.n	800ad3c <HAL_SPI_TransmitReceive+0xfe>
          hspi->State = HAL_SPI_STATE_READY;
 800ad90:	2301      	movs	r3, #1
 800ad92:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ad96:	2300      	movs	r3, #0
 800ad98:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ad9c:	2603      	movs	r6, #3
 800ad9e:	e0bf      	b.n	800af20 <HAL_SPI_TransmitReceive+0x2e2>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800ada0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800ada2:	1c59      	adds	r1, r3, #1
 800ada4:	63a1      	str	r1, [r4, #56]	@ 0x38
 800ada6:	781b      	ldrb	r3, [r3, #0]
 800ada8:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 800adaa:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800adac:	3b01      	subs	r3, #1
 800adae:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 800adb0:	e029      	b.n	800ae06 <HAL_SPI_TransmitReceive+0x1c8>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800adb2:	6822      	ldr	r2, [r4, #0]
 800adb4:	6813      	ldr	r3, [r2, #0]
 800adb6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800adba:	6013      	str	r3, [r2, #0]
 800adbc:	e029      	b.n	800ae12 <HAL_SPI_TransmitReceive+0x1d4>
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
 800adbe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800adc0:	1c59      	adds	r1, r3, #1
 800adc2:	6421      	str	r1, [r4, #64]	@ 0x40
 800adc4:	7b12      	ldrb	r2, [r2, #12]
 800adc6:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 800adc8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800adcc:	3b01      	subs	r3, #1
 800adce:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
      if(Timeout != HAL_MAX_DELAY)
 800add2:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800add6:	d13b      	bne.n	800ae50 <HAL_SPI_TransmitReceive+0x212>
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 800add8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800adda:	b91b      	cbnz	r3, 800ade4 <HAL_SPI_TransmitReceive+0x1a6>
 800addc:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 800ade0:	2a00      	cmp	r2, #0
 800ade2:	d043      	beq.n	800ae6c <HAL_SPI_TransmitReceive+0x22e>
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800ade4:	b1ab      	cbz	r3, 800ae12 <HAL_SPI_TransmitReceive+0x1d4>
 800ade6:	6822      	ldr	r2, [r4, #0]
 800ade8:	6891      	ldr	r1, [r2, #8]
 800adea:	f011 0f02 	tst.w	r1, #2
 800adee:	d010      	beq.n	800ae12 <HAL_SPI_TransmitReceive+0x1d4>
        if(hspi->TxXferCount > 1)
 800adf0:	2b01      	cmp	r3, #1
 800adf2:	d9d5      	bls.n	800ada0 <HAL_SPI_TransmitReceive+0x162>
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800adf4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800adf6:	881b      	ldrh	r3, [r3, #0]
 800adf8:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800adfa:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800adfc:	3302      	adds	r3, #2
 800adfe:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2;
 800ae00:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800ae02:	3b02      	subs	r3, #2
 800ae04:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800ae06:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800ae08:	b91b      	cbnz	r3, 800ae12 <HAL_SPI_TransmitReceive+0x1d4>
 800ae0a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800ae0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae10:	d0cf      	beq.n	800adb2 <HAL_SPI_TransmitReceive+0x174>
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800ae12:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d0db      	beq.n	800add2 <HAL_SPI_TransmitReceive+0x194>
 800ae1a:	6822      	ldr	r2, [r4, #0]
 800ae1c:	6891      	ldr	r1, [r2, #8]
 800ae1e:	f011 0f01 	tst.w	r1, #1
 800ae22:	d0d6      	beq.n	800add2 <HAL_SPI_TransmitReceive+0x194>
        if(hspi->RxXferCount > 1)
 800ae24:	2b01      	cmp	r3, #1
 800ae26:	d9ca      	bls.n	800adbe <HAL_SPI_TransmitReceive+0x180>
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ae28:	68d2      	ldr	r2, [r2, #12]
 800ae2a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ae2c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ae2e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ae30:	3302      	adds	r3, #2
 800ae32:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2;
 800ae34:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800ae38:	3b02      	subs	r3, #2
 800ae3a:	b29b      	uxth	r3, r3
 800ae3c:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
          if(hspi->RxXferCount <= 1)
 800ae40:	2b01      	cmp	r3, #1
 800ae42:	d8c6      	bhi.n	800add2 <HAL_SPI_TransmitReceive+0x194>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ae44:	6822      	ldr	r2, [r4, #0]
 800ae46:	6853      	ldr	r3, [r2, #4]
 800ae48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ae4c:	6053      	str	r3, [r2, #4]
 800ae4e:	e7c0      	b.n	800add2 <HAL_SPI_TransmitReceive+0x194>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800ae50:	b125      	cbz	r5, 800ae5c <HAL_SPI_TransmitReceive+0x21e>
 800ae52:	f7fd fd4b 	bl	80088ec <HAL_GetTick>
 800ae56:	1bc0      	subs	r0, r0, r7
 800ae58:	42a8      	cmp	r0, r5
 800ae5a:	d9bd      	bls.n	800add8 <HAL_SPI_TransmitReceive+0x19a>
          hspi->State = HAL_SPI_STATE_READY;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ae62:	2300      	movs	r3, #0
 800ae64:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ae68:	2603      	movs	r6, #3
 800ae6a:	e059      	b.n	800af20 <HAL_SPI_TransmitReceive+0x2e2>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ae6c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800ae6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae72:	d015      	beq.n	800aea0 <HAL_SPI_TransmitReceive+0x262>
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 800ae74:	4629      	mov	r1, r5
 800ae76:	4620      	mov	r0, r4
 800ae78:	f7ff fd85 	bl	800a986 <SPI_EndRxTxTransaction>
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	d155      	bne.n	800af2c <HAL_SPI_TransmitReceive+0x2ee>
  hspi->State = HAL_SPI_STATE_READY;
 800ae80:	2301      	movs	r3, #1
 800ae82:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800ae86:	6823      	ldr	r3, [r4, #0]
 800ae88:	689a      	ldr	r2, [r3, #8]
 800ae8a:	f012 0f10 	tst.w	r2, #16
 800ae8e:	d13b      	bne.n	800af08 <HAL_SPI_TransmitReceive+0x2ca>
  __HAL_UNLOCK(hspi);
 800ae90:	2300      	movs	r3, #0
 800ae92:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ae96:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d141      	bne.n	800af20 <HAL_SPI_TransmitReceive+0x2e2>
    return HAL_OK;
 800ae9c:	4606      	mov	r6, r0
 800ae9e:	e03f      	b.n	800af20 <HAL_SPI_TransmitReceive+0x2e2>
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SPI_FLAG_RXNE, Timeout) != HAL_OK)
 800aea0:	462b      	mov	r3, r5
 800aea2:	2201      	movs	r2, #1
 800aea4:	4611      	mov	r1, r2
 800aea6:	4620      	mov	r0, r4
 800aea8:	f7ff fcbe 	bl	800a828 <SPI_WaitFlagStateUntilTimeout>
 800aeac:	b118      	cbz	r0, 800aeb6 <HAL_SPI_TransmitReceive+0x278>
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800aeae:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800aeb0:	f043 0302 	orr.w	r3, r3, #2
 800aeb4:	6623      	str	r3, [r4, #96]	@ 0x60
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800aeb6:	68e3      	ldr	r3, [r4, #12]
 800aeb8:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800aebc:	d01c      	beq.n	800aef8 <HAL_SPI_TransmitReceive+0x2ba>
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 800aebe:	6823      	ldr	r3, [r4, #0]
 800aec0:	7b1b      	ldrb	r3, [r3, #12]
 800aec2:	b2db      	uxtb	r3, r3
 800aec4:	f8ad 3006 	strh.w	r3, [sp, #6]
      UNUSED(tmpreg); /* To avoid GCC warning */
 800aec8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800aecc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800aece:	2b02      	cmp	r3, #2
 800aed0:	d1d0      	bne.n	800ae74 <HAL_SPI_TransmitReceive+0x236>
        if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SPI_FLAG_RXNE, Timeout) != HAL_OK)
 800aed2:	462b      	mov	r3, r5
 800aed4:	2201      	movs	r2, #1
 800aed6:	4611      	mov	r1, r2
 800aed8:	4620      	mov	r0, r4
 800aeda:	f7ff fca5 	bl	800a828 <SPI_WaitFlagStateUntilTimeout>
 800aede:	b118      	cbz	r0, 800aee8 <HAL_SPI_TransmitReceive+0x2aa>
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800aee0:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800aee2:	f043 0302 	orr.w	r3, r3, #2
 800aee6:	6623      	str	r3, [r4, #96]	@ 0x60
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 800aee8:	6823      	ldr	r3, [r4, #0]
 800aeea:	7b1b      	ldrb	r3, [r3, #12]
 800aeec:	b2db      	uxtb	r3, r3
 800aeee:	f8ad 3006 	strh.w	r3, [sp, #6]
        UNUSED(tmpreg); /* To avoid GCC warning */
 800aef2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800aef6:	e7bd      	b.n	800ae74 <HAL_SPI_TransmitReceive+0x236>
      tmpreg = hspi->Instance->DR;
 800aef8:	6823      	ldr	r3, [r4, #0]
 800aefa:	68db      	ldr	r3, [r3, #12]
 800aefc:	b29b      	uxth	r3, r3
 800aefe:	f8ad 3006 	strh.w	r3, [sp, #6]
      UNUSED(tmpreg); /* To avoid GCC warning */
 800af02:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800af06:	e7b5      	b.n	800ae74 <HAL_SPI_TransmitReceive+0x236>
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800af08:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800af0a:	f042 0202 	orr.w	r2, r2, #2
 800af0e:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800af10:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800af14:	609a      	str	r2, [r3, #8]
    __HAL_UNLOCK(hspi);
 800af16:	2300      	movs	r3, #0
 800af18:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 800af1c:	e000      	b.n	800af20 <HAL_SPI_TransmitReceive+0x2e2>
    return HAL_BUSY;
 800af1e:	2602      	movs	r6, #2
}
 800af20:	4630      	mov	r0, r6
 800af22:	b002      	add	sp, #8
 800af24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hspi); 
 800af28:	2602      	movs	r6, #2
 800af2a:	e7f9      	b.n	800af20 <HAL_SPI_TransmitReceive+0x2e2>
    return HAL_TIMEOUT;
 800af2c:	2603      	movs	r6, #3
 800af2e:	e7f7      	b.n	800af20 <HAL_SPI_TransmitReceive+0x2e2>

0800af30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800af30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af34:	4605      	mov	r5, r0
 800af36:	460f      	mov	r7, r1
 800af38:	4616      	mov	r6, r2
 800af3a:	4699      	mov	r9, r3
 800af3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af40:	682b      	ldr	r3, [r5, #0]
 800af42:	69dc      	ldr	r4, [r3, #28]
 800af44:	ea37 0404 	bics.w	r4, r7, r4
 800af48:	bf0c      	ite	eq
 800af4a:	2401      	moveq	r4, #1
 800af4c:	2400      	movne	r4, #0
 800af4e:	42b4      	cmp	r4, r6
 800af50:	d11f      	bne.n	800af92 <UART_WaitOnFlagUntilTimeout+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800af52:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 800af56:	d0f3      	beq.n	800af40 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800af58:	f1b8 0f00 	cmp.w	r8, #0
 800af5c:	d005      	beq.n	800af6a <UART_WaitOnFlagUntilTimeout+0x3a>
 800af5e:	f7fd fcc5 	bl	80088ec <HAL_GetTick>
 800af62:	eba0 0009 	sub.w	r0, r0, r9
 800af66:	4540      	cmp	r0, r8
 800af68:	d3ea      	bcc.n	800af40 <UART_WaitOnFlagUntilTimeout+0x10>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800af6a:	682a      	ldr	r2, [r5, #0]
 800af6c:	6813      	ldr	r3, [r2, #0]
 800af6e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800af72:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af74:	682a      	ldr	r2, [r5, #0]
 800af76:	6893      	ldr	r3, [r2, #8]
 800af78:	f023 0301 	bic.w	r3, r3, #1
 800af7c:	6093      	str	r3, [r2, #8]

        huart->gState = HAL_UART_STATE_READY;
 800af7e:	2320      	movs	r3, #32
 800af80:	f885 3069 	strb.w	r3, [r5, #105]	@ 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800af84:	f885 306a 	strb.w	r3, [r5, #106]	@ 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800af88:	2300      	movs	r3, #0
 800af8a:	f885 3068 	strb.w	r3, [r5, #104]	@ 0x68
        return HAL_TIMEOUT;
 800af8e:	2003      	movs	r0, #3
 800af90:	e000      	b.n	800af94 <UART_WaitOnFlagUntilTimeout+0x64>
      }
    }
  }
  return HAL_OK;
 800af92:	2000      	movs	r0, #0
}
 800af94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800af98 <HAL_UART_Transmit>:
{
 800af98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af9c:	b082      	sub	sp, #8
 800af9e:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY)
 800afa0:	f890 3069 	ldrb.w	r3, [r0, #105]	@ 0x69
 800afa4:	b2db      	uxtb	r3, r3
 800afa6:	2b20      	cmp	r3, #32
 800afa8:	d14e      	bne.n	800b048 <HAL_UART_Transmit+0xb0>
 800afaa:	4604      	mov	r4, r0
 800afac:	460d      	mov	r5, r1
 800afae:	4690      	mov	r8, r2
    if((pData == NULL ) || (Size == 0U))
 800afb0:	2a00      	cmp	r2, #0
 800afb2:	bf18      	it	ne
 800afb4:	2900      	cmpne	r1, #0
 800afb6:	d04b      	beq.n	800b050 <HAL_UART_Transmit+0xb8>
    __HAL_LOCK(huart);
 800afb8:	f890 3068 	ldrb.w	r3, [r0, #104]	@ 0x68
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d049      	beq.n	800b054 <HAL_UART_Transmit+0xbc>
 800afc0:	2301      	movs	r3, #1
 800afc2:	f880 3068 	strb.w	r3, [r0, #104]	@ 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afc6:	2300      	movs	r3, #0
 800afc8:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800afca:	2321      	movs	r3, #33	@ 0x21
 800afcc:	f880 3069 	strb.w	r3, [r0, #105]	@ 0x69
    tickstart = HAL_GetTick();
 800afd0:	f7fd fc8c 	bl	80088ec <HAL_GetTick>
 800afd4:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800afd6:	f8a4 8050 	strh.w	r8, [r4, #80]	@ 0x50
    huart->TxXferCount = Size;
 800afda:	f8a4 8052 	strh.w	r8, [r4, #82]	@ 0x52
    while(huart->TxXferCount > 0U)
 800afde:	e003      	b.n	800afe8 <HAL_UART_Transmit+0x50>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800afe0:	f815 2b01 	ldrb.w	r2, [r5], #1
 800afe4:	6823      	ldr	r3, [r4, #0]
 800afe6:	629a      	str	r2, [r3, #40]	@ 0x28
    while(huart->TxXferCount > 0U)
 800afe8:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 800afec:	b29b      	uxth	r3, r3
 800afee:	b1e3      	cbz	r3, 800b02a <HAL_UART_Transmit+0x92>
      huart->TxXferCount--;
 800aff0:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 800aff4:	b292      	uxth	r2, r2
 800aff6:	3a01      	subs	r2, #1
 800aff8:	b292      	uxth	r2, r2
 800affa:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800affe:	9600      	str	r6, [sp, #0]
 800b000:	463b      	mov	r3, r7
 800b002:	2200      	movs	r2, #0
 800b004:	2180      	movs	r1, #128	@ 0x80
 800b006:	4620      	mov	r0, r4
 800b008:	f7ff ff92 	bl	800af30 <UART_WaitOnFlagUntilTimeout>
 800b00c:	bb20      	cbnz	r0, 800b058 <HAL_UART_Transmit+0xc0>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b00e:	68a3      	ldr	r3, [r4, #8]
 800b010:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b014:	d1e4      	bne.n	800afe0 <HAL_UART_Transmit+0x48>
 800b016:	6923      	ldr	r3, [r4, #16]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d1e1      	bne.n	800afe0 <HAL_UART_Transmit+0x48>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800b01c:	f835 3b02 	ldrh.w	r3, [r5], #2
 800b020:	6822      	ldr	r2, [r4, #0]
 800b022:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b026:	6293      	str	r3, [r2, #40]	@ 0x28
        pData += 2;
 800b028:	e7de      	b.n	800afe8 <HAL_UART_Transmit+0x50>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b02a:	9600      	str	r6, [sp, #0]
 800b02c:	463b      	mov	r3, r7
 800b02e:	2200      	movs	r2, #0
 800b030:	2140      	movs	r1, #64	@ 0x40
 800b032:	4620      	mov	r0, r4
 800b034:	f7ff ff7c 	bl	800af30 <UART_WaitOnFlagUntilTimeout>
 800b038:	b980      	cbnz	r0, 800b05c <HAL_UART_Transmit+0xc4>
    huart->gState = HAL_UART_STATE_READY;
 800b03a:	2320      	movs	r3, #32
 800b03c:	f884 3069 	strb.w	r3, [r4, #105]	@ 0x69
    __HAL_UNLOCK(huart);
 800b040:	2300      	movs	r3, #0
 800b042:	f884 3068 	strb.w	r3, [r4, #104]	@ 0x68
    return HAL_OK;
 800b046:	e000      	b.n	800b04a <HAL_UART_Transmit+0xb2>
    return HAL_BUSY;
 800b048:	2002      	movs	r0, #2
}
 800b04a:	b002      	add	sp, #8
 800b04c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800b050:	2001      	movs	r0, #1
 800b052:	e7fa      	b.n	800b04a <HAL_UART_Transmit+0xb2>
    __HAL_LOCK(huart);
 800b054:	2002      	movs	r0, #2
 800b056:	e7f8      	b.n	800b04a <HAL_UART_Transmit+0xb2>
        return HAL_TIMEOUT;
 800b058:	2003      	movs	r0, #3
 800b05a:	e7f6      	b.n	800b04a <HAL_UART_Transmit+0xb2>
      return HAL_TIMEOUT;
 800b05c:	2003      	movs	r0, #3
 800b05e:	e7f4      	b.n	800b04a <HAL_UART_Transmit+0xb2>

0800b060 <HAL_UART_Receive>:
{
 800b060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b064:	b082      	sub	sp, #8
 800b066:	461e      	mov	r6, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 800b068:	f890 306a 	ldrb.w	r3, [r0, #106]	@ 0x6a
 800b06c:	b2db      	uxtb	r3, r3
 800b06e:	2b20      	cmp	r3, #32
 800b070:	d172      	bne.n	800b158 <HAL_UART_Receive+0xf8>
 800b072:	4604      	mov	r4, r0
 800b074:	460d      	mov	r5, r1
 800b076:	4690      	mov	r8, r2
    if((pData == NULL ) || (Size == 0U))
 800b078:	2a00      	cmp	r2, #0
 800b07a:	bf18      	it	ne
 800b07c:	2900      	cmpne	r1, #0
 800b07e:	d06f      	beq.n	800b160 <HAL_UART_Receive+0x100>
    __HAL_LOCK(huart);
 800b080:	f890 3068 	ldrb.w	r3, [r0, #104]	@ 0x68
 800b084:	2b01      	cmp	r3, #1
 800b086:	d06d      	beq.n	800b164 <HAL_UART_Receive+0x104>
 800b088:	2301      	movs	r3, #1
 800b08a:	f880 3068 	strb.w	r3, [r0, #104]	@ 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b08e:	2300      	movs	r3, #0
 800b090:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b092:	2322      	movs	r3, #34	@ 0x22
 800b094:	f880 306a 	strb.w	r3, [r0, #106]	@ 0x6a
    tickstart = HAL_GetTick();
 800b098:	f7fd fc28 	bl	80088ec <HAL_GetTick>
 800b09c:	4607      	mov	r7, r0
    huart->RxXferSize = Size;
 800b09e:	f8a4 8058 	strh.w	r8, [r4, #88]	@ 0x58
    huart->RxXferCount = Size;
 800b0a2:	f8a4 805a 	strh.w	r8, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 800b0a6:	68a3      	ldr	r3, [r4, #8]
 800b0a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0ac:	d006      	beq.n	800b0bc <HAL_UART_Receive+0x5c>
 800b0ae:	b9a3      	cbnz	r3, 800b0da <HAL_UART_Receive+0x7a>
 800b0b0:	6923      	ldr	r3, [r4, #16]
 800b0b2:	b973      	cbnz	r3, 800b0d2 <HAL_UART_Receive+0x72>
 800b0b4:	23ff      	movs	r3, #255	@ 0xff
 800b0b6:	f8a4 305c 	strh.w	r3, [r4, #92]	@ 0x5c
 800b0ba:	e011      	b.n	800b0e0 <HAL_UART_Receive+0x80>
 800b0bc:	6923      	ldr	r3, [r4, #16]
 800b0be:	b923      	cbnz	r3, 800b0ca <HAL_UART_Receive+0x6a>
 800b0c0:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800b0c4:	f8a4 305c 	strh.w	r3, [r4, #92]	@ 0x5c
 800b0c8:	e00a      	b.n	800b0e0 <HAL_UART_Receive+0x80>
 800b0ca:	23ff      	movs	r3, #255	@ 0xff
 800b0cc:	f8a4 305c 	strh.w	r3, [r4, #92]	@ 0x5c
 800b0d0:	e006      	b.n	800b0e0 <HAL_UART_Receive+0x80>
 800b0d2:	237f      	movs	r3, #127	@ 0x7f
 800b0d4:	f8a4 305c 	strh.w	r3, [r4, #92]	@ 0x5c
 800b0d8:	e002      	b.n	800b0e0 <HAL_UART_Receive+0x80>
 800b0da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b0de:	d002      	beq.n	800b0e6 <HAL_UART_Receive+0x86>
    uhMask = huart->Mask;
 800b0e0:	f8b4 805c 	ldrh.w	r8, [r4, #92]	@ 0x5c
    while(huart->RxXferCount > 0U)
 800b0e4:	e010      	b.n	800b108 <HAL_UART_Receive+0xa8>
    UART_MASK_COMPUTATION(huart);
 800b0e6:	6923      	ldr	r3, [r4, #16]
 800b0e8:	b91b      	cbnz	r3, 800b0f2 <HAL_UART_Receive+0x92>
 800b0ea:	237f      	movs	r3, #127	@ 0x7f
 800b0ec:	f8a4 305c 	strh.w	r3, [r4, #92]	@ 0x5c
 800b0f0:	e7f6      	b.n	800b0e0 <HAL_UART_Receive+0x80>
 800b0f2:	233f      	movs	r3, #63	@ 0x3f
 800b0f4:	f8a4 305c 	strh.w	r3, [r4, #92]	@ 0x5c
 800b0f8:	e7f2      	b.n	800b0e0 <HAL_UART_Receive+0x80>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800b0fa:	6823      	ldr	r3, [r4, #0]
 800b0fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b0fe:	fa5f f388 	uxtb.w	r3, r8
 800b102:	4013      	ands	r3, r2
 800b104:	f805 3b01 	strb.w	r3, [r5], #1
    while(huart->RxXferCount > 0U)
 800b108:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 800b10c:	b29b      	uxth	r3, r3
 800b10e:	b1e3      	cbz	r3, 800b14a <HAL_UART_Receive+0xea>
      huart->RxXferCount--;
 800b110:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 800b114:	b292      	uxth	r2, r2
 800b116:	3a01      	subs	r2, #1
 800b118:	b292      	uxth	r2, r2
 800b11a:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800b11e:	9600      	str	r6, [sp, #0]
 800b120:	463b      	mov	r3, r7
 800b122:	2200      	movs	r2, #0
 800b124:	2120      	movs	r1, #32
 800b126:	4620      	mov	r0, r4
 800b128:	f7ff ff02 	bl	800af30 <UART_WaitOnFlagUntilTimeout>
 800b12c:	b9e0      	cbnz	r0, 800b168 <HAL_UART_Receive+0x108>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b12e:	68a3      	ldr	r3, [r4, #8]
 800b130:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b134:	d1e1      	bne.n	800b0fa <HAL_UART_Receive+0x9a>
 800b136:	6923      	ldr	r3, [r4, #16]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d1de      	bne.n	800b0fa <HAL_UART_Receive+0x9a>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800b13c:	6823      	ldr	r3, [r4, #0]
 800b13e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b140:	ea08 0303 	and.w	r3, r8, r3
 800b144:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2U;
 800b148:	e7de      	b.n	800b108 <HAL_UART_Receive+0xa8>
    huart->RxState = HAL_UART_STATE_READY;
 800b14a:	2320      	movs	r3, #32
 800b14c:	f884 306a 	strb.w	r3, [r4, #106]	@ 0x6a
    __HAL_UNLOCK(huart);
 800b150:	2000      	movs	r0, #0
 800b152:	f884 0068 	strb.w	r0, [r4, #104]	@ 0x68
    return HAL_OK;
 800b156:	e000      	b.n	800b15a <HAL_UART_Receive+0xfa>
    return HAL_BUSY;
 800b158:	2002      	movs	r0, #2
}
 800b15a:	b002      	add	sp, #8
 800b15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800b160:	2001      	movs	r0, #1
 800b162:	e7fa      	b.n	800b15a <HAL_UART_Receive+0xfa>
    __HAL_LOCK(huart);
 800b164:	2002      	movs	r0, #2
 800b166:	e7f8      	b.n	800b15a <HAL_UART_Receive+0xfa>
        return HAL_TIMEOUT;
 800b168:	2003      	movs	r0, #3
 800b16a:	e7f6      	b.n	800b15a <HAL_UART_Receive+0xfa>

0800b16c <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b16c:	b538      	push	{r3, r4, r5, lr}
 800b16e:	4604      	mov	r4, r0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b170:	6883      	ldr	r3, [r0, #8]
 800b172:	6902      	ldr	r2, [r0, #16]
 800b174:	4313      	orrs	r3, r2
 800b176:	6942      	ldr	r2, [r0, #20]
 800b178:	4313      	orrs	r3, r2
 800b17a:	69c2      	ldr	r2, [r0, #28]
 800b17c:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800b17e:	6801      	ldr	r1, [r0, #0]
 800b180:	6808      	ldr	r0, [r1, #0]
 800b182:	4a97      	ldr	r2, [pc, #604]	@ (800b3e0 <UART_SetConfig+0x274>)
 800b184:	4002      	ands	r2, r0
 800b186:	431a      	orrs	r2, r3
 800b188:	600a      	str	r2, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b18a:	6822      	ldr	r2, [r4, #0]
 800b18c:	6853      	ldr	r3, [r2, #4]
 800b18e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b192:	68e1      	ldr	r1, [r4, #12]
 800b194:	430b      	orrs	r3, r1
 800b196:	6053      	str	r3, [r2, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800b198:	69a3      	ldr	r3, [r4, #24]
 800b19a:	6a22      	ldr	r2, [r4, #32]
 800b19c:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800b19e:	6821      	ldr	r1, [r4, #0]
 800b1a0:	688b      	ldr	r3, [r1, #8]
 800b1a2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b1a6:	4313      	orrs	r3, r2
 800b1a8:	608b      	str	r3, [r1, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b1aa:	6823      	ldr	r3, [r4, #0]
 800b1ac:	4a8d      	ldr	r2, [pc, #564]	@ (800b3e4 <UART_SetConfig+0x278>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d019      	beq.n	800b1e6 <UART_SetConfig+0x7a>
 800b1b2:	4a8d      	ldr	r2, [pc, #564]	@ (800b3e8 <UART_SetConfig+0x27c>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d02a      	beq.n	800b20e <UART_SetConfig+0xa2>
 800b1b8:	4a8c      	ldr	r2, [pc, #560]	@ (800b3ec <UART_SetConfig+0x280>)
 800b1ba:	4293      	cmp	r3, r2
 800b1bc:	d040      	beq.n	800b240 <UART_SetConfig+0xd4>
 800b1be:	4a8c      	ldr	r2, [pc, #560]	@ (800b3f0 <UART_SetConfig+0x284>)
 800b1c0:	4293      	cmp	r3, r2
 800b1c2:	d065      	beq.n	800b290 <UART_SetConfig+0x124>
 800b1c4:	4a8b      	ldr	r2, [pc, #556]	@ (800b3f4 <UART_SetConfig+0x288>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d075      	beq.n	800b2b6 <UART_SetConfig+0x14a>
 800b1ca:	4a8b      	ldr	r2, [pc, #556]	@ (800b3f8 <UART_SetConfig+0x28c>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	f000 8088 	beq.w	800b2e2 <UART_SetConfig+0x176>
 800b1d2:	4a8a      	ldr	r2, [pc, #552]	@ (800b3fc <UART_SetConfig+0x290>)
 800b1d4:	4293      	cmp	r3, r2
 800b1d6:	f000 809a 	beq.w	800b30e <UART_SetConfig+0x1a2>
 800b1da:	4a89      	ldr	r2, [pc, #548]	@ (800b400 <UART_SetConfig+0x294>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	f000 80ac 	beq.w	800b33a <UART_SetConfig+0x1ce>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800b1e2:	2510      	movs	r5, #16
 800b1e4:	e03d      	b.n	800b262 <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b1e6:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 800b1ea:	f8d2 2090 	ldr.w	r2, [r2, #144]	@ 0x90
 800b1ee:	f002 0203 	and.w	r2, r2, #3
 800b1f2:	2a03      	cmp	r2, #3
 800b1f4:	d803      	bhi.n	800b1fe <UART_SetConfig+0x92>
 800b1f6:	e8df f002 	tbb	[pc, r2]
 800b1fa:	06b5      	.short	0x06b5
 800b1fc:	0804      	.short	0x0804
 800b1fe:	2510      	movs	r5, #16
 800b200:	e02f      	b.n	800b262 <UART_SetConfig+0xf6>
 800b202:	2502      	movs	r5, #2
 800b204:	e02d      	b.n	800b262 <UART_SetConfig+0xf6>
 800b206:	2504      	movs	r5, #4
 800b208:	e02b      	b.n	800b262 <UART_SetConfig+0xf6>
 800b20a:	2508      	movs	r5, #8
 800b20c:	e029      	b.n	800b262 <UART_SetConfig+0xf6>
 800b20e:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800b212:	f8d2 2090 	ldr.w	r2, [r2, #144]	@ 0x90
 800b216:	f002 020c 	and.w	r2, r2, #12
 800b21a:	2a0c      	cmp	r2, #12
 800b21c:	d808      	bhi.n	800b230 <UART_SetConfig+0xc4>
 800b21e:	e8df f002 	tbb	[pc, r2]
 800b222:	07a3      	.short	0x07a3
 800b224:	070b0707 	.word	0x070b0707
 800b228:	07090707 	.word	0x07090707
 800b22c:	0707      	.short	0x0707
 800b22e:	0d          	.byte	0x0d
 800b22f:	00          	.byte	0x00
 800b230:	2510      	movs	r5, #16
 800b232:	e016      	b.n	800b262 <UART_SetConfig+0xf6>
 800b234:	2502      	movs	r5, #2
 800b236:	e014      	b.n	800b262 <UART_SetConfig+0xf6>
 800b238:	2504      	movs	r5, #4
 800b23a:	e012      	b.n	800b262 <UART_SetConfig+0xf6>
 800b23c:	2508      	movs	r5, #8
 800b23e:	e010      	b.n	800b262 <UART_SetConfig+0xf6>
 800b240:	f502 32f8 	add.w	r2, r2, #126976	@ 0x1f000
 800b244:	f8d2 2090 	ldr.w	r2, [r2, #144]	@ 0x90
 800b248:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 800b24c:	2a20      	cmp	r2, #32
 800b24e:	f000 808d 	beq.w	800b36c <UART_SetConfig+0x200>
 800b252:	d819      	bhi.n	800b288 <UART_SetConfig+0x11c>
 800b254:	2a00      	cmp	r2, #0
 800b256:	f000 808b 	beq.w	800b370 <UART_SetConfig+0x204>
 800b25a:	2a10      	cmp	r2, #16
 800b25c:	f040 808a 	bne.w	800b374 <UART_SetConfig+0x208>
 800b260:	2504      	movs	r5, #4

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b262:	69e2      	ldr	r2, [r4, #28]
 800b264:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800b268:	f000 80b0 	beq.w	800b3cc <UART_SetConfig+0x260>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 800b26c:	2d08      	cmp	r5, #8
 800b26e:	f200 813d 	bhi.w	800b4ec <UART_SetConfig+0x380>
 800b272:	e8df f015 	tbh	[pc, r5, lsl #1]
 800b276:	0104      	.short	0x0104
 800b278:	011b010f 	.word	0x011b010f
 800b27c:	0125013b 	.word	0x0125013b
 800b280:	013b013b 	.word	0x013b013b
 800b284:	0131013b 	.word	0x0131013b
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b288:	2a30      	cmp	r2, #48	@ 0x30
 800b28a:	d175      	bne.n	800b378 <UART_SetConfig+0x20c>
 800b28c:	2508      	movs	r5, #8
 800b28e:	e7e8      	b.n	800b262 <UART_SetConfig+0xf6>
 800b290:	f502 32f6 	add.w	r2, r2, #125952	@ 0x1ec00
 800b294:	f8d2 2090 	ldr.w	r2, [r2, #144]	@ 0x90
 800b298:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
 800b29c:	2a80      	cmp	r2, #128	@ 0x80
 800b29e:	d06d      	beq.n	800b37c <UART_SetConfig+0x210>
 800b2a0:	d805      	bhi.n	800b2ae <UART_SetConfig+0x142>
 800b2a2:	2a00      	cmp	r2, #0
 800b2a4:	d06c      	beq.n	800b380 <UART_SetConfig+0x214>
 800b2a6:	2a40      	cmp	r2, #64	@ 0x40
 800b2a8:	d16c      	bne.n	800b384 <UART_SetConfig+0x218>
 800b2aa:	2504      	movs	r5, #4
 800b2ac:	e7d9      	b.n	800b262 <UART_SetConfig+0xf6>
 800b2ae:	2ac0      	cmp	r2, #192	@ 0xc0
 800b2b0:	d16a      	bne.n	800b388 <UART_SetConfig+0x21c>
 800b2b2:	2508      	movs	r5, #8
 800b2b4:	e7d5      	b.n	800b262 <UART_SetConfig+0xf6>
 800b2b6:	f502 32f4 	add.w	r2, r2, #124928	@ 0x1e800
 800b2ba:	f8d2 2090 	ldr.w	r2, [r2, #144]	@ 0x90
 800b2be:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 800b2c2:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 800b2c6:	d061      	beq.n	800b38c <UART_SetConfig+0x220>
 800b2c8:	d806      	bhi.n	800b2d8 <UART_SetConfig+0x16c>
 800b2ca:	2a00      	cmp	r2, #0
 800b2cc:	d060      	beq.n	800b390 <UART_SetConfig+0x224>
 800b2ce:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 800b2d2:	d15f      	bne.n	800b394 <UART_SetConfig+0x228>
 800b2d4:	2504      	movs	r5, #4
 800b2d6:	e7c4      	b.n	800b262 <UART_SetConfig+0xf6>
 800b2d8:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 800b2dc:	d15c      	bne.n	800b398 <UART_SetConfig+0x22c>
 800b2de:	2508      	movs	r5, #8
 800b2e0:	e7bf      	b.n	800b262 <UART_SetConfig+0xf6>
 800b2e2:	f502 3292 	add.w	r2, r2, #74752	@ 0x12400
 800b2e6:	f8d2 2090 	ldr.w	r2, [r2, #144]	@ 0x90
 800b2ea:	f402 6240 	and.w	r2, r2, #3072	@ 0xc00
 800b2ee:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 800b2f2:	d053      	beq.n	800b39c <UART_SetConfig+0x230>
 800b2f4:	d806      	bhi.n	800b304 <UART_SetConfig+0x198>
 800b2f6:	2a00      	cmp	r2, #0
 800b2f8:	d052      	beq.n	800b3a0 <UART_SetConfig+0x234>
 800b2fa:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800b2fe:	d151      	bne.n	800b3a4 <UART_SetConfig+0x238>
 800b300:	2504      	movs	r5, #4
 800b302:	e7ae      	b.n	800b262 <UART_SetConfig+0xf6>
 800b304:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 800b308:	d14e      	bne.n	800b3a8 <UART_SetConfig+0x23c>
 800b30a:	2508      	movs	r5, #8
 800b30c:	e7a9      	b.n	800b262 <UART_SetConfig+0xf6>
 800b30e:	f502 32e0 	add.w	r2, r2, #114688	@ 0x1c000
 800b312:	f8d2 2090 	ldr.w	r2, [r2, #144]	@ 0x90
 800b316:	f402 5240 	and.w	r2, r2, #12288	@ 0x3000
 800b31a:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 800b31e:	d045      	beq.n	800b3ac <UART_SetConfig+0x240>
 800b320:	d806      	bhi.n	800b330 <UART_SetConfig+0x1c4>
 800b322:	2a00      	cmp	r2, #0
 800b324:	d044      	beq.n	800b3b0 <UART_SetConfig+0x244>
 800b326:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 800b32a:	d143      	bne.n	800b3b4 <UART_SetConfig+0x248>
 800b32c:	2504      	movs	r5, #4
 800b32e:	e798      	b.n	800b262 <UART_SetConfig+0xf6>
 800b330:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 800b334:	d140      	bne.n	800b3b8 <UART_SetConfig+0x24c>
 800b336:	2508      	movs	r5, #8
 800b338:	e793      	b.n	800b262 <UART_SetConfig+0xf6>
 800b33a:	f502 32de 	add.w	r2, r2, #113664	@ 0x1bc00
 800b33e:	f8d2 2090 	ldr.w	r2, [r2, #144]	@ 0x90
 800b342:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 800b346:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800b34a:	d037      	beq.n	800b3bc <UART_SetConfig+0x250>
 800b34c:	d805      	bhi.n	800b35a <UART_SetConfig+0x1ee>
 800b34e:	b3ba      	cbz	r2, 800b3c0 <UART_SetConfig+0x254>
 800b350:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 800b354:	d136      	bne.n	800b3c4 <UART_SetConfig+0x258>
 800b356:	2504      	movs	r5, #4
 800b358:	e783      	b.n	800b262 <UART_SetConfig+0xf6>
 800b35a:	f5b2 4f40 	cmp.w	r2, #49152	@ 0xc000
 800b35e:	d133      	bne.n	800b3c8 <UART_SetConfig+0x25c>
 800b360:	2508      	movs	r5, #8
 800b362:	e77e      	b.n	800b262 <UART_SetConfig+0xf6>
 800b364:	2501      	movs	r5, #1
 800b366:	e77c      	b.n	800b262 <UART_SetConfig+0xf6>
 800b368:	2500      	movs	r5, #0
 800b36a:	e77a      	b.n	800b262 <UART_SetConfig+0xf6>
 800b36c:	2502      	movs	r5, #2
 800b36e:	e778      	b.n	800b262 <UART_SetConfig+0xf6>
 800b370:	2500      	movs	r5, #0
 800b372:	e776      	b.n	800b262 <UART_SetConfig+0xf6>
 800b374:	2510      	movs	r5, #16
 800b376:	e774      	b.n	800b262 <UART_SetConfig+0xf6>
 800b378:	2510      	movs	r5, #16
 800b37a:	e772      	b.n	800b262 <UART_SetConfig+0xf6>
 800b37c:	2502      	movs	r5, #2
 800b37e:	e770      	b.n	800b262 <UART_SetConfig+0xf6>
 800b380:	2500      	movs	r5, #0
 800b382:	e76e      	b.n	800b262 <UART_SetConfig+0xf6>
 800b384:	2510      	movs	r5, #16
 800b386:	e76c      	b.n	800b262 <UART_SetConfig+0xf6>
 800b388:	2510      	movs	r5, #16
 800b38a:	e76a      	b.n	800b262 <UART_SetConfig+0xf6>
 800b38c:	2502      	movs	r5, #2
 800b38e:	e768      	b.n	800b262 <UART_SetConfig+0xf6>
 800b390:	2500      	movs	r5, #0
 800b392:	e766      	b.n	800b262 <UART_SetConfig+0xf6>
 800b394:	2510      	movs	r5, #16
 800b396:	e764      	b.n	800b262 <UART_SetConfig+0xf6>
 800b398:	2510      	movs	r5, #16
 800b39a:	e762      	b.n	800b262 <UART_SetConfig+0xf6>
 800b39c:	2502      	movs	r5, #2
 800b39e:	e760      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3a0:	2501      	movs	r5, #1
 800b3a2:	e75e      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3a4:	2510      	movs	r5, #16
 800b3a6:	e75c      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3a8:	2510      	movs	r5, #16
 800b3aa:	e75a      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3ac:	2502      	movs	r5, #2
 800b3ae:	e758      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3b0:	2500      	movs	r5, #0
 800b3b2:	e756      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3b4:	2510      	movs	r5, #16
 800b3b6:	e754      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3b8:	2510      	movs	r5, #16
 800b3ba:	e752      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3bc:	2502      	movs	r5, #2
 800b3be:	e750      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3c0:	2500      	movs	r5, #0
 800b3c2:	e74e      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3c4:	2510      	movs	r5, #16
 800b3c6:	e74c      	b.n	800b262 <UART_SetConfig+0xf6>
 800b3c8:	2510      	movs	r5, #16
 800b3ca:	e74a      	b.n	800b262 <UART_SetConfig+0xf6>
    switch (clocksource)
 800b3cc:	2d08      	cmp	r5, #8
 800b3ce:	d84b      	bhi.n	800b468 <UART_SetConfig+0x2fc>
 800b3d0:	e8df f005 	tbb	[pc, r5]
 800b3d4:	4a2d2218 	.word	0x4a2d2218
 800b3d8:	4a4a4a36 	.word	0x4a4a4a36
 800b3dc:	41          	.byte	0x41
 800b3dd:	00          	.byte	0x00
 800b3de:	bf00      	nop
 800b3e0:	efff69f3 	.word	0xefff69f3
 800b3e4:	40011000 	.word	0x40011000
 800b3e8:	40004400 	.word	0x40004400
 800b3ec:	40004800 	.word	0x40004800
 800b3f0:	40004c00 	.word	0x40004c00
 800b3f4:	40005000 	.word	0x40005000
 800b3f8:	40011400 	.word	0x40011400
 800b3fc:	40007800 	.word	0x40007800
 800b400:	40007c00 	.word	0x40007c00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800b404:	f7fe feca 	bl	800a19c <HAL_RCC_GetPCLK1Freq>
 800b408:	6862      	ldr	r2, [r4, #4]
 800b40a:	0853      	lsrs	r3, r2, #1
 800b40c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800b410:	fbb3 f3f2 	udiv	r3, r3, r2
 800b414:	b29b      	uxth	r3, r3
      break;
 800b416:	e029      	b.n	800b46c <UART_SetConfig+0x300>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800b418:	f7fe fed0 	bl	800a1bc <HAL_RCC_GetPCLK2Freq>
 800b41c:	6862      	ldr	r2, [r4, #4]
 800b41e:	0853      	lsrs	r3, r2, #1
 800b420:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800b424:	fbb3 f3f2 	udiv	r3, r3, r2
 800b428:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800b42a:	2500      	movs	r5, #0
      break;
 800b42c:	e01e      	b.n	800b46c <UART_SetConfig+0x300>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800b42e:	6862      	ldr	r2, [r4, #4]
 800b430:	4b2f      	ldr	r3, [pc, #188]	@ (800b4f0 <UART_SetConfig+0x384>)
 800b432:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800b436:	fbb3 f3f2 	udiv	r3, r3, r2
 800b43a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800b43c:	2500      	movs	r5, #0
      break;
 800b43e:	e015      	b.n	800b46c <UART_SetConfig+0x300>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800b440:	f7fe fda0 	bl	8009f84 <HAL_RCC_GetSysClockFreq>
 800b444:	6862      	ldr	r2, [r4, #4]
 800b446:	0853      	lsrs	r3, r2, #1
 800b448:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800b44c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b450:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800b452:	2500      	movs	r5, #0
      break;
 800b454:	e00a      	b.n	800b46c <UART_SetConfig+0x300>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800b456:	6862      	ldr	r2, [r4, #4]
 800b458:	0853      	lsrs	r3, r2, #1
 800b45a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800b45e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b462:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800b464:	2500      	movs	r5, #0
      break;
 800b466:	e001      	b.n	800b46c <UART_SetConfig+0x300>
    switch (clocksource)
 800b468:	2501      	movs	r5, #1
 800b46a:	2300      	movs	r3, #0
    brrtemp = usartdiv & 0xFFF0U;
 800b46c:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b470:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800b474:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 800b476:	6822      	ldr	r2, [r4, #0]
 800b478:	60d3      	str	r3, [r2, #12]
    }
  }

  return ret;

}
 800b47a:	4628      	mov	r0, r5
 800b47c:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800b47e:	f7fe fe8d 	bl	800a19c <HAL_RCC_GetPCLK1Freq>
 800b482:	6862      	ldr	r2, [r4, #4]
 800b484:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800b488:	fbb3 f3f2 	udiv	r3, r3, r2
 800b48c:	6822      	ldr	r2, [r4, #0]
 800b48e:	b29b      	uxth	r3, r3
 800b490:	60d3      	str	r3, [r2, #12]
      break;
 800b492:	e7f2      	b.n	800b47a <UART_SetConfig+0x30e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800b494:	f7fe fe92 	bl	800a1bc <HAL_RCC_GetPCLK2Freq>
 800b498:	6862      	ldr	r2, [r4, #4]
 800b49a:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800b49e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4a2:	6822      	ldr	r2, [r4, #0]
 800b4a4:	b29b      	uxth	r3, r3
 800b4a6:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800b4a8:	2500      	movs	r5, #0
      break;
 800b4aa:	e7e6      	b.n	800b47a <UART_SetConfig+0x30e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800b4ac:	6861      	ldr	r1, [r4, #4]
 800b4ae:	4a11      	ldr	r2, [pc, #68]	@ (800b4f4 <UART_SetConfig+0x388>)
 800b4b0:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 800b4b4:	fbb2 f2f1 	udiv	r2, r2, r1
 800b4b8:	b292      	uxth	r2, r2
 800b4ba:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800b4bc:	2500      	movs	r5, #0
      break;
 800b4be:	e7dc      	b.n	800b47a <UART_SetConfig+0x30e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800b4c0:	f7fe fd60 	bl	8009f84 <HAL_RCC_GetSysClockFreq>
 800b4c4:	6862      	ldr	r2, [r4, #4]
 800b4c6:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800b4ca:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4ce:	6822      	ldr	r2, [r4, #0]
 800b4d0:	b29b      	uxth	r3, r3
 800b4d2:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800b4d4:	2500      	movs	r5, #0
      break;
 800b4d6:	e7d0      	b.n	800b47a <UART_SetConfig+0x30e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800b4d8:	6861      	ldr	r1, [r4, #4]
 800b4da:	084a      	lsrs	r2, r1, #1
 800b4dc:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800b4e0:	fbb2 f2f1 	udiv	r2, r2, r1
 800b4e4:	b292      	uxth	r2, r2
 800b4e6:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800b4e8:	2500      	movs	r5, #0
      break;
 800b4ea:	e7c6      	b.n	800b47a <UART_SetConfig+0x30e>
    switch (clocksource)
 800b4ec:	2501      	movs	r5, #1
 800b4ee:	e7c4      	b.n	800b47a <UART_SetConfig+0x30e>
 800b4f0:	01e84800 	.word	0x01e84800
 800b4f4:	00f42400 	.word	0x00f42400

0800b4f8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b4f8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b4fa:	f013 0f01 	tst.w	r3, #1
 800b4fe:	d006      	beq.n	800b50e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b500:	6802      	ldr	r2, [r0, #0]
 800b502:	6853      	ldr	r3, [r2, #4]
 800b504:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b508:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800b50a:	430b      	orrs	r3, r1
 800b50c:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b50e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b510:	f013 0f02 	tst.w	r3, #2
 800b514:	d006      	beq.n	800b524 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b516:	6802      	ldr	r2, [r0, #0]
 800b518:	6853      	ldr	r3, [r2, #4]
 800b51a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b51e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800b520:	430b      	orrs	r3, r1
 800b522:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b524:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b526:	f013 0f04 	tst.w	r3, #4
 800b52a:	d006      	beq.n	800b53a <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b52c:	6802      	ldr	r2, [r0, #0]
 800b52e:	6853      	ldr	r3, [r2, #4]
 800b530:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b534:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 800b536:	430b      	orrs	r3, r1
 800b538:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b53a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b53c:	f013 0f08 	tst.w	r3, #8
 800b540:	d006      	beq.n	800b550 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b542:	6802      	ldr	r2, [r0, #0]
 800b544:	6853      	ldr	r3, [r2, #4]
 800b546:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b54a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800b54c:	430b      	orrs	r3, r1
 800b54e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b550:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b552:	f013 0f10 	tst.w	r3, #16
 800b556:	d006      	beq.n	800b566 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b558:	6802      	ldr	r2, [r0, #0]
 800b55a:	6893      	ldr	r3, [r2, #8]
 800b55c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b560:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800b562:	430b      	orrs	r3, r1
 800b564:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b566:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b568:	f013 0f20 	tst.w	r3, #32
 800b56c:	d006      	beq.n	800b57c <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b56e:	6802      	ldr	r2, [r0, #0]
 800b570:	6893      	ldr	r3, [r2, #8]
 800b572:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b576:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800b578:	430b      	orrs	r3, r1
 800b57a:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b57c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b57e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800b582:	d00a      	beq.n	800b59a <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b584:	6802      	ldr	r2, [r0, #0]
 800b586:	6853      	ldr	r3, [r2, #4]
 800b588:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b58c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800b58e:	430b      	orrs	r3, r1
 800b590:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b592:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800b594:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b598:	d00b      	beq.n	800b5b2 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b59a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b59c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b5a0:	d006      	beq.n	800b5b0 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b5a2:	6802      	ldr	r2, [r0, #0]
 800b5a4:	6853      	ldr	r3, [r2, #4]
 800b5a6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800b5aa:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800b5ac:	430b      	orrs	r3, r1
 800b5ae:	6053      	str	r3, [r2, #4]
  }
}
 800b5b0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b5b2:	6802      	ldr	r2, [r0, #0]
 800b5b4:	6853      	ldr	r3, [r2, #4]
 800b5b6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800b5ba:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800b5bc:	430b      	orrs	r3, r1
 800b5be:	6053      	str	r3, [r2, #4]
 800b5c0:	e7eb      	b.n	800b59a <UART_AdvFeatureConfig+0xa2>

0800b5c2 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b5c2:	b510      	push	{r4, lr}
 800b5c4:	b082      	sub	sp, #8
 800b5c6:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800b5cc:	f7fd f98e 	bl	80088ec <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b5d0:	6823      	ldr	r3, [r4, #0]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f013 0f08 	tst.w	r3, #8
 800b5d8:	d109      	bne.n	800b5ee <UART_CheckIdleState+0x2c>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800b5da:	2320      	movs	r3, #32
 800b5dc:	f884 3069 	strb.w	r3, [r4, #105]	@ 0x69
  huart->RxState= HAL_UART_STATE_READY;
 800b5e0:	f884 306a 	strb.w	r3, [r4, #106]	@ 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b5e4:	2000      	movs	r0, #0
 800b5e6:	f884 0068 	strb.w	r0, [r4, #104]	@ 0x68

  return HAL_OK;
}
 800b5ea:	b002      	add	sp, #8
 800b5ec:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5f2:	9300      	str	r3, [sp, #0]
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b5fc:	4620      	mov	r0, r4
 800b5fe:	f7ff fc97 	bl	800af30 <UART_WaitOnFlagUntilTimeout>
 800b602:	2800      	cmp	r0, #0
 800b604:	d0e9      	beq.n	800b5da <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 800b606:	2003      	movs	r0, #3
 800b608:	e7ef      	b.n	800b5ea <UART_CheckIdleState+0x28>

0800b60a <HAL_UART_Init>:
  if(huart == NULL)
 800b60a:	b378      	cbz	r0, 800b66c <HAL_UART_Init+0x62>
{
 800b60c:	b510      	push	{r4, lr}
 800b60e:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 800b610:	f890 3069 	ldrb.w	r3, [r0, #105]	@ 0x69
 800b614:	b30b      	cbz	r3, 800b65a <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800b616:	2324      	movs	r3, #36	@ 0x24
 800b618:	f884 3069 	strb.w	r3, [r4, #105]	@ 0x69
  __HAL_UART_DISABLE(huart);
 800b61c:	6822      	ldr	r2, [r4, #0]
 800b61e:	6813      	ldr	r3, [r2, #0]
 800b620:	f023 0301 	bic.w	r3, r3, #1
 800b624:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b626:	4620      	mov	r0, r4
 800b628:	f7ff fda0 	bl	800b16c <UART_SetConfig>
 800b62c:	2801      	cmp	r0, #1
 800b62e:	d013      	beq.n	800b658 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b630:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b632:	b9bb      	cbnz	r3, 800b664 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b634:	6822      	ldr	r2, [r4, #0]
 800b636:	6853      	ldr	r3, [r2, #4]
 800b638:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800b63c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b63e:	6822      	ldr	r2, [r4, #0]
 800b640:	6893      	ldr	r3, [r2, #8]
 800b642:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800b646:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800b648:	6822      	ldr	r2, [r4, #0]
 800b64a:	6813      	ldr	r3, [r2, #0]
 800b64c:	f043 0301 	orr.w	r3, r3, #1
 800b650:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800b652:	4620      	mov	r0, r4
 800b654:	f7ff ffb5 	bl	800b5c2 <UART_CheckIdleState>
}
 800b658:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800b65a:	f880 3068 	strb.w	r3, [r0, #104]	@ 0x68
    HAL_UART_MspInit(huart);
 800b65e:	f003 ffa3 	bl	800f5a8 <HAL_UART_MspInit>
 800b662:	e7d8      	b.n	800b616 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800b664:	4620      	mov	r0, r4
 800b666:	f7ff ff47 	bl	800b4f8 <UART_AdvFeatureConfig>
 800b66a:	e7e3      	b.n	800b634 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 800b66c:	2001      	movs	r0, #1
}
 800b66e:	4770      	bx	lr

0800b670 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800b670:	b430      	push	{r4, r5}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800b672:	680b      	ldr	r3, [r1, #0]
 800b674:	2b01      	cmp	r3, #1
 800b676:	d018      	beq.n	800b6aa <FMC_SDRAM_Init+0x3a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b678:	6803      	ldr	r3, [r0, #0]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b67a:	4a19      	ldr	r2, [pc, #100]	@ (800b6e0 <FMC_SDRAM_Init+0x70>)
 800b67c:	401a      	ands	r2, r3
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b67e:	684b      	ldr	r3, [r1, #4]
                        Init->RowBitsNumber      |\
 800b680:	688c      	ldr	r4, [r1, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b682:	4323      	orrs	r3, r4
                        Init->MemoryDataWidth    |\
 800b684:	68cc      	ldr	r4, [r1, #12]
                        Init->RowBitsNumber      |\
 800b686:	4323      	orrs	r3, r4
                        Init->InternalBankNumber |\
 800b688:	690c      	ldr	r4, [r1, #16]
                        Init->MemoryDataWidth    |\
 800b68a:	4323      	orrs	r3, r4
                        Init->CASLatency         |\
 800b68c:	694c      	ldr	r4, [r1, #20]
                        Init->InternalBankNumber |\
 800b68e:	4323      	orrs	r3, r4
                        Init->WriteProtection    |\
 800b690:	698c      	ldr	r4, [r1, #24]
                        Init->CASLatency         |\
 800b692:	4323      	orrs	r3, r4
                        Init->SDClockPeriod      |\
 800b694:	69cc      	ldr	r4, [r1, #28]
                        Init->WriteProtection    |\
 800b696:	4323      	orrs	r3, r4
                        Init->ReadBurst          |\
 800b698:	6a0c      	ldr	r4, [r1, #32]
                        Init->SDClockPeriod      |\
 800b69a:	4323      	orrs	r3, r4
                        Init->ReadPipeDelay
 800b69c:	6a49      	ldr	r1, [r1, #36]	@ 0x24
                        Init->ReadBurst          |\
 800b69e:	430b      	orrs	r3, r1
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b6a0:	4313      	orrs	r3, r2
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b6a2:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 800b6a4:	2000      	movs	r0, #0
 800b6a6:	bc30      	pop	{r4, r5}
 800b6a8:	4770      	bx	lr
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b6aa:	6804      	ldr	r4, [r0, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800b6ac:	f424 44f8 	bic.w	r4, r4, #31744	@ 0x7c00
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b6b0:	69cb      	ldr	r3, [r1, #28]
                        Init->ReadBurst          |\
 800b6b2:	6a0a      	ldr	r2, [r1, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b6b4:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800b6b6:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
                        Init->ReadBurst          |\
 800b6b8:	431a      	orrs	r2, r3
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b6ba:	4322      	orrs	r2, r4
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800b6bc:	6843      	ldr	r3, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b6be:	4c08      	ldr	r4, [pc, #32]	@ (800b6e0 <FMC_SDRAM_Init+0x70>)
 800b6c0:	401c      	ands	r4, r3
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b6c2:	684b      	ldr	r3, [r1, #4]
 800b6c4:	688d      	ldr	r5, [r1, #8]
 800b6c6:	432b      	orrs	r3, r5
                       Init->RowBitsNumber       |\
 800b6c8:	68cd      	ldr	r5, [r1, #12]
 800b6ca:	432b      	orrs	r3, r5
                       Init->MemoryDataWidth     |\
 800b6cc:	690d      	ldr	r5, [r1, #16]
 800b6ce:	432b      	orrs	r3, r5
                       Init->InternalBankNumber  |\
 800b6d0:	694d      	ldr	r5, [r1, #20]
 800b6d2:	432b      	orrs	r3, r5
                       Init->WriteProtection);
 800b6d4:	6989      	ldr	r1, [r1, #24]
                       Init->CASLatency          |\
 800b6d6:	430b      	orrs	r3, r1
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b6d8:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b6da:	6002      	str	r2, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800b6dc:	6043      	str	r3, [r0, #4]
 800b6de:	e7e1      	b.n	800b6a4 <FMC_SDRAM_Init+0x34>
 800b6e0:	ffff8000 	.word	0xffff8000

0800b6e4 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b6e4:	b510      	push	{r4, lr}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800b6e6:	2a01      	cmp	r2, #1
 800b6e8:	d025      	beq.n	800b736 <FMC_SDRAM_Timing_Init+0x52>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800b6ea:	6882      	ldr	r2, [r0, #8]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800b6ec:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b6f0:	680b      	ldr	r3, [r1, #0]
 800b6f2:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800b6f4:	684c      	ldr	r4, [r1, #4]
 800b6f6:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b6fa:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800b6fe:	688c      	ldr	r4, [r1, #8]
 800b700:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800b704:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800b708:	68cc      	ldr	r4, [r1, #12]
 800b70a:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800b70e:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800b712:	690c      	ldr	r4, [r1, #16]
 800b714:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800b718:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
                       (((Timing->RPDelay)-1) << 20)             |\
 800b71c:	694c      	ldr	r4, [r1, #20]
 800b71e:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800b722:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
                       (((Timing->RCDDelay)-1) << 24));
 800b726:	6989      	ldr	r1, [r1, #24]
 800b728:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b72a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800b72e:	4313      	orrs	r3, r2
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b730:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 800b732:	2000      	movs	r0, #0
 800b734:	bd10      	pop	{r4, pc}
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800b736:	6883      	ldr	r3, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800b738:	4c13      	ldr	r4, [pc, #76]	@ (800b788 <FMC_SDRAM_Timing_Init+0xa4>)
 800b73a:	401c      	ands	r4, r3
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b73c:	68cb      	ldr	r3, [r1, #12]
 800b73e:	f103 3cff 	add.w	ip, r3, #4294967295	@ 0xffffffff
                        (((Timing->RPDelay)-1) << 20)); 
 800b742:	694b      	ldr	r3, [r1, #20]
 800b744:	1e5a      	subs	r2, r3, #1
 800b746:	0512      	lsls	r2, r2, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b748:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
 800b74c:	4322      	orrs	r2, r4
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800b74e:	68c3      	ldr	r3, [r0, #12]
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800b750:	f003 4c70 	and.w	ip, r3, #4026531840	@ 0xf0000000
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b754:	680b      	ldr	r3, [r1, #0]
 800b756:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800b758:	684c      	ldr	r4, [r1, #4]
 800b75a:	f104 3eff 	add.w	lr, r4, #4294967295	@ 0xffffffff
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b75e:	ea43 130e 	orr.w	r3, r3, lr, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800b762:	688c      	ldr	r4, [r1, #8]
 800b764:	f104 3eff 	add.w	lr, r4, #4294967295	@ 0xffffffff
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800b768:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 800b76c:	690c      	ldr	r4, [r1, #16]
 800b76e:	f104 3eff 	add.w	lr, r4, #4294967295	@ 0xffffffff
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800b772:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
                       (((Timing->RCDDelay)-1) << 24));   
 800b776:	6989      	ldr	r1, [r1, #24]
 800b778:	3901      	subs	r1, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b77a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800b77e:	ea43 030c 	orr.w	r3, r3, ip
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b782:	6082      	str	r2, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800b784:	60c3      	str	r3, [r0, #12]
 800b786:	e7d4      	b.n	800b732 <FMC_SDRAM_Timing_Init+0x4e>
 800b788:	ff0f0fff 	.word	0xff0f0fff

0800b78c <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b78c:	b410      	push	{r4}
 800b78e:	b083      	sub	sp, #12
 800b790:	4602      	mov	r2, r0
  __IO uint32_t tmpr = 0;
 800b792:	2000      	movs	r0, #0
 800b794:	9001      	str	r0, [sp, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b796:	680b      	ldr	r3, [r1, #0]
 800b798:	684c      	ldr	r4, [r1, #4]
 800b79a:	4323      	orrs	r3, r4
                    (Command->CommandTarget)                |\
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800b79c:	688c      	ldr	r4, [r1, #8]
 800b79e:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
                    (Command->CommandTarget)                |\
 800b7a2:	ea43 134c 	orr.w	r3, r3, ip, lsl #5
                    ((Command->ModeRegisterDefinition) << 9)
 800b7a6:	68c9      	ldr	r1, [r1, #12]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b7a8:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 800b7ac:	9301      	str	r3, [sp, #4]
                    );
    
  Device->SDCMR = tmpr;
 800b7ae:	9b01      	ldr	r3, [sp, #4]
 800b7b0:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
}
 800b7b2:	b003      	add	sp, #12
 800b7b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7b8:	4770      	bx	lr

0800b7ba <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800b7ba:	6943      	ldr	r3, [r0, #20]
 800b7bc:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 800b7c0:	6143      	str	r3, [r0, #20]
  
  return HAL_OK;   
}
 800b7c2:	2000      	movs	r0, #0
 800b7c4:	4770      	bx	lr
	...

0800b7c8 <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv>:
}

uint8_t JPEGDecoder::pjpeg_callback(uint8_t *pBuf, uint8_t buf_size,
                                    uint8_t *pBytes_actually_read,
                                    void *pCallback_data) {
  JPEGDecoder *thisPtr = JpegDec.thisPtr;
 800b7c8:	4b0f      	ldr	r3, [pc, #60]	@ (800b808 <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv+0x40>)
 800b7ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
                                    void *pCallback_data) {
 800b7cc:	b530      	push	{r4, r5, lr}
uint8_t JPEGDecoder::pjpeg_need_bytes_callback(uint8_t *pBuf, uint8_t buf_size,
                                               uint8_t *pBytes_actually_read,
                                               void *pCallback_data) {
  uint n;

  n = jpg_min(g_nInFileSize - g_nInFileOfs, buf_size);
 800b7ce:	e9d3 450f 	ldrd	r4, r5, [r3, #60]	@ 0x3c
 800b7d2:	1b64      	subs	r4, r4, r5
 800b7d4:	42a1      	cmp	r1, r4
 800b7d6:	bf28      	it	cs
 800b7d8:	4621      	movcs	r1, r4

  if (jpg_source == JPEG_ARRAY) {
 800b7da:	f893 4059 	ldrb.w	r4, [r3, #89]	@ 0x59
 800b7de:	b96c      	cbnz	r4, 800b7fc <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv+0x34>
    for (int i = 0; i < n; i++) {
 800b7e0:	b161      	cbz	r1, 800b7fc <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv+0x34>
 800b7e2:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800b7e6:	4408      	add	r0, r1
 800b7e8:	f100 3eff 	add.w	lr, r0, #4294967295	@ 0xffffffff
      pBuf[i] = *jpg_data++;
 800b7ec:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 800b7ee:	1c44      	adds	r4, r0, #1
 800b7f0:	65dc      	str	r4, [r3, #92]	@ 0x5c
 800b7f2:	7800      	ldrb	r0, [r0, #0]
 800b7f4:	f80c 0f01 	strb.w	r0, [ip, #1]!
    for (int i = 0; i < n; i++) {
 800b7f8:	45f4      	cmp	ip, lr
 800b7fa:	d1f7      	bne.n	800b7ec <_ZN11JPEGDecoder14pjpeg_callbackEPhhS0_Pv+0x24>
#if defined(LOAD_SD_LIBRARY) || defined(LOAD_SDFAT_LIBRARY)
  if (jpg_source == JPEG_SD_FILE)
    g_pInFileSd.read(pBuf, n);
#endif

  *pBytes_actually_read = (uint8_t)(n);
 800b7fc:	7011      	strb	r1, [r2, #0]
}
 800b7fe:	2000      	movs	r0, #0
  g_nInFileOfs += n;
 800b800:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b802:	440a      	add	r2, r1
 800b804:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800b806:	bd30      	pop	{r4, r5, pc}
 800b808:	20008d48 	.word	0x20008d48

0800b80c <_ZN11JPEGDecoder4readEv>:

int JPEGDecoder::read(void) {
  int y, x;
  uint16_t *pDst_row;

  if (is_available == 0 || mcu_y >= image_info.m_MCUSPerCol) {
 800b80c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
int JPEGDecoder::read(void) {
 800b80e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b812:	4604      	mov	r4, r0
 800b814:	b095      	sub	sp, #84	@ 0x54
    abort();
    return 0;
  }

  pDst_row = pImage;
 800b816:	6e00      	ldr	r0, [r0, #96]	@ 0x60
  if (is_available == 0 || mcu_y >= image_info.m_MCUSPerCol) {
 800b818:	2b00      	cmp	r3, #0
 800b81a:	f000 8142 	beq.w	800baa2 <_ZN11JPEGDecoder4readEv+0x296>
 800b81e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800b820:	6963      	ldr	r3, [r4, #20]
 800b822:	429d      	cmp	r5, r3
 800b824:	f280 813d 	bge.w	800baa2 <_ZN11JPEGDecoder4readEv+0x296>
  for (y = 0; y < image_info.m_MCUHeight; y += 8) {
 800b828:	6a23      	ldr	r3, [r4, #32]
      }
    }
    pDst_row += (row_pitch * 8);
  }

  MCUx = mcu_x;
 800b82a:	6b66      	ldr	r6, [r4, #52]	@ 0x34
  for (y = 0; y < image_info.m_MCUHeight; y += 8) {
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	f340 8122 	ble.w	800ba76 <_ZN11JPEGDecoder4readEv+0x26a>
    for (x = 0; x < image_info.m_MCUWidth; x += 8) {
 800b832:	69e2      	ldr	r2, [r4, #28]
        jpg_min(8, image_info.m_height - (mcu_y * image_info.m_MCUHeight + y));
 800b834:	fb03 f705 	mul.w	r7, r3, r5
    pDst_row += (row_pitch * 8);
 800b838:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b83a:	2a00      	cmp	r2, #0
        jpg_min(8, image_info.m_height - (mcu_y * image_info.m_MCUHeight + y));
 800b83c:	f8d4 e008 	ldr.w	lr, [r4, #8]
    pDst_row += (row_pitch * 8);
 800b840:	ea4f 1c01 	mov.w	ip, r1, lsl #4
 800b844:	f340 8117 	ble.w	800ba76 <_ZN11JPEGDecoder4readEv+0x26a>
 800b848:	3b01      	subs	r3, #1
 800b84a:	ebae 0707 	sub.w	r7, lr, r7
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800b84e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b850:	08db      	lsrs	r3, r3, #3
 800b852:	9702      	str	r7, [sp, #8]
 800b854:	f8df 9368 	ldr.w	r9, [pc, #872]	@ 800bbc0 <_ZN11JPEGDecoder4readEv+0x3b4>
          pDst_block += row_pitch;
 800b858:	004f      	lsls	r7, r1, #1
 800b85a:	3301      	adds	r3, #1
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800b85c:	9511      	str	r5, [sp, #68]	@ 0x44
 800b85e:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
 800b862:	ea4f 1e03 	mov.w	lr, r3, lsl #4
 800b866:	1e53      	subs	r3, r2, #1
 800b868:	9612      	str	r6, [sp, #72]	@ 0x48
 800b86a:	08db      	lsrs	r3, r3, #3
 800b86c:	f8cd e03c 	str.w	lr, [sp, #60]	@ 0x3c
 800b870:	3301      	adds	r3, #1
 800b872:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b876:	6863      	ldr	r3, [r4, #4]
 800b878:	fb06 3312 	mls	r3, r6, r2, r3
          pDst_block += row_pitch;
 800b87c:	2200      	movs	r2, #0
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800b87e:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 800b882:	930d      	str	r3, [sp, #52]	@ 0x34
      const uint8_t *pSrcR = image_info.m_pMCUBufR + src_ofs;
 800b884:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b886:	930a      	str	r3, [sp, #40]	@ 0x28
      const uint8_t *pSrcG = image_info.m_pMCUBufG + src_ofs;
 800b888:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b88a:	930b      	str	r3, [sp, #44]	@ 0x2c
      const uint8_t *pSrcB = image_info.m_pMCUBufB + src_ofs;
 800b88c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b88e:	930c      	str	r3, [sp, #48]	@ 0x30
      if (image_info.m_scanType == PJPG_GRAYSCALE) {
 800b890:	7e23      	ldrb	r3, [r4, #24]
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800b892:	4614      	mov	r4, r2
      if (image_info.m_scanType == PJPG_GRAYSCALE) {
 800b894:	9301      	str	r3, [sp, #4]
          pDst_block += row_pitch;
 800b896:	4613      	mov	r3, r2
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800b898:	4602      	mov	r2, r0
    const int by_limit =
 800b89a:	9902      	ldr	r1, [sp, #8]
 800b89c:	4692      	mov	sl, r2
 800b89e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8a0:	2908      	cmp	r1, #8
 800b8a2:	bfa8      	it	ge
 800b8a4:	2108      	movge	r1, #8
 800b8a6:	468e      	mov	lr, r1
    for (x = 0; x < image_info.m_MCUWidth; x += 8) {
 800b8a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b8aa:	eb01 0b03 	add.w	fp, r1, r3
 800b8ae:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b8b0:	18c8      	adds	r0, r1, r3
 800b8b2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b8b4:	4419      	add	r1, r3
 800b8b6:	9100      	str	r1, [sp, #0]
 800b8b8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b8ba:	4411      	add	r1, r2
 800b8bc:	9103      	str	r1, [sp, #12]
    const int by_limit =
 800b8be:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b8c0:	e9cd 2407 	strd	r2, r4, [sp, #28]
      const int bx_limit =
 800b8c4:	2908      	cmp	r1, #8
      if (image_info.m_scanType == PJPG_GRAYSCALE) {
 800b8c6:	9c01      	ldr	r4, [sp, #4]
      const int bx_limit =
 800b8c8:	468c      	mov	ip, r1
      uint16_t *pDst_block = pDst_row + x;
 800b8ca:	4652      	mov	r2, sl
      const uint8_t *pSrcR = image_info.m_pMCUBufR + src_ofs;
 800b8cc:	465b      	mov	r3, fp
      const int bx_limit =
 800b8ce:	bfa8      	it	ge
 800b8d0:	f04f 0c08 	movge.w	ip, #8
      if (image_info.m_scanType == PJPG_GRAYSCALE) {
 800b8d4:	2c00      	cmp	r4, #0
 800b8d6:	f000 80f1 	beq.w	800babc <_ZN11JPEGDecoder4readEv+0x2b0>
        for (by = 0; by < by_limit; by++) {
 800b8da:	9c02      	ldr	r4, [sp, #8]
 800b8dc:	2c00      	cmp	r4, #0
 800b8de:	f340 80ac 	ble.w	800ba3a <_ZN11JPEGDecoder4readEv+0x22e>
 800b8e2:	2900      	cmp	r1, #0
      const uint8_t *pSrcG = image_info.m_pMCUBufG + src_ofs;
 800b8e4:	4604      	mov	r4, r0
      const uint8_t *pSrcB = image_info.m_pMCUBufB + src_ofs;
 800b8e6:	9d00      	ldr	r5, [sp, #0]
          pSrcR += (8 - bx_limit);
 800b8e8:	f1cc 0808 	rsb	r8, ip, #8
 800b8ec:	f340 80a5 	ble.w	800ba3a <_ZN11JPEGDecoder4readEv+0x22e>
        for (by = 0; by < by_limit; by++) {
 800b8f0:	2600      	movs	r6, #0
 800b8f2:	f8cd a018 	str.w	sl, [sp, #24]
 800b8f6:	e9cd 0b04 	strd	r0, fp, [sp, #16]
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b8fa:	f894 a000 	ldrb.w	sl, [r4]
          for (bx = 0; bx < bx_limit; bx++) {
 800b8fe:	2901      	cmp	r1, #1
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b900:	7818      	ldrb	r0, [r3, #0]
 800b902:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b906:	f895 b000 	ldrb.w	fp, [r5]
 800b90a:	ea09 2000 	and.w	r0, r9, r0, lsl #8
 800b90e:	f40a 6afc 	and.w	sl, sl, #2016	@ 0x7e0
 800b912:	ea40 000a 	orr.w	r0, r0, sl
 800b916:	ea40 00db 	orr.w	r0, r0, fp, lsr #3
 800b91a:	8010      	strh	r0, [r2, #0]
          for (bx = 0; bx < bx_limit; bx++) {
 800b91c:	dd7b      	ble.n	800ba16 <_ZN11JPEGDecoder4readEv+0x20a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b91e:	f894 a001 	ldrb.w	sl, [r4, #1]
          for (bx = 0; bx < bx_limit; bx++) {
 800b922:	2902      	cmp	r1, #2
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b924:	7858      	ldrb	r0, [r3, #1]
 800b926:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b92a:	f895 b001 	ldrb.w	fp, [r5, #1]
 800b92e:	ea09 2000 	and.w	r0, r9, r0, lsl #8
 800b932:	f40a 6afc 	and.w	sl, sl, #2016	@ 0x7e0
 800b936:	ea40 000a 	orr.w	r0, r0, sl
 800b93a:	ea40 00db 	orr.w	r0, r0, fp, lsr #3
 800b93e:	8050      	strh	r0, [r2, #2]
          for (bx = 0; bx < bx_limit; bx++) {
 800b940:	dd69      	ble.n	800ba16 <_ZN11JPEGDecoder4readEv+0x20a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b942:	f894 a002 	ldrb.w	sl, [r4, #2]
          for (bx = 0; bx < bx_limit; bx++) {
 800b946:	2903      	cmp	r1, #3
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b948:	7898      	ldrb	r0, [r3, #2]
 800b94a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b94e:	f895 b002 	ldrb.w	fp, [r5, #2]
 800b952:	ea09 2000 	and.w	r0, r9, r0, lsl #8
 800b956:	f40a 6afc 	and.w	sl, sl, #2016	@ 0x7e0
 800b95a:	ea40 000a 	orr.w	r0, r0, sl
 800b95e:	ea40 00db 	orr.w	r0, r0, fp, lsr #3
 800b962:	8090      	strh	r0, [r2, #4]
          for (bx = 0; bx < bx_limit; bx++) {
 800b964:	dd57      	ble.n	800ba16 <_ZN11JPEGDecoder4readEv+0x20a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b966:	f894 a003 	ldrb.w	sl, [r4, #3]
          for (bx = 0; bx < bx_limit; bx++) {
 800b96a:	2904      	cmp	r1, #4
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b96c:	78d8      	ldrb	r0, [r3, #3]
 800b96e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b972:	f895 b003 	ldrb.w	fp, [r5, #3]
 800b976:	ea09 2000 	and.w	r0, r9, r0, lsl #8
 800b97a:	f40a 6afc 	and.w	sl, sl, #2016	@ 0x7e0
 800b97e:	ea40 000a 	orr.w	r0, r0, sl
 800b982:	ea40 00db 	orr.w	r0, r0, fp, lsr #3
 800b986:	80d0      	strh	r0, [r2, #6]
          for (bx = 0; bx < bx_limit; bx++) {
 800b988:	dd45      	ble.n	800ba16 <_ZN11JPEGDecoder4readEv+0x20a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b98a:	f894 a004 	ldrb.w	sl, [r4, #4]
          for (bx = 0; bx < bx_limit; bx++) {
 800b98e:	2905      	cmp	r1, #5
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b990:	7918      	ldrb	r0, [r3, #4]
 800b992:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b996:	f895 b004 	ldrb.w	fp, [r5, #4]
 800b99a:	ea09 2000 	and.w	r0, r9, r0, lsl #8
 800b99e:	f40a 6afc 	and.w	sl, sl, #2016	@ 0x7e0
 800b9a2:	ea40 000a 	orr.w	r0, r0, sl
 800b9a6:	ea40 00db 	orr.w	r0, r0, fp, lsr #3
 800b9aa:	8110      	strh	r0, [r2, #8]
          for (bx = 0; bx < bx_limit; bx++) {
 800b9ac:	dd33      	ble.n	800ba16 <_ZN11JPEGDecoder4readEv+0x20a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b9ae:	f894 a005 	ldrb.w	sl, [r4, #5]
          for (bx = 0; bx < bx_limit; bx++) {
 800b9b2:	2906      	cmp	r1, #6
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b9b4:	7958      	ldrb	r0, [r3, #5]
 800b9b6:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b9ba:	f895 b005 	ldrb.w	fp, [r5, #5]
 800b9be:	ea09 2000 	and.w	r0, r9, r0, lsl #8
 800b9c2:	f40a 6afc 	and.w	sl, sl, #2016	@ 0x7e0
 800b9c6:	ea40 000a 	orr.w	r0, r0, sl
 800b9ca:	ea40 00db 	orr.w	r0, r0, fp, lsr #3
 800b9ce:	8150      	strh	r0, [r2, #10]
          for (bx = 0; bx < bx_limit; bx++) {
 800b9d0:	dd21      	ble.n	800ba16 <_ZN11JPEGDecoder4readEv+0x20a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b9d2:	f894 a006 	ldrb.w	sl, [r4, #6]
          for (bx = 0; bx < bx_limit; bx++) {
 800b9d6:	2907      	cmp	r1, #7
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b9d8:	7998      	ldrb	r0, [r3, #6]
 800b9da:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b9de:	f895 b006 	ldrb.w	fp, [r5, #6]
 800b9e2:	ea09 2000 	and.w	r0, r9, r0, lsl #8
 800b9e6:	f40a 6afc 	and.w	sl, sl, #2016	@ 0x7e0
 800b9ea:	ea40 000a 	orr.w	r0, r0, sl
 800b9ee:	ea40 00db 	orr.w	r0, r0, fp, lsr #3
 800b9f2:	8190      	strh	r0, [r2, #12]
          for (bx = 0; bx < bx_limit; bx++) {
 800b9f4:	dd0f      	ble.n	800ba16 <_ZN11JPEGDecoder4readEv+0x20a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcG & 0xFC) << 3 | *pSrcB >> 3;
 800b9f6:	f894 a007 	ldrb.w	sl, [r4, #7]
 800b9fa:	79d8      	ldrb	r0, [r3, #7]
 800b9fc:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800ba00:	f895 b007 	ldrb.w	fp, [r5, #7]
 800ba04:	ea09 2000 	and.w	r0, r9, r0, lsl #8
 800ba08:	f40a 6afc 	and.w	sl, sl, #2016	@ 0x7e0
 800ba0c:	ea40 000a 	orr.w	r0, r0, sl
 800ba10:	ea40 00db 	orr.w	r0, r0, fp, lsr #3
 800ba14:	81d0      	strh	r0, [r2, #14]
          for (bx = 0; bx < bx_limit; bx++) {
 800ba16:	2900      	cmp	r1, #0
        for (by = 0; by < by_limit; by++) {
 800ba18:	f106 0601 	add.w	r6, r6, #1
          pDst_block += row_pitch;
 800ba1c:	443a      	add	r2, r7
 800ba1e:	bfcc      	ite	gt
 800ba20:	4660      	movgt	r0, ip
 800ba22:	2001      	movle	r0, #1
        for (by = 0; by < by_limit; by++) {
 800ba24:	45b6      	cmp	lr, r6
          pSrcR += (8 - bx_limit);
 800ba26:	4440      	add	r0, r8
 800ba28:	4403      	add	r3, r0
          pSrcG += (8 - bx_limit);
 800ba2a:	4404      	add	r4, r0
          pSrcB += (8 - bx_limit);
 800ba2c:	4405      	add	r5, r0
        for (by = 0; by < by_limit; by++) {
 800ba2e:	f73f af64 	bgt.w	800b8fa <_ZN11JPEGDecoder4readEv+0xee>
 800ba32:	f8dd a018 	ldr.w	sl, [sp, #24]
 800ba36:	e9dd 0b04 	ldrd	r0, fp, [sp, #16]
    for (x = 0; x < image_info.m_MCUWidth; x += 8) {
 800ba3a:	9b00      	ldr	r3, [sp, #0]
 800ba3c:	f10a 0a10 	add.w	sl, sl, #16
 800ba40:	3908      	subs	r1, #8
 800ba42:	f10b 0b40 	add.w	fp, fp, #64	@ 0x40
 800ba46:	3340      	adds	r3, #64	@ 0x40
 800ba48:	3040      	adds	r0, #64	@ 0x40
 800ba4a:	9300      	str	r3, [sp, #0]
 800ba4c:	9b03      	ldr	r3, [sp, #12]
 800ba4e:	4553      	cmp	r3, sl
 800ba50:	f47f af38 	bne.w	800b8c4 <_ZN11JPEGDecoder4readEv+0xb8>
    pDst_row += (row_pitch * 8);
 800ba54:	990e      	ldr	r1, [sp, #56]	@ 0x38
  for (y = 0; y < image_info.m_MCUHeight; y += 8) {
 800ba56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba58:	e9dd 2407 	ldrd	r2, r4, [sp, #28]
 800ba5c:	3380      	adds	r3, #128	@ 0x80
    pDst_row += (row_pitch * 8);
 800ba5e:	440a      	add	r2, r1
  for (y = 0; y < image_info.m_MCUHeight; y += 8) {
 800ba60:	9902      	ldr	r1, [sp, #8]
 800ba62:	3410      	adds	r4, #16
 800ba64:	3908      	subs	r1, #8
 800ba66:	9102      	str	r1, [sp, #8]
 800ba68:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ba6a:	42a1      	cmp	r1, r4
 800ba6c:	f47f af15 	bne.w	800b89a <_ZN11JPEGDecoder4readEv+0x8e>
 800ba70:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800ba72:	e9dd 5611 	ldrd	r5, r6, [sp, #68]	@ 0x44
  MCUy = mcu_y;

  mcu_x++;
 800ba76:	1c73      	adds	r3, r6, #1
  if (mcu_x == image_info.m_MCUSPerRow) {
 800ba78:	6922      	ldr	r2, [r4, #16]
 800ba7a:	4293      	cmp	r3, r2
  mcu_x++;
 800ba7c:	6363      	str	r3, [r4, #52]	@ 0x34
  MCUy = mcu_y;
 800ba7e:	e9c4 6522 	strd	r6, r5, [r4, #136]	@ 0x88
  if (mcu_x == image_info.m_MCUSPerRow) {
 800ba82:	d103      	bne.n	800ba8c <_ZN11JPEGDecoder4readEv+0x280>
    mcu_x = 0;
 800ba84:	2300      	movs	r3, #0
    mcu_y++;
 800ba86:	3501      	adds	r5, #1
 800ba88:	e9c4 350d 	strd	r3, r5, [r4, #52]	@ 0x34
  status = pjpeg_decode_mcu();
 800ba8c:	f003 fc24 	bl	800f2d8 <pjpeg_decode_mcu>
 800ba90:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
  if (status) {
 800ba94:	b108      	cbz	r0, 800ba9a <_ZN11JPEGDecoder4readEv+0x28e>
    is_available = 0;
 800ba96:	2300      	movs	r3, #0
 800ba98:	6323      	str	r3, [r4, #48]	@ 0x30
  }

  if (decode_mcu() == -1)
    is_available = 0;

  return 1;
 800ba9a:	2001      	movs	r0, #1
}
 800ba9c:	b015      	add	sp, #84	@ 0x54
 800ba9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
}

void JPEGDecoder::abort(void) {

  mcu_x = 0;
  mcu_y = 0;
 800baa2:	2300      	movs	r3, #0
 800baa4:	63a3      	str	r3, [r4, #56]	@ 0x38
  is_available = 0;
 800baa6:	e9c4 330c 	strd	r3, r3, [r4, #48]	@ 0x30
  if (pImage)
 800baaa:	b108      	cbz	r0, 800bab0 <_ZN11JPEGDecoder4readEv+0x2a4>
    delete[] pImage;
 800baac:	f015 fb46 	bl	802113c <_ZdaPv>
  pImage = NULL;
 800bab0:	2300      	movs	r3, #0
    return 0;
 800bab2:	4618      	mov	r0, r3
  pImage = NULL;
 800bab4:	6623      	str	r3, [r4, #96]	@ 0x60
}
 800bab6:	b015      	add	sp, #84	@ 0x54
 800bab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (by = 0; by < by_limit; by++) {
 800babc:	9c02      	ldr	r4, [sp, #8]
 800babe:	2c00      	cmp	r4, #0
 800bac0:	ddbb      	ble.n	800ba3a <_ZN11JPEGDecoder4readEv+0x22e>
 800bac2:	2900      	cmp	r1, #0
          pSrcR += (8 - bx_limit);
 800bac4:	f1cc 0808 	rsb	r8, ip, #8
 800bac8:	ddb7      	ble.n	800ba3a <_ZN11JPEGDecoder4readEv+0x22e>
        for (by = 0; by < by_limit; by++) {
 800baca:	9d01      	ldr	r5, [sp, #4]
 800bacc:	9004      	str	r0, [sp, #16]
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bace:	781c      	ldrb	r4, [r3, #0]
          for (bx = 0; bx < bx_limit; bx++) {
 800bad0:	2901      	cmp	r1, #1
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bad2:	ea4f 06c4 	mov.w	r6, r4, lsl #3
 800bad6:	ea09 2004 	and.w	r0, r9, r4, lsl #8
 800bada:	f406 66fc 	and.w	r6, r6, #2016	@ 0x7e0
 800bade:	ea40 0006 	orr.w	r0, r0, r6
 800bae2:	ea40 00d4 	orr.w	r0, r0, r4, lsr #3
 800bae6:	8010      	strh	r0, [r2, #0]
          for (bx = 0; bx < bx_limit; bx++) {
 800bae8:	dd5d      	ble.n	800bba6 <_ZN11JPEGDecoder4readEv+0x39a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800baea:	785c      	ldrb	r4, [r3, #1]
          for (bx = 0; bx < bx_limit; bx++) {
 800baec:	2902      	cmp	r1, #2
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800baee:	ea4f 06c4 	mov.w	r6, r4, lsl #3
 800baf2:	ea09 2004 	and.w	r0, r9, r4, lsl #8
 800baf6:	f406 66fc 	and.w	r6, r6, #2016	@ 0x7e0
 800bafa:	ea40 0006 	orr.w	r0, r0, r6
 800bafe:	ea40 00d4 	orr.w	r0, r0, r4, lsr #3
 800bb02:	8050      	strh	r0, [r2, #2]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb04:	dd4f      	ble.n	800bba6 <_ZN11JPEGDecoder4readEv+0x39a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb06:	789c      	ldrb	r4, [r3, #2]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb08:	2903      	cmp	r1, #3
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb0a:	ea4f 00c4 	mov.w	r0, r4, lsl #3
 800bb0e:	ea09 2604 	and.w	r6, r9, r4, lsl #8
 800bb12:	f400 60fc 	and.w	r0, r0, #2016	@ 0x7e0
 800bb16:	ea40 0006 	orr.w	r0, r0, r6
 800bb1a:	ea40 00d4 	orr.w	r0, r0, r4, lsr #3
 800bb1e:	8090      	strh	r0, [r2, #4]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb20:	dd41      	ble.n	800bba6 <_ZN11JPEGDecoder4readEv+0x39a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb22:	78dc      	ldrb	r4, [r3, #3]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb24:	2904      	cmp	r1, #4
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb26:	ea4f 00c4 	mov.w	r0, r4, lsl #3
 800bb2a:	ea09 2604 	and.w	r6, r9, r4, lsl #8
 800bb2e:	f400 60fc 	and.w	r0, r0, #2016	@ 0x7e0
 800bb32:	ea40 0006 	orr.w	r0, r0, r6
 800bb36:	ea40 00d4 	orr.w	r0, r0, r4, lsr #3
 800bb3a:	80d0      	strh	r0, [r2, #6]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb3c:	dd33      	ble.n	800bba6 <_ZN11JPEGDecoder4readEv+0x39a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb3e:	791c      	ldrb	r4, [r3, #4]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb40:	2905      	cmp	r1, #5
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb42:	ea4f 00c4 	mov.w	r0, r4, lsl #3
 800bb46:	ea09 2604 	and.w	r6, r9, r4, lsl #8
 800bb4a:	f400 60fc 	and.w	r0, r0, #2016	@ 0x7e0
 800bb4e:	ea40 0006 	orr.w	r0, r0, r6
 800bb52:	ea40 00d4 	orr.w	r0, r0, r4, lsr #3
 800bb56:	8110      	strh	r0, [r2, #8]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb58:	dd25      	ble.n	800bba6 <_ZN11JPEGDecoder4readEv+0x39a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb5a:	795c      	ldrb	r4, [r3, #5]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb5c:	2906      	cmp	r1, #6
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb5e:	ea4f 00c4 	mov.w	r0, r4, lsl #3
 800bb62:	ea09 2604 	and.w	r6, r9, r4, lsl #8
 800bb66:	f400 60fc 	and.w	r0, r0, #2016	@ 0x7e0
 800bb6a:	ea40 0006 	orr.w	r0, r0, r6
 800bb6e:	ea40 00d4 	orr.w	r0, r0, r4, lsr #3
 800bb72:	8150      	strh	r0, [r2, #10]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb74:	dd17      	ble.n	800bba6 <_ZN11JPEGDecoder4readEv+0x39a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb76:	799c      	ldrb	r4, [r3, #6]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb78:	2907      	cmp	r1, #7
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb7a:	ea4f 06c4 	mov.w	r6, r4, lsl #3
 800bb7e:	ea09 2004 	and.w	r0, r9, r4, lsl #8
 800bb82:	f406 66fc 	and.w	r6, r6, #2016	@ 0x7e0
 800bb86:	ea40 0006 	orr.w	r0, r0, r6
 800bb8a:	ea40 00d4 	orr.w	r0, r0, r4, lsr #3
 800bb8e:	8190      	strh	r0, [r2, #12]
          for (bx = 0; bx < bx_limit; bx++) {
 800bb90:	dd09      	ble.n	800bba6 <_ZN11JPEGDecoder4readEv+0x39a>
            *pDst++ = (*pSrcR & 0xF8) << 8 | (*pSrcR & 0xFC) << 3 | *pSrcR >> 3;
 800bb92:	79dc      	ldrb	r4, [r3, #7]
 800bb94:	00e6      	lsls	r6, r4, #3
 800bb96:	ea09 2004 	and.w	r0, r9, r4, lsl #8
 800bb9a:	f406 66fc 	and.w	r6, r6, #2016	@ 0x7e0
 800bb9e:	4330      	orrs	r0, r6
 800bba0:	ea40 00d4 	orr.w	r0, r0, r4, lsr #3
 800bba4:	81d0      	strh	r0, [r2, #14]
          pSrcR += (8 - bx_limit);
 800bba6:	2900      	cmp	r1, #0
        for (by = 0; by < by_limit; by++) {
 800bba8:	f105 0501 	add.w	r5, r5, #1
          pDst_block += row_pitch;
 800bbac:	443a      	add	r2, r7
          pSrcR += (8 - bx_limit);
 800bbae:	bfcc      	ite	gt
 800bbb0:	4660      	movgt	r0, ip
 800bbb2:	2001      	movle	r0, #1
        for (by = 0; by < by_limit; by++) {
 800bbb4:	45ae      	cmp	lr, r5
          pSrcR += (8 - bx_limit);
 800bbb6:	4440      	add	r0, r8
 800bbb8:	4403      	add	r3, r0
        for (by = 0; by < by_limit; by++) {
 800bbba:	dc88      	bgt.n	800bace <_ZN11JPEGDecoder4readEv+0x2c2>
 800bbbc:	9804      	ldr	r0, [sp, #16]
 800bbbe:	e73c      	b.n	800ba3a <_ZN11JPEGDecoder4readEv+0x22e>
 800bbc0:	fffff800 	.word	0xfffff800

0800bbc4 <_ZN11JPEGDecoder11decodeArrayEPKhm>:
int JPEGDecoder::decodeArray(const uint8_t array[], uint32_t array_size) {
 800bbc4:	b570      	push	{r4, r5, r6, lr}
  jpg_source = JPEG_ARRAY;
 800bbc6:	2500      	movs	r5, #0
int JPEGDecoder::decodeArray(const uint8_t array[], uint32_t array_size) {
 800bbc8:	4604      	mov	r4, r0
  jpg_data = (uint8_t *)array;
 800bbca:	65c1      	str	r1, [r0, #92]	@ 0x5c
  g_nInFileSize = array_size;
 800bbcc:	63c2      	str	r2, [r0, #60]	@ 0x3c
  status = pjpeg_decode_init(&image_info, pjpeg_callback, NULL, 0);
 800bbce:	462b      	mov	r3, r5
  jpg_source = JPEG_ARRAY;
 800bbd0:	f880 5059 	strb.w	r5, [r0, #89]	@ 0x59
  status = pjpeg_decode_init(&image_info, pjpeg_callback, NULL, 0);
 800bbd4:	462a      	mov	r2, r5
  g_nInFileOfs = 0;
 800bbd6:	6405      	str	r5, [r0, #64]	@ 0x40
  MCUSPerCol = 0;
 800bbd8:	6785      	str	r5, [r0, #120]	@ 0x78
  scanType = (pjpeg_scan_type_t)0;
 800bbda:	f880 507c 	strb.w	r5, [r0, #124]	@ 0x7c
  status = pjpeg_decode_init(&image_info, pjpeg_callback, NULL, 0);
 800bbde:	4927      	ldr	r1, [pc, #156]	@ (800bc7c <_ZN11JPEGDecoder11decodeArrayEPKhm+0xb8>)
  height = 0;
 800bbe0:	e9c0 551a 	strd	r5, r5, [r0, #104]	@ 0x68
  MCUSPerRow = 0;
 800bbe4:	e9c0 551c 	strd	r5, r5, [r0, #112]	@ 0x70
  MCUHeight = 0;
 800bbe8:	e9c0 5520 	strd	r5, r5, [r0, #128]	@ 0x80
  status = pjpeg_decode_init(&image_info, pjpeg_callback, NULL, 0);
 800bbec:	3004      	adds	r0, #4
 800bbee:	f003 fb93 	bl	800f318 <pjpeg_decode_init>
 800bbf2:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
  if (status) {
 800bbf6:	2800      	cmp	r0, #0
 800bbf8:	d13d      	bne.n	800bc76 <_ZN11JPEGDecoder11decodeArrayEPKhm+0xb2>
  decoded_height = image_info.m_height;
 800bbfa:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
  pImage = new uint16_t[image_info.m_MCUWidth * image_info.m_MCUHeight];
 800bbfe:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
  decoded_height = image_info.m_height;
 800bc02:	64e2      	str	r2, [r4, #76]	@ 0x4c
  pImage = new uint16_t[image_info.m_MCUWidth * image_info.m_MCUHeight];
 800bc04:	fb03 f000 	mul.w	r0, r3, r0
  decoded_width = image_info.m_width;
 800bc08:	e9c4 3111 	strd	r3, r1, [r4, #68]	@ 0x44
  pImage = new uint16_t[image_info.m_MCUWidth * image_info.m_MCUHeight];
 800bc0c:	4b1c      	ldr	r3, [pc, #112]	@ (800bc80 <_ZN11JPEGDecoder11decodeArrayEPKhm+0xbc>)
 800bc0e:	4298      	cmp	r0, r3
 800bc10:	bf94      	ite	ls
 800bc12:	0040      	lslls	r0, r0, #1
 800bc14:	f04f 30ff 	movhi.w	r0, #4294967295	@ 0xffffffff
 800bc18:	f015 fa92 	bl	8021140 <_Znaj>
  memset(pImage, 0,
 800bc1c:	2100      	movs	r1, #0
  pImage = new uint16_t[image_info.m_MCUWidth * image_info.m_MCUHeight];
 800bc1e:	6620      	str	r0, [r4, #96]	@ 0x60
         image_info.m_MCUWidth * image_info.m_MCUHeight * sizeof(*pImage));
 800bc20:	e9d4 6507 	ldrd	r6, r5, [r4, #28]
 800bc24:	fb05 f206 	mul.w	r2, r5, r6
  memset(pImage, 0,
 800bc28:	0052      	lsls	r2, r2, #1
 800bc2a:	f017 fefb 	bl	8023a24 <memset>
  width = decoded_width;
 800bc2e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  MCUSPerRow = image_info.m_MCUSPerRow;
 800bc30:	6921      	ldr	r1, [r4, #16]
  is_available = 1;
 800bc32:	2301      	movs	r3, #1
  width = decoded_width;
 800bc34:	66e2      	str	r2, [r4, #108]	@ 0x6c
  row_blocks_per_mcu = image_info.m_MCUWidth >> 3;
 800bc36:	10f2      	asrs	r2, r6, #3
  width = decoded_width;
 800bc38:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
  row_blocks_per_mcu = image_info.m_MCUWidth >> 3;
 800bc3a:	6522      	str	r2, [r4, #80]	@ 0x50
  MCUSPerCol = image_info.m_MCUSPerCol;
 800bc3c:	6962      	ldr	r2, [r4, #20]
  MCUSPerRow = image_info.m_MCUSPerRow;
 800bc3e:	6761      	str	r1, [r4, #116]	@ 0x74
  col_blocks_per_mcu = image_info.m_MCUHeight >> 3;
 800bc40:	10e9      	asrs	r1, r5, #3
  MCUSPerCol = image_info.m_MCUSPerCol;
 800bc42:	67a2      	str	r2, [r4, #120]	@ 0x78
  scanType = image_info.m_scanType;
 800bc44:	7e22      	ldrb	r2, [r4, #24]
  MCUWidth = image_info.m_MCUWidth;
 800bc46:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
  width = decoded_width;
 800bc4a:	66a0      	str	r0, [r4, #104]	@ 0x68
  MCUHeight = image_info.m_MCUHeight;
 800bc4c:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
  col_blocks_per_mcu = image_info.m_MCUHeight >> 3;
 800bc50:	6561      	str	r1, [r4, #84]	@ 0x54
  is_available = 1;
 800bc52:	6323      	str	r3, [r4, #48]	@ 0x30
  comps = 1;
 800bc54:	6723      	str	r3, [r4, #112]	@ 0x70
  scanType = image_info.m_scanType;
 800bc56:	f884 207c 	strb.w	r2, [r4, #124]	@ 0x7c
  status = pjpeg_decode_mcu();
 800bc5a:	f003 fb3d 	bl	800f2d8 <pjpeg_decode_mcu>
 800bc5e:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
  if (status) {
 800bc62:	b130      	cbz	r0, 800bc72 <_ZN11JPEGDecoder11decodeArrayEPKhm+0xae>
    is_available = 0;
 800bc64:	2300      	movs	r3, #0
    if (status != PJPG_NO_MORE_BLOCKS) {
 800bc66:	2801      	cmp	r0, #1
    is_available = 0;
 800bc68:	6323      	str	r3, [r4, #48]	@ 0x30
    if (status != PJPG_NO_MORE_BLOCKS) {
 800bc6a:	d002      	beq.n	800bc72 <_ZN11JPEGDecoder11decodeArrayEPKhm+0xae>
      return -1;
 800bc6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 800bc70:	bd70      	pop	{r4, r5, r6, pc}
  return 1;
 800bc72:	2001      	movs	r0, #1
}
 800bc74:	bd70      	pop	{r4, r5, r6, pc}
    return 0;
 800bc76:	4628      	mov	r0, r5
}
 800bc78:	bd70      	pop	{r4, r5, r6, pc}
 800bc7a:	bf00      	nop
 800bc7c:	0800b7c9 	.word	0x0800b7c9
 800bc80:	3ffffffc 	.word	0x3ffffffc

0800bc84 <_GLOBAL__sub_I_JpegDec>:
JPEGDecoder::JPEGDecoder() {
 800bc84:	4b05      	ldr	r3, [pc, #20]	@ (800bc9c <_GLOBAL__sub_I_JpegDec+0x18>)
 800bc86:	2200      	movs	r2, #0
  is_available = 0;
 800bc88:	2000      	movs	r0, #0
 800bc8a:	2100      	movs	r1, #0
JPEGDecoder::JPEGDecoder() {
 800bc8c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
  mcu_y = 0;
 800bc90:	639a      	str	r2, [r3, #56]	@ 0x38
  thisPtr = this;
 800bc92:	665b      	str	r3, [r3, #100]	@ 0x64
  is_available = 0;
 800bc94:	e9c3 010c 	strd	r0, r1, [r3, #48]	@ 0x30
#if defined(LOAD_SD_LIBRARY) || defined(LOAD_SDFAT_LIBRARY)
  if (jpg_source == JPEG_SD_FILE)
    if (g_pInFileSd)
      g_pInFileSd.close();
#endif
}
 800bc98:	4770      	bx	lr
 800bc9a:	bf00      	nop
 800bc9c:	20008d48 	.word	0x20008d48

0800bca0 <_GLOBAL__sub_D_JpegDec>:
  if (pImage)
 800bca0:	4b02      	ldr	r3, [pc, #8]	@ (800bcac <_GLOBAL__sub_D_JpegDec+0xc>)
 800bca2:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 800bca4:	b108      	cbz	r0, 800bcaa <_GLOBAL__sub_D_JpegDec+0xa>
    delete[] pImage;
 800bca6:	f015 ba49 	b.w	802113c <_ZdaPv>
}
 800bcaa:	4770      	bx	lr
 800bcac:	20008d48 	.word	0x20008d48

0800bcb0 <_Z10initCamerav>:

void start_capture(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_START_MASK); }

void set_format(byte fmt) { m_fmt = fmt; }

int initCamera() {
 800bcb0:	b538      	push	{r3, r4, r5, lr}
  int camrror = camSPISetup();
 800bcb2:	f000 fb59 	bl	800c368 <_Z11camSPISetupv>
 800bcb6:	4604      	mov	r4, r0
  camrror += camI2CSetup();
 800bcb8:	f000 fa62 	bl	800c180 <_Z11camI2CSetupv>
 800bcbc:	4603      	mov	r3, r0

  wrSensorReg8_8(0xff, 0x01);
 800bcbe:	2101      	movs	r1, #1
 800bcc0:	20ff      	movs	r0, #255	@ 0xff
  camrror += camI2CSetup();
 800bcc2:	441c      	add	r4, r3
  wrSensorReg8_8(0xff, 0x01);
 800bcc4:	f000 face 	bl	800c264 <_Z14wrSensorReg8_8hh>

  wrSensorReg8_8(0x12, 0x80);
 800bcc8:	2180      	movs	r1, #128	@ 0x80
 800bcca:	2012      	movs	r0, #18
 800bccc:	f000 faca 	bl	800c264 <_Z14wrSensorReg8_8hh>

  HAL_Delay(100);
 800bcd0:	2064      	movs	r0, #100	@ 0x64
 800bcd2:	f7fc fe11 	bl	80088f8 <HAL_Delay>
  if (m_fmt == JPEG) {
 800bcd6:	4b13      	ldr	r3, [pc, #76]	@ (800bd24 <_Z10initCamerav+0x74>)
 800bcd8:	781d      	ldrb	r5, [r3, #0]
 800bcda:	2d01      	cmp	r5, #1
 800bcdc:	d00a      	beq.n	800bcf4 <_Z10initCamerav+0x44>
    wrSensorReg8_8(0x15, 0x00);
    wrSensorRegs8_8(OV2640_320x240_JPEG);
    HAL_Delay(100);

  } else {
    wrSensorRegs8_8(OV2640_QVGA);
 800bcde:	4812      	ldr	r0, [pc, #72]	@ (800bd28 <_Z10initCamerav+0x78>)
 800bce0:	f000 fad6 	bl	800c290 <_Z15wrSensorRegs8_8PK10sensor_reg>
}

void OV2640_set_JPEG_size(uint8_t size) {
  switch (size) {
  case OV2640_160x120:
    wrSensorRegs8_8(OV2640_160x120_JPEG);
 800bce4:	4811      	ldr	r0, [pc, #68]	@ (800bd2c <_Z10initCamerav+0x7c>)
 800bce6:	f000 fad3 	bl	800c290 <_Z15wrSensorRegs8_8PK10sensor_reg>
  HAL_Delay(100);
 800bcea:	2064      	movs	r0, #100	@ 0x64
 800bcec:	f7fc fe04 	bl	80088f8 <HAL_Delay>
}
 800bcf0:	4620      	mov	r0, r4
 800bcf2:	bd38      	pop	{r3, r4, r5, pc}
    wrSensorRegs8_8(OV2640_JPEG_INIT);
 800bcf4:	480e      	ldr	r0, [pc, #56]	@ (800bd30 <_Z10initCamerav+0x80>)
 800bcf6:	f000 facb 	bl	800c290 <_Z15wrSensorRegs8_8PK10sensor_reg>
    wrSensorRegs8_8(OV2640_YUV422);
 800bcfa:	480e      	ldr	r0, [pc, #56]	@ (800bd34 <_Z10initCamerav+0x84>)
 800bcfc:	f000 fac8 	bl	800c290 <_Z15wrSensorRegs8_8PK10sensor_reg>
    wrSensorRegs8_8(OV2640_JPEG);
 800bd00:	480d      	ldr	r0, [pc, #52]	@ (800bd38 <_Z10initCamerav+0x88>)
 800bd02:	f000 fac5 	bl	800c290 <_Z15wrSensorRegs8_8PK10sensor_reg>
    wrSensorReg8_8(0xff, 0x01);
 800bd06:	4629      	mov	r1, r5
 800bd08:	20ff      	movs	r0, #255	@ 0xff
 800bd0a:	f000 faab 	bl	800c264 <_Z14wrSensorReg8_8hh>
    wrSensorReg8_8(0x15, 0x00);
 800bd0e:	2100      	movs	r1, #0
 800bd10:	2015      	movs	r0, #21
 800bd12:	f000 faa7 	bl	800c264 <_Z14wrSensorReg8_8hh>
    wrSensorRegs8_8(OV2640_320x240_JPEG);
 800bd16:	4809      	ldr	r0, [pc, #36]	@ (800bd3c <_Z10initCamerav+0x8c>)
 800bd18:	f000 faba 	bl	800c290 <_Z15wrSensorRegs8_8PK10sensor_reg>
    HAL_Delay(100);
 800bd1c:	2064      	movs	r0, #100	@ 0x64
 800bd1e:	f7fc fdeb 	bl	80088f8 <HAL_Delay>
 800bd22:	e7df      	b.n	800bce4 <_Z10initCamerav+0x34>
 800bd24:	20000018 	.word	0x20000018
 800bd28:	0802d44c 	.word	0x0802d44c
 800bd2c:	0802d254 	.word	0x0802d254
 800bd30:	0802d2cc 	.word	0x0802d2cc
 800bd34:	0802d2b8 	.word	0x0802d2b8
 800bd38:	0802d2a4 	.word	0x0802d2a4
 800bd3c:	0802d204 	.word	0x0802d204

0800bd40 <_Z22DecodeandProcessAndRGBiiPaPti>:
  }
}

int DecodeandProcessAndRGB(int image_width, int image_height,
                           int8_t *image_data, uint16_t *lcd_data,
                           int scale_factor) {
 800bd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd44:	b08f      	sub	sp, #60	@ 0x3c
 800bd46:	460c      	mov	r4, r1
 800bd48:	4605      	mov	r5, r0

  JpegDec.decodeArray(imgBuf, imgLength);
 800bd4a:	497a      	ldr	r1, [pc, #488]	@ (800bf34 <_Z22DecodeandProcessAndRGBiiPaPti+0x1f4>)
                           int scale_factor) {
 800bd4c:	930d      	str	r3, [sp, #52]	@ 0x34
  JpegDec.decodeArray(imgBuf, imgLength);
 800bd4e:	4b7a      	ldr	r3, [pc, #488]	@ (800bf38 <_Z22DecodeandProcessAndRGBiiPaPti+0x1f8>)
                           int scale_factor) {
 800bd50:	9005      	str	r0, [sp, #20]
 800bd52:	9201      	str	r2, [sp, #4]
  JpegDec.decodeArray(imgBuf, imgLength);
 800bd54:	4879      	ldr	r0, [pc, #484]	@ (800bf3c <_Z22DecodeandProcessAndRGBiiPaPti+0x1fc>)
 800bd56:	681a      	ldr	r2, [r3, #0]
                           int scale_factor) {
 800bd58:	f8dd a060 	ldr.w	sl, [sp, #96]	@ 0x60
  JpegDec.decodeArray(imgBuf, imgLength);
 800bd5c:	f7ff ff32 	bl	800bbc4 <_ZN11JPEGDecoder11decodeArrayEPKhm>

  const int keep_x_mcus = image_width / JpegDec.MCUWidth;
 800bd60:	4b76      	ldr	r3, [pc, #472]	@ (800bf3c <_Z22DecodeandProcessAndRGBiiPaPti+0x1fc>)
 800bd62:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
  const int keep_y_mcus = image_height / JpegDec.MCUHeight;
 800bd66:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84

  const int skip_x_mcus = JpegDec.MCUSPerRow - keep_x_mcus;
 800bd6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
  const int keep_x_mcus = image_width / JpegDec.MCUWidth;
 800bd6c:	fb95 f2f2 	sdiv	r2, r5, r2

  const int skip_start_x_mcus = skip_x_mcus / 2;
 800bd70:	1a9b      	subs	r3, r3, r2
 800bd72:	bf48      	it	mi
 800bd74:	3301      	addmi	r3, #1
  const int keep_y_mcus = image_height / JpegDec.MCUHeight;
 800bd76:	fb94 f1f1 	sdiv	r1, r4, r1

  const int skip_end_x_mcu_index = skip_start_x_mcus + keep_x_mcus;
 800bd7a:	eb02 0263 	add.w	r2, r2, r3, asr #1
  const int skip_start_x_mcus = skip_x_mcus / 2;
 800bd7e:	105d      	asrs	r5, r3, #1

  const int skip_y_mcus = JpegDec.MCUSPerCol - keep_y_mcus;
 800bd80:	4b6e      	ldr	r3, [pc, #440]	@ (800bf3c <_Z22DecodeandProcessAndRGBiiPaPti+0x1fc>)
  const int skip_end_x_mcu_index = skip_start_x_mcus + keep_x_mcus;
 800bd82:	9209      	str	r2, [sp, #36]	@ 0x24
  const int skip_y_mcus = JpegDec.MCUSPerCol - keep_y_mcus;
 800bd84:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
  const int skip_start_y_mcus = skip_y_mcus / 2;
 800bd86:	1a52      	subs	r2, r2, r1
 800bd88:	bf48      	it	mi
 800bd8a:	3201      	addmi	r2, #1
  uint16_t *pImg;

  uint16_t color;

  for (int i = 0;
       i < (image_height / scale_factor) * (image_width / scale_factor) * 3;
 800bd8c:	fb94 f3fa 	sdiv	r3, r4, sl
  const int skip_end_y_mcu_index = skip_start_y_mcus + keep_y_mcus;
 800bd90:	eb01 0862 	add.w	r8, r1, r2, asr #1
  const int skip_start_y_mcus = skip_y_mcus / 2;
 800bd94:	1054      	asrs	r4, r2, #1
       i < (image_height / scale_factor) * (image_width / scale_factor) * 3;
 800bd96:	9a05      	ldr	r2, [sp, #20]
 800bd98:	fb92 f2fa 	sdiv	r2, r2, sl
 800bd9c:	fb02 f303 	mul.w	r3, r2, r3
 800bda0:	9202      	str	r2, [sp, #8]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800bda8:	dd07      	ble.n	800bdba <_Z22DecodeandProcessAndRGBiiPaPti+0x7a>
       i++)
    image_data[i] = -128;
 800bdaa:	2a00      	cmp	r2, #0
 800bdac:	f04f 0180 	mov.w	r1, #128	@ 0x80
 800bdb0:	9801      	ldr	r0, [sp, #4]
 800bdb2:	bfd8      	it	le
 800bdb4:	2201      	movle	r2, #1
 800bdb6:	f017 fe35 	bl	8023a24 <memset>
 800bdba:	46c3      	mov	fp, r8
 800bdbc:	4627      	mov	r7, r4
 800bdbe:	46a8      	mov	r8, r5

  while (JpegDec.read()) {
 800bdc0:	485e      	ldr	r0, [pc, #376]	@ (800bf3c <_Z22DecodeandProcessAndRGBiiPaPti+0x1fc>)
 800bdc2:	f7ff fd23 	bl	800b80c <_ZN11JPEGDecoder4readEv>
 800bdc6:	2800      	cmp	r0, #0
 800bdc8:	f000 80b0 	beq.w	800bf2c <_Z22DecodeandProcessAndRGBiiPaPti+0x1ec>
    if (JpegDec.MCUy < skip_start_y_mcus) {
 800bdcc:	4b5b      	ldr	r3, [pc, #364]	@ (800bf3c <_Z22DecodeandProcessAndRGBiiPaPti+0x1fc>)
 800bdce:	f8d3 508c 	ldr.w	r5, [r3, #140]	@ 0x8c
 800bdd2:	42bd      	cmp	r5, r7
 800bdd4:	dbf4      	blt.n	800bdc0 <_Z22DecodeandProcessAndRGBiiPaPti+0x80>
    if (JpegDec.MCUx < skip_start_x_mcus ||
        JpegDec.MCUx >= skip_end_x_mcu_index) {
      continue;
    }

    if (JpegDec.MCUy >= skip_end_y_mcu_index) {
 800bdd6:	455d      	cmp	r5, fp
    if (JpegDec.MCUx < skip_start_x_mcus ||
 800bdd8:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
    if (JpegDec.MCUy >= skip_end_y_mcu_index) {
 800bddc:	bfb4      	ite	lt
 800bdde:	2200      	movlt	r2, #0
 800bde0:	2201      	movge	r2, #1
 800bde2:	4541      	cmp	r1, r8
 800bde4:	bfb8      	it	lt
 800bde6:	f042 0201 	orrlt.w	r2, r2, #1
 800bdea:	2a00      	cmp	r2, #0
 800bdec:	d1e8      	bne.n	800bdc0 <_Z22DecodeandProcessAndRGBiiPaPti+0x80>
 800bdee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdf0:	4299      	cmp	r1, r3
 800bdf2:	dae5      	bge.n	800bdc0 <_Z22DecodeandProcessAndRGBiiPaPti+0x80>
    pImg = JpegDec.pImage;

    int relative_mcu_x = JpegDec.MCUx - skip_start_x_mcus;
    int relative_mcu_y = JpegDec.MCUy - skip_start_y_mcus;

    int x_origin = relative_mcu_x * JpegDec.MCUWidth;
 800bdf4:	4a51      	ldr	r2, [pc, #324]	@ (800bf3c <_Z22DecodeandProcessAndRGBiiPaPti+0x1fc>)
    int relative_mcu_x = JpegDec.MCUx - skip_start_x_mcus;
 800bdf6:	eba1 0108 	sub.w	r1, r1, r8
    int relative_mcu_y = JpegDec.MCUy - skip_start_y_mcus;
 800bdfa:	1beb      	subs	r3, r5, r7
    int x_origin = relative_mcu_x * JpegDec.MCUWidth;
 800bdfc:	f8d2 9080 	ldr.w	r9, [r2, #128]	@ 0x80
 800be00:	fb09 f401 	mul.w	r4, r9, r1
    int y_origin = relative_mcu_y * JpegDec.MCUHeight;
 800be04:	4611      	mov	r1, r2
 800be06:	f8d2 2084 	ldr.w	r2, [r2, #132]	@ 0x84
    int x_origin = relative_mcu_x * JpegDec.MCUWidth;
 800be0a:	9400      	str	r4, [sp, #0]

    for (int mcu_row = 0; mcu_row < JpegDec.MCUHeight; mcu_row++) {
 800be0c:	2a00      	cmp	r2, #0
    int y_origin = relative_mcu_y * JpegDec.MCUHeight;
 800be0e:	fb02 f303 	mul.w	r3, r2, r3
    for (int mcu_row = 0; mcu_row < JpegDec.MCUHeight; mcu_row++) {
 800be12:	ddd5      	ble.n	800bdc0 <_Z22DecodeandProcessAndRGBiiPaPti+0x80>
 800be14:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800be18:	9801      	ldr	r0, [sp, #4]
    pImg = JpegDec.pImage;
 800be1a:	469e      	mov	lr, r3

      int current_y = y_origin + mcu_row;
      for (int mcu_col = 0; mcu_col < JpegDec.MCUWidth; mcu_col++) {
 800be1c:	f1b9 0f00 	cmp.w	r9, #0
 800be20:	4410      	add	r0, r2
 800be22:	9a05      	ldr	r2, [sp, #20]
    pImg = JpegDec.pImage;
 800be24:	f8d1 c060 	ldr.w	ip, [r1, #96]	@ 0x60
 800be28:	fb03 f502 	mul.w	r5, r3, r2
 800be2c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    for (int mcu_row = 0; mcu_row < JpegDec.MCUHeight; mcu_row++) {
 800be2e:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800be32:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 800be36:	9306      	str	r3, [sp, #24]
        }
        if (scale_factor != 1 &&
            (current_y % scale_factor != 0 || current_x % scale_factor != 0))
          continue;

        if (image_width % scale_factor != 0)
 800be38:	9b02      	ldr	r3, [sp, #8]
 800be3a:	fb0a 2313 	mls	r3, sl, r3, r2
    for (int mcu_row = 0; mcu_row < JpegDec.MCUHeight; mcu_row++) {
 800be3e:	f1ce 0201 	rsb	r2, lr, #1
        if (image_width % scale_factor != 0)
 800be42:	9304      	str	r3, [sp, #16]
    for (int mcu_row = 0; mcu_row < JpegDec.MCUHeight; mcu_row++) {
 800be44:	e9cd 870a 	strd	r8, r7, [sp, #40]	@ 0x28
 800be48:	e9cd 0207 	strd	r0, r2, [sp, #28]
      for (int mcu_col = 0; mcu_col < JpegDec.MCUWidth; mcu_col++) {
 800be4c:	dd64      	ble.n	800bf18 <_Z22DecodeandProcessAndRGBiiPaPti+0x1d8>
 800be4e:	9b07      	ldr	r3, [sp, #28]
 800be50:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 800be54:	2400      	movs	r4, #0
 800be56:	9503      	str	r5, [sp, #12]
 800be58:	441e      	add	r6, r3
 800be5a:	9b06      	ldr	r3, [sp, #24]
 800be5c:	eb03 0745 	add.w	r7, r3, r5, lsl #1
 800be60:	e023      	b.n	800beaa <_Z22DecodeandProcessAndRGBiiPaPti+0x16a>
            (current_y % scale_factor != 0 || current_x % scale_factor != 0))
 800be62:	fb9e fbfa 	sdiv	fp, lr, sl
 800be66:	fb0a e01b 	mls	r0, sl, fp, lr
        if (scale_factor != 1 &&
 800be6a:	b9c8      	cbnz	r0, 800bea0 <_Z22DecodeandProcessAndRGBiiPaPti+0x160>
          image_data[index * 3] = r - 128;
 800be6c:	3980      	subs	r1, #128	@ 0x80
          image_data[index * 3 + 1] = g - 128;
 800be6e:	3a80      	subs	r2, #128	@ 0x80
          image_data[index * 3 + 2] = b - 128;
 800be70:	3b80      	subs	r3, #128	@ 0x80
        if (width > 120)
          width = 120;
        int Iindex = (current_y / scale_factor) * (image_width / scale_factor) +
                     current_x / scale_factor;

        image_data[Iindex * 3] = r - 128;
 800be72:	b249      	sxtb	r1, r1
        image_data[Iindex * 3 + 1] = g - 128;
 800be74:	b252      	sxtb	r2, r2
        image_data[Iindex * 3 + 2] = b - 128;
 800be76:	b25b      	sxtb	r3, r3
            (current_y % scale_factor != 0 || current_x % scale_factor != 0))
 800be78:	fb98 f0fa 	sdiv	r0, r8, sl
 800be7c:	fb0a 8510 	mls	r5, sl, r0, r8
 800be80:	b975      	cbnz	r5, 800bea0 <_Z22DecodeandProcessAndRGBiiPaPti+0x160>
        if (image_width % scale_factor != 0)
 800be82:	9d04      	ldr	r5, [sp, #16]
 800be84:	b965      	cbnz	r5, 800bea0 <_Z22DecodeandProcessAndRGBiiPaPti+0x160>
        int Iindex = (current_y / scale_factor) * (image_width / scale_factor) +
 800be86:	9d02      	ldr	r5, [sp, #8]
 800be88:	fb05 000b 	mla	r0, r5, fp, r0
        image_data[Iindex * 3] = r - 128;
 800be8c:	9d01      	ldr	r5, [sp, #4]
 800be8e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800be92:	5429      	strb	r1, [r5, r0]
        image_data[Iindex * 3 + 1] = g - 128;
 800be94:	4428      	add	r0, r5
        image_data[Iindex * 3 + 2] = b - 128;
 800be96:	7083      	strb	r3, [r0, #2]
      for (int mcu_col = 0; mcu_col < JpegDec.MCUWidth; mcu_col++) {
 800be98:	4b28      	ldr	r3, [pc, #160]	@ (800bf3c <_Z22DecodeandProcessAndRGBiiPaPti+0x1fc>)
        image_data[Iindex * 3 + 1] = g - 128;
 800be9a:	7042      	strb	r2, [r0, #1]
      for (int mcu_col = 0; mcu_col < JpegDec.MCUWidth; mcu_col++) {
 800be9c:	f8d3 9080 	ldr.w	r9, [r3, #128]	@ 0x80
 800bea0:	3401      	adds	r4, #1
 800bea2:	3702      	adds	r7, #2
 800bea4:	3603      	adds	r6, #3
 800bea6:	454c      	cmp	r4, r9
 800bea8:	da26      	bge.n	800bef8 <_Z22DecodeandProcessAndRGBiiPaPti+0x1b8>
        int current_x = x_origin + mcu_col;
 800beaa:	9b00      	ldr	r3, [sp, #0]
        if (current_y >= 120)
 800beac:	f1be 0f77 	cmp.w	lr, #119	@ 0x77
        color = *pImg++;
 800beb0:	f10c 0c02 	add.w	ip, ip, #2
        int current_x = x_origin + mcu_col;
 800beb4:	eb04 0803 	add.w	r8, r4, r3
        if (current_y >= 120)
 800beb8:	dcf2      	bgt.n	800bea0 <_Z22DecodeandProcessAndRGBiiPaPti+0x160>
        color = *pImg++;
 800beba:	f83c 5c02 	ldrh.w	r5, [ip, #-2]
        if (scale_factor == 1) {
 800bebe:	f1ba 0f01 	cmp.w	sl, #1
        r = ((color & 0xF800) >> 11) * 8;
 800bec2:	ea4f 21d5 	mov.w	r1, r5, lsr #11
        g = ((color & 0x07E0) >> 5) * 4;
 800bec6:	f3c5 1245 	ubfx	r2, r5, #5, #6
        b = ((color & 0x001F) >> 0) * 8;
 800beca:	f005 031f 	and.w	r3, r5, #31
        lcd_data[index] = color;
 800bece:	803d      	strh	r5, [r7, #0]
        r = ((color & 0xF800) >> 11) * 8;
 800bed0:	ea4f 01c1 	mov.w	r1, r1, lsl #3
        g = ((color & 0x07E0) >> 5) * 4;
 800bed4:	ea4f 0282 	mov.w	r2, r2, lsl #2
        b = ((color & 0x001F) >> 0) * 8;
 800bed8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
        if (scale_factor == 1) {
 800bedc:	d1c1      	bne.n	800be62 <_Z22DecodeandProcessAndRGBiiPaPti+0x122>
          image_data[index * 3] = r - 128;
 800bede:	3980      	subs	r1, #128	@ 0x80
          image_data[index * 3 + 1] = g - 128;
 800bee0:	3a80      	subs	r2, #128	@ 0x80
          image_data[index * 3 + 2] = b - 128;
 800bee2:	3b80      	subs	r3, #128	@ 0x80
 800bee4:	46f3      	mov	fp, lr
          image_data[index * 3] = r - 128;
 800bee6:	b249      	sxtb	r1, r1
 800bee8:	4640      	mov	r0, r8
          image_data[index * 3 + 1] = g - 128;
 800beea:	b252      	sxtb	r2, r2
          image_data[index * 3 + 2] = b - 128;
 800beec:	b25b      	sxtb	r3, r3
          image_data[index * 3] = r - 128;
 800beee:	7031      	strb	r1, [r6, #0]
          image_data[index * 3 + 1] = g - 128;
 800bef0:	7072      	strb	r2, [r6, #1]
          image_data[index * 3 + 2] = b - 128;
 800bef2:	70b3      	strb	r3, [r6, #2]
          lcd_data[index] = color;
 800bef4:	803d      	strh	r5, [r7, #0]
        if (image_width % scale_factor != 0)
 800bef6:	e7c6      	b.n	800be86 <_Z22DecodeandProcessAndRGBiiPaPti+0x146>
    for (int mcu_row = 0; mcu_row < JpegDec.MCUHeight; mcu_row++) {
 800bef8:	9b08      	ldr	r3, [sp, #32]
 800befa:	9d03      	ldr	r5, [sp, #12]
 800befc:	eb03 040e 	add.w	r4, r3, lr
 800bf00:	4b0e      	ldr	r3, [pc, #56]	@ (800bf3c <_Z22DecodeandProcessAndRGBiiPaPti+0x1fc>)
 800bf02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf06:	42a3      	cmp	r3, r4
 800bf08:	dd06      	ble.n	800bf18 <_Z22DecodeandProcessAndRGBiiPaPti+0x1d8>
 800bf0a:	9b05      	ldr	r3, [sp, #20]
      for (int mcu_col = 0; mcu_col < JpegDec.MCUWidth; mcu_col++) {
 800bf0c:	f1b9 0f00 	cmp.w	r9, #0
 800bf10:	f10e 0e01 	add.w	lr, lr, #1
 800bf14:	441d      	add	r5, r3
 800bf16:	dc9a      	bgt.n	800be4e <_Z22DecodeandProcessAndRGBiiPaPti+0x10e>
  while (JpegDec.read()) {
 800bf18:	4808      	ldr	r0, [pc, #32]	@ (800bf3c <_Z22DecodeandProcessAndRGBiiPaPti+0x1fc>)
 800bf1a:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800bf1e:	e9dd 870a 	ldrd	r8, r7, [sp, #40]	@ 0x28
 800bf22:	f7ff fc73 	bl	800b80c <_ZN11JPEGDecoder4readEv>
 800bf26:	2800      	cmp	r0, #0
 800bf28:	f47f af50 	bne.w	800bdcc <_Z22DecodeandProcessAndRGBiiPaPti+0x8c>
      }
    }
  }
  // key line to fix broken code
  return 0;
}
 800bf2c:	b00f      	add	sp, #60	@ 0x3c
 800bf2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf32:	bf00      	nop
 800bf34:	20008de0 	.word	0x20008de0
 800bf38:	20008ddc 	.word	0x20008ddc
 800bf3c:	20008d48 	.word	0x20008d48

0800bf40 <_Z12StartCapturev>:
  read_fifo_burst();

  return 0;
}

int StartCapture() {
 800bf40:	b508      	push	{r3, lr}
void flush_fifo(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK); }
 800bf42:	2101      	movs	r1, #1
 800bf44:	2004      	movs	r0, #4
 800bf46:	f000 fa7b 	bl	800c440 <_Z11camWriteReghh>

  flush_fifo();
  HAL_Delay(1);
 800bf4a:	2001      	movs	r0, #1
 800bf4c:	f7fc fcd4 	bl	80088f8 <HAL_Delay>
void clear_fifo_flag(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK); }
 800bf50:	2101      	movs	r1, #1
 800bf52:	2004      	movs	r0, #4
 800bf54:	f000 fa74 	bl	800c440 <_Z11camWriteReghh>
  clear_fifo_flag();
  HAL_Delay(1);
 800bf58:	2001      	movs	r0, #1
 800bf5a:	f7fc fccd 	bl	80088f8 <HAL_Delay>
void start_capture(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_START_MASK); }
 800bf5e:	2004      	movs	r0, #4
 800bf60:	2102      	movs	r1, #2
 800bf62:	f000 fa6d 	bl	800c440 <_Z11camWriteReghh>

  start_capture();

  return 0;
}
 800bf66:	2000      	movs	r0, #0
 800bf68:	bd08      	pop	{r3, pc}
 800bf6a:	bf00      	nop

0800bf6c <_Z15read_fifo_burstv>:
  read_fifo_burst();

  return 0;
}

uint8_t read_fifo_burst() {
 800bf6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  len1 = camReadReg(FIFO_SIZE1);
 800bf6e:	2042      	movs	r0, #66	@ 0x42
uint8_t read_fifo_burst() {
 800bf70:	b0a9      	sub	sp, #164	@ 0xa4
  len1 = camReadReg(FIFO_SIZE1);
 800bf72:	f000 fabd 	bl	800c4f0 <_Z10camReadRegh>
 800bf76:	4604      	mov	r4, r0
  len2 = camReadReg(FIFO_SIZE2);
 800bf78:	2043      	movs	r0, #67	@ 0x43
static int start, end;
static char buf[100];

static inline void printLog(const char *s) {
	static int is_initialized = 0;
	if (!is_initialized) {
 800bf7a:	4f6d      	ldr	r7, [pc, #436]	@ (800c130 <_Z15read_fifo_burstv+0x1c4>)
 800bf7c:	f000 fab8 	bl	800c4f0 <_Z10camReadRegh>
 800bf80:	4605      	mov	r5, r0
  len3 = camReadReg(FIFO_SIZE3) & 0x7f;
 800bf82:	2044      	movs	r0, #68	@ 0x44
		UART.Instance = USART1;
 800bf84:	4e6b      	ldr	r6, [pc, #428]	@ (800c134 <_Z15read_fifo_burstv+0x1c8>)
 800bf86:	f000 fab3 	bl	800c4f0 <_Z10camReadRegh>
 800bf8a:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
  length = ((len3 << 16) | (len2 << 8) | len1) & 0x07fffff;
 800bf8e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  uint32_t length = read_fifo_length();
  char logbuf[150];
  memset(logbuf, 0, sizeof(logbuf));  // Clear buffer
 800bf92:	2296      	movs	r2, #150	@ 0x96
 800bf94:	2100      	movs	r1, #0
  length = ((len3 << 16) | (len2 << 8) | len1) & 0x07fffff;
 800bf96:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
  memset(logbuf, 0, sizeof(logbuf));  // Clear buffer
 800bf9a:	a802      	add	r0, sp, #8
 800bf9c:	f017 fd42 	bl	8023a24 <memset>
  snprintf(logbuf, sizeof(logbuf), "Starting FIFO read, length: %lu\r\n", length);
 800bfa0:	4a65      	ldr	r2, [pc, #404]	@ (800c138 <_Z15read_fifo_burstv+0x1cc>)
 800bfa2:	4623      	mov	r3, r4
 800bfa4:	2196      	movs	r1, #150	@ 0x96
 800bfa6:	a802      	add	r0, sp, #8
 800bfa8:	f017 f994 	bl	80232d4 <snprintf>
	if (!is_initialized) {
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d049      	beq.n	800c046 <_Z15read_fifo_burstv+0xda>
		if (HAL_UART_Init(&UART) != HAL_OK) {
			//Error handling
		}
		is_initialized = 1;
	}
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800bfb2:	a802      	add	r0, sp, #8
 800bfb4:	f7fa f974 	bl	80062a0 <strlen>
 800bfb8:	230a      	movs	r3, #10
 800bfba:	b282      	uxth	r2, r0
 800bfbc:	a902      	add	r1, sp, #8
 800bfbe:	485d      	ldr	r0, [pc, #372]	@ (800c134 <_Z15read_fifo_burstv+0x1c8>)
 800bfc0:	f7fe ffea 	bl	800af98 <HAL_UART_Transmit>
  printLog(logbuf);

  if (length >= MAX_FIFO_SIZE) {
 800bfc4:	4b5d      	ldr	r3, [pc, #372]	@ (800c13c <_Z15read_fifo_burstv+0x1d0>)
 800bfc6:	429c      	cmp	r4, r3
 800bfc8:	d85d      	bhi.n	800c086 <_Z15read_fifo_burstv+0x11a>
    memset(logbuf, 0, sizeof(logbuf));
    snprintf(logbuf, sizeof(logbuf), "Error: FIFO length too large: %lu\r\n", length);
    printLog(logbuf);
    return 0;
  }
  if (length == 0) {
 800bfca:	2c00      	cmp	r4, #0
 800bfcc:	d04f      	beq.n	800c06e <_Z15read_fifo_burstv+0x102>
    printLog("Error: FIFO length is 0\r\n");
    return 0;
  }
  ARDUCAM_CS_LOW;
 800bfce:	2200      	movs	r2, #0
 800bfd0:	2101      	movs	r1, #1
 800bfd2:	485b      	ldr	r0, [pc, #364]	@ (800c140 <_Z15read_fifo_burstv+0x1d4>)
  volatile uint8_t burst = camTransfer(BURST_FIFO_READ);
  int index;

  camTransfers(imgBuf, length);
 800bfd4:	4d5b      	ldr	r5, [pc, #364]	@ (800c144 <_Z15read_fifo_burstv+0x1d8>)
  ARDUCAM_CS_LOW;
 800bfd6:	f7fd f8ac 	bl	8009132 <HAL_GPIO_WritePin>
  volatile uint8_t burst = camTransfer(BURST_FIFO_READ);
 800bfda:	203c      	movs	r0, #60	@ 0x3c
 800bfdc:	f000 fa54 	bl	800c488 <_Z11camTransferh>
  camTransfers(imgBuf, length);
 800bfe0:	4621      	mov	r1, r4
  volatile uint8_t burst = camTransfer(BURST_FIFO_READ);
 800bfe2:	f88d 0007 	strb.w	r0, [sp, #7]
  camTransfers(imgBuf, length);
 800bfe6:	4628      	mov	r0, r5
 800bfe8:	f000 fa62 	bl	800c4b0 <_Z12camTransfersPhm>

  for (index = length - 1; index >= 0; index--) {
 800bfec:	1960      	adds	r0, r4, r5
 800bfee:	1e63      	subs	r3, r4, #1
 800bff0:	e001      	b.n	800bff6 <_Z15read_fifo_burstv+0x8a>
 800bff2:	3b01      	subs	r3, #1
 800bff4:	d304      	bcc.n	800c000 <_Z15read_fifo_burstv+0x94>
    if (imgBuf[index] != 0) {
 800bff6:	f810 2d01 	ldrb.w	r2, [r0, #-1]!
 800bffa:	2a00      	cmp	r2, #0
 800bffc:	d0f9      	beq.n	800bff2 <_Z15read_fifo_burstv+0x86>
      break;
    }
  }

  imgLength = index + 1;
 800bffe:	1c5a      	adds	r2, r3, #1
 800c000:	4c51      	ldr	r4, [pc, #324]	@ (800c148 <_Z15read_fifo_burstv+0x1dc>)

  ARDUCAM_CS_HIGH;
 800c002:	484f      	ldr	r0, [pc, #316]	@ (800c140 <_Z15read_fifo_burstv+0x1d4>)
  imgLength = index + 1;
 800c004:	6022      	str	r2, [r4, #0]
  ARDUCAM_CS_HIGH;
 800c006:	2201      	movs	r2, #1
 800c008:	4611      	mov	r1, r2
 800c00a:	f7fd f892 	bl	8009132 <HAL_GPIO_WritePin>

  is_header = false;
 800c00e:	4b4f      	ldr	r3, [pc, #316]	@ (800c14c <_Z15read_fifo_burstv+0x1e0>)
 800c010:	2100      	movs	r1, #0
  memset(logbuf, 0, sizeof(logbuf));
 800c012:	2296      	movs	r2, #150	@ 0x96
 800c014:	a802      	add	r0, sp, #8
  is_header = false;
 800c016:	7019      	strb	r1, [r3, #0]
  memset(logbuf, 0, sizeof(logbuf));
 800c018:	f017 fd04 	bl	8023a24 <memset>
  snprintf(logbuf, sizeof(logbuf), "Successfully processed %lu bytes\r\n", imgLength);
 800c01c:	6823      	ldr	r3, [r4, #0]
 800c01e:	2196      	movs	r1, #150	@ 0x96
 800c020:	4a4b      	ldr	r2, [pc, #300]	@ (800c150 <_Z15read_fifo_burstv+0x1e4>)
 800c022:	a802      	add	r0, sp, #8
 800c024:	f017 f956 	bl	80232d4 <snprintf>
	if (!is_initialized) {
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d043      	beq.n	800c0b6 <_Z15read_fifo_burstv+0x14a>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800c02e:	a802      	add	r0, sp, #8
 800c030:	f7fa f936 	bl	80062a0 <strlen>
 800c034:	230a      	movs	r3, #10
 800c036:	b282      	uxth	r2, r0
 800c038:	a902      	add	r1, sp, #8
 800c03a:	483e      	ldr	r0, [pc, #248]	@ (800c134 <_Z15read_fifo_burstv+0x1c8>)
 800c03c:	f7fe ffac 	bl	800af98 <HAL_UART_Transmit>
  printLog(logbuf);
  return 1;
 800c040:	2001      	movs	r0, #1
}
 800c042:	b029      	add	sp, #164	@ 0xa4
 800c044:	bdf0      	pop	{r4, r5, r6, r7, pc}
		UART.Init.BaudRate = 115200;
 800c046:	4a43      	ldr	r2, [pc, #268]	@ (800c154 <_Z15read_fifo_burstv+0x1e8>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800c048:	4630      	mov	r0, r6
		UART.Init.BaudRate = 115200;
 800c04a:	6133      	str	r3, [r6, #16]
 800c04c:	e9c6 3302 	strd	r3, r3, [r6, #8]
 800c050:	e9c6 3306 	strd	r3, r3, [r6, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800c054:	e9c6 3308 	strd	r3, r3, [r6, #32]
		UART.Init.BaudRate = 115200;
 800c058:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800c05c:	e9c6 2300 	strd	r2, r3, [r6]
 800c060:	230c      	movs	r3, #12
 800c062:	6173      	str	r3, [r6, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800c064:	f7ff fad1 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800c068:	2301      	movs	r3, #1
 800c06a:	603b      	str	r3, [r7, #0]
 800c06c:	e7a1      	b.n	800bfb2 <_Z15read_fifo_burstv+0x46>
	if (!is_initialized) {
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d034      	beq.n	800c0de <_Z15read_fifo_burstv+0x172>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800c074:	230a      	movs	r3, #10
 800c076:	2219      	movs	r2, #25
 800c078:	4937      	ldr	r1, [pc, #220]	@ (800c158 <_Z15read_fifo_burstv+0x1ec>)
 800c07a:	482e      	ldr	r0, [pc, #184]	@ (800c134 <_Z15read_fifo_burstv+0x1c8>)
 800c07c:	f7fe ff8c 	bl	800af98 <HAL_UART_Transmit>
    return 0;
 800c080:	2000      	movs	r0, #0
}
 800c082:	b029      	add	sp, #164	@ 0xa4
 800c084:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memset(logbuf, 0, sizeof(logbuf));
 800c086:	2296      	movs	r2, #150	@ 0x96
 800c088:	2100      	movs	r1, #0
 800c08a:	a802      	add	r0, sp, #8
 800c08c:	f017 fcca 	bl	8023a24 <memset>
    snprintf(logbuf, sizeof(logbuf), "Error: FIFO length too large: %lu\r\n", length);
 800c090:	4623      	mov	r3, r4
 800c092:	4a32      	ldr	r2, [pc, #200]	@ (800c15c <_Z15read_fifo_burstv+0x1f0>)
 800c094:	2196      	movs	r1, #150	@ 0x96
 800c096:	a802      	add	r0, sp, #8
 800c098:	f017 f91c 	bl	80232d4 <snprintf>
	if (!is_initialized) {
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d031      	beq.n	800c106 <_Z15read_fifo_burstv+0x19a>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800c0a2:	a802      	add	r0, sp, #8
 800c0a4:	f7fa f8fc 	bl	80062a0 <strlen>
 800c0a8:	230a      	movs	r3, #10
 800c0aa:	b282      	uxth	r2, r0
 800c0ac:	a902      	add	r1, sp, #8
 800c0ae:	4821      	ldr	r0, [pc, #132]	@ (800c134 <_Z15read_fifo_burstv+0x1c8>)
 800c0b0:	f7fe ff72 	bl	800af98 <HAL_UART_Transmit>
}
 800c0b4:	e7e4      	b.n	800c080 <_Z15read_fifo_burstv+0x114>
		UART.Instance = USART1;
 800c0b6:	4a27      	ldr	r2, [pc, #156]	@ (800c154 <_Z15read_fifo_burstv+0x1e8>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800c0b8:	481e      	ldr	r0, [pc, #120]	@ (800c134 <_Z15read_fifo_burstv+0x1c8>)
		UART.Instance = USART1;
 800c0ba:	6032      	str	r2, [r6, #0]
		UART.Init.BaudRate = 115200;
 800c0bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800c0c0:	6133      	str	r3, [r6, #16]
 800c0c2:	6072      	str	r2, [r6, #4]
 800c0c4:	220c      	movs	r2, #12
 800c0c6:	e9c6 3302 	strd	r3, r3, [r6, #8]
 800c0ca:	e9c6 3306 	strd	r3, r3, [r6, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800c0ce:	e9c6 3308 	strd	r3, r3, [r6, #32]
		UART.Init.BaudRate = 115200;
 800c0d2:	6172      	str	r2, [r6, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800c0d4:	f7ff fa99 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800c0d8:	2301      	movs	r3, #1
 800c0da:	603b      	str	r3, [r7, #0]
 800c0dc:	e7a7      	b.n	800c02e <_Z15read_fifo_burstv+0xc2>
		UART.Instance = USART1;
 800c0de:	4a1d      	ldr	r2, [pc, #116]	@ (800c154 <_Z15read_fifo_burstv+0x1e8>)
		UART.Init.BaudRate = 115200;
 800c0e0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800c0e4:	4813      	ldr	r0, [pc, #76]	@ (800c134 <_Z15read_fifo_burstv+0x1c8>)
		UART.Init.BaudRate = 115200;
 800c0e6:	6134      	str	r4, [r6, #16]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800c0e8:	6274      	str	r4, [r6, #36]	@ 0x24
		UART.Init.BaudRate = 115200;
 800c0ea:	e9c6 2300 	strd	r2, r3, [r6]
 800c0ee:	230c      	movs	r3, #12
 800c0f0:	e9c6 4402 	strd	r4, r4, [r6, #8]
 800c0f4:	e9c6 3405 	strd	r3, r4, [r6, #20]
 800c0f8:	e9c6 4407 	strd	r4, r4, [r6, #28]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800c0fc:	f7ff fa85 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800c100:	2301      	movs	r3, #1
 800c102:	603b      	str	r3, [r7, #0]
 800c104:	e7b6      	b.n	800c074 <_Z15read_fifo_burstv+0x108>
		UART.Instance = USART1;
 800c106:	4a13      	ldr	r2, [pc, #76]	@ (800c154 <_Z15read_fifo_burstv+0x1e8>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800c108:	480a      	ldr	r0, [pc, #40]	@ (800c134 <_Z15read_fifo_burstv+0x1c8>)
		UART.Instance = USART1;
 800c10a:	6032      	str	r2, [r6, #0]
		UART.Init.BaudRate = 115200;
 800c10c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800c110:	6133      	str	r3, [r6, #16]
 800c112:	6072      	str	r2, [r6, #4]
 800c114:	220c      	movs	r2, #12
 800c116:	e9c6 3302 	strd	r3, r3, [r6, #8]
 800c11a:	e9c6 3306 	strd	r3, r3, [r6, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800c11e:	e9c6 3308 	strd	r3, r3, [r6, #32]
		UART.Init.BaudRate = 115200;
 800c122:	6172      	str	r2, [r6, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800c124:	f7ff fa71 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800c128:	2301      	movs	r3, #1
 800c12a:	603b      	str	r3, [r7, #0]
 800c12c:	e7b9      	b.n	800c0a2 <_Z15read_fifo_burstv+0x136>
 800c12e:	bf00      	nop
 800c130:	2000a1e0 	.word	0x2000a1e0
 800c134:	2000a1e8 	.word	0x2000a1e8
 800c138:	0802d17c 	.word	0x0802d17c
 800c13c:	0005fffe 	.word	0x0005fffe
 800c140:	40022000 	.word	0x40022000
 800c144:	20008de0 	.word	0x20008de0
 800c148:	20008ddc 	.word	0x20008ddc
 800c14c:	20008dd8 	.word	0x20008dd8
 800c150:	0802d1e0 	.word	0x0802d1e0
 800c154:	40011000 	.word	0x40011000
 800c158:	0802d1c4 	.word	0x0802d1c4
 800c15c:	0802d1a0 	.word	0x0802d1a0

0800c160 <_Z11ReadCapturev>:
int ReadCapture() {
 800c160:	b508      	push	{r3, lr}
  while (!camReadRegBit(ARDUCHIP_TRIG, CAP_DONE_MASK)) {
 800c162:	2108      	movs	r1, #8
 800c164:	2041      	movs	r0, #65	@ 0x41
 800c166:	f000 f9e5 	bl	800c534 <_Z13camReadRegBithh>
 800c16a:	2800      	cmp	r0, #0
 800c16c:	d0f9      	beq.n	800c162 <_Z11ReadCapturev+0x2>
void clear_fifo_flag(void) { camWriteReg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK); }
 800c16e:	2101      	movs	r1, #1
 800c170:	2004      	movs	r0, #4
 800c172:	f000 f965 	bl	800c440 <_Z11camWriteReghh>
  read_fifo_burst();
 800c176:	f7ff fef9 	bl	800bf6c <_Z15read_fifo_burstv>
}
 800c17a:	2000      	movs	r0, #0
 800c17c:	bd08      	pop	{r3, pc}
 800c17e:	bf00      	nop

0800c180 <_Z11camI2CSetupv>:
  while (cycleCount--)
    ;
}

static I2C_HandleTypeDef I2cHandle;
int camI2CSetup() {
 800c180:	b5f0      	push	{r4, r5, r6, r7, lr}
  int error = 0;

  I2cHandle.Instance = I2Cx;
 800c182:	4a35      	ldr	r2, [pc, #212]	@ (800c258 <_Z11camI2CSetupv+0xd8>)
  I2cHandle.Init.Timing = I2C_TIMING;
  I2cHandle.Init.OwnAddress1 = I2C_ADDRESS;
  I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c184:	2600      	movs	r6, #0
  I2cHandle.Instance = I2Cx;
 800c186:	4c35      	ldr	r4, [pc, #212]	@ (800c25c <_Z11camI2CSetupv+0xdc>)
  I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c188:	2501      	movs	r5, #1
  I2cHandle.Init.Timing = I2C_TIMING;
 800c18a:	4b35      	ldr	r3, [pc, #212]	@ (800c260 <_Z11camI2CSetupv+0xe0>)
int camI2CSetup() {
 800c18c:	b085      	sub	sp, #20
  I2cHandle.Instance = I2Cx;
 800c18e:	6022      	str	r2, [r4, #0]
  I2cHandle.Init.OwnAddress1 = I2C_ADDRESS;
 800c190:	220f      	movs	r2, #15
  I2cHandle.Init.Timing = I2C_TIMING;
 800c192:	6063      	str	r3, [r4, #4]
  I2cHandle.Init.OwnAddress2 = 0xFF;
 800c194:	23ff      	movs	r3, #255	@ 0xff
  I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;

  if (HAL_I2C_Init(&I2cHandle) != HAL_OK) {
 800c196:	4620      	mov	r0, r4
  I2cHandle.Init.OwnAddress1 = I2C_ADDRESS;
 800c198:	60a2      	str	r2, [r4, #8]
  I2cHandle.Init.OwnAddress2 = 0xFF;
 800c19a:	6163      	str	r3, [r4, #20]
  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c19c:	6126      	str	r6, [r4, #16]
  I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800c19e:	61e6      	str	r6, [r4, #28]
  I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c1a0:	6226      	str	r6, [r4, #32]
  I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c1a2:	60e5      	str	r5, [r4, #12]
  if (HAL_I2C_Init(&I2cHandle) != HAL_OK) {
 800c1a4:	f7fd f8fc 	bl	80093a0 <HAL_I2C_Init>
 800c1a8:	4607      	mov	r7, r0

    error++;
  }

  HAL_I2CEx_ConfigAnalogFilter(&I2cHandle, I2C_ANALOGFILTER_ENABLE);
 800c1aa:	4631      	mov	r1, r6
 800c1ac:	4620      	mov	r0, r4
  if (HAL_I2C_Init(&I2cHandle) != HAL_OK) {
 800c1ae:	1bbf      	subs	r7, r7, r6
#define TEST
int wrSensorReg8_8(uint8_t regID, uint8_t regDat) {
  uint8_t tx_buffer[2];
  tx_buffer[0] = regID & 0xFF;
  tx_buffer[1] = regDat & 0xFF;
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c1b0:	f04f 060a 	mov.w	r6, #10
  if (HAL_I2C_Init(&I2cHandle) != HAL_OK) {
 800c1b4:	bf18      	it	ne
 800c1b6:	2701      	movne	r7, #1
  HAL_I2CEx_ConfigAnalogFilter(&I2cHandle, I2C_ANALOGFILTER_ENABLE);
 800c1b8:	f7fd fae0 	bl	800977c <HAL_I2CEx_ConfigAnalogFilter>
  tx_buffer[0] = regID & 0xFF;
 800c1bc:	f240 13ff 	movw	r3, #511	@ 0x1ff
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c1c0:	aa03      	add	r2, sp, #12
 800c1c2:	2160      	movs	r1, #96	@ 0x60
 800c1c4:	4620      	mov	r0, r4
  tx_buffer[0] = regID & 0xFF;
 800c1c6:	f8ad 300c 	strh.w	r3, [sp, #12]
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c1ca:	2302      	movs	r3, #2
 800c1cc:	9600      	str	r6, [sp, #0]
 800c1ce:	f7fd f945 	bl	800945c <HAL_I2C_Master_Transmit>
                          sizeof(tx_buffer), SSCB_TIMEOUT);

  HAL_Delay(1);
 800c1d2:	4628      	mov	r0, r5
 800c1d4:	f7fc fb90 	bl	80088f8 <HAL_Delay>

  return 1;
}

int rdSensorReg8_8(uint8_t regID, uint8_t *regDat) {
  if (HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, &regID, 1,
 800c1d8:	462b      	mov	r3, r5
 800c1da:	aa03      	add	r2, sp, #12
 800c1dc:	2160      	movs	r1, #96	@ 0x60
 800c1de:	4620      	mov	r0, r4
 800c1e0:	9600      	str	r6, [sp, #0]
 800c1e2:	f88d 600c 	strb.w	r6, [sp, #12]
 800c1e6:	f7fd f939 	bl	800945c <HAL_I2C_Master_Transmit>
 800c1ea:	b198      	cbz	r0, 800c214 <_Z11camI2CSetupv+0x94>
  rdSensorReg8_8(OV2640_CHIPID_LOW, &pid);
 800c1ec:	210b      	movs	r1, #11
  if (HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, &regID, 1,
 800c1ee:	240a      	movs	r4, #10
 800c1f0:	2301      	movs	r3, #1
 800c1f2:	aa03      	add	r2, sp, #12
 800c1f4:	f88d 100c 	strb.w	r1, [sp, #12]
 800c1f8:	2160      	movs	r1, #96	@ 0x60
 800c1fa:	4818      	ldr	r0, [pc, #96]	@ (800c25c <_Z11camI2CSetupv+0xdc>)
 800c1fc:	9400      	str	r4, [sp, #0]
 800c1fe:	f7fd f92d 	bl	800945c <HAL_I2C_Master_Transmit>
 800c202:	b1c0      	cbz	r0, 800c236 <_Z11camI2CSetupv+0xb6>
  if ((vid != 0x26) && ((pid != 0x41) || (pid != 0x42))) {
 800c204:	f89d 300a 	ldrb.w	r3, [sp, #10]
}
 800c208:	2b26      	cmp	r3, #38	@ 0x26
 800c20a:	bf0c      	ite	eq
 800c20c:	4638      	moveq	r0, r7
 800c20e:	1c78      	addne	r0, r7, #1
 800c210:	b005      	add	sp, #20
 800c212:	bdf0      	pop	{r4, r5, r6, r7, pc}
                              SSCB_TIMEOUT) != HAL_OK)
    return false;

  HAL_Delay(1);
 800c214:	4628      	mov	r0, r5
 800c216:	f7fc fb6f 	bl	80088f8 <HAL_Delay>

  if (HAL_I2C_Master_Receive(&I2cHandle, CAM_READ_ADDRESS, (uint8_t *)regDat, 1,
 800c21a:	4620      	mov	r0, r4
 800c21c:	462b      	mov	r3, r5
 800c21e:	eb0d 0206 	add.w	r2, sp, r6
 800c222:	2161      	movs	r1, #97	@ 0x61
 800c224:	9600      	str	r6, [sp, #0]
 800c226:	f7fd f9e1 	bl	80095ec <HAL_I2C_Master_Receive>
 800c22a:	2800      	cmp	r0, #0
 800c22c:	d1de      	bne.n	800c1ec <_Z11camI2CSetupv+0x6c>
                             SSCB_TIMEOUT) != HAL_OK)
    return false;

  HAL_Delay(1);
 800c22e:	4628      	mov	r0, r5
 800c230:	f7fc fb62 	bl	80088f8 <HAL_Delay>
  return 1;
 800c234:	e7da      	b.n	800c1ec <_Z11camI2CSetupv+0x6c>
  HAL_Delay(1);
 800c236:	2001      	movs	r0, #1
 800c238:	f7fc fb5e 	bl	80088f8 <HAL_Delay>
  if (HAL_I2C_Master_Receive(&I2cHandle, CAM_READ_ADDRESS, (uint8_t *)regDat, 1,
 800c23c:	2301      	movs	r3, #1
 800c23e:	f10d 020b 	add.w	r2, sp, #11
 800c242:	2161      	movs	r1, #97	@ 0x61
 800c244:	4805      	ldr	r0, [pc, #20]	@ (800c25c <_Z11camI2CSetupv+0xdc>)
 800c246:	9400      	str	r4, [sp, #0]
 800c248:	f7fd f9d0 	bl	80095ec <HAL_I2C_Master_Receive>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d1d9      	bne.n	800c204 <_Z11camI2CSetupv+0x84>
  HAL_Delay(1);
 800c250:	2001      	movs	r0, #1
 800c252:	f7fc fb51 	bl	80088f8 <HAL_Delay>
  return 1;
 800c256:	e7d5      	b.n	800c204 <_Z11camI2CSetupv+0x84>
 800c258:	40005400 	.word	0x40005400
 800c25c:	2000a258 	.word	0x2000a258
 800c260:	40912732 	.word	0x40912732

0800c264 <_Z14wrSensorReg8_8hh>:
int wrSensorReg8_8(uint8_t regID, uint8_t regDat) {
 800c264:	b510      	push	{r4, lr}
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c266:	240a      	movs	r4, #10
int wrSensorReg8_8(uint8_t regID, uint8_t regDat) {
 800c268:	b084      	sub	sp, #16
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c26a:	2302      	movs	r3, #2
 800c26c:	aa03      	add	r2, sp, #12
  tx_buffer[0] = regID & 0xFF;
 800c26e:	f88d 000c 	strb.w	r0, [sp, #12]
  tx_buffer[1] = regDat & 0xFF;
 800c272:	f88d 100d 	strb.w	r1, [sp, #13]
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c276:	2160      	movs	r1, #96	@ 0x60
 800c278:	9400      	str	r4, [sp, #0]
 800c27a:	4804      	ldr	r0, [pc, #16]	@ (800c28c <_Z14wrSensorReg8_8hh+0x28>)
 800c27c:	f7fd f8ee 	bl	800945c <HAL_I2C_Master_Transmit>
  HAL_Delay(1);
 800c280:	2001      	movs	r0, #1
 800c282:	f7fc fb39 	bl	80088f8 <HAL_Delay>
}
 800c286:	2001      	movs	r0, #1
 800c288:	b004      	add	sp, #16
 800c28a:	bd10      	pop	{r4, pc}
 800c28c:	2000a258 	.word	0x2000a258

0800c290 <_Z15wrSensorRegs8_8PK10sensor_reg>:
int wrSensorRegs8_8(const struct sensor_reg reglist[]) {
 800c290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c294:	f04f 080a 	mov.w	r8, #10
int wrSensorRegs8_8(const struct sensor_reg reglist[]) {
 800c298:	b084      	sub	sp, #16
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c29a:	4f0d      	ldr	r7, [pc, #52]	@ (800c2d0 <_Z15wrSensorRegs8_8PK10sensor_reg+0x40>)
int wrSensorRegs8_8(const struct sensor_reg reglist[]) {
 800c29c:	4604      	mov	r4, r0
    reg_addr = next->reg;
 800c29e:	7825      	ldrb	r5, [r4, #0]
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c2a0:	2302      	movs	r3, #2
    reg_val = next->val;
 800c2a2:	7866      	ldrb	r6, [r4, #1]
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c2a4:	aa03      	add	r2, sp, #12
    reg_addr = next->reg;
 800c2a6:	f834 cb02 	ldrh.w	ip, [r4], #2
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c2aa:	2160      	movs	r1, #96	@ 0x60
 800c2ac:	4638      	mov	r0, r7
  while ((reg_addr != 0xff) | (reg_val != 0xff)) {
 800c2ae:	4035      	ands	r5, r6
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c2b0:	f8cd 8000 	str.w	r8, [sp]
  tx_buffer[0] = regID & 0xFF;
 800c2b4:	f8ad c00c 	strh.w	ip, [sp, #12]
  HAL_I2C_Master_Transmit(&I2cHandle, CAM_WRITE_ADDRESS, (uint8_t *)tx_buffer,
 800c2b8:	f7fd f8d0 	bl	800945c <HAL_I2C_Master_Transmit>
  HAL_Delay(1);
 800c2bc:	2001      	movs	r0, #1
 800c2be:	f7fc fb1b 	bl	80088f8 <HAL_Delay>
  while ((reg_addr != 0xff) | (reg_val != 0xff)) {
 800c2c2:	2dff      	cmp	r5, #255	@ 0xff
 800c2c4:	d1eb      	bne.n	800c29e <_Z15wrSensorRegs8_8PK10sensor_reg+0xe>
}
 800c2c6:	2001      	movs	r0, #1
 800c2c8:	b004      	add	sp, #16
 800c2ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2ce:	bf00      	nop
 800c2d0:	2000a258 	.word	0x2000a258

0800c2d4 <_Z15camSPIErrorTestv>:
  camSPIReset();
  error += camSPIErrorTest();
  return error;
}

int camSPIErrorTest() {
 800c2d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t val = 0x55;
  volatile uint8_t rval;
  int error = 0;
 800c2d8:	f04f 0800 	mov.w	r8, #0
int camSPIErrorTest() {
 800c2dc:	b086      	sub	sp, #24
  uint8_t val = 0x55;
 800c2de:	2455      	movs	r4, #85	@ 0x55
  HAL_Delay(100);
}

void camWriteReg(const uint8_t reg, const uint8_t val) {
  uint8_t buff[2] = {reg | 0x80, val};
  ARDUCAM_CS_LOW;
 800c2e0:	4d1f      	ldr	r5, [pc, #124]	@ (800c360 <_Z15camSPIErrorTestv+0x8c>)
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800c2e2:	4e20      	ldr	r6, [pc, #128]	@ (800c364 <_Z15camSPIErrorTestv+0x90>)
    val++;
 800c2e4:	3401      	adds	r4, #1
  uint8_t buff[2] = {reg | 0x80, val};
 800c2e6:	2380      	movs	r3, #128	@ 0x80
  ARDUCAM_CS_LOW;
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	2101      	movs	r1, #1
    val++;
 800c2ec:	b2e4      	uxtb	r4, r4
  ARDUCAM_CS_LOW;
 800c2ee:	4628      	mov	r0, r5
  uint8_t buff[2] = {reg | 0x80, val};
 800c2f0:	f88d 3014 	strb.w	r3, [sp, #20]

uint8_t camReadReg(const uint8_t reg) {
  uint8_t buff[2] = {reg, 0x00};
  uint8_t rbuff[2];
  ARDUCAM_CS_LOW;
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&buff, (uint8_t *)&rbuff, 2,
 800c2f4:	2764      	movs	r7, #100	@ 0x64
  uint8_t buff[2] = {reg | 0x80, val};
 800c2f6:	f88d 4015 	strb.w	r4, [sp, #21]
  ARDUCAM_CS_LOW;
 800c2fa:	f7fc ff1a 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800c2fe:	2364      	movs	r3, #100	@ 0x64
 800c300:	2202      	movs	r2, #2
 800c302:	a905      	add	r1, sp, #20
 800c304:	4630      	mov	r0, r6
 800c306:	f7fe fbcb 	bl	800aaa0 <HAL_SPI_Transmit>
  ARDUCAM_CS_HIGH;
 800c30a:	2201      	movs	r2, #1
 800c30c:	4628      	mov	r0, r5
 800c30e:	4611      	mov	r1, r2
 800c310:	f7fc ff0f 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800c314:	2001      	movs	r0, #1
 800c316:	f7fc faef 	bl	80088f8 <HAL_Delay>
  uint8_t buff[2] = {reg, 0x00};
 800c31a:	2200      	movs	r2, #0
  ARDUCAM_CS_LOW;
 800c31c:	2101      	movs	r1, #1
 800c31e:	4628      	mov	r0, r5
  uint8_t buff[2] = {reg, 0x00};
 800c320:	f8ad 2010 	strh.w	r2, [sp, #16]
  ARDUCAM_CS_LOW;
 800c324:	f7fc ff05 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&buff, (uint8_t *)&rbuff, 2,
 800c328:	2302      	movs	r3, #2
 800c32a:	aa05      	add	r2, sp, #20
 800c32c:	a904      	add	r1, sp, #16
 800c32e:	4630      	mov	r0, r6
 800c330:	9700      	str	r7, [sp, #0]
 800c332:	f7fe fc84 	bl	800ac3e <HAL_SPI_TransmitReceive>
                          100);
  ARDUCAM_CS_HIGH;
 800c336:	2201      	movs	r2, #1
 800c338:	4628      	mov	r0, r5
 800c33a:	4611      	mov	r1, r2
 800c33c:	f7fc fef9 	bl	8009132 <HAL_GPIO_WritePin>

  return rbuff[1];
 800c340:	f89d 3015 	ldrb.w	r3, [sp, #21]
    rval = camReadReg(0x00);
 800c344:	f88d 300f 	strb.w	r3, [sp, #15]
    if (rval != val)
 800c348:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800c34c:	42a3      	cmp	r3, r4
      error++;
 800c34e:	bf18      	it	ne
 800c350:	f108 0801 	addne.w	r8, r8, #1
  for (int i = 0; i < 10; i++) {
 800c354:	2c5f      	cmp	r4, #95	@ 0x5f
 800c356:	d1c5      	bne.n	800c2e4 <_Z15camSPIErrorTestv+0x10>
}
 800c358:	4640      	mov	r0, r8
 800c35a:	b006      	add	sp, #24
 800c35c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c360:	40022000 	.word	0x40022000
 800c364:	2000c248 	.word	0x2000c248

0800c368 <_Z11camSPISetupv>:
int camSPISetup() {
 800c368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800c36c:	2310      	movs	r3, #16
  SpiHandle.Instance = SPIx;
 800c36e:	4c31      	ldr	r4, [pc, #196]	@ (800c434 <_Z11camSPISetupv+0xcc>)
  SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 800c370:	2600      	movs	r6, #0
  SpiHandle.Instance = SPIx;
 800c372:	4a31      	ldr	r2, [pc, #196]	@ (800c438 <_Z11camSPISetupv+0xd0>)
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800c374:	61e3      	str	r3, [r4, #28]
  SpiHandle.Init.CRCPolynomial = 7;
 800c376:	2307      	movs	r3, #7
int camSPISetup() {
 800c378:	b087      	sub	sp, #28
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800c37a:	4f30      	ldr	r7, [pc, #192]	@ (800c43c <_Z11camSPISetupv+0xd4>)
  SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 800c37c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
  SpiHandle.Instance = SPIx;
 800c380:	6022      	str	r2, [r4, #0]
  SpiHandle.Init.NSS = SPI_NSS_SOFT;
 800c382:	f44f 7200 	mov.w	r2, #512	@ 0x200
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800c386:	2501      	movs	r5, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800c388:	f04f 0902 	mov.w	r9, #2
  if (HAL_SPI_Init(&SpiHandle) != HAL_OK) {
 800c38c:	4620      	mov	r0, r4
  SpiHandle.Init.NSS = SPI_NSS_SOFT;
 800c38e:	61a2      	str	r2, [r4, #24]
  SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 800c390:	60e1      	str	r1, [r4, #12]
  SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 800c392:	60a6      	str	r6, [r4, #8]
  SpiHandle.Init.CRCPolynomial = 7;
 800c394:	e9c4 630a 	strd	r6, r3, [r4, #40]	@ 0x28
  SpiHandle.Init.Mode = SPI_MODE_MASTER;
 800c398:	f44f 7382 	mov.w	r3, #260	@ 0x104
  SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 800c39c:	e9c4 6604 	strd	r6, r6, [r4, #16]
  SpiHandle.Init.Mode = SPI_MODE_MASTER;
 800c3a0:	6063      	str	r3, [r4, #4]
  SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 800c3a2:	e9c4 6608 	strd	r6, r6, [r4, #32]
  if (HAL_SPI_Init(&SpiHandle) != HAL_OK) {
 800c3a6:	f7fe fb19 	bl	800a9dc <HAL_SPI_Init>
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800c3aa:	a901      	add	r1, sp, #4
  if (HAL_SPI_Init(&SpiHandle) != HAL_OK) {
 800c3ac:	4680      	mov	r8, r0
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800c3ae:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800c3b0:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800c3b2:	f8cd 9010 	str.w	r9, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c3b6:	e9cd 5502 	strd	r5, r5, [sp, #8]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800c3ba:	f7fc fdc1 	bl	8008f40 <HAL_GPIO_Init>
  uint8_t buff[2] = {reg | 0x80, val};
 800c3be:	f248 0387 	movw	r3, #32903	@ 0x8087
  ARDUCAM_CS_LOW;
 800c3c2:	4632      	mov	r2, r6
 800c3c4:	4629      	mov	r1, r5
 800c3c6:	4638      	mov	r0, r7
  uint8_t buff[2] = {reg | 0x80, val};
 800c3c8:	f8ad 3000 	strh.w	r3, [sp]
  ARDUCAM_CS_LOW;
 800c3cc:	f7fc feb1 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800c3d0:	2364      	movs	r3, #100	@ 0x64
 800c3d2:	464a      	mov	r2, r9
 800c3d4:	4669      	mov	r1, sp
 800c3d6:	4620      	mov	r0, r4
 800c3d8:	f7fe fb62 	bl	800aaa0 <HAL_SPI_Transmit>
  ARDUCAM_CS_HIGH;
 800c3dc:	462a      	mov	r2, r5
 800c3de:	4629      	mov	r1, r5
 800c3e0:	4638      	mov	r0, r7
 800c3e2:	f7fc fea6 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800c3e6:	4628      	mov	r0, r5
 800c3e8:	f7fc fa86 	bl	80088f8 <HAL_Delay>
  HAL_Delay(100);
 800c3ec:	2064      	movs	r0, #100	@ 0x64
 800c3ee:	f7fc fa83 	bl	80088f8 <HAL_Delay>
  uint8_t buff[2] = {reg | 0x80, val};
 800c3f2:	2387      	movs	r3, #135	@ 0x87
  ARDUCAM_CS_LOW;
 800c3f4:	4632      	mov	r2, r6
 800c3f6:	4629      	mov	r1, r5
 800c3f8:	4638      	mov	r0, r7
  uint8_t buff[2] = {reg | 0x80, val};
 800c3fa:	f8ad 3000 	strh.w	r3, [sp]
  ARDUCAM_CS_LOW;
 800c3fe:	f7fc fe98 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800c402:	2364      	movs	r3, #100	@ 0x64
 800c404:	464a      	mov	r2, r9
 800c406:	4669      	mov	r1, sp
 800c408:	4620      	mov	r0, r4
 800c40a:	f7fe fb49 	bl	800aaa0 <HAL_SPI_Transmit>
  ARDUCAM_CS_HIGH;
 800c40e:	462a      	mov	r2, r5
 800c410:	4629      	mov	r1, r5
 800c412:	4638      	mov	r0, r7
 800c414:	f7fc fe8d 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800c418:	4628      	mov	r0, r5
 800c41a:	f7fc fa6d 	bl	80088f8 <HAL_Delay>
  HAL_Delay(100);
 800c41e:	2064      	movs	r0, #100	@ 0x64
 800c420:	f7fc fa6a 	bl	80088f8 <HAL_Delay>
  error += camSPIErrorTest();
 800c424:	f7ff ff56 	bl	800c2d4 <_Z15camSPIErrorTestv>
}
 800c428:	45b0      	cmp	r8, r6
 800c42a:	bf18      	it	ne
 800c42c:	3001      	addne	r0, #1
 800c42e:	b007      	add	sp, #28
 800c430:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c434:	2000c248 	.word	0x2000c248
 800c438:	40003800 	.word	0x40003800
 800c43c:	40022000 	.word	0x40022000

0800c440 <_Z11camWriteReghh>:
void camWriteReg(const uint8_t reg, const uint8_t val) {
 800c440:	b510      	push	{r4, lr}
  uint8_t buff[2] = {reg | 0x80, val};
 800c442:	f060 007f 	orn	r0, r0, #127	@ 0x7f
void camWriteReg(const uint8_t reg, const uint8_t val) {
 800c446:	b082      	sub	sp, #8
  ARDUCAM_CS_LOW;
 800c448:	4c0d      	ldr	r4, [pc, #52]	@ (800c480 <_Z11camWriteReghh+0x40>)
void camWriteReg(const uint8_t reg, const uint8_t val) {
 800c44a:	460b      	mov	r3, r1
  uint8_t buff[2] = {reg | 0x80, val};
 800c44c:	f88d 0004 	strb.w	r0, [sp, #4]
  ARDUCAM_CS_LOW;
 800c450:	2200      	movs	r2, #0
 800c452:	4620      	mov	r0, r4
 800c454:	2101      	movs	r1, #1
  uint8_t buff[2] = {reg | 0x80, val};
 800c456:	f88d 3005 	strb.w	r3, [sp, #5]
  ARDUCAM_CS_LOW;
 800c45a:	f7fc fe6a 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&SpiHandle, (uint8_t *)&buff, 2, 100);
 800c45e:	2364      	movs	r3, #100	@ 0x64
 800c460:	a901      	add	r1, sp, #4
 800c462:	2202      	movs	r2, #2
 800c464:	4807      	ldr	r0, [pc, #28]	@ (800c484 <_Z11camWriteReghh+0x44>)
 800c466:	f7fe fb1b 	bl	800aaa0 <HAL_SPI_Transmit>
  ARDUCAM_CS_HIGH;
 800c46a:	2201      	movs	r2, #1
 800c46c:	4620      	mov	r0, r4
 800c46e:	4611      	mov	r1, r2
 800c470:	f7fc fe5f 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800c474:	2001      	movs	r0, #1
 800c476:	f7fc fa3f 	bl	80088f8 <HAL_Delay>
}
 800c47a:	b002      	add	sp, #8
 800c47c:	bd10      	pop	{r4, pc}
 800c47e:	bf00      	nop
 800c480:	40022000 	.word	0x40022000
 800c484:	2000c248 	.word	0x2000c248

0800c488 <_Z11camTransferh>:
uint8_t camTransfer(const uint8_t val) {
 800c488:	b510      	push	{r4, lr}
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&val, (uint8_t *)&ret, 1, 100);
 800c48a:	2464      	movs	r4, #100	@ 0x64
uint8_t camTransfer(const uint8_t val) {
 800c48c:	b086      	sub	sp, #24
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&val, (uint8_t *)&ret, 1, 100);
 800c48e:	2301      	movs	r3, #1
uint8_t camTransfer(const uint8_t val) {
 800c490:	f88d 000f 	strb.w	r0, [sp, #15]
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&val, (uint8_t *)&ret, 1, 100);
 800c494:	f10d 0217 	add.w	r2, sp, #23
 800c498:	f10d 010f 	add.w	r1, sp, #15
 800c49c:	9400      	str	r4, [sp, #0]
 800c49e:	4803      	ldr	r0, [pc, #12]	@ (800c4ac <_Z11camTransferh+0x24>)
 800c4a0:	f7fe fbcd 	bl	800ac3e <HAL_SPI_TransmitReceive>
}
 800c4a4:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800c4a8:	b006      	add	sp, #24
 800c4aa:	bd10      	pop	{r4, pc}
 800c4ac:	2000c248 	.word	0x2000c248

0800c4b0 <_Z12camTransfersPhm>:
uint8_t camTransfers(uint8_t *buf, const uint32_t length) {
 800c4b0:	b570      	push	{r4, r5, r6, lr}
  if (!dummyinit) {
 800c4b2:	4e0c      	ldr	r6, [pc, #48]	@ (800c4e4 <_Z12camTransfersPhm+0x34>)
uint8_t camTransfers(uint8_t *buf, const uint32_t length) {
 800c4b4:	b082      	sub	sp, #8
 800c4b6:	4604      	mov	r4, r0
 800c4b8:	460d      	mov	r5, r1
  if (!dummyinit) {
 800c4ba:	6833      	ldr	r3, [r6, #0]
 800c4bc:	b93b      	cbnz	r3, 800c4ce <_Z12camTransfersPhm+0x1e>
      dummy[i] = DummyVal;
 800c4be:	4619      	mov	r1, r3
 800c4c0:	f44f 52fd 	mov.w	r2, #8096	@ 0x1fa0
 800c4c4:	4808      	ldr	r0, [pc, #32]	@ (800c4e8 <_Z12camTransfersPhm+0x38>)
 800c4c6:	f017 faad 	bl	8023a24 <memset>
    dummyinit = 1;
 800c4ca:	2301      	movs	r3, #1
 800c4cc:	6033      	str	r3, [r6, #0]
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)dummy, (uint8_t *)buf, length,
 800c4ce:	2664      	movs	r6, #100	@ 0x64
 800c4d0:	b2ab      	uxth	r3, r5
 800c4d2:	4622      	mov	r2, r4
 800c4d4:	4904      	ldr	r1, [pc, #16]	@ (800c4e8 <_Z12camTransfersPhm+0x38>)
 800c4d6:	9600      	str	r6, [sp, #0]
 800c4d8:	4804      	ldr	r0, [pc, #16]	@ (800c4ec <_Z12camTransfersPhm+0x3c>)
 800c4da:	f7fe fbb0 	bl	800ac3e <HAL_SPI_TransmitReceive>
}
 800c4de:	2000      	movs	r0, #0
 800c4e0:	b002      	add	sp, #8
 800c4e2:	bd70      	pop	{r4, r5, r6, pc}
 800c4e4:	2000a2a4 	.word	0x2000a2a4
 800c4e8:	2000a2a8 	.word	0x2000a2a8
 800c4ec:	2000c248 	.word	0x2000c248

0800c4f0 <_Z10camReadRegh>:
uint8_t camReadReg(const uint8_t reg) {
 800c4f0:	b510      	push	{r4, lr}
  ARDUCAM_CS_LOW;
 800c4f2:	4c0e      	ldr	r4, [pc, #56]	@ (800c52c <_Z10camReadRegh+0x3c>)
uint8_t camReadReg(const uint8_t reg) {
 800c4f4:	b084      	sub	sp, #16
 800c4f6:	4603      	mov	r3, r0
  uint8_t buff[2] = {reg, 0x00};
 800c4f8:	2200      	movs	r2, #0
  ARDUCAM_CS_LOW;
 800c4fa:	4620      	mov	r0, r4
 800c4fc:	2101      	movs	r1, #1
  uint8_t buff[2] = {reg, 0x00};
 800c4fe:	f88d 2009 	strb.w	r2, [sp, #9]
 800c502:	f88d 3008 	strb.w	r3, [sp, #8]
  ARDUCAM_CS_LOW;
 800c506:	f7fc fe14 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&buff, (uint8_t *)&rbuff, 2,
 800c50a:	2064      	movs	r0, #100	@ 0x64
 800c50c:	2302      	movs	r3, #2
 800c50e:	aa03      	add	r2, sp, #12
 800c510:	a902      	add	r1, sp, #8
 800c512:	9000      	str	r0, [sp, #0]
 800c514:	4806      	ldr	r0, [pc, #24]	@ (800c530 <_Z10camReadRegh+0x40>)
 800c516:	f7fe fb92 	bl	800ac3e <HAL_SPI_TransmitReceive>
  ARDUCAM_CS_HIGH;
 800c51a:	2201      	movs	r2, #1
 800c51c:	4620      	mov	r0, r4
 800c51e:	4611      	mov	r1, r2
 800c520:	f7fc fe07 	bl	8009132 <HAL_GPIO_WritePin>
}
 800c524:	f89d 000d 	ldrb.w	r0, [sp, #13]
 800c528:	b004      	add	sp, #16
 800c52a:	bd10      	pop	{r4, pc}
 800c52c:	40022000 	.word	0x40022000
 800c530:	2000c248 	.word	0x2000c248

0800c534 <_Z13camReadRegBithh>:

uint8_t camReadRegBit(uint8_t addr, uint8_t bit) {
 800c534:	b530      	push	{r4, r5, lr}
  ARDUCAM_CS_LOW;
 800c536:	4d0f      	ldr	r5, [pc, #60]	@ (800c574 <_Z13camReadRegBithh+0x40>)
uint8_t camReadRegBit(uint8_t addr, uint8_t bit) {
 800c538:	b085      	sub	sp, #20
  uint8_t buff[2] = {reg, 0x00};
 800c53a:	2200      	movs	r2, #0
uint8_t camReadRegBit(uint8_t addr, uint8_t bit) {
 800c53c:	460c      	mov	r4, r1
  uint8_t buff[2] = {reg, 0x00};
 800c53e:	f88d 0008 	strb.w	r0, [sp, #8]
  ARDUCAM_CS_LOW;
 800c542:	2101      	movs	r1, #1
 800c544:	4628      	mov	r0, r5
  uint8_t buff[2] = {reg, 0x00};
 800c546:	f88d 2009 	strb.w	r2, [sp, #9]
  ARDUCAM_CS_LOW;
 800c54a:	f7fc fdf2 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *)&buff, (uint8_t *)&rbuff, 2,
 800c54e:	2164      	movs	r1, #100	@ 0x64
 800c550:	2302      	movs	r3, #2
 800c552:	aa03      	add	r2, sp, #12
 800c554:	9100      	str	r1, [sp, #0]
 800c556:	a902      	add	r1, sp, #8
 800c558:	4807      	ldr	r0, [pc, #28]	@ (800c578 <_Z13camReadRegBithh+0x44>)
 800c55a:	f7fe fb70 	bl	800ac3e <HAL_SPI_TransmitReceive>
  ARDUCAM_CS_HIGH;
 800c55e:	2201      	movs	r2, #1
 800c560:	4628      	mov	r0, r5
 800c562:	4611      	mov	r1, r2
 800c564:	f7fc fde5 	bl	8009132 <HAL_GPIO_WritePin>
  return rbuff[1];
 800c568:	f89d 000d 	ldrb.w	r0, [sp, #13]
  uint8_t temp;
  temp = camReadReg(addr);
  temp = temp & bit;
  return temp;
}
 800c56c:	4020      	ands	r0, r4
 800c56e:	b005      	add	sp, #20
 800c570:	bd30      	pop	{r4, r5, pc}
 800c572:	bf00      	nop
 800c574:	40022000 	.word	0x40022000
 800c578:	2000c248 	.word	0x2000c248

0800c57c <_Z13loadRGB565LCDmmmmPth>:
#include "stm32f7xx_hal.h"

#define TRANS 128

void loadRGB565LCD(uint32_t x, uint32_t y, uint32_t width, uint32_t height,
                   uint16_t *src, uint8_t resize) {
 800c57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c580:	b089      	sub	sp, #36	@ 0x24
 800c582:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800c584:	f89d 604c 	ldrb.w	r6, [sp, #76]	@ 0x4c
  for (int i = 0; i < height; i++) {
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d048      	beq.n	800c61e <_Z13loadRGB565LCDmmmmPth+0xa2>
 800c58c:	2a00      	cmp	r2, #0
 800c58e:	d046      	beq.n	800c61e <_Z13loadRGB565LCDmmmmPth+0xa2>
 800c590:	2e00      	cmp	r6, #0
 800c592:	d044      	beq.n	800c61e <_Z13loadRGB565LCDmmmmPth+0xa2>
 800c594:	fa1f fa81 	uxth.w	sl, r1
 800c598:	1ea1      	subs	r1, r4, #2
    for (int j = 0; j < width; j++) {

      uint16_t color = src[i * width + j];

      for (int ti = 0; ti < resize; ti++) {
 800c59a:	2400      	movs	r4, #0
 800c59c:	b280      	uxth	r0, r0
 800c59e:	4625      	mov	r5, r4
 800c5a0:	46a3      	mov	fp, r4
    for (int j = 0; j < width; j++) {
 800c5a2:	f04f 0800 	mov.w	r8, #0
 800c5a6:	eb01 0745 	add.w	r7, r1, r5, lsl #1
 800c5aa:	9504      	str	r5, [sp, #16]
 800c5ac:	4644      	mov	r4, r8
 800c5ae:	46b9      	mov	r9, r7
 800c5b0:	4680      	mov	r8, r0
 800c5b2:	9203      	str	r2, [sp, #12]
 800c5b4:	9107      	str	r1, [sp, #28]
 800c5b6:	e9cd 3005 	strd	r3, r0, [sp, #20]
      uint16_t color = src[i * width + j];
 800c5ba:	f839 5f02 	ldrh.w	r5, [r9, #2]!
      for (int ti = 0; ti < resize; ti++) {
 800c5be:	2700      	movs	r7, #0
 800c5c0:	9401      	str	r4, [sp, #4]
 800c5c2:	463c      	mov	r4, r7
 800c5c4:	462f      	mov	r7, r5
 800c5c6:	f8cd 9008 	str.w	r9, [sp, #8]
        for (int tj = 0; tj < resize; tj++) {
          BSP_LCD_DrawPixel(x + j * resize + tj, y + i * resize + ti, color);
 800c5ca:	eb0a 0504 	add.w	r5, sl, r4
        for (int tj = 0; tj < resize; tj++) {
 800c5ce:	f04f 0900 	mov.w	r9, #0
          BSP_LCD_DrawPixel(x + j * resize + tj, y + i * resize + ti, color);
 800c5d2:	b2ad      	uxth	r5, r5
 800c5d4:	eb08 0009 	add.w	r0, r8, r9
        for (int tj = 0; tj < resize; tj++) {
 800c5d8:	f109 0901 	add.w	r9, r9, #1
          BSP_LCD_DrawPixel(x + j * resize + tj, y + i * resize + ti, color);
 800c5dc:	463a      	mov	r2, r7
 800c5de:	4629      	mov	r1, r5
 800c5e0:	b280      	uxth	r0, r0
 800c5e2:	f7fb fda7 	bl	8008134 <BSP_LCD_DrawPixel>
        for (int tj = 0; tj < resize; tj++) {
 800c5e6:	45b1      	cmp	r9, r6
 800c5e8:	d1f4      	bne.n	800c5d4 <_Z13loadRGB565LCDmmmmPth+0x58>
      for (int ti = 0; ti < resize; ti++) {
 800c5ea:	3401      	adds	r4, #1
 800c5ec:	42b4      	cmp	r4, r6
 800c5ee:	d1ec      	bne.n	800c5ca <_Z13loadRGB565LCDmmmmPth+0x4e>
    for (int j = 0; j < width; j++) {
 800c5f0:	eb06 0308 	add.w	r3, r6, r8
 800c5f4:	e9dd 4901 	ldrd	r4, r9, [sp, #4]
 800c5f8:	fa1f f883 	uxth.w	r8, r3
 800c5fc:	9b03      	ldr	r3, [sp, #12]
 800c5fe:	3401      	adds	r4, #1
 800c600:	429c      	cmp	r4, r3
 800c602:	d1da      	bne.n	800c5ba <_Z13loadRGB565LCDmmmmPth+0x3e>
  for (int i = 0; i < height; i++) {
 800c604:	461a      	mov	r2, r3
 800c606:	f10b 0b01 	add.w	fp, fp, #1
 800c60a:	9d04      	ldr	r5, [sp, #16]
 800c60c:	44b2      	add	sl, r6
 800c60e:	9907      	ldr	r1, [sp, #28]
 800c610:	4415      	add	r5, r2
 800c612:	fa1f fa8a 	uxth.w	sl, sl
 800c616:	e9dd 3005 	ldrd	r3, r0, [sp, #20]
 800c61a:	455b      	cmp	r3, fp
 800c61c:	d1c1      	bne.n	800c5a2 <_Z13loadRGB565LCDmmmmPth+0x26>
        }
      }
    }
  }
}
 800c61e:	b009      	add	sp, #36	@ 0x24
 800c620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c624 <_Z13displaystringPcii>:
    for (int j = y1 - 1; j < y2; j++) {
      BSP_LCD_DrawPixel(i, j, black);
    }
}

void displaystring(char *buf, int x, int y) {
 800c624:	4694      	mov	ip, r2
  BSP_LCD_DisplayStringAt(x, y, buf, LEFT_MODE);
 800c626:	2303      	movs	r3, #3
 800c628:	4602      	mov	r2, r0
 800c62a:	b288      	uxth	r0, r1
 800c62c:	fa1f f18c 	uxth.w	r1, ip
 800c630:	f7fb be3a 	b.w	80082a8 <BSP_LCD_DisplayStringAt>

0800c634 <_Z14detectResponsefiii>:
}

void detectResponse(float ms, int training_mode, int pred, int label) {
 800c634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c638:	460d      	mov	r5, r1
 800c63a:	ed2d 8b02 	vpush	{d8}
 800c63e:	b088      	sub	sp, #32
  char buf[20];
  if (training_mode) {
 800c640:	2800      	cmp	r0, #0
 800c642:	f000 8087 	beq.w	800c754 <_Z14detectResponsefiii+0x120>
    if (pred == label) {
 800c646:	4291      	cmp	r1, r2
 800c648:	4616      	mov	r6, r2
  for (int i = x1 - 1; i < x2; i++)
 800c64a:	f240 180d 	movw	r8, #269	@ 0x10d
    if (pred == label) {
 800c64e:	d074      	beq.n	800c73a <_Z14detectResponsefiii+0x106>
    for (int j = y1 - 1; j < y2; j++) {
 800c650:	fa1f f788 	uxth.w	r7, r8
 800c654:	2427      	movs	r4, #39	@ 0x27
      BSP_LCD_DrawPixel(i, j, red);
 800c656:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c658:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, red);
 800c65a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800c65e:	4638      	mov	r0, r7
 800c660:	f7fb fd68 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c664:	2c64      	cmp	r4, #100	@ 0x64
 800c666:	d1f6      	bne.n	800c656 <_Z14detectResponsefiii+0x22>
  for (int i = x1 - 1; i < x2; i++)
 800c668:	f108 0801 	add.w	r8, r8, #1
 800c66c:	f5b8 7ff0 	cmp.w	r8, #480	@ 0x1e0
 800c670:	d1ee      	bne.n	800c650 <_Z14detectResponsefiii+0x1c>
 800c672:	f240 180d 	movw	r8, #269	@ 0x10d
    for (int j = y1 - 1; j < y2; j++) {
 800c676:	fa1f f788 	uxth.w	r7, r8
 800c67a:	247c      	movs	r4, #124	@ 0x7c
      BSP_LCD_DrawPixel(i, j, red);
 800c67c:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c67e:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, red);
 800c680:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800c684:	4638      	mov	r0, r7
 800c686:	f7fb fd55 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c68a:	2cb4      	cmp	r4, #180	@ 0xb4
 800c68c:	d1f6      	bne.n	800c67c <_Z14detectResponsefiii+0x48>
  for (int i = x1 - 1; i < x2; i++)
 800c68e:	f108 0801 	add.w	r8, r8, #1
 800c692:	f5b8 7ff0 	cmp.w	r8, #480	@ 0x1e0
 800c696:	d1ee      	bne.n	800c676 <_Z14detectResponsefiii+0x42>
 800c698:	f240 180d 	movw	r8, #269	@ 0x10d
    for (int j = y1 - 1; j < y2; j++) {
 800c69c:	fa1f f788 	uxth.w	r7, r8
 800c6a0:	24cc      	movs	r4, #204	@ 0xcc
      BSP_LCD_DrawPixel(i, j, red);
 800c6a2:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c6a4:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, red);
 800c6a6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800c6aa:	4638      	mov	r0, r7
 800c6ac:	f7fb fd42 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c6b0:	2cfa      	cmp	r4, #250	@ 0xfa
 800c6b2:	d1f6      	bne.n	800c6a2 <_Z14detectResponsefiii+0x6e>
  for (int i = x1 - 1; i < x2; i++)
 800c6b4:	f108 0801 	add.w	r8, r8, #1
 800c6b8:	f5b8 7ff0 	cmp.w	r8, #480	@ 0x1e0
 800c6bc:	d1ee      	bne.n	800c69c <_Z14detectResponsefiii+0x68>
    } else {
      drawRedBackground(270, 480, 40, 100);
      drawRedBackground(270, 480, 125, 180);
      drawRedBackground(270, 480, 205, 250);
    }
    BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800c6be:	4891      	ldr	r0, [pc, #580]	@ (800c904 <_Z14detectResponsefiii+0x2d0>)
    sprintf(buf, " Prediction:");
 800c6c0:	ac03      	add	r4, sp, #12
    BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800c6c2:	f7fb fcff 	bl	80080c4 <BSP_LCD_SetTextColor>
    sprintf(buf, " Prediction:");
 800c6c6:	4b90      	ldr	r3, [pc, #576]	@ (800c908 <_Z14detectResponsefiii+0x2d4>)
 800c6c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c6ca:	c407      	stmia	r4!, {r0, r1, r2}
    BSP_LCD_DisplayStringAt(273, 80, buf, LEFT_MODE);
 800c6cc:	aa03      	add	r2, sp, #12
 800c6ce:	2150      	movs	r1, #80	@ 0x50
 800c6d0:	f240 1011 	movw	r0, #273	@ 0x111
    sprintf(buf, " Prediction:");
 800c6d4:	7023      	strb	r3, [r4, #0]
    BSP_LCD_DisplayStringAt(273, 80, buf, LEFT_MODE);
 800c6d6:	2303      	movs	r3, #3
 800c6d8:	f7fb fde6 	bl	80082a8 <BSP_LCD_DisplayStringAt>
    sprintf(buf, "  class %d  ", pred);
 800c6dc:	462a      	mov	r2, r5
 800c6de:	498b      	ldr	r1, [pc, #556]	@ (800c90c <_Z14detectResponsefiii+0x2d8>)
 800c6e0:	a803      	add	r0, sp, #12
 800c6e2:	f016 fe2b 	bl	802333c <sprintf>
    BSP_LCD_DisplayStringAt(273, 100, buf, LEFT_MODE);
 800c6e6:	aa03      	add	r2, sp, #12
 800c6e8:	2303      	movs	r3, #3
 800c6ea:	2164      	movs	r1, #100	@ 0x64
 800c6ec:	f240 1011 	movw	r0, #273	@ 0x111
    sprintf(buf, "Ground-Truth:");
 800c6f0:	ad03      	add	r5, sp, #12
    BSP_LCD_DisplayStringAt(273, 100, buf, LEFT_MODE);
 800c6f2:	f7fb fdd9 	bl	80082a8 <BSP_LCD_DisplayStringAt>
    sprintf(buf, "Ground-Truth:");
 800c6f6:	4b86      	ldr	r3, [pc, #536]	@ (800c910 <_Z14detectResponsefiii+0x2dc>)
 800c6f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c6fa:	c507      	stmia	r5!, {r0, r1, r2}
    BSP_LCD_DisplayStringAt(273, 120, buf, LEFT_MODE);
 800c6fc:	aa03      	add	r2, sp, #12
 800c6fe:	2178      	movs	r1, #120	@ 0x78
 800c700:	f240 1011 	movw	r0, #273	@ 0x111
    sprintf(buf, "Ground-Truth:");
 800c704:	8023      	strh	r3, [r4, #0]
    BSP_LCD_DisplayStringAt(273, 120, buf, LEFT_MODE);
 800c706:	2303      	movs	r3, #3
 800c708:	f7fb fdce 	bl	80082a8 <BSP_LCD_DisplayStringAt>
    sprintf(buf, "  class %d   ", label);
 800c70c:	4632      	mov	r2, r6
 800c70e:	4981      	ldr	r1, [pc, #516]	@ (800c914 <_Z14detectResponsefiii+0x2e0>)
 800c710:	a803      	add	r0, sp, #12
 800c712:	f016 fe13 	bl	802333c <sprintf>
    BSP_LCD_DisplayStringAt(273, 140, buf, LEFT_MODE);
 800c716:	2303      	movs	r3, #3
 800c718:	aa03      	add	r2, sp, #12
 800c71a:	218c      	movs	r1, #140	@ 0x8c
 800c71c:	f240 1011 	movw	r0, #273	@ 0x111
 800c720:	f7fb fdc2 	bl	80082a8 <BSP_LCD_DisplayStringAt>
    volatile int decimal = (int)rate;
    volatile int floating = (int)((rate - (float)decimal) * 1000);
    sprintf(buf, "  fps:%d.%03d ", decimal, floating);
    BSP_LCD_DisplayStringAt(273, 180, buf, LEFT_MODE);
  }
}
 800c724:	b008      	add	sp, #32
 800c726:	ecbd 8b02 	vpop	{d8}
 800c72a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  for (int i = x1 - 1; i < x2; i++)
 800c72e:	f108 0801 	add.w	r8, r8, #1
 800c732:	f5b8 7ff0 	cmp.w	r8, #480	@ 0x1e0
 800c736:	f000 80bd 	beq.w	800c8b4 <_Z14detectResponsefiii+0x280>
    for (int j = y1 - 1; j < y2; j++) {
 800c73a:	fa1f f788 	uxth.w	r7, r8
 800c73e:	2427      	movs	r4, #39	@ 0x27
      BSP_LCD_DrawPixel(i, j, green);
 800c740:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c742:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, green);
 800c744:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800c748:	4638      	mov	r0, r7
 800c74a:	f7fb fcf3 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c74e:	2c64      	cmp	r4, #100	@ 0x64
 800c750:	d1f6      	bne.n	800c740 <_Z14detectResponsefiii+0x10c>
 800c752:	e7ec      	b.n	800c72e <_Z14detectResponsefiii+0xfa>
    if (pred == 0) {
 800c754:	eeb0 8a40 	vmov.f32	s16, s0
  for (int i = x1 - 1; i < x2; i++)
 800c758:	f240 160d 	movw	r6, #269	@ 0x10d
    if (pred == 0) {
 800c75c:	2900      	cmp	r1, #0
 800c75e:	d13f      	bne.n	800c7e0 <_Z14detectResponsefiii+0x1ac>
    for (int j = y1 - 1; j < y2; j++) {
 800c760:	b2b5      	uxth	r5, r6
 800c762:	2427      	movs	r4, #39	@ 0x27
      BSP_LCD_DrawPixel(i, j, blue);
 800c764:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c766:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, blue);
 800c768:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800c76c:	4628      	mov	r0, r5
 800c76e:	f7fb fce1 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c772:	2c64      	cmp	r4, #100	@ 0x64
 800c774:	d1f6      	bne.n	800c764 <_Z14detectResponsefiii+0x130>
  for (int i = x1 - 1; i < x2; i++)
 800c776:	3601      	adds	r6, #1
 800c778:	f5b6 7ff0 	cmp.w	r6, #480	@ 0x1e0
 800c77c:	d1f0      	bne.n	800c760 <_Z14detectResponsefiii+0x12c>
 800c77e:	f240 160d 	movw	r6, #269	@ 0x10d
    for (int j = y1 - 1; j < y2; j++) {
 800c782:	b2b5      	uxth	r5, r6
 800c784:	247c      	movs	r4, #124	@ 0x7c
      BSP_LCD_DrawPixel(i, j, blue);
 800c786:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c788:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, blue);
 800c78a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800c78e:	4628      	mov	r0, r5
 800c790:	f7fb fcd0 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c794:	2cb4      	cmp	r4, #180	@ 0xb4
 800c796:	d1f6      	bne.n	800c786 <_Z14detectResponsefiii+0x152>
  for (int i = x1 - 1; i < x2; i++)
 800c798:	3601      	adds	r6, #1
 800c79a:	f5b6 7ff0 	cmp.w	r6, #480	@ 0x1e0
 800c79e:	d1f0      	bne.n	800c782 <_Z14detectResponsefiii+0x14e>
 800c7a0:	f240 160d 	movw	r6, #269	@ 0x10d
    for (int j = y1 - 1; j < y2; j++) {
 800c7a4:	b2b5      	uxth	r5, r6
 800c7a6:	24cc      	movs	r4, #204	@ 0xcc
      BSP_LCD_DrawPixel(i, j, blue);
 800c7a8:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c7aa:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, blue);
 800c7ac:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800c7b0:	4628      	mov	r0, r5
 800c7b2:	f7fb fcbf 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c7b6:	2cfa      	cmp	r4, #250	@ 0xfa
 800c7b8:	d1f6      	bne.n	800c7a8 <_Z14detectResponsefiii+0x174>
  for (int i = x1 - 1; i < x2; i++)
 800c7ba:	3601      	adds	r6, #1
 800c7bc:	f5b6 7ff0 	cmp.w	r6, #480	@ 0x1e0
 800c7c0:	d1f0      	bne.n	800c7a4 <_Z14detectResponsefiii+0x170>
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800c7c2:	4850      	ldr	r0, [pc, #320]	@ (800c904 <_Z14detectResponsefiii+0x2d0>)
 800c7c4:	f7fb fc7e 	bl	80080c4 <BSP_LCD_SetTextColor>
      BSP_LCD_DisplayStringAt(273, 100, "   Person   ", LEFT_MODE);
 800c7c8:	2303      	movs	r3, #3
 800c7ca:	4a53      	ldr	r2, [pc, #332]	@ (800c918 <_Z14detectResponsefiii+0x2e4>)
 800c7cc:	2164      	movs	r1, #100	@ 0x64
 800c7ce:	f240 1011 	movw	r0, #273	@ 0x111
 800c7d2:	f7fb fd69 	bl	80082a8 <BSP_LCD_DisplayStringAt>
 800c7d6:	e038      	b.n	800c84a <_Z14detectResponsefiii+0x216>
  for (int i = x1 - 1; i < x2; i++)
 800c7d8:	3601      	adds	r6, #1
 800c7da:	f5b6 7ff0 	cmp.w	r6, #480	@ 0x1e0
 800c7de:	d00a      	beq.n	800c7f6 <_Z14detectResponsefiii+0x1c2>
    for (int j = y1 - 1; j < y2; j++) {
 800c7e0:	b2b5      	uxth	r5, r6
 800c7e2:	2427      	movs	r4, #39	@ 0x27
      BSP_LCD_DrawPixel(i, j, black);
 800c7e4:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c7e6:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, black);
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	4628      	mov	r0, r5
 800c7ec:	f7fb fca2 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c7f0:	2c64      	cmp	r4, #100	@ 0x64
 800c7f2:	d1f7      	bne.n	800c7e4 <_Z14detectResponsefiii+0x1b0>
 800c7f4:	e7f0      	b.n	800c7d8 <_Z14detectResponsefiii+0x1a4>
  for (int i = x1 - 1; i < x2; i++)
 800c7f6:	f240 160d 	movw	r6, #269	@ 0x10d
    for (int j = y1 - 1; j < y2; j++) {
 800c7fa:	b2b5      	uxth	r5, r6
 800c7fc:	247c      	movs	r4, #124	@ 0x7c
      BSP_LCD_DrawPixel(i, j, black);
 800c7fe:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c800:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, black);
 800c802:	2200      	movs	r2, #0
 800c804:	4628      	mov	r0, r5
 800c806:	f7fb fc95 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c80a:	2cb4      	cmp	r4, #180	@ 0xb4
 800c80c:	d1f7      	bne.n	800c7fe <_Z14detectResponsefiii+0x1ca>
  for (int i = x1 - 1; i < x2; i++)
 800c80e:	3601      	adds	r6, #1
 800c810:	f5b6 7ff0 	cmp.w	r6, #480	@ 0x1e0
 800c814:	d1f1      	bne.n	800c7fa <_Z14detectResponsefiii+0x1c6>
 800c816:	f240 160d 	movw	r6, #269	@ 0x10d
    for (int j = y1 - 1; j < y2; j++) {
 800c81a:	b2b5      	uxth	r5, r6
 800c81c:	24cc      	movs	r4, #204	@ 0xcc
      BSP_LCD_DrawPixel(i, j, black);
 800c81e:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c820:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, black);
 800c822:	2200      	movs	r2, #0
 800c824:	4628      	mov	r0, r5
 800c826:	f7fb fc85 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c82a:	2cfa      	cmp	r4, #250	@ 0xfa
 800c82c:	d1f7      	bne.n	800c81e <_Z14detectResponsefiii+0x1ea>
  for (int i = x1 - 1; i < x2; i++)
 800c82e:	3601      	adds	r6, #1
 800c830:	f5b6 7ff0 	cmp.w	r6, #480	@ 0x1e0
 800c834:	d1f1      	bne.n	800c81a <_Z14detectResponsefiii+0x1e6>
      BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800c836:	4833      	ldr	r0, [pc, #204]	@ (800c904 <_Z14detectResponsefiii+0x2d0>)
 800c838:	f7fb fc44 	bl	80080c4 <BSP_LCD_SetTextColor>
      BSP_LCD_DisplayStringAt(273, 100, "  No Person ", LEFT_MODE);
 800c83c:	2303      	movs	r3, #3
 800c83e:	4a37      	ldr	r2, [pc, #220]	@ (800c91c <_Z14detectResponsefiii+0x2e8>)
 800c840:	2164      	movs	r1, #100	@ 0x64
 800c842:	f240 1011 	movw	r0, #273	@ 0x111
 800c846:	f7fb fd2f 	bl	80082a8 <BSP_LCD_DisplayStringAt>
    if (ms == 0)
 800c84a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c84e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c852:	f43f af67 	beq.w	800c724 <_Z14detectResponsefiii+0xf0>
    BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 800c856:	4832      	ldr	r0, [pc, #200]	@ (800c920 <_Z14detectResponsefiii+0x2ec>)
 800c858:	f7fb fc34 	bl	80080c4 <BSP_LCD_SetTextColor>
    volatile float rate = 1000 / ms;
 800c85c:	eddf 6a31 	vldr	s13, [pc, #196]	@ 800c924 <_Z14detectResponsefiii+0x2f0>
    sprintf(buf, "  fps:%d.%03d ", decimal, floating);
 800c860:	4931      	ldr	r1, [pc, #196]	@ (800c928 <_Z14detectResponsefiii+0x2f4>)
 800c862:	a803      	add	r0, sp, #12
    volatile float rate = 1000 / ms;
 800c864:	eec6 7a88 	vdiv.f32	s15, s13, s16
 800c868:	edcd 7a00 	vstr	s15, [sp]
    volatile int decimal = (int)rate;
 800c86c:	eddd 7a00 	vldr	s15, [sp]
 800c870:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c874:	edcd 7a01 	vstr	s15, [sp, #4]
    volatile int floating = (int)((rate - (float)decimal) * 1000);
 800c878:	eddd 7a00 	vldr	s15, [sp]
 800c87c:	ed9d 7a01 	vldr	s14, [sp, #4]
 800c880:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c884:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c888:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c88c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c890:	edcd 7a02 	vstr	s15, [sp, #8]
    sprintf(buf, "  fps:%d.%03d ", decimal, floating);
 800c894:	9a01      	ldr	r2, [sp, #4]
 800c896:	9b02      	ldr	r3, [sp, #8]
 800c898:	f016 fd50 	bl	802333c <sprintf>
    BSP_LCD_DisplayStringAt(273, 180, buf, LEFT_MODE);
 800c89c:	2303      	movs	r3, #3
 800c89e:	aa03      	add	r2, sp, #12
 800c8a0:	21b4      	movs	r1, #180	@ 0xb4
 800c8a2:	f240 1011 	movw	r0, #273	@ 0x111
 800c8a6:	f7fb fcff 	bl	80082a8 <BSP_LCD_DisplayStringAt>
}
 800c8aa:	b008      	add	sp, #32
 800c8ac:	ecbd 8b02 	vpop	{d8}
 800c8b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  for (int i = x1 - 1; i < x2; i++)
 800c8b4:	f240 180d 	movw	r8, #269	@ 0x10d
    for (int j = y1 - 1; j < y2; j++) {
 800c8b8:	fa1f f788 	uxth.w	r7, r8
 800c8bc:	247c      	movs	r4, #124	@ 0x7c
      BSP_LCD_DrawPixel(i, j, green);
 800c8be:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c8c0:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, green);
 800c8c2:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800c8c6:	4638      	mov	r0, r7
 800c8c8:	f7fb fc34 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c8cc:	2cb4      	cmp	r4, #180	@ 0xb4
 800c8ce:	d1f6      	bne.n	800c8be <_Z14detectResponsefiii+0x28a>
  for (int i = x1 - 1; i < x2; i++)
 800c8d0:	f108 0801 	add.w	r8, r8, #1
 800c8d4:	f5b8 7ff0 	cmp.w	r8, #480	@ 0x1e0
 800c8d8:	d1ee      	bne.n	800c8b8 <_Z14detectResponsefiii+0x284>
 800c8da:	f240 180d 	movw	r8, #269	@ 0x10d
    for (int j = y1 - 1; j < y2; j++) {
 800c8de:	fa1f f788 	uxth.w	r7, r8
 800c8e2:	24cc      	movs	r4, #204	@ 0xcc
      BSP_LCD_DrawPixel(i, j, green);
 800c8e4:	b2a1      	uxth	r1, r4
    for (int j = y1 - 1; j < y2; j++) {
 800c8e6:	3401      	adds	r4, #1
      BSP_LCD_DrawPixel(i, j, green);
 800c8e8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800c8ec:	4638      	mov	r0, r7
 800c8ee:	f7fb fc21 	bl	8008134 <BSP_LCD_DrawPixel>
    for (int j = y1 - 1; j < y2; j++) {
 800c8f2:	2cfa      	cmp	r4, #250	@ 0xfa
 800c8f4:	d1f6      	bne.n	800c8e4 <_Z14detectResponsefiii+0x2b0>
  for (int i = x1 - 1; i < x2; i++)
 800c8f6:	f108 0801 	add.w	r8, r8, #1
 800c8fa:	f5b8 7ff0 	cmp.w	r8, #480	@ 0x1e0
 800c8fe:	d1ee      	bne.n	800c8de <_Z14detectResponsefiii+0x2aa>
 800c900:	e6dd      	b.n	800c6be <_Z14detectResponsefiii+0x8a>
 800c902:	bf00      	nop
 800c904:	ffff0000 	.word	0xffff0000
 800c908:	0802d5d0 	.word	0x0802d5d0
 800c90c:	0802d5e0 	.word	0x0802d5e0
 800c910:	0802d5f0 	.word	0x0802d5f0
 800c914:	0802d600 	.word	0x0802d600
 800c918:	0802d610 	.word	0x0802d610
 800c91c:	0802d620 	.word	0x0802d620
 800c920:	ff0000ff 	.word	0xff0000ff
 800c924:	447a0000 	.word	0x447a0000
 800c928:	0802d630 	.word	0x0802d630

0800c92c <_Z8lcdsetupv>:

void lcdsetup() {
 800c92c:	b510      	push	{r4, lr}
 800c92e:	b0a2      	sub	sp, #136	@ 0x88
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800c930:	2205      	movs	r2, #5
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800c932:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800c936:	21c0      	movs	r1, #192	@ 0xc0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800c938:	2408      	movs	r4, #8
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 800c93a:	a801      	add	r0, sp, #4
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800c93c:	9208      	str	r2, [sp, #32]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800c93e:	930c      	str	r3, [sp, #48]	@ 0x30
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800c940:	9106      	str	r1, [sp, #24]
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800c942:	9401      	str	r4, [sp, #4]
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 800c944:	f7fd fc4a 	bl	800a1dc <HAL_RCCEx_PeriphCLKConfig>

  BSP_LCD_Init();
 800c948:	f7fb fde6 	bl	8008518 <BSP_LCD_Init>

  BSP_LCD_LayerRgb565Init(0, LCD_FB_START_ADDRESS);
 800c94c:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 800c950:	2000      	movs	r0, #0
 800c952:	f7fb fb67 	bl	8008024 <BSP_LCD_LayerRgb565Init>
  BSP_LCD_LayerRgb565Init(1, LCD_FB_START_ADDRESS +
                                 (BSP_LCD_GetXSize() * BSP_LCD_GetYSize() * 4));
 800c956:	f7fb fb4d 	bl	8007ff4 <BSP_LCD_GetXSize>
 800c95a:	4604      	mov	r4, r0
 800c95c:	f7fb fb56 	bl	800800c <BSP_LCD_GetYSize>
 800c960:	4601      	mov	r1, r0
  BSP_LCD_LayerRgb565Init(1, LCD_FB_START_ADDRESS +
 800c962:	2001      	movs	r0, #1
                                 (BSP_LCD_GetXSize() * BSP_LCD_GetYSize() * 4));
 800c964:	fb04 f101 	mul.w	r1, r4, r1
  BSP_LCD_LayerRgb565Init(1, LCD_FB_START_ADDRESS +
 800c968:	f101 5140 	add.w	r1, r1, #805306368	@ 0x30000000
 800c96c:	0089      	lsls	r1, r1, #2
 800c96e:	f7fb fb59 	bl	8008024 <BSP_LCD_LayerRgb565Init>

  BSP_LCD_DisplayOn();
 800c972:	f7fb fd03 	bl	800837c <BSP_LCD_DisplayOn>

  BSP_LCD_SelectLayer(0);
 800c976:	2000      	movs	r0, #0
 800c978:	f7fb fb96 	bl	80080a8 <BSP_LCD_SelectLayer>

  BSP_LCD_Clear(LCD_COLOR_BLACK);
 800c97c:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800c980:	f7fb fbba 	bl	80080f8 <BSP_LCD_Clear>

  BSP_LCD_SelectLayer(1);
 800c984:	2001      	movs	r0, #1
 800c986:	f7fb fb8f 	bl	80080a8 <BSP_LCD_SelectLayer>

  BSP_LCD_Clear(LCD_COLOR_BLACK);
 800c98a:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800c98e:	f7fb fbb3 	bl	80080f8 <BSP_LCD_Clear>

  BSP_LCD_SetTransparency(0, 0);
 800c992:	2100      	movs	r1, #0
 800c994:	4608      	mov	r0, r1
 800c996:	f7fb fb8d 	bl	80080b4 <BSP_LCD_SetTransparency>
  BSP_LCD_SetTransparency(1, 100);
 800c99a:	2164      	movs	r1, #100	@ 0x64
 800c99c:	2001      	movs	r0, #1
 800c99e:	f7fb fb89 	bl	80080b4 <BSP_LCD_SetTransparency>

  BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 800c9a2:	4802      	ldr	r0, [pc, #8]	@ (800c9ac <_Z8lcdsetupv+0x80>)
 800c9a4:	f7fb fb8e 	bl	80080c4 <BSP_LCD_SetTextColor>
}
 800c9a8:	b022      	add	sp, #136	@ 0x88
 800c9aa:	bd10      	pop	{r4, pc}
 800c9ac:	ff0000ff 	.word	0xff0000ff

0800c9b0 <main>:
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800c9b0:	4b32      	ldr	r3, [pc, #200]	@ (800ca7c <main+0xcc>)
 800c9b2:	695a      	ldr	r2, [r3, #20]
 800c9b4:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
#define RES_W 128
#define RES_H 120

uint16_t *RGBbuf;
#define ENABLE_TRAIN
int main(void) {
 800c9b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9bc:	ed2d 8b02 	vpush	{d8}
 800c9c0:	b0e1      	sub	sp, #388	@ 0x184
 800c9c2:	d111      	bne.n	800c9e8 <main+0x38>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800c9c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800c9c8:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800c9cc:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800c9d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800c9d4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800c9d8:	695a      	ldr	r2, [r3, #20]
 800c9da:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800c9de:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800c9e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800c9e4:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800c9e8:	4b24      	ldr	r3, [pc, #144]	@ (800ca7c <main+0xcc>)
 800c9ea:	695a      	ldr	r2, [r3, #20]
 800c9ec:	f412 3280 	ands.w	r2, r2, #65536	@ 0x10000
 800c9f0:	d124      	bne.n	800ca3c <main+0x8c>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800c9f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800c9f6:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800c9fa:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800c9fe:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800ca02:	f3c1 324e 	ubfx	r2, r1, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800ca06:	f3c1 01c9 	ubfx	r1, r1, #3, #10
 800ca0a:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800ca0c:	ea02 0504 	and.w	r5, r2, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800ca10:	4608      	mov	r0, r1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800ca12:	ea45 7680 	orr.w	r6, r5, r0, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800ca16:	3801      	subs	r0, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800ca18:	f8c3 6260 	str.w	r6, [r3, #608]	@ 0x260
      } while (ways-- != 0U);
 800ca1c:	1c46      	adds	r6, r0, #1
 800ca1e:	d1f8      	bne.n	800ca12 <main+0x62>
    } while(sets-- != 0U);
 800ca20:	3a20      	subs	r2, #32
 800ca22:	f112 0f20 	cmn.w	r2, #32
 800ca26:	d1f1      	bne.n	800ca0c <main+0x5c>
 800ca28:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800ca2c:	695a      	ldr	r2, [r3, #20]
 800ca2e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800ca32:	615a      	str	r2, [r3, #20]
 800ca34:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800ca38:	f3bf 8f6f 	isb	sy
  char buf[150];
  char showbuf[150];

  CPU_CACHE_Enable();
  HAL_Init();
 800ca3c:	f7fb ff34 	bl	80088a8 <HAL_Init>
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800ca40:	f04f 0802 	mov.w	r8, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800ca44:	2001      	movs	r0, #1
 800ca46:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800ca4a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLM = 25;
 800ca4e:	2319      	movs	r3, #25
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800ca50:	e9cd 013a 	strd	r0, r1, [sp, #232]	@ 0xe8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800ca54:	e9cd 8240 	strd	r8, r2, [sp, #256]	@ 0x100
  RCC_OscInitStruct.PLL.PLLN = 432;
 800ca58:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ca5c:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLM = 25;
 800ca5e:	9342      	str	r3, [sp, #264]	@ 0x108
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ca60:	2309      	movs	r3, #9
  RCC_OscInitStruct.PLL.PLLQ = 9;

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800ca62:	a83a      	add	r0, sp, #232	@ 0xe8
  RCC_OscInitStruct.PLL.PLLN = 432;
 800ca64:	9143      	str	r1, [sp, #268]	@ 0x10c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ca66:	e9cd 2344 	strd	r2, r3, [sp, #272]	@ 0x110
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800ca6a:	f7fd f8a1 	bl	8009bb0 <HAL_RCC_OscConfig>
  if (ret != HAL_OK) {
 800ca6e:	b100      	cbz	r0, 800ca72 <main+0xc2>
    while (1) {
 800ca70:	e7fe      	b.n	800ca70 <main+0xc0>
      ;
    }
  }

  ret = HAL_PWREx_EnableOverDrive();
 800ca72:	f7fd f85f 	bl	8009b34 <HAL_PWREx_EnableOverDrive>
  if (ret != HAL_OK) {
 800ca76:	b118      	cbz	r0, 800ca80 <main+0xd0>
    while (1) {
 800ca78:	e7fe      	b.n	800ca78 <main+0xc8>
 800ca7a:	bf00      	nop
 800ca7c:	e000ed00 	.word	0xe000ed00
      ;
    }
  }

  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 800ca80:	ad14      	add	r5, sp, #80	@ 0x50
 800ca82:	220f      	movs	r2, #15
                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800ca84:	f44f 5480 	mov.w	r4, #4096	@ 0x1000

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 800ca88:	2107      	movs	r1, #7
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 800ca8a:	e9c5 2800 	strd	r2, r8, [r5]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800ca8e:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800ca92:	612c      	str	r4, [r5, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800ca94:	e9c5 0202 	strd	r0, r2, [r5, #8]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 800ca98:	4628      	mov	r0, r5
 800ca9a:	f7fd fac7 	bl	800a02c <HAL_RCC_ClockConfig>
  if (ret != HAL_OK) {
 800ca9e:	4607      	mov	r7, r0
 800caa0:	2800      	cmp	r0, #0
 800caa2:	f040 8331 	bne.w	800d108 <main+0x758>
}

static void MX_GPIO_Init(void) {
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  __HAL_RCC_GPIOE_CLK_ENABLE();
 800caa6:	4bbc      	ldr	r3, [pc, #752]	@ (800cd98 <main+0x3e8>)
  __HAL_RCC_GPIOI_CLK_ENABLE();
  __HAL_RCC_GPIOK_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();

  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 800caa8:	2120      	movs	r1, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800caaa:	903e      	str	r0, [sp, #248]	@ 0xf8

  GPIO_InitStruct.Pin = RMII_TXD1_Pin | RMII_TXD0_Pin | RMII_TX_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800caac:	f04f 0903 	mov.w	r9, #3
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cab0:	f04f 0a01 	mov.w	sl, #1
        detectResponse(0, training_mode, predicted_class, label);
 800cab4:	ed9f 8ab9 	vldr	s16, [pc, #740]	@ 800cd9c <main+0x3ec>
 800cab8:	f8df b314 	ldr.w	fp, [pc, #788]	@ 800cdd0 <main+0x420>
 800cabc:	4eb8      	ldr	r6, [pc, #736]	@ (800cda0 <main+0x3f0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cabe:	e9cd 003a 	strd	r0, r0, [sp, #232]	@ 0xe8
 800cac2:	e9cd 003c 	strd	r0, r0, [sp, #240]	@ 0xf0
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800cac6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 800cac8:	48b6      	ldr	r0, [pc, #728]	@ (800cda4 <main+0x3f4>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800caca:	f042 0210 	orr.w	r2, r2, #16
 800cace:	631a      	str	r2, [r3, #48]	@ 0x30
 800cad0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cad2:	f002 0210 	and.w	r2, r2, #16
 800cad6:	9209      	str	r2, [sp, #36]	@ 0x24
 800cad8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800cada:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cadc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cae0:	631a      	str	r2, [r3, #48]	@ 0x30
 800cae2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cae4:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 800cae8:	920a      	str	r2, [sp, #40]	@ 0x28
 800caea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800caec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800caee:	f042 0202 	orr.w	r2, r2, #2
 800caf2:	631a      	str	r2, [r3, #48]	@ 0x30
 800caf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800caf6:	f002 0202 	and.w	r2, r2, #2
 800cafa:	920b      	str	r2, [sp, #44]	@ 0x2c
 800cafc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800cafe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb00:	f042 0208 	orr.w	r2, r2, #8
 800cb04:	631a      	str	r2, [r3, #48]	@ 0x30
 800cb06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb08:	f002 0208 	and.w	r2, r2, #8
 800cb0c:	920c      	str	r2, [sp, #48]	@ 0x30
 800cb0e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800cb10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb12:	f042 0204 	orr.w	r2, r2, #4
 800cb16:	631a      	str	r2, [r3, #48]	@ 0x30
 800cb18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb1a:	f002 0204 	and.w	r2, r2, #4
 800cb1e:	920d      	str	r2, [sp, #52]	@ 0x34
 800cb20:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb24:	f042 0201 	orr.w	r2, r2, #1
 800cb28:	631a      	str	r2, [r3, #48]	@ 0x30
 800cb2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb2c:	f002 0201 	and.w	r2, r2, #1
 800cb30:	920e      	str	r2, [sp, #56]	@ 0x38
 800cb32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800cb34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cb3a:	631a      	str	r2, [r3, #48]	@ 0x30
 800cb3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb3e:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 800cb42:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cb44:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800cb46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cb4c:	631a      	str	r2, [r3, #48]	@ 0x30
 800cb4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb50:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800cb54:	9210      	str	r2, [sp, #64]	@ 0x40
 800cb56:	9a10      	ldr	r2, [sp, #64]	@ 0x40
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800cb58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb5a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800cb5e:	631a      	str	r2, [r3, #48]	@ 0x30
 800cb60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb62:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 800cb66:	9211      	str	r2, [sp, #68]	@ 0x44
 800cb68:	9a11      	ldr	r2, [sp, #68]	@ 0x44
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800cb6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb6c:	f042 0220 	orr.w	r2, r2, #32
 800cb70:	631a      	str	r2, [r3, #48]	@ 0x30
 800cb72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb74:	f002 0220 	and.w	r2, r2, #32
 800cb78:	9212      	str	r2, [sp, #72]	@ 0x48
 800cb7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800cb7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb7e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cb82:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 800cb84:	2201      	movs	r2, #1
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800cb86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb8c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb8e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 800cb90:	f7fc facf 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin | ARDUINO_D8_Pin, GPIO_PIN_RESET);
 800cb94:	463a      	mov	r2, r7
 800cb96:	210c      	movs	r1, #12
 800cb98:	4883      	ldr	r0, [pc, #524]	@ (800cda8 <main+0x3f8>)
 800cb9a:	f7fc faca 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800cb9e:	2201      	movs	r2, #1
 800cba0:	2108      	movs	r1, #8
 800cba2:	4882      	ldr	r0, [pc, #520]	@ (800cdac <main+0x3fc>)
 800cba4:	f7fc fac5 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 800cba8:	4621      	mov	r1, r4
 800cbaa:	487f      	ldr	r0, [pc, #508]	@ (800cda8 <main+0x3f8>)
 800cbac:	2201      	movs	r2, #1
 800cbae:	f7fc fac0 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 800cbb2:	463a      	mov	r2, r7
 800cbb4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cbb8:	487d      	ldr	r0, [pc, #500]	@ (800cdb0 <main+0x400>)
 800cbba:	f7fc faba 	bl	8009132 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin,
 800cbbe:	463a      	mov	r2, r7
 800cbc0:	21c8      	movs	r1, #200	@ 0xc8
 800cbc2:	487c      	ldr	r0, [pc, #496]	@ (800cdb4 <main+0x404>)
 800cbc4:	f7fc fab5 	bl	8009132 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800cbc8:	2208      	movs	r2, #8
 800cbca:	2300      	movs	r3, #0
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800cbcc:	a93a      	add	r1, sp, #232	@ 0xe8
 800cbce:	487a      	ldr	r0, [pc, #488]	@ (800cdb8 <main+0x408>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbd0:	973c      	str	r7, [sp, #240]	@ 0xf0
 800cbd2:	4c7a      	ldr	r4, [pc, #488]	@ (800cdbc <main+0x40c>)
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800cbd4:	e9cd 233a 	strd	r2, r3, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800cbd8:	f7fc f9b2 	bl	8008f40 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_TXD1_Pin | RMII_TXD0_Pin | RMII_TX_EN_Pin;
 800cbdc:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cbe0:	a93a      	add	r1, sp, #232	@ 0xe8
 800cbe2:	4874      	ldr	r0, [pc, #464]	@ (800cdb4 <main+0x404>)
  GPIO_InitStruct.Pin = RMII_TXD1_Pin | RMII_TXD0_Pin | RMII_TX_EN_Pin;
 800cbe4:	933a      	str	r3, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cbe6:	230b      	movs	r3, #11
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbe8:	e9cd 873b 	strd	r8, r7, [sp, #236]	@ 0xec
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cbec:	e9cd 933d 	strd	r9, r3, [sp, #244]	@ 0xf4
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cbf0:	f7fc f9a6 	bl	8008f40 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800cbf4:	230a      	movs	r3, #10
  GPIO_InitStruct.Pin = ULPI_D7_Pin | ULPI_D6_Pin | ULPI_D5_Pin | ULPI_D3_Pin |
 800cbf6:	f643 4223 	movw	r2, #15395	@ 0x3c23
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cbfa:	a93a      	add	r1, sp, #232	@ 0xe8
 800cbfc:	4870      	ldr	r0, [pc, #448]	@ (800cdc0 <main+0x410>)
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800cbfe:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Pin = ULPI_D7_Pin | ULPI_D6_Pin | ULPI_D5_Pin | ULPI_D3_Pin |
 800cc00:	923a      	str	r2, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cc02:	f8cd 90f4 	str.w	r9, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc06:	e9cd 873b 	strd	r8, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cc0a:	f7fc f999 	bl	8008f40 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800cc0e:	2180      	movs	r1, #128	@ 0x80
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800cc10:	2208      	movs	r2, #8
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800cc12:	4864      	ldr	r0, [pc, #400]	@ (800cda4 <main+0x3f4>)
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800cc14:	913a      	str	r1, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800cc16:	a93a      	add	r1, sp, #232	@ 0xe8
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800cc18:	923e      	str	r2, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cc1a:	973d      	str	r7, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc1c:	e9cd 873b 	strd	r8, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800cc20:	f7fc f98e 	bl	8008f40 <HAL_GPIO_Init>
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800cc24:	a93a      	add	r1, sp, #232	@ 0xe8
 800cc26:	4867      	ldr	r0, [pc, #412]	@ (800cdc4 <main+0x414>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc28:	973c      	str	r7, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 800cc2a:	ed9f 7b4d 	vldr	d7, [pc, #308]	@ 800cd60 <main+0x3b0>
  bool training_mode = false;
 800cc2e:	e9cd 7703 	strd	r7, r7, [sp, #12]
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 800cc32:	ed8d 7b3a 	vstr	d7, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800cc36:	f7fc f983 	bl	8008f40 <HAL_GPIO_Init>
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800cc3a:	a93a      	add	r1, sp, #232	@ 0xe8
 800cc3c:	4859      	ldr	r0, [pc, #356]	@ (800cda4 <main+0x3f4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc3e:	973c      	str	r7, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800cc40:	ed9f 7b49 	vldr	d7, [pc, #292]	@ 800cd68 <main+0x3b8>
 800cc44:	ed8d 7b3a 	vstr	d7, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800cc48:	f7fc f97a 	bl	8008f40 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_P_Pin | OTG_FS_N_Pin | OTG_FS_ID_Pin;
 800cc4c:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cc50:	230a      	movs	r3, #10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc52:	485d      	ldr	r0, [pc, #372]	@ (800cdc8 <main+0x418>)
  GPIO_InitStruct.Pin = OTG_FS_P_Pin | OTG_FS_N_Pin | OTG_FS_ID_Pin;
 800cc54:	913a      	str	r1, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc56:	a93a      	add	r1, sp, #232	@ 0xe8
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cc58:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cc5a:	f8cd 90f4 	str.w	r9, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc5e:	e9cd 873b 	strd	r8, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc62:	f7fc f96d 	bl	8008f40 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800cc66:	2120      	movs	r1, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800cc68:	484e      	ldr	r0, [pc, #312]	@ (800cda4 <main+0x3f4>)
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800cc6a:	913a      	str	r1, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800cc6c:	a93a      	add	r1, sp, #232	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cc6e:	973d      	str	r7, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc70:	e9cd a73b 	strd	sl, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800cc74:	f7fc f964 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin;
 800cc78:	f241 010c 	movw	r1, #4108	@ 0x100c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800cc7c:	484a      	ldr	r0, [pc, #296]	@ (800cda8 <main+0x3f8>)
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin;
 800cc7e:	913a      	str	r1, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800cc80:	a93a      	add	r1, sp, #232	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cc82:	973d      	str	r7, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc84:	e9cd a73b 	strd	sl, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800cc88:	f7fc f95a 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = uSD_Detect_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800cc8c:	a93a      	add	r1, sp, #232	@ 0xe8
 800cc8e:	484f      	ldr	r0, [pc, #316]	@ (800cdcc <main+0x41c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc90:	973c      	str	r7, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800cc92:	ed9f 7b37 	vldr	d7, [pc, #220]	@ 800cd70 <main+0x3c0>
 800cc96:	ed8d 7b3a 	vstr	d7, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800cc9a:	f7fc f951 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 800cc9e:	2208      	movs	r2, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800cca0:	a93a      	add	r1, sp, #232	@ 0xe8
 800cca2:	4842      	ldr	r0, [pc, #264]	@ (800cdac <main+0x3fc>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cca4:	e9cd 2a3a 	strd	r2, sl, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cca8:	e9cd 773c 	strd	r7, r7, [sp, #240]	@ 0xf0
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800ccac:	f7fc f948 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800ccb0:	a93a      	add	r1, sp, #232	@ 0xe8
 800ccb2:	483c      	ldr	r0, [pc, #240]	@ (800cda4 <main+0x3f4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ccb4:	973c      	str	r7, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800ccb6:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 800cd78 <main+0x3c8>
 800ccba:	ed8d 7b3a 	vstr	d7, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800ccbe:	f7fc f93f 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = TP3_Pin | NC2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800ccc2:	a93a      	add	r1, sp, #232	@ 0xe8
 800ccc4:	483a      	ldr	r0, [pc, #232]	@ (800cdb0 <main+0x400>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ccc6:	973c      	str	r7, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = TP3_Pin | NC2_Pin;
 800ccc8:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 800cd80 <main+0x3d0>
 800cccc:	ed8d 7b3a 	vstr	d7, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800ccd0:	f7fc f936 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800ccd4:	2305      	movs	r3, #5
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800ccd6:	a93a      	add	r1, sp, #232	@ 0xe8
 800ccd8:	4833      	ldr	r0, [pc, #204]	@ (800cda8 <main+0x3f8>)
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800ccda:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ccdc:	e9cd 883a 	strd	r8, r8, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cce0:	e9cd 773c 	strd	r7, r7, [sp, #240]	@ 0xf0
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800cce4:	f7fc f92c 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 800cce8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800ccec:	a93a      	add	r1, sp, #232	@ 0xe8
 800ccee:	4830      	ldr	r0, [pc, #192]	@ (800cdb0 <main+0x400>)
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 800ccf0:	923a      	str	r2, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ccf2:	973d      	str	r7, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ccf4:	e9cd a73b 	strd	sl, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800ccf8:	f7fc f922 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800ccfc:	a93a      	add	r1, sp, #232	@ 0xe8
 800ccfe:	482a      	ldr	r0, [pc, #168]	@ (800cda8 <main+0x3f8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd00:	973c      	str	r7, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800cd02:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cd88 <main+0x3d8>
 800cd06:	ed8d 7b3a 	vstr	d7, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800cd0a:	f7fc f919 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800cd0e:	a93a      	add	r1, sp, #232	@ 0xe8
 800cd10:	4825      	ldr	r0, [pc, #148]	@ (800cda8 <main+0x3f8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd12:	973c      	str	r7, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800cd14:	ed9f 7b1e 	vldr	d7, [pc, #120]	@ 800cd90 <main+0x3e0>
 800cd18:	ed8d 7b3a 	vstr	d7, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800cd1c:	f7fc f910 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800cd20:	230a      	movs	r3, #10
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 800cd22:	2210      	movs	r2, #16
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800cd24:	a93a      	add	r1, sp, #232	@ 0xe8
 800cd26:	4822      	ldr	r0, [pc, #136]	@ (800cdb0 <main+0x400>)
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800cd28:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 800cd2a:	923a      	str	r2, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cd2c:	f8cd 90f4 	str.w	r9, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd30:	e9cd 873b 	strd	r8, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800cd34:	f7fc f904 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin;
 800cd38:	22c8      	movs	r2, #200	@ 0xc8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cd3a:	a93a      	add	r1, sp, #232	@ 0xe8
 800cd3c:	481d      	ldr	r0, [pc, #116]	@ (800cdb4 <main+0x404>)
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin;
 800cd3e:	923a      	str	r2, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cd40:	973d      	str	r7, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd42:	e9cd a73b 	strd	sl, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cd46:	f7fc f8fb 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ULPI_STP_Pin | ULPI_DIR_Pin;
 800cd4a:	2305      	movs	r3, #5
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cd4c:	a93a      	add	r1, sp, #232	@ 0xe8
 800cd4e:	481f      	ldr	r0, [pc, #124]	@ (800cdcc <main+0x41c>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd50:	e9cd 383a 	strd	r3, r8, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800cd54:	230a      	movs	r3, #10
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cd56:	e9cd 793c 	strd	r7, r9, [sp, #240]	@ 0xf0
 800cd5a:	e03b      	b.n	800cdd4 <main+0x424>
 800cd5c:	f3af 8000 	nop.w
 800cd60:	00001000 	.word	0x00001000
 800cd64:	00000000 	.word	0x00000000
 800cd68:	00000040 	.word	0x00000040
 800cd6c:	10120000 	.word	0x10120000
 800cd70:	00002000 	.word	0x00002000
 800cd74:	00000000 	.word	0x00000000
 800cd78:	00000010 	.word	0x00000010
 800cd7c:	00000000 	.word	0x00000000
 800cd80:	00008004 	.word	0x00008004
 800cd84:	00000000 	.word	0x00000000
 800cd88:	00000800 	.word	0x00000800
 800cd8c:	00000003 	.word	0x00000003
 800cd90:	00002000 	.word	0x00002000
 800cd94:	10120000 	.word	0x10120000
 800cd98:	40023800 	.word	0x40023800
 800cd9c:	00000000 	.word	0x00000000
 800cda0:	2000c2d8 	.word	0x2000c2d8
 800cda4:	40020c00 	.word	0x40020c00
 800cda8:	40022000 	.word	0x40022000
 800cdac:	40022800 	.word	0x40022800
 800cdb0:	40021c00 	.word	0x40021c00
 800cdb4:	40021800 	.word	0x40021800
 800cdb8:	40021000 	.word	0x40021000
 800cdbc:	2000c2e4 	.word	0x2000c2e4
 800cdc0:	40020400 	.word	0x40020400
 800cdc4:	40022400 	.word	0x40022400
 800cdc8:	40020000 	.word	0x40020000
 800cdcc:	40020800 	.word	0x40020800
 800cdd0:	2000c2e0 	.word	0x2000c2e0
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800cdd4:	933e      	str	r3, [sp, #248]	@ 0xf8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cdd6:	f7fc f8b3 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 800cdda:	2232      	movs	r2, #50	@ 0x32
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cddc:	230b      	movs	r3, #11
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cdde:	a93a      	add	r1, sp, #232	@ 0xe8
 800cde0:	48cd      	ldr	r0, [pc, #820]	@ (800d118 <main+0x768>)
  GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 800cde2:	923a      	str	r2, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cde4:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cde6:	f8cd 90f4 	str.w	r9, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdea:	e9cd 873b 	strd	r8, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cdee:	f7fc f8a7 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RMII_RXER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 800cdf2:	a93a      	add	r1, sp, #232	@ 0xe8
 800cdf4:	48c9      	ldr	r0, [pc, #804]	@ (800d11c <main+0x76c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdf6:	973c      	str	r7, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 800cdf8:	ed9f 7bc5 	vldr	d7, [pc, #788]	@ 800d110 <main+0x760>
 800cdfc:	ed8d 7b3a 	vstr	d7, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 800ce00:	f7fc f89e 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ce04:	230b      	movs	r3, #11
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce06:	a93a      	add	r1, sp, #232	@ 0xe8
 800ce08:	48c5      	ldr	r0, [pc, #788]	@ (800d120 <main+0x770>)
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ce0a:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
 800ce0c:	2386      	movs	r3, #134	@ 0x86
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce0e:	f8cd 90f4 	str.w	r9, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
 800ce12:	933a      	str	r3, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce14:	e9cd 873b 	strd	r8, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce18:	f7fc f892 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ULPI_CLK_Pin | ULPI_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800ce1c:	230a      	movs	r3, #10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce1e:	a93a      	add	r1, sp, #232	@ 0xe8
 800ce20:	48bf      	ldr	r0, [pc, #764]	@ (800d120 <main+0x770>)
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800ce22:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Pin = ULPI_CLK_Pin | ULPI_D0_Pin;
 800ce24:	2328      	movs	r3, #40	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce26:	f8cd 90f4 	str.w	r9, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pin = ULPI_CLK_Pin | ULPI_D0_Pin;
 800ce2a:	933a      	str	r3, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce2c:	e9cd 873b 	strd	r8, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce30:	f7fc f886 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin | ARDUINO_MOSI_PWM_D11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800ce34:	2305      	movs	r3, #5
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce36:	a93a      	add	r1, sp, #232	@ 0xe8
 800ce38:	48ba      	ldr	r0, [pc, #744]	@ (800d124 <main+0x774>)
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800ce3a:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin | ARDUINO_MOSI_PWM_D11_Pin;
 800ce3c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ce40:	973d      	str	r7, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin | ARDUINO_MOSI_PWM_D11_Pin;
 800ce42:	933a      	str	r3, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce44:	e9cd 873b 	strd	r8, r7, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce48:	f7fc f87a 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = BUTTON1_Pin;
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 800ce50:	a93a      	add	r1, sp, #232	@ 0xe8
 800ce52:	48b3      	ldr	r0, [pc, #716]	@ (800d120 <main+0x770>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ce54:	f8cd a0f0 	str.w	sl, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = BUTTON1_Pin;
 800ce58:	e9cd 233a 	strd	r2, r3, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 800ce5c:	f7fc f870 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = BUTTON2_Pin;
 800ce60:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800ce64:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 800ce66:	a93a      	add	r1, sp, #232	@ 0xe8
 800ce68:	48af      	ldr	r0, [pc, #700]	@ (800d128 <main+0x778>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ce6a:	f8cd a0f0 	str.w	sl, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Pin = BUTTON2_Pin;
 800ce6e:	e9cd 233a 	strd	r2, r3, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 800ce72:	f7fc f865 	bl	8008f40 <HAL_GPIO_Init>
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_GPIO);
 800ce76:	4639      	mov	r1, r7
 800ce78:	4640      	mov	r0, r8
 800ce7a:	f7fb f801 	bl	8007e80 <BSP_PB_Init>
  lcdsetup();
 800ce7e:	f7ff fd55 	bl	800c92c <_Z8lcdsetupv>
  int camErr = initCamera();
 800ce82:	f7fe ff15 	bl	800bcb0 <_Z10initCamerav>
  StartCapture();
 800ce86:	f7ff f85b 	bl	800bf40 <_Z12StartCapturev>
  signed char *input = getInput();
 800ce8a:	f005 fa47 	bl	801231c <getInput>
  RGBbuf = (uint16_t *)&input[128 * 128 * 4];
 800ce8e:	4ba7      	ldr	r3, [pc, #668]	@ (800d12c <main+0x77c>)
 800ce90:	f500 3280 	add.w	r2, r0, #65536	@ 0x10000
  signed char *input = getInput();
 800ce94:	4682      	mov	sl, r0
  RGBbuf = (uint16_t *)&input[128 * 128 * 4];
 800ce96:	601a      	str	r2, [r3, #0]
  bool just_started_training_mode = false;
 800ce98:	f500 4334 	add.w	r3, r0, #46080	@ 0xb400
 800ce9c:	9307      	str	r3, [sp, #28]
 800ce9e:	f500 73c0 	add.w	r3, r0, #384	@ 0x180
 800cea2:	9306      	str	r3, [sp, #24]
    starti = HAL_GetTick();
 800cea4:	f7fb fd22 	bl	80088ec <HAL_GetTick>
 800cea8:	4607      	mov	r7, r0
    ReadCapture();
 800ceaa:	f7ff f959 	bl	800c160 <_Z11ReadCapturev>
    StartCapture();
 800ceae:	f7ff f847 	bl	800bf40 <_Z12StartCapturev>
    DecodeandProcessAndRGB(RES_W, RES_H, input, RGBbuf, 1);
 800ceb2:	2301      	movs	r3, #1
 800ceb4:	4652      	mov	r2, sl
 800ceb6:	2178      	movs	r1, #120	@ 0x78
 800ceb8:	9300      	str	r3, [sp, #0]
 800ceba:	2080      	movs	r0, #128	@ 0x80
 800cebc:	4b9b      	ldr	r3, [pc, #620]	@ (800d12c <main+0x77c>)
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f7fe ff3e 	bl	800bd40 <_Z22DecodeandProcessAndRGBiiPaPti>
      input[120 * 128 * 3 + i] = -128;
 800cec4:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 800cec8:	2180      	movs	r1, #128	@ 0x80
 800ceca:	9807      	ldr	r0, [sp, #28]
 800cecc:	f016 fdaa 	bl	8023a24 <memset>
        RGBbuf[j + RES_W * i] = (uint16_t)(r | g | b);
 800ced0:	4b96      	ldr	r3, [pc, #600]	@ (800d12c <main+0x77c>)
 800ced2:	9806      	ldr	r0, [sp, #24]
 800ced4:	f04f 0e00 	mov.w	lr, #0
 800ced8:	681a      	ldr	r2, [r3, #0]
 800ceda:	f1a2 0c02 	sub.w	ip, r2, #2
      for (int j = 0; j < RES_W; j++) {
 800cede:	f5a0 78c0 	sub.w	r8, r0, #384	@ 0x180
  bool training_mode = false;
 800cee2:	46e1      	mov	r9, ip
        uint8_t red = (int32_t)input[(128 * i + j) * 3] + 128;
 800cee4:	f898 1000 	ldrb.w	r1, [r8]
      for (int j = 0; j < RES_W; j++) {
 800cee8:	f108 0803 	add.w	r8, r8, #3
        uint8_t green = (int32_t)input[(128 * i + j) * 3 + 1] + 128;
 800ceec:	f818 3c02 	ldrb.w	r3, [r8, #-2]
        uint16_t r = ((red >> 3) & 0x1f) << 11;
 800cef0:	f081 0180 	eor.w	r1, r1, #128	@ 0x80
        uint16_t g = ((green >> 2) & 0x3f) << 5;
 800cef4:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
        uint16_t r = ((red >> 3) & 0x1f) << 11;
 800cef8:	08c9      	lsrs	r1, r1, #3
        uint16_t g = ((green >> 2) & 0x3f) << 5;
 800cefa:	089b      	lsrs	r3, r3, #2
        uint16_t r = ((red >> 3) & 0x1f) << 11;
 800cefc:	02c9      	lsls	r1, r1, #11
        RGBbuf[j + RES_W * i] = (uint16_t)(r | g | b);
 800cefe:	ea41 1343 	orr.w	r3, r1, r3, lsl #5
        uint8_t blue = (int32_t)input[(128 * i + j) * 3 + 2] + 128;
 800cf02:	f818 1c01 	ldrb.w	r1, [r8, #-1]
      for (int j = 0; j < RES_W; j++) {
 800cf06:	4580      	cmp	r8, r0
        uint16_t b = (blue >> 3) & 0x1f;
 800cf08:	f081 0180 	eor.w	r1, r1, #128	@ 0x80
        RGBbuf[j + RES_W * i] = (uint16_t)(r | g | b);
 800cf0c:	ea43 03d1 	orr.w	r3, r3, r1, lsr #3
 800cf10:	f829 3f02 	strh.w	r3, [r9, #2]!
      for (int j = 0; j < RES_W; j++) {
 800cf14:	d1e6      	bne.n	800cee4 <main+0x534>
    for (int i = 0; i < RES_W; i++) {
 800cf16:	f10e 0e80 	add.w	lr, lr, #128	@ 0x80
 800cf1a:	f50c 7c80 	add.w	ip, ip, #256	@ 0x100
 800cf1e:	f508 70c0 	add.w	r0, r8, #384	@ 0x180
 800cf22:	f5be 4f80 	cmp.w	lr, #16384	@ 0x4000
 800cf26:	d1da      	bne.n	800cede <main+0x52e>
    loadRGB565LCD(10, 10, RES_W, RES_W, RGBbuf, 2);
 800cf28:	2380      	movs	r3, #128	@ 0x80
 800cf2a:	210a      	movs	r1, #10
 800cf2c:	f04f 0802 	mov.w	r8, #2
 800cf30:	9200      	str	r2, [sp, #0]
 800cf32:	4608      	mov	r0, r1
 800cf34:	461a      	mov	r2, r3
 800cf36:	f8cd 8004 	str.w	r8, [sp, #4]
 800cf3a:	f7ff fb1f 	bl	800c57c <_Z13loadRGB565LCDmmmmPth>
    endi = HAL_GetTick();
 800cf3e:	f7fb fcd5 	bl	80088ec <HAL_GetTick>
    uint8_t button0 = BSP_PB_GetState(BUTTON_KEY) == GPIO_PIN_SET;
 800cf42:	4640      	mov	r0, r8
 800cf44:	f7fb f804 	bl	8007f50 <BSP_PB_GetState>
    uint8_t button1 = !HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 800cf48:	2101      	movs	r1, #1
 800cf4a:	4875      	ldr	r0, [pc, #468]	@ (800d120 <main+0x770>)
 800cf4c:	f7fc f8ea 	bl	8009124 <HAL_GPIO_ReadPin>
    uint8_t button2 = !HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 800cf50:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    uint8_t button1 = !HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 800cf54:	4681      	mov	r9, r0
    uint8_t button2 = !HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 800cf56:	4874      	ldr	r0, [pc, #464]	@ (800d128 <main+0x778>)
 800cf58:	f7fc f8e4 	bl	8009124 <HAL_GPIO_ReadPin>
    s[0] = 'c';
 800cf5c:	2363      	movs	r3, #99	@ 0x63
    uint8_t button2 = !HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 800cf5e:	4680      	mov	r8, r0
    s[0] = 'c';
 800cf60:	f88d 3020 	strb.w	r3, [sp, #32]
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
}

static inline void receiveChar(char *s) {
	static int is_initialized = 0;
	if (!is_initialized) {
 800cf64:	4b72      	ldr	r3, [pc, #456]	@ (800d130 <main+0x780>)
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	f000 80ef 	beq.w	800d14c <main+0x79c>
		if (HAL_UART_Init(&UART) != HAL_OK) {
			//Error handling
		}
		is_initialized = 1;
	}
	HAL_UART_Receive(&UART, (uint8_t*) s, 1, 10);
 800cf6e:	230a      	movs	r3, #10
 800cf70:	2201      	movs	r2, #1
 800cf72:	a908      	add	r1, sp, #32
 800cf74:	486f      	ldr	r0, [pc, #444]	@ (800d134 <main+0x784>)
 800cf76:	f7fe f873 	bl	800b060 <HAL_UART_Receive>
    if (s[0] == 't') {
 800cf7a:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800cf7e:	2b74      	cmp	r3, #116	@ 0x74
 800cf80:	f000 81c4 	beq.w	800d30c <main+0x95c>
    } else if (s[0] == 'i') {
 800cf84:	2b69      	cmp	r3, #105	@ 0x69
 800cf86:	f000 8133 	beq.w	800d1f0 <main+0x840>
    } else if (s[0] == 'v') {
 800cf8a:	2b76      	cmp	r3, #118	@ 0x76
 800cf8c:	f000 819c 	beq.w	800d2c8 <main+0x918>
    if (training_mode) {
 800cf90:	9a03      	ldr	r2, [sp, #12]
 800cf92:	2a00      	cmp	r2, #0
 800cf94:	f000 8139 	beq.w	800d20a <main+0x85a>
      bool is_valid_class_number = s[0] >= '0' && s[0] <= '0' + OUTPUT_CH - 1;
 800cf98:	3b30      	subs	r3, #48	@ 0x30
 800cf9a:	b2da      	uxtb	r2, r3
      if (is_valid_class_number || button1 || button2) {
 800cf9c:	f1b9 0f00 	cmp.w	r9, #0
 800cfa0:	f000 80f0 	beq.w	800d184 <main+0x7d4>
 800cfa4:	2a01      	cmp	r2, #1
 800cfa6:	f240 80e6 	bls.w	800d176 <main+0x7c6>
 800cfaa:	f1b8 0f00 	cmp.w	r8, #0
 800cfae:	f040 80a8 	bne.w	800d102 <main+0x752>
          sprintf(showbuf, "Train cls 1");
 800cfb2:	4b61      	ldr	r3, [pc, #388]	@ (800d138 <main+0x788>)
          label = 1;
 800cfb4:	2701      	movs	r7, #1
          sprintf(showbuf, "Train cls 1");
 800cfb6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cfba:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        sprintf(logbuf, "Training: Train cls %d\r\n", label);
 800cfbe:	463a      	mov	r2, r7
 800cfc0:	495e      	ldr	r1, [pc, #376]	@ (800d13c <main+0x78c>)
 800cfc2:	a83a      	add	r0, sp, #232	@ 0xe8
 800cfc4:	f016 f9ba 	bl	802333c <sprintf>
	if (!is_initialized) {
 800cfc8:	f8db 3000 	ldr.w	r3, [fp]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	f000 80fa 	beq.w	800d1c6 <main+0x816>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800cfd2:	a83a      	add	r0, sp, #232	@ 0xe8
        DecodeandProcessAndRGB(RES_W, RES_H, input, RGBbuf, 1);
 800cfd4:	f04f 0901 	mov.w	r9, #1
 800cfd8:	f7f9 f962 	bl	80062a0 <strlen>
 800cfdc:	230a      	movs	r3, #10
 800cfde:	b282      	uxth	r2, r0
 800cfe0:	a93a      	add	r1, sp, #232	@ 0xe8
 800cfe2:	4854      	ldr	r0, [pc, #336]	@ (800d134 <main+0x784>)
 800cfe4:	f7fd ffd8 	bl	800af98 <HAL_UART_Transmit>
        start = HAL_GetTick();
 800cfe8:	f7fb fc80 	bl	80088ec <HAL_GetTick>
  invoke_inf();
 800cfec:	f008 f82c 	bl	8015048 <invoke_inf>
  signed char *output = (signed char *)getOutput();
 800cff0:	f005 f998 	bl	8012324 <getOutput>
    out_int8[i] = output[i];
 800cff4:	f990 8000 	ldrsb.w	r8, [r0]
 800cff8:	f990 2001 	ldrsb.w	r2, [r0, #1]
 800cffc:	f990 1002 	ldrsb.w	r1, [r0, #2]
        if (out_int[0] > out_int[1]) {
 800d000:	4590      	cmp	r8, r2
    out_int8[i] = output[i];
 800d002:	7072      	strb	r2, [r6, #1]
 800d004:	70b1      	strb	r1, [r6, #2]
 800d006:	f990 2003 	ldrsb.w	r2, [r0, #3]
 800d00a:	f886 8000 	strb.w	r8, [r6]
        if (out_int[0] > out_int[1]) {
 800d00e:	bfc8      	it	gt
 800d010:	f04f 0800 	movgt.w	r8, #0
    out_int8[i] = output[i];
 800d014:	70f2      	strb	r2, [r6, #3]
        if (out_int[0] > out_int[1]) {
 800d016:	bfd8      	it	le
 800d018:	f04f 0801 	movle.w	r8, #1
    out_int8[i] = output[i];
 800d01c:	f990 2004 	ldrsb.w	r2, [r0, #4]
 800d020:	7132      	strb	r2, [r6, #4]
 800d022:	f990 2005 	ldrsb.w	r2, [r0, #5]
 800d026:	7172      	strb	r2, [r6, #5]
 800d028:	f990 2006 	ldrsb.w	r2, [r0, #6]
 800d02c:	71b2      	strb	r2, [r6, #6]
 800d02e:	f990 2007 	ldrsb.w	r2, [r0, #7]
 800d032:	71f2      	strb	r2, [r6, #7]
 800d034:	f990 2008 	ldrsb.w	r2, [r0, #8]
 800d038:	7232      	strb	r2, [r6, #8]
 800d03a:	f990 3009 	ldrsb.w	r3, [r0, #9]
 800d03e:	7273      	strb	r3, [r6, #9]
        end = HAL_GetTick();
 800d040:	f7fb fc54 	bl	80088ec <HAL_GetTick>
        detectResponse(0, training_mode, predicted_class, label);
 800d044:	eeb0 0a48 	vmov.f32	s0, s16
 800d048:	463a      	mov	r2, r7
 800d04a:	4641      	mov	r1, r8
 800d04c:	4648      	mov	r0, r9
 800d04e:	f7ff faf1 	bl	800c634 <_Z14detectResponsefiii>
        ReadCapture();
 800d052:	f7ff f885 	bl	800c160 <_Z11ReadCapturev>
        StartCapture();
 800d056:	f7fe ff73 	bl	800bf40 <_Z12StartCapturev>
        DecodeandProcessAndRGB(RES_W, RES_H, input, RGBbuf, 1);
 800d05a:	4b34      	ldr	r3, [pc, #208]	@ (800d12c <main+0x77c>)
 800d05c:	4652      	mov	r2, sl
 800d05e:	2178      	movs	r1, #120	@ 0x78
 800d060:	f8cd 9000 	str.w	r9, [sp]
 800d064:	2080      	movs	r0, #128	@ 0x80
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	f7fe fe6a 	bl	800bd40 <_Z22DecodeandProcessAndRGBiiPaPti>
        displaystring(showbuf, 273, 10);
 800d06c:	220a      	movs	r2, #10
 800d06e:	f240 1111 	movw	r1, #273	@ 0x111
 800d072:	4628      	mov	r0, r5
 800d074:	f7ff fad6 	bl	800c624 <_Z13displaystringPcii>
        start = HAL_GetTick();
 800d078:	f7fb fc38 	bl	80088ec <HAL_GetTick>
      labels[i] = 0.0f;
 800d07c:	4b30      	ldr	r3, [pc, #192]	@ (800d140 <main+0x790>)
      labels[i] = 1.0f;
 800d07e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d082:	2f00      	cmp	r7, #0
        start = HAL_GetTick();
 800d084:	9003      	str	r0, [sp, #12]
  invoke(labels);
 800d086:	4618      	mov	r0, r3
      labels[i] = 0.0f;
 800d088:	ed83 8a02 	vstr	s16, [r3, #8]
      labels[i] = 1.0f;
 800d08c:	fe08 7a27 	vseleq.f32	s14, s16, s15
      labels[i] = 0.0f;
 800d090:	ed83 8a03 	vstr	s16, [r3, #12]
      labels[i] = 1.0f;
 800d094:	fe47 7a88 	vseleq.f32	s15, s15, s16
 800d098:	ed83 7a01 	vstr	s14, [r3, #4]
 800d09c:	edc3 7a00 	vstr	s15, [r3]
      labels[i] = 0.0f;
 800d0a0:	ed83 8a04 	vstr	s16, [r3, #16]
 800d0a4:	ed83 8a05 	vstr	s16, [r3, #20]
 800d0a8:	ed83 8a06 	vstr	s16, [r3, #24]
 800d0ac:	ed83 8a07 	vstr	s16, [r3, #28]
 800d0b0:	ed83 8a08 	vstr	s16, [r3, #32]
 800d0b4:	ed83 8a09 	vstr	s16, [r3, #36]	@ 0x24
  invoke(labels);
 800d0b8:	f005 f938 	bl	801232c <invoke>
        end = HAL_GetTick();
 800d0bc:	f7fb fc16 	bl	80088ec <HAL_GetTick>
        sprintf(showbuf, "Train done ");
 800d0c0:	4a20      	ldr	r2, [pc, #128]	@ (800d144 <main+0x794>)
        end = HAL_GetTick();
 800d0c2:	9005      	str	r0, [sp, #20]
	if (!is_initialized) {
 800d0c4:	f8db 3000 	ldr.w	r3, [fp]
        sprintf(showbuf, "Train done ");
 800d0c8:	ca07      	ldmia	r2, {r0, r1, r2}
 800d0ca:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d065      	beq.n	800d19e <main+0x7ee>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800d0d2:	230a      	movs	r3, #10
 800d0d4:	220d      	movs	r2, #13
 800d0d6:	491c      	ldr	r1, [pc, #112]	@ (800d148 <main+0x798>)
 800d0d8:	4816      	ldr	r0, [pc, #88]	@ (800d134 <main+0x784>)
 800d0da:	f7fd ff5d 	bl	800af98 <HAL_UART_Transmit>
        displaystring(showbuf, 273, 10);
 800d0de:	4628      	mov	r0, r5
 800d0e0:	220a      	movs	r2, #10
 800d0e2:	f240 1111 	movw	r1, #273	@ 0x111
 800d0e6:	f7ff fa9d 	bl	800c624 <_Z13displaystringPcii>
        detectResponse(end - start, training_mode, predicted_class, label);
 800d0ea:	9a03      	ldr	r2, [sp, #12]
 800d0ec:	9b05      	ldr	r3, [sp, #20]
 800d0ee:	4641      	mov	r1, r8
 800d0f0:	2001      	movs	r0, #1
 800d0f2:	1a9b      	subs	r3, r3, r2
 800d0f4:	463a      	mov	r2, r7
 800d0f6:	ee00 3a10 	vmov	s0, r3
 800d0fa:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 800d0fe:	f7ff fa99 	bl	800c634 <_Z14detectResponsefiii>
      validation_mode = false;
 800d102:	2301      	movs	r3, #1
 800d104:	9303      	str	r3, [sp, #12]
 800d106:	e6cd      	b.n	800cea4 <main+0x4f4>
    while (1) {
 800d108:	e7fe      	b.n	800d108 <main+0x758>
 800d10a:	bf00      	nop
 800d10c:	f3af 8000 	nop.w
 800d110:	00000004 	.word	0x00000004
 800d114:	00000000 	.word	0x00000000
 800d118:	40020800 	.word	0x40020800
 800d11c:	40021800 	.word	0x40021800
 800d120:	40020000 	.word	0x40020000
 800d124:	40020400 	.word	0x40020400
 800d128:	40021400 	.word	0x40021400
 800d12c:	2000c2ac 	.word	0x2000c2ac
 800d130:	2000c2dc 	.word	0x2000c2dc
 800d134:	2000c2e4 	.word	0x2000c2e4
 800d138:	0802d6bc 	.word	0x0802d6bc
 800d13c:	0802d6d4 	.word	0x0802d6d4
 800d140:	2000c2b0 	.word	0x2000c2b0
 800d144:	0802d6f0 	.word	0x0802d6f0
 800d148:	0802d6fc 	.word	0x0802d6fc
		UART.Init.StopBits = UART_STOPBITS_1;
 800d14c:	e9c4 3302 	strd	r3, r3, [r4, #8]
		UART.Init.Parity = UART_PARITY_NONE;
 800d150:	6123      	str	r3, [r4, #16]
		UART.Instance = USART1;
 800d152:	4a9f      	ldr	r2, [pc, #636]	@ (800d3d0 <main+0xa20>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d154:	489f      	ldr	r0, [pc, #636]	@ (800d3d4 <main+0xa24>)
		UART.Instance = USART1;
 800d156:	6022      	str	r2, [r4, #0]
		UART.Init.OverSampling = UART_OVERSAMPLING_16;
 800d158:	e9c4 3306 	strd	r3, r3, [r4, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d15c:	e9c4 3308 	strd	r3, r3, [r4, #32]
		UART.Init.BaudRate = 115200;
 800d160:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800d164:	6063      	str	r3, [r4, #4]
		UART.Init.Mode = UART_MODE_TX_RX;
 800d166:	230c      	movs	r3, #12
 800d168:	6163      	str	r3, [r4, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d16a:	f7fe fa4e 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800d16e:	2301      	movs	r3, #1
 800d170:	4a99      	ldr	r2, [pc, #612]	@ (800d3d8 <main+0xa28>)
 800d172:	6013      	str	r3, [r2, #0]
 800d174:	e6fb      	b.n	800cf6e <main+0x5be>
          sprintf(showbuf, "Train cls %d", label);
 800d176:	4999      	ldr	r1, [pc, #612]	@ (800d3dc <main+0xa2c>)
 800d178:	4628      	mov	r0, r5
 800d17a:	461a      	mov	r2, r3
          label = s[0] - '0';
 800d17c:	461f      	mov	r7, r3
          sprintf(showbuf, "Train cls %d", label);
 800d17e:	f016 f8dd 	bl	802333c <sprintf>
 800d182:	e71c      	b.n	800cfbe <main+0x60e>
        if (is_valid_class_number) {
 800d184:	2a01      	cmp	r2, #1
 800d186:	d9f6      	bls.n	800d176 <main+0x7c6>
        } else if (button2) {
 800d188:	f1b8 0f00 	cmp.w	r8, #0
 800d18c:	f43f af11 	beq.w	800cfb2 <main+0x602>
          sprintf(showbuf, "Train cls 0");
 800d190:	4b93      	ldr	r3, [pc, #588]	@ (800d3e0 <main+0xa30>)
        int label = 0;
 800d192:	2700      	movs	r7, #0
          sprintf(showbuf, "Train cls 0");
 800d194:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d198:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800d19c:	e70f      	b.n	800cfbe <main+0x60e>
		UART.Init.StopBits = UART_STOPBITS_1;
 800d19e:	e9c4 3302 	strd	r3, r3, [r4, #8]
		UART.Init.Parity = UART_PARITY_NONE;
 800d1a2:	6123      	str	r3, [r4, #16]
		UART.Instance = USART1;
 800d1a4:	4a8a      	ldr	r2, [pc, #552]	@ (800d3d0 <main+0xa20>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d1a6:	488b      	ldr	r0, [pc, #556]	@ (800d3d4 <main+0xa24>)
		UART.Instance = USART1;
 800d1a8:	6022      	str	r2, [r4, #0]
		UART.Init.OverSampling = UART_OVERSAMPLING_16;
 800d1aa:	e9c4 3306 	strd	r3, r3, [r4, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d1ae:	e9c4 3308 	strd	r3, r3, [r4, #32]
		UART.Init.BaudRate = 115200;
 800d1b2:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800d1b6:	6063      	str	r3, [r4, #4]
		UART.Init.Mode = UART_MODE_TX_RX;
 800d1b8:	230c      	movs	r3, #12
 800d1ba:	6163      	str	r3, [r4, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d1bc:	f7fe fa25 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800d1c0:	f8cb 9000 	str.w	r9, [fp]
 800d1c4:	e785      	b.n	800d0d2 <main+0x722>
		UART.Init.StopBits = UART_STOPBITS_1;
 800d1c6:	e9c4 3302 	strd	r3, r3, [r4, #8]
		UART.Init.Parity = UART_PARITY_NONE;
 800d1ca:	6123      	str	r3, [r4, #16]
		UART.Instance = USART1;
 800d1cc:	4a80      	ldr	r2, [pc, #512]	@ (800d3d0 <main+0xa20>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d1ce:	4881      	ldr	r0, [pc, #516]	@ (800d3d4 <main+0xa24>)
		UART.Instance = USART1;
 800d1d0:	6022      	str	r2, [r4, #0]
		UART.Init.OverSampling = UART_OVERSAMPLING_16;
 800d1d2:	e9c4 3306 	strd	r3, r3, [r4, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d1d6:	e9c4 3308 	strd	r3, r3, [r4, #32]
		UART.Init.BaudRate = 115200;
 800d1da:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800d1de:	6063      	str	r3, [r4, #4]
		UART.Init.Mode = UART_MODE_TX_RX;
 800d1e0:	230c      	movs	r3, #12
 800d1e2:	6163      	str	r3, [r4, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d1e4:	f7fe fa11 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800d1e8:	2301      	movs	r3, #1
 800d1ea:	f8cb 3000 	str.w	r3, [fp]
 800d1ee:	e6f0      	b.n	800cfd2 <main+0x622>
	if (!is_initialized) {
 800d1f0:	f8db 3000 	ldr.w	r3, [fp]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	f000 80ba 	beq.w	800d36e <main+0x9be>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800d1fa:	230a      	movs	r3, #10
 800d1fc:	221d      	movs	r2, #29
 800d1fe:	4979      	ldr	r1, [pc, #484]	@ (800d3e4 <main+0xa34>)
 800d200:	4874      	ldr	r0, [pc, #464]	@ (800d3d4 <main+0xa24>)
 800d202:	f7fd fec9 	bl	800af98 <HAL_UART_Transmit>
      validation_mode = false;
 800d206:	2300      	movs	r3, #0
 800d208:	9304      	str	r3, [sp, #16]
      start = HAL_GetTick();
 800d20a:	f7fb fb6f 	bl	80088ec <HAL_GetTick>
  invoke_inf();
 800d20e:	f007 ff1b 	bl	8015048 <invoke_inf>
  signed char *output = (signed char *)getOutput();
 800d212:	f005 f887 	bl	8012324 <getOutput>
    out_int8[i] = output[i];
 800d216:	f990 8000 	ldrsb.w	r8, [r0]
 800d21a:	f990 2001 	ldrsb.w	r2, [r0, #1]
 800d21e:	f990 1002 	ldrsb.w	r1, [r0, #2]
      if (out_int[0] > out_int[1]) {
 800d222:	4590      	cmp	r8, r2
    out_int8[i] = output[i];
 800d224:	7072      	strb	r2, [r6, #1]
 800d226:	70b1      	strb	r1, [r6, #2]
 800d228:	f990 2003 	ldrsb.w	r2, [r0, #3]
 800d22c:	f886 8000 	strb.w	r8, [r6]
      if (out_int[0] > out_int[1]) {
 800d230:	bfc8      	it	gt
 800d232:	f04f 0800 	movgt.w	r8, #0
    out_int8[i] = output[i];
 800d236:	70f2      	strb	r2, [r6, #3]
      if (out_int[0] > out_int[1]) {
 800d238:	bfd8      	it	le
 800d23a:	f04f 0801 	movle.w	r8, #1
    out_int8[i] = output[i];
 800d23e:	f990 2004 	ldrsb.w	r2, [r0, #4]
 800d242:	7132      	strb	r2, [r6, #4]
 800d244:	f990 2005 	ldrsb.w	r2, [r0, #5]
 800d248:	7172      	strb	r2, [r6, #5]
 800d24a:	f990 2006 	ldrsb.w	r2, [r0, #6]
 800d24e:	71b2      	strb	r2, [r6, #6]
 800d250:	f990 2007 	ldrsb.w	r2, [r0, #7]
 800d254:	71f2      	strb	r2, [r6, #7]
 800d256:	f990 2008 	ldrsb.w	r2, [r0, #8]
 800d25a:	7232      	strb	r2, [r6, #8]
 800d25c:	f990 3009 	ldrsb.w	r3, [r0, #9]
 800d260:	7273      	strb	r3, [r6, #9]
      end = HAL_GetTick();
 800d262:	f7fb fb43 	bl	80088ec <HAL_GetTick>
      if (validation_mode) {
 800d266:	9b04      	ldr	r3, [sp, #16]
      end = HAL_GetTick();
 800d268:	4681      	mov	r9, r0
      if (validation_mode) {
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	f000 8094 	beq.w	800d398 <main+0x9e8>
        sprintf(showbuf, " Validation ");
 800d270:	4b5d      	ldr	r3, [pc, #372]	@ (800d3e8 <main+0xa38>)
 800d272:	46ac      	mov	ip, r5
 800d274:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d276:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
        sprintf(logbuf, "INFERENCE COMPLETE: %d\r\n", predicted_class);
 800d27a:	4642      	mov	r2, r8
        sprintf(showbuf, " Validation ");
 800d27c:	f88c 3000 	strb.w	r3, [ip]
        sprintf(logbuf, "INFERENCE COMPLETE: %d\r\n", predicted_class);
 800d280:	495a      	ldr	r1, [pc, #360]	@ (800d3ec <main+0xa3c>)
 800d282:	a83a      	add	r0, sp, #232	@ 0xe8
 800d284:	f016 f85a 	bl	802333c <sprintf>
	if (!is_initialized) {
 800d288:	f8db 3000 	ldr.w	r3, [fp]
 800d28c:	b34b      	cbz	r3, 800d2e2 <main+0x932>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800d28e:	a83a      	add	r0, sp, #232	@ 0xe8
 800d290:	f7f9 f806 	bl	80062a0 <strlen>
 800d294:	230a      	movs	r3, #10
 800d296:	b282      	uxth	r2, r0
 800d298:	a93a      	add	r1, sp, #232	@ 0xe8
 800d29a:	484e      	ldr	r0, [pc, #312]	@ (800d3d4 <main+0xa24>)
 800d29c:	f7fd fe7c 	bl	800af98 <HAL_UART_Transmit>
      displaystring(showbuf, 273, 10);
 800d2a0:	220a      	movs	r2, #10
 800d2a2:	f240 1111 	movw	r1, #273	@ 0x111
 800d2a6:	4628      	mov	r0, r5
 800d2a8:	f7ff f9bc 	bl	800c624 <_Z13displaystringPcii>
      detectResponse(end - starti, training_mode, predicted_class, predicted_class);
 800d2ac:	eba9 0307 	sub.w	r3, r9, r7
 800d2b0:	4642      	mov	r2, r8
 800d2b2:	4641      	mov	r1, r8
 800d2b4:	ee00 3a10 	vmov	s0, r3
 800d2b8:	2000      	movs	r0, #0
 800d2ba:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 800d2be:	f7ff f9b9 	bl	800c634 <_Z14detectResponsefiii>
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	9303      	str	r3, [sp, #12]
 800d2c6:	e5ed      	b.n	800cea4 <main+0x4f4>
	if (!is_initialized) {
 800d2c8:	f8db 3000 	ldr.w	r3, [fp]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d069      	beq.n	800d3a4 <main+0x9f4>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800d2d0:	230a      	movs	r3, #10
 800d2d2:	221e      	movs	r2, #30
 800d2d4:	4946      	ldr	r1, [pc, #280]	@ (800d3f0 <main+0xa40>)
 800d2d6:	483f      	ldr	r0, [pc, #252]	@ (800d3d4 <main+0xa24>)
 800d2d8:	f7fd fe5e 	bl	800af98 <HAL_UART_Transmit>
      validation_mode = true;
 800d2dc:	2301      	movs	r3, #1
 800d2de:	9304      	str	r3, [sp, #16]
 800d2e0:	e793      	b.n	800d20a <main+0x85a>
		UART.Init.StopBits = UART_STOPBITS_1;
 800d2e2:	e9c4 3302 	strd	r3, r3, [r4, #8]
		UART.Init.Parity = UART_PARITY_NONE;
 800d2e6:	6123      	str	r3, [r4, #16]
		UART.Instance = USART1;
 800d2e8:	4a39      	ldr	r2, [pc, #228]	@ (800d3d0 <main+0xa20>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d2ea:	483a      	ldr	r0, [pc, #232]	@ (800d3d4 <main+0xa24>)
		UART.Instance = USART1;
 800d2ec:	6022      	str	r2, [r4, #0]
		UART.Init.OverSampling = UART_OVERSAMPLING_16;
 800d2ee:	e9c4 3306 	strd	r3, r3, [r4, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d2f2:	e9c4 3308 	strd	r3, r3, [r4, #32]
		UART.Init.BaudRate = 115200;
 800d2f6:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800d2fa:	6063      	str	r3, [r4, #4]
		UART.Init.Mode = UART_MODE_TX_RX;
 800d2fc:	230c      	movs	r3, #12
 800d2fe:	6163      	str	r3, [r4, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d300:	f7fe f983 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800d304:	2301      	movs	r3, #1
 800d306:	f8cb 3000 	str.w	r3, [fp]
 800d30a:	e7c0      	b.n	800d28e <main+0x8de>
	if (!is_initialized) {
 800d30c:	f8db 3000 	ldr.w	r3, [fp]
 800d310:	b1c3      	cbz	r3, 800d344 <main+0x994>
	HAL_UART_Transmit(&UART, (uint8_t*) s, strlen(s), 10);
 800d312:	230a      	movs	r3, #10
 800d314:	221c      	movs	r2, #28
 800d316:	4937      	ldr	r1, [pc, #220]	@ (800d3f4 <main+0xa44>)
 800d318:	482e      	ldr	r0, [pc, #184]	@ (800d3d4 <main+0xa24>)
 800d31a:	f7fd fe3d 	bl	800af98 <HAL_UART_Transmit>
      if (just_started_training_mode) {
 800d31e:	9b03      	ldr	r3, [sp, #12]
 800d320:	b96b      	cbnz	r3, 800d33e <main+0x98e>
        sprintf(showbuf, " Training ");
 800d322:	4a35      	ldr	r2, [pc, #212]	@ (800d3f8 <main+0xa48>)
 800d324:	462b      	mov	r3, r5
 800d326:	ca07      	ldmia	r2, {r0, r1, r2}
 800d328:	c303      	stmia	r3!, {r0, r1}
 800d32a:	f823 2b02 	strh.w	r2, [r3], #2
 800d32e:	0c12      	lsrs	r2, r2, #16
        displaystring(showbuf, 273, 10);
 800d330:	f240 1111 	movw	r1, #273	@ 0x111
 800d334:	4628      	mov	r0, r5
        sprintf(showbuf, " Training ");
 800d336:	701a      	strb	r2, [r3, #0]
        displaystring(showbuf, 273, 10);
 800d338:	220a      	movs	r2, #10
 800d33a:	f7ff f973 	bl	800c624 <_Z13displaystringPcii>
      bool is_valid_class_number = s[0] >= '0' && s[0] <= '0' + OUTPUT_CH - 1;
 800d33e:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800d342:	e629      	b.n	800cf98 <main+0x5e8>
		UART.Init.StopBits = UART_STOPBITS_1;
 800d344:	e9c4 3302 	strd	r3, r3, [r4, #8]
		UART.Init.Parity = UART_PARITY_NONE;
 800d348:	6123      	str	r3, [r4, #16]
		UART.Instance = USART1;
 800d34a:	4a21      	ldr	r2, [pc, #132]	@ (800d3d0 <main+0xa20>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d34c:	4821      	ldr	r0, [pc, #132]	@ (800d3d4 <main+0xa24>)
		UART.Instance = USART1;
 800d34e:	6022      	str	r2, [r4, #0]
		UART.Init.OverSampling = UART_OVERSAMPLING_16;
 800d350:	e9c4 3306 	strd	r3, r3, [r4, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d354:	e9c4 3308 	strd	r3, r3, [r4, #32]
		UART.Init.BaudRate = 115200;
 800d358:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800d35c:	6063      	str	r3, [r4, #4]
		UART.Init.Mode = UART_MODE_TX_RX;
 800d35e:	230c      	movs	r3, #12
 800d360:	6163      	str	r3, [r4, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d362:	f7fe f952 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800d366:	2301      	movs	r3, #1
 800d368:	f8cb 3000 	str.w	r3, [fp]
 800d36c:	e7d1      	b.n	800d312 <main+0x962>
		UART.Init.StopBits = UART_STOPBITS_1;
 800d36e:	e9c4 3302 	strd	r3, r3, [r4, #8]
		UART.Init.Parity = UART_PARITY_NONE;
 800d372:	6123      	str	r3, [r4, #16]
		UART.Instance = USART1;
 800d374:	4a16      	ldr	r2, [pc, #88]	@ (800d3d0 <main+0xa20>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d376:	4817      	ldr	r0, [pc, #92]	@ (800d3d4 <main+0xa24>)
		UART.Instance = USART1;
 800d378:	6022      	str	r2, [r4, #0]
		UART.Init.OverSampling = UART_OVERSAMPLING_16;
 800d37a:	e9c4 3306 	strd	r3, r3, [r4, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d37e:	e9c4 3308 	strd	r3, r3, [r4, #32]
		UART.Init.BaudRate = 115200;
 800d382:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800d386:	6063      	str	r3, [r4, #4]
		UART.Init.Mode = UART_MODE_TX_RX;
 800d388:	230c      	movs	r3, #12
 800d38a:	6163      	str	r3, [r4, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d38c:	f7fe f93d 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800d390:	2301      	movs	r3, #1
 800d392:	f8cb 3000 	str.w	r3, [fp]
 800d396:	e730      	b.n	800d1fa <main+0x84a>
        sprintf(showbuf, " Inference ");
 800d398:	4b18      	ldr	r3, [pc, #96]	@ (800d3fc <main+0xa4c>)
 800d39a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d39e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800d3a2:	e77d      	b.n	800d2a0 <main+0x8f0>
		UART.Init.StopBits = UART_STOPBITS_1;
 800d3a4:	e9c4 3302 	strd	r3, r3, [r4, #8]
		UART.Init.Parity = UART_PARITY_NONE;
 800d3a8:	6123      	str	r3, [r4, #16]
		UART.Instance = USART1;
 800d3aa:	4a09      	ldr	r2, [pc, #36]	@ (800d3d0 <main+0xa20>)
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d3ac:	4809      	ldr	r0, [pc, #36]	@ (800d3d4 <main+0xa24>)
		UART.Instance = USART1;
 800d3ae:	6022      	str	r2, [r4, #0]
		UART.Init.OverSampling = UART_OVERSAMPLING_16;
 800d3b0:	e9c4 3306 	strd	r3, r3, [r4, #24]
		UART.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d3b4:	e9c4 3308 	strd	r3, r3, [r4, #32]
		UART.Init.BaudRate = 115200;
 800d3b8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800d3bc:	6063      	str	r3, [r4, #4]
		UART.Init.Mode = UART_MODE_TX_RX;
 800d3be:	230c      	movs	r3, #12
 800d3c0:	6163      	str	r3, [r4, #20]
		if (HAL_UART_Init(&UART) != HAL_OK) {
 800d3c2:	f7fe f922 	bl	800b60a <HAL_UART_Init>
		is_initialized = 1;
 800d3c6:	2301      	movs	r3, #1
 800d3c8:	f8cb 3000 	str.w	r3, [fp]
 800d3cc:	e780      	b.n	800d2d0 <main+0x920>
 800d3ce:	bf00      	nop
 800d3d0:	40011000 	.word	0x40011000
 800d3d4:	2000c2e4 	.word	0x2000c2e4
 800d3d8:	2000c2dc 	.word	0x2000c2dc
 800d3dc:	0802d6ac 	.word	0x0802d6ac
 800d3e0:	0802d6c8 	.word	0x0802d6c8
 800d3e4:	0802d660 	.word	0x0802d660
 800d3e8:	0802d70c 	.word	0x0802d70c
 800d3ec:	0802d71c 	.word	0x0802d71c
 800d3f0:	0802d680 	.word	0x0802d680
 800d3f4:	0802d640 	.word	0x0802d640
 800d3f8:	0802d6a0 	.word	0x0802d6a0
 800d3fc:	0802d738 	.word	0x0802d738

0800d400 <replicateSignBit16>:
typedef signed char int8;
typedef signed short int16;

#if PJPG_RIGHT_SHIFT_IS_ALWAYS_UNSIGNED
static int16 replicateSignBit16(int8 n) {
  switch (n) {
 800d400:	280f      	cmp	r0, #15
 800d402:	d82f      	bhi.n	800d464 <replicateSignBit16+0x64>
 800d404:	e8df f000 	tbb	[pc, r0]
 800d408:	0c0a3108 	.word	0x0c0a3108
 800d40c:	1412100e 	.word	0x1412100e
 800d410:	1f1c1916 	.word	0x1f1c1916
 800d414:	2b282522 	.word	0x2b282522
 800d418:	2000      	movs	r0, #0
 800d41a:	4770      	bx	lr
  case 0:
    return 0x0000;
  case 1:
    return 0x8000;
  case 2:
    return 0xC000;
 800d41c:	4814      	ldr	r0, [pc, #80]	@ (800d470 <replicateSignBit16+0x70>)
 800d41e:	4770      	bx	lr
  case 3:
    return 0xE000;
 800d420:	4814      	ldr	r0, [pc, #80]	@ (800d474 <replicateSignBit16+0x74>)
 800d422:	4770      	bx	lr
  case 4:
    return 0xF000;
 800d424:	4814      	ldr	r0, [pc, #80]	@ (800d478 <replicateSignBit16+0x78>)
 800d426:	4770      	bx	lr
  case 5:
    return 0xF800;
 800d428:	4814      	ldr	r0, [pc, #80]	@ (800d47c <replicateSignBit16+0x7c>)
 800d42a:	4770      	bx	lr
  case 6:
    return 0xFC00;
 800d42c:	4814      	ldr	r0, [pc, #80]	@ (800d480 <replicateSignBit16+0x80>)
 800d42e:	4770      	bx	lr
  case 7:
    return 0xFE00;
 800d430:	4814      	ldr	r0, [pc, #80]	@ (800d484 <replicateSignBit16+0x84>)
 800d432:	4770      	bx	lr
  case 8:
    return 0xFF00;
 800d434:	f06f 00ff 	mvn.w	r0, #255	@ 0xff
 800d438:	4770      	bx	lr
  case 9:
    return 0xFF80;
 800d43a:	f06f 007f 	mvn.w	r0, #127	@ 0x7f
 800d43e:	4770      	bx	lr
  case 10:
    return 0xFFC0;
 800d440:	f06f 003f 	mvn.w	r0, #63	@ 0x3f
 800d444:	4770      	bx	lr
  case 11:
    return 0xFFE0;
 800d446:	f06f 001f 	mvn.w	r0, #31
 800d44a:	4770      	bx	lr
  case 12:
    return 0xFFF0;
 800d44c:	f06f 000f 	mvn.w	r0, #15
 800d450:	4770      	bx	lr
  case 13:
    return 0xFFF8;
 800d452:	f06f 0007 	mvn.w	r0, #7
 800d456:	4770      	bx	lr
  case 14:
    return 0xFFFC;
 800d458:	f06f 0003 	mvn.w	r0, #3
 800d45c:	4770      	bx	lr
  case 15:
    return 0xFFFE;
 800d45e:	f06f 0001 	mvn.w	r0, #1
 800d462:	4770      	bx	lr
  default:
    return 0xFFFF;
 800d464:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d468:	4770      	bx	lr
    return 0x8000;
 800d46a:	4807      	ldr	r0, [pc, #28]	@ (800d488 <replicateSignBit16+0x88>)
  }
}
 800d46c:	4770      	bx	lr
 800d46e:	bf00      	nop
 800d470:	ffffc000 	.word	0xffffc000
 800d474:	ffffe000 	.word	0xffffe000
 800d478:	fffff000 	.word	0xfffff000
 800d47c:	fffff800 	.word	0xfffff800
 800d480:	fffffc00 	.word	0xfffffc00
 800d484:	fffffe00 	.word	0xfffffe00
 800d488:	ffff8000 	.word	0xffff8000

0800d48c <arithmeticRightShiftN16>:
static PJPG_INLINE int16 arithmeticRightShiftN16(int16 x, int8 n) {
 800d48c:	b510      	push	{r4, lr}
  int16 r = (uint16)x >> (uint8)n;
 800d48e:	b284      	uxth	r4, r0
 800d490:	b2ca      	uxtb	r2, r1
 800d492:	4114      	asrs	r4, r2
 800d494:	b224      	sxth	r4, r4
  if (x < 0)
 800d496:	2800      	cmp	r0, #0
 800d498:	db01      	blt.n	800d49e <arithmeticRightShiftN16+0x12>
    r |= replicateSignBit16(n);
  return r;
}
 800d49a:	4620      	mov	r0, r4
 800d49c:	bd10      	pop	{r4, pc}
    r |= replicateSignBit16(n);
 800d49e:	4608      	mov	r0, r1
 800d4a0:	f7ff ffae 	bl	800d400 <replicateSignBit16>
 800d4a4:	4304      	orrs	r4, r0
 800d4a6:	b224      	sxth	r4, r4
 800d4a8:	e7f7      	b.n	800d49a <arithmeticRightShiftN16+0xe>

0800d4aa <arithmeticRightShift8L>:
static PJPG_INLINE long arithmeticRightShift8L(long x) {
 800d4aa:	4603      	mov	r3, r0
  long r = (unsigned long)x >> 8U;
 800d4ac:	0a02      	lsrs	r2, r0, #8
 800d4ae:	4610      	mov	r0, r2
  if (x < 0)
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	db00      	blt.n	800d4b6 <arithmeticRightShift8L+0xc>
    r |= ~(~(unsigned long)0U >> 8U);
  return r;
}
 800d4b4:	4770      	bx	lr
    r |= ~(~(unsigned long)0U >> 8U);
 800d4b6:	f042 407f 	orr.w	r0, r2, #4278190080	@ 0xff000000
  return r;
 800d4ba:	e7fb      	b.n	800d4b4 <arithmeticRightShift8L+0xa>

0800d4bc <fillInBuf>:
static pjpeg_need_bytes_callback_t g_pNeedBytesCallback;
static void *g_pCallback_data;
static uint8 gCallbackStatus;
static uint8 gReduce;

static void fillInBuf(void) {
 800d4bc:	b510      	push	{r4, lr}
  unsigned char status;

  gInBufOfs = 4;
 800d4be:	4b08      	ldr	r3, [pc, #32]	@ (800d4e0 <fillInBuf+0x24>)
 800d4c0:	2204      	movs	r2, #4
 800d4c2:	701a      	strb	r2, [r3, #0]
  gInBufLeft = 0;
 800d4c4:	4a07      	ldr	r2, [pc, #28]	@ (800d4e4 <fillInBuf+0x28>)
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	7013      	strb	r3, [r2, #0]

  status = (*g_pNeedBytesCallback)(gInBuf + gInBufOfs,
 800d4ca:	4b07      	ldr	r3, [pc, #28]	@ (800d4e8 <fillInBuf+0x2c>)
 800d4cc:	681c      	ldr	r4, [r3, #0]
 800d4ce:	4b07      	ldr	r3, [pc, #28]	@ (800d4ec <fillInBuf+0x30>)
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	21fc      	movs	r1, #252	@ 0xfc
 800d4d4:	4806      	ldr	r0, [pc, #24]	@ (800d4f0 <fillInBuf+0x34>)
 800d4d6:	47a0      	blx	r4
                                   PJPG_MAX_IN_BUF_SIZE - gInBufOfs,
                                   &gInBufLeft, g_pCallback_data);
  if (status) {
 800d4d8:	b108      	cbz	r0, 800d4de <fillInBuf+0x22>

    gCallbackStatus = status;
 800d4da:	4a06      	ldr	r2, [pc, #24]	@ (800d4f4 <fillInBuf+0x38>)
 800d4dc:	7010      	strb	r0, [r2, #0]
  }
}
 800d4de:	bd10      	pop	{r4, pc}
 800d4e0:	2000c39d 	.word	0x2000c39d
 800d4e4:	2000c39c 	.word	0x2000c39c
 800d4e8:	2000c35c 	.word	0x2000c35c
 800d4ec:	2000c358 	.word	0x2000c358
 800d4f0:	2000c3a4 	.word	0x2000c3a4
 800d4f4:	2000c355 	.word	0x2000c355

0800d4f8 <getChar>:

static PJPG_INLINE uint8 getChar(void) {
 800d4f8:	b508      	push	{r3, lr}
  if (!gInBufLeft) {
 800d4fa:	4b0f      	ldr	r3, [pc, #60]	@ (800d538 <getChar+0x40>)
 800d4fc:	781b      	ldrb	r3, [r3, #0]
 800d4fe:	b153      	cbz	r3, 800d516 <getChar+0x1e>
      gTemFlag = ~gTemFlag;
      return gTemFlag ? 0xFF : 0xD9;
    }
  }

  gInBufLeft--;
 800d500:	4a0d      	ldr	r2, [pc, #52]	@ (800d538 <getChar+0x40>)
 800d502:	7813      	ldrb	r3, [r2, #0]
 800d504:	3b01      	subs	r3, #1
 800d506:	7013      	strb	r3, [r2, #0]
  return gInBuf[gInBufOfs++];
 800d508:	4a0c      	ldr	r2, [pc, #48]	@ (800d53c <getChar+0x44>)
 800d50a:	7813      	ldrb	r3, [r2, #0]
 800d50c:	1c59      	adds	r1, r3, #1
 800d50e:	7011      	strb	r1, [r2, #0]
 800d510:	4a0b      	ldr	r2, [pc, #44]	@ (800d540 <getChar+0x48>)
 800d512:	5cd0      	ldrb	r0, [r2, r3]
}
 800d514:	bd08      	pop	{r3, pc}
    fillInBuf();
 800d516:	f7ff ffd1 	bl	800d4bc <fillInBuf>
    if (!gInBufLeft) {
 800d51a:	4b07      	ldr	r3, [pc, #28]	@ (800d538 <getChar+0x40>)
 800d51c:	781b      	ldrb	r3, [r3, #0]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d1ee      	bne.n	800d500 <getChar+0x8>
      gTemFlag = ~gTemFlag;
 800d522:	4a08      	ldr	r2, [pc, #32]	@ (800d544 <getChar+0x4c>)
 800d524:	7813      	ldrb	r3, [r2, #0]
 800d526:	43db      	mvns	r3, r3
 800d528:	b2db      	uxtb	r3, r3
 800d52a:	7013      	strb	r3, [r2, #0]
      return gTemFlag ? 0xFF : 0xD9;
 800d52c:	b10b      	cbz	r3, 800d532 <getChar+0x3a>
 800d52e:	20ff      	movs	r0, #255	@ 0xff
 800d530:	e7f0      	b.n	800d514 <getChar+0x1c>
 800d532:	20d9      	movs	r0, #217	@ 0xd9
 800d534:	e7ee      	b.n	800d514 <getChar+0x1c>
 800d536:	bf00      	nop
 800d538:	2000c39c 	.word	0x2000c39c
 800d53c:	2000c39d 	.word	0x2000c39d
 800d540:	2000c3a0 	.word	0x2000c3a0
 800d544:	2000c4a0 	.word	0x2000c4a0

0800d548 <stuffChar>:

static PJPG_INLINE void stuffChar(uint8 i) {
  gInBufOfs--;
 800d548:	4a05      	ldr	r2, [pc, #20]	@ (800d560 <stuffChar+0x18>)
 800d54a:	7813      	ldrb	r3, [r2, #0]
 800d54c:	3b01      	subs	r3, #1
 800d54e:	b2db      	uxtb	r3, r3
 800d550:	7013      	strb	r3, [r2, #0]
  gInBuf[gInBufOfs] = i;
 800d552:	4a04      	ldr	r2, [pc, #16]	@ (800d564 <stuffChar+0x1c>)
 800d554:	54d0      	strb	r0, [r2, r3]
  gInBufLeft++;
 800d556:	4a04      	ldr	r2, [pc, #16]	@ (800d568 <stuffChar+0x20>)
 800d558:	7813      	ldrb	r3, [r2, #0]
 800d55a:	3301      	adds	r3, #1
 800d55c:	7013      	strb	r3, [r2, #0]
}
 800d55e:	4770      	bx	lr
 800d560:	2000c39d 	.word	0x2000c39d
 800d564:	2000c3a0 	.word	0x2000c3a0
 800d568:	2000c39c 	.word	0x2000c39c

0800d56c <getOctet>:

static PJPG_INLINE uint8 getOctet(uint8 FFCheck) {
 800d56c:	b538      	push	{r3, r4, r5, lr}
 800d56e:	4604      	mov	r4, r0
  uint8 c = getChar();
 800d570:	f7ff ffc2 	bl	800d4f8 <getChar>
 800d574:	4605      	mov	r5, r0

  if ((FFCheck) && (c == 0xFF)) {
 800d576:	3c00      	subs	r4, #0
 800d578:	bf18      	it	ne
 800d57a:	2401      	movne	r4, #1
 800d57c:	28ff      	cmp	r0, #255	@ 0xff
 800d57e:	bf18      	it	ne
 800d580:	2400      	movne	r4, #0
 800d582:	b90c      	cbnz	r4, 800d588 <getOctet+0x1c>
      stuffChar(0xFF);
    }
  }

  return c;
}
 800d584:	4628      	mov	r0, r5
 800d586:	bd38      	pop	{r3, r4, r5, pc}
    uint8 n = getChar();
 800d588:	f7ff ffb6 	bl	800d4f8 <getChar>
    if (n) {
 800d58c:	2800      	cmp	r0, #0
 800d58e:	d0f9      	beq.n	800d584 <getOctet+0x18>
      stuffChar(n);
 800d590:	f7ff ffda 	bl	800d548 <stuffChar>
      stuffChar(0xFF);
 800d594:	20ff      	movs	r0, #255	@ 0xff
 800d596:	f7ff ffd7 	bl	800d548 <stuffChar>
 800d59a:	e7f3      	b.n	800d584 <getOctet+0x18>

0800d59c <getBits>:

static uint16 getBits(uint8 numBits, uint8 FFCheck) {
 800d59c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5a0:	4604      	mov	r4, r0
 800d5a2:	460f      	mov	r7, r1
  uint8 origBits = numBits;
  uint16 ret = gBitBuf;
 800d5a4:	4b29      	ldr	r3, [pc, #164]	@ (800d64c <getBits+0xb0>)
 800d5a6:	881d      	ldrh	r5, [r3, #0]

  if (numBits > 8) {
 800d5a8:	2808      	cmp	r0, #8
 800d5aa:	d812      	bhi.n	800d5d2 <getBits+0x36>
 800d5ac:	4606      	mov	r6, r0
    gBitBuf <<= (8 - gBitsLeft);

    ret = (ret & 0xFF00) | (gBitBuf >> 8);
  }

  if (gBitsLeft < numBits) {
 800d5ae:	4b28      	ldr	r3, [pc, #160]	@ (800d650 <getBits+0xb4>)
 800d5b0:	781b      	ldrb	r3, [r3, #0]
 800d5b2:	42b3      	cmp	r3, r6
 800d5b4:	d32f      	bcc.n	800d616 <getBits+0x7a>

    gBitBuf <<= (numBits - gBitsLeft);

    gBitsLeft = 8 - (numBits - gBitsLeft);
  } else {
    gBitsLeft = (uint8)(gBitsLeft - numBits);
 800d5b6:	1b9b      	subs	r3, r3, r6
 800d5b8:	4a25      	ldr	r2, [pc, #148]	@ (800d650 <getBits+0xb4>)
 800d5ba:	7013      	strb	r3, [r2, #0]
    gBitBuf <<= numBits;
 800d5bc:	4a23      	ldr	r2, [pc, #140]	@ (800d64c <getBits+0xb0>)
 800d5be:	8813      	ldrh	r3, [r2, #0]
 800d5c0:	40b3      	lsls	r3, r6
 800d5c2:	8013      	strh	r3, [r2, #0]
  }

  return ret >> (16 - origBits);
 800d5c4:	f1c4 0410 	rsb	r4, r4, #16
 800d5c8:	fa45 f004 	asr.w	r0, r5, r4
}
 800d5cc:	b280      	uxth	r0, r0
 800d5ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    numBits -= 8;
 800d5d2:	f1a0 0608 	sub.w	r6, r0, #8
 800d5d6:	b2f6      	uxtb	r6, r6
    gBitBuf <<= gBitsLeft;
 800d5d8:	4698      	mov	r8, r3
 800d5da:	f8df 9074 	ldr.w	r9, [pc, #116]	@ 800d650 <getBits+0xb4>
 800d5de:	f899 3000 	ldrb.w	r3, [r9]
 800d5e2:	fa05 f303 	lsl.w	r3, r5, r3
 800d5e6:	f8a8 3000 	strh.w	r3, [r8]
    gBitBuf |= getOctet(FFCheck);
 800d5ea:	4608      	mov	r0, r1
 800d5ec:	f7ff ffbe 	bl	800d56c <getOctet>
 800d5f0:	f8b8 3000 	ldrh.w	r3, [r8]
 800d5f4:	4303      	orrs	r3, r0
 800d5f6:	b29b      	uxth	r3, r3
 800d5f8:	f8a8 3000 	strh.w	r3, [r8]
    gBitBuf <<= (8 - gBitsLeft);
 800d5fc:	f899 2000 	ldrb.w	r2, [r9]
 800d600:	f1c2 0208 	rsb	r2, r2, #8
 800d604:	4093      	lsls	r3, r2
 800d606:	b29b      	uxth	r3, r3
 800d608:	f8a8 3000 	strh.w	r3, [r8]
    ret = (ret & 0xFF00) | (gBitBuf >> 8);
 800d60c:	f025 05ff 	bic.w	r5, r5, #255	@ 0xff
 800d610:	ea45 2513 	orr.w	r5, r5, r3, lsr #8
 800d614:	e7cb      	b.n	800d5ae <getBits+0x12>
    gBitBuf <<= gBitsLeft;
 800d616:	f8df 8034 	ldr.w	r8, [pc, #52]	@ 800d64c <getBits+0xb0>
 800d61a:	f8b8 2000 	ldrh.w	r2, [r8]
 800d61e:	fa02 f303 	lsl.w	r3, r2, r3
 800d622:	f8a8 3000 	strh.w	r3, [r8]
    gBitBuf |= getOctet(FFCheck);
 800d626:	4638      	mov	r0, r7
 800d628:	f7ff ffa0 	bl	800d56c <getOctet>
 800d62c:	f8b8 3000 	ldrh.w	r3, [r8]
 800d630:	4318      	orrs	r0, r3
 800d632:	b280      	uxth	r0, r0
 800d634:	f8a8 0000 	strh.w	r0, [r8]
    gBitBuf <<= (numBits - gBitsLeft);
 800d638:	4a05      	ldr	r2, [pc, #20]	@ (800d650 <getBits+0xb4>)
 800d63a:	7813      	ldrb	r3, [r2, #0]
 800d63c:	1af1      	subs	r1, r6, r3
 800d63e:	4088      	lsls	r0, r1
 800d640:	f8a8 0000 	strh.w	r0, [r8]
    gBitsLeft = 8 - (numBits - gBitsLeft);
 800d644:	1b9b      	subs	r3, r3, r6
 800d646:	3308      	adds	r3, #8
 800d648:	7013      	strb	r3, [r2, #0]
 800d64a:	e7bb      	b.n	800d5c4 <getBits+0x28>
 800d64c:	2000c39a 	.word	0x2000c39a
 800d650:	2000c398 	.word	0x2000c398

0800d654 <getBits1>:

static PJPG_INLINE uint16 getBits1(uint8 numBits) {
 800d654:	b508      	push	{r3, lr}
  return getBits(numBits, 0);
 800d656:	2100      	movs	r1, #0
 800d658:	f7ff ffa0 	bl	800d59c <getBits>
}
 800d65c:	bd08      	pop	{r3, pc}

0800d65e <getBits2>:

static PJPG_INLINE uint16 getBits2(uint8 numBits) {
 800d65e:	b508      	push	{r3, lr}
  return getBits(numBits, 1);
 800d660:	2101      	movs	r1, #1
 800d662:	f7ff ff9b 	bl	800d59c <getBits>
}
 800d666:	bd08      	pop	{r3, pc}

0800d668 <getBit>:

static PJPG_INLINE uint8 getBit(void) {
 800d668:	b510      	push	{r4, lr}
  uint8 ret = 0;
  if (gBitBuf & 0x8000)
 800d66a:	4b10      	ldr	r3, [pc, #64]	@ (800d6ac <getBit+0x44>)
 800d66c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d670:	2b00      	cmp	r3, #0
 800d672:	db0d      	blt.n	800d690 <getBit+0x28>
  uint8 ret = 0;
 800d674:	2400      	movs	r4, #0
    ret = 1;

  if (!gBitsLeft) {
 800d676:	4b0e      	ldr	r3, [pc, #56]	@ (800d6b0 <getBit+0x48>)
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	b15b      	cbz	r3, 800d694 <getBit+0x2c>
    gBitBuf |= getOctet(1);

    gBitsLeft += 8;
  }

  gBitsLeft--;
 800d67c:	4a0c      	ldr	r2, [pc, #48]	@ (800d6b0 <getBit+0x48>)
 800d67e:	7813      	ldrb	r3, [r2, #0]
 800d680:	3b01      	subs	r3, #1
 800d682:	7013      	strb	r3, [r2, #0]
  gBitBuf <<= 1;
 800d684:	4a09      	ldr	r2, [pc, #36]	@ (800d6ac <getBit+0x44>)
 800d686:	8813      	ldrh	r3, [r2, #0]
 800d688:	005b      	lsls	r3, r3, #1
 800d68a:	8013      	strh	r3, [r2, #0]

  return ret;
}
 800d68c:	4620      	mov	r0, r4
 800d68e:	bd10      	pop	{r4, pc}
    ret = 1;
 800d690:	2401      	movs	r4, #1
 800d692:	e7f0      	b.n	800d676 <getBit+0xe>
    gBitBuf |= getOctet(1);
 800d694:	2001      	movs	r0, #1
 800d696:	f7ff ff69 	bl	800d56c <getOctet>
 800d69a:	4b04      	ldr	r3, [pc, #16]	@ (800d6ac <getBit+0x44>)
 800d69c:	881a      	ldrh	r2, [r3, #0]
 800d69e:	4310      	orrs	r0, r2
 800d6a0:	8018      	strh	r0, [r3, #0]
    gBitsLeft += 8;
 800d6a2:	4a03      	ldr	r2, [pc, #12]	@ (800d6b0 <getBit+0x48>)
 800d6a4:	7813      	ldrb	r3, [r2, #0]
 800d6a6:	3308      	adds	r3, #8
 800d6a8:	7013      	strb	r3, [r2, #0]
 800d6aa:	e7e7      	b.n	800d67c <getBit+0x14>
 800d6ac:	2000c39a 	.word	0x2000c39a
 800d6b0:	2000c398 	.word	0x2000c398

0800d6b4 <getExtendTest>:

static uint16 getExtendTest(uint8 i) {
  switch (i) {
 800d6b4:	3801      	subs	r0, #1
 800d6b6:	280e      	cmp	r0, #14
 800d6b8:	d809      	bhi.n	800d6ce <getExtendTest+0x1a>
 800d6ba:	e8df f000 	tbb	[pc, r0]
 800d6be:	0a2d      	.short	0x0a2d
 800d6c0:	12100e0c 	.word	0x12100e0c
 800d6c4:	1b181614 	.word	0x1b181614
 800d6c8:	2724211e 	.word	0x2724211e
 800d6cc:	2a          	.byte	0x2a
 800d6cd:	00          	.byte	0x00
 800d6ce:	2000      	movs	r0, #0
 800d6d0:	4770      	bx	lr
  case 0:
    return 0;
  case 1:
    return 0x0001;
  case 2:
    return 0x0002;
 800d6d2:	2002      	movs	r0, #2
 800d6d4:	4770      	bx	lr
  case 3:
    return 0x0004;
 800d6d6:	2004      	movs	r0, #4
 800d6d8:	4770      	bx	lr
  case 4:
    return 0x0008;
 800d6da:	2008      	movs	r0, #8
 800d6dc:	4770      	bx	lr
  case 5:
    return 0x0010;
 800d6de:	2010      	movs	r0, #16
 800d6e0:	4770      	bx	lr
  case 6:
    return 0x0020;
 800d6e2:	2020      	movs	r0, #32
 800d6e4:	4770      	bx	lr
  case 7:
    return 0x0040;
 800d6e6:	2040      	movs	r0, #64	@ 0x40
 800d6e8:	4770      	bx	lr
  case 8:
    return 0x0080;
 800d6ea:	2080      	movs	r0, #128	@ 0x80
 800d6ec:	4770      	bx	lr
  case 9:
    return 0x0100;
 800d6ee:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d6f2:	4770      	bx	lr
  case 10:
    return 0x0200;
 800d6f4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d6f8:	4770      	bx	lr
  case 11:
    return 0x0400;
 800d6fa:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d6fe:	4770      	bx	lr
  case 12:
    return 0x0800;
 800d700:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d704:	4770      	bx	lr
  case 13:
    return 0x1000;
 800d706:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d70a:	4770      	bx	lr
  case 14:
    return 0x2000;
 800d70c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d710:	4770      	bx	lr
  case 15:
    return 0x4000;
 800d712:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d716:	4770      	bx	lr
    return 0x0001;
 800d718:	2001      	movs	r0, #1
  default:
    return 0;
  }
}
 800d71a:	4770      	bx	lr

0800d71c <getExtendOffset>:

static int16 getExtendOffset(uint8 i) {
  switch (i) {
 800d71c:	3801      	subs	r0, #1
 800d71e:	280e      	cmp	r0, #14
 800d720:	d809      	bhi.n	800d736 <getExtendOffset+0x1a>
 800d722:	e8df f000 	tbb	[pc, r0]
 800d726:	0a2e      	.short	0x0a2e
 800d728:	1613100d 	.word	0x1613100d
 800d72c:	221f1c19 	.word	0x221f1c19
 800d730:	2a282624 	.word	0x2a282624
 800d734:	2c          	.byte	0x2c
 800d735:	00          	.byte	0x00
 800d736:	2000      	movs	r0, #0
 800d738:	4770      	bx	lr
  case 0:
    return 0;
  case 1:
    return ((-1) << 1) + 1;
  case 2:
    return ((-1) << 2) + 1;
 800d73a:	f06f 0002 	mvn.w	r0, #2
 800d73e:	4770      	bx	lr
  case 3:
    return ((-1) << 3) + 1;
 800d740:	f06f 0006 	mvn.w	r0, #6
 800d744:	4770      	bx	lr
  case 4:
    return ((-1) << 4) + 1;
 800d746:	f06f 000e 	mvn.w	r0, #14
 800d74a:	4770      	bx	lr
  case 5:
    return ((-1) << 5) + 1;
 800d74c:	f06f 001e 	mvn.w	r0, #30
 800d750:	4770      	bx	lr
  case 6:
    return ((-1) << 6) + 1;
 800d752:	f06f 003e 	mvn.w	r0, #62	@ 0x3e
 800d756:	4770      	bx	lr
  case 7:
    return ((-1) << 7) + 1;
 800d758:	f06f 007e 	mvn.w	r0, #126	@ 0x7e
 800d75c:	4770      	bx	lr
  case 8:
    return ((-1) << 8) + 1;
 800d75e:	f06f 00fe 	mvn.w	r0, #254	@ 0xfe
 800d762:	4770      	bx	lr
  case 9:
    return ((-1) << 9) + 1;
 800d764:	f46f 70ff 	mvn.w	r0, #510	@ 0x1fe
 800d768:	4770      	bx	lr
  case 10:
    return ((-1) << 10) + 1;
 800d76a:	4807      	ldr	r0, [pc, #28]	@ (800d788 <getExtendOffset+0x6c>)
 800d76c:	4770      	bx	lr
  case 11:
    return ((-1) << 11) + 1;
 800d76e:	4807      	ldr	r0, [pc, #28]	@ (800d78c <getExtendOffset+0x70>)
 800d770:	4770      	bx	lr
  case 12:
    return ((-1) << 12) + 1;
 800d772:	4807      	ldr	r0, [pc, #28]	@ (800d790 <getExtendOffset+0x74>)
 800d774:	4770      	bx	lr
  case 13:
    return ((-1) << 13) + 1;
 800d776:	4807      	ldr	r0, [pc, #28]	@ (800d794 <getExtendOffset+0x78>)
 800d778:	4770      	bx	lr
  case 14:
    return ((-1) << 14) + 1;
 800d77a:	4807      	ldr	r0, [pc, #28]	@ (800d798 <getExtendOffset+0x7c>)
 800d77c:	4770      	bx	lr
  case 15:
    return ((-1) << 15) + 1;
 800d77e:	4807      	ldr	r0, [pc, #28]	@ (800d79c <getExtendOffset+0x80>)
 800d780:	4770      	bx	lr
    return ((-1) << 1) + 1;
 800d782:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  default:
    return 0;
  }
};
 800d786:	4770      	bx	lr
 800d788:	fffffc01 	.word	0xfffffc01
 800d78c:	fffff801 	.word	0xfffff801
 800d790:	fffff001 	.word	0xfffff001
 800d794:	ffffe001 	.word	0xffffe001
 800d798:	ffffc001 	.word	0xffffc001
 800d79c:	ffff8001 	.word	0xffff8001

0800d7a0 <huffExtend>:

static PJPG_INLINE int16 huffExtend(uint16 x, uint8 s) {
 800d7a0:	b538      	push	{r3, r4, r5, lr}
 800d7a2:	4604      	mov	r4, r0
 800d7a4:	460d      	mov	r5, r1
  return ((x < getExtendTest(s)) ? ((int16)x + getExtendOffset(s)) : (int16)x);
 800d7a6:	4608      	mov	r0, r1
 800d7a8:	f7ff ff84 	bl	800d6b4 <getExtendTest>
 800d7ac:	42a0      	cmp	r0, r4
 800d7ae:	d906      	bls.n	800d7be <huffExtend+0x1e>
 800d7b0:	4628      	mov	r0, r5
 800d7b2:	f7ff ffb3 	bl	800d71c <getExtendOffset>
 800d7b6:	fa14 f080 	uxtah	r0, r4, r0
 800d7ba:	b200      	sxth	r0, r0
}
 800d7bc:	bd38      	pop	{r3, r4, r5, pc}
  return ((x < getExtendTest(s)) ? ((int16)x + getExtendOffset(s)) : (int16)x);
 800d7be:	b220      	sxth	r0, r4
 800d7c0:	e7fc      	b.n	800d7bc <huffExtend+0x1c>

0800d7c2 <huffDecode>:

static PJPG_INLINE uint8 huffDecode(const HuffTable *pHuffTable,
                                    const uint8 *pHuffVal) {
 800d7c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7c4:	4607      	mov	r7, r0
 800d7c6:	460d      	mov	r5, r1
  uint8 i = 0;
  uint8 j;
  uint16 code = getBit();
 800d7c8:	f7ff ff4e 	bl	800d668 <getBit>
  uint8 i = 0;
 800d7cc:	2600      	movs	r6, #0

  for (;;) {
    uint16 maxCode;

    if (i == 16)
 800d7ce:	2e10      	cmp	r6, #16
 800d7d0:	d021      	beq.n	800d816 <huffDecode+0x54>
      return 0;

    maxCode = pHuffTable->mMaxCode[i];
 800d7d2:	f106 0310 	add.w	r3, r6, #16
 800d7d6:	f837 3013 	ldrh.w	r3, [r7, r3, lsl #1]
    if ((code <= maxCode) && (maxCode != 0xFFFF))
 800d7da:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800d7de:	4298      	cmp	r0, r3
 800d7e0:	bf8c      	ite	hi
 800d7e2:	2200      	movhi	r2, #0
 800d7e4:	2201      	movls	r2, #1
 800d7e6:	428b      	cmp	r3, r1
 800d7e8:	bf08      	it	eq
 800d7ea:	2200      	moveq	r2, #0
 800d7ec:	b942      	cbnz	r2, 800d800 <huffDecode+0x3e>
      break;

    i++;
 800d7ee:	3601      	adds	r6, #1
 800d7f0:	b2f6      	uxtb	r6, r6
    code <<= 1;
 800d7f2:	0040      	lsls	r0, r0, #1
 800d7f4:	b284      	uxth	r4, r0
    code |= getBit();
 800d7f6:	f7ff ff37 	bl	800d668 <getBit>
 800d7fa:	4320      	orrs	r0, r4
 800d7fc:	b280      	uxth	r0, r0
  for (;;) {
 800d7fe:	e7e6      	b.n	800d7ce <huffDecode+0xc>
  }

  j = pHuffTable->mValPtr[i];
 800d800:	19bb      	adds	r3, r7, r6
 800d802:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
  j = (uint8)(j + (code - pHuffTable->mMinCode[i]));
 800d806:	f837 3016 	ldrh.w	r3, [r7, r6, lsl #1]
 800d80a:	1ac3      	subs	r3, r0, r3
 800d80c:	fa52 f383 	uxtab	r3, r2, r3
 800d810:	b2db      	uxtb	r3, r3

  return pHuffVal[j];
 800d812:	5ce8      	ldrb	r0, [r5, r3]
 800d814:	e000      	b.n	800d818 <huffDecode+0x56>
      return 0;
 800d816:	2000      	movs	r0, #0
}
 800d818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d81a <huffCreate>:

static void huffCreate(const uint8 *pBits, HuffTable *pHuffTable) {
 800d81a:	b530      	push	{r4, r5, lr}
  uint8 i = 0;
  uint8 j = 0;

  uint16 code = 0;
 800d81c:	2200      	movs	r2, #0
  uint8 j = 0;
 800d81e:	4694      	mov	ip, r2
  uint8 i = 0;
 800d820:	4613      	mov	r3, r2
 800d822:	e012      	b.n	800d84a <huffCreate+0x30>

  for (;;) {
    uint8 num = pBits[i];

    if (!num) {
      pHuffTable->mMinCode[i] = 0x0000;
 800d824:	f04f 0e00 	mov.w	lr, #0
 800d828:	f821 e013 	strh.w	lr, [r1, r3, lsl #1]
      pHuffTable->mMaxCode[i] = 0xFFFF;
 800d82c:	f103 0410 	add.w	r4, r3, #16
 800d830:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 800d834:	f821 5014 	strh.w	r5, [r1, r4, lsl #1]
      pHuffTable->mValPtr[i] = 0;
 800d838:	18cc      	adds	r4, r1, r3
 800d83a:	f884 e040 	strb.w	lr, [r4, #64]	@ 0x40
      j = (uint8)(j + num);

      code = (uint16)(code + num);
    }

    code <<= 1;
 800d83e:	0052      	lsls	r2, r2, #1
 800d840:	b292      	uxth	r2, r2

    i++;
 800d842:	3301      	adds	r3, #1
 800d844:	b2db      	uxtb	r3, r3
    if (i > 15)
 800d846:	2b0f      	cmp	r3, #15
 800d848:	d813      	bhi.n	800d872 <huffCreate+0x58>
    uint8 num = pBits[i];
 800d84a:	5cc4      	ldrb	r4, [r0, r3]
    if (!num) {
 800d84c:	2c00      	cmp	r4, #0
 800d84e:	d0e9      	beq.n	800d824 <huffCreate+0xa>
      pHuffTable->mMinCode[i] = code;
 800d850:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
      pHuffTable->mMaxCode[i] = code + num - 1;
 800d854:	4422      	add	r2, r4
 800d856:	b292      	uxth	r2, r2
 800d858:	1e55      	subs	r5, r2, #1
 800d85a:	f103 0e10 	add.w	lr, r3, #16
 800d85e:	f821 501e 	strh.w	r5, [r1, lr, lsl #1]
      pHuffTable->mValPtr[i] = j;
 800d862:	eb01 0e03 	add.w	lr, r1, r3
 800d866:	f88e c040 	strb.w	ip, [lr, #64]	@ 0x40
      j = (uint8)(j + num);
 800d86a:	4464      	add	r4, ip
 800d86c:	fa5f fc84 	uxtb.w	ip, r4
      code = (uint16)(code + num);
 800d870:	e7e5      	b.n	800d83e <huffCreate+0x24>
      break;
  }
}
 800d872:	bd30      	pop	{r4, r5, pc}

0800d874 <getHuffTable>:

static HuffTable *getHuffTable(uint8 index) {

  switch (index) {
 800d874:	2803      	cmp	r0, #3
 800d876:	d809      	bhi.n	800d88c <getHuffTable+0x18>
 800d878:	e8df f000 	tbb	[pc, r0]
 800d87c:	06040a02 	.word	0x06040a02
 800d880:	4804      	ldr	r0, [pc, #16]	@ (800d894 <getHuffTable+0x20>)
 800d882:	4770      	bx	lr
  case 0:
    return &gHuffTab0;
  case 1:
    return &gHuffTab1;
  case 2:
    return &gHuffTab2;
 800d884:	4804      	ldr	r0, [pc, #16]	@ (800d898 <getHuffTable+0x24>)
 800d886:	4770      	bx	lr
  case 3:
    return &gHuffTab3;
 800d888:	4804      	ldr	r0, [pc, #16]	@ (800d89c <getHuffTable+0x28>)
 800d88a:	4770      	bx	lr
  default:
    return 0;
 800d88c:	2000      	movs	r0, #0
 800d88e:	4770      	bx	lr
    return &gHuffTab1;
 800d890:	4803      	ldr	r0, [pc, #12]	@ (800d8a0 <getHuffTable+0x2c>)
  }
}
 800d892:	4770      	bx	lr
 800d894:	2000c7b4 	.word	0x2000c7b4
 800d898:	2000c6f4 	.word	0x2000c6f4
 800d89c:	2000c5a4 	.word	0x2000c5a4
 800d8a0:	2000c754 	.word	0x2000c754

0800d8a4 <getHuffVal>:

static uint8 *getHuffVal(uint8 index) {

  switch (index) {
 800d8a4:	2803      	cmp	r0, #3
 800d8a6:	d809      	bhi.n	800d8bc <getHuffVal+0x18>
 800d8a8:	e8df f000 	tbb	[pc, r0]
 800d8ac:	06040a02 	.word	0x06040a02
 800d8b0:	4804      	ldr	r0, [pc, #16]	@ (800d8c4 <getHuffVal+0x20>)
 800d8b2:	4770      	bx	lr
  case 0:
    return gHuffVal0;
  case 1:
    return gHuffVal1;
  case 2:
    return gHuffVal2;
 800d8b4:	4804      	ldr	r0, [pc, #16]	@ (800d8c8 <getHuffVal+0x24>)
 800d8b6:	4770      	bx	lr
  case 3:
    return gHuffVal3;
 800d8b8:	4804      	ldr	r0, [pc, #16]	@ (800d8cc <getHuffVal+0x28>)
 800d8ba:	4770      	bx	lr
  default:
    return 0;
 800d8bc:	2000      	movs	r0, #0
 800d8be:	4770      	bx	lr
    return gHuffVal1;
 800d8c0:	4803      	ldr	r0, [pc, #12]	@ (800d8d0 <getHuffVal+0x2c>)
  }
}
 800d8c2:	4770      	bx	lr
 800d8c4:	2000c7a4 	.word	0x2000c7a4
 800d8c8:	2000c5f4 	.word	0x2000c5f4
 800d8cc:	2000c4a4 	.word	0x2000c4a4
 800d8d0:	2000c744 	.word	0x2000c744

0800d8d4 <getMaxHuffCodes>:

static uint16 getMaxHuffCodes(uint8 index) { return (index < 2) ? 12 : 255; }
 800d8d4:	2801      	cmp	r0, #1
 800d8d6:	d901      	bls.n	800d8dc <getMaxHuffCodes+0x8>
 800d8d8:	20ff      	movs	r0, #255	@ 0xff
 800d8da:	4770      	bx	lr
 800d8dc:	200c      	movs	r0, #12
 800d8de:	4770      	bx	lr

0800d8e0 <readDHTMarker>:

static uint8 readDHTMarker(void) {
 800d8e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8e4:	b084      	sub	sp, #16
  uint8 bits[16];
  uint16 left = getBits1(16);
 800d8e6:	2010      	movs	r0, #16
 800d8e8:	f7ff feb4 	bl	800d654 <getBits1>

  if (left < 2)
 800d8ec:	2801      	cmp	r0, #1
 800d8ee:	d95a      	bls.n	800d9a6 <readDHTMarker+0xc6>
    return PJPG_BAD_DHT_MARKER;

  left -= 2;
 800d8f0:	3802      	subs	r0, #2
 800d8f2:	fa1f f880 	uxth.w	r8, r0

  while (left) {
 800d8f6:	e02c      	b.n	800d952 <readDHTMarker+0x72>

    gValidHuffTables |= (1 << tableIndex);

    count = 0;
    for (i = 0; i <= 15; i++) {
      uint8 n = (uint8)getBits1(8);
 800d8f8:	2008      	movs	r0, #8
 800d8fa:	f7ff feab 	bl	800d654 <getBits1>
 800d8fe:	b2c0      	uxtb	r0, r0
      bits[i] = n;
 800d900:	f104 0310 	add.w	r3, r4, #16
 800d904:	446b      	add	r3, sp
 800d906:	f803 0c10 	strb.w	r0, [r3, #-16]
      count = (uint16)(count + n);
 800d90a:	4450      	add	r0, sl
 800d90c:	fa1f fa80 	uxth.w	sl, r0
    for (i = 0; i <= 15; i++) {
 800d910:	3401      	adds	r4, #1
 800d912:	b2e4      	uxtb	r4, r4
 800d914:	2c0f      	cmp	r4, #15
 800d916:	d9ef      	bls.n	800d8f8 <readDHTMarker+0x18>
    }

    if (count > getMaxHuffCodes(tableIndex))
 800d918:	4630      	mov	r0, r6
 800d91a:	f7ff ffdb 	bl	800d8d4 <getMaxHuffCodes>
 800d91e:	4550      	cmp	r0, sl
 800d920:	d207      	bcs.n	800d932 <readDHTMarker+0x52>
      return PJPG_BAD_DHT_COUNTS;
 800d922:	2002      	movs	r0, #2
 800d924:	e03c      	b.n	800d9a0 <readDHTMarker+0xc0>

    for (i = 0; i < count; i++)
      pHuffVal[i] = (uint8)getBits1(8);
 800d926:	2008      	movs	r0, #8
 800d928:	f7ff fe94 	bl	800d654 <getBits1>
 800d92c:	5578      	strb	r0, [r7, r5]
    for (i = 0; i < count; i++)
 800d92e:	3501      	adds	r5, #1
 800d930:	b2ed      	uxtb	r5, r5
 800d932:	4555      	cmp	r5, sl
 800d934:	d3f7      	bcc.n	800d926 <readDHTMarker+0x46>

    totalRead = 1 + 16 + count;
 800d936:	f10a 0a11 	add.w	sl, sl, #17
 800d93a:	fa1f fa8a 	uxth.w	sl, sl

    if (left < totalRead)
 800d93e:	45d0      	cmp	r8, sl
 800d940:	d337      	bcc.n	800d9b2 <readDHTMarker+0xd2>
      return PJPG_BAD_DHT_MARKER;

    left = (uint16)(left - totalRead);
 800d942:	eba8 0a0a 	sub.w	sl, r8, sl
 800d946:	fa1f f88a 	uxth.w	r8, sl

    huffCreate(bits, pHuffTable);
 800d94a:	4649      	mov	r1, r9
 800d94c:	4668      	mov	r0, sp
 800d94e:	f7ff ff64 	bl	800d81a <huffCreate>
  while (left) {
 800d952:	f1b8 0f00 	cmp.w	r8, #0
 800d956:	d022      	beq.n	800d99e <readDHTMarker+0xbe>
    index = (uint8)getBits1(8);
 800d958:	2008      	movs	r0, #8
 800d95a:	f7ff fe7b 	bl	800d654 <getBits1>
 800d95e:	b2c3      	uxtb	r3, r0
    if (((index & 0xF) > 1) || ((index & 0xF0) > 0x10))
 800d960:	f010 050e 	ands.w	r5, r0, #14
 800d964:	d121      	bne.n	800d9aa <readDHTMarker+0xca>
 800d966:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d96a:	2a10      	cmp	r2, #16
 800d96c:	d81f      	bhi.n	800d9ae <readDHTMarker+0xce>
    tableIndex = ((index >> 3) & 2) + (index & 1);
 800d96e:	08de      	lsrs	r6, r3, #3
 800d970:	f000 0001 	and.w	r0, r0, #1
 800d974:	f006 0602 	and.w	r6, r6, #2
 800d978:	4306      	orrs	r6, r0
    pHuffTable = getHuffTable(tableIndex);
 800d97a:	4630      	mov	r0, r6
 800d97c:	f7ff ff7a 	bl	800d874 <getHuffTable>
 800d980:	4681      	mov	r9, r0
    pHuffVal = getHuffVal(tableIndex);
 800d982:	4630      	mov	r0, r6
 800d984:	f7ff ff8e 	bl	800d8a4 <getHuffVal>
 800d988:	4607      	mov	r7, r0
    gValidHuffTables |= (1 << tableIndex);
 800d98a:	2201      	movs	r2, #1
 800d98c:	40b2      	lsls	r2, r6
 800d98e:	490a      	ldr	r1, [pc, #40]	@ (800d9b8 <readDHTMarker+0xd8>)
 800d990:	780b      	ldrb	r3, [r1, #0]
 800d992:	4313      	orrs	r3, r2
 800d994:	700b      	strb	r3, [r1, #0]
    for (i = 0; i <= 15; i++) {
 800d996:	462c      	mov	r4, r5
    count = 0;
 800d998:	f04f 0a00 	mov.w	sl, #0
    for (i = 0; i <= 15; i++) {
 800d99c:	e7ba      	b.n	800d914 <readDHTMarker+0x34>
  }

  return 0;
 800d99e:	2000      	movs	r0, #0
}
 800d9a0:	b004      	add	sp, #16
 800d9a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return PJPG_BAD_DHT_MARKER;
 800d9a6:	2004      	movs	r0, #4
 800d9a8:	e7fa      	b.n	800d9a0 <readDHTMarker+0xc0>
      return PJPG_BAD_DHT_INDEX;
 800d9aa:	2003      	movs	r0, #3
 800d9ac:	e7f8      	b.n	800d9a0 <readDHTMarker+0xc0>
 800d9ae:	2003      	movs	r0, #3
 800d9b0:	e7f6      	b.n	800d9a0 <readDHTMarker+0xc0>
      return PJPG_BAD_DHT_MARKER;
 800d9b2:	2004      	movs	r0, #4
 800d9b4:	e7f4      	b.n	800d9a0 <readDHTMarker+0xc0>
 800d9b6:	bf00      	nop
 800d9b8:	2000c4a2 	.word	0x2000c4a2

0800d9bc <readSOFMarker>:
  }

  return 0;
}

static uint8 readSOFMarker(void) {
 800d9bc:	b510      	push	{r4, lr}
  uint8 i;
  uint16 left = getBits1(16);
 800d9be:	2010      	movs	r0, #16
 800d9c0:	f7ff fe48 	bl	800d654 <getBits1>
 800d9c4:	4604      	mov	r4, r0

  if (getBits1(8) != 8)
 800d9c6:	2008      	movs	r0, #8
 800d9c8:	f7ff fe44 	bl	800d654 <getBits1>
 800d9cc:	2808      	cmp	r0, #8
 800d9ce:	d001      	beq.n	800d9d4 <readSOFMarker+0x18>
    return PJPG_BAD_PRECISION;
 800d9d0:	2007      	movs	r0, #7
    if (gCompQuant[i] > 1)
      return PJPG_UNSUPPORTED_QUANT_TABLE;
  }

  return 0;
}
 800d9d2:	bd10      	pop	{r4, pc}
  gImageYSize = getBits1(16);
 800d9d4:	2010      	movs	r0, #16
 800d9d6:	f7ff fe3d 	bl	800d654 <getBits1>
 800d9da:	4a24      	ldr	r2, [pc, #144]	@ (800da6c <readSOFMarker+0xb0>)
 800d9dc:	8010      	strh	r0, [r2, #0]
  if ((!gImageYSize) || (gImageYSize > PJPG_MAX_HEIGHT))
 800d9de:	1e43      	subs	r3, r0, #1
 800d9e0:	b29b      	uxth	r3, r3
 800d9e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d9e6:	d237      	bcs.n	800da58 <readSOFMarker+0x9c>
  gImageXSize = getBits1(16);
 800d9e8:	2010      	movs	r0, #16
 800d9ea:	f7ff fe33 	bl	800d654 <getBits1>
 800d9ee:	4b20      	ldr	r3, [pc, #128]	@ (800da70 <readSOFMarker+0xb4>)
 800d9f0:	8018      	strh	r0, [r3, #0]
  if ((!gImageXSize) || (gImageXSize > PJPG_MAX_WIDTH))
 800d9f2:	3801      	subs	r0, #1
 800d9f4:	b280      	uxth	r0, r0
 800d9f6:	f5b0 4f80 	cmp.w	r0, #16384	@ 0x4000
 800d9fa:	d22f      	bcs.n	800da5c <readSOFMarker+0xa0>
  gCompsInFrame = (uint8)getBits1(8);
 800d9fc:	2008      	movs	r0, #8
 800d9fe:	f7ff fe29 	bl	800d654 <getBits1>
 800da02:	b2c0      	uxtb	r0, r0
 800da04:	4b1b      	ldr	r3, [pc, #108]	@ (800da74 <readSOFMarker+0xb8>)
 800da06:	7018      	strb	r0, [r3, #0]
  if (gCompsInFrame > 3)
 800da08:	2803      	cmp	r0, #3
 800da0a:	d829      	bhi.n	800da60 <readSOFMarker+0xa4>
  if (left != (gCompsInFrame + gCompsInFrame + gCompsInFrame + 8))
 800da0c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800da10:	3008      	adds	r0, #8
 800da12:	4284      	cmp	r4, r0
 800da14:	d126      	bne.n	800da64 <readSOFMarker+0xa8>
  for (i = 0; i < gCompsInFrame; i++) {
 800da16:	2400      	movs	r4, #0
 800da18:	4b16      	ldr	r3, [pc, #88]	@ (800da74 <readSOFMarker+0xb8>)
 800da1a:	781b      	ldrb	r3, [r3, #0]
 800da1c:	42a3      	cmp	r3, r4
 800da1e:	d919      	bls.n	800da54 <readSOFMarker+0x98>
    gCompIdent[i] = (uint8)getBits1(8);
 800da20:	2008      	movs	r0, #8
 800da22:	f7ff fe17 	bl	800d654 <getBits1>
 800da26:	4b14      	ldr	r3, [pc, #80]	@ (800da78 <readSOFMarker+0xbc>)
 800da28:	5518      	strb	r0, [r3, r4]
    gCompHSamp[i] = (uint8)getBits1(4);
 800da2a:	2004      	movs	r0, #4
 800da2c:	f7ff fe12 	bl	800d654 <getBits1>
 800da30:	4b12      	ldr	r3, [pc, #72]	@ (800da7c <readSOFMarker+0xc0>)
 800da32:	5518      	strb	r0, [r3, r4]
    gCompVSamp[i] = (uint8)getBits1(4);
 800da34:	2004      	movs	r0, #4
 800da36:	f7ff fe0d 	bl	800d654 <getBits1>
 800da3a:	4b11      	ldr	r3, [pc, #68]	@ (800da80 <readSOFMarker+0xc4>)
 800da3c:	5518      	strb	r0, [r3, r4]
    gCompQuant[i] = (uint8)getBits1(8);
 800da3e:	2008      	movs	r0, #8
 800da40:	f7ff fe08 	bl	800d654 <getBits1>
 800da44:	b2c0      	uxtb	r0, r0
 800da46:	4b0f      	ldr	r3, [pc, #60]	@ (800da84 <readSOFMarker+0xc8>)
 800da48:	5518      	strb	r0, [r3, r4]
    if (gCompQuant[i] > 1)
 800da4a:	2801      	cmp	r0, #1
 800da4c:	d80c      	bhi.n	800da68 <readSOFMarker+0xac>
  for (i = 0; i < gCompsInFrame; i++) {
 800da4e:	3401      	adds	r4, #1
 800da50:	b2e4      	uxtb	r4, r4
 800da52:	e7e1      	b.n	800da18 <readSOFMarker+0x5c>
  return 0;
 800da54:	2000      	movs	r0, #0
 800da56:	e7bc      	b.n	800d9d2 <readSOFMarker+0x16>
    return PJPG_BAD_HEIGHT;
 800da58:	2008      	movs	r0, #8
 800da5a:	e7ba      	b.n	800d9d2 <readSOFMarker+0x16>
    return PJPG_BAD_WIDTH;
 800da5c:	2009      	movs	r0, #9
 800da5e:	e7b8      	b.n	800d9d2 <readSOFMarker+0x16>
    return PJPG_TOO_MANY_COMPONENTS;
 800da60:	200a      	movs	r0, #10
 800da62:	e7b6      	b.n	800d9d2 <readSOFMarker+0x16>
    return PJPG_BAD_SOF_LENGTH;
 800da64:	200b      	movs	r0, #11
 800da66:	e7b4      	b.n	800d9d2 <readSOFMarker+0x16>
      return PJPG_UNSUPPORTED_QUANT_TABLE;
 800da68:	2024      	movs	r0, #36	@ 0x24
 800da6a:	e7b2      	b.n	800d9d2 <readSOFMarker+0x16>
 800da6c:	2000c394 	.word	0x2000c394
 800da70:	2000c396 	.word	0x2000c396
 800da74:	2000c393 	.word	0x2000c393
 800da78:	2000c390 	.word	0x2000c390
 800da7c:	2000c38c 	.word	0x2000c38c
 800da80:	2000c388 	.word	0x2000c388
 800da84:	2000c384 	.word	0x2000c384

0800da88 <skipVariableMarker>:

static uint8 skipVariableMarker(void) {
 800da88:	b510      	push	{r4, lr}
  uint16 left = getBits1(16);
 800da8a:	2010      	movs	r0, #16
 800da8c:	f7ff fde2 	bl	800d654 <getBits1>

  if (left < 2)
 800da90:	2801      	cmp	r0, #1
 800da92:	d90b      	bls.n	800daac <skipVariableMarker+0x24>
    return PJPG_BAD_VARIABLE_MARKER;

  left -= 2;
 800da94:	3802      	subs	r0, #2
 800da96:	b284      	uxth	r4, r0

  while (left) {
 800da98:	e004      	b.n	800daa4 <skipVariableMarker+0x1c>
    getBits1(8);
 800da9a:	2008      	movs	r0, #8
 800da9c:	f7ff fdda 	bl	800d654 <getBits1>
    left--;
 800daa0:	3c01      	subs	r4, #1
 800daa2:	b2a4      	uxth	r4, r4
  while (left) {
 800daa4:	2c00      	cmp	r4, #0
 800daa6:	d1f8      	bne.n	800da9a <skipVariableMarker+0x12>
  }

  return 0;
 800daa8:	2000      	movs	r0, #0
}
 800daaa:	bd10      	pop	{r4, pc}
    return PJPG_BAD_VARIABLE_MARKER;
 800daac:	200c      	movs	r0, #12
 800daae:	e7fc      	b.n	800daaa <skipVariableMarker+0x22>

0800dab0 <readDRIMarker>:

static uint8 readDRIMarker(void) {
 800dab0:	b508      	push	{r3, lr}
  if (getBits1(16) != 4)
 800dab2:	2010      	movs	r0, #16
 800dab4:	f7ff fdce 	bl	800d654 <getBits1>
 800dab8:	2804      	cmp	r0, #4
 800daba:	d001      	beq.n	800dac0 <readDRIMarker+0x10>
    return PJPG_BAD_DRI_LENGTH;
 800dabc:	200d      	movs	r0, #13

  gRestartInterval = getBits1(16);

  return 0;
}
 800dabe:	bd08      	pop	{r3, pc}
  gRestartInterval = getBits1(16);
 800dac0:	2010      	movs	r0, #16
 800dac2:	f7ff fdc7 	bl	800d654 <getBits1>
 800dac6:	4b02      	ldr	r3, [pc, #8]	@ (800dad0 <readDRIMarker+0x20>)
 800dac8:	8018      	strh	r0, [r3, #0]
  return 0;
 800daca:	2000      	movs	r0, #0
 800dacc:	e7f7      	b.n	800dabe <readDRIMarker+0xe>
 800dace:	bf00      	nop
 800dad0:	2000c380 	.word	0x2000c380

0800dad4 <readSOSMarker>:

static uint8 readSOSMarker(void) {
 800dad4:	b570      	push	{r4, r5, r6, lr}
  uint8 i;
  uint16 left = getBits1(16);
 800dad6:	2010      	movs	r0, #16
 800dad8:	f7ff fdbc 	bl	800d654 <getBits1>
 800dadc:	4605      	mov	r5, r0
  uint8 spectral_start, spectral_end, successive_high, successive_low;

  gCompsInScan = (uint8)getBits1(8);
 800dade:	2008      	movs	r0, #8
 800dae0:	f7ff fdb8 	bl	800d654 <getBits1>
 800dae4:	b2c0      	uxtb	r0, r0
 800dae6:	4a2a      	ldr	r2, [pc, #168]	@ (800db90 <readSOSMarker+0xbc>)
 800dae8:	7010      	strb	r0, [r2, #0]

  left -= 3;
 800daea:	3d03      	subs	r5, #3
 800daec:	b2ad      	uxth	r5, r5

  if ((left != (gCompsInScan + gCompsInScan + 3)) || (gCompsInScan < 1) ||
 800daee:	0042      	lsls	r2, r0, #1
 800daf0:	3203      	adds	r2, #3
 800daf2:	4295      	cmp	r5, r2
 800daf4:	d144      	bne.n	800db80 <readSOSMarker+0xac>
 800daf6:	2800      	cmp	r0, #0
 800daf8:	d044      	beq.n	800db84 <readSOSMarker+0xb0>
 800dafa:	2803      	cmp	r0, #3
 800dafc:	d844      	bhi.n	800db88 <readSOSMarker+0xb4>
      (gCompsInScan > PJPG_MAXCOMPSINSCAN))
    return PJPG_BAD_SOS_LENGTH;

  for (i = 0; i < gCompsInScan; i++) {
 800dafe:	2600      	movs	r6, #0
 800db00:	e00c      	b.n	800db1c <readSOSMarker+0x48>

    for (ci = 0; ci < gCompsInFrame; ci++)
      if (cc == gCompIdent[ci])
        break;

    if (ci >= gCompsInFrame)
 800db02:	429a      	cmp	r2, r3
 800db04:	d942      	bls.n	800db8c <readSOSMarker+0xb8>
      return PJPG_BAD_SOS_COMP_ID;

    gCompList[i] = ci;
 800db06:	4a23      	ldr	r2, [pc, #140]	@ (800db94 <readSOSMarker+0xc0>)
 800db08:	5593      	strb	r3, [r2, r6]
    gCompDCTab[ci] = (c >> 4) & 15;
 800db0a:	0901      	lsrs	r1, r0, #4
 800db0c:	4a22      	ldr	r2, [pc, #136]	@ (800db98 <readSOSMarker+0xc4>)
 800db0e:	54d1      	strb	r1, [r2, r3]
    gCompACTab[ci] = (c & 15);
 800db10:	f000 000f 	and.w	r0, r0, #15
 800db14:	4a21      	ldr	r2, [pc, #132]	@ (800db9c <readSOSMarker+0xc8>)
 800db16:	54d0      	strb	r0, [r2, r3]
  for (i = 0; i < gCompsInScan; i++) {
 800db18:	3601      	adds	r6, #1
 800db1a:	b2f6      	uxtb	r6, r6
 800db1c:	4b1c      	ldr	r3, [pc, #112]	@ (800db90 <readSOSMarker+0xbc>)
 800db1e:	781b      	ldrb	r3, [r3, #0]
 800db20:	42b3      	cmp	r3, r6
 800db22:	d915      	bls.n	800db50 <readSOSMarker+0x7c>
    uint8 cc = (uint8)getBits1(8);
 800db24:	2008      	movs	r0, #8
 800db26:	f7ff fd95 	bl	800d654 <getBits1>
 800db2a:	b2c4      	uxtb	r4, r0
    uint8 c = (uint8)getBits1(8);
 800db2c:	2008      	movs	r0, #8
 800db2e:	f7ff fd91 	bl	800d654 <getBits1>
 800db32:	b2c0      	uxtb	r0, r0
    left -= 2;
 800db34:	3d02      	subs	r5, #2
 800db36:	b2ad      	uxth	r5, r5
    for (ci = 0; ci < gCompsInFrame; ci++)
 800db38:	2300      	movs	r3, #0
 800db3a:	4a19      	ldr	r2, [pc, #100]	@ (800dba0 <readSOSMarker+0xcc>)
 800db3c:	7812      	ldrb	r2, [r2, #0]
 800db3e:	429a      	cmp	r2, r3
 800db40:	d9df      	bls.n	800db02 <readSOSMarker+0x2e>
      if (cc == gCompIdent[ci])
 800db42:	4918      	ldr	r1, [pc, #96]	@ (800dba4 <readSOSMarker+0xd0>)
 800db44:	5cc9      	ldrb	r1, [r1, r3]
 800db46:	42a1      	cmp	r1, r4
 800db48:	d0db      	beq.n	800db02 <readSOSMarker+0x2e>
    for (ci = 0; ci < gCompsInFrame; ci++)
 800db4a:	3301      	adds	r3, #1
 800db4c:	b2db      	uxtb	r3, r3
 800db4e:	e7f4      	b.n	800db3a <readSOSMarker+0x66>
  }

  spectral_start = (uint8)getBits1(8);
 800db50:	2008      	movs	r0, #8
 800db52:	f7ff fd7f 	bl	800d654 <getBits1>
  spectral_end = (uint8)getBits1(8);
 800db56:	2008      	movs	r0, #8
 800db58:	f7ff fd7c 	bl	800d654 <getBits1>
  successive_high = (uint8)getBits1(4);
 800db5c:	2004      	movs	r0, #4
 800db5e:	f7ff fd79 	bl	800d654 <getBits1>
  successive_low = (uint8)getBits1(4);
 800db62:	2004      	movs	r0, #4
 800db64:	f7ff fd76 	bl	800d654 <getBits1>

  left -= 3;
 800db68:	1eec      	subs	r4, r5, #3
 800db6a:	b2a4      	uxth	r4, r4

  while (left) {
 800db6c:	e004      	b.n	800db78 <readSOSMarker+0xa4>
    getBits1(8);
 800db6e:	2008      	movs	r0, #8
 800db70:	f7ff fd70 	bl	800d654 <getBits1>
    left--;
 800db74:	3c01      	subs	r4, #1
 800db76:	b2a4      	uxth	r4, r4
  while (left) {
 800db78:	2c00      	cmp	r4, #0
 800db7a:	d1f8      	bne.n	800db6e <readSOSMarker+0x9a>
  }

  return 0;
 800db7c:	2000      	movs	r0, #0
 800db7e:	e000      	b.n	800db82 <readSOSMarker+0xae>
    return PJPG_BAD_SOS_LENGTH;
 800db80:	200e      	movs	r0, #14
}
 800db82:	bd70      	pop	{r4, r5, r6, pc}
    return PJPG_BAD_SOS_LENGTH;
 800db84:	200e      	movs	r0, #14
 800db86:	e7fc      	b.n	800db82 <readSOSMarker+0xae>
 800db88:	200e      	movs	r0, #14
 800db8a:	e7fa      	b.n	800db82 <readSOSMarker+0xae>
      return PJPG_BAD_SOS_COMP_ID;
 800db8c:	200f      	movs	r0, #15
 800db8e:	e7f8      	b.n	800db82 <readSOSMarker+0xae>
 800db90:	2000c37b 	.word	0x2000c37b
 800db94:	2000c378 	.word	0x2000c378
 800db98:	2000c374 	.word	0x2000c374
 800db9c:	2000c370 	.word	0x2000c370
 800dba0:	2000c393 	.word	0x2000c393
 800dba4:	2000c390 	.word	0x2000c390

0800dba8 <nextMarker>:

static uint8 nextMarker(void) {
 800dba8:	b508      	push	{r3, lr}

  do {
    do {
      bytes++;

      c = (uint8)getBits1(8);
 800dbaa:	2008      	movs	r0, #8
 800dbac:	f7ff fd52 	bl	800d654 <getBits1>
 800dbb0:	b2c0      	uxtb	r0, r0

    } while (c != 0xFF);
 800dbb2:	28ff      	cmp	r0, #255	@ 0xff
 800dbb4:	d1f9      	bne.n	800dbaa <nextMarker+0x2>

    do {
      c = (uint8)getBits1(8);
 800dbb6:	2008      	movs	r0, #8
 800dbb8:	f7ff fd4c 	bl	800d654 <getBits1>
 800dbbc:	b2c0      	uxtb	r0, r0

    } while (c == 0xFF);
 800dbbe:	28ff      	cmp	r0, #255	@ 0xff
 800dbc0:	d0f9      	beq.n	800dbb6 <nextMarker+0xe>

  } while (c == 0);
 800dbc2:	2800      	cmp	r0, #0
 800dbc4:	d0f1      	beq.n	800dbaa <nextMarker+0x2>

  return c;
}
 800dbc6:	bd08      	pop	{r3, pc}

0800dbc8 <locateSOIMarker>:
    }
    }
  }
}

static uint8 locateSOIMarker(void) {
 800dbc8:	b538      	push	{r3, r4, r5, lr}
  uint16 bytesleft;

  uint8 lastchar = (uint8)getBits1(8);
 800dbca:	2008      	movs	r0, #8
 800dbcc:	f7ff fd42 	bl	800d654 <getBits1>
 800dbd0:	b2c4      	uxtb	r4, r0

  uint8 thischar = (uint8)getBits1(8);
 800dbd2:	2008      	movs	r0, #8
 800dbd4:	f7ff fd3e 	bl	800d654 <getBits1>
 800dbd8:	b2c5      	uxtb	r5, r0

  if ((lastchar == 0xFF) && (thischar == M_SOI))
 800dbda:	2cff      	cmp	r4, #255	@ 0xff
 800dbdc:	bf08      	it	eq
 800dbde:	2dd8      	cmpeq	r5, #216	@ 0xd8
 800dbe0:	d019      	beq.n	800dc16 <locateSOIMarker+0x4e>
    return 0;

  bytesleft = 4096;
 800dbe2:	f44f 5480 	mov.w	r4, #4096	@ 0x1000
 800dbe6:	e000      	b.n	800dbea <locateSOIMarker+0x22>
 800dbe8:	4605      	mov	r5, r0

  for (;;) {
    if (--bytesleft == 0)
 800dbea:	3c01      	subs	r4, #1
 800dbec:	b2a4      	uxth	r4, r4
 800dbee:	b1a4      	cbz	r4, 800dc1a <locateSOIMarker+0x52>
      return PJPG_NOT_JPEG;

    lastchar = thischar;

    thischar = (uint8)getBits1(8);
 800dbf0:	2008      	movs	r0, #8
 800dbf2:	f7ff fd2f 	bl	800d654 <getBits1>
 800dbf6:	b2c0      	uxtb	r0, r0

    if (lastchar == 0xFF) {
 800dbf8:	2dff      	cmp	r5, #255	@ 0xff
 800dbfa:	d1f5      	bne.n	800dbe8 <locateSOIMarker+0x20>
      if (thischar == M_SOI)
 800dbfc:	28d8      	cmp	r0, #216	@ 0xd8
 800dbfe:	d003      	beq.n	800dc08 <locateSOIMarker+0x40>
        break;
      else if (thischar == M_EOI)
 800dc00:	28d9      	cmp	r0, #217	@ 0xd9
 800dc02:	d00c      	beq.n	800dc1e <locateSOIMarker+0x56>
 800dc04:	4605      	mov	r5, r0
 800dc06:	e7f0      	b.n	800dbea <locateSOIMarker+0x22>
        return PJPG_NOT_JPEG;
    }
  }

  thischar = (uint8)((gBitBuf >> 8) & 0xFF);
 800dc08:	4b07      	ldr	r3, [pc, #28]	@ (800dc28 <locateSOIMarker+0x60>)
 800dc0a:	881b      	ldrh	r3, [r3, #0]
 800dc0c:	0a1b      	lsrs	r3, r3, #8

  if (thischar != 0xFF)
 800dc0e:	2bff      	cmp	r3, #255	@ 0xff
 800dc10:	d107      	bne.n	800dc22 <locateSOIMarker+0x5a>
    return PJPG_NOT_JPEG;

  return 0;
 800dc12:	2000      	movs	r0, #0
 800dc14:	e000      	b.n	800dc18 <locateSOIMarker+0x50>
    return 0;
 800dc16:	2000      	movs	r0, #0
}
 800dc18:	bd38      	pop	{r3, r4, r5, pc}
      return PJPG_NOT_JPEG;
 800dc1a:	2013      	movs	r0, #19
 800dc1c:	e7fc      	b.n	800dc18 <locateSOIMarker+0x50>
        return PJPG_NOT_JPEG;
 800dc1e:	2013      	movs	r0, #19
 800dc20:	e7fa      	b.n	800dc18 <locateSOIMarker+0x50>
    return PJPG_NOT_JPEG;
 800dc22:	2013      	movs	r0, #19
 800dc24:	e7f8      	b.n	800dc18 <locateSOIMarker+0x50>
 800dc26:	bf00      	nop
 800dc28:	2000c39a 	.word	0x2000c39a

0800dc2c <init>:
    return PJPG_UNEXPECTED_MARKER;

  return readSOSMarker();
}

static uint8 init(void) {
 800dc2c:	b538      	push	{r3, r4, r5, lr}
  gImageXSize = 0;
 800dc2e:	2400      	movs	r4, #0
 800dc30:	4b10      	ldr	r3, [pc, #64]	@ (800dc74 <init+0x48>)
 800dc32:	801c      	strh	r4, [r3, #0]
  gImageYSize = 0;
 800dc34:	4b10      	ldr	r3, [pc, #64]	@ (800dc78 <init+0x4c>)
 800dc36:	801c      	strh	r4, [r3, #0]
  gCompsInFrame = 0;
 800dc38:	4b10      	ldr	r3, [pc, #64]	@ (800dc7c <init+0x50>)
 800dc3a:	701c      	strb	r4, [r3, #0]
  gRestartInterval = 0;
 800dc3c:	4b10      	ldr	r3, [pc, #64]	@ (800dc80 <init+0x54>)
 800dc3e:	801c      	strh	r4, [r3, #0]
  gCompsInScan = 0;
 800dc40:	4b10      	ldr	r3, [pc, #64]	@ (800dc84 <init+0x58>)
 800dc42:	701c      	strb	r4, [r3, #0]
  gValidHuffTables = 0;
 800dc44:	4b10      	ldr	r3, [pc, #64]	@ (800dc88 <init+0x5c>)
 800dc46:	701c      	strb	r4, [r3, #0]
  gValidQuantTables = 0;
 800dc48:	4b10      	ldr	r3, [pc, #64]	@ (800dc8c <init+0x60>)
 800dc4a:	701c      	strb	r4, [r3, #0]
  gTemFlag = 0;
 800dc4c:	4b10      	ldr	r3, [pc, #64]	@ (800dc90 <init+0x64>)
 800dc4e:	701c      	strb	r4, [r3, #0]
  gInBufOfs = 0;
 800dc50:	4b10      	ldr	r3, [pc, #64]	@ (800dc94 <init+0x68>)
 800dc52:	701c      	strb	r4, [r3, #0]
  gInBufLeft = 0;
 800dc54:	4b10      	ldr	r3, [pc, #64]	@ (800dc98 <init+0x6c>)
 800dc56:	701c      	strb	r4, [r3, #0]
  gBitBuf = 0;
 800dc58:	4b10      	ldr	r3, [pc, #64]	@ (800dc9c <init+0x70>)
 800dc5a:	801c      	strh	r4, [r3, #0]
  gBitsLeft = 8;
 800dc5c:	2508      	movs	r5, #8
 800dc5e:	4b10      	ldr	r3, [pc, #64]	@ (800dca0 <init+0x74>)
 800dc60:	701d      	strb	r5, [r3, #0]

  getBits1(8);
 800dc62:	4628      	mov	r0, r5
 800dc64:	f7ff fcf6 	bl	800d654 <getBits1>
  getBits1(8);
 800dc68:	4628      	mov	r0, r5
 800dc6a:	f7ff fcf3 	bl	800d654 <getBits1>

  return 0;
}
 800dc6e:	4620      	mov	r0, r4
 800dc70:	bd38      	pop	{r3, r4, r5, pc}
 800dc72:	bf00      	nop
 800dc74:	2000c396 	.word	0x2000c396
 800dc78:	2000c394 	.word	0x2000c394
 800dc7c:	2000c393 	.word	0x2000c393
 800dc80:	2000c380 	.word	0x2000c380
 800dc84:	2000c37b 	.word	0x2000c37b
 800dc88:	2000c4a2 	.word	0x2000c4a2
 800dc8c:	2000c4a1 	.word	0x2000c4a1
 800dc90:	2000c4a0 	.word	0x2000c4a0
 800dc94:	2000c39d 	.word	0x2000c39d
 800dc98:	2000c39c 	.word	0x2000c39c
 800dc9c:	2000c39a 	.word	0x2000c39a
 800dca0:	2000c398 	.word	0x2000c398

0800dca4 <fixInBuffer>:

static void fixInBuffer(void) {
 800dca4:	b510      	push	{r4, lr}

  if (gBitsLeft > 0)
 800dca6:	4b0b      	ldr	r3, [pc, #44]	@ (800dcd4 <fixInBuffer+0x30>)
 800dca8:	781b      	ldrb	r3, [r3, #0]
 800dcaa:	b973      	cbnz	r3, 800dcca <fixInBuffer+0x26>
    stuffChar((uint8)gBitBuf);

  stuffChar((uint8)(gBitBuf >> 8));
 800dcac:	4b0a      	ldr	r3, [pc, #40]	@ (800dcd8 <fixInBuffer+0x34>)
 800dcae:	8818      	ldrh	r0, [r3, #0]
 800dcb0:	0a00      	lsrs	r0, r0, #8
 800dcb2:	f7ff fc49 	bl	800d548 <stuffChar>

  gBitsLeft = 8;
 800dcb6:	2408      	movs	r4, #8
 800dcb8:	4b06      	ldr	r3, [pc, #24]	@ (800dcd4 <fixInBuffer+0x30>)
 800dcba:	701c      	strb	r4, [r3, #0]
  getBits2(8);
 800dcbc:	4620      	mov	r0, r4
 800dcbe:	f7ff fcce 	bl	800d65e <getBits2>
  getBits2(8);
 800dcc2:	4620      	mov	r0, r4
 800dcc4:	f7ff fccb 	bl	800d65e <getBits2>
}
 800dcc8:	bd10      	pop	{r4, pc}
    stuffChar((uint8)gBitBuf);
 800dcca:	4b03      	ldr	r3, [pc, #12]	@ (800dcd8 <fixInBuffer+0x34>)
 800dccc:	7818      	ldrb	r0, [r3, #0]
 800dcce:	f7ff fc3b 	bl	800d548 <stuffChar>
 800dcd2:	e7eb      	b.n	800dcac <fixInBuffer+0x8>
 800dcd4:	2000c398 	.word	0x2000c398
 800dcd8:	2000c39a 	.word	0x2000c39a

0800dcdc <processRestart>:

static uint8 processRestart(void) {
 800dcdc:	b538      	push	{r3, r4, r5, lr}

  uint16 i;
  uint8 c = 0;

  for (i = 1536; i > 0; i--)
 800dcde:	f44f 64c0 	mov.w	r4, #1536	@ 0x600
 800dce2:	b134      	cbz	r4, 800dcf2 <processRestart+0x16>
    if (getChar() == 0xFF)
 800dce4:	f7ff fc08 	bl	800d4f8 <getChar>
 800dce8:	28ff      	cmp	r0, #255	@ 0xff
 800dcea:	d002      	beq.n	800dcf2 <processRestart+0x16>
  for (i = 1536; i > 0; i--)
 800dcec:	3c01      	subs	r4, #1
 800dcee:	b2a4      	uxth	r4, r4
 800dcf0:	e7f7      	b.n	800dce2 <processRestart+0x6>
      break;

  if (i == 0)
 800dcf2:	b354      	cbz	r4, 800dd4a <processRestart+0x6e>
  uint8 c = 0;
 800dcf4:	2000      	movs	r0, #0
    return PJPG_BAD_RESTART_MARKER;

  for (; i > 0; i--)
 800dcf6:	b134      	cbz	r4, 800dd06 <processRestart+0x2a>
    if ((c = getChar()) != 0xFF)
 800dcf8:	f7ff fbfe 	bl	800d4f8 <getChar>
 800dcfc:	28ff      	cmp	r0, #255	@ 0xff
 800dcfe:	d102      	bne.n	800dd06 <processRestart+0x2a>
  for (; i > 0; i--)
 800dd00:	3c01      	subs	r4, #1
 800dd02:	b2a4      	uxth	r4, r4
 800dd04:	e7f7      	b.n	800dcf6 <processRestart+0x1a>
      break;

  if (i == 0)
 800dd06:	b314      	cbz	r4, 800dd4e <processRestart+0x72>
    return PJPG_BAD_RESTART_MARKER;

  if (c != (gNextRestartNum + M_RST0))
 800dd08:	4b12      	ldr	r3, [pc, #72]	@ (800dd54 <processRestart+0x78>)
 800dd0a:	881b      	ldrh	r3, [r3, #0]
 800dd0c:	f103 02d0 	add.w	r2, r3, #208	@ 0xd0
 800dd10:	4290      	cmp	r0, r2
 800dd12:	d001      	beq.n	800dd18 <processRestart+0x3c>
    return PJPG_BAD_RESTART_MARKER;
 800dd14:	201d      	movs	r0, #29
  gBitsLeft = 8;
  getBits2(8);
  getBits2(8);

  return 0;
}
 800dd16:	bd38      	pop	{r3, r4, r5, pc}
  gLastDC[0] = 0;
 800dd18:	4a0f      	ldr	r2, [pc, #60]	@ (800dd58 <processRestart+0x7c>)
 800dd1a:	2400      	movs	r4, #0
 800dd1c:	8014      	strh	r4, [r2, #0]
  gLastDC[1] = 0;
 800dd1e:	8054      	strh	r4, [r2, #2]
  gLastDC[2] = 0;
 800dd20:	8094      	strh	r4, [r2, #4]
  gRestartsLeft = gRestartInterval;
 800dd22:	4a0e      	ldr	r2, [pc, #56]	@ (800dd5c <processRestart+0x80>)
 800dd24:	8811      	ldrh	r1, [r2, #0]
 800dd26:	4a0e      	ldr	r2, [pc, #56]	@ (800dd60 <processRestart+0x84>)
 800dd28:	8011      	strh	r1, [r2, #0]
  gNextRestartNum = (gNextRestartNum + 1) & 7;
 800dd2a:	3301      	adds	r3, #1
 800dd2c:	f003 0307 	and.w	r3, r3, #7
 800dd30:	4a08      	ldr	r2, [pc, #32]	@ (800dd54 <processRestart+0x78>)
 800dd32:	8013      	strh	r3, [r2, #0]
  gBitsLeft = 8;
 800dd34:	2508      	movs	r5, #8
 800dd36:	4b0b      	ldr	r3, [pc, #44]	@ (800dd64 <processRestart+0x88>)
 800dd38:	701d      	strb	r5, [r3, #0]
  getBits2(8);
 800dd3a:	4628      	mov	r0, r5
 800dd3c:	f7ff fc8f 	bl	800d65e <getBits2>
  getBits2(8);
 800dd40:	4628      	mov	r0, r5
 800dd42:	f7ff fc8c 	bl	800d65e <getBits2>
  return 0;
 800dd46:	4620      	mov	r0, r4
 800dd48:	e7e5      	b.n	800dd16 <processRestart+0x3a>
    return PJPG_BAD_RESTART_MARKER;
 800dd4a:	201d      	movs	r0, #29
 800dd4c:	e7e3      	b.n	800dd16 <processRestart+0x3a>
    return PJPG_BAD_RESTART_MARKER;
 800dd4e:	201d      	movs	r0, #29
 800dd50:	e7e1      	b.n	800dd16 <processRestart+0x3a>
 800dd52:	bf00      	nop
 800dd54:	2000c37e 	.word	0x2000c37e
 800dd58:	2000c804 	.word	0x2000c804
 800dd5c:	2000c380 	.word	0x2000c380
 800dd60:	2000c37c 	.word	0x2000c37c
 800dd64:	2000c398 	.word	0x2000c398

0800dd68 <checkHuffTables>:
}

static uint8 checkHuffTables(void) {
  uint8 i;

  for (i = 0; i < gCompsInScan; i++) {
 800dd68:	2200      	movs	r2, #0
 800dd6a:	e001      	b.n	800dd70 <checkHuffTables+0x8>
 800dd6c:	3201      	adds	r2, #1
 800dd6e:	b2d2      	uxtb	r2, r2
 800dd70:	4b0e      	ldr	r3, [pc, #56]	@ (800ddac <checkHuffTables+0x44>)
 800dd72:	781b      	ldrb	r3, [r3, #0]
 800dd74:	4293      	cmp	r3, r2
 800dd76:	d914      	bls.n	800dda2 <checkHuffTables+0x3a>
    uint8 compDCTab = gCompDCTab[gCompList[i]];
 800dd78:	4b0d      	ldr	r3, [pc, #52]	@ (800ddb0 <checkHuffTables+0x48>)
 800dd7a:	5c9b      	ldrb	r3, [r3, r2]
 800dd7c:	490d      	ldr	r1, [pc, #52]	@ (800ddb4 <checkHuffTables+0x4c>)
 800dd7e:	5cc8      	ldrb	r0, [r1, r3]
    uint8 compACTab = gCompACTab[gCompList[i]] + 2;
 800dd80:	490d      	ldr	r1, [pc, #52]	@ (800ddb8 <checkHuffTables+0x50>)
 800dd82:	5ccb      	ldrb	r3, [r1, r3]
 800dd84:	3302      	adds	r3, #2
 800dd86:	b2db      	uxtb	r3, r3

    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 800dd88:	490c      	ldr	r1, [pc, #48]	@ (800ddbc <checkHuffTables+0x54>)
 800dd8a:	7809      	ldrb	r1, [r1, #0]
 800dd8c:	fa41 f000 	asr.w	r0, r1, r0
 800dd90:	f010 0f01 	tst.w	r0, #1
 800dd94:	d007      	beq.n	800dda6 <checkHuffTables+0x3e>
        ((gValidHuffTables & (1 << compACTab)) == 0))
 800dd96:	4119      	asrs	r1, r3
    if (((gValidHuffTables & (1 << compDCTab)) == 0) ||
 800dd98:	f011 0f01 	tst.w	r1, #1
 800dd9c:	d1e6      	bne.n	800dd6c <checkHuffTables+0x4>
      return PJPG_UNDEFINED_HUFF_TABLE;
 800dd9e:	2018      	movs	r0, #24
  }

  return 0;
}
 800dda0:	4770      	bx	lr
  return 0;
 800dda2:	2000      	movs	r0, #0
 800dda4:	4770      	bx	lr
      return PJPG_UNDEFINED_HUFF_TABLE;
 800dda6:	2018      	movs	r0, #24
 800dda8:	4770      	bx	lr
 800ddaa:	bf00      	nop
 800ddac:	2000c37b 	.word	0x2000c37b
 800ddb0:	2000c378 	.word	0x2000c378
 800ddb4:	2000c374 	.word	0x2000c374
 800ddb8:	2000c370 	.word	0x2000c370
 800ddbc:	2000c4a2 	.word	0x2000c4a2

0800ddc0 <checkQuantTables>:

static uint8 checkQuantTables(void) {
  uint8 i;

  for (i = 0; i < gCompsInScan; i++) {
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	e006      	b.n	800ddd2 <checkQuantTables+0x12>
    uint8 compQuantMask = gCompQuant[gCompList[i]] ? 2 : 1;
 800ddc4:	2101      	movs	r1, #1

    if ((gValidQuantTables & compQuantMask) == 0)
 800ddc6:	4a0b      	ldr	r2, [pc, #44]	@ (800ddf4 <checkQuantTables+0x34>)
 800ddc8:	7812      	ldrb	r2, [r2, #0]
 800ddca:	4211      	tst	r1, r2
 800ddcc:	d00f      	beq.n	800ddee <checkQuantTables+0x2e>
  for (i = 0; i < gCompsInScan; i++) {
 800ddce:	3301      	adds	r3, #1
 800ddd0:	b2db      	uxtb	r3, r3
 800ddd2:	4a09      	ldr	r2, [pc, #36]	@ (800ddf8 <checkQuantTables+0x38>)
 800ddd4:	7812      	ldrb	r2, [r2, #0]
 800ddd6:	429a      	cmp	r2, r3
 800ddd8:	d907      	bls.n	800ddea <checkQuantTables+0x2a>
    uint8 compQuantMask = gCompQuant[gCompList[i]] ? 2 : 1;
 800ddda:	4a08      	ldr	r2, [pc, #32]	@ (800ddfc <checkQuantTables+0x3c>)
 800dddc:	5cd2      	ldrb	r2, [r2, r3]
 800ddde:	4908      	ldr	r1, [pc, #32]	@ (800de00 <checkQuantTables+0x40>)
 800dde0:	5c8a      	ldrb	r2, [r1, r2]
 800dde2:	2a00      	cmp	r2, #0
 800dde4:	d0ee      	beq.n	800ddc4 <checkQuantTables+0x4>
 800dde6:	2102      	movs	r1, #2
 800dde8:	e7ed      	b.n	800ddc6 <checkQuantTables+0x6>
      return PJPG_UNDEFINED_QUANT_TABLE;
  }

  return 0;
 800ddea:	2000      	movs	r0, #0
 800ddec:	4770      	bx	lr
      return PJPG_UNDEFINED_QUANT_TABLE;
 800ddee:	2017      	movs	r0, #23
}
 800ddf0:	4770      	bx	lr
 800ddf2:	bf00      	nop
 800ddf4:	2000c4a1 	.word	0x2000c4a1
 800ddf8:	2000c37b 	.word	0x2000c37b
 800ddfc:	2000c378 	.word	0x2000c378
 800de00:	2000c384 	.word	0x2000c384

0800de04 <initFrame>:

  return 0;
}

static uint8 initFrame(void) {
  if (gCompsInFrame == 1) {
 800de04:	4b69      	ldr	r3, [pc, #420]	@ (800dfac <initFrame+0x1a8>)
 800de06:	781b      	ldrb	r3, [r3, #0]
 800de08:	2b01      	cmp	r3, #1
 800de0a:	d03d      	beq.n	800de88 <initFrame+0x84>
    gMaxBlocksPerMCU = 1;
    gMCUOrg[0] = 0;

    gMaxMCUXSize = 8;
    gMaxMCUYSize = 8;
  } else if (gCompsInFrame == 3) {
 800de0c:	2b03      	cmp	r3, #3
 800de0e:	f040 80bf 	bne.w	800df90 <initFrame+0x18c>
    if (((gCompHSamp[1] != 1) || (gCompVSamp[1] != 1)) ||
 800de12:	4b67      	ldr	r3, [pc, #412]	@ (800dfb0 <initFrame+0x1ac>)
 800de14:	785b      	ldrb	r3, [r3, #1]
 800de16:	2b01      	cmp	r3, #1
 800de18:	f040 80bc 	bne.w	800df94 <initFrame+0x190>
 800de1c:	4b65      	ldr	r3, [pc, #404]	@ (800dfb4 <initFrame+0x1b0>)
 800de1e:	785b      	ldrb	r3, [r3, #1]
 800de20:	2b01      	cmp	r3, #1
 800de22:	f040 80b9 	bne.w	800df98 <initFrame+0x194>
        ((gCompHSamp[2] != 1) || (gCompVSamp[2] != 1)))
 800de26:	4b62      	ldr	r3, [pc, #392]	@ (800dfb0 <initFrame+0x1ac>)
 800de28:	789b      	ldrb	r3, [r3, #2]
    if (((gCompHSamp[1] != 1) || (gCompVSamp[1] != 1)) ||
 800de2a:	2b01      	cmp	r3, #1
 800de2c:	f040 80b6 	bne.w	800df9c <initFrame+0x198>
        ((gCompHSamp[2] != 1) || (gCompVSamp[2] != 1)))
 800de30:	4b60      	ldr	r3, [pc, #384]	@ (800dfb4 <initFrame+0x1b0>)
 800de32:	789b      	ldrb	r3, [r3, #2]
 800de34:	2b01      	cmp	r3, #1
 800de36:	f040 80b3 	bne.w	800dfa0 <initFrame+0x19c>
      return PJPG_UNSUPPORTED_SAMP_FACTORS;

    if ((gCompHSamp[0] == 1) && (gCompVSamp[0] == 1)) {
 800de3a:	4b5d      	ldr	r3, [pc, #372]	@ (800dfb0 <initFrame+0x1ac>)
 800de3c:	781b      	ldrb	r3, [r3, #0]
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d057      	beq.n	800def2 <initFrame+0xee>
      gMCUOrg[1] = 1;
      gMCUOrg[2] = 2;

      gMaxMCUXSize = 8;
      gMaxMCUYSize = 8;
    } else if ((gCompHSamp[0] == 1) && (gCompVSamp[0] == 2)) {
 800de42:	2b01      	cmp	r3, #1
 800de44:	d06a      	beq.n	800df1c <initFrame+0x118>
      gMCUOrg[2] = 1;
      gMCUOrg[3] = 2;

      gMaxMCUXSize = 8;
      gMaxMCUYSize = 16;
    } else if ((gCompHSamp[0] == 2) && (gCompVSamp[0] == 1)) {
 800de46:	2b02      	cmp	r3, #2
 800de48:	f000 8081 	beq.w	800df4e <initFrame+0x14a>
      gMCUOrg[2] = 1;
      gMCUOrg[3] = 2;

      gMaxMCUXSize = 16;
      gMaxMCUYSize = 8;
    } else if ((gCompHSamp[0] == 2) && (gCompVSamp[0] == 2)) {
 800de4c:	2b02      	cmp	r3, #2
 800de4e:	f040 80a9 	bne.w	800dfa4 <initFrame+0x1a0>
 800de52:	4b58      	ldr	r3, [pc, #352]	@ (800dfb4 <initFrame+0x1b0>)
 800de54:	781b      	ldrb	r3, [r3, #0]
 800de56:	2b02      	cmp	r3, #2
 800de58:	f040 80a6 	bne.w	800dfa8 <initFrame+0x1a4>
      gScanType = PJPG_YH2V2;
 800de5c:	4b56      	ldr	r3, [pc, #344]	@ (800dfb8 <initFrame+0x1b4>)
 800de5e:	2204      	movs	r2, #4
 800de60:	701a      	strb	r2, [r3, #0]

      gMaxBlocksPerMCU = 6;
 800de62:	4b56      	ldr	r3, [pc, #344]	@ (800dfbc <initFrame+0x1b8>)
 800de64:	2206      	movs	r2, #6
 800de66:	701a      	strb	r2, [r3, #0]
      gMCUOrg[0] = 0;
 800de68:	4b55      	ldr	r3, [pc, #340]	@ (800dfc0 <initFrame+0x1bc>)
 800de6a:	2200      	movs	r2, #0
 800de6c:	701a      	strb	r2, [r3, #0]
      gMCUOrg[1] = 0;
 800de6e:	705a      	strb	r2, [r3, #1]
      gMCUOrg[2] = 0;
 800de70:	709a      	strb	r2, [r3, #2]
      gMCUOrg[3] = 0;
 800de72:	70da      	strb	r2, [r3, #3]
      gMCUOrg[4] = 1;
 800de74:	2201      	movs	r2, #1
 800de76:	711a      	strb	r2, [r3, #4]
      gMCUOrg[5] = 2;
 800de78:	2202      	movs	r2, #2
 800de7a:	715a      	strb	r2, [r3, #5]

      gMaxMCUXSize = 16;
 800de7c:	2310      	movs	r3, #16
 800de7e:	4a51      	ldr	r2, [pc, #324]	@ (800dfc4 <initFrame+0x1c0>)
 800de80:	7013      	strb	r3, [r2, #0]
      gMaxMCUYSize = 16;
 800de82:	4a51      	ldr	r2, [pc, #324]	@ (800dfc8 <initFrame+0x1c4>)
 800de84:	7013      	strb	r3, [r2, #0]
 800de86:	e014      	b.n	800deb2 <initFrame+0xae>
    if ((gCompHSamp[0] != 1) || (gCompVSamp[0] != 1))
 800de88:	4b49      	ldr	r3, [pc, #292]	@ (800dfb0 <initFrame+0x1ac>)
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	2b01      	cmp	r3, #1
 800de8e:	d17b      	bne.n	800df88 <initFrame+0x184>
 800de90:	4b48      	ldr	r3, [pc, #288]	@ (800dfb4 <initFrame+0x1b0>)
 800de92:	781b      	ldrb	r3, [r3, #0]
 800de94:	2b01      	cmp	r3, #1
 800de96:	d179      	bne.n	800df8c <initFrame+0x188>
    gScanType = PJPG_GRAYSCALE;
 800de98:	2300      	movs	r3, #0
 800de9a:	4a47      	ldr	r2, [pc, #284]	@ (800dfb8 <initFrame+0x1b4>)
 800de9c:	7013      	strb	r3, [r2, #0]
    gMaxBlocksPerMCU = 1;
 800de9e:	4a47      	ldr	r2, [pc, #284]	@ (800dfbc <initFrame+0x1b8>)
 800dea0:	2101      	movs	r1, #1
 800dea2:	7011      	strb	r1, [r2, #0]
    gMCUOrg[0] = 0;
 800dea4:	4a46      	ldr	r2, [pc, #280]	@ (800dfc0 <initFrame+0x1bc>)
 800dea6:	7013      	strb	r3, [r2, #0]
    gMaxMCUXSize = 8;
 800dea8:	2308      	movs	r3, #8
 800deaa:	4a46      	ldr	r2, [pc, #280]	@ (800dfc4 <initFrame+0x1c0>)
 800deac:	7013      	strb	r3, [r2, #0]
    gMaxMCUYSize = 8;
 800deae:	4a46      	ldr	r2, [pc, #280]	@ (800dfc8 <initFrame+0x1c4>)
 800deb0:	7013      	strb	r3, [r2, #0]
      return PJPG_UNSUPPORTED_SAMP_FACTORS;
  } else
    return PJPG_UNSUPPORTED_COLORSPACE;

  gMaxMCUSPerRow =
      (gImageXSize + (gMaxMCUXSize - 1)) >> ((gMaxMCUXSize == 8) ? 3 : 4);
 800deb2:	4b44      	ldr	r3, [pc, #272]	@ (800dfc4 <initFrame+0x1c0>)
 800deb4:	781a      	ldrb	r2, [r3, #0]
 800deb6:	1e51      	subs	r1, r2, #1
 800deb8:	4b44      	ldr	r3, [pc, #272]	@ (800dfcc <initFrame+0x1c8>)
 800deba:	881b      	ldrh	r3, [r3, #0]
 800debc:	440b      	add	r3, r1
 800debe:	2a08      	cmp	r2, #8
 800dec0:	d05e      	beq.n	800df80 <initFrame+0x17c>
 800dec2:	2204      	movs	r2, #4
 800dec4:	4113      	asrs	r3, r2
  gMaxMCUSPerRow =
 800dec6:	b29b      	uxth	r3, r3
 800dec8:	4a41      	ldr	r2, [pc, #260]	@ (800dfd0 <initFrame+0x1cc>)
 800deca:	8013      	strh	r3, [r2, #0]
  gMaxMCUSPerCol =
      (gImageYSize + (gMaxMCUYSize - 1)) >> ((gMaxMCUYSize == 8) ? 3 : 4);
 800decc:	4a3e      	ldr	r2, [pc, #248]	@ (800dfc8 <initFrame+0x1c4>)
 800dece:	7811      	ldrb	r1, [r2, #0]
 800ded0:	1e48      	subs	r0, r1, #1
 800ded2:	4a40      	ldr	r2, [pc, #256]	@ (800dfd4 <initFrame+0x1d0>)
 800ded4:	8812      	ldrh	r2, [r2, #0]
 800ded6:	4402      	add	r2, r0
 800ded8:	2908      	cmp	r1, #8
 800deda:	d053      	beq.n	800df84 <initFrame+0x180>
 800dedc:	2104      	movs	r1, #4
 800dede:	410a      	asrs	r2, r1
  gMaxMCUSPerCol =
 800dee0:	b292      	uxth	r2, r2
 800dee2:	493d      	ldr	r1, [pc, #244]	@ (800dfd8 <initFrame+0x1d4>)
 800dee4:	800a      	strh	r2, [r1, #0]

  gNumMCUSRemaining = gMaxMCUSPerRow * gMaxMCUSPerCol;
 800dee6:	fb13 f302 	smulbb	r3, r3, r2
 800deea:	4a3c      	ldr	r2, [pc, #240]	@ (800dfdc <initFrame+0x1d8>)
 800deec:	8013      	strh	r3, [r2, #0]

  return 0;
 800deee:	2000      	movs	r0, #0
 800def0:	4770      	bx	lr
    if ((gCompHSamp[0] == 1) && (gCompVSamp[0] == 1)) {
 800def2:	4a30      	ldr	r2, [pc, #192]	@ (800dfb4 <initFrame+0x1b0>)
 800def4:	7812      	ldrb	r2, [r2, #0]
 800def6:	2a01      	cmp	r2, #1
 800def8:	d1a3      	bne.n	800de42 <initFrame+0x3e>
      gScanType = PJPG_YH1V1;
 800defa:	4b2f      	ldr	r3, [pc, #188]	@ (800dfb8 <initFrame+0x1b4>)
 800defc:	701a      	strb	r2, [r3, #0]
      gMaxBlocksPerMCU = 3;
 800defe:	4b2f      	ldr	r3, [pc, #188]	@ (800dfbc <initFrame+0x1b8>)
 800df00:	2103      	movs	r1, #3
 800df02:	7019      	strb	r1, [r3, #0]
      gMCUOrg[0] = 0;
 800df04:	4b2e      	ldr	r3, [pc, #184]	@ (800dfc0 <initFrame+0x1bc>)
 800df06:	2100      	movs	r1, #0
 800df08:	7019      	strb	r1, [r3, #0]
      gMCUOrg[1] = 1;
 800df0a:	705a      	strb	r2, [r3, #1]
      gMCUOrg[2] = 2;
 800df0c:	2202      	movs	r2, #2
 800df0e:	709a      	strb	r2, [r3, #2]
      gMaxMCUXSize = 8;
 800df10:	2308      	movs	r3, #8
 800df12:	4a2c      	ldr	r2, [pc, #176]	@ (800dfc4 <initFrame+0x1c0>)
 800df14:	7013      	strb	r3, [r2, #0]
      gMaxMCUYSize = 8;
 800df16:	4a2c      	ldr	r2, [pc, #176]	@ (800dfc8 <initFrame+0x1c4>)
 800df18:	7013      	strb	r3, [r2, #0]
 800df1a:	e7ca      	b.n	800deb2 <initFrame+0xae>
    } else if ((gCompHSamp[0] == 1) && (gCompVSamp[0] == 2)) {
 800df1c:	4a25      	ldr	r2, [pc, #148]	@ (800dfb4 <initFrame+0x1b0>)
 800df1e:	7812      	ldrb	r2, [r2, #0]
 800df20:	2a02      	cmp	r2, #2
 800df22:	d190      	bne.n	800de46 <initFrame+0x42>
      gScanType = PJPG_YH1V2;
 800df24:	4b24      	ldr	r3, [pc, #144]	@ (800dfb8 <initFrame+0x1b4>)
 800df26:	2203      	movs	r2, #3
 800df28:	701a      	strb	r2, [r3, #0]
      gMaxBlocksPerMCU = 4;
 800df2a:	4b24      	ldr	r3, [pc, #144]	@ (800dfbc <initFrame+0x1b8>)
 800df2c:	2204      	movs	r2, #4
 800df2e:	701a      	strb	r2, [r3, #0]
      gMCUOrg[0] = 0;
 800df30:	4b23      	ldr	r3, [pc, #140]	@ (800dfc0 <initFrame+0x1bc>)
 800df32:	2200      	movs	r2, #0
 800df34:	701a      	strb	r2, [r3, #0]
      gMCUOrg[1] = 0;
 800df36:	705a      	strb	r2, [r3, #1]
      gMCUOrg[2] = 1;
 800df38:	2201      	movs	r2, #1
 800df3a:	709a      	strb	r2, [r3, #2]
      gMCUOrg[3] = 2;
 800df3c:	2202      	movs	r2, #2
 800df3e:	70da      	strb	r2, [r3, #3]
      gMaxMCUXSize = 8;
 800df40:	4b20      	ldr	r3, [pc, #128]	@ (800dfc4 <initFrame+0x1c0>)
 800df42:	2208      	movs	r2, #8
 800df44:	701a      	strb	r2, [r3, #0]
      gMaxMCUYSize = 16;
 800df46:	4b20      	ldr	r3, [pc, #128]	@ (800dfc8 <initFrame+0x1c4>)
 800df48:	2210      	movs	r2, #16
 800df4a:	701a      	strb	r2, [r3, #0]
 800df4c:	e7b1      	b.n	800deb2 <initFrame+0xae>
    } else if ((gCompHSamp[0] == 2) && (gCompVSamp[0] == 1)) {
 800df4e:	4a19      	ldr	r2, [pc, #100]	@ (800dfb4 <initFrame+0x1b0>)
 800df50:	7812      	ldrb	r2, [r2, #0]
 800df52:	2a01      	cmp	r2, #1
 800df54:	f47f af7a 	bne.w	800de4c <initFrame+0x48>
      gScanType = PJPG_YH2V1;
 800df58:	2202      	movs	r2, #2
 800df5a:	4b17      	ldr	r3, [pc, #92]	@ (800dfb8 <initFrame+0x1b4>)
 800df5c:	701a      	strb	r2, [r3, #0]
      gMaxBlocksPerMCU = 4;
 800df5e:	4b17      	ldr	r3, [pc, #92]	@ (800dfbc <initFrame+0x1b8>)
 800df60:	2104      	movs	r1, #4
 800df62:	7019      	strb	r1, [r3, #0]
      gMCUOrg[0] = 0;
 800df64:	4b16      	ldr	r3, [pc, #88]	@ (800dfc0 <initFrame+0x1bc>)
 800df66:	2100      	movs	r1, #0
 800df68:	7019      	strb	r1, [r3, #0]
      gMCUOrg[1] = 0;
 800df6a:	7059      	strb	r1, [r3, #1]
      gMCUOrg[2] = 1;
 800df6c:	2101      	movs	r1, #1
 800df6e:	7099      	strb	r1, [r3, #2]
      gMCUOrg[3] = 2;
 800df70:	70da      	strb	r2, [r3, #3]
      gMaxMCUXSize = 16;
 800df72:	4b14      	ldr	r3, [pc, #80]	@ (800dfc4 <initFrame+0x1c0>)
 800df74:	2210      	movs	r2, #16
 800df76:	701a      	strb	r2, [r3, #0]
      gMaxMCUYSize = 8;
 800df78:	4b13      	ldr	r3, [pc, #76]	@ (800dfc8 <initFrame+0x1c4>)
 800df7a:	2208      	movs	r2, #8
 800df7c:	701a      	strb	r2, [r3, #0]
 800df7e:	e798      	b.n	800deb2 <initFrame+0xae>
      (gImageXSize + (gMaxMCUXSize - 1)) >> ((gMaxMCUXSize == 8) ? 3 : 4);
 800df80:	2203      	movs	r2, #3
 800df82:	e79f      	b.n	800dec4 <initFrame+0xc0>
      (gImageYSize + (gMaxMCUYSize - 1)) >> ((gMaxMCUYSize == 8) ? 3 : 4);
 800df84:	2103      	movs	r1, #3
 800df86:	e7aa      	b.n	800dede <initFrame+0xda>
      return PJPG_UNSUPPORTED_SAMP_FACTORS;
 800df88:	201b      	movs	r0, #27
 800df8a:	4770      	bx	lr
 800df8c:	201b      	movs	r0, #27
 800df8e:	4770      	bx	lr
    return PJPG_UNSUPPORTED_COLORSPACE;
 800df90:	201a      	movs	r0, #26
 800df92:	4770      	bx	lr
      return PJPG_UNSUPPORTED_SAMP_FACTORS;
 800df94:	201b      	movs	r0, #27
 800df96:	4770      	bx	lr
 800df98:	201b      	movs	r0, #27
 800df9a:	4770      	bx	lr
 800df9c:	201b      	movs	r0, #27
 800df9e:	4770      	bx	lr
 800dfa0:	201b      	movs	r0, #27
 800dfa2:	4770      	bx	lr
      return PJPG_UNSUPPORTED_SAMP_FACTORS;
 800dfa4:	201b      	movs	r0, #27
 800dfa6:	4770      	bx	lr
 800dfa8:	201b      	movs	r0, #27
}
 800dfaa:	4770      	bx	lr
 800dfac:	2000c393 	.word	0x2000c393
 800dfb0:	2000c38c 	.word	0x2000c38c
 800dfb4:	2000c388 	.word	0x2000c388
 800dfb8:	2000c36f 	.word	0x2000c36f
 800dfbc:	2000c36e 	.word	0x2000c36e
 800dfc0:	2000c360 	.word	0x2000c360
 800dfc4:	2000c36d 	.word	0x2000c36d
 800dfc8:	2000c36c 	.word	0x2000c36c
 800dfcc:	2000c396 	.word	0x2000c396
 800dfd0:	2000c36a 	.word	0x2000c36a
 800dfd4:	2000c394 	.word	0x2000c394
 800dfd8:	2000c368 	.word	0x2000c368
 800dfdc:	2000c366 	.word	0x2000c366

0800dfe0 <createWinogradQuant>:
};

static void createWinogradQuant(int16 *pQuant) {
  uint8 i;

  for (i = 0; i < 64; i++) {
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	e00c      	b.n	800dffe <createWinogradQuant+0x1e>
    long x = pQuant[i];
 800dfe4:	f930 1013 	ldrsh.w	r1, [r0, r3, lsl #1]
    x *= gWinogradQuant[i];
 800dfe8:	4a06      	ldr	r2, [pc, #24]	@ (800e004 <createWinogradQuant+0x24>)
 800dfea:	5cd2      	ldrb	r2, [r2, r3]
 800dfec:	fb01 f202 	mul.w	r2, r1, r2
    pQuant[i] = (int16)((x + (1 << (PJPG_WINOGRAD_QUANT_SCALE_BITS -
 800dff0:	3204      	adds	r2, #4
 800dff2:	f342 02cf 	sbfx	r2, r2, #3, #16
 800dff6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
  for (i = 0; i < 64; i++) {
 800dffa:	3301      	adds	r3, #1
 800dffc:	b2db      	uxtb	r3, r3
 800dffe:	2b3f      	cmp	r3, #63	@ 0x3f
 800e000:	d9f0      	bls.n	800dfe4 <createWinogradQuant+0x4>
                                    PJPG_DCT_SCALE_BITS - 1))) >>
                        (PJPG_WINOGRAD_QUANT_SCALE_BITS - PJPG_DCT_SCALE_BITS));
  }
}
 800e002:	4770      	bx	lr
 800e004:	0802d744 	.word	0x0802d744

0800e008 <readDQTMarker>:
static uint8 readDQTMarker(void) {
 800e008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint16 left = getBits1(16);
 800e00c:	2010      	movs	r0, #16
 800e00e:	f7ff fb21 	bl	800d654 <getBits1>
  if (left < 2)
 800e012:	2801      	cmp	r0, #1
 800e014:	d947      	bls.n	800e0a6 <readDQTMarker+0x9e>
  left -= 2;
 800e016:	3802      	subs	r0, #2
 800e018:	fa1f f880 	uxth.w	r8, r0
  while (left) {
 800e01c:	e027      	b.n	800e06e <readDQTMarker+0x66>
    gValidQuantTables |= (n ? 2 : 1);
 800e01e:	2101      	movs	r1, #1
 800e020:	e035      	b.n	800e08e <readDQTMarker+0x86>
        temp = (temp << 8) + getBits1(8);
 800e022:	0200      	lsls	r0, r0, #8
 800e024:	b284      	uxth	r4, r0
 800e026:	2008      	movs	r0, #8
 800e028:	f7ff fb14 	bl	800d654 <getBits1>
 800e02c:	4420      	add	r0, r4
 800e02e:	b280      	uxth	r0, r0
 800e030:	e00b      	b.n	800e04a <readDQTMarker+0x42>
        gQuant0[i] = (int16)temp;
 800e032:	4b20      	ldr	r3, [pc, #128]	@ (800e0b4 <readDQTMarker+0xac>)
 800e034:	f823 0015 	strh.w	r0, [r3, r5, lsl #1]
    for (i = 0; i < 64; i++) {
 800e038:	3501      	adds	r5, #1
 800e03a:	b2ed      	uxtb	r5, r5
 800e03c:	2d3f      	cmp	r5, #63	@ 0x3f
 800e03e:	d80a      	bhi.n	800e056 <readDQTMarker+0x4e>
      uint16 temp = getBits1(8);
 800e040:	2008      	movs	r0, #8
 800e042:	f7ff fb07 	bl	800d654 <getBits1>
      if (prec)
 800e046:	2f00      	cmp	r7, #0
 800e048:	d1eb      	bne.n	800e022 <readDQTMarker+0x1a>
      if (n)
 800e04a:	2e00      	cmp	r6, #0
 800e04c:	d0f1      	beq.n	800e032 <readDQTMarker+0x2a>
        gQuant1[i] = (int16)temp;
 800e04e:	4b1a      	ldr	r3, [pc, #104]	@ (800e0b8 <readDQTMarker+0xb0>)
 800e050:	f823 0015 	strh.w	r0, [r3, r5, lsl #1]
 800e054:	e7f0      	b.n	800e038 <readDQTMarker+0x30>
    createWinogradQuant(n ? gQuant1 : gQuant0);
 800e056:	b1fe      	cbz	r6, 800e098 <readDQTMarker+0x90>
 800e058:	4817      	ldr	r0, [pc, #92]	@ (800e0b8 <readDQTMarker+0xb0>)
 800e05a:	f7ff ffc1 	bl	800dfe0 <createWinogradQuant>
    if (prec)
 800e05e:	b9ef      	cbnz	r7, 800e09c <readDQTMarker+0x94>
    totalRead = 64 + 1;
 800e060:	2341      	movs	r3, #65	@ 0x41
    if (left < totalRead)
 800e062:	4598      	cmp	r8, r3
 800e064:	d323      	bcc.n	800e0ae <readDQTMarker+0xa6>
    left = (uint16)(left - totalRead);
 800e066:	eba8 0303 	sub.w	r3, r8, r3
 800e06a:	fa1f f883 	uxth.w	r8, r3
  while (left) {
 800e06e:	f1b8 0f00 	cmp.w	r8, #0
 800e072:	d015      	beq.n	800e0a0 <readDQTMarker+0x98>
    uint8 n = (uint8)getBits1(8);
 800e074:	2008      	movs	r0, #8
 800e076:	f7ff faed 	bl	800d654 <getBits1>
    uint8 prec = n >> 4;
 800e07a:	f3c0 1703 	ubfx	r7, r0, #4, #4
    n &= 0x0F;
 800e07e:	f000 060f 	and.w	r6, r0, #15
    if (n > 1)
 800e082:	f010 050e 	ands.w	r5, r0, #14
 800e086:	d110      	bne.n	800e0aa <readDQTMarker+0xa2>
    gValidQuantTables |= (n ? 2 : 1);
 800e088:	2e00      	cmp	r6, #0
 800e08a:	d0c8      	beq.n	800e01e <readDQTMarker+0x16>
 800e08c:	2102      	movs	r1, #2
 800e08e:	4a0b      	ldr	r2, [pc, #44]	@ (800e0bc <readDQTMarker+0xb4>)
 800e090:	7813      	ldrb	r3, [r2, #0]
 800e092:	430b      	orrs	r3, r1
 800e094:	7013      	strb	r3, [r2, #0]
    for (i = 0; i < 64; i++) {
 800e096:	e7d1      	b.n	800e03c <readDQTMarker+0x34>
    createWinogradQuant(n ? gQuant1 : gQuant0);
 800e098:	4806      	ldr	r0, [pc, #24]	@ (800e0b4 <readDQTMarker+0xac>)
 800e09a:	e7de      	b.n	800e05a <readDQTMarker+0x52>
      totalRead += 64;
 800e09c:	2381      	movs	r3, #129	@ 0x81
 800e09e:	e7e0      	b.n	800e062 <readDQTMarker+0x5a>
  return 0;
 800e0a0:	2000      	movs	r0, #0
}
 800e0a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return PJPG_BAD_DQT_MARKER;
 800e0a6:	2005      	movs	r0, #5
 800e0a8:	e7fb      	b.n	800e0a2 <readDQTMarker+0x9a>
      return PJPG_BAD_DQT_TABLE;
 800e0aa:	2006      	movs	r0, #6
 800e0ac:	e7f9      	b.n	800e0a2 <readDQTMarker+0x9a>
      return PJPG_BAD_DQT_LENGTH;
 800e0ae:	2015      	movs	r0, #21
 800e0b0:	e7f7      	b.n	800e0a2 <readDQTMarker+0x9a>
 800e0b2:	bf00      	nop
 800e0b4:	2000c88c 	.word	0x2000c88c
 800e0b8:	2000c80c 	.word	0x2000c80c
 800e0bc:	2000c4a1 	.word	0x2000c4a1

0800e0c0 <processMarkers>:
static uint8 processMarkers(uint8 *pMarker) {
 800e0c0:	b510      	push	{r4, lr}
 800e0c2:	4604      	mov	r4, r0
    uint8 c = nextMarker();
 800e0c4:	f7ff fd70 	bl	800dba8 <nextMarker>
    switch (c) {
 800e0c8:	28d7      	cmp	r0, #215	@ 0xd7
 800e0ca:	d821      	bhi.n	800e110 <processMarkers+0x50>
 800e0cc:	28c5      	cmp	r0, #197	@ 0xc5
 800e0ce:	d20e      	bcs.n	800e0ee <processMarkers+0x2e>
 800e0d0:	28c4      	cmp	r0, #196	@ 0xc4
 800e0d2:	d02d      	beq.n	800e130 <processMarkers+0x70>
 800e0d4:	d829      	bhi.n	800e12a <processMarkers+0x6a>
 800e0d6:	2801      	cmp	r0, #1
 800e0d8:	d030      	beq.n	800e13c <processMarkers+0x7c>
 800e0da:	b243      	sxtb	r3, r0
 800e0dc:	b32b      	cbz	r3, 800e12a <processMarkers+0x6a>
 800e0de:	f100 0340 	add.w	r3, r0, #64	@ 0x40
 800e0e2:	b2db      	uxtb	r3, r3
 800e0e4:	2b03      	cmp	r3, #3
 800e0e6:	d820      	bhi.n	800e12a <processMarkers+0x6a>
      *pMarker = c;
 800e0e8:	7020      	strb	r0, [r4, #0]
      return 0;
 800e0ea:	2000      	movs	r0, #0
 800e0ec:	e029      	b.n	800e142 <processMarkers+0x82>
    switch (c) {
 800e0ee:	f100 023b 	add.w	r2, r0, #59	@ 0x3b
 800e0f2:	b2d2      	uxtb	r2, r2
 800e0f4:	2301      	movs	r3, #1
 800e0f6:	4093      	lsls	r3, r2
 800e0f8:	4a12      	ldr	r2, [pc, #72]	@ (800e144 <processMarkers+0x84>)
 800e0fa:	4213      	tst	r3, r2
 800e0fc:	d120      	bne.n	800e140 <processMarkers+0x80>
 800e0fe:	f240 7277 	movw	r2, #1911	@ 0x777
 800e102:	4213      	tst	r3, r2
 800e104:	d1f0      	bne.n	800e0e8 <processMarkers+0x28>
 800e106:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e10a:	d00e      	beq.n	800e12a <processMarkers+0x6a>
 800e10c:	2011      	movs	r0, #17
 800e10e:	e018      	b.n	800e142 <processMarkers+0x82>
 800e110:	28db      	cmp	r0, #219	@ 0xdb
 800e112:	d010      	beq.n	800e136 <processMarkers+0x76>
 800e114:	d904      	bls.n	800e120 <processMarkers+0x60>
 800e116:	28dd      	cmp	r0, #221	@ 0xdd
 800e118:	d107      	bne.n	800e12a <processMarkers+0x6a>
      readDRIMarker();
 800e11a:	f7ff fcc9 	bl	800dab0 <readDRIMarker>
      break;
 800e11e:	e7d1      	b.n	800e0c4 <processMarkers+0x4>
    switch (c) {
 800e120:	f100 0328 	add.w	r3, r0, #40	@ 0x28
 800e124:	b2db      	uxtb	r3, r3
 800e126:	2b02      	cmp	r3, #2
 800e128:	d9de      	bls.n	800e0e8 <processMarkers+0x28>
      skipVariableMarker();
 800e12a:	f7ff fcad 	bl	800da88 <skipVariableMarker>
      break;
 800e12e:	e7c9      	b.n	800e0c4 <processMarkers+0x4>
      readDHTMarker();
 800e130:	f7ff fbd6 	bl	800d8e0 <readDHTMarker>
      break;
 800e134:	e7c6      	b.n	800e0c4 <processMarkers+0x4>
      readDQTMarker();
 800e136:	f7ff ff67 	bl	800e008 <readDQTMarker>
      break;
 800e13a:	e7c3      	b.n	800e0c4 <processMarkers+0x4>
      return PJPG_UNEXPECTED_MARKER;
 800e13c:	2012      	movs	r0, #18
 800e13e:	e000      	b.n	800e142 <processMarkers+0x82>
 800e140:	2012      	movs	r0, #18
}
 800e142:	bd10      	pop	{r4, pc}
 800e144:	0007f808 	.word	0x0007f808

0800e148 <locateSOFMarker>:
static uint8 locateSOFMarker(void) {
 800e148:	b500      	push	{lr}
 800e14a:	b083      	sub	sp, #12
  uint8 status = locateSOIMarker();
 800e14c:	f7ff fd3c 	bl	800dbc8 <locateSOIMarker>
  if (status)
 800e150:	4603      	mov	r3, r0
 800e152:	b118      	cbz	r0, 800e15c <locateSOFMarker+0x14>
}
 800e154:	4618      	mov	r0, r3
 800e156:	b003      	add	sp, #12
 800e158:	f85d fb04 	ldr.w	pc, [sp], #4
  status = processMarkers(&c);
 800e15c:	f10d 0007 	add.w	r0, sp, #7
 800e160:	f7ff ffae 	bl	800e0c0 <processMarkers>
  if (status)
 800e164:	4603      	mov	r3, r0
 800e166:	2800      	cmp	r0, #0
 800e168:	d1f4      	bne.n	800e154 <locateSOFMarker+0xc>
  switch (c) {
 800e16a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e16e:	2bc2      	cmp	r3, #194	@ 0xc2
 800e170:	d009      	beq.n	800e186 <locateSOFMarker+0x3e>
 800e172:	2bc9      	cmp	r3, #201	@ 0xc9
 800e174:	d009      	beq.n	800e18a <locateSOFMarker+0x42>
 800e176:	2bc0      	cmp	r3, #192	@ 0xc0
 800e178:	d001      	beq.n	800e17e <locateSOFMarker+0x36>
    return PJPG_UNSUPPORTED_MARKER;
 800e17a:	2314      	movs	r3, #20
 800e17c:	e7ea      	b.n	800e154 <locateSOFMarker+0xc>
    status = readSOFMarker();
 800e17e:	f7ff fc1d 	bl	800d9bc <readSOFMarker>
 800e182:	4603      	mov	r3, r0
    if (status)
 800e184:	e7e6      	b.n	800e154 <locateSOFMarker+0xc>
  switch (c) {
 800e186:	2325      	movs	r3, #37	@ 0x25
 800e188:	e7e4      	b.n	800e154 <locateSOFMarker+0xc>
    return PJPG_NO_ARITHMITIC_SUPPORT;
 800e18a:	2311      	movs	r3, #17
 800e18c:	e7e2      	b.n	800e154 <locateSOFMarker+0xc>

0800e18e <locateSOSMarker>:
static uint8 locateSOSMarker(uint8 *pFoundEOI) {
 800e18e:	b510      	push	{r4, lr}
 800e190:	b082      	sub	sp, #8
 800e192:	4604      	mov	r4, r0
  *pFoundEOI = 0;
 800e194:	2300      	movs	r3, #0
 800e196:	7003      	strb	r3, [r0, #0]
  status = processMarkers(&c);
 800e198:	f10d 0007 	add.w	r0, sp, #7
 800e19c:	f7ff ff90 	bl	800e0c0 <processMarkers>
  if (status)
 800e1a0:	b930      	cbnz	r0, 800e1b0 <locateSOSMarker+0x22>
  if (c == M_EOI) {
 800e1a2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e1a6:	2bd9      	cmp	r3, #217	@ 0xd9
 800e1a8:	d004      	beq.n	800e1b4 <locateSOSMarker+0x26>
  } else if (c != M_SOS)
 800e1aa:	2bda      	cmp	r3, #218	@ 0xda
 800e1ac:	d005      	beq.n	800e1ba <locateSOSMarker+0x2c>
    return PJPG_UNEXPECTED_MARKER;
 800e1ae:	2012      	movs	r0, #18
}
 800e1b0:	b002      	add	sp, #8
 800e1b2:	bd10      	pop	{r4, pc}
    *pFoundEOI = 1;
 800e1b4:	2301      	movs	r3, #1
 800e1b6:	7023      	strb	r3, [r4, #0]
    return 0;
 800e1b8:	e7fa      	b.n	800e1b0 <locateSOSMarker+0x22>
  return readSOSMarker();
 800e1ba:	f7ff fc8b 	bl	800dad4 <readSOSMarker>
 800e1be:	e7f7      	b.n	800e1b0 <locateSOSMarker+0x22>

0800e1c0 <initScan>:
static uint8 initScan(void) {
 800e1c0:	b510      	push	{r4, lr}
 800e1c2:	b082      	sub	sp, #8
  uint8 status = locateSOSMarker(&foundEOI);
 800e1c4:	f10d 0007 	add.w	r0, sp, #7
 800e1c8:	f7ff ffe1 	bl	800e18e <locateSOSMarker>
  if (status)
 800e1cc:	4604      	mov	r4, r0
 800e1ce:	b9d8      	cbnz	r0, 800e208 <initScan+0x48>
  if (foundEOI)
 800e1d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e1d4:	b9bb      	cbnz	r3, 800e206 <initScan+0x46>
  status = checkHuffTables();
 800e1d6:	f7ff fdc7 	bl	800dd68 <checkHuffTables>
  if (status)
 800e1da:	4604      	mov	r4, r0
 800e1dc:	b9a0      	cbnz	r0, 800e208 <initScan+0x48>
  status = checkQuantTables();
 800e1de:	f7ff fdef 	bl	800ddc0 <checkQuantTables>
  if (status)
 800e1e2:	4604      	mov	r4, r0
 800e1e4:	b980      	cbnz	r0, 800e208 <initScan+0x48>
  gLastDC[0] = 0;
 800e1e6:	4b0a      	ldr	r3, [pc, #40]	@ (800e210 <initScan+0x50>)
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	801a      	strh	r2, [r3, #0]
  gLastDC[1] = 0;
 800e1ec:	805a      	strh	r2, [r3, #2]
  gLastDC[2] = 0;
 800e1ee:	809a      	strh	r2, [r3, #4]
  if (gRestartInterval) {
 800e1f0:	4b08      	ldr	r3, [pc, #32]	@ (800e214 <initScan+0x54>)
 800e1f2:	881b      	ldrh	r3, [r3, #0]
 800e1f4:	b123      	cbz	r3, 800e200 <initScan+0x40>
    gRestartsLeft = gRestartInterval;
 800e1f6:	4a08      	ldr	r2, [pc, #32]	@ (800e218 <initScan+0x58>)
 800e1f8:	8013      	strh	r3, [r2, #0]
    gNextRestartNum = 0;
 800e1fa:	4b08      	ldr	r3, [pc, #32]	@ (800e21c <initScan+0x5c>)
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	801a      	strh	r2, [r3, #0]
  fixInBuffer();
 800e200:	f7ff fd50 	bl	800dca4 <fixInBuffer>
  return 0;
 800e204:	e000      	b.n	800e208 <initScan+0x48>
    return PJPG_UNEXPECTED_MARKER;
 800e206:	2412      	movs	r4, #18
}
 800e208:	4620      	mov	r0, r4
 800e20a:	b002      	add	sp, #8
 800e20c:	bd10      	pop	{r4, pc}
 800e20e:	bf00      	nop
 800e210:	2000c804 	.word	0x2000c804
 800e214:	2000c380 	.word	0x2000c380
 800e218:	2000c37c 	.word	0x2000c37c
 800e21c:	2000c37e 	.word	0x2000c37e

0800e220 <imul_b1_b3>:

static PJPG_INLINE int16 imul_b1_b3(int16 w) {
 800e220:	b508      	push	{r3, lr}
  long x = (w * 362L);
 800e222:	f44f 73b5 	mov.w	r3, #362	@ 0x16a
 800e226:	fb03 f000 	mul.w	r0, r3, r0
  x += 128L;
  return (int16)(PJPG_ARITH_SHIFT_RIGHT_8_L(x));
 800e22a:	3080      	adds	r0, #128	@ 0x80
 800e22c:	f7ff f93d 	bl	800d4aa <arithmeticRightShift8L>
}
 800e230:	b200      	sxth	r0, r0
 800e232:	bd08      	pop	{r3, pc}

0800e234 <imul_b2>:

static PJPG_INLINE int16 imul_b2(int16 w) {
 800e234:	b508      	push	{r3, lr}
  long x = (w * 669L);
 800e236:	f240 239d 	movw	r3, #669	@ 0x29d
 800e23a:	fb03 f000 	mul.w	r0, r3, r0
  x += 128L;
  return (int16)(PJPG_ARITH_SHIFT_RIGHT_8_L(x));
 800e23e:	3080      	adds	r0, #128	@ 0x80
 800e240:	f7ff f933 	bl	800d4aa <arithmeticRightShift8L>
}
 800e244:	b200      	sxth	r0, r0
 800e246:	bd08      	pop	{r3, pc}

0800e248 <imul_b4>:

static PJPG_INLINE int16 imul_b4(int16 w) {
 800e248:	b508      	push	{r3, lr}
  long x = (w * 277L);
 800e24a:	f240 1315 	movw	r3, #277	@ 0x115
 800e24e:	fb03 f000 	mul.w	r0, r3, r0
  x += 128L;
  return (int16)(PJPG_ARITH_SHIFT_RIGHT_8_L(x));
 800e252:	3080      	adds	r0, #128	@ 0x80
 800e254:	f7ff f929 	bl	800d4aa <arithmeticRightShift8L>
}
 800e258:	b200      	sxth	r0, r0
 800e25a:	bd08      	pop	{r3, pc}

0800e25c <imul_b5>:

static PJPG_INLINE int16 imul_b5(int16 w) {
 800e25c:	b508      	push	{r3, lr}
  long x = (w * 196L);
 800e25e:	23c4      	movs	r3, #196	@ 0xc4
 800e260:	fb03 f000 	mul.w	r0, r3, r0
  x += 128L;
  return (int16)(PJPG_ARITH_SHIFT_RIGHT_8_L(x));
 800e264:	3080      	adds	r0, #128	@ 0x80
 800e266:	f7ff f920 	bl	800d4aa <arithmeticRightShift8L>
}
 800e26a:	b200      	sxth	r0, r0
 800e26c:	bd08      	pop	{r3, pc}

0800e26e <clamp>:

static PJPG_INLINE uint8 clamp(int16 s) {
  if ((uint16)s > 255U) {
 800e26e:	b283      	uxth	r3, r0
 800e270:	2bff      	cmp	r3, #255	@ 0xff
 800e272:	d903      	bls.n	800e27c <clamp+0xe>
    if (s < 0)
 800e274:	2800      	cmp	r0, #0
 800e276:	db03      	blt.n	800e280 <clamp+0x12>
      return 0;
    else if (s > 255)
 800e278:	28ff      	cmp	r0, #255	@ 0xff
 800e27a:	dc03      	bgt.n	800e284 <clamp+0x16>
      return 255;
  }

  return (uint8)s;
 800e27c:	b2c0      	uxtb	r0, r0
 800e27e:	4770      	bx	lr
      return 0;
 800e280:	2000      	movs	r0, #0
 800e282:	4770      	bx	lr
      return 255;
 800e284:	20ff      	movs	r0, #255	@ 0xff
}
 800e286:	4770      	bx	lr

0800e288 <idctRows>:

static void idctRows(void) {
 800e288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e28c:	b085      	sub	sp, #20
  uint8 i;
  int16 *pSrc = gCoeffBuf;
 800e28e:	4c5a      	ldr	r4, [pc, #360]	@ (800e3f8 <idctRows+0x170>)

  for (i = 0; i < 8; i++) {
 800e290:	2300      	movs	r3, #0
 800e292:	9301      	str	r3, [sp, #4]
 800e294:	e087      	b.n	800e3a6 <idctRows+0x11e>
      *(pSrc + 6) = src0;
      *(pSrc + 7) = src0;
    } else {
      int16 src4 = *(pSrc + 5);
      int16 src7 = *(pSrc + 3);
      int16 x4 = src4 - src7;
 800e296:	b2ad      	uxth	r5, r5
 800e298:	b280      	uxth	r0, r0
 800e29a:	1a2b      	subs	r3, r5, r0
 800e29c:	b21f      	sxth	r7, r3
 800e29e:	9703      	str	r7, [sp, #12]
      int16 x7 = src4 + src7;
 800e2a0:	4405      	add	r5, r0
 800e2a2:	b2ad      	uxth	r5, r5

      int16 src5 = *(pSrc + 1);
      int16 src6 = *(pSrc + 7);
      int16 x5 = src5 + src6;
 800e2a4:	b289      	uxth	r1, r1
 800e2a6:	b292      	uxth	r2, r2
 800e2a8:	eb01 0b02 	add.w	fp, r1, r2
 800e2ac:	fa1f fb8b 	uxth.w	fp, fp
      int16 x6 = src5 - src6;
 800e2b0:	eba1 0802 	sub.w	r8, r1, r2
 800e2b4:	fa0f f888 	sxth.w	r8, r8

      int16 tmp1 = imul_b5(x4 - x6);
 800e2b8:	1a52      	subs	r2, r2, r1
 800e2ba:	fa12 f083 	uxtah	r0, r2, r3
 800e2be:	b200      	sxth	r0, r0
 800e2c0:	f7ff ffcc 	bl	800e25c <imul_b5>
 800e2c4:	4607      	mov	r7, r0
      int16 stg26 = imul_b4(x6) - tmp1;
 800e2c6:	4640      	mov	r0, r8
 800e2c8:	f7ff ffbe 	bl	800e248 <imul_b4>
 800e2cc:	b283      	uxth	r3, r0
 800e2ce:	fa1f f887 	uxth.w	r8, r7
 800e2d2:	9302      	str	r3, [sp, #8]
 800e2d4:	eba3 0308 	sub.w	r3, r3, r8
 800e2d8:	b29a      	uxth	r2, r3
 800e2da:	4617      	mov	r7, r2

      int16 x24 = tmp1 - imul_b2(x4);
 800e2dc:	9803      	ldr	r0, [sp, #12]
 800e2de:	f7ff ffa9 	bl	800e234 <imul_b2>
 800e2e2:	b280      	uxth	r0, r0
 800e2e4:	eba8 0000 	sub.w	r0, r8, r0
 800e2e8:	b282      	uxth	r2, r0
 800e2ea:	9203      	str	r2, [sp, #12]

      int16 x15 = x5 - x7;
 800e2ec:	ebab 0005 	sub.w	r0, fp, r5
      int16 x17 = x5 + x7;
 800e2f0:	445d      	add	r5, fp
 800e2f2:	b2ad      	uxth	r5, r5

      int16 tmp2 = stg26 - x17;
 800e2f4:	1b7b      	subs	r3, r7, r5
 800e2f6:	b29f      	uxth	r7, r3
      int16 tmp3 = imul_b1_b3(x15) - tmp2;
 800e2f8:	b200      	sxth	r0, r0
 800e2fa:	f7ff ff91 	bl	800e220 <imul_b1_b3>
 800e2fe:	9b02      	ldr	r3, [sp, #8]
 800e300:	eba8 0803 	sub.w	r8, r8, r3
 800e304:	44a8      	add	r8, r5
 800e306:	fa1f f388 	uxth.w	r3, r8
 800e30a:	9302      	str	r3, [sp, #8]
 800e30c:	fa13 fb80 	uxtah	fp, r3, r0
 800e310:	fa1f fb8b 	uxth.w	fp, fp
      int16 x44 = tmp3 + x24;
 800e314:	9a03      	ldr	r2, [sp, #12]
 800e316:	eb02 030b 	add.w	r3, r2, fp
 800e31a:	b298      	uxth	r0, r3
 800e31c:	9003      	str	r0, [sp, #12]

      int16 src0 = *(pSrc + 0);
 800e31e:	f9b4 8000 	ldrsh.w	r8, [r4]
      int16 src1 = *(pSrc + 4);
      int16 x30 = src0 + src1;
 800e322:	fa1f f888 	uxth.w	r8, r8
 800e326:	fa1f f38a 	uxth.w	r3, sl
 800e32a:	eb08 0a03 	add.w	sl, r8, r3
 800e32e:	fa1f fa8a 	uxth.w	sl, sl
      int16 x31 = src0 - src1;
 800e332:	eba8 0803 	sub.w	r8, r8, r3
 800e336:	fa1f f888 	uxth.w	r8, r8

      int16 src2 = *(pSrc + 2);
      int16 src3 = *(pSrc + 6);
      int16 x12 = src2 - src3;
 800e33a:	b2b6      	uxth	r6, r6
 800e33c:	fa1f f989 	uxth.w	r9, r9
 800e340:	eba6 0009 	sub.w	r0, r6, r9
      int16 x13 = src2 + src3;
 800e344:	444e      	add	r6, r9
 800e346:	b2b6      	uxth	r6, r6

      int16 x32 = imul_b1_b3(x12) - x13;
 800e348:	b200      	sxth	r0, r0
 800e34a:	f7ff ff69 	bl	800e220 <imul_b1_b3>
 800e34e:	b280      	uxth	r0, r0
 800e350:	1b82      	subs	r2, r0, r6

      int16 x40 = x30 + x13;
 800e352:	eb0a 0306 	add.w	r3, sl, r6
 800e356:	b29b      	uxth	r3, r3
      int16 x43 = x30 - x13;
 800e358:	ebaa 0a06 	sub.w	sl, sl, r6
 800e35c:	fa1f fa8a 	uxth.w	sl, sl
      int16 x41 = x31 + x32;
 800e360:	fa18 f282 	uxtah	r2, r8, r2
 800e364:	b292      	uxth	r2, r2
      int16 x42 = x31 - x32;
 800e366:	1a36      	subs	r6, r6, r0
 800e368:	44b0      	add	r8, r6
 800e36a:	fa1f f888 	uxth.w	r8, r8

      *(pSrc + 0) = x40 + x17;
 800e36e:	18e9      	adds	r1, r5, r3
 800e370:	8021      	strh	r1, [r4, #0]
      *(pSrc + 1) = x41 + tmp2;
 800e372:	18b9      	adds	r1, r7, r2
 800e374:	8061      	strh	r1, [r4, #2]
      *(pSrc + 2) = x42 + tmp3;
 800e376:	eb0b 0108 	add.w	r1, fp, r8
 800e37a:	80a1      	strh	r1, [r4, #4]
      *(pSrc + 3) = x43 - x44;
 800e37c:	9803      	ldr	r0, [sp, #12]
 800e37e:	ebaa 0100 	sub.w	r1, sl, r0
 800e382:	80e1      	strh	r1, [r4, #6]
      *(pSrc + 4) = x43 + x44;
 800e384:	eb00 010a 	add.w	r1, r0, sl
 800e388:	8121      	strh	r1, [r4, #8]
      *(pSrc + 5) = x42 - tmp3;
 800e38a:	eba8 080b 	sub.w	r8, r8, fp
 800e38e:	f8a4 800a 	strh.w	r8, [r4, #10]
      *(pSrc + 6) = x41 - tmp2;
 800e392:	9902      	ldr	r1, [sp, #8]
 800e394:	440a      	add	r2, r1
 800e396:	81a2      	strh	r2, [r4, #12]
      *(pSrc + 7) = x40 - x17;
 800e398:	1b5b      	subs	r3, r3, r5
 800e39a:	81e3      	strh	r3, [r4, #14]
    }

    pSrc += 8;
 800e39c:	3410      	adds	r4, #16
  for (i = 0; i < 8; i++) {
 800e39e:	9f01      	ldr	r7, [sp, #4]
 800e3a0:	3701      	adds	r7, #1
 800e3a2:	b2fb      	uxtb	r3, r7
 800e3a4:	9301      	str	r3, [sp, #4]
 800e3a6:	9b01      	ldr	r3, [sp, #4]
 800e3a8:	2b07      	cmp	r3, #7
 800e3aa:	d822      	bhi.n	800e3f2 <idctRows+0x16a>
    if ((pSrc[1] | pSrc[2] | pSrc[3] | pSrc[4] | pSrc[5] | pSrc[6] | pSrc[7]) ==
 800e3ac:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 800e3b0:	f9b4 6004 	ldrsh.w	r6, [r4, #4]
 800e3b4:	f9b4 0006 	ldrsh.w	r0, [r4, #6]
 800e3b8:	f9b4 a008 	ldrsh.w	sl, [r4, #8]
 800e3bc:	f9b4 500a 	ldrsh.w	r5, [r4, #10]
 800e3c0:	f9b4 900c 	ldrsh.w	r9, [r4, #12]
 800e3c4:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
 800e3c8:	ea41 0306 	orr.w	r3, r1, r6
 800e3cc:	4303      	orrs	r3, r0
 800e3ce:	ea4a 0303 	orr.w	r3, sl, r3
 800e3d2:	432b      	orrs	r3, r5
 800e3d4:	ea49 0303 	orr.w	r3, r9, r3
 800e3d8:	4313      	orrs	r3, r2
 800e3da:	f47f af5c 	bne.w	800e296 <idctRows+0xe>
      int16 src0 = *pSrc;
 800e3de:	f9b4 3000 	ldrsh.w	r3, [r4]
      *(pSrc + 1) = src0;
 800e3e2:	8063      	strh	r3, [r4, #2]
      *(pSrc + 2) = src0;
 800e3e4:	80a3      	strh	r3, [r4, #4]
      *(pSrc + 3) = src0;
 800e3e6:	80e3      	strh	r3, [r4, #6]
      *(pSrc + 4) = src0;
 800e3e8:	8123      	strh	r3, [r4, #8]
      *(pSrc + 5) = src0;
 800e3ea:	8163      	strh	r3, [r4, #10]
      *(pSrc + 6) = src0;
 800e3ec:	81a3      	strh	r3, [r4, #12]
      *(pSrc + 7) = src0;
 800e3ee:	81e3      	strh	r3, [r4, #14]
 800e3f0:	e7d4      	b.n	800e39c <idctRows+0x114>
  }
}
 800e3f2:	b005      	add	sp, #20
 800e3f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3f8:	2000cc0c 	.word	0x2000cc0c

0800e3fc <idctCols>:

static void idctCols(void) {
 800e3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e400:	b085      	sub	sp, #20
  uint8 i;

  int16 *pSrc = gCoeffBuf;
 800e402:	4c91      	ldr	r4, [pc, #580]	@ (800e648 <idctCols+0x24c>)

  for (i = 0; i < 8; i++) {
 800e404:	2700      	movs	r7, #0
 800e406:	9700      	str	r7, [sp, #0]
 800e408:	e0e5      	b.n	800e5d6 <idctCols+0x1da>
      *(pSrc + 6 * 8) = c;
      *(pSrc + 7 * 8) = c;
    } else {
      int16 src4 = *(pSrc + 5 * 8);
      int16 src7 = *(pSrc + 3 * 8);
      int16 x4 = src4 - src7;
 800e40a:	b2ad      	uxth	r5, r5
 800e40c:	b280      	uxth	r0, r0
 800e40e:	1a2b      	subs	r3, r5, r0
 800e410:	b21f      	sxth	r7, r3
 800e412:	9702      	str	r7, [sp, #8]
      int16 x7 = src4 + src7;
 800e414:	4405      	add	r5, r0
 800e416:	b2ad      	uxth	r5, r5

      int16 src5 = *(pSrc + 1 * 8);
      int16 src6 = *(pSrc + 7 * 8);
      int16 x5 = src5 + src6;
 800e418:	b289      	uxth	r1, r1
 800e41a:	b292      	uxth	r2, r2
 800e41c:	eb01 0b02 	add.w	fp, r1, r2
 800e420:	fa1f fb8b 	uxth.w	fp, fp
      int16 x6 = src5 - src6;
 800e424:	eba1 0802 	sub.w	r8, r1, r2
 800e428:	fa0f f888 	sxth.w	r8, r8

      int16 tmp1 = imul_b5(x4 - x6);
 800e42c:	1a52      	subs	r2, r2, r1
 800e42e:	fa12 f083 	uxtah	r0, r2, r3
 800e432:	b200      	sxth	r0, r0
 800e434:	f7ff ff12 	bl	800e25c <imul_b5>
 800e438:	4607      	mov	r7, r0
      int16 stg26 = imul_b4(x6) - tmp1;
 800e43a:	4640      	mov	r0, r8
 800e43c:	f7ff ff04 	bl	800e248 <imul_b4>
 800e440:	b283      	uxth	r3, r0
 800e442:	fa1f f887 	uxth.w	r8, r7
 800e446:	9301      	str	r3, [sp, #4]
 800e448:	eba3 0308 	sub.w	r3, r3, r8
 800e44c:	b29a      	uxth	r2, r3
 800e44e:	4617      	mov	r7, r2

      int16 x24 = tmp1 - imul_b2(x4);
 800e450:	9802      	ldr	r0, [sp, #8]
 800e452:	f7ff feef 	bl	800e234 <imul_b2>
 800e456:	b280      	uxth	r0, r0
 800e458:	eba8 0000 	sub.w	r0, r8, r0
 800e45c:	b282      	uxth	r2, r0
 800e45e:	9202      	str	r2, [sp, #8]

      int16 x15 = x5 - x7;
 800e460:	ebab 0005 	sub.w	r0, fp, r5
      int16 x17 = x5 + x7;
 800e464:	445d      	add	r5, fp
 800e466:	b2ad      	uxth	r5, r5

      int16 tmp2 = stg26 - x17;
 800e468:	1b7b      	subs	r3, r7, r5
 800e46a:	b29f      	uxth	r7, r3
      int16 tmp3 = imul_b1_b3(x15) - tmp2;
 800e46c:	b200      	sxth	r0, r0
 800e46e:	f7ff fed7 	bl	800e220 <imul_b1_b3>
 800e472:	9b01      	ldr	r3, [sp, #4]
 800e474:	eba8 0303 	sub.w	r3, r8, r3
 800e478:	442b      	add	r3, r5
 800e47a:	b29b      	uxth	r3, r3
 800e47c:	9301      	str	r3, [sp, #4]
 800e47e:	fa13 f880 	uxtah	r8, r3, r0
 800e482:	fa1f f888 	uxth.w	r8, r8
      int16 x44 = tmp3 + x24;
 800e486:	9a02      	ldr	r2, [sp, #8]
 800e488:	eb02 0308 	add.w	r3, r2, r8
 800e48c:	b29a      	uxth	r2, r3
 800e48e:	9202      	str	r2, [sp, #8]

      int16 src0 = *(pSrc + 0 * 8);
 800e490:	f9b4 3000 	ldrsh.w	r3, [r4]
      int16 src1 = *(pSrc + 4 * 8);
      int16 x30 = src0 + src1;
 800e494:	b29b      	uxth	r3, r3
 800e496:	fa1f fa8a 	uxth.w	sl, sl
 800e49a:	eb03 0b0a 	add.w	fp, r3, sl
 800e49e:	fa1f fb8b 	uxth.w	fp, fp
      int16 x31 = src0 - src1;
 800e4a2:	eba3 0a0a 	sub.w	sl, r3, sl
 800e4a6:	fa1f fa8a 	uxth.w	sl, sl

      int16 src2 = *(pSrc + 2 * 8);
      int16 src3 = *(pSrc + 6 * 8);
      int16 x12 = src2 - src3;
 800e4aa:	b2b6      	uxth	r6, r6
 800e4ac:	fa1f f989 	uxth.w	r9, r9
 800e4b0:	eba6 0009 	sub.w	r0, r6, r9
      int16 x13 = src2 + src3;
 800e4b4:	444e      	add	r6, r9
 800e4b6:	b2b6      	uxth	r6, r6

      int16 x32 = imul_b1_b3(x12) - x13;
 800e4b8:	b200      	sxth	r0, r0
 800e4ba:	f7ff feb1 	bl	800e220 <imul_b1_b3>
 800e4be:	b280      	uxth	r0, r0
 800e4c0:	1b83      	subs	r3, r0, r6

      int16 x40 = x30 + x13;
 800e4c2:	eb0b 0206 	add.w	r2, fp, r6
 800e4c6:	b291      	uxth	r1, r2
      int16 x43 = x30 - x13;
 800e4c8:	ebab 0b06 	sub.w	fp, fp, r6
 800e4cc:	fa1f fb8b 	uxth.w	fp, fp
      int16 x41 = x31 + x32;
 800e4d0:	fa1a f383 	uxtah	r3, sl, r3
 800e4d4:	fa1f f983 	uxth.w	r9, r3
      int16 x42 = x31 - x32;
 800e4d8:	1a36      	subs	r6, r6, r0
 800e4da:	44b2      	add	sl, r6
 800e4dc:	fa1f fa8a 	uxth.w	sl, sl

      *(pSrc + 0 * 8) = clamp(PJPG_DESCALE(x40 + x17) + 128);
 800e4e0:	9103      	str	r1, [sp, #12]
 800e4e2:	1868      	adds	r0, r5, r1
 800e4e4:	b280      	uxth	r0, r0
 800e4e6:	3040      	adds	r0, #64	@ 0x40
 800e4e8:	2107      	movs	r1, #7
 800e4ea:	b200      	sxth	r0, r0
 800e4ec:	f7fe ffce 	bl	800d48c <arithmeticRightShiftN16>
 800e4f0:	b280      	uxth	r0, r0
 800e4f2:	3080      	adds	r0, #128	@ 0x80
 800e4f4:	b200      	sxth	r0, r0
 800e4f6:	f7ff feba 	bl	800e26e <clamp>
 800e4fa:	8020      	strh	r0, [r4, #0]
      *(pSrc + 1 * 8) = clamp(PJPG_DESCALE(x41 + tmp2) + 128);
 800e4fc:	eb07 0009 	add.w	r0, r7, r9
 800e500:	b280      	uxth	r0, r0
 800e502:	3040      	adds	r0, #64	@ 0x40
 800e504:	2107      	movs	r1, #7
 800e506:	b200      	sxth	r0, r0
 800e508:	f7fe ffc0 	bl	800d48c <arithmeticRightShiftN16>
 800e50c:	b280      	uxth	r0, r0
 800e50e:	3080      	adds	r0, #128	@ 0x80
 800e510:	b200      	sxth	r0, r0
 800e512:	f7ff feac 	bl	800e26e <clamp>
 800e516:	8220      	strh	r0, [r4, #16]
      *(pSrc + 2 * 8) = clamp(PJPG_DESCALE(x42 + tmp3) + 128);
 800e518:	eb08 000a 	add.w	r0, r8, sl
 800e51c:	b280      	uxth	r0, r0
 800e51e:	3040      	adds	r0, #64	@ 0x40
 800e520:	2107      	movs	r1, #7
 800e522:	b200      	sxth	r0, r0
 800e524:	f7fe ffb2 	bl	800d48c <arithmeticRightShiftN16>
 800e528:	b280      	uxth	r0, r0
 800e52a:	3080      	adds	r0, #128	@ 0x80
 800e52c:	b200      	sxth	r0, r0
 800e52e:	f7ff fe9e 	bl	800e26e <clamp>
 800e532:	8420      	strh	r0, [r4, #32]
      *(pSrc + 3 * 8) = clamp(PJPG_DESCALE(x43 - x44) + 128);
 800e534:	9e02      	ldr	r6, [sp, #8]
 800e536:	ebab 0006 	sub.w	r0, fp, r6
 800e53a:	b280      	uxth	r0, r0
 800e53c:	3040      	adds	r0, #64	@ 0x40
 800e53e:	2107      	movs	r1, #7
 800e540:	b200      	sxth	r0, r0
 800e542:	f7fe ffa3 	bl	800d48c <arithmeticRightShiftN16>
 800e546:	b280      	uxth	r0, r0
 800e548:	3080      	adds	r0, #128	@ 0x80
 800e54a:	b200      	sxth	r0, r0
 800e54c:	f7ff fe8f 	bl	800e26e <clamp>
 800e550:	8620      	strh	r0, [r4, #48]	@ 0x30
      *(pSrc + 4 * 8) = clamp(PJPG_DESCALE(x43 + x44) + 128);
 800e552:	eb06 000b 	add.w	r0, r6, fp
 800e556:	b280      	uxth	r0, r0
 800e558:	3040      	adds	r0, #64	@ 0x40
 800e55a:	2107      	movs	r1, #7
 800e55c:	b200      	sxth	r0, r0
 800e55e:	f7fe ff95 	bl	800d48c <arithmeticRightShiftN16>
 800e562:	b280      	uxth	r0, r0
 800e564:	3080      	adds	r0, #128	@ 0x80
 800e566:	b200      	sxth	r0, r0
 800e568:	f7ff fe81 	bl	800e26e <clamp>
 800e56c:	f8a4 0040 	strh.w	r0, [r4, #64]	@ 0x40
      *(pSrc + 5 * 8) = clamp(PJPG_DESCALE(x42 - tmp3) + 128);
 800e570:	ebaa 0008 	sub.w	r0, sl, r8
 800e574:	b280      	uxth	r0, r0
 800e576:	3040      	adds	r0, #64	@ 0x40
 800e578:	2107      	movs	r1, #7
 800e57a:	b200      	sxth	r0, r0
 800e57c:	f7fe ff86 	bl	800d48c <arithmeticRightShiftN16>
 800e580:	b280      	uxth	r0, r0
 800e582:	3080      	adds	r0, #128	@ 0x80
 800e584:	b200      	sxth	r0, r0
 800e586:	f7ff fe72 	bl	800e26e <clamp>
 800e58a:	f8a4 0050 	strh.w	r0, [r4, #80]	@ 0x50
      *(pSrc + 6 * 8) = clamp(PJPG_DESCALE(x41 - tmp2) + 128);
 800e58e:	9b01      	ldr	r3, [sp, #4]
 800e590:	eb03 0009 	add.w	r0, r3, r9
 800e594:	b280      	uxth	r0, r0
 800e596:	3040      	adds	r0, #64	@ 0x40
 800e598:	2107      	movs	r1, #7
 800e59a:	b200      	sxth	r0, r0
 800e59c:	f7fe ff76 	bl	800d48c <arithmeticRightShiftN16>
 800e5a0:	b280      	uxth	r0, r0
 800e5a2:	3080      	adds	r0, #128	@ 0x80
 800e5a4:	b200      	sxth	r0, r0
 800e5a6:	f7ff fe62 	bl	800e26e <clamp>
 800e5aa:	f8a4 0060 	strh.w	r0, [r4, #96]	@ 0x60
      *(pSrc + 7 * 8) = clamp(PJPG_DESCALE(x40 - x17) + 128);
 800e5ae:	9903      	ldr	r1, [sp, #12]
 800e5b0:	1b48      	subs	r0, r1, r5
 800e5b2:	b280      	uxth	r0, r0
 800e5b4:	3040      	adds	r0, #64	@ 0x40
 800e5b6:	2107      	movs	r1, #7
 800e5b8:	b200      	sxth	r0, r0
 800e5ba:	f7fe ff67 	bl	800d48c <arithmeticRightShiftN16>
 800e5be:	b280      	uxth	r0, r0
 800e5c0:	3080      	adds	r0, #128	@ 0x80
 800e5c2:	b200      	sxth	r0, r0
 800e5c4:	f7ff fe53 	bl	800e26e <clamp>
 800e5c8:	f8a4 0070 	strh.w	r0, [r4, #112]	@ 0x70
    }

    pSrc++;
 800e5cc:	3402      	adds	r4, #2
  for (i = 0; i < 8; i++) {
 800e5ce:	9f00      	ldr	r7, [sp, #0]
 800e5d0:	3701      	adds	r7, #1
 800e5d2:	b2fb      	uxtb	r3, r7
 800e5d4:	9300      	str	r3, [sp, #0]
 800e5d6:	9b00      	ldr	r3, [sp, #0]
 800e5d8:	2b07      	cmp	r3, #7
 800e5da:	d831      	bhi.n	800e640 <idctCols+0x244>
    if ((pSrc[1 * 8] | pSrc[2 * 8] | pSrc[3 * 8] | pSrc[4 * 8] | pSrc[5 * 8] |
 800e5dc:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 800e5e0:	f9b4 6020 	ldrsh.w	r6, [r4, #32]
 800e5e4:	f9b4 0030 	ldrsh.w	r0, [r4, #48]	@ 0x30
 800e5e8:	f9b4 a040 	ldrsh.w	sl, [r4, #64]	@ 0x40
 800e5ec:	f9b4 5050 	ldrsh.w	r5, [r4, #80]	@ 0x50
         pSrc[6 * 8] | pSrc[7 * 8]) == 0) {
 800e5f0:	f9b4 9060 	ldrsh.w	r9, [r4, #96]	@ 0x60
 800e5f4:	f9b4 2070 	ldrsh.w	r2, [r4, #112]	@ 0x70
 800e5f8:	ea41 0306 	orr.w	r3, r1, r6
 800e5fc:	4303      	orrs	r3, r0
 800e5fe:	ea4a 0303 	orr.w	r3, sl, r3
 800e602:	432b      	orrs	r3, r5
 800e604:	ea49 0303 	orr.w	r3, r9, r3
    if ((pSrc[1 * 8] | pSrc[2 * 8] | pSrc[3 * 8] | pSrc[4 * 8] | pSrc[5 * 8] |
 800e608:	4313      	orrs	r3, r2
 800e60a:	f47f aefe 	bne.w	800e40a <idctCols+0xe>
      uint8 c = clamp(PJPG_DESCALE(*pSrc) + 128);
 800e60e:	8820      	ldrh	r0, [r4, #0]
 800e610:	3040      	adds	r0, #64	@ 0x40
 800e612:	2107      	movs	r1, #7
 800e614:	b200      	sxth	r0, r0
 800e616:	f7fe ff39 	bl	800d48c <arithmeticRightShiftN16>
 800e61a:	b280      	uxth	r0, r0
 800e61c:	3080      	adds	r0, #128	@ 0x80
 800e61e:	b200      	sxth	r0, r0
 800e620:	f7ff fe25 	bl	800e26e <clamp>
      *(pSrc + 0 * 8) = c;
 800e624:	b200      	sxth	r0, r0
 800e626:	8020      	strh	r0, [r4, #0]
      *(pSrc + 1 * 8) = c;
 800e628:	8220      	strh	r0, [r4, #16]
      *(pSrc + 2 * 8) = c;
 800e62a:	8420      	strh	r0, [r4, #32]
      *(pSrc + 3 * 8) = c;
 800e62c:	8620      	strh	r0, [r4, #48]	@ 0x30
      *(pSrc + 4 * 8) = c;
 800e62e:	f8a4 0040 	strh.w	r0, [r4, #64]	@ 0x40
      *(pSrc + 5 * 8) = c;
 800e632:	f8a4 0050 	strh.w	r0, [r4, #80]	@ 0x50
      *(pSrc + 6 * 8) = c;
 800e636:	f8a4 0060 	strh.w	r0, [r4, #96]	@ 0x60
      *(pSrc + 7 * 8) = c;
 800e63a:	f8a4 0070 	strh.w	r0, [r4, #112]	@ 0x70
 800e63e:	e7c5      	b.n	800e5cc <idctCols+0x1d0>
  }
}
 800e640:	b005      	add	sp, #20
 800e642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e646:	bf00      	nop
 800e648:	2000cc0c 	.word	0x2000cc0c

0800e64c <addAndClamp>:

static PJPG_INLINE uint8 addAndClamp(uint8 a, int16 b) {
  b = a + b;
 800e64c:	4401      	add	r1, r0
 800e64e:	b288      	uxth	r0, r1
 800e650:	b209      	sxth	r1, r1

  if ((uint16)b > 255U) {
 800e652:	28ff      	cmp	r0, #255	@ 0xff
 800e654:	d903      	bls.n	800e65e <addAndClamp+0x12>
    if (b < 0)
 800e656:	2900      	cmp	r1, #0
 800e658:	db03      	blt.n	800e662 <addAndClamp+0x16>
      return 0;
    else if (b > 255)
 800e65a:	29ff      	cmp	r1, #255	@ 0xff
 800e65c:	dc03      	bgt.n	800e666 <addAndClamp+0x1a>
      return 255;
  }

  return (uint8)b;
 800e65e:	b2c0      	uxtb	r0, r0
 800e660:	4770      	bx	lr
      return 0;
 800e662:	2000      	movs	r0, #0
 800e664:	4770      	bx	lr
      return 255;
 800e666:	20ff      	movs	r0, #255	@ 0xff
}
 800e668:	4770      	bx	lr

0800e66a <subAndClamp>:

static PJPG_INLINE uint8 subAndClamp(uint8 a, int16 b) {
  b = a - b;
 800e66a:	1a41      	subs	r1, r0, r1
 800e66c:	b288      	uxth	r0, r1
 800e66e:	b209      	sxth	r1, r1

  if ((uint16)b > 255U) {
 800e670:	28ff      	cmp	r0, #255	@ 0xff
 800e672:	d903      	bls.n	800e67c <subAndClamp+0x12>
    if (b < 0)
 800e674:	2900      	cmp	r1, #0
 800e676:	db03      	blt.n	800e680 <subAndClamp+0x16>
      return 0;
    else if (b > 255)
 800e678:	29ff      	cmp	r1, #255	@ 0xff
 800e67a:	dc03      	bgt.n	800e684 <subAndClamp+0x1a>
      return 255;
  }

  return (uint8)b;
 800e67c:	b2c0      	uxtb	r0, r0
 800e67e:	4770      	bx	lr
      return 0;
 800e680:	2000      	movs	r0, #0
 800e682:	4770      	bx	lr
      return 255;
 800e684:	20ff      	movs	r0, #255	@ 0xff
}
 800e686:	4770      	bx	lr

0800e688 <upsampleCb>:
static void upsampleCb(uint8 srcOfs, uint8 dstOfs) {
 800e688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e68c:	4b2c      	ldr	r3, [pc, #176]	@ (800e740 <upsampleCb+0xb8>)
 800e68e:	eb03 0840 	add.w	r8, r3, r0, lsl #1
  uint8 *pDstG = gMCUBufG + dstOfs;
 800e692:	4f2c      	ldr	r7, [pc, #176]	@ (800e744 <upsampleCb+0xbc>)
 800e694:	440f      	add	r7, r1
  uint8 *pDstB = gMCUBufB + dstOfs;
 800e696:	4e2c      	ldr	r6, [pc, #176]	@ (800e748 <upsampleCb+0xc0>)
 800e698:	440e      	add	r6, r1
  for (y = 0; y < 4; y++) {
 800e69a:	f04f 0a00 	mov.w	sl, #0
 800e69e:	e046      	b.n	800e72e <upsampleCb+0xa6>
    for (x = 0; x < 4; x++) {
      uint8 cb = (uint8)*pSrc++;
 800e6a0:	f938 4b02 	ldrsh.w	r4, [r8], #2
 800e6a4:	b2e4      	uxtb	r4, r4
      int16 cbG, cbB;

      cbG = ((cb * 88U) >> 8U) - 44U;
 800e6a6:	2558      	movs	r5, #88	@ 0x58
 800e6a8:	fb04 f505 	mul.w	r5, r4, r5
 800e6ac:	0a2d      	lsrs	r5, r5, #8
 800e6ae:	3d2c      	subs	r5, #44	@ 0x2c
      pDstG[0] = subAndClamp(pDstG[0], cbG);
 800e6b0:	4629      	mov	r1, r5
 800e6b2:	7838      	ldrb	r0, [r7, #0]
 800e6b4:	f7ff ffd9 	bl	800e66a <subAndClamp>
 800e6b8:	7038      	strb	r0, [r7, #0]
      pDstG[1] = subAndClamp(pDstG[1], cbG);
 800e6ba:	4629      	mov	r1, r5
 800e6bc:	7878      	ldrb	r0, [r7, #1]
 800e6be:	f7ff ffd4 	bl	800e66a <subAndClamp>
 800e6c2:	7078      	strb	r0, [r7, #1]
      pDstG[8] = subAndClamp(pDstG[8], cbG);
 800e6c4:	4629      	mov	r1, r5
 800e6c6:	7a38      	ldrb	r0, [r7, #8]
 800e6c8:	f7ff ffcf 	bl	800e66a <subAndClamp>
 800e6cc:	7238      	strb	r0, [r7, #8]
      pDstG[9] = subAndClamp(pDstG[9], cbG);
 800e6ce:	4629      	mov	r1, r5
 800e6d0:	7a78      	ldrb	r0, [r7, #9]
 800e6d2:	f7ff ffca 	bl	800e66a <subAndClamp>
 800e6d6:	7278      	strb	r0, [r7, #9]

      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800e6d8:	23c6      	movs	r3, #198	@ 0xc6
 800e6da:	fb04 f303 	mul.w	r3, r4, r3
 800e6de:	eb04 2413 	add.w	r4, r4, r3, lsr #8
 800e6e2:	3ce3      	subs	r4, #227	@ 0xe3
      pDstB[0] = addAndClamp(pDstB[0], cbB);
 800e6e4:	4621      	mov	r1, r4
 800e6e6:	7830      	ldrb	r0, [r6, #0]
 800e6e8:	f7ff ffb0 	bl	800e64c <addAndClamp>
 800e6ec:	7030      	strb	r0, [r6, #0]
      pDstB[1] = addAndClamp(pDstB[1], cbB);
 800e6ee:	4621      	mov	r1, r4
 800e6f0:	7870      	ldrb	r0, [r6, #1]
 800e6f2:	f7ff ffab 	bl	800e64c <addAndClamp>
 800e6f6:	7070      	strb	r0, [r6, #1]
      pDstB[8] = addAndClamp(pDstB[8], cbB);
 800e6f8:	4621      	mov	r1, r4
 800e6fa:	7a30      	ldrb	r0, [r6, #8]
 800e6fc:	f7ff ffa6 	bl	800e64c <addAndClamp>
 800e700:	7230      	strb	r0, [r6, #8]
      pDstB[9] = addAndClamp(pDstB[9], cbB);
 800e702:	4621      	mov	r1, r4
 800e704:	7a70      	ldrb	r0, [r6, #9]
 800e706:	f7ff ffa1 	bl	800e64c <addAndClamp>
 800e70a:	7270      	strb	r0, [r6, #9]

      pDstG += 2;
 800e70c:	3702      	adds	r7, #2
      pDstB += 2;
 800e70e:	3602      	adds	r6, #2
    for (x = 0; x < 4; x++) {
 800e710:	f109 0901 	add.w	r9, r9, #1
 800e714:	fa5f f989 	uxtb.w	r9, r9
 800e718:	f1b9 0f03 	cmp.w	r9, #3
 800e71c:	d9c0      	bls.n	800e6a0 <upsampleCb+0x18>
    }

    pSrc = pSrc - 4 + 8;
 800e71e:	f108 0808 	add.w	r8, r8, #8
    pDstG = pDstG - 8 + 16;
 800e722:	3708      	adds	r7, #8
    pDstB = pDstB - 8 + 16;
 800e724:	3608      	adds	r6, #8
  for (y = 0; y < 4; y++) {
 800e726:	f10a 0a01 	add.w	sl, sl, #1
 800e72a:	fa5f fa8a 	uxtb.w	sl, sl
 800e72e:	f1ba 0f03 	cmp.w	sl, #3
 800e732:	d802      	bhi.n	800e73a <upsampleCb+0xb2>
    for (x = 0; x < 4; x++) {
 800e734:	f04f 0900 	mov.w	r9, #0
 800e738:	e7ee      	b.n	800e718 <upsampleCb+0x90>
  }
}
 800e73a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e73e:	bf00      	nop
 800e740:	2000cc0c 	.word	0x2000cc0c
 800e744:	2000ca0c 	.word	0x2000ca0c
 800e748:	2000c90c 	.word	0x2000c90c

0800e74c <upsampleCbH>:

static void upsampleCbH(uint8 srcOfs, uint8 dstOfs) {
 800e74c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e750:	4d22      	ldr	r5, [pc, #136]	@ (800e7dc <upsampleCbH+0x90>)
 800e752:	eb05 0540 	add.w	r5, r5, r0, lsl #1
  uint8 *pDstG = gMCUBufG + dstOfs;
 800e756:	4f22      	ldr	r7, [pc, #136]	@ (800e7e0 <upsampleCbH+0x94>)
 800e758:	440f      	add	r7, r1
  uint8 *pDstB = gMCUBufB + dstOfs;
 800e75a:	4e22      	ldr	r6, [pc, #136]	@ (800e7e4 <upsampleCbH+0x98>)
 800e75c:	440e      	add	r6, r1
  for (y = 0; y < 8; y++) {
 800e75e:	f04f 0900 	mov.w	r9, #0
 800e762:	e032      	b.n	800e7ca <upsampleCbH+0x7e>
    for (x = 0; x < 4; x++) {
      uint8 cb = (uint8)*pSrc++;
 800e764:	f935 4b02 	ldrsh.w	r4, [r5], #2
 800e768:	b2e4      	uxtb	r4, r4
      int16 cbG, cbB;

      cbG = ((cb * 88U) >> 8U) - 44U;
 800e76a:	f04f 0a58 	mov.w	sl, #88	@ 0x58
 800e76e:	fb0a fa04 	mul.w	sl, sl, r4
 800e772:	ea4f 2a1a 	mov.w	sl, sl, lsr #8
 800e776:	f1aa 0a2c 	sub.w	sl, sl, #44	@ 0x2c
      pDstG[0] = subAndClamp(pDstG[0], cbG);
 800e77a:	4651      	mov	r1, sl
 800e77c:	7838      	ldrb	r0, [r7, #0]
 800e77e:	f7ff ff74 	bl	800e66a <subAndClamp>
 800e782:	7038      	strb	r0, [r7, #0]
      pDstG[1] = subAndClamp(pDstG[1], cbG);
 800e784:	4651      	mov	r1, sl
 800e786:	7878      	ldrb	r0, [r7, #1]
 800e788:	f7ff ff6f 	bl	800e66a <subAndClamp>
 800e78c:	7078      	strb	r0, [r7, #1]

      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800e78e:	23c6      	movs	r3, #198	@ 0xc6
 800e790:	fb04 f303 	mul.w	r3, r4, r3
 800e794:	eb04 2413 	add.w	r4, r4, r3, lsr #8
 800e798:	3ce3      	subs	r4, #227	@ 0xe3
      pDstB[0] = addAndClamp(pDstB[0], cbB);
 800e79a:	4621      	mov	r1, r4
 800e79c:	7830      	ldrb	r0, [r6, #0]
 800e79e:	f7ff ff55 	bl	800e64c <addAndClamp>
 800e7a2:	7030      	strb	r0, [r6, #0]
      pDstB[1] = addAndClamp(pDstB[1], cbB);
 800e7a4:	4621      	mov	r1, r4
 800e7a6:	7870      	ldrb	r0, [r6, #1]
 800e7a8:	f7ff ff50 	bl	800e64c <addAndClamp>
 800e7ac:	7070      	strb	r0, [r6, #1]

      pDstG += 2;
 800e7ae:	3702      	adds	r7, #2
      pDstB += 2;
 800e7b0:	3602      	adds	r6, #2
    for (x = 0; x < 4; x++) {
 800e7b2:	f108 0801 	add.w	r8, r8, #1
 800e7b6:	fa5f f888 	uxtb.w	r8, r8
 800e7ba:	f1b8 0f03 	cmp.w	r8, #3
 800e7be:	d9d1      	bls.n	800e764 <upsampleCbH+0x18>
    }

    pSrc = pSrc - 4 + 8;
 800e7c0:	3508      	adds	r5, #8
  for (y = 0; y < 8; y++) {
 800e7c2:	f109 0901 	add.w	r9, r9, #1
 800e7c6:	fa5f f989 	uxtb.w	r9, r9
 800e7ca:	f1b9 0f07 	cmp.w	r9, #7
 800e7ce:	d802      	bhi.n	800e7d6 <upsampleCbH+0x8a>
    for (x = 0; x < 4; x++) {
 800e7d0:	f04f 0800 	mov.w	r8, #0
 800e7d4:	e7f1      	b.n	800e7ba <upsampleCbH+0x6e>
  }
}
 800e7d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7da:	bf00      	nop
 800e7dc:	2000cc0c 	.word	0x2000cc0c
 800e7e0:	2000ca0c 	.word	0x2000ca0c
 800e7e4:	2000c90c 	.word	0x2000c90c

0800e7e8 <upsampleCbV>:

static void upsampleCbV(uint8 srcOfs, uint8 dstOfs) {
 800e7e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e7ec:	4f22      	ldr	r7, [pc, #136]	@ (800e878 <upsampleCbV+0x90>)
 800e7ee:	eb07 0740 	add.w	r7, r7, r0, lsl #1
  uint8 *pDstG = gMCUBufG + dstOfs;
 800e7f2:	4e22      	ldr	r6, [pc, #136]	@ (800e87c <upsampleCbV+0x94>)
 800e7f4:	440e      	add	r6, r1
  uint8 *pDstB = gMCUBufB + dstOfs;
 800e7f6:	4d22      	ldr	r5, [pc, #136]	@ (800e880 <upsampleCbV+0x98>)
 800e7f8:	440d      	add	r5, r1
  for (y = 0; y < 4; y++) {
 800e7fa:	f04f 0900 	mov.w	r9, #0
 800e7fe:	e033      	b.n	800e868 <upsampleCbV+0x80>
    for (x = 0; x < 8; x++) {
      uint8 cb = (uint8)*pSrc++;
 800e800:	f937 4b02 	ldrsh.w	r4, [r7], #2
 800e804:	b2e4      	uxtb	r4, r4
      int16 cbG, cbB;

      cbG = ((cb * 88U) >> 8U) - 44U;
 800e806:	f04f 0a58 	mov.w	sl, #88	@ 0x58
 800e80a:	fb0a fa04 	mul.w	sl, sl, r4
 800e80e:	ea4f 2a1a 	mov.w	sl, sl, lsr #8
 800e812:	f1aa 0a2c 	sub.w	sl, sl, #44	@ 0x2c
      pDstG[0] = subAndClamp(pDstG[0], cbG);
 800e816:	4651      	mov	r1, sl
 800e818:	7830      	ldrb	r0, [r6, #0]
 800e81a:	f7ff ff26 	bl	800e66a <subAndClamp>
 800e81e:	7030      	strb	r0, [r6, #0]
      pDstG[8] = subAndClamp(pDstG[8], cbG);
 800e820:	4651      	mov	r1, sl
 800e822:	7a30      	ldrb	r0, [r6, #8]
 800e824:	f7ff ff21 	bl	800e66a <subAndClamp>
 800e828:	7230      	strb	r0, [r6, #8]

      cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800e82a:	23c6      	movs	r3, #198	@ 0xc6
 800e82c:	fb04 f303 	mul.w	r3, r4, r3
 800e830:	eb04 2413 	add.w	r4, r4, r3, lsr #8
 800e834:	3ce3      	subs	r4, #227	@ 0xe3
      pDstB[0] = addAndClamp(pDstB[0], cbB);
 800e836:	4621      	mov	r1, r4
 800e838:	7828      	ldrb	r0, [r5, #0]
 800e83a:	f7ff ff07 	bl	800e64c <addAndClamp>
 800e83e:	7028      	strb	r0, [r5, #0]
      pDstB[8] = addAndClamp(pDstB[8], cbB);
 800e840:	4621      	mov	r1, r4
 800e842:	7a28      	ldrb	r0, [r5, #8]
 800e844:	f7ff ff02 	bl	800e64c <addAndClamp>
 800e848:	7228      	strb	r0, [r5, #8]

      ++pDstG;
 800e84a:	3601      	adds	r6, #1
      ++pDstB;
 800e84c:	3501      	adds	r5, #1
    for (x = 0; x < 8; x++) {
 800e84e:	f108 0801 	add.w	r8, r8, #1
 800e852:	fa5f f888 	uxtb.w	r8, r8
 800e856:	f1b8 0f07 	cmp.w	r8, #7
 800e85a:	d9d1      	bls.n	800e800 <upsampleCbV+0x18>
    }

    pDstG = pDstG - 8 + 16;
 800e85c:	3608      	adds	r6, #8
    pDstB = pDstB - 8 + 16;
 800e85e:	3508      	adds	r5, #8
  for (y = 0; y < 4; y++) {
 800e860:	f109 0901 	add.w	r9, r9, #1
 800e864:	fa5f f989 	uxtb.w	r9, r9
 800e868:	f1b9 0f03 	cmp.w	r9, #3
 800e86c:	d802      	bhi.n	800e874 <upsampleCbV+0x8c>
    for (x = 0; x < 8; x++) {
 800e86e:	f04f 0800 	mov.w	r8, #0
 800e872:	e7f0      	b.n	800e856 <upsampleCbV+0x6e>
  }
}
 800e874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e878:	2000cc0c 	.word	0x2000cc0c
 800e87c:	2000ca0c 	.word	0x2000ca0c
 800e880:	2000c90c 	.word	0x2000c90c

0800e884 <upsampleCr>:
static void upsampleCr(uint8 srcOfs, uint8 dstOfs) {
 800e884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e888:	4b2c      	ldr	r3, [pc, #176]	@ (800e93c <upsampleCr+0xb8>)
 800e88a:	eb03 0840 	add.w	r8, r3, r0, lsl #1
  uint8 *pDstR = gMCUBufR + dstOfs;
 800e88e:	4f2c      	ldr	r7, [pc, #176]	@ (800e940 <upsampleCr+0xbc>)
 800e890:	440f      	add	r7, r1
  uint8 *pDstG = gMCUBufG + dstOfs;
 800e892:	4e2c      	ldr	r6, [pc, #176]	@ (800e944 <upsampleCr+0xc0>)
 800e894:	440e      	add	r6, r1
  for (y = 0; y < 4; y++) {
 800e896:	f04f 0a00 	mov.w	sl, #0
 800e89a:	e046      	b.n	800e92a <upsampleCr+0xa6>
    for (x = 0; x < 4; x++) {
      uint8 cr = (uint8)*pSrc++;
 800e89c:	f938 4b02 	ldrsh.w	r4, [r8], #2
 800e8a0:	b2e4      	uxtb	r4, r4
      int16 crR, crG;

      crR = (cr + ((cr * 103U) >> 8U)) - 179;
 800e8a2:	2567      	movs	r5, #103	@ 0x67
 800e8a4:	fb04 f505 	mul.w	r5, r4, r5
 800e8a8:	eb04 2515 	add.w	r5, r4, r5, lsr #8
 800e8ac:	3db3      	subs	r5, #179	@ 0xb3
      pDstR[0] = addAndClamp(pDstR[0], crR);
 800e8ae:	4629      	mov	r1, r5
 800e8b0:	7838      	ldrb	r0, [r7, #0]
 800e8b2:	f7ff fecb 	bl	800e64c <addAndClamp>
 800e8b6:	7038      	strb	r0, [r7, #0]
      pDstR[1] = addAndClamp(pDstR[1], crR);
 800e8b8:	4629      	mov	r1, r5
 800e8ba:	7878      	ldrb	r0, [r7, #1]
 800e8bc:	f7ff fec6 	bl	800e64c <addAndClamp>
 800e8c0:	7078      	strb	r0, [r7, #1]
      pDstR[8] = addAndClamp(pDstR[8], crR);
 800e8c2:	4629      	mov	r1, r5
 800e8c4:	7a38      	ldrb	r0, [r7, #8]
 800e8c6:	f7ff fec1 	bl	800e64c <addAndClamp>
 800e8ca:	7238      	strb	r0, [r7, #8]
      pDstR[9] = addAndClamp(pDstR[9], crR);
 800e8cc:	4629      	mov	r1, r5
 800e8ce:	7a78      	ldrb	r0, [r7, #9]
 800e8d0:	f7ff febc 	bl	800e64c <addAndClamp>
 800e8d4:	7278      	strb	r0, [r7, #9]

      crG = ((cr * 183U) >> 8U) - 91;
 800e8d6:	23b7      	movs	r3, #183	@ 0xb7
 800e8d8:	fb03 f404 	mul.w	r4, r3, r4
 800e8dc:	0a24      	lsrs	r4, r4, #8
 800e8de:	3c5b      	subs	r4, #91	@ 0x5b
      pDstG[0] = subAndClamp(pDstG[0], crG);
 800e8e0:	4621      	mov	r1, r4
 800e8e2:	7830      	ldrb	r0, [r6, #0]
 800e8e4:	f7ff fec1 	bl	800e66a <subAndClamp>
 800e8e8:	7030      	strb	r0, [r6, #0]
      pDstG[1] = subAndClamp(pDstG[1], crG);
 800e8ea:	4621      	mov	r1, r4
 800e8ec:	7870      	ldrb	r0, [r6, #1]
 800e8ee:	f7ff febc 	bl	800e66a <subAndClamp>
 800e8f2:	7070      	strb	r0, [r6, #1]
      pDstG[8] = subAndClamp(pDstG[8], crG);
 800e8f4:	4621      	mov	r1, r4
 800e8f6:	7a30      	ldrb	r0, [r6, #8]
 800e8f8:	f7ff feb7 	bl	800e66a <subAndClamp>
 800e8fc:	7230      	strb	r0, [r6, #8]
      pDstG[9] = subAndClamp(pDstG[9], crG);
 800e8fe:	4621      	mov	r1, r4
 800e900:	7a70      	ldrb	r0, [r6, #9]
 800e902:	f7ff feb2 	bl	800e66a <subAndClamp>
 800e906:	7270      	strb	r0, [r6, #9]

      pDstR += 2;
 800e908:	3702      	adds	r7, #2
      pDstG += 2;
 800e90a:	3602      	adds	r6, #2
    for (x = 0; x < 4; x++) {
 800e90c:	f109 0901 	add.w	r9, r9, #1
 800e910:	fa5f f989 	uxtb.w	r9, r9
 800e914:	f1b9 0f03 	cmp.w	r9, #3
 800e918:	d9c0      	bls.n	800e89c <upsampleCr+0x18>
    }

    pSrc = pSrc - 4 + 8;
 800e91a:	f108 0808 	add.w	r8, r8, #8
    pDstR = pDstR - 8 + 16;
 800e91e:	3708      	adds	r7, #8
    pDstG = pDstG - 8 + 16;
 800e920:	3608      	adds	r6, #8
  for (y = 0; y < 4; y++) {
 800e922:	f10a 0a01 	add.w	sl, sl, #1
 800e926:	fa5f fa8a 	uxtb.w	sl, sl
 800e92a:	f1ba 0f03 	cmp.w	sl, #3
 800e92e:	d802      	bhi.n	800e936 <upsampleCr+0xb2>
    for (x = 0; x < 4; x++) {
 800e930:	f04f 0900 	mov.w	r9, #0
 800e934:	e7ee      	b.n	800e914 <upsampleCr+0x90>
  }
}
 800e936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e93a:	bf00      	nop
 800e93c:	2000cc0c 	.word	0x2000cc0c
 800e940:	2000cb0c 	.word	0x2000cb0c
 800e944:	2000ca0c 	.word	0x2000ca0c

0800e948 <upsampleCrH>:

static void upsampleCrH(uint8 srcOfs, uint8 dstOfs) {
 800e948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e94c:	4d21      	ldr	r5, [pc, #132]	@ (800e9d4 <upsampleCrH+0x8c>)
 800e94e:	eb05 0540 	add.w	r5, r5, r0, lsl #1
  uint8 *pDstR = gMCUBufR + dstOfs;
 800e952:	4f21      	ldr	r7, [pc, #132]	@ (800e9d8 <upsampleCrH+0x90>)
 800e954:	440f      	add	r7, r1
  uint8 *pDstG = gMCUBufG + dstOfs;
 800e956:	4e21      	ldr	r6, [pc, #132]	@ (800e9dc <upsampleCrH+0x94>)
 800e958:	440e      	add	r6, r1
  for (y = 0; y < 8; y++) {
 800e95a:	f04f 0900 	mov.w	r9, #0
 800e95e:	e031      	b.n	800e9c4 <upsampleCrH+0x7c>
    for (x = 0; x < 4; x++) {
      uint8 cr = (uint8)*pSrc++;
 800e960:	f935 4b02 	ldrsh.w	r4, [r5], #2
 800e964:	b2e4      	uxtb	r4, r4
      int16 crR, crG;

      crR = (cr + ((cr * 103U) >> 8U)) - 179;
 800e966:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e96a:	fb0a fa04 	mul.w	sl, sl, r4
 800e96e:	eb04 2a1a 	add.w	sl, r4, sl, lsr #8
 800e972:	f1aa 0ab3 	sub.w	sl, sl, #179	@ 0xb3
      pDstR[0] = addAndClamp(pDstR[0], crR);
 800e976:	4651      	mov	r1, sl
 800e978:	7838      	ldrb	r0, [r7, #0]
 800e97a:	f7ff fe67 	bl	800e64c <addAndClamp>
 800e97e:	7038      	strb	r0, [r7, #0]
      pDstR[1] = addAndClamp(pDstR[1], crR);
 800e980:	4651      	mov	r1, sl
 800e982:	7878      	ldrb	r0, [r7, #1]
 800e984:	f7ff fe62 	bl	800e64c <addAndClamp>
 800e988:	7078      	strb	r0, [r7, #1]

      crG = ((cr * 183U) >> 8U) - 91;
 800e98a:	23b7      	movs	r3, #183	@ 0xb7
 800e98c:	fb03 f404 	mul.w	r4, r3, r4
 800e990:	0a24      	lsrs	r4, r4, #8
 800e992:	3c5b      	subs	r4, #91	@ 0x5b
      pDstG[0] = subAndClamp(pDstG[0], crG);
 800e994:	4621      	mov	r1, r4
 800e996:	7830      	ldrb	r0, [r6, #0]
 800e998:	f7ff fe67 	bl	800e66a <subAndClamp>
 800e99c:	7030      	strb	r0, [r6, #0]
      pDstG[1] = subAndClamp(pDstG[1], crG);
 800e99e:	4621      	mov	r1, r4
 800e9a0:	7870      	ldrb	r0, [r6, #1]
 800e9a2:	f7ff fe62 	bl	800e66a <subAndClamp>
 800e9a6:	7070      	strb	r0, [r6, #1]

      pDstR += 2;
 800e9a8:	3702      	adds	r7, #2
      pDstG += 2;
 800e9aa:	3602      	adds	r6, #2
    for (x = 0; x < 4; x++) {
 800e9ac:	f108 0801 	add.w	r8, r8, #1
 800e9b0:	fa5f f888 	uxtb.w	r8, r8
 800e9b4:	f1b8 0f03 	cmp.w	r8, #3
 800e9b8:	d9d2      	bls.n	800e960 <upsampleCrH+0x18>
    }

    pSrc = pSrc - 4 + 8;
 800e9ba:	3508      	adds	r5, #8
  for (y = 0; y < 8; y++) {
 800e9bc:	f109 0901 	add.w	r9, r9, #1
 800e9c0:	fa5f f989 	uxtb.w	r9, r9
 800e9c4:	f1b9 0f07 	cmp.w	r9, #7
 800e9c8:	d802      	bhi.n	800e9d0 <upsampleCrH+0x88>
    for (x = 0; x < 4; x++) {
 800e9ca:	f04f 0800 	mov.w	r8, #0
 800e9ce:	e7f1      	b.n	800e9b4 <upsampleCrH+0x6c>
  }
}
 800e9d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9d4:	2000cc0c 	.word	0x2000cc0c
 800e9d8:	2000cb0c 	.word	0x2000cb0c
 800e9dc:	2000ca0c 	.word	0x2000ca0c

0800e9e0 <upsampleCrV>:

static void upsampleCrV(uint8 srcOfs, uint8 dstOfs) {
 800e9e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  uint8 x, y;
  int16 *pSrc = gCoeffBuf + srcOfs;
 800e9e4:	4f22      	ldr	r7, [pc, #136]	@ (800ea70 <upsampleCrV+0x90>)
 800e9e6:	eb07 0740 	add.w	r7, r7, r0, lsl #1
  uint8 *pDstR = gMCUBufR + dstOfs;
 800e9ea:	4e22      	ldr	r6, [pc, #136]	@ (800ea74 <upsampleCrV+0x94>)
 800e9ec:	440e      	add	r6, r1
  uint8 *pDstG = gMCUBufG + dstOfs;
 800e9ee:	4d22      	ldr	r5, [pc, #136]	@ (800ea78 <upsampleCrV+0x98>)
 800e9f0:	440d      	add	r5, r1
  for (y = 0; y < 4; y++) {
 800e9f2:	f04f 0900 	mov.w	r9, #0
 800e9f6:	e032      	b.n	800ea5e <upsampleCrV+0x7e>
    for (x = 0; x < 8; x++) {
      uint8 cr = (uint8)*pSrc++;
 800e9f8:	f937 4b02 	ldrsh.w	r4, [r7], #2
 800e9fc:	b2e4      	uxtb	r4, r4
      int16 crR, crG;

      crR = (cr + ((cr * 103U) >> 8U)) - 179;
 800e9fe:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ea02:	fb0a fa04 	mul.w	sl, sl, r4
 800ea06:	eb04 2a1a 	add.w	sl, r4, sl, lsr #8
 800ea0a:	f1aa 0ab3 	sub.w	sl, sl, #179	@ 0xb3
      pDstR[0] = addAndClamp(pDstR[0], crR);
 800ea0e:	4651      	mov	r1, sl
 800ea10:	7830      	ldrb	r0, [r6, #0]
 800ea12:	f7ff fe1b 	bl	800e64c <addAndClamp>
 800ea16:	7030      	strb	r0, [r6, #0]
      pDstR[8] = addAndClamp(pDstR[8], crR);
 800ea18:	4651      	mov	r1, sl
 800ea1a:	7a30      	ldrb	r0, [r6, #8]
 800ea1c:	f7ff fe16 	bl	800e64c <addAndClamp>
 800ea20:	7230      	strb	r0, [r6, #8]

      crG = ((cr * 183U) >> 8U) - 91;
 800ea22:	23b7      	movs	r3, #183	@ 0xb7
 800ea24:	fb03 f404 	mul.w	r4, r3, r4
 800ea28:	0a24      	lsrs	r4, r4, #8
 800ea2a:	3c5b      	subs	r4, #91	@ 0x5b
      pDstG[0] = subAndClamp(pDstG[0], crG);
 800ea2c:	4621      	mov	r1, r4
 800ea2e:	7828      	ldrb	r0, [r5, #0]
 800ea30:	f7ff fe1b 	bl	800e66a <subAndClamp>
 800ea34:	7028      	strb	r0, [r5, #0]
      pDstG[8] = subAndClamp(pDstG[8], crG);
 800ea36:	4621      	mov	r1, r4
 800ea38:	7a28      	ldrb	r0, [r5, #8]
 800ea3a:	f7ff fe16 	bl	800e66a <subAndClamp>
 800ea3e:	7228      	strb	r0, [r5, #8]

      ++pDstR;
 800ea40:	3601      	adds	r6, #1
      ++pDstG;
 800ea42:	3501      	adds	r5, #1
    for (x = 0; x < 8; x++) {
 800ea44:	f108 0801 	add.w	r8, r8, #1
 800ea48:	fa5f f888 	uxtb.w	r8, r8
 800ea4c:	f1b8 0f07 	cmp.w	r8, #7
 800ea50:	d9d2      	bls.n	800e9f8 <upsampleCrV+0x18>
    }

    pDstR = pDstR - 8 + 16;
 800ea52:	3608      	adds	r6, #8
    pDstG = pDstG - 8 + 16;
 800ea54:	3508      	adds	r5, #8
  for (y = 0; y < 4; y++) {
 800ea56:	f109 0901 	add.w	r9, r9, #1
 800ea5a:	fa5f f989 	uxtb.w	r9, r9
 800ea5e:	f1b9 0f03 	cmp.w	r9, #3
 800ea62:	d802      	bhi.n	800ea6a <upsampleCrV+0x8a>
    for (x = 0; x < 8; x++) {
 800ea64:	f04f 0800 	mov.w	r8, #0
 800ea68:	e7f0      	b.n	800ea4c <upsampleCrV+0x6c>
  }
}
 800ea6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea6e:	bf00      	nop
 800ea70:	2000cc0c 	.word	0x2000cc0c
 800ea74:	2000cb0c 	.word	0x2000cb0c
 800ea78:	2000ca0c 	.word	0x2000ca0c

0800ea7c <copyY>:

static void copyY(uint8 dstOfs) {
 800ea7c:	b410      	push	{r4}
  uint8 i;
  uint8 *pRDst = gMCUBufR + dstOfs;
 800ea7e:	490d      	ldr	r1, [pc, #52]	@ (800eab4 <copyY+0x38>)
 800ea80:	4401      	add	r1, r0
  uint8 *pGDst = gMCUBufG + dstOfs;
 800ea82:	4a0d      	ldr	r2, [pc, #52]	@ (800eab8 <copyY+0x3c>)
 800ea84:	4402      	add	r2, r0
  uint8 *pBDst = gMCUBufB + dstOfs;
 800ea86:	4b0d      	ldr	r3, [pc, #52]	@ (800eabc <copyY+0x40>)
 800ea88:	4403      	add	r3, r0
  int16 *pSrc = gCoeffBuf;
 800ea8a:	480d      	ldr	r0, [pc, #52]	@ (800eac0 <copyY+0x44>)

  for (i = 64; i > 0; i--) {
 800ea8c:	2440      	movs	r4, #64	@ 0x40
 800ea8e:	e00b      	b.n	800eaa8 <copyY+0x2c>
    uint8 c = (uint8)*pSrc++;
 800ea90:	f930 cb02 	ldrsh.w	ip, [r0], #2
 800ea94:	fa5f fc8c 	uxtb.w	ip, ip

    *pRDst++ = c;
 800ea98:	f801 cb01 	strb.w	ip, [r1], #1
    *pGDst++ = c;
 800ea9c:	f802 cb01 	strb.w	ip, [r2], #1
    *pBDst++ = c;
 800eaa0:	f803 cb01 	strb.w	ip, [r3], #1
  for (i = 64; i > 0; i--) {
 800eaa4:	3c01      	subs	r4, #1
 800eaa6:	b2e4      	uxtb	r4, r4
 800eaa8:	2c00      	cmp	r4, #0
 800eaaa:	d1f1      	bne.n	800ea90 <copyY+0x14>
  }
}
 800eaac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eab0:	4770      	bx	lr
 800eab2:	bf00      	nop
 800eab4:	2000cb0c 	.word	0x2000cb0c
 800eab8:	2000ca0c 	.word	0x2000ca0c
 800eabc:	2000c90c 	.word	0x2000c90c
 800eac0:	2000cc0c 	.word	0x2000cc0c

0800eac4 <convertCb>:

static void convertCb(uint8 dstOfs) {
 800eac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8 i;
  uint8 *pDstG = gMCUBufG + dstOfs;
 800eac8:	4b13      	ldr	r3, [pc, #76]	@ (800eb18 <convertCb+0x54>)
 800eaca:	eb00 0803 	add.w	r8, r0, r3
  uint8 *pDstB = gMCUBufB + dstOfs;
 800eace:	4f13      	ldr	r7, [pc, #76]	@ (800eb1c <convertCb+0x58>)
 800ead0:	4407      	add	r7, r0
  int16 *pSrc = gCoeffBuf;
 800ead2:	4d13      	ldr	r5, [pc, #76]	@ (800eb20 <convertCb+0x5c>)

  for (i = 64; i > 0; i--) {
 800ead4:	2640      	movs	r6, #64	@ 0x40
 800ead6:	e01a      	b.n	800eb0e <convertCb+0x4a>
    uint8 cb = (uint8)*pSrc++;
 800ead8:	f935 4b02 	ldrsh.w	r4, [r5], #2
 800eadc:	b2e4      	uxtb	r4, r4
    int16 cbG, cbB;

    cbG = ((cb * 88U) >> 8U) - 44U;
 800eade:	2158      	movs	r1, #88	@ 0x58
 800eae0:	fb04 f101 	mul.w	r1, r4, r1
 800eae4:	0a09      	lsrs	r1, r1, #8
    pDstG[0] = subAndClamp(pDstG[0], cbG);
 800eae6:	392c      	subs	r1, #44	@ 0x2c
 800eae8:	f898 0000 	ldrb.w	r0, [r8]
 800eaec:	f7ff fdbd 	bl	800e66a <subAndClamp>
 800eaf0:	f808 0b01 	strb.w	r0, [r8], #1

    cbB = (cb + ((cb * 198U) >> 8U)) - 227U;
 800eaf4:	23c6      	movs	r3, #198	@ 0xc6
 800eaf6:	fb04 f303 	mul.w	r3, r4, r3
 800eafa:	eb04 2113 	add.w	r1, r4, r3, lsr #8
    pDstB[0] = addAndClamp(pDstB[0], cbB);
 800eafe:	39e3      	subs	r1, #227	@ 0xe3
 800eb00:	7838      	ldrb	r0, [r7, #0]
 800eb02:	f7ff fda3 	bl	800e64c <addAndClamp>
 800eb06:	f807 0b01 	strb.w	r0, [r7], #1
  for (i = 64; i > 0; i--) {
 800eb0a:	3e01      	subs	r6, #1
 800eb0c:	b2f6      	uxtb	r6, r6
 800eb0e:	2e00      	cmp	r6, #0
 800eb10:	d1e2      	bne.n	800ead8 <convertCb+0x14>

    ++pDstG;
    ++pDstB;
  }
}
 800eb12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb16:	bf00      	nop
 800eb18:	2000ca0c 	.word	0x2000ca0c
 800eb1c:	2000c90c 	.word	0x2000c90c
 800eb20:	2000cc0c 	.word	0x2000cc0c

0800eb24 <convertCr>:

static void convertCr(uint8 dstOfs) {
 800eb24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8 i;
  uint8 *pDstR = gMCUBufR + dstOfs;
 800eb28:	4b13      	ldr	r3, [pc, #76]	@ (800eb78 <convertCr+0x54>)
 800eb2a:	eb00 0803 	add.w	r8, r0, r3
  uint8 *pDstG = gMCUBufG + dstOfs;
 800eb2e:	4f13      	ldr	r7, [pc, #76]	@ (800eb7c <convertCr+0x58>)
 800eb30:	4407      	add	r7, r0
  int16 *pSrc = gCoeffBuf;
 800eb32:	4d13      	ldr	r5, [pc, #76]	@ (800eb80 <convertCr+0x5c>)

  for (i = 64; i > 0; i--) {
 800eb34:	2640      	movs	r6, #64	@ 0x40
 800eb36:	e01a      	b.n	800eb6e <convertCr+0x4a>
    uint8 cr = (uint8)*pSrc++;
 800eb38:	f935 4b02 	ldrsh.w	r4, [r5], #2
 800eb3c:	b2e4      	uxtb	r4, r4
    int16 crR, crG;

    crR = (cr + ((cr * 103U) >> 8U)) - 179;
 800eb3e:	2167      	movs	r1, #103	@ 0x67
 800eb40:	fb04 f101 	mul.w	r1, r4, r1
 800eb44:	eb04 2111 	add.w	r1, r4, r1, lsr #8
    pDstR[0] = addAndClamp(pDstR[0], crR);
 800eb48:	39b3      	subs	r1, #179	@ 0xb3
 800eb4a:	f898 0000 	ldrb.w	r0, [r8]
 800eb4e:	f7ff fd7d 	bl	800e64c <addAndClamp>
 800eb52:	f808 0b01 	strb.w	r0, [r8], #1

    crG = ((cr * 183U) >> 8U) - 91;
 800eb56:	23b7      	movs	r3, #183	@ 0xb7
 800eb58:	fb03 f104 	mul.w	r1, r3, r4
 800eb5c:	0a09      	lsrs	r1, r1, #8
    pDstG[0] = subAndClamp(pDstG[0], crG);
 800eb5e:	395b      	subs	r1, #91	@ 0x5b
 800eb60:	7838      	ldrb	r0, [r7, #0]
 800eb62:	f7ff fd82 	bl	800e66a <subAndClamp>
 800eb66:	f807 0b01 	strb.w	r0, [r7], #1
  for (i = 64; i > 0; i--) {
 800eb6a:	3e01      	subs	r6, #1
 800eb6c:	b2f6      	uxtb	r6, r6
 800eb6e:	2e00      	cmp	r6, #0
 800eb70:	d1e2      	bne.n	800eb38 <convertCr+0x14>

    ++pDstR;
    ++pDstG;
  }
}
 800eb72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb76:	bf00      	nop
 800eb78:	2000cb0c 	.word	0x2000cb0c
 800eb7c:	2000ca0c 	.word	0x2000ca0c
 800eb80:	2000cc0c 	.word	0x2000cc0c

0800eb84 <transformBlock>:

static void transformBlock(uint8 mcuBlock) {
 800eb84:	b510      	push	{r4, lr}
 800eb86:	4604      	mov	r4, r0
  idctRows();
 800eb88:	f7ff fb7e 	bl	800e288 <idctRows>
  idctCols();
 800eb8c:	f7ff fc36 	bl	800e3fc <idctCols>

  switch (gScanType) {
 800eb90:	4b4b      	ldr	r3, [pc, #300]	@ (800ecc0 <transformBlock+0x13c>)
 800eb92:	781b      	ldrb	r3, [r3, #0]
 800eb94:	2b04      	cmp	r3, #4
 800eb96:	d807      	bhi.n	800eba8 <transformBlock+0x24>
 800eb98:	e8df f003 	tbb	[pc, r3]
 800eb9c:	19390703 	.word	0x19390703
 800eba0:	59          	.byte	0x59
 800eba1:	00          	.byte	0x00
  case PJPG_GRAYSCALE: {

    copyY(0);
 800eba2:	2000      	movs	r0, #0
 800eba4:	f7ff ff6a 	bl	800ea7c <copyY>
    }

    break;
  }
  }
}
 800eba8:	bd10      	pop	{r4, pc}
    switch (mcuBlock) {
 800ebaa:	2c01      	cmp	r4, #1
 800ebac:	d007      	beq.n	800ebbe <transformBlock+0x3a>
 800ebae:	2c02      	cmp	r4, #2
 800ebb0:	d009      	beq.n	800ebc6 <transformBlock+0x42>
 800ebb2:	2c00      	cmp	r4, #0
 800ebb4:	d1f8      	bne.n	800eba8 <transformBlock+0x24>
      copyY(0);
 800ebb6:	2000      	movs	r0, #0
 800ebb8:	f7ff ff60 	bl	800ea7c <copyY>
      break;
 800ebbc:	e7f4      	b.n	800eba8 <transformBlock+0x24>
      convertCb(0);
 800ebbe:	2000      	movs	r0, #0
 800ebc0:	f7ff ff80 	bl	800eac4 <convertCb>
      break;
 800ebc4:	e7f0      	b.n	800eba8 <transformBlock+0x24>
      convertCr(0);
 800ebc6:	2000      	movs	r0, #0
 800ebc8:	f7ff ffac 	bl	800eb24 <convertCr>
      break;
 800ebcc:	e7ec      	b.n	800eba8 <transformBlock+0x24>
    switch (mcuBlock) {
 800ebce:	2c03      	cmp	r4, #3
 800ebd0:	d8ea      	bhi.n	800eba8 <transformBlock+0x24>
 800ebd2:	e8df f004 	tbb	[pc, r4]
 800ebd6:	0602      	.short	0x0602
 800ebd8:	130a      	.short	0x130a
      copyY(0);
 800ebda:	2000      	movs	r0, #0
 800ebdc:	f7ff ff4e 	bl	800ea7c <copyY>
      break;
 800ebe0:	e7e2      	b.n	800eba8 <transformBlock+0x24>
      copyY(128);
 800ebe2:	2080      	movs	r0, #128	@ 0x80
 800ebe4:	f7ff ff4a 	bl	800ea7c <copyY>
      break;
 800ebe8:	e7de      	b.n	800eba8 <transformBlock+0x24>
      upsampleCbV(0, 0);
 800ebea:	2100      	movs	r1, #0
 800ebec:	4608      	mov	r0, r1
 800ebee:	f7ff fdfb 	bl	800e7e8 <upsampleCbV>
      upsampleCbV(4 * 8, 128);
 800ebf2:	2180      	movs	r1, #128	@ 0x80
 800ebf4:	2020      	movs	r0, #32
 800ebf6:	f7ff fdf7 	bl	800e7e8 <upsampleCbV>
      break;
 800ebfa:	e7d5      	b.n	800eba8 <transformBlock+0x24>
      upsampleCrV(0, 0);
 800ebfc:	2100      	movs	r1, #0
 800ebfe:	4608      	mov	r0, r1
 800ec00:	f7ff feee 	bl	800e9e0 <upsampleCrV>
      upsampleCrV(4 * 8, 128);
 800ec04:	2180      	movs	r1, #128	@ 0x80
 800ec06:	2020      	movs	r0, #32
 800ec08:	f7ff feea 	bl	800e9e0 <upsampleCrV>
      break;
 800ec0c:	e7cc      	b.n	800eba8 <transformBlock+0x24>
    switch (mcuBlock) {
 800ec0e:	2c03      	cmp	r4, #3
 800ec10:	d8ca      	bhi.n	800eba8 <transformBlock+0x24>
 800ec12:	e8df f004 	tbb	[pc, r4]
 800ec16:	0602      	.short	0x0602
 800ec18:	130a      	.short	0x130a
      copyY(0);
 800ec1a:	2000      	movs	r0, #0
 800ec1c:	f7ff ff2e 	bl	800ea7c <copyY>
      break;
 800ec20:	e7c2      	b.n	800eba8 <transformBlock+0x24>
      copyY(64);
 800ec22:	2040      	movs	r0, #64	@ 0x40
 800ec24:	f7ff ff2a 	bl	800ea7c <copyY>
      break;
 800ec28:	e7be      	b.n	800eba8 <transformBlock+0x24>
      upsampleCbH(0, 0);
 800ec2a:	2100      	movs	r1, #0
 800ec2c:	4608      	mov	r0, r1
 800ec2e:	f7ff fd8d 	bl	800e74c <upsampleCbH>
      upsampleCbH(4, 64);
 800ec32:	2140      	movs	r1, #64	@ 0x40
 800ec34:	2004      	movs	r0, #4
 800ec36:	f7ff fd89 	bl	800e74c <upsampleCbH>
      break;
 800ec3a:	e7b5      	b.n	800eba8 <transformBlock+0x24>
      upsampleCrH(0, 0);
 800ec3c:	2100      	movs	r1, #0
 800ec3e:	4608      	mov	r0, r1
 800ec40:	f7ff fe82 	bl	800e948 <upsampleCrH>
      upsampleCrH(4, 64);
 800ec44:	2140      	movs	r1, #64	@ 0x40
 800ec46:	2004      	movs	r0, #4
 800ec48:	f7ff fe7e 	bl	800e948 <upsampleCrH>
      break;
 800ec4c:	e7ac      	b.n	800eba8 <transformBlock+0x24>
    switch (mcuBlock) {
 800ec4e:	2c05      	cmp	r4, #5
 800ec50:	d8aa      	bhi.n	800eba8 <transformBlock+0x24>
 800ec52:	e8df f004 	tbb	[pc, r4]
 800ec56:	0703      	.short	0x0703
 800ec58:	24130f0b 	.word	0x24130f0b
      copyY(0);
 800ec5c:	2000      	movs	r0, #0
 800ec5e:	f7ff ff0d 	bl	800ea7c <copyY>
      break;
 800ec62:	e7a1      	b.n	800eba8 <transformBlock+0x24>
      copyY(64);
 800ec64:	2040      	movs	r0, #64	@ 0x40
 800ec66:	f7ff ff09 	bl	800ea7c <copyY>
      break;
 800ec6a:	e79d      	b.n	800eba8 <transformBlock+0x24>
      copyY(128);
 800ec6c:	2080      	movs	r0, #128	@ 0x80
 800ec6e:	f7ff ff05 	bl	800ea7c <copyY>
      break;
 800ec72:	e799      	b.n	800eba8 <transformBlock+0x24>
      copyY(192);
 800ec74:	20c0      	movs	r0, #192	@ 0xc0
 800ec76:	f7ff ff01 	bl	800ea7c <copyY>
      break;
 800ec7a:	e795      	b.n	800eba8 <transformBlock+0x24>
      upsampleCb(0, 0);
 800ec7c:	2100      	movs	r1, #0
 800ec7e:	4608      	mov	r0, r1
 800ec80:	f7ff fd02 	bl	800e688 <upsampleCb>
      upsampleCb(4, 64);
 800ec84:	2140      	movs	r1, #64	@ 0x40
 800ec86:	2004      	movs	r0, #4
 800ec88:	f7ff fcfe 	bl	800e688 <upsampleCb>
      upsampleCb(4 * 8, 128);
 800ec8c:	2180      	movs	r1, #128	@ 0x80
 800ec8e:	2020      	movs	r0, #32
 800ec90:	f7ff fcfa 	bl	800e688 <upsampleCb>
      upsampleCb(4 + 4 * 8, 192);
 800ec94:	21c0      	movs	r1, #192	@ 0xc0
 800ec96:	2024      	movs	r0, #36	@ 0x24
 800ec98:	f7ff fcf6 	bl	800e688 <upsampleCb>
      break;
 800ec9c:	e784      	b.n	800eba8 <transformBlock+0x24>
      upsampleCr(0, 0);
 800ec9e:	2100      	movs	r1, #0
 800eca0:	4608      	mov	r0, r1
 800eca2:	f7ff fdef 	bl	800e884 <upsampleCr>
      upsampleCr(4, 64);
 800eca6:	2140      	movs	r1, #64	@ 0x40
 800eca8:	2004      	movs	r0, #4
 800ecaa:	f7ff fdeb 	bl	800e884 <upsampleCr>
      upsampleCr(4 * 8, 128);
 800ecae:	2180      	movs	r1, #128	@ 0x80
 800ecb0:	2020      	movs	r0, #32
 800ecb2:	f7ff fde7 	bl	800e884 <upsampleCr>
      upsampleCr(4 + 4 * 8, 192);
 800ecb6:	21c0      	movs	r1, #192	@ 0xc0
 800ecb8:	2024      	movs	r0, #36	@ 0x24
 800ecba:	f7ff fde3 	bl	800e884 <upsampleCr>
}
 800ecbe:	e773      	b.n	800eba8 <transformBlock+0x24>
 800ecc0:	2000c36f 	.word	0x2000c36f

0800ecc4 <transformBlockReduce>:

static void transformBlockReduce(uint8 mcuBlock) {
 800ecc4:	b570      	push	{r4, r5, r6, lr}
 800ecc6:	4605      	mov	r5, r0
  uint8 c = clamp(PJPG_DESCALE(gCoeffBuf[0]) + 128);
 800ecc8:	4bac      	ldr	r3, [pc, #688]	@ (800ef7c <transformBlockReduce+0x2b8>)
 800ecca:	881b      	ldrh	r3, [r3, #0]
 800eccc:	3340      	adds	r3, #64	@ 0x40
 800ecce:	2107      	movs	r1, #7
 800ecd0:	b218      	sxth	r0, r3
 800ecd2:	f7fe fbdb 	bl	800d48c <arithmeticRightShiftN16>
 800ecd6:	b283      	uxth	r3, r0
 800ecd8:	3380      	adds	r3, #128	@ 0x80
 800ecda:	b218      	sxth	r0, r3
 800ecdc:	f7ff fac7 	bl	800e26e <clamp>
 800ece0:	4604      	mov	r4, r0
  int16 cbG, cbB, crR, crG;

  switch (gScanType) {
 800ece2:	4ba7      	ldr	r3, [pc, #668]	@ (800ef80 <transformBlockReduce+0x2bc>)
 800ece4:	781b      	ldrb	r3, [r3, #0]
 800ece6:	2b04      	cmp	r3, #4
 800ece8:	d808      	bhi.n	800ecfc <transformBlockReduce+0x38>
 800ecea:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ecee:	0005      	.short	0x0005
 800ecf0:	00b00008 	.word	0x00b00008
 800ecf4:	011a0047 	.word	0x011a0047
  case PJPG_GRAYSCALE: {

    gMCUBufR[0] = c;
 800ecf8:	4ba2      	ldr	r3, [pc, #648]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ecfa:	7018      	strb	r0, [r3, #0]
    }
    }
    break;
  }
  }
}
 800ecfc:	bd70      	pop	{r4, r5, r6, pc}
    switch (mcuBlock) {
 800ecfe:	2d01      	cmp	r5, #1
 800ed00:	d00a      	beq.n	800ed18 <transformBlockReduce+0x54>
 800ed02:	2d02      	cmp	r5, #2
 800ed04:	d021      	beq.n	800ed4a <transformBlockReduce+0x86>
 800ed06:	2d00      	cmp	r5, #0
 800ed08:	d1f8      	bne.n	800ecfc <transformBlockReduce+0x38>
      gMCUBufR[0] = c;
 800ed0a:	4b9e      	ldr	r3, [pc, #632]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ed0c:	7018      	strb	r0, [r3, #0]
      gMCUBufG[0] = c;
 800ed0e:	4b9e      	ldr	r3, [pc, #632]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ed10:	7018      	strb	r0, [r3, #0]
      gMCUBufB[0] = c;
 800ed12:	4b9e      	ldr	r3, [pc, #632]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ed14:	7018      	strb	r0, [r3, #0]
      break;
 800ed16:	e7f1      	b.n	800ecfc <transformBlockReduce+0x38>
      cbG = ((c * 88U) >> 8U) - 44U;
 800ed18:	2158      	movs	r1, #88	@ 0x58
 800ed1a:	fb00 f101 	mul.w	r1, r0, r1
 800ed1e:	0a09      	lsrs	r1, r1, #8
 800ed20:	392c      	subs	r1, #44	@ 0x2c
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 800ed22:	4d99      	ldr	r5, [pc, #612]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ed24:	b209      	sxth	r1, r1
 800ed26:	7828      	ldrb	r0, [r5, #0]
 800ed28:	f7ff fc9f 	bl	800e66a <subAndClamp>
 800ed2c:	7028      	strb	r0, [r5, #0]
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 800ed2e:	21c6      	movs	r1, #198	@ 0xc6
 800ed30:	fb04 f101 	mul.w	r1, r4, r1
 800ed34:	eb04 2111 	add.w	r1, r4, r1, lsr #8
 800ed38:	b289      	uxth	r1, r1
 800ed3a:	39e3      	subs	r1, #227	@ 0xe3
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 800ed3c:	4c93      	ldr	r4, [pc, #588]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ed3e:	b209      	sxth	r1, r1
 800ed40:	7820      	ldrb	r0, [r4, #0]
 800ed42:	f7ff fc83 	bl	800e64c <addAndClamp>
 800ed46:	7020      	strb	r0, [r4, #0]
      break;
 800ed48:	e7d8      	b.n	800ecfc <transformBlockReduce+0x38>
      crR = (c + ((c * 103U) >> 8U)) - 179;
 800ed4a:	2167      	movs	r1, #103	@ 0x67
 800ed4c:	fb00 f101 	mul.w	r1, r0, r1
 800ed50:	eb00 2111 	add.w	r1, r0, r1, lsr #8
 800ed54:	b289      	uxth	r1, r1
 800ed56:	39b3      	subs	r1, #179	@ 0xb3
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 800ed58:	4d8a      	ldr	r5, [pc, #552]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ed5a:	b209      	sxth	r1, r1
 800ed5c:	7828      	ldrb	r0, [r5, #0]
 800ed5e:	f7ff fc75 	bl	800e64c <addAndClamp>
 800ed62:	7028      	strb	r0, [r5, #0]
      crG = ((c * 183U) >> 8U) - 91;
 800ed64:	21b7      	movs	r1, #183	@ 0xb7
 800ed66:	fb04 f101 	mul.w	r1, r4, r1
 800ed6a:	0a09      	lsrs	r1, r1, #8
 800ed6c:	395b      	subs	r1, #91	@ 0x5b
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 800ed6e:	4c86      	ldr	r4, [pc, #536]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ed70:	b209      	sxth	r1, r1
 800ed72:	7820      	ldrb	r0, [r4, #0]
 800ed74:	f7ff fc79 	bl	800e66a <subAndClamp>
 800ed78:	7020      	strb	r0, [r4, #0]
      break;
 800ed7a:	e7bf      	b.n	800ecfc <transformBlockReduce+0x38>
    switch (mcuBlock) {
 800ed7c:	2d03      	cmp	r5, #3
 800ed7e:	d8bd      	bhi.n	800ecfc <transformBlockReduce+0x38>
 800ed80:	e8df f005 	tbb	[pc, r5]
 800ed84:	3c130902 	.word	0x3c130902
      gMCUBufR[0] = c;
 800ed88:	4b7e      	ldr	r3, [pc, #504]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ed8a:	7018      	strb	r0, [r3, #0]
      gMCUBufG[0] = c;
 800ed8c:	4b7e      	ldr	r3, [pc, #504]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ed8e:	7018      	strb	r0, [r3, #0]
      gMCUBufB[0] = c;
 800ed90:	4b7e      	ldr	r3, [pc, #504]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ed92:	7018      	strb	r0, [r3, #0]
      break;
 800ed94:	e7b2      	b.n	800ecfc <transformBlockReduce+0x38>
      gMCUBufR[128] = c;
 800ed96:	4b7b      	ldr	r3, [pc, #492]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ed98:	f883 0080 	strb.w	r0, [r3, #128]	@ 0x80
      gMCUBufG[128] = c;
 800ed9c:	4b7a      	ldr	r3, [pc, #488]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ed9e:	f883 0080 	strb.w	r0, [r3, #128]	@ 0x80
      gMCUBufB[128] = c;
 800eda2:	4b7a      	ldr	r3, [pc, #488]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800eda4:	f883 0080 	strb.w	r0, [r3, #128]	@ 0x80
      break;
 800eda8:	e7a8      	b.n	800ecfc <transformBlockReduce+0x38>
      cbG = ((c * 88U) >> 8U) - 44U;
 800edaa:	2558      	movs	r5, #88	@ 0x58
 800edac:	fb00 f505 	mul.w	r5, r0, r5
 800edb0:	0a2d      	lsrs	r5, r5, #8
 800edb2:	3d2c      	subs	r5, #44	@ 0x2c
 800edb4:	b22d      	sxth	r5, r5
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 800edb6:	4e74      	ldr	r6, [pc, #464]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800edb8:	4629      	mov	r1, r5
 800edba:	7830      	ldrb	r0, [r6, #0]
 800edbc:	f7ff fc55 	bl	800e66a <subAndClamp>
 800edc0:	7030      	strb	r0, [r6, #0]
      gMCUBufG[128] = subAndClamp(gMCUBufG[128], cbG);
 800edc2:	4629      	mov	r1, r5
 800edc4:	f896 0080 	ldrb.w	r0, [r6, #128]	@ 0x80
 800edc8:	f7ff fc4f 	bl	800e66a <subAndClamp>
 800edcc:	f886 0080 	strb.w	r0, [r6, #128]	@ 0x80
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 800edd0:	23c6      	movs	r3, #198	@ 0xc6
 800edd2:	fb04 f303 	mul.w	r3, r4, r3
 800edd6:	eb04 2413 	add.w	r4, r4, r3, lsr #8
 800edda:	b2a4      	uxth	r4, r4
 800eddc:	3ce3      	subs	r4, #227	@ 0xe3
 800edde:	b224      	sxth	r4, r4
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 800ede0:	4d6a      	ldr	r5, [pc, #424]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ede2:	4621      	mov	r1, r4
 800ede4:	7828      	ldrb	r0, [r5, #0]
 800ede6:	f7ff fc31 	bl	800e64c <addAndClamp>
 800edea:	7028      	strb	r0, [r5, #0]
      gMCUBufB[128] = addAndClamp(gMCUBufB[128], cbB);
 800edec:	4621      	mov	r1, r4
 800edee:	f895 0080 	ldrb.w	r0, [r5, #128]	@ 0x80
 800edf2:	f7ff fc2b 	bl	800e64c <addAndClamp>
 800edf6:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
      break;
 800edfa:	e77f      	b.n	800ecfc <transformBlockReduce+0x38>
      crR = (c + ((c * 103U) >> 8U)) - 179;
 800edfc:	2567      	movs	r5, #103	@ 0x67
 800edfe:	fb00 f505 	mul.w	r5, r0, r5
 800ee02:	eb00 2515 	add.w	r5, r0, r5, lsr #8
 800ee06:	b2ad      	uxth	r5, r5
 800ee08:	3db3      	subs	r5, #179	@ 0xb3
 800ee0a:	b22d      	sxth	r5, r5
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 800ee0c:	4e5d      	ldr	r6, [pc, #372]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ee0e:	4629      	mov	r1, r5
 800ee10:	7830      	ldrb	r0, [r6, #0]
 800ee12:	f7ff fc1b 	bl	800e64c <addAndClamp>
 800ee16:	7030      	strb	r0, [r6, #0]
      gMCUBufR[128] = addAndClamp(gMCUBufR[128], crR);
 800ee18:	4629      	mov	r1, r5
 800ee1a:	f896 0080 	ldrb.w	r0, [r6, #128]	@ 0x80
 800ee1e:	f7ff fc15 	bl	800e64c <addAndClamp>
 800ee22:	f886 0080 	strb.w	r0, [r6, #128]	@ 0x80
      crG = ((c * 183U) >> 8U) - 91;
 800ee26:	23b7      	movs	r3, #183	@ 0xb7
 800ee28:	fb03 f404 	mul.w	r4, r3, r4
 800ee2c:	0a24      	lsrs	r4, r4, #8
 800ee2e:	3c5b      	subs	r4, #91	@ 0x5b
 800ee30:	b224      	sxth	r4, r4
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 800ee32:	4d55      	ldr	r5, [pc, #340]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ee34:	4621      	mov	r1, r4
 800ee36:	7828      	ldrb	r0, [r5, #0]
 800ee38:	f7ff fc17 	bl	800e66a <subAndClamp>
 800ee3c:	7028      	strb	r0, [r5, #0]
      gMCUBufG[128] = subAndClamp(gMCUBufG[128], crG);
 800ee3e:	4621      	mov	r1, r4
 800ee40:	f895 0080 	ldrb.w	r0, [r5, #128]	@ 0x80
 800ee44:	f7ff fc11 	bl	800e66a <subAndClamp>
 800ee48:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
      break;
 800ee4c:	e756      	b.n	800ecfc <transformBlockReduce+0x38>
    switch (mcuBlock) {
 800ee4e:	2d03      	cmp	r5, #3
 800ee50:	f63f af54 	bhi.w	800ecfc <transformBlockReduce+0x38>
 800ee54:	e8df f005 	tbb	[pc, r5]
 800ee58:	3c130902 	.word	0x3c130902
      gMCUBufR[0] = c;
 800ee5c:	4b49      	ldr	r3, [pc, #292]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ee5e:	7018      	strb	r0, [r3, #0]
      gMCUBufG[0] = c;
 800ee60:	4b49      	ldr	r3, [pc, #292]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ee62:	7018      	strb	r0, [r3, #0]
      gMCUBufB[0] = c;
 800ee64:	4b49      	ldr	r3, [pc, #292]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ee66:	7018      	strb	r0, [r3, #0]
      break;
 800ee68:	e748      	b.n	800ecfc <transformBlockReduce+0x38>
      gMCUBufR[64] = c;
 800ee6a:	4b46      	ldr	r3, [pc, #280]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ee6c:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
      gMCUBufG[64] = c;
 800ee70:	4b45      	ldr	r3, [pc, #276]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ee72:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
      gMCUBufB[64] = c;
 800ee76:	4b45      	ldr	r3, [pc, #276]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ee78:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
      break;
 800ee7c:	e73e      	b.n	800ecfc <transformBlockReduce+0x38>
      cbG = ((c * 88U) >> 8U) - 44U;
 800ee7e:	2558      	movs	r5, #88	@ 0x58
 800ee80:	fb00 f505 	mul.w	r5, r0, r5
 800ee84:	0a2d      	lsrs	r5, r5, #8
 800ee86:	3d2c      	subs	r5, #44	@ 0x2c
 800ee88:	b22d      	sxth	r5, r5
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 800ee8a:	4e3f      	ldr	r6, [pc, #252]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ee8c:	4629      	mov	r1, r5
 800ee8e:	7830      	ldrb	r0, [r6, #0]
 800ee90:	f7ff fbeb 	bl	800e66a <subAndClamp>
 800ee94:	7030      	strb	r0, [r6, #0]
      gMCUBufG[64] = subAndClamp(gMCUBufG[64], cbG);
 800ee96:	4629      	mov	r1, r5
 800ee98:	f896 0040 	ldrb.w	r0, [r6, #64]	@ 0x40
 800ee9c:	f7ff fbe5 	bl	800e66a <subAndClamp>
 800eea0:	f886 0040 	strb.w	r0, [r6, #64]	@ 0x40
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 800eea4:	23c6      	movs	r3, #198	@ 0xc6
 800eea6:	fb04 f303 	mul.w	r3, r4, r3
 800eeaa:	eb04 2413 	add.w	r4, r4, r3, lsr #8
 800eeae:	b2a4      	uxth	r4, r4
 800eeb0:	3ce3      	subs	r4, #227	@ 0xe3
 800eeb2:	b224      	sxth	r4, r4
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 800eeb4:	4d35      	ldr	r5, [pc, #212]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800eeb6:	4621      	mov	r1, r4
 800eeb8:	7828      	ldrb	r0, [r5, #0]
 800eeba:	f7ff fbc7 	bl	800e64c <addAndClamp>
 800eebe:	7028      	strb	r0, [r5, #0]
      gMCUBufB[64] = addAndClamp(gMCUBufB[64], cbB);
 800eec0:	4621      	mov	r1, r4
 800eec2:	f895 0040 	ldrb.w	r0, [r5, #64]	@ 0x40
 800eec6:	f7ff fbc1 	bl	800e64c <addAndClamp>
 800eeca:	f885 0040 	strb.w	r0, [r5, #64]	@ 0x40
      break;
 800eece:	e715      	b.n	800ecfc <transformBlockReduce+0x38>
      crR = (c + ((c * 103U) >> 8U)) - 179;
 800eed0:	2567      	movs	r5, #103	@ 0x67
 800eed2:	fb00 f505 	mul.w	r5, r0, r5
 800eed6:	eb00 2515 	add.w	r5, r0, r5, lsr #8
 800eeda:	b2ad      	uxth	r5, r5
 800eedc:	3db3      	subs	r5, #179	@ 0xb3
 800eede:	b22d      	sxth	r5, r5
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 800eee0:	4e28      	ldr	r6, [pc, #160]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800eee2:	4629      	mov	r1, r5
 800eee4:	7830      	ldrb	r0, [r6, #0]
 800eee6:	f7ff fbb1 	bl	800e64c <addAndClamp>
 800eeea:	7030      	strb	r0, [r6, #0]
      gMCUBufR[64] = addAndClamp(gMCUBufR[64], crR);
 800eeec:	4629      	mov	r1, r5
 800eeee:	f896 0040 	ldrb.w	r0, [r6, #64]	@ 0x40
 800eef2:	f7ff fbab 	bl	800e64c <addAndClamp>
 800eef6:	f886 0040 	strb.w	r0, [r6, #64]	@ 0x40
      crG = ((c * 183U) >> 8U) - 91;
 800eefa:	23b7      	movs	r3, #183	@ 0xb7
 800eefc:	fb03 f404 	mul.w	r4, r3, r4
 800ef00:	0a24      	lsrs	r4, r4, #8
 800ef02:	3c5b      	subs	r4, #91	@ 0x5b
 800ef04:	b224      	sxth	r4, r4
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 800ef06:	4d20      	ldr	r5, [pc, #128]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ef08:	4621      	mov	r1, r4
 800ef0a:	7828      	ldrb	r0, [r5, #0]
 800ef0c:	f7ff fbad 	bl	800e66a <subAndClamp>
 800ef10:	7028      	strb	r0, [r5, #0]
      gMCUBufG[64] = subAndClamp(gMCUBufG[64], crG);
 800ef12:	4621      	mov	r1, r4
 800ef14:	f895 0040 	ldrb.w	r0, [r5, #64]	@ 0x40
 800ef18:	f7ff fba7 	bl	800e66a <subAndClamp>
 800ef1c:	f885 0040 	strb.w	r0, [r5, #64]	@ 0x40
      break;
 800ef20:	e6ec      	b.n	800ecfc <transformBlockReduce+0x38>
    switch (mcuBlock) {
 800ef22:	2d05      	cmp	r5, #5
 800ef24:	f63f aeea 	bhi.w	800ecfc <transformBlockReduce+0x38>
 800ef28:	e8df f005 	tbb	[pc, r5]
 800ef2c:	1e140a03 	.word	0x1e140a03
 800ef30:	7732      	.short	0x7732
      gMCUBufR[0] = c;
 800ef32:	4b14      	ldr	r3, [pc, #80]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ef34:	7018      	strb	r0, [r3, #0]
      gMCUBufG[0] = c;
 800ef36:	4b14      	ldr	r3, [pc, #80]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ef38:	7018      	strb	r0, [r3, #0]
      gMCUBufB[0] = c;
 800ef3a:	4b14      	ldr	r3, [pc, #80]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ef3c:	7018      	strb	r0, [r3, #0]
      break;
 800ef3e:	e6dd      	b.n	800ecfc <transformBlockReduce+0x38>
      gMCUBufR[64] = c;
 800ef40:	4b10      	ldr	r3, [pc, #64]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ef42:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
      gMCUBufG[64] = c;
 800ef46:	4b10      	ldr	r3, [pc, #64]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ef48:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
      gMCUBufB[64] = c;
 800ef4c:	4b0f      	ldr	r3, [pc, #60]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ef4e:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
      break;
 800ef52:	e6d3      	b.n	800ecfc <transformBlockReduce+0x38>
      gMCUBufR[128] = c;
 800ef54:	4b0b      	ldr	r3, [pc, #44]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ef56:	f883 0080 	strb.w	r0, [r3, #128]	@ 0x80
      gMCUBufG[128] = c;
 800ef5a:	4b0b      	ldr	r3, [pc, #44]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ef5c:	f883 0080 	strb.w	r0, [r3, #128]	@ 0x80
      gMCUBufB[128] = c;
 800ef60:	4b0a      	ldr	r3, [pc, #40]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ef62:	f883 0080 	strb.w	r0, [r3, #128]	@ 0x80
      break;
 800ef66:	e6c9      	b.n	800ecfc <transformBlockReduce+0x38>
      gMCUBufR[192] = c;
 800ef68:	4b06      	ldr	r3, [pc, #24]	@ (800ef84 <transformBlockReduce+0x2c0>)
 800ef6a:	f883 00c0 	strb.w	r0, [r3, #192]	@ 0xc0
      gMCUBufG[192] = c;
 800ef6e:	4b06      	ldr	r3, [pc, #24]	@ (800ef88 <transformBlockReduce+0x2c4>)
 800ef70:	f883 00c0 	strb.w	r0, [r3, #192]	@ 0xc0
      gMCUBufB[192] = c;
 800ef74:	4b05      	ldr	r3, [pc, #20]	@ (800ef8c <transformBlockReduce+0x2c8>)
 800ef76:	f883 00c0 	strb.w	r0, [r3, #192]	@ 0xc0
      break;
 800ef7a:	e6bf      	b.n	800ecfc <transformBlockReduce+0x38>
 800ef7c:	2000cc0c 	.word	0x2000cc0c
 800ef80:	2000c36f 	.word	0x2000c36f
 800ef84:	2000cb0c 	.word	0x2000cb0c
 800ef88:	2000ca0c 	.word	0x2000ca0c
 800ef8c:	2000c90c 	.word	0x2000c90c
      cbG = ((c * 88U) >> 8U) - 44U;
 800ef90:	2558      	movs	r5, #88	@ 0x58
 800ef92:	fb00 f505 	mul.w	r5, r0, r5
 800ef96:	0a2d      	lsrs	r5, r5, #8
 800ef98:	3d2c      	subs	r5, #44	@ 0x2c
 800ef9a:	b22d      	sxth	r5, r5
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], cbG);
 800ef9c:	4e41      	ldr	r6, [pc, #260]	@ (800f0a4 <transformBlockReduce+0x3e0>)
 800ef9e:	4629      	mov	r1, r5
 800efa0:	7830      	ldrb	r0, [r6, #0]
 800efa2:	f7ff fb62 	bl	800e66a <subAndClamp>
 800efa6:	7030      	strb	r0, [r6, #0]
      gMCUBufG[64] = subAndClamp(gMCUBufG[64], cbG);
 800efa8:	4629      	mov	r1, r5
 800efaa:	f896 0040 	ldrb.w	r0, [r6, #64]	@ 0x40
 800efae:	f7ff fb5c 	bl	800e66a <subAndClamp>
 800efb2:	f886 0040 	strb.w	r0, [r6, #64]	@ 0x40
      gMCUBufG[128] = subAndClamp(gMCUBufG[128], cbG);
 800efb6:	4629      	mov	r1, r5
 800efb8:	f896 0080 	ldrb.w	r0, [r6, #128]	@ 0x80
 800efbc:	f7ff fb55 	bl	800e66a <subAndClamp>
 800efc0:	f886 0080 	strb.w	r0, [r6, #128]	@ 0x80
      gMCUBufG[192] = subAndClamp(gMCUBufG[192], cbG);
 800efc4:	4629      	mov	r1, r5
 800efc6:	f896 00c0 	ldrb.w	r0, [r6, #192]	@ 0xc0
 800efca:	f7ff fb4e 	bl	800e66a <subAndClamp>
 800efce:	f886 00c0 	strb.w	r0, [r6, #192]	@ 0xc0
      cbB = (c + ((c * 198U) >> 8U)) - 227U;
 800efd2:	23c6      	movs	r3, #198	@ 0xc6
 800efd4:	fb04 f303 	mul.w	r3, r4, r3
 800efd8:	eb04 2413 	add.w	r4, r4, r3, lsr #8
 800efdc:	b2a4      	uxth	r4, r4
 800efde:	3ce3      	subs	r4, #227	@ 0xe3
 800efe0:	b224      	sxth	r4, r4
      gMCUBufB[0] = addAndClamp(gMCUBufB[0], cbB);
 800efe2:	4d31      	ldr	r5, [pc, #196]	@ (800f0a8 <transformBlockReduce+0x3e4>)
 800efe4:	4621      	mov	r1, r4
 800efe6:	7828      	ldrb	r0, [r5, #0]
 800efe8:	f7ff fb30 	bl	800e64c <addAndClamp>
 800efec:	7028      	strb	r0, [r5, #0]
      gMCUBufB[64] = addAndClamp(gMCUBufB[64], cbB);
 800efee:	4621      	mov	r1, r4
 800eff0:	f895 0040 	ldrb.w	r0, [r5, #64]	@ 0x40
 800eff4:	f7ff fb2a 	bl	800e64c <addAndClamp>
 800eff8:	f885 0040 	strb.w	r0, [r5, #64]	@ 0x40
      gMCUBufB[128] = addAndClamp(gMCUBufB[128], cbB);
 800effc:	4621      	mov	r1, r4
 800effe:	f895 0080 	ldrb.w	r0, [r5, #128]	@ 0x80
 800f002:	f7ff fb23 	bl	800e64c <addAndClamp>
 800f006:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
      gMCUBufB[192] = addAndClamp(gMCUBufB[192], cbB);
 800f00a:	4621      	mov	r1, r4
 800f00c:	f895 00c0 	ldrb.w	r0, [r5, #192]	@ 0xc0
 800f010:	f7ff fb1c 	bl	800e64c <addAndClamp>
 800f014:	f885 00c0 	strb.w	r0, [r5, #192]	@ 0xc0
      break;
 800f018:	e670      	b.n	800ecfc <transformBlockReduce+0x38>
      crR = (c + ((c * 103U) >> 8U)) - 179;
 800f01a:	2567      	movs	r5, #103	@ 0x67
 800f01c:	fb00 f505 	mul.w	r5, r0, r5
 800f020:	eb00 2515 	add.w	r5, r0, r5, lsr #8
 800f024:	b2ad      	uxth	r5, r5
 800f026:	3db3      	subs	r5, #179	@ 0xb3
 800f028:	b22d      	sxth	r5, r5
      gMCUBufR[0] = addAndClamp(gMCUBufR[0], crR);
 800f02a:	4e20      	ldr	r6, [pc, #128]	@ (800f0ac <transformBlockReduce+0x3e8>)
 800f02c:	4629      	mov	r1, r5
 800f02e:	7830      	ldrb	r0, [r6, #0]
 800f030:	f7ff fb0c 	bl	800e64c <addAndClamp>
 800f034:	7030      	strb	r0, [r6, #0]
      gMCUBufR[64] = addAndClamp(gMCUBufR[64], crR);
 800f036:	4629      	mov	r1, r5
 800f038:	f896 0040 	ldrb.w	r0, [r6, #64]	@ 0x40
 800f03c:	f7ff fb06 	bl	800e64c <addAndClamp>
 800f040:	f886 0040 	strb.w	r0, [r6, #64]	@ 0x40
      gMCUBufR[128] = addAndClamp(gMCUBufR[128], crR);
 800f044:	4629      	mov	r1, r5
 800f046:	f896 0080 	ldrb.w	r0, [r6, #128]	@ 0x80
 800f04a:	f7ff faff 	bl	800e64c <addAndClamp>
 800f04e:	f886 0080 	strb.w	r0, [r6, #128]	@ 0x80
      gMCUBufR[192] = addAndClamp(gMCUBufR[192], crR);
 800f052:	4629      	mov	r1, r5
 800f054:	f896 00c0 	ldrb.w	r0, [r6, #192]	@ 0xc0
 800f058:	f7ff faf8 	bl	800e64c <addAndClamp>
 800f05c:	f886 00c0 	strb.w	r0, [r6, #192]	@ 0xc0
      crG = ((c * 183U) >> 8U) - 91;
 800f060:	23b7      	movs	r3, #183	@ 0xb7
 800f062:	fb03 f404 	mul.w	r4, r3, r4
 800f066:	0a24      	lsrs	r4, r4, #8
 800f068:	3c5b      	subs	r4, #91	@ 0x5b
 800f06a:	b224      	sxth	r4, r4
      gMCUBufG[0] = subAndClamp(gMCUBufG[0], crG);
 800f06c:	4d0d      	ldr	r5, [pc, #52]	@ (800f0a4 <transformBlockReduce+0x3e0>)
 800f06e:	4621      	mov	r1, r4
 800f070:	7828      	ldrb	r0, [r5, #0]
 800f072:	f7ff fafa 	bl	800e66a <subAndClamp>
 800f076:	7028      	strb	r0, [r5, #0]
      gMCUBufG[64] = subAndClamp(gMCUBufG[64], crG);
 800f078:	4621      	mov	r1, r4
 800f07a:	f895 0040 	ldrb.w	r0, [r5, #64]	@ 0x40
 800f07e:	f7ff faf4 	bl	800e66a <subAndClamp>
 800f082:	f885 0040 	strb.w	r0, [r5, #64]	@ 0x40
      gMCUBufG[128] = subAndClamp(gMCUBufG[128], crG);
 800f086:	4621      	mov	r1, r4
 800f088:	f895 0080 	ldrb.w	r0, [r5, #128]	@ 0x80
 800f08c:	f7ff faed 	bl	800e66a <subAndClamp>
 800f090:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
      gMCUBufG[192] = subAndClamp(gMCUBufG[192], crG);
 800f094:	4621      	mov	r1, r4
 800f096:	f895 00c0 	ldrb.w	r0, [r5, #192]	@ 0xc0
 800f09a:	f7ff fae6 	bl	800e66a <subAndClamp>
 800f09e:	f885 00c0 	strb.w	r0, [r5, #192]	@ 0xc0
}
 800f0a2:	e62b      	b.n	800ecfc <transformBlockReduce+0x38>
 800f0a4:	2000ca0c 	.word	0x2000ca0c
 800f0a8:	2000c90c 	.word	0x2000c90c
 800f0ac:	2000cb0c 	.word	0x2000cb0c

0800f0b0 <decodeNextMCU>:

static uint8 decodeNextMCU(void) {
 800f0b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint8 status;
  uint8 mcuBlock;

  if (gRestartInterval) {
 800f0b4:	4b73      	ldr	r3, [pc, #460]	@ (800f284 <decodeNextMCU+0x1d4>)
 800f0b6:	881b      	ldrh	r3, [r3, #0]
 800f0b8:	b133      	cbz	r3, 800f0c8 <decodeNextMCU+0x18>
    if (gRestartsLeft == 0) {
 800f0ba:	4b73      	ldr	r3, [pc, #460]	@ (800f288 <decodeNextMCU+0x1d8>)
 800f0bc:	881b      	ldrh	r3, [r3, #0]
 800f0be:	b133      	cbz	r3, 800f0ce <decodeNextMCU+0x1e>
      status = processRestart();
      if (status)
        return status;
    }
    gRestartsLeft--;
 800f0c0:	4a71      	ldr	r2, [pc, #452]	@ (800f288 <decodeNextMCU+0x1d8>)
 800f0c2:	8813      	ldrh	r3, [r2, #0]
 800f0c4:	3b01      	subs	r3, #1
 800f0c6:	8013      	strh	r3, [r2, #0]
            break;
        }
      }

      while (k < 64)
        gCoeffBuf[ZAG[k++]] = 0;
 800f0c8:	f04f 0800 	mov.w	r8, #0
 800f0cc:	e09b      	b.n	800f206 <decodeNextMCU+0x156>
      status = processRestart();
 800f0ce:	f7fe fe05 	bl	800dcdc <processRestart>
      if (status)
 800f0d2:	2800      	cmp	r0, #0
 800f0d4:	d0f4      	beq.n	800f0c0 <decodeNextMCU+0x10>
 800f0d6:	e0d1      	b.n	800f27c <decodeNextMCU+0x1cc>
    const int16 *pQ = compQuant ? gQuant1 : gQuant0;
 800f0d8:	4f6c      	ldr	r7, [pc, #432]	@ (800f28c <decodeNextMCU+0x1dc>)
 800f0da:	e0a3      	b.n	800f224 <decodeNextMCU+0x174>
    uint8 s = huffDecode(compDCTab ? &gHuffTab1 : &gHuffTab0,
 800f0dc:	486c      	ldr	r0, [pc, #432]	@ (800f290 <decodeNextMCU+0x1e0>)
 800f0de:	496d      	ldr	r1, [pc, #436]	@ (800f294 <decodeNextMCU+0x1e4>)
 800f0e0:	e0a5      	b.n	800f22e <decodeNextMCU+0x17e>
      r = getBits2(numExtraBits);
 800f0e2:	f7fe fabc 	bl	800d65e <getBits2>
 800f0e6:	e0aa      	b.n	800f23e <decodeNextMCU+0x18e>
        s = huffDecode(compACTab ? &gHuffTab3 : &gHuffTab2,
 800f0e8:	486b      	ldr	r0, [pc, #428]	@ (800f298 <decodeNextMCU+0x1e8>)
 800f0ea:	496c      	ldr	r1, [pc, #432]	@ (800f29c <decodeNextMCU+0x1ec>)
 800f0ec:	e012      	b.n	800f114 <decodeNextMCU+0x64>
          getBits2(numExtraBits);
 800f0ee:	4638      	mov	r0, r7
 800f0f0:	f7fe fab5 	bl	800d65e <getBits2>
 800f0f4:	e014      	b.n	800f120 <decodeNextMCU+0x70>
          if (r == 15) {
 800f0f6:	2c0f      	cmp	r4, #15
 800f0f8:	d120      	bne.n	800f13c <decodeNextMCU+0x8c>
            if ((k + 16) > 64)
 800f0fa:	2d30      	cmp	r5, #48	@ 0x30
 800f0fc:	f200 80bd 	bhi.w	800f27a <decodeNextMCU+0x1ca>
            k += (16 - 1);
 800f100:	350f      	adds	r5, #15
 800f102:	b2ed      	uxtb	r5, r5
      for (k = 1; k < 64; k++) {
 800f104:	3501      	adds	r5, #1
 800f106:	b2ed      	uxtb	r5, r5
 800f108:	2d3f      	cmp	r5, #63	@ 0x3f
 800f10a:	d817      	bhi.n	800f13c <decodeNextMCU+0x8c>
        s = huffDecode(compACTab ? &gHuffTab3 : &gHuffTab2,
 800f10c:	2e00      	cmp	r6, #0
 800f10e:	d0eb      	beq.n	800f0e8 <decodeNextMCU+0x38>
 800f110:	4863      	ldr	r0, [pc, #396]	@ (800f2a0 <decodeNextMCU+0x1f0>)
 800f112:	4964      	ldr	r1, [pc, #400]	@ (800f2a4 <decodeNextMCU+0x1f4>)
 800f114:	f7fe fb55 	bl	800d7c2 <huffDecode>
 800f118:	4604      	mov	r4, r0
        if (numExtraBits)
 800f11a:	f010 070f 	ands.w	r7, r0, #15
 800f11e:	d1e6      	bne.n	800f0ee <decodeNextMCU+0x3e>
        r = s >> 4;
 800f120:	f3c4 1407 	ubfx	r4, r4, #4, #8
        if (s) {
 800f124:	2f00      	cmp	r7, #0
 800f126:	d0e6      	beq.n	800f0f6 <decodeNextMCU+0x46>
          if (r) {
 800f128:	2c00      	cmp	r4, #0
 800f12a:	d0eb      	beq.n	800f104 <decodeNextMCU+0x54>
            if ((k + r) > 63)
 800f12c:	192b      	adds	r3, r5, r4
 800f12e:	2b3f      	cmp	r3, #63	@ 0x3f
 800f130:	f300 80a1 	bgt.w	800f276 <decodeNextMCU+0x1c6>
            k = (uint8)(k + r);
 800f134:	b2dd      	uxtb	r5, r3
 800f136:	e7e5      	b.n	800f104 <decodeNextMCU+0x54>
      for (k = 1; k < 64; k++) {
 800f138:	2501      	movs	r5, #1
 800f13a:	e7e5      	b.n	800f108 <decodeNextMCU+0x58>
      transformBlockReduce(mcuBlock);
 800f13c:	4640      	mov	r0, r8
 800f13e:	f7ff fdc1 	bl	800ecc4 <transformBlockReduce>
 800f142:	e05c      	b.n	800f1fe <decodeNextMCU+0x14e>
        s = huffDecode(compACTab ? &gHuffTab3 : &gHuffTab2,
 800f144:	4854      	ldr	r0, [pc, #336]	@ (800f298 <decodeNextMCU+0x1e8>)
 800f146:	4955      	ldr	r1, [pc, #340]	@ (800f29c <decodeNextMCU+0x1ec>)
 800f148:	f7fe fb3b 	bl	800d7c2 <huffDecode>
 800f14c:	4605      	mov	r5, r0
        if (numExtraBits)
 800f14e:	f010 090f 	ands.w	r9, r0, #15
 800f152:	d11c      	bne.n	800f18e <decodeNextMCU+0xde>
        extraBits = 0;
 800f154:	2000      	movs	r0, #0
        r = s >> 4;
 800f156:	f3c5 1507 	ubfx	r5, r5, #4, #8
 800f15a:	462b      	mov	r3, r5
        if (s) {
 800f15c:	f1b9 0f00 	cmp.w	r9, #0
 800f160:	d02b      	beq.n	800f1ba <decodeNextMCU+0x10a>
          if (r) {
 800f162:	b9c5      	cbnz	r5, 800f196 <decodeNextMCU+0xe6>
          ac = huffExtend(extraBits, s);
 800f164:	4649      	mov	r1, r9
 800f166:	f7fe fb1b 	bl	800d7a0 <huffExtend>
          gCoeffBuf[ZAG[k]] = ac * pQ[k];
 800f16a:	f837 3014 	ldrh.w	r3, [r7, r4, lsl #1]
 800f16e:	4a4e      	ldr	r2, [pc, #312]	@ (800f2a8 <decodeNextMCU+0x1f8>)
 800f170:	5712      	ldrsb	r2, [r2, r4]
 800f172:	fb10 f003 	smulbb	r0, r0, r3
 800f176:	4b4d      	ldr	r3, [pc, #308]	@ (800f2ac <decodeNextMCU+0x1fc>)
 800f178:	f823 0012 	strh.w	r0, [r3, r2, lsl #1]
      for (k = 1; k < 64; k++) {
 800f17c:	3401      	adds	r4, #1
 800f17e:	b2e4      	uxtb	r4, r4
 800f180:	2c3f      	cmp	r4, #63	@ 0x3f
 800f182:	d837      	bhi.n	800f1f4 <decodeNextMCU+0x144>
        s = huffDecode(compACTab ? &gHuffTab3 : &gHuffTab2,
 800f184:	2e00      	cmp	r6, #0
 800f186:	d0dd      	beq.n	800f144 <decodeNextMCU+0x94>
 800f188:	4845      	ldr	r0, [pc, #276]	@ (800f2a0 <decodeNextMCU+0x1f0>)
 800f18a:	4946      	ldr	r1, [pc, #280]	@ (800f2a4 <decodeNextMCU+0x1f4>)
 800f18c:	e7dc      	b.n	800f148 <decodeNextMCU+0x98>
          extraBits = getBits2(numExtraBits);
 800f18e:	4648      	mov	r0, r9
 800f190:	f7fe fa65 	bl	800d65e <getBits2>
 800f194:	e7df      	b.n	800f156 <decodeNextMCU+0xa6>
            if ((k + r) > 63)
 800f196:	4425      	add	r5, r4
 800f198:	2d3f      	cmp	r5, #63	@ 0x3f
 800f19a:	dd0b      	ble.n	800f1b4 <decodeNextMCU+0x104>
              return PJPG_DECODE_ERROR;
 800f19c:	201c      	movs	r0, #28
 800f19e:	e06d      	b.n	800f27c <decodeNextMCU+0x1cc>
              gCoeffBuf[ZAG[k++]] = 0;
 800f1a0:	1c62      	adds	r2, r4, #1
 800f1a2:	4941      	ldr	r1, [pc, #260]	@ (800f2a8 <decodeNextMCU+0x1f8>)
 800f1a4:	570c      	ldrsb	r4, [r1, r4]
 800f1a6:	4941      	ldr	r1, [pc, #260]	@ (800f2ac <decodeNextMCU+0x1fc>)
 800f1a8:	2500      	movs	r5, #0
 800f1aa:	f821 5014 	strh.w	r5, [r1, r4, lsl #1]
              r--;
 800f1ae:	3b01      	subs	r3, #1
 800f1b0:	b29b      	uxth	r3, r3
              gCoeffBuf[ZAG[k++]] = 0;
 800f1b2:	b2d4      	uxtb	r4, r2
            while (r) {
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d1f3      	bne.n	800f1a0 <decodeNextMCU+0xf0>
 800f1b8:	e7d4      	b.n	800f164 <decodeNextMCU+0xb4>
          if (r == 15) {
 800f1ba:	2d0f      	cmp	r5, #15
 800f1bc:	d11a      	bne.n	800f1f4 <decodeNextMCU+0x144>
            if ((k + 16) > 64)
 800f1be:	2c30      	cmp	r4, #48	@ 0x30
 800f1c0:	d85e      	bhi.n	800f280 <decodeNextMCU+0x1d0>
            for (r = 16; r > 0; r--)
 800f1c2:	2310      	movs	r3, #16
 800f1c4:	e009      	b.n	800f1da <decodeNextMCU+0x12a>
              gCoeffBuf[ZAG[k++]] = 0;
 800f1c6:	1c62      	adds	r2, r4, #1
 800f1c8:	4937      	ldr	r1, [pc, #220]	@ (800f2a8 <decodeNextMCU+0x1f8>)
 800f1ca:	5708      	ldrsb	r0, [r1, r4]
 800f1cc:	4937      	ldr	r1, [pc, #220]	@ (800f2ac <decodeNextMCU+0x1fc>)
 800f1ce:	2400      	movs	r4, #0
 800f1d0:	f821 4010 	strh.w	r4, [r1, r0, lsl #1]
            for (r = 16; r > 0; r--)
 800f1d4:	3b01      	subs	r3, #1
 800f1d6:	b29b      	uxth	r3, r3
              gCoeffBuf[ZAG[k++]] = 0;
 800f1d8:	b2d4      	uxtb	r4, r2
            for (r = 16; r > 0; r--)
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d1f3      	bne.n	800f1c6 <decodeNextMCU+0x116>
            k--;
 800f1de:	3c01      	subs	r4, #1
 800f1e0:	b2e4      	uxtb	r4, r4
 800f1e2:	e7cb      	b.n	800f17c <decodeNextMCU+0xcc>
        gCoeffBuf[ZAG[k++]] = 0;
 800f1e4:	1c63      	adds	r3, r4, #1
 800f1e6:	4a30      	ldr	r2, [pc, #192]	@ (800f2a8 <decodeNextMCU+0x1f8>)
 800f1e8:	5711      	ldrsb	r1, [r2, r4]
 800f1ea:	4a30      	ldr	r2, [pc, #192]	@ (800f2ac <decodeNextMCU+0x1fc>)
 800f1ec:	2000      	movs	r0, #0
 800f1ee:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
 800f1f2:	b2dc      	uxtb	r4, r3
      while (k < 64)
 800f1f4:	2c3f      	cmp	r4, #63	@ 0x3f
 800f1f6:	d9f5      	bls.n	800f1e4 <decodeNextMCU+0x134>

      transformBlock(mcuBlock);
 800f1f8:	4640      	mov	r0, r8
 800f1fa:	f7ff fcc3 	bl	800eb84 <transformBlock>
  for (mcuBlock = 0; mcuBlock < gMaxBlocksPerMCU; mcuBlock++) {
 800f1fe:	f108 0801 	add.w	r8, r8, #1
 800f202:	fa5f f888 	uxtb.w	r8, r8
 800f206:	4b2a      	ldr	r3, [pc, #168]	@ (800f2b0 <decodeNextMCU+0x200>)
 800f208:	781b      	ldrb	r3, [r3, #0]
 800f20a:	4543      	cmp	r3, r8
 800f20c:	d931      	bls.n	800f272 <decodeNextMCU+0x1c2>
    uint8 componentID = gMCUOrg[mcuBlock];
 800f20e:	4b29      	ldr	r3, [pc, #164]	@ (800f2b4 <decodeNextMCU+0x204>)
 800f210:	f813 4008 	ldrb.w	r4, [r3, r8]
    uint8 compQuant = gCompQuant[componentID];
 800f214:	4b28      	ldr	r3, [pc, #160]	@ (800f2b8 <decodeNextMCU+0x208>)
 800f216:	5d1a      	ldrb	r2, [r3, r4]
    uint8 compDCTab = gCompDCTab[componentID];
 800f218:	4b28      	ldr	r3, [pc, #160]	@ (800f2bc <decodeNextMCU+0x20c>)
 800f21a:	5d1b      	ldrb	r3, [r3, r4]
    const int16 *pQ = compQuant ? gQuant1 : gQuant0;
 800f21c:	2a00      	cmp	r2, #0
 800f21e:	f43f af5b 	beq.w	800f0d8 <decodeNextMCU+0x28>
 800f222:	4f27      	ldr	r7, [pc, #156]	@ (800f2c0 <decodeNextMCU+0x210>)
    uint8 s = huffDecode(compDCTab ? &gHuffTab1 : &gHuffTab0,
 800f224:	2b00      	cmp	r3, #0
 800f226:	f43f af59 	beq.w	800f0dc <decodeNextMCU+0x2c>
 800f22a:	4826      	ldr	r0, [pc, #152]	@ (800f2c4 <decodeNextMCU+0x214>)
 800f22c:	4926      	ldr	r1, [pc, #152]	@ (800f2c8 <decodeNextMCU+0x218>)
 800f22e:	f7fe fac8 	bl	800d7c2 <huffDecode>
 800f232:	4605      	mov	r5, r0
    if (numExtraBits)
 800f234:	f010 000f 	ands.w	r0, r0, #15
 800f238:	f47f af53 	bne.w	800f0e2 <decodeNextMCU+0x32>
    r = 0;
 800f23c:	2000      	movs	r0, #0
    dc = huffExtend(r, s);
 800f23e:	4629      	mov	r1, r5
 800f240:	f7fe faae 	bl	800d7a0 <huffExtend>
    dc = dc + gLastDC[componentID];
 800f244:	4a21      	ldr	r2, [pc, #132]	@ (800f2cc <decodeNextMCU+0x21c>)
 800f246:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 800f24a:	fa13 f380 	uxtah	r3, r3, r0
 800f24e:	b29b      	uxth	r3, r3
    gLastDC[componentID] = dc;
 800f250:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    gCoeffBuf[0] = dc * pQ[0];
 800f254:	f9b7 2000 	ldrsh.w	r2, [r7]
 800f258:	fb12 f303 	smulbb	r3, r2, r3
 800f25c:	4a13      	ldr	r2, [pc, #76]	@ (800f2ac <decodeNextMCU+0x1fc>)
 800f25e:	8013      	strh	r3, [r2, #0]
    compACTab = gCompACTab[componentID];
 800f260:	4b1b      	ldr	r3, [pc, #108]	@ (800f2d0 <decodeNextMCU+0x220>)
 800f262:	5d1e      	ldrb	r6, [r3, r4]
    if (gReduce) {
 800f264:	4b1b      	ldr	r3, [pc, #108]	@ (800f2d4 <decodeNextMCU+0x224>)
 800f266:	781b      	ldrb	r3, [r3, #0]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	f47f af65 	bne.w	800f138 <decodeNextMCU+0x88>
      for (k = 1; k < 64; k++) {
 800f26e:	2401      	movs	r4, #1
 800f270:	e786      	b.n	800f180 <decodeNextMCU+0xd0>
    }
  }

  return 0;
 800f272:	2000      	movs	r0, #0
 800f274:	e002      	b.n	800f27c <decodeNextMCU+0x1cc>
              return PJPG_DECODE_ERROR;
 800f276:	201c      	movs	r0, #28
 800f278:	e000      	b.n	800f27c <decodeNextMCU+0x1cc>
              return PJPG_DECODE_ERROR;
 800f27a:	201c      	movs	r0, #28
}
 800f27c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
              return PJPG_DECODE_ERROR;
 800f280:	201c      	movs	r0, #28
 800f282:	e7fb      	b.n	800f27c <decodeNextMCU+0x1cc>
 800f284:	2000c380 	.word	0x2000c380
 800f288:	2000c37c 	.word	0x2000c37c
 800f28c:	2000c88c 	.word	0x2000c88c
 800f290:	2000c7b4 	.word	0x2000c7b4
 800f294:	2000c7a4 	.word	0x2000c7a4
 800f298:	2000c6f4 	.word	0x2000c6f4
 800f29c:	2000c5f4 	.word	0x2000c5f4
 800f2a0:	2000c5a4 	.word	0x2000c5a4
 800f2a4:	2000c4a4 	.word	0x2000c4a4
 800f2a8:	0802d784 	.word	0x0802d784
 800f2ac:	2000cc0c 	.word	0x2000cc0c
 800f2b0:	2000c36e 	.word	0x2000c36e
 800f2b4:	2000c360 	.word	0x2000c360
 800f2b8:	2000c384 	.word	0x2000c384
 800f2bc:	2000c374 	.word	0x2000c374
 800f2c0:	2000c80c 	.word	0x2000c80c
 800f2c4:	2000c754 	.word	0x2000c754
 800f2c8:	2000c744 	.word	0x2000c744
 800f2cc:	2000c804 	.word	0x2000c804
 800f2d0:	2000c370 	.word	0x2000c370
 800f2d4:	2000c354 	.word	0x2000c354

0800f2d8 <pjpeg_decode_mcu>:

unsigned char pjpeg_decode_mcu(void) {
 800f2d8:	b508      	push	{r3, lr}
  uint8 status;

  if (gCallbackStatus)
 800f2da:	4b0d      	ldr	r3, [pc, #52]	@ (800f310 <pjpeg_decode_mcu+0x38>)
 800f2dc:	7818      	ldrb	r0, [r3, #0]
 800f2de:	b918      	cbnz	r0, 800f2e8 <pjpeg_decode_mcu+0x10>
    return gCallbackStatus;

  if (!gNumMCUSRemaining)
 800f2e0:	4b0c      	ldr	r3, [pc, #48]	@ (800f314 <pjpeg_decode_mcu+0x3c>)
 800f2e2:	881b      	ldrh	r3, [r3, #0]
 800f2e4:	b90b      	cbnz	r3, 800f2ea <pjpeg_decode_mcu+0x12>
    return PJPG_NO_MORE_BLOCKS;
 800f2e6:	2001      	movs	r0, #1
    return gCallbackStatus ? gCallbackStatus : status;

  gNumMCUSRemaining--;

  return 0;
}
 800f2e8:	bd08      	pop	{r3, pc}
  status = decodeNextMCU();
 800f2ea:	f7ff fee1 	bl	800f0b0 <decodeNextMCU>
  if ((status) || (gCallbackStatus))
 800f2ee:	4602      	mov	r2, r0
 800f2f0:	b938      	cbnz	r0, 800f302 <pjpeg_decode_mcu+0x2a>
 800f2f2:	4b07      	ldr	r3, [pc, #28]	@ (800f310 <pjpeg_decode_mcu+0x38>)
 800f2f4:	7818      	ldrb	r0, [r3, #0]
 800f2f6:	b920      	cbnz	r0, 800f302 <pjpeg_decode_mcu+0x2a>
  gNumMCUSRemaining--;
 800f2f8:	4a06      	ldr	r2, [pc, #24]	@ (800f314 <pjpeg_decode_mcu+0x3c>)
 800f2fa:	8813      	ldrh	r3, [r2, #0]
 800f2fc:	3b01      	subs	r3, #1
 800f2fe:	8013      	strh	r3, [r2, #0]
  return 0;
 800f300:	e7f2      	b.n	800f2e8 <pjpeg_decode_mcu+0x10>
    return gCallbackStatus ? gCallbackStatus : status;
 800f302:	4b03      	ldr	r3, [pc, #12]	@ (800f310 <pjpeg_decode_mcu+0x38>)
 800f304:	7818      	ldrb	r0, [r3, #0]
 800f306:	2800      	cmp	r0, #0
 800f308:	d1ee      	bne.n	800f2e8 <pjpeg_decode_mcu+0x10>
 800f30a:	4610      	mov	r0, r2
 800f30c:	e7ec      	b.n	800f2e8 <pjpeg_decode_mcu+0x10>
 800f30e:	bf00      	nop
 800f310:	2000c355 	.word	0x2000c355
 800f314:	2000c366 	.word	0x2000c366

0800f318 <pjpeg_decode_init>:

unsigned char
pjpeg_decode_init(pjpeg_image_info_t *pInfo,
                  pjpeg_need_bytes_callback_t pNeed_bytes_callback,
                  void *pCallback_data, unsigned char reduce) {
 800f318:	b538      	push	{r3, r4, r5, lr}
 800f31a:	4604      	mov	r4, r0
  uint8 status;

  pInfo->m_width = 0;
 800f31c:	2000      	movs	r0, #0
 800f31e:	6020      	str	r0, [r4, #0]
  pInfo->m_height = 0;
 800f320:	6060      	str	r0, [r4, #4]
  pInfo->m_comps = 0;
 800f322:	60a0      	str	r0, [r4, #8]
  pInfo->m_MCUSPerRow = 0;
 800f324:	60e0      	str	r0, [r4, #12]
  pInfo->m_MCUSPerCol = 0;
 800f326:	6120      	str	r0, [r4, #16]
  pInfo->m_scanType = PJPG_GRAYSCALE;
 800f328:	7520      	strb	r0, [r4, #20]
  pInfo->m_MCUWidth = 0;
 800f32a:	61a0      	str	r0, [r4, #24]
  pInfo->m_MCUHeight = 0;
 800f32c:	61e0      	str	r0, [r4, #28]
  pInfo->m_pMCUBufR = (unsigned char *)0;
 800f32e:	6220      	str	r0, [r4, #32]
  pInfo->m_pMCUBufG = (unsigned char *)0;
 800f330:	6260      	str	r0, [r4, #36]	@ 0x24
  pInfo->m_pMCUBufB = (unsigned char *)0;
 800f332:	62a0      	str	r0, [r4, #40]	@ 0x28

  g_pNeedBytesCallback = pNeed_bytes_callback;
 800f334:	4d2d      	ldr	r5, [pc, #180]	@ (800f3ec <pjpeg_decode_init+0xd4>)
 800f336:	6029      	str	r1, [r5, #0]
  g_pCallback_data = pCallback_data;
 800f338:	492d      	ldr	r1, [pc, #180]	@ (800f3f0 <pjpeg_decode_init+0xd8>)
 800f33a:	600a      	str	r2, [r1, #0]
  gCallbackStatus = 0;
 800f33c:	4a2d      	ldr	r2, [pc, #180]	@ (800f3f4 <pjpeg_decode_init+0xdc>)
 800f33e:	7010      	strb	r0, [r2, #0]
  gReduce = reduce;
 800f340:	4a2d      	ldr	r2, [pc, #180]	@ (800f3f8 <pjpeg_decode_init+0xe0>)
 800f342:	7013      	strb	r3, [r2, #0]

  status = init();
 800f344:	f7fe fc72 	bl	800dc2c <init>
  if ((status) || (gCallbackStatus))
 800f348:	4602      	mov	r2, r0
 800f34a:	b910      	cbnz	r0, 800f352 <pjpeg_decode_init+0x3a>
 800f34c:	4b29      	ldr	r3, [pc, #164]	@ (800f3f4 <pjpeg_decode_init+0xdc>)
 800f34e:	781b      	ldrb	r3, [r3, #0]
 800f350:	b123      	cbz	r3, 800f35c <pjpeg_decode_init+0x44>
    return gCallbackStatus ? gCallbackStatus : status;
 800f352:	4b28      	ldr	r3, [pc, #160]	@ (800f3f4 <pjpeg_decode_init+0xdc>)
 800f354:	7818      	ldrb	r0, [r3, #0]
 800f356:	b900      	cbnz	r0, 800f35a <pjpeg_decode_init+0x42>
 800f358:	4610      	mov	r0, r2
  pInfo->m_pMCUBufR = gMCUBufR;
  pInfo->m_pMCUBufG = gMCUBufG;
  pInfo->m_pMCUBufB = gMCUBufB;

  return 0;
}
 800f35a:	bd38      	pop	{r3, r4, r5, pc}
  status = locateSOFMarker();
 800f35c:	f7fe fef4 	bl	800e148 <locateSOFMarker>
  if ((status) || (gCallbackStatus))
 800f360:	4602      	mov	r2, r0
 800f362:	b910      	cbnz	r0, 800f36a <pjpeg_decode_init+0x52>
 800f364:	4b23      	ldr	r3, [pc, #140]	@ (800f3f4 <pjpeg_decode_init+0xdc>)
 800f366:	781b      	ldrb	r3, [r3, #0]
 800f368:	b12b      	cbz	r3, 800f376 <pjpeg_decode_init+0x5e>
    return gCallbackStatus ? gCallbackStatus : status;
 800f36a:	4b22      	ldr	r3, [pc, #136]	@ (800f3f4 <pjpeg_decode_init+0xdc>)
 800f36c:	7818      	ldrb	r0, [r3, #0]
 800f36e:	2800      	cmp	r0, #0
 800f370:	d1f3      	bne.n	800f35a <pjpeg_decode_init+0x42>
 800f372:	4610      	mov	r0, r2
 800f374:	e7f1      	b.n	800f35a <pjpeg_decode_init+0x42>
  status = initFrame();
 800f376:	f7fe fd45 	bl	800de04 <initFrame>
  if ((status) || (gCallbackStatus))
 800f37a:	4602      	mov	r2, r0
 800f37c:	b910      	cbnz	r0, 800f384 <pjpeg_decode_init+0x6c>
 800f37e:	4b1d      	ldr	r3, [pc, #116]	@ (800f3f4 <pjpeg_decode_init+0xdc>)
 800f380:	781b      	ldrb	r3, [r3, #0]
 800f382:	b12b      	cbz	r3, 800f390 <pjpeg_decode_init+0x78>
    return gCallbackStatus ? gCallbackStatus : status;
 800f384:	4b1b      	ldr	r3, [pc, #108]	@ (800f3f4 <pjpeg_decode_init+0xdc>)
 800f386:	7818      	ldrb	r0, [r3, #0]
 800f388:	2800      	cmp	r0, #0
 800f38a:	d1e6      	bne.n	800f35a <pjpeg_decode_init+0x42>
 800f38c:	4610      	mov	r0, r2
 800f38e:	e7e4      	b.n	800f35a <pjpeg_decode_init+0x42>
  status = initScan();
 800f390:	f7fe ff16 	bl	800e1c0 <initScan>
  if ((status) || (gCallbackStatus))
 800f394:	4602      	mov	r2, r0
 800f396:	2800      	cmp	r0, #0
 800f398:	d121      	bne.n	800f3de <pjpeg_decode_init+0xc6>
 800f39a:	4b16      	ldr	r3, [pc, #88]	@ (800f3f4 <pjpeg_decode_init+0xdc>)
 800f39c:	7818      	ldrb	r0, [r3, #0]
 800f39e:	b9f0      	cbnz	r0, 800f3de <pjpeg_decode_init+0xc6>
  pInfo->m_width = gImageXSize;
 800f3a0:	4b16      	ldr	r3, [pc, #88]	@ (800f3fc <pjpeg_decode_init+0xe4>)
 800f3a2:	881b      	ldrh	r3, [r3, #0]
 800f3a4:	6023      	str	r3, [r4, #0]
  pInfo->m_height = gImageYSize;
 800f3a6:	4b16      	ldr	r3, [pc, #88]	@ (800f400 <pjpeg_decode_init+0xe8>)
 800f3a8:	881b      	ldrh	r3, [r3, #0]
 800f3aa:	6063      	str	r3, [r4, #4]
  pInfo->m_comps = gCompsInFrame;
 800f3ac:	4b15      	ldr	r3, [pc, #84]	@ (800f404 <pjpeg_decode_init+0xec>)
 800f3ae:	781b      	ldrb	r3, [r3, #0]
 800f3b0:	60a3      	str	r3, [r4, #8]
  pInfo->m_scanType = gScanType;
 800f3b2:	4b15      	ldr	r3, [pc, #84]	@ (800f408 <pjpeg_decode_init+0xf0>)
 800f3b4:	781b      	ldrb	r3, [r3, #0]
 800f3b6:	7523      	strb	r3, [r4, #20]
  pInfo->m_MCUSPerRow = gMaxMCUSPerRow;
 800f3b8:	4b14      	ldr	r3, [pc, #80]	@ (800f40c <pjpeg_decode_init+0xf4>)
 800f3ba:	881b      	ldrh	r3, [r3, #0]
 800f3bc:	60e3      	str	r3, [r4, #12]
  pInfo->m_MCUSPerCol = gMaxMCUSPerCol;
 800f3be:	4b14      	ldr	r3, [pc, #80]	@ (800f410 <pjpeg_decode_init+0xf8>)
 800f3c0:	881b      	ldrh	r3, [r3, #0]
 800f3c2:	6123      	str	r3, [r4, #16]
  pInfo->m_MCUWidth = gMaxMCUXSize;
 800f3c4:	4b13      	ldr	r3, [pc, #76]	@ (800f414 <pjpeg_decode_init+0xfc>)
 800f3c6:	781b      	ldrb	r3, [r3, #0]
 800f3c8:	61a3      	str	r3, [r4, #24]
  pInfo->m_MCUHeight = gMaxMCUYSize;
 800f3ca:	4b13      	ldr	r3, [pc, #76]	@ (800f418 <pjpeg_decode_init+0x100>)
 800f3cc:	781b      	ldrb	r3, [r3, #0]
 800f3ce:	61e3      	str	r3, [r4, #28]
  pInfo->m_pMCUBufR = gMCUBufR;
 800f3d0:	4b12      	ldr	r3, [pc, #72]	@ (800f41c <pjpeg_decode_init+0x104>)
 800f3d2:	6223      	str	r3, [r4, #32]
  pInfo->m_pMCUBufG = gMCUBufG;
 800f3d4:	4b12      	ldr	r3, [pc, #72]	@ (800f420 <pjpeg_decode_init+0x108>)
 800f3d6:	6263      	str	r3, [r4, #36]	@ 0x24
  pInfo->m_pMCUBufB = gMCUBufB;
 800f3d8:	4b12      	ldr	r3, [pc, #72]	@ (800f424 <pjpeg_decode_init+0x10c>)
 800f3da:	62a3      	str	r3, [r4, #40]	@ 0x28
  return 0;
 800f3dc:	e7bd      	b.n	800f35a <pjpeg_decode_init+0x42>
    return gCallbackStatus ? gCallbackStatus : status;
 800f3de:	4b05      	ldr	r3, [pc, #20]	@ (800f3f4 <pjpeg_decode_init+0xdc>)
 800f3e0:	7818      	ldrb	r0, [r3, #0]
 800f3e2:	2800      	cmp	r0, #0
 800f3e4:	d1b9      	bne.n	800f35a <pjpeg_decode_init+0x42>
 800f3e6:	4610      	mov	r0, r2
 800f3e8:	e7b7      	b.n	800f35a <pjpeg_decode_init+0x42>
 800f3ea:	bf00      	nop
 800f3ec:	2000c35c 	.word	0x2000c35c
 800f3f0:	2000c358 	.word	0x2000c358
 800f3f4:	2000c355 	.word	0x2000c355
 800f3f8:	2000c354 	.word	0x2000c354
 800f3fc:	2000c396 	.word	0x2000c396
 800f400:	2000c394 	.word	0x2000c394
 800f404:	2000c393 	.word	0x2000c393
 800f408:	2000c36f 	.word	0x2000c36f
 800f40c:	2000c36a 	.word	0x2000c36a
 800f410:	2000c368 	.word	0x2000c368
 800f414:	2000c36d 	.word	0x2000c36d
 800f418:	2000c36c 	.word	0x2000c36c
 800f41c:	2000cb0c 	.word	0x2000cb0c
 800f420:	2000ca0c 	.word	0x2000ca0c
 800f424:	2000c90c 	.word	0x2000c90c

0800f428 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800f428:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800f460 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800f42c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800f42e:	e003      	b.n	800f438 <LoopCopyDataInit>

0800f430 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800f430:	4b0c      	ldr	r3, [pc, #48]	@ (800f464 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800f432:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800f434:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800f436:	3104      	adds	r1, #4

0800f438 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800f438:	480b      	ldr	r0, [pc, #44]	@ (800f468 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800f43a:	4b0c      	ldr	r3, [pc, #48]	@ (800f46c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800f43c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800f43e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800f440:	d3f6      	bcc.n	800f430 <CopyDataInit>
  ldr  r2, =_sbss
 800f442:	4a0b      	ldr	r2, [pc, #44]	@ (800f470 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800f444:	e002      	b.n	800f44c <LoopFillZerobss>

0800f446 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800f446:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800f448:	f842 3b04 	str.w	r3, [r2], #4

0800f44c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800f44c:	4b09      	ldr	r3, [pc, #36]	@ (800f474 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800f44e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800f450:	d3f9      	bcc.n	800f446 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800f452:	f000 f9bb 	bl	800f7cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800f456:	f014 fb6d 	bl	8023b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800f45a:	f7fd faa9 	bl	800c9b0 <main>
  bx  lr    
 800f45e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800f460:	2004ffff 	.word	0x2004ffff
  ldr  r3, =_sidata
 800f464:	080afbc8 	.word	0x080afbc8
  ldr  r0, =_sdata
 800f468:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800f46c:	20008ae0 	.word	0x20008ae0
  ldr  r2, =_sbss
 800f470:	20008ae0 	.word	0x20008ae0
  ldr  r3, = _ebss
 800f474:	2003cfe4 	.word	0x2003cfe4

0800f478 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800f478:	e7fe      	b.n	800f478 <ADC_IRQHandler>
	...

0800f47c <HAL_I2C_MspInit>:
#include "camera_spi.h"
#include "main.h"
#include "stm32746g_discovery.h"
#include "stm32746g_discovery_lcd.h"
#include "stm32f7xx_hal.h"
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 800f47c:	b530      	push	{r4, r5, lr}
 800f47e:	b0ab      	sub	sp, #172	@ 0xac
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct;

  RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2Cx;
 800f480:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800f484:	9304      	str	r3, [sp, #16]
  RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2CxCLKSOURCE_SYSCLK;
 800f486:	2300      	movs	r3, #0
 800f488:	931d      	str	r3, [sp, #116]	@ 0x74
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 800f48a:	a804      	add	r0, sp, #16
 800f48c:	f7fa fea6 	bl	800a1dc <HAL_RCCEx_PeriphCLKConfig>

  I2Cx_SCL_GPIO_CLK_ENABLE();
 800f490:	4b1a      	ldr	r3, [pc, #104]	@ (800f4fc <HAL_I2C_MspInit+0x80>)
 800f492:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f494:	f042 0202 	orr.w	r2, r2, #2
 800f498:	631a      	str	r2, [r3, #48]	@ 0x30
 800f49a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f49c:	f002 0202 	and.w	r2, r2, #2
 800f4a0:	9201      	str	r2, [sp, #4]
 800f4a2:	9a01      	ldr	r2, [sp, #4]
  I2Cx_SDA_GPIO_CLK_ENABLE();
 800f4a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f4a6:	f042 0202 	orr.w	r2, r2, #2
 800f4aa:	631a      	str	r2, [r3, #48]	@ 0x30
 800f4ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f4ae:	f002 0202 	and.w	r2, r2, #2
 800f4b2:	9202      	str	r2, [sp, #8]
 800f4b4:	9a02      	ldr	r2, [sp, #8]

  I2Cx_CLK_ENABLE();
 800f4b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f4b8:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 800f4bc:	641a      	str	r2, [r3, #64]	@ 0x40
 800f4be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f4c4:	9303      	str	r3, [sp, #12]
 800f4c6:	9b03      	ldr	r3, [sp, #12]

  GPIO_InitStruct.Pin = I2Cx_SCL_PIN;
 800f4c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f4cc:	9325      	str	r3, [sp, #148]	@ 0x94
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800f4ce:	2312      	movs	r3, #18
 800f4d0:	9326      	str	r3, [sp, #152]	@ 0x98
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f4d2:	2301      	movs	r3, #1
 800f4d4:	9327      	str	r3, [sp, #156]	@ 0x9c
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800f4d6:	2302      	movs	r3, #2
 800f4d8:	9328      	str	r3, [sp, #160]	@ 0xa0
  GPIO_InitStruct.Alternate = I2Cx_SCL_SDA_AF;
 800f4da:	2504      	movs	r5, #4
 800f4dc:	9529      	str	r5, [sp, #164]	@ 0xa4
  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 800f4de:	4c08      	ldr	r4, [pc, #32]	@ (800f500 <HAL_I2C_MspInit+0x84>)
 800f4e0:	a925      	add	r1, sp, #148	@ 0x94
 800f4e2:	4620      	mov	r0, r4
 800f4e4:	f7f9 fd2c 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = I2Cx_SDA_PIN;
 800f4e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f4ec:	9325      	str	r3, [sp, #148]	@ 0x94
  GPIO_InitStruct.Alternate = I2Cx_SCL_SDA_AF;
 800f4ee:	9529      	str	r5, [sp, #164]	@ 0xa4
  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 800f4f0:	a925      	add	r1, sp, #148	@ 0x94
 800f4f2:	4620      	mov	r0, r4
 800f4f4:	f7f9 fd24 	bl	8008f40 <HAL_GPIO_Init>
}
 800f4f8:	b02b      	add	sp, #172	@ 0xac
 800f4fa:	bd30      	pop	{r4, r5, pc}
 800f4fc:	40023800 	.word	0x40023800
 800f500:	40020400 	.word	0x40020400

0800f504 <HAL_SPI_MspInit>:
  HAL_GPIO_DeInit(I2Cx_SDA_GPIO_PORT, I2Cx_SDA_PIN);
}
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
  GPIO_InitTypeDef GPIO_InitStruct;

  if (hspi->Instance == SPIx) {
 800f504:	6802      	ldr	r2, [r0, #0]
 800f506:	4b25      	ldr	r3, [pc, #148]	@ (800f59c <HAL_SPI_MspInit+0x98>)
 800f508:	429a      	cmp	r2, r3
 800f50a:	d000      	beq.n	800f50e <HAL_SPI_MspInit+0xa>
 800f50c:	4770      	bx	lr
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
 800f50e:	b530      	push	{r4, r5, lr}
 800f510:	b08b      	sub	sp, #44	@ 0x2c

    SPIx_SCK_GPIO_CLK_ENABLE();
 800f512:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 800f516:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f518:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f51c:	631a      	str	r2, [r3, #48]	@ 0x30
 800f51e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f520:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800f524:	9201      	str	r2, [sp, #4]
 800f526:	9a01      	ldr	r2, [sp, #4]
    SPIx_MISO_GPIO_CLK_ENABLE();
 800f528:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f52a:	f042 0202 	orr.w	r2, r2, #2
 800f52e:	631a      	str	r2, [r3, #48]	@ 0x30
 800f530:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f532:	f002 0202 	and.w	r2, r2, #2
 800f536:	9202      	str	r2, [sp, #8]
 800f538:	9a02      	ldr	r2, [sp, #8]
    SPIx_MOSI_GPIO_CLK_ENABLE();
 800f53a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f53c:	f042 0202 	orr.w	r2, r2, #2
 800f540:	631a      	str	r2, [r3, #48]	@ 0x30
 800f542:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f544:	f002 0202 	and.w	r2, r2, #2
 800f548:	9203      	str	r2, [sp, #12]
 800f54a:	9a03      	ldr	r2, [sp, #12]

    SPIx_CLK_ENABLE();
 800f54c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f54e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f552:	641a      	str	r2, [r3, #64]	@ 0x40
 800f554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f556:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f55a:	9304      	str	r3, [sp, #16]
 800f55c:	9b04      	ldr	r3, [sp, #16]

    GPIO_InitStruct.Pin = SPIx_SCK_PIN;
 800f55e:	2302      	movs	r3, #2
 800f560:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f562:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800f564:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800f566:	2300      	movs	r3, #0
 800f568:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = SPIx_SCK_AF;
 800f56a:	2405      	movs	r4, #5
 800f56c:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 800f56e:	a905      	add	r1, sp, #20
 800f570:	480b      	ldr	r0, [pc, #44]	@ (800f5a0 <HAL_SPI_MspInit+0x9c>)
 800f572:	f7f9 fce5 	bl	8008f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPIx_MISO_PIN;
 800f576:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800f57a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = SPIx_MISO_AF;
 800f57c:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStruct);
 800f57e:	4d09      	ldr	r5, [pc, #36]	@ (800f5a4 <HAL_SPI_MspInit+0xa0>)
 800f580:	a905      	add	r1, sp, #20
 800f582:	4628      	mov	r0, r5
 800f584:	f7f9 fcdc 	bl	8008f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPIx_MOSI_PIN;
 800f588:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f58c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = SPIx_MOSI_AF;
 800f58e:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800f590:	a905      	add	r1, sp, #20
 800f592:	4628      	mov	r0, r5
 800f594:	f7f9 fcd4 	bl	8008f40 <HAL_GPIO_Init>
  }
}
 800f598:	b00b      	add	sp, #44	@ 0x2c
 800f59a:	bd30      	pop	{r4, r5, pc}
 800f59c:	40003800 	.word	0x40003800
 800f5a0:	40022000 	.word	0x40022000
 800f5a4:	40020400 	.word	0x40020400

0800f5a8 <HAL_UART_MspInit>:

    HAL_GPIO_DeInit(SPIx_MOSI_GPIO_PORT, SPIx_MOSI_PIN);
  }
}

void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 800f5a8:	b530      	push	{r4, r5, lr}
 800f5aa:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f5ac:	2300      	movs	r3, #0
 800f5ae:	9305      	str	r3, [sp, #20]
 800f5b0:	9306      	str	r3, [sp, #24]
 800f5b2:	9307      	str	r3, [sp, #28]
 800f5b4:	9308      	str	r3, [sp, #32]
 800f5b6:	9309      	str	r3, [sp, #36]	@ 0x24
  if (huart->Instance == USART1) {
 800f5b8:	6803      	ldr	r3, [r0, #0]
 800f5ba:	4a2d      	ldr	r2, [pc, #180]	@ (800f670 <HAL_UART_MspInit+0xc8>)
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d004      	beq.n	800f5ca <HAL_UART_MspInit+0x22>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);

  } else if (huart->Instance == USART6) {
 800f5c0:	4a2c      	ldr	r2, [pc, #176]	@ (800f674 <HAL_UART_MspInit+0xcc>)
 800f5c2:	4293      	cmp	r3, r2
 800f5c4:	d034      	beq.n	800f630 <HAL_UART_MspInit+0x88>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  }
}
 800f5c6:	b00b      	add	sp, #44	@ 0x2c
 800f5c8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800f5ca:	4b2b      	ldr	r3, [pc, #172]	@ (800f678 <HAL_UART_MspInit+0xd0>)
 800f5cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f5ce:	f042 0210 	orr.w	r2, r2, #16
 800f5d2:	645a      	str	r2, [r3, #68]	@ 0x44
 800f5d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f5d6:	f002 0210 	and.w	r2, r2, #16
 800f5da:	9200      	str	r2, [sp, #0]
 800f5dc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f5de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f5e0:	f042 0202 	orr.w	r2, r2, #2
 800f5e4:	631a      	str	r2, [r3, #48]	@ 0x30
 800f5e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f5e8:	f002 0202 	and.w	r2, r2, #2
 800f5ec:	9201      	str	r2, [sp, #4]
 800f5ee:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f5f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f5f2:	f042 0201 	orr.w	r2, r2, #1
 800f5f6:	631a      	str	r2, [r3, #48]	@ 0x30
 800f5f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f5fa:	f003 0301 	and.w	r3, r3, #1
 800f5fe:	9302      	str	r3, [sp, #8]
 800f600:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800f602:	2380      	movs	r3, #128	@ 0x80
 800f604:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f606:	2502      	movs	r5, #2
 800f608:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800f60a:	2407      	movs	r4, #7
 800f60c:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800f60e:	a905      	add	r1, sp, #20
 800f610:	481a      	ldr	r0, [pc, #104]	@ (800f67c <HAL_UART_MspInit+0xd4>)
 800f612:	f7f9 fc95 	bl	8008f40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800f616:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f61a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f61c:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f61e:	2300      	movs	r3, #0
 800f620:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f622:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800f624:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800f626:	a905      	add	r1, sp, #20
 800f628:	4815      	ldr	r0, [pc, #84]	@ (800f680 <HAL_UART_MspInit+0xd8>)
 800f62a:	f7f9 fc89 	bl	8008f40 <HAL_GPIO_Init>
 800f62e:	e7ca      	b.n	800f5c6 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART6_CLK_ENABLE();
 800f630:	4b11      	ldr	r3, [pc, #68]	@ (800f678 <HAL_UART_MspInit+0xd0>)
 800f632:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f634:	f042 0220 	orr.w	r2, r2, #32
 800f638:	645a      	str	r2, [r3, #68]	@ 0x44
 800f63a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f63c:	f002 0220 	and.w	r2, r2, #32
 800f640:	9203      	str	r2, [sp, #12]
 800f642:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f644:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f646:	f042 0204 	orr.w	r2, r2, #4
 800f64a:	631a      	str	r2, [r3, #48]	@ 0x30
 800f64c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f64e:	f003 0304 	and.w	r3, r3, #4
 800f652:	9304      	str	r3, [sp, #16]
 800f654:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin | ARDUINO_TX_D1_Pin;
 800f656:	23c0      	movs	r3, #192	@ 0xc0
 800f658:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f65a:	2302      	movs	r3, #2
 800f65c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f65e:	2303      	movs	r3, #3
 800f660:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800f662:	2308      	movs	r3, #8
 800f664:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f666:	a905      	add	r1, sp, #20
 800f668:	4806      	ldr	r0, [pc, #24]	@ (800f684 <HAL_UART_MspInit+0xdc>)
 800f66a:	f7f9 fc69 	bl	8008f40 <HAL_GPIO_Init>
}
 800f66e:	e7aa      	b.n	800f5c6 <HAL_UART_MspInit+0x1e>
 800f670:	40011000 	.word	0x40011000
 800f674:	40011400 	.word	0x40011400
 800f678:	40023800 	.word	0x40023800
 800f67c:	40020400 	.word	0x40020400
 800f680:	40020000 	.word	0x40020000
 800f684:	40020800 	.word	0x40020800

0800f688 <HAL_LTDC_MspInit>:
    __HAL_RCC_USART6_CLK_DISABLE();

    HAL_GPIO_DeInit(GPIOC, ARDUINO_RX_D0_Pin | ARDUINO_TX_D1_Pin);
  }
}
void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc) {
 800f688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f68c:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_Init_Structure;

  __HAL_RCC_LTDC_CLK_ENABLE();
 800f68e:	4b43      	ldr	r3, [pc, #268]	@ (800f79c <HAL_LTDC_MspInit+0x114>)
 800f690:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f692:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800f696:	645a      	str	r2, [r3, #68]	@ 0x44
 800f698:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f69a:	f002 6280 	and.w	r2, r2, #67108864	@ 0x4000000
 800f69e:	9201      	str	r2, [sp, #4]
 800f6a0:	9a01      	ldr	r2, [sp, #4]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 800f6a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6a4:	f042 0210 	orr.w	r2, r2, #16
 800f6a8:	631a      	str	r2, [r3, #48]	@ 0x30
 800f6aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6ac:	f002 0210 	and.w	r2, r2, #16
 800f6b0:	9202      	str	r2, [sp, #8]
 800f6b2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800f6b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f6ba:	631a      	str	r2, [r3, #48]	@ 0x30
 800f6bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6be:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 800f6c2:	9203      	str	r2, [sp, #12]
 800f6c4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800f6c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f6cc:	631a      	str	r2, [r3, #48]	@ 0x30
 800f6ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6d0:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800f6d4:	9204      	str	r2, [sp, #16]
 800f6d6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800f6d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f6de:	631a      	str	r2, [r3, #48]	@ 0x30
 800f6e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6e2:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 800f6e6:	9205      	str	r2, [sp, #20]
 800f6e8:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800f6ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800f6f0:	631a      	str	r2, [r3, #48]	@ 0x30
 800f6f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f6f8:	9306      	str	r3, [sp, #24]
 800f6fa:	9b06      	ldr	r3, [sp, #24]

  GPIO_Init_Structure.Pin = GPIO_PIN_4;
 800f6fc:	2310      	movs	r3, #16
 800f6fe:	9307      	str	r3, [sp, #28]
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 800f700:	2402      	movs	r4, #2
 800f702:	9408      	str	r4, [sp, #32]
  GPIO_Init_Structure.Pull = GPIO_NOPULL;
 800f704:	2300      	movs	r3, #0
 800f706:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_Init_Structure.Speed = GPIO_SPEED_FAST;
 800f708:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
 800f70a:	250e      	movs	r5, #14
 800f70c:	950b      	str	r5, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init_Structure);
 800f70e:	a907      	add	r1, sp, #28
 800f710:	4823      	ldr	r0, [pc, #140]	@ (800f7a0 <HAL_LTDC_MspInit+0x118>)
 800f712:	f7f9 fc15 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_Init_Structure.Pin = GPIO_PIN_12;
 800f716:	f44f 5780 	mov.w	r7, #4096	@ 0x1000
 800f71a:	9707      	str	r7, [sp, #28]
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 800f71c:	9408      	str	r4, [sp, #32]
  GPIO_Init_Structure.Alternate = GPIO_AF9_LTDC;
 800f71e:	2309      	movs	r3, #9
 800f720:	930b      	str	r3, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_Init_Structure);
 800f722:	a907      	add	r1, sp, #28
 800f724:	481f      	ldr	r0, [pc, #124]	@ (800f7a4 <HAL_LTDC_MspInit+0x11c>)
 800f726:	f7f9 fc0b 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_Init_Structure.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 |
 800f72a:	f44f 4367 	mov.w	r3, #59136	@ 0xe700
 800f72e:	9307      	str	r3, [sp, #28]
                            GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 800f730:	9408      	str	r4, [sp, #32]
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
 800f732:	950b      	str	r5, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_Init_Structure);
 800f734:	4e1c      	ldr	r6, [pc, #112]	@ (800f7a8 <HAL_LTDC_MspInit+0x120>)
 800f736:	a907      	add	r1, sp, #28
 800f738:	4630      	mov	r0, r6
 800f73a:	f7f9 fc01 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_Init_Structure.Pin =
 800f73e:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 800f742:	9307      	str	r3, [sp, #28]
      GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |
      GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |
      GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 800f744:	9408      	str	r4, [sp, #32]
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
 800f746:	950b      	str	r5, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOJ, &GPIO_Init_Structure);
 800f748:	a907      	add	r1, sp, #28
 800f74a:	4818      	ldr	r0, [pc, #96]	@ (800f7ac <HAL_LTDC_MspInit+0x124>)
 800f74c:	f7f9 fbf8 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_Init_Structure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 |
 800f750:	23f7      	movs	r3, #247	@ 0xf7
 800f752:	9307      	str	r3, [sp, #28]
                            GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  GPIO_Init_Structure.Mode = GPIO_MODE_AF_PP;
 800f754:	9408      	str	r4, [sp, #32]
  GPIO_Init_Structure.Alternate = GPIO_AF14_LTDC;
 800f756:	950b      	str	r5, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOK, &GPIO_Init_Structure);
 800f758:	4d15      	ldr	r5, [pc, #84]	@ (800f7b0 <HAL_LTDC_MspInit+0x128>)
 800f75a:	a907      	add	r1, sp, #28
 800f75c:	4628      	mov	r0, r5
 800f75e:	f7f9 fbef 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_Init_Structure.Pin = GPIO_PIN_12;
 800f762:	9707      	str	r7, [sp, #28]
  GPIO_Init_Structure.Mode = GPIO_MODE_OUTPUT_PP;
 800f764:	2401      	movs	r4, #1
 800f766:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_Init_Structure);
 800f768:	a907      	add	r1, sp, #28
 800f76a:	4630      	mov	r0, r6
 800f76c:	f7f9 fbe8 	bl	8008f40 <HAL_GPIO_Init>

  GPIO_Init_Structure.Pin = GPIO_PIN_3;
 800f770:	f04f 0808 	mov.w	r8, #8
 800f774:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_Init_Structure.Mode = GPIO_MODE_OUTPUT_PP;
 800f778:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOK, &GPIO_Init_Structure);
 800f77a:	a907      	add	r1, sp, #28
 800f77c:	4628      	mov	r0, r5
 800f77e:	f7f9 fbdf 	bl	8008f40 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 800f782:	4622      	mov	r2, r4
 800f784:	4639      	mov	r1, r7
 800f786:	4630      	mov	r0, r6
 800f788:	f7f9 fcd3 	bl	8009132 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 800f78c:	4622      	mov	r2, r4
 800f78e:	4641      	mov	r1, r8
 800f790:	4628      	mov	r0, r5
 800f792:	f7f9 fcce 	bl	8009132 <HAL_GPIO_WritePin>
}
 800f796:	b00c      	add	sp, #48	@ 0x30
 800f798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f79c:	40023800 	.word	0x40023800
 800f7a0:	40021000 	.word	0x40021000
 800f7a4:	40021800 	.word	0x40021800
 800f7a8:	40022000 	.word	0x40022000
 800f7ac:	40022400 	.word	0x40022400
 800f7b0:	40022800 	.word	0x40022800

0800f7b4 <NMI_Handler>:
 * Target ISA:  ARMv7E-M
 * -------------------------------------------------------------------- */
  
#include "stm32f7xx_it.h"
#include "main.h"
void NMI_Handler(void) {}
 800f7b4:	4770      	bx	lr

0800f7b6 <HardFault_Handler>:

void HardFault_Handler(void) {

  while (1) {
 800f7b6:	e7fe      	b.n	800f7b6 <HardFault_Handler>

0800f7b8 <MemManage_Handler>:
  }
}

void MemManage_Handler(void) {

  while (1) {
 800f7b8:	e7fe      	b.n	800f7b8 <MemManage_Handler>

0800f7ba <BusFault_Handler>:
  }
}

void BusFault_Handler(void) {

  while (1) {
 800f7ba:	e7fe      	b.n	800f7ba <BusFault_Handler>

0800f7bc <UsageFault_Handler>:
  }
}

void UsageFault_Handler(void) {

  while (1) {
 800f7bc:	e7fe      	b.n	800f7bc <UsageFault_Handler>

0800f7be <SVC_Handler>:
  }
}

void SVC_Handler(void) {}
 800f7be:	4770      	bx	lr

0800f7c0 <DebugMon_Handler>:

void DebugMon_Handler(void) {}
 800f7c0:	4770      	bx	lr

0800f7c2 <PendSV_Handler>:

void PendSV_Handler(void) {}
 800f7c2:	4770      	bx	lr

0800f7c4 <SysTick_Handler>:

void SysTick_Handler(void) { HAL_IncTick(); }
 800f7c4:	b508      	push	{r3, lr}
 800f7c6:	f7f9 f885 	bl	80088d4 <HAL_IncTick>
 800f7ca:	bd08      	pop	{r3, pc}

0800f7cc <SystemInit>:
#define VECT_TAB_OFFSET 0x00
uint32_t SystemCoreClock = 16000000;
const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0,
                                   1, 2, 3, 4, 6, 7, 8, 9};
const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4};
void SystemInit(void) {
 800f7cc:	b410      	push	{r4}

#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2));
 800f7ce:	4a0f      	ldr	r2, [pc, #60]	@ (800f80c <SystemInit+0x40>)
 800f7d0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800f7d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f7d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  RCC->CR |= (uint32_t)0x00000001;
 800f7dc:	4b0c      	ldr	r3, [pc, #48]	@ (800f810 <SystemInit+0x44>)
 800f7de:	6819      	ldr	r1, [r3, #0]
 800f7e0:	f041 0101 	orr.w	r1, r1, #1
 800f7e4:	6019      	str	r1, [r3, #0]

  RCC->CFGR = 0x00000000;
 800f7e6:	2000      	movs	r0, #0
 800f7e8:	6098      	str	r0, [r3, #8]

  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800f7ea:	681c      	ldr	r4, [r3, #0]
 800f7ec:	4909      	ldr	r1, [pc, #36]	@ (800f814 <SystemInit+0x48>)
 800f7ee:	4021      	ands	r1, r4
 800f7f0:	6019      	str	r1, [r3, #0]

  RCC->PLLCFGR = 0x24003010;
 800f7f2:	4909      	ldr	r1, [pc, #36]	@ (800f818 <SystemInit+0x4c>)
 800f7f4:	6059      	str	r1, [r3, #4]

  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800f7f6:	6819      	ldr	r1, [r3, #0]
 800f7f8:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 800f7fc:	6019      	str	r1, [r3, #0]

  RCC->CIR = 0x00000000;
 800f7fe:	60d8      	str	r0, [r3, #12]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET;
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET;
 800f800:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f804:	6093      	str	r3, [r2, #8]
#endif
}
 800f806:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f80a:	4770      	bx	lr
 800f80c:	e000ed00 	.word	0xe000ed00
 800f810:	40023800 	.word	0x40023800
 800f814:	fef6ffff 	.word	0xfef6ffff
 800f818:	24003010 	.word	0x24003010

0800f81c <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq>:
        const uint16_t output_y, const uint16_t output_x,
        const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
        q7_t *output, const int32_t output_offset,
        const int32_t activation_min, const int32_t activation_max,
        q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 800f81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f820:	b085      	sub	sp, #20
 800f822:	4682      	mov	sl, r0
 800f824:	4696      	mov	lr, r2
 800f826:	461e      	mov	r6, r3
 800f828:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f82a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800f82c:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800f82e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f830:	f8bd 0054 	ldrh.w	r0, [sp, #84]	@ 0x54
 800f834:	9002      	str	r0, [sp, #8]
    #define STRIDE 1
    int i, j;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 800f836:	2000      	movs	r0, #0
 800f838:	9000      	str	r0, [sp, #0]
 800f83a:	f8cd a00c 	str.w	sl, [sp, #12]
 800f83e:	e108      	b.n	800fa52 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq+0x236>
        for (j = 0; j < output_x / 2; j++) {
            q7_t *cols_8b = cols_8b_iterptr;

            q31_t sum0 = bias[0] + biasR[0];
 800f840:	f8de 0000 	ldr.w	r0, [lr]
 800f844:	9e01      	ldr	r6, [sp, #4]
 800f846:	6837      	ldr	r7, [r6, #0]
 800f848:	4438      	add	r0, r7
            q31_t sum1 = bias[0] + biasR[0];
            
            /* computation */
            sum0 += cols_8b[0]*ksrc[0];
 800f84a:	f992 7000 	ldrsb.w	r7, [r2]
 800f84e:	f993 c000 	ldrsb.w	ip, [r3]
 800f852:	fb0c 0707 	mla	r7, ip, r7, r0
            sum1 += cols_8b[1]*ksrc[0];
 800f856:	f992 9001 	ldrsb.w	r9, [r2, #1]
 800f85a:	fb09 000c 	mla	r0, r9, ip, r0
            sum0 += cols_8b[1]*ksrc[1];
 800f85e:	f993 c001 	ldrsb.w	ip, [r3, #1]
 800f862:	fb0c 7709 	mla	r7, ip, r9, r7
            sum1 += cols_8b[2]*ksrc[1];
 800f866:	f992 9002 	ldrsb.w	r9, [r2, #2]
 800f86a:	fb09 000c 	mla	r0, r9, ip, r0
            sum0 += cols_8b[2]*ksrc[2];
 800f86e:	f993 c002 	ldrsb.w	ip, [r3, #2]
 800f872:	fb0c 7709 	mla	r7, ip, r9, r7
            sum1 += cols_8b[3]*ksrc[2];
 800f876:	f992 9003 	ldrsb.w	r9, [r2, #3]
 800f87a:	fb09 000c 	mla	r0, r9, ip, r0
            cols_8b += column_x + 2;
 800f87e:	9e02      	ldr	r6, [sp, #8]
 800f880:	f106 0902 	add.w	r9, r6, #2
 800f884:	eb02 0c09 	add.w	ip, r2, r9
            sum0 += cols_8b[0]*ksrc[3];
 800f888:	f912 b009 	ldrsb.w	fp, [r2, r9]
 800f88c:	f993 a003 	ldrsb.w	sl, [r3, #3]
 800f890:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[1]*ksrc[3];
 800f894:	f99c b001 	ldrsb.w	fp, [ip, #1]
 800f898:	fb0b 000a 	mla	r0, fp, sl, r0
            sum0 += cols_8b[1]*ksrc[4];
 800f89c:	f993 a004 	ldrsb.w	sl, [r3, #4]
 800f8a0:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[2]*ksrc[4];
 800f8a4:	f99c b002 	ldrsb.w	fp, [ip, #2]
 800f8a8:	fb0b 000a 	mla	r0, fp, sl, r0
            sum0 += cols_8b[2]*ksrc[5];
 800f8ac:	f993 a005 	ldrsb.w	sl, [r3, #5]
 800f8b0:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[3]*ksrc[5];
 800f8b4:	f99c b003 	ldrsb.w	fp, [ip, #3]
 800f8b8:	fb0b 0b0a 	mla	fp, fp, sl, r0
            cols_8b += column_x + 2;
 800f8bc:	eb0c 0009 	add.w	r0, ip, r9
            sum0 += cols_8b[0]*ksrc[6];
 800f8c0:	f91c 9009 	ldrsb.w	r9, [ip, r9]
 800f8c4:	f993 c006 	ldrsb.w	ip, [r3, #6]
 800f8c8:	fb0c 7709 	mla	r7, ip, r9, r7
            sum1 += cols_8b[1]*ksrc[6];
 800f8cc:	f990 9001 	ldrsb.w	r9, [r0, #1]
 800f8d0:	fb09 bc0c 	mla	ip, r9, ip, fp
            sum0 += cols_8b[1]*ksrc[7];
 800f8d4:	f993 a007 	ldrsb.w	sl, [r3, #7]
 800f8d8:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[2]*ksrc[7];
 800f8dc:	f990 9002 	ldrsb.w	r9, [r0, #2]
 800f8e0:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[2]*ksrc[8];
 800f8e4:	f993 a008 	ldrsb.w	sl, [r3, #8]
 800f8e8:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[3]*ksrc[8];
 800f8ec:	f990 0003 	ldrsb.w	r0, [r0, #3]
 800f8f0:	fb00 cc0a 	mla	ip, r0, sl, ip

            /* requantize */
            sum0 = (float) sum0 * *scales;
 800f8f4:	ee07 7a90 	vmov	s15, r7
 800f8f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f8fc:	ed95 7a00 	vldr	s14, [r5]
 800f900:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f908:	ee17 0a90 	vmov	r0, s15
            sum0 += output_offset;
 800f90c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800f90e:	4430      	add	r0, r6
            sum0 = TN_MAX(sum0, activation_min);
 800f910:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 800f912:	42b0      	cmp	r0, r6
 800f914:	bfb8      	it	lt
 800f916:	4630      	movlt	r0, r6
            sum0 = TN_MIN(sum0, activation_max);
 800f918:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f91a:	42b0      	cmp	r0, r6
 800f91c:	bfa8      	it	ge
 800f91e:	4630      	movge	r0, r6
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 800f920:	9e00      	ldr	r6, [sp, #0]
 800f922:	fb06 f701 	mul.w	r7, r6, r1
 800f926:	ea4f 0948 	mov.w	r9, r8, lsl #1
 800f92a:	eb07 0a48 	add.w	sl, r7, r8, lsl #1
 800f92e:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800f930:	fb06 fa0a 	mul.w	sl, r6, sl
 800f934:	f804 000a 	strb.w	r0, [r4, sl]

            sum1 = (float) sum1 * *scales;
 800f938:	ee07 ca90 	vmov	s15, ip
 800f93c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f940:	ed95 7a00 	vldr	s14, [r5]
 800f944:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f948:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f94c:	ee17 0a90 	vmov	r0, s15
            sum1 += output_offset;
 800f950:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800f952:	4430      	add	r0, r6
            sum1 = TN_MAX(sum1, activation_min);
 800f954:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 800f956:	42b0      	cmp	r0, r6
 800f958:	bfb8      	it	lt
 800f95a:	4630      	movlt	r0, r6
            sum1 = TN_MIN(sum1, activation_max);
 800f95c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f95e:	42b0      	cmp	r0, r6
 800f960:	bfa8      	it	ge
 800f962:	4630      	movge	r0, r6
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 800f964:	f109 0901 	add.w	r9, r9, #1
 800f968:	444f      	add	r7, r9
 800f96a:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800f96c:	fb06 f707 	mul.w	r7, r6, r7
 800f970:	55e0      	strb	r0, [r4, r7]

            cols_8b_iterptr += STRIDE * 2;
 800f972:	3202      	adds	r2, #2
        for (j = 0; j < output_x / 2; j++) {
 800f974:	f108 0801 	add.w	r8, r8, #1
 800f978:	ebb8 0f51 	cmp.w	r8, r1, lsr #1
 800f97c:	f6ff af60 	blt.w	800f840 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq+0x24>
        }
        if (output_x & 1) {
 800f980:	9e01      	ldr	r6, [sp, #4]
 800f982:	f011 0f01 	tst.w	r1, #1
 800f986:	d060      	beq.n	800fa4a <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq+0x22e>
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
 800f988:	f8de 0000 	ldr.w	r0, [lr]
 800f98c:	6837      	ldr	r7, [r6, #0]
 800f98e:	4438      	add	r0, r7
            sum += cols_8b[0]*ksrc[0];
 800f990:	f992 7000 	ldrsb.w	r7, [r2]
 800f994:	f993 c000 	ldrsb.w	ip, [r3]
 800f998:	fb0c 0007 	mla	r0, ip, r7, r0
            sum += cols_8b[1]*ksrc[1];
 800f99c:	f992 7001 	ldrsb.w	r7, [r2, #1]
 800f9a0:	f993 c001 	ldrsb.w	ip, [r3, #1]
 800f9a4:	fb0c 0007 	mla	r0, ip, r7, r0
            sum += cols_8b[2]*ksrc[2];
 800f9a8:	f992 7002 	ldrsb.w	r7, [r2, #2]
 800f9ac:	f993 c002 	ldrsb.w	ip, [r3, #2]
 800f9b0:	fb0c 0007 	mla	r0, ip, r7, r0
            cols_8b += column_x + 2;
 800f9b4:	9f02      	ldr	r7, [sp, #8]
 800f9b6:	3702      	adds	r7, #2
 800f9b8:	eb02 0c07 	add.w	ip, r2, r7
            sum += cols_8b[0]*ksrc[3];
 800f9bc:	f912 8007 	ldrsb.w	r8, [r2, r7]
 800f9c0:	f993 9003 	ldrsb.w	r9, [r3, #3]
 800f9c4:	fb09 0008 	mla	r0, r9, r8, r0
            sum += cols_8b[1]*ksrc[4];
 800f9c8:	f99c 8001 	ldrsb.w	r8, [ip, #1]
 800f9cc:	f993 9004 	ldrsb.w	r9, [r3, #4]
 800f9d0:	fb09 0008 	mla	r0, r9, r8, r0
            sum += cols_8b[2]*ksrc[5];
 800f9d4:	f99c 8002 	ldrsb.w	r8, [ip, #2]
 800f9d8:	f993 9005 	ldrsb.w	r9, [r3, #5]
 800f9dc:	fb09 0008 	mla	r0, r9, r8, r0
            cols_8b += column_x + 2;
 800f9e0:	eb0c 0807 	add.w	r8, ip, r7
            sum += cols_8b[0]*ksrc[6];
 800f9e4:	f91c 7007 	ldrsb.w	r7, [ip, r7]
 800f9e8:	f993 c006 	ldrsb.w	ip, [r3, #6]
 800f9ec:	fb0c 0007 	mla	r0, ip, r7, r0
            sum += cols_8b[1]*ksrc[7];
 800f9f0:	f998 7001 	ldrsb.w	r7, [r8, #1]
 800f9f4:	f993 c007 	ldrsb.w	ip, [r3, #7]
 800f9f8:	fb0c 0007 	mla	r0, ip, r7, r0
            sum += cols_8b[2]*ksrc[8];
 800f9fc:	f998 7002 	ldrsb.w	r7, [r8, #2]
 800fa00:	f993 c008 	ldrsb.w	ip, [r3, #8]
 800fa04:	fb0c 0007 	mla	r0, ip, r7, r0

            sum = (float) sum * *scales;
 800fa08:	ee07 0a90 	vmov	s15, r0
 800fa0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fa10:	ed95 7a00 	vldr	s14, [r5]
 800fa14:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fa18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fa1c:	ee17 0a90 	vmov	r0, s15
            sum += output_offset;
 800fa20:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 800fa22:	4438      	add	r0, r7
            sum = TN_MAX(sum, activation_min);
 800fa24:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800fa26:	42b8      	cmp	r0, r7
 800fa28:	bfb8      	it	lt
 800fa2a:	4638      	movlt	r0, r7
            sum = TN_MIN(sum, activation_max);
 800fa2c:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800fa2e:	42b8      	cmp	r0, r7
 800fa30:	bfa8      	it	ge
 800fa32:	4638      	movge	r0, r7
 800fa34:	4684      	mov	ip, r0
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 800fa36:	9f00      	ldr	r7, [sp, #0]
 800fa38:	fb07 1701 	mla	r7, r7, r1, r1
 800fa3c:	3f01      	subs	r7, #1
 800fa3e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800fa40:	fb00 f707 	mul.w	r7, r0, r7
 800fa44:	f804 c007 	strb.w	ip, [r4, r7]

            cols_8b_iterptr += STRIDE;
 800fa48:	3201      	adds	r2, #1
        }
        cols_8b_iterptr += 1 * 2;
 800fa4a:	3202      	adds	r2, #2
    for (i = 0; i < output_y; i++) {
 800fa4c:	9800      	ldr	r0, [sp, #0]
 800fa4e:	3001      	adds	r0, #1
 800fa50:	9000      	str	r0, [sp, #0]
 800fa52:	9803      	ldr	r0, [sp, #12]
 800fa54:	9f00      	ldr	r7, [sp, #0]
 800fa56:	42b8      	cmp	r0, r7
 800fa58:	dd03      	ble.n	800fa62 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq+0x246>
        for (j = 0; j < output_x / 2; j++) {
 800fa5a:	f04f 0800 	mov.w	r8, #0
 800fa5e:	9601      	str	r6, [sp, #4]
 800fa60:	e78a      	b.n	800f978 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq+0x15c>
    }
}
 800fa62:	b005      	add	sp, #20
 800fa64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fa68 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>:
{
 800fa68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa6c:	b08f      	sub	sp, #60	@ 0x3c
 800fa6e:	4680      	mov	r8, r0
 800fa70:	460c      	mov	r4, r1
 800fa72:	4616      	mov	r6, r2
 800fa74:	461d      	mov	r5, r3
 800fa76:	f8dd a060 	ldr.w	sl, [sp, #96]	@ 0x60
 800fa7a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fa7c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800fa7e:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 800fa82:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 800fa86:	910c      	str	r1, [sp, #48]	@ 0x30
 800fa88:	f8bd 1088 	ldrh.w	r1, [sp, #136]	@ 0x88
 800fa8c:	910d      	str	r1, [sp, #52]	@ 0x34
 800fa8e:	f8dd b090 	ldr.w	fp, [sp, #144]	@ 0x90
 800fa92:	f99d 7094 	ldrsb.w	r7, [sp, #148]	@ 0x94
    q7_t* cols_8b = (q7_t* )cols_8b_start;
 800fa96:	4659      	mov	r1, fp
    for(i = 0; i < input_x + 2; i++){
 800fa98:	2000      	movs	r0, #0
 800fa9a:	e003      	b.n	800faa4 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x3c>
        *cols_8b++ = PAD8;
 800fa9c:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_x + 2; i++){
 800faa0:	3001      	adds	r0, #1
 800faa2:	b280      	uxth	r0, r0
 800faa4:	f104 0c01 	add.w	ip, r4, #1
 800faa8:	4584      	cmp	ip, r0
 800faaa:	daf7      	bge.n	800fa9c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x34>
    for(i = 0; i < input_y; i++){
 800faac:	2000      	movs	r0, #0
 800faae:	e007      	b.n	800fac0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x58>
        *cols_8b++ = PAD8;//left
 800fab0:	700f      	strb	r7, [r1, #0]
        cols_8b += input_x; //skip middle
 800fab2:	f104 0901 	add.w	r9, r4, #1
        *cols_8b++ = PAD8;//right
 800fab6:	4449      	add	r1, r9
 800fab8:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_y; i++){
 800fabc:	3001      	adds	r0, #1
 800fabe:	b280      	uxth	r0, r0
 800fac0:	42b0      	cmp	r0, r6
 800fac2:	d3f5      	bcc.n	800fab0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x48>
    for(i = 0; i < input_x + 2; i++){
 800fac4:	2000      	movs	r0, #0
 800fac6:	e003      	b.n	800fad0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x68>
        *cols_8b++ = PAD8;
 800fac8:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_x + 2; i++){
 800facc:	3001      	adds	r0, #1
 800face:	b280      	uxth	r0, r0
 800fad0:	4584      	cmp	ip, r0
 800fad2:	daf9      	bge.n	800fac8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x60>
    for (c = 0; c < input_ch; c++){
 800fad4:	2700      	movs	r7, #0
 800fad6:	4670      	mov	r0, lr
 800fad8:	e035      	b.n	800fb46 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0xde>
                *cols_8b++ = *src;// + input_offset;
 800fada:	f99c e000 	ldrsb.w	lr, [ip]
 800fade:	f801 eb01 	strb.w	lr, [r1], #1
                src += input_ch;
 800fae2:	44ac      	add	ip, r5
            for(j = 0; j < input_x; j++){
 800fae4:	3701      	adds	r7, #1
 800fae6:	b2bf      	uxth	r7, r7
 800fae8:	42a7      	cmp	r7, r4
 800faea:	d3f6      	bcc.n	800fada <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x72>
            cols_8b += 1;//skip end
 800faec:	3101      	adds	r1, #1
        for(i = 0; i < input_y; i++){
 800faee:	f109 0901 	add.w	r9, r9, #1
 800faf2:	fa1f f989 	uxth.w	r9, r9
 800faf6:	45b1      	cmp	r9, r6
 800faf8:	d202      	bcs.n	800fb00 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x98>
            cols_8b += 1;//skip front
 800fafa:	3101      	adds	r1, #1
            for(j = 0; j < input_x; j++){
 800fafc:	2700      	movs	r7, #0
 800fafe:	e7f3      	b.n	800fae8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x80>
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 800fb00:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800fb02:	1d11      	adds	r1, r2, #4
 800fb04:	910a      	str	r1, [sp, #40]	@ 0x28
 800fb06:	f103 0904 	add.w	r9, r3, #4
 800fb0a:	1d01      	adds	r1, r0, #4
 800fb0c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800fb0e:	9508      	str	r5, [sp, #32]
 800fb10:	9407      	str	r4, [sp, #28]
 800fb12:	f8cd b018 	str.w	fp, [sp, #24]
 800fb16:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 800fb18:	9105      	str	r1, [sp, #20]
 800fb1a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800fb1c:	9104      	str	r1, [sp, #16]
 800fb1e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800fb20:	9103      	str	r1, [sp, #12]
 800fb22:	f8cd 8008 	str.w	r8, [sp, #8]
 800fb26:	9001      	str	r0, [sp, #4]
 800fb28:	f8cd a000 	str.w	sl, [sp]
 800fb2c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800fb2e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800fb30:	f7ff fe74 	bl	800f81c <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq>
        ksrc += 9;
 800fb34:	f10a 0a09 	add.w	sl, sl, #9
        input++;
 800fb38:	f108 0801 	add.w	r8, r8, #1
    for (c = 0; c < input_ch; c++){
 800fb3c:	3701      	adds	r7, #1
 800fb3e:	b2bf      	uxth	r7, r7
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 800fb40:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800fb42:	464b      	mov	r3, r9
 800fb44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    for (c = 0; c < input_ch; c++){
 800fb46:	42af      	cmp	r7, r5
 800fb48:	d206      	bcs.n	800fb58 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0xf0>
        cols_8b = (q7_t*)(cols_8b_start + 1 * (input_x) + 2); //skip 1 rows
 800fb4a:	1ca1      	adds	r1, r4, #2
 800fb4c:	4459      	add	r1, fp
        src = input;
 800fb4e:	46c4      	mov	ip, r8
        for(i = 0; i < input_y; i++){
 800fb50:	f04f 0900 	mov.w	r9, #0
 800fb54:	970a      	str	r7, [sp, #40]	@ 0x28
 800fb56:	e7ce      	b.n	800faf6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq+0x8e>
}
 800fb58:	2000      	movs	r0, #0
 800fb5a:	b00f      	add	sp, #60	@ 0x3c
 800fb5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fb60 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask>:
    const uint16_t output_y, const uint16_t output_x,
    const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
    q7_t *output, q7_t *output_mask, const int mask_idx, const int32_t output_offset,
    const int32_t activation_min, const int32_t activation_max,
    q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 800fb60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb64:	b087      	sub	sp, #28
 800fb66:	4682      	mov	sl, r0
 800fb68:	468c      	mov	ip, r1
 800fb6a:	9202      	str	r2, [sp, #8]
 800fb6c:	9303      	str	r3, [sp, #12]
 800fb6e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800fb70:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 800fb72:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800fb74:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800fb76:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800fb78:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800fb7a:	f8bd 3064 	ldrh.w	r3, [sp, #100]	@ 0x64
 800fb7e:	9304      	str	r3, [sp, #16]
    #define STRIDE 1
    int i, j;
    q7_t mask_value;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 800fb80:	2300      	movs	r3, #0
 800fb82:	9301      	str	r3, [sp, #4]
 800fb84:	f8cd a014 	str.w	sl, [sp, #20]
 800fb88:	46ba      	mov	sl, r7
 800fb8a:	e17f      	b.n	800fe8c <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x32c>
            /* requantize */
            sum0 = (float) sum0 * *scales;
            sum0 += output_offset;
            mask_value = 1;
            if (sum0 < activation_min){
                sum0 = activation_min;
 800fb8c:	4632      	mov	r2, r6
                mask_value = 0;
 800fb8e:	f04f 0b00 	mov.w	fp, #0
 800fb92:	e0ca      	b.n	800fd2a <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x1ca>
                sum0 = activation_max;
                mask_value = 0;
            }
            output[(i * output_x + j * 2) * channel_offset] = sum0;
            if (mask_value == 1)
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 800fb94:	464a      	mov	r2, r9
 800fb96:	f1b9 0f00 	cmp.w	r9, #0
 800fb9a:	db0c      	blt.n	800fbb6 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x56>
 800fb9c:	10d2      	asrs	r2, r2, #3
 800fb9e:	f914 9002 	ldrsb.w	r9, [r4, r2]
 800fba2:	f04f 0b01 	mov.w	fp, #1
 800fba6:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 800fba8:	fa0b fb07 	lsl.w	fp, fp, r7
 800fbac:	ea49 090b 	orr.w	r9, r9, fp
 800fbb0:	f804 9002 	strb.w	r9, [r4, r2]
 800fbb4:	e00f      	b.n	800fbd6 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x76>
 800fbb6:	f109 0207 	add.w	r2, r9, #7
 800fbba:	e7ef      	b.n	800fb9c <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x3c>
            else
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 800fbbc:	ea4f 09e2 	mov.w	r9, r2, asr #3
 800fbc0:	f914 b009 	ldrsb.w	fp, [r4, r9]
 800fbc4:	2201      	movs	r2, #1
 800fbc6:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 800fbc8:	40ba      	lsls	r2, r7
 800fbca:	43d2      	mvns	r2, r2
 800fbcc:	b2d2      	uxtb	r2, r2
 800fbce:	ea0b 0b02 	and.w	fp, fp, r2
 800fbd2:	f804 b009 	strb.w	fp, [r4, r9]

            sum1 = (float) sum1 * *scales;
 800fbd6:	ee07 ea90 	vmov	s15, lr
 800fbda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fbde:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fbe0:	ed92 7a00 	vldr	s14, [r2]
 800fbe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fbe8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fbec:	ee17 2a90 	vmov	r2, s15
            sum1 += output_offset;
 800fbf0:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800fbf2:	443a      	add	r2, r7
            mask_value = 1;
            if (sum1 < activation_min){
 800fbf4:	4296      	cmp	r6, r2
 800fbf6:	f300 80b6 	bgt.w	800fd66 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x206>
            mask_value = 1;
 800fbfa:	f04f 0e01 	mov.w	lr, #1
                sum1 = activation_min;
                mask_value = 0;
            }
            if (sum1 > activation_max){
 800fbfe:	42aa      	cmp	r2, r5
 800fc00:	dd02      	ble.n	800fc08 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0xa8>
                sum1 = activation_max;
 800fc02:	462a      	mov	r2, r5
                mask_value = 0;
 800fc04:	f04f 0e00 	mov.w	lr, #0
            }
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 800fc08:	f10a 0a01 	add.w	sl, sl, #1
 800fc0c:	4453      	add	r3, sl
 800fc0e:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 800fc10:	fb07 f303 	mul.w	r3, r7, r3
 800fc14:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800fc16:	54fa      	strb	r2, [r7, r3]
            if (mask_value == 1)
 800fc18:	f1be 0f00 	cmp.w	lr, #0
 800fc1c:	f040 80a7 	bne.w	800fd6e <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x20e>
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 800fc20:	461a      	mov	r2, r3
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	f2c0 80b3 	blt.w	800fd8e <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x22e>
 800fc28:	10d2      	asrs	r2, r2, #3
 800fc2a:	f914 e002 	ldrsb.w	lr, [r4, r2]
 800fc2e:	2301      	movs	r3, #1
 800fc30:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 800fc32:	40bb      	lsls	r3, r7
 800fc34:	43db      	mvns	r3, r3
 800fc36:	b2db      	uxtb	r3, r3
 800fc38:	ea0e 0e03 	and.w	lr, lr, r3
 800fc3c:	f804 e002 	strb.w	lr, [r4, r2]

            cols_8b_iterptr += STRIDE * 2;
 800fc40:	3102      	adds	r1, #2
        for (j = 0; j < output_x / 2; j++) {
 800fc42:	f108 0801 	add.w	r8, r8, #1
 800fc46:	ebb8 0f5c 	cmp.w	r8, ip, lsr #1
 800fc4a:	f280 80a2 	bge.w	800fd92 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x232>
            q31_t sum0 = bias[0] + biasR[0];
 800fc4e:	9b02      	ldr	r3, [sp, #8]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	9a03      	ldr	r2, [sp, #12]
 800fc54:	6812      	ldr	r2, [r2, #0]
 800fc56:	4413      	add	r3, r2
            sum0 += cols_8b[0]*ksrc[0];
 800fc58:	f991 2000 	ldrsb.w	r2, [r1]
 800fc5c:	f990 e000 	ldrsb.w	lr, [r0]
 800fc60:	fb0e 3202 	mla	r2, lr, r2, r3
            sum1 += cols_8b[1]*ksrc[0];
 800fc64:	f991 9001 	ldrsb.w	r9, [r1, #1]
 800fc68:	fb09 330e 	mla	r3, r9, lr, r3
            sum0 += cols_8b[1]*ksrc[1];
 800fc6c:	f990 e001 	ldrsb.w	lr, [r0, #1]
 800fc70:	fb0e 2209 	mla	r2, lr, r9, r2
            sum1 += cols_8b[2]*ksrc[1];
 800fc74:	f991 9002 	ldrsb.w	r9, [r1, #2]
 800fc78:	fb09 330e 	mla	r3, r9, lr, r3
            sum0 += cols_8b[2]*ksrc[2];
 800fc7c:	f990 e002 	ldrsb.w	lr, [r0, #2]
 800fc80:	fb0e 2209 	mla	r2, lr, r9, r2
            sum1 += cols_8b[3]*ksrc[2];
 800fc84:	f991 9003 	ldrsb.w	r9, [r1, #3]
 800fc88:	fb09 330e 	mla	r3, r9, lr, r3
            cols_8b += column_x + 2;
 800fc8c:	9f04      	ldr	r7, [sp, #16]
 800fc8e:	f107 0902 	add.w	r9, r7, #2
 800fc92:	eb01 0e09 	add.w	lr, r1, r9
            sum0 += cols_8b[0]*ksrc[3];
 800fc96:	f911 b009 	ldrsb.w	fp, [r1, r9]
 800fc9a:	f990 a003 	ldrsb.w	sl, [r0, #3]
 800fc9e:	fb0a 220b 	mla	r2, sl, fp, r2
            sum1 += cols_8b[1]*ksrc[3];
 800fca2:	f99e b001 	ldrsb.w	fp, [lr, #1]
 800fca6:	fb0b 330a 	mla	r3, fp, sl, r3
            sum0 += cols_8b[1]*ksrc[4];
 800fcaa:	f990 a004 	ldrsb.w	sl, [r0, #4]
 800fcae:	fb0a 220b 	mla	r2, sl, fp, r2
            sum1 += cols_8b[2]*ksrc[4];
 800fcb2:	f99e b002 	ldrsb.w	fp, [lr, #2]
 800fcb6:	fb0b 330a 	mla	r3, fp, sl, r3
            sum0 += cols_8b[2]*ksrc[5];
 800fcba:	f990 a005 	ldrsb.w	sl, [r0, #5]
 800fcbe:	fb0a 220b 	mla	r2, sl, fp, r2
            sum1 += cols_8b[3]*ksrc[5];
 800fcc2:	f99e b003 	ldrsb.w	fp, [lr, #3]
 800fcc6:	fb0b 3b0a 	mla	fp, fp, sl, r3
            cols_8b += column_x + 2;
 800fcca:	eb0e 0309 	add.w	r3, lr, r9
            sum0 += cols_8b[0]*ksrc[6];
 800fcce:	f91e 9009 	ldrsb.w	r9, [lr, r9]
 800fcd2:	f990 e006 	ldrsb.w	lr, [r0, #6]
 800fcd6:	fb0e 2209 	mla	r2, lr, r9, r2
            sum1 += cols_8b[1]*ksrc[6];
 800fcda:	f993 9001 	ldrsb.w	r9, [r3, #1]
 800fcde:	fb09 be0e 	mla	lr, r9, lr, fp
            sum0 += cols_8b[1]*ksrc[7];
 800fce2:	f990 a007 	ldrsb.w	sl, [r0, #7]
 800fce6:	fb0a 2209 	mla	r2, sl, r9, r2
            sum1 += cols_8b[2]*ksrc[7];
 800fcea:	f993 9002 	ldrsb.w	r9, [r3, #2]
 800fcee:	fb09 ee0a 	mla	lr, r9, sl, lr
            sum0 += cols_8b[2]*ksrc[8];
 800fcf2:	f990 a008 	ldrsb.w	sl, [r0, #8]
 800fcf6:	fb0a 2209 	mla	r2, sl, r9, r2
            sum1 += cols_8b[3]*ksrc[8];
 800fcfa:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800fcfe:	fb03 ee0a 	mla	lr, r3, sl, lr
            sum0 = (float) sum0 * *scales;
 800fd02:	ee07 2a90 	vmov	s15, r2
 800fd06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fd0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fd0c:	ed93 7a00 	vldr	s14, [r3]
 800fd10:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fd14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fd18:	ee17 2a90 	vmov	r2, s15
            sum0 += output_offset;
 800fd1c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800fd1e:	441a      	add	r2, r3
            if (sum0 < activation_min){
 800fd20:	4296      	cmp	r6, r2
 800fd22:	f73f af33 	bgt.w	800fb8c <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x2c>
            mask_value = 1;
 800fd26:	f04f 0b01 	mov.w	fp, #1
            if (sum0 > activation_max){
 800fd2a:	42aa      	cmp	r2, r5
 800fd2c:	dd02      	ble.n	800fd34 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x1d4>
                sum0 = activation_max;
 800fd2e:	462a      	mov	r2, r5
                mask_value = 0;
 800fd30:	f04f 0b00 	mov.w	fp, #0
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 800fd34:	9b01      	ldr	r3, [sp, #4]
 800fd36:	fb03 f30c 	mul.w	r3, r3, ip
 800fd3a:	ea4f 0a48 	mov.w	sl, r8, lsl #1
 800fd3e:	eb03 0948 	add.w	r9, r3, r8, lsl #1
 800fd42:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 800fd44:	fb07 f909 	mul.w	r9, r7, r9
 800fd48:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800fd4a:	f807 2009 	strb.w	r2, [r7, r9]
            if (mask_value == 1)
 800fd4e:	f1bb 0f00 	cmp.w	fp, #0
 800fd52:	f47f af1f 	bne.w	800fb94 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x34>
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 800fd56:	464a      	mov	r2, r9
 800fd58:	f1b9 0f00 	cmp.w	r9, #0
 800fd5c:	f6bf af2e 	bge.w	800fbbc <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x5c>
 800fd60:	f109 0207 	add.w	r2, r9, #7
 800fd64:	e72a      	b.n	800fbbc <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x5c>
                sum1 = activation_min;
 800fd66:	4632      	mov	r2, r6
                mask_value = 0;
 800fd68:	f04f 0e00 	mov.w	lr, #0
 800fd6c:	e747      	b.n	800fbfe <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x9e>
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 800fd6e:	461a      	mov	r2, r3
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	db0a      	blt.n	800fd8a <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x22a>
 800fd74:	10d3      	asrs	r3, r2, #3
 800fd76:	56e2      	ldrsb	r2, [r4, r3]
 800fd78:	f04f 0e01 	mov.w	lr, #1
 800fd7c:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 800fd7e:	fa0e fe07 	lsl.w	lr, lr, r7
 800fd82:	ea42 020e 	orr.w	r2, r2, lr
 800fd86:	54e2      	strb	r2, [r4, r3]
 800fd88:	e75a      	b.n	800fc40 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0xe0>
 800fd8a:	1dda      	adds	r2, r3, #7
 800fd8c:	e7f2      	b.n	800fd74 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x214>
                BIT_CLEAR(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 800fd8e:	1dda      	adds	r2, r3, #7
 800fd90:	e74a      	b.n	800fc28 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0xc8>
        }
        if (output_x & 1) {
 800fd92:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 800fd96:	f01c 0f01 	tst.w	ip, #1
 800fd9a:	d073      	beq.n	800fe84 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x324>
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
 800fd9c:	9b02      	ldr	r3, [sp, #8]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	9a03      	ldr	r2, [sp, #12]
 800fda2:	6812      	ldr	r2, [r2, #0]
 800fda4:	4413      	add	r3, r2
            sum += cols_8b[0]*ksrc[0];
 800fda6:	f991 2000 	ldrsb.w	r2, [r1]
 800fdaa:	f990 e000 	ldrsb.w	lr, [r0]
 800fdae:	fb0e 3302 	mla	r3, lr, r2, r3
            sum += cols_8b[1]*ksrc[1];
 800fdb2:	f991 2001 	ldrsb.w	r2, [r1, #1]
 800fdb6:	f990 e001 	ldrsb.w	lr, [r0, #1]
 800fdba:	fb0e 3302 	mla	r3, lr, r2, r3
            sum += cols_8b[2]*ksrc[2];
 800fdbe:	f991 2002 	ldrsb.w	r2, [r1, #2]
 800fdc2:	f990 e002 	ldrsb.w	lr, [r0, #2]
 800fdc6:	fb0e 3302 	mla	r3, lr, r2, r3
            cols_8b += column_x + 2;
 800fdca:	9a04      	ldr	r2, [sp, #16]
 800fdcc:	3202      	adds	r2, #2
 800fdce:	eb01 0e02 	add.w	lr, r1, r2
            sum += cols_8b[0]*ksrc[3];
 800fdd2:	f911 8002 	ldrsb.w	r8, [r1, r2]
 800fdd6:	f990 9003 	ldrsb.w	r9, [r0, #3]
 800fdda:	fb09 3308 	mla	r3, r9, r8, r3
            sum += cols_8b[1]*ksrc[4];
 800fdde:	f99e 8001 	ldrsb.w	r8, [lr, #1]
 800fde2:	f990 9004 	ldrsb.w	r9, [r0, #4]
 800fde6:	fb09 3308 	mla	r3, r9, r8, r3
            sum += cols_8b[2]*ksrc[5];
 800fdea:	f99e 8002 	ldrsb.w	r8, [lr, #2]
 800fdee:	f990 9005 	ldrsb.w	r9, [r0, #5]
 800fdf2:	fb09 3308 	mla	r3, r9, r8, r3
            cols_8b += column_x + 2;
 800fdf6:	eb0e 0802 	add.w	r8, lr, r2
            sum += cols_8b[0]*ksrc[6];
 800fdfa:	f91e 2002 	ldrsb.w	r2, [lr, r2]
 800fdfe:	f990 e006 	ldrsb.w	lr, [r0, #6]
 800fe02:	fb0e 3302 	mla	r3, lr, r2, r3
            sum += cols_8b[1]*ksrc[7];
 800fe06:	f998 2001 	ldrsb.w	r2, [r8, #1]
 800fe0a:	f990 e007 	ldrsb.w	lr, [r0, #7]
 800fe0e:	fb0e 3302 	mla	r3, lr, r2, r3
            sum += cols_8b[2]*ksrc[8];
 800fe12:	f998 2002 	ldrsb.w	r2, [r8, #2]
 800fe16:	f990 e008 	ldrsb.w	lr, [r0, #8]
 800fe1a:	fb0e 3302 	mla	r3, lr, r2, r3

            sum = (float) sum * *scales;
 800fe1e:	ee07 3a90 	vmov	s15, r3
 800fe22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fe26:	ed9a 7a00 	vldr	s14, [sl]
 800fe2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fe2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fe32:	ee17 3a90 	vmov	r3, s15
            sum += output_offset;
 800fe36:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800fe38:	4413      	add	r3, r2
            mask_value = 1;
            if (sum < activation_min){
 800fe3a:	42b3      	cmp	r3, r6
 800fe3c:	db2f      	blt.n	800fe9e <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x33e>
            mask_value = 1;
 800fe3e:	f04f 0e01 	mov.w	lr, #1
                sum = activation_min;
                mask_value = 0;
            }
            if (sum > activation_max){
 800fe42:	42ab      	cmp	r3, r5
 800fe44:	dd02      	ble.n	800fe4c <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x2ec>
                sum = activation_max;
 800fe46:	462b      	mov	r3, r5
                mask_value = 0;
 800fe48:	f04f 0e00 	mov.w	lr, #0
            }
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 800fe4c:	9a01      	ldr	r2, [sp, #4]
 800fe4e:	fb02 c20c 	mla	r2, r2, ip, ip
 800fe52:	3a01      	subs	r2, #1
 800fe54:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 800fe56:	fb07 f202 	mul.w	r2, r7, r2
 800fe5a:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800fe5c:	54bb      	strb	r3, [r7, r2]
            if (mask_value == 1)
 800fe5e:	f1be 0f00 	cmp.w	lr, #0
 800fe62:	d120      	bne.n	800fea6 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x346>
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 800fe64:	4613      	mov	r3, r2
 800fe66:	2a00      	cmp	r2, #0
 800fe68:	db2d      	blt.n	800fec6 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x366>
 800fe6a:	10da      	asrs	r2, r3, #3
 800fe6c:	f914 e002 	ldrsb.w	lr, [r4, r2]
 800fe70:	2301      	movs	r3, #1
 800fe72:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 800fe74:	40bb      	lsls	r3, r7
 800fe76:	43db      	mvns	r3, r3
 800fe78:	b2db      	uxtb	r3, r3
 800fe7a:	ea0e 0e03 	and.w	lr, lr, r3
 800fe7e:	f804 e002 	strb.w	lr, [r4, r2]

            cols_8b_iterptr += STRIDE;
 800fe82:	3101      	adds	r1, #1
        }
        cols_8b_iterptr += 1 * 2;
 800fe84:	3102      	adds	r1, #2
    for (i = 0; i < output_y; i++) {
 800fe86:	9b01      	ldr	r3, [sp, #4]
 800fe88:	3301      	adds	r3, #1
 800fe8a:	9301      	str	r3, [sp, #4]
 800fe8c:	9b05      	ldr	r3, [sp, #20]
 800fe8e:	9a01      	ldr	r2, [sp, #4]
 800fe90:	4293      	cmp	r3, r2
 800fe92:	dd1a      	ble.n	800feca <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x36a>
        for (j = 0; j < output_x / 2; j++) {
 800fe94:	f04f 0800 	mov.w	r8, #0
 800fe98:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 800fe9c:	e6d3      	b.n	800fc46 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0xe6>
                sum = activation_min;
 800fe9e:	4633      	mov	r3, r6
                mask_value = 0;
 800fea0:	f04f 0e00 	mov.w	lr, #0
 800fea4:	e7cd      	b.n	800fe42 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x2e2>
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 800fea6:	4613      	mov	r3, r2
 800fea8:	2a00      	cmp	r2, #0
 800feaa:	db0a      	blt.n	800fec2 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x362>
 800feac:	10db      	asrs	r3, r3, #3
 800feae:	56e2      	ldrsb	r2, [r4, r3]
 800feb0:	f04f 0e01 	mov.w	lr, #1
 800feb4:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 800feb6:	fa0e fe07 	lsl.w	lr, lr, r7
 800feba:	ea42 020e 	orr.w	r2, r2, lr
 800febe:	54e2      	strb	r2, [r4, r3]
 800fec0:	e7df      	b.n	800fe82 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x322>
 800fec2:	1dd3      	adds	r3, r2, #7
 800fec4:	e7f2      	b.n	800feac <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x34c>
                BIT_CLEAR(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 800fec6:	1dd3      	adds	r3, r2, #7
 800fec8:	e7cf      	b.n	800fe6a <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask+0x30a>
    }
}
 800feca:	b007      	add	sp, #28
 800fecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fed0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>:
{
 800fed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed4:	b091      	sub	sp, #68	@ 0x44
 800fed6:	4680      	mov	r8, r0
 800fed8:	460c      	mov	r4, r1
 800feda:	4616      	mov	r6, r2
 800fedc:	461d      	mov	r5, r3
 800fede:	f8dd a068 	ldr.w	sl, [sp, #104]	@ 0x68
 800fee2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800fee4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800fee6:	f8dd e074 	ldr.w	lr, [sp, #116]	@ 0x74
 800feea:	f8bd 1090 	ldrh.w	r1, [sp, #144]	@ 0x90
 800feee:	910e      	str	r1, [sp, #56]	@ 0x38
 800fef0:	f8bd 1094 	ldrh.w	r1, [sp, #148]	@ 0x94
 800fef4:	910f      	str	r1, [sp, #60]	@ 0x3c
 800fef6:	f8dd b09c 	ldr.w	fp, [sp, #156]	@ 0x9c
 800fefa:	f99d 70a0 	ldrsb.w	r7, [sp, #160]	@ 0xa0
    q7_t* cols_8b = (q7_t* )cols_8b_start;
 800fefe:	4659      	mov	r1, fp
    for(i = 0; i < input_x + 2; i++){
 800ff00:	2000      	movs	r0, #0
 800ff02:	e003      	b.n	800ff0c <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x3c>
        *cols_8b++ = PAD8;
 800ff04:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_x + 2; i++){
 800ff08:	3001      	adds	r0, #1
 800ff0a:	b280      	uxth	r0, r0
 800ff0c:	f104 0c01 	add.w	ip, r4, #1
 800ff10:	4584      	cmp	ip, r0
 800ff12:	daf7      	bge.n	800ff04 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x34>
    for(i = 0; i < input_y; i++){
 800ff14:	2000      	movs	r0, #0
 800ff16:	e007      	b.n	800ff28 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x58>
        *cols_8b++ = PAD8;//left
 800ff18:	700f      	strb	r7, [r1, #0]
        cols_8b += input_x; //skip middle
 800ff1a:	f104 0901 	add.w	r9, r4, #1
        *cols_8b++ = PAD8;//right
 800ff1e:	4449      	add	r1, r9
 800ff20:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_y; i++){
 800ff24:	3001      	adds	r0, #1
 800ff26:	b280      	uxth	r0, r0
 800ff28:	42b0      	cmp	r0, r6
 800ff2a:	d3f5      	bcc.n	800ff18 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x48>
    for(i = 0; i < input_x + 2; i++){
 800ff2c:	2000      	movs	r0, #0
 800ff2e:	e003      	b.n	800ff38 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x68>
        *cols_8b++ = PAD8;
 800ff30:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_x + 2; i++){
 800ff34:	3001      	adds	r0, #1
 800ff36:	b280      	uxth	r0, r0
 800ff38:	4584      	cmp	ip, r0
 800ff3a:	daf9      	bge.n	800ff30 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x60>
    for (c = 0; c < input_ch; c++){
 800ff3c:	2700      	movs	r7, #0
 800ff3e:	4670      	mov	r0, lr
 800ff40:	e041      	b.n	800ffc6 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0xf6>
                *cols_8b++ = *src;// + input_offset;
 800ff42:	f99c e000 	ldrsb.w	lr, [ip]
 800ff46:	f801 eb01 	strb.w	lr, [r1], #1
                src += input_ch;
 800ff4a:	44ac      	add	ip, r5
            for(j = 0; j < input_x; j++){
 800ff4c:	3701      	adds	r7, #1
 800ff4e:	b2bf      	uxth	r7, r7
 800ff50:	42a7      	cmp	r7, r4
 800ff52:	d3f6      	bcc.n	800ff42 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x72>
            cols_8b += 1;//skip end
 800ff54:	3101      	adds	r1, #1
        for(i = 0; i < input_y; i++){
 800ff56:	f109 0901 	add.w	r9, r9, #1
 800ff5a:	fa1f f989 	uxth.w	r9, r9
 800ff5e:	45b1      	cmp	r9, r6
 800ff60:	d202      	bcs.n	800ff68 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x98>
            cols_8b += 1;//skip front
 800ff62:	3101      	adds	r1, #1
            for(j = 0; j < input_x; j++){
 800ff64:	2700      	movs	r7, #0
 800ff66:	e7f3      	b.n	800ff50 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x80>
        if (c % 8 == 0 && c > 1) output_mask++;
 800ff68:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800ff6a:	f017 0c07 	ands.w	ip, r7, #7
 800ff6e:	d104      	bne.n	800ff7a <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0xaa>
 800ff70:	2f01      	cmp	r7, #1
 800ff72:	d902      	bls.n	800ff7a <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0xaa>
 800ff74:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800ff76:	3101      	adds	r1, #1
 800ff78:	9123      	str	r1, [sp, #140]	@ 0x8c
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 800ff7a:	1d11      	adds	r1, r2, #4
 800ff7c:	910c      	str	r1, [sp, #48]	@ 0x30
 800ff7e:	f103 0904 	add.w	r9, r3, #4
 800ff82:	1d01      	adds	r1, r0, #4
 800ff84:	910d      	str	r1, [sp, #52]	@ 0x34
 800ff86:	950a      	str	r5, [sp, #40]	@ 0x28
 800ff88:	9409      	str	r4, [sp, #36]	@ 0x24
 800ff8a:	f8cd b020 	str.w	fp, [sp, #32]
 800ff8e:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800ff90:	9107      	str	r1, [sp, #28]
 800ff92:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800ff94:	9106      	str	r1, [sp, #24]
 800ff96:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800ff98:	9105      	str	r1, [sp, #20]
 800ff9a:	f8cd c010 	str.w	ip, [sp, #16]
 800ff9e:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800ffa0:	9103      	str	r1, [sp, #12]
 800ffa2:	f8cd 8008 	str.w	r8, [sp, #8]
 800ffa6:	9001      	str	r0, [sp, #4]
 800ffa8:	f8cd a000 	str.w	sl, [sp]
 800ffac:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ffae:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800ffb0:	f7ff fdd6 	bl	800fb60 <depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask>
        ksrc += 9;
 800ffb4:	f10a 0a09 	add.w	sl, sl, #9
        input++;
 800ffb8:	f108 0801 	add.w	r8, r8, #1
    for (c = 0; c < input_ch; c++){
 800ffbc:	3701      	adds	r7, #1
 800ffbe:	b2bf      	uxth	r7, r7
        depthwise_kernel3x3_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 800ffc0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ffc2:	464b      	mov	r3, r9
 800ffc4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
    for (c = 0; c < input_ch; c++){
 800ffc6:	42af      	cmp	r7, r5
 800ffc8:	d206      	bcs.n	800ffd8 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x108>
        cols_8b = (q7_t*)(cols_8b_start + 1 * (input_x) + 2); //skip 1 rows
 800ffca:	1ca1      	adds	r1, r4, #2
 800ffcc:	4459      	add	r1, fp
        src = input;
 800ffce:	46c4      	mov	ip, r8
        for(i = 0; i < input_y; i++){
 800ffd0:	f04f 0900 	mov.w	r9, #0
 800ffd4:	970c      	str	r7, [sp, #48]	@ 0x30
 800ffd6:	e7c2      	b.n	800ff5e <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask+0x8e>
}
 800ffd8:	b011      	add	sp, #68	@ 0x44
 800ffda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ffde <depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq>:
        const uint16_t output_y, const uint16_t output_x,
        const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
        q7_t *output, const int32_t output_offset,
        const int32_t activation_min, const int32_t activation_max,
        q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 800ffde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffe2:	b085      	sub	sp, #20
 800ffe4:	460d      	mov	r5, r1
 800ffe6:	4617      	mov	r7, r2
 800ffe8:	4698      	mov	r8, r3
 800ffea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ffec:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 800ffee:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800fff0:	f8bd 1054 	ldrh.w	r1, [sp, #84]	@ 0x54
 800fff4:	9102      	str	r1, [sp, #8]
    #define STRIDE 2
    int i, j;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 800fff6:	2100      	movs	r1, #0
 800fff8:	9100      	str	r1, [sp, #0]
 800fffa:	9003      	str	r0, [sp, #12]
 800fffc:	e113      	b.n	8010226 <depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq+0x248>
        for (j = 0; j < output_x / 2; j++) {
            q7_t *cols_8b = cols_8b_iterptr;

            q31_t sum0 = bias[0] + biasR[0];
 800fffe:	9901      	ldr	r1, [sp, #4]
 8010000:	6809      	ldr	r1, [r1, #0]
 8010002:	f8d8 0000 	ldr.w	r0, [r8]
 8010006:	180c      	adds	r4, r1, r0
            q31_t sum1 = bias[0] + biasR[0];
            
            /* computation */
            sum0 += cols_8b[0]*ksrc[0];
 8010008:	f993 1000 	ldrsb.w	r1, [r3]
 801000c:	f992 0000 	ldrsb.w	r0, [r2]
 8010010:	fb00 4101 	mla	r1, r0, r1, r4
            sum1 += cols_8b[2]*ksrc[0];
 8010014:	f993 e002 	ldrsb.w	lr, [r3, #2]
 8010018:	fb0e 4400 	mla	r4, lr, r0, r4
            sum0 += cols_8b[1]*ksrc[1];
 801001c:	f993 0001 	ldrsb.w	r0, [r3, #1]
 8010020:	f992 9001 	ldrsb.w	r9, [r2, #1]
 8010024:	fb09 1100 	mla	r1, r9, r0, r1
            sum1 += cols_8b[3]*ksrc[1];
 8010028:	f993 0003 	ldrsb.w	r0, [r3, #3]
 801002c:	fb00 4009 	mla	r0, r0, r9, r4
            sum0 += cols_8b[2]*ksrc[2];
 8010030:	f992 4002 	ldrsb.w	r4, [r2, #2]
 8010034:	fb04 110e 	mla	r1, r4, lr, r1
            sum1 += cols_8b[4]*ksrc[2];
 8010038:	f993 e004 	ldrsb.w	lr, [r3, #4]
 801003c:	fb0e 0004 	mla	r0, lr, r4, r0
            cols_8b += column_x + 2;
 8010040:	9c02      	ldr	r4, [sp, #8]
 8010042:	f104 0e02 	add.w	lr, r4, #2
 8010046:	eb03 040e 	add.w	r4, r3, lr
            sum0 += cols_8b[0]*ksrc[3];
 801004a:	f913 900e 	ldrsb.w	r9, [r3, lr]
 801004e:	f992 a003 	ldrsb.w	sl, [r2, #3]
 8010052:	fb0a 1109 	mla	r1, sl, r9, r1
            sum1 += cols_8b[2]*ksrc[3];
 8010056:	f994 9002 	ldrsb.w	r9, [r4, #2]
 801005a:	fb09 000a 	mla	r0, r9, sl, r0
            sum0 += cols_8b[1]*ksrc[4];
 801005e:	f994 b001 	ldrsb.w	fp, [r4, #1]
 8010062:	f992 a004 	ldrsb.w	sl, [r2, #4]
 8010066:	fb0a 110b 	mla	r1, sl, fp, r1
            sum1 += cols_8b[3]*ksrc[4];
 801006a:	f994 b003 	ldrsb.w	fp, [r4, #3]
 801006e:	fb0b 0b0a 	mla	fp, fp, sl, r0
            sum0 += cols_8b[2]*ksrc[5];
 8010072:	f992 0005 	ldrsb.w	r0, [r2, #5]
 8010076:	fb00 1109 	mla	r1, r0, r9, r1
            sum1 += cols_8b[4]*ksrc[5];
 801007a:	f994 a004 	ldrsb.w	sl, [r4, #4]
 801007e:	fb0a ba00 	mla	sl, sl, r0, fp
            cols_8b += column_x + 2;
 8010082:	eb04 090e 	add.w	r9, r4, lr
            sum0 += cols_8b[0]*ksrc[6];
 8010086:	f914 400e 	ldrsb.w	r4, [r4, lr]
 801008a:	f992 0006 	ldrsb.w	r0, [r2, #6]
 801008e:	fb00 1404 	mla	r4, r0, r4, r1
            sum1 += cols_8b[2]*ksrc[6];
 8010092:	f999 e002 	ldrsb.w	lr, [r9, #2]
 8010096:	fb0e a000 	mla	r0, lr, r0, sl
            sum0 += cols_8b[1]*ksrc[7];
 801009a:	f999 1001 	ldrsb.w	r1, [r9, #1]
 801009e:	f992 a007 	ldrsb.w	sl, [r2, #7]
 80100a2:	fb0a 4101 	mla	r1, sl, r1, r4
            sum1 += cols_8b[3]*ksrc[7];
 80100a6:	f999 4003 	ldrsb.w	r4, [r9, #3]
 80100aa:	fb04 000a 	mla	r0, r4, sl, r0
            sum0 += cols_8b[2]*ksrc[8];
 80100ae:	f992 4008 	ldrsb.w	r4, [r2, #8]
 80100b2:	fb04 110e 	mla	r1, r4, lr, r1
 80100b6:	ee07 1a90 	vmov	s15, r1
            sum1 += cols_8b[4]*ksrc[8];
 80100ba:	f999 e004 	ldrsb.w	lr, [r9, #4]
 80100be:	fb0e 0004 	mla	r0, lr, r4, r0

            /* requantize */
            sum0 = (float) sum0 * *scales;
 80100c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80100c6:	ed96 7a00 	vldr	s14, [r6]
 80100ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80100ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80100d2:	ee17 1a90 	vmov	r1, s15
            sum0 += output_offset;
 80100d6:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80100d8:	4421      	add	r1, r4
            sum0 = TN_MAX(sum0, activation_min);
 80100da:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80100dc:	42a1      	cmp	r1, r4
 80100de:	bfb8      	it	lt
 80100e0:	4621      	movlt	r1, r4
            sum0 = TN_MIN(sum0, activation_max);
 80100e2:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80100e4:	42a1      	cmp	r1, r4
 80100e6:	bfa8      	it	ge
 80100e8:	4621      	movge	r1, r4
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 80100ea:	9c00      	ldr	r4, [sp, #0]
 80100ec:	fb04 f405 	mul.w	r4, r4, r5
 80100f0:	ea4f 0e4c 	mov.w	lr, ip, lsl #1
 80100f4:	eb04 094c 	add.w	r9, r4, ip, lsl #1
 80100f8:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 80100fa:	fb07 f909 	mul.w	r9, r7, r9
 80100fe:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8010100:	f807 1009 	strb.w	r1, [r7, r9]

            sum1 = (float) sum1 * *scales;
 8010104:	ee07 0a90 	vmov	s15, r0
 8010108:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801010c:	ed96 7a00 	vldr	s14, [r6]
 8010110:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010114:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010118:	ee17 1a90 	vmov	r1, s15
            sum1 += output_offset;
 801011c:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801011e:	4401      	add	r1, r0
            sum1 = TN_MAX(sum1, activation_min);
 8010120:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8010122:	4281      	cmp	r1, r0
 8010124:	bfb8      	it	lt
 8010126:	4601      	movlt	r1, r0
            sum1 = TN_MIN(sum1, activation_max);
 8010128:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801012a:	4281      	cmp	r1, r0
 801012c:	bfa8      	it	ge
 801012e:	4601      	movge	r1, r0
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8010130:	f10e 0e01 	add.w	lr, lr, #1
 8010134:	4474      	add	r4, lr
 8010136:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8010138:	fb00 f404 	mul.w	r4, r0, r4
 801013c:	5539      	strb	r1, [r7, r4]

            cols_8b_iterptr += STRIDE * 2;
 801013e:	3304      	adds	r3, #4
        for (j = 0; j < output_x / 2; j++) {
 8010140:	f10c 0c01 	add.w	ip, ip, #1
 8010144:	ebbc 0f55 	cmp.w	ip, r5, lsr #1
 8010148:	f6ff af59 	blt.w	800fffe <depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq+0x20>
        }
        if (output_x & 1) {
 801014c:	9f01      	ldr	r7, [sp, #4]
 801014e:	f015 0f01 	tst.w	r5, #1
 8010152:	d05d      	beq.n	8010210 <depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq+0x232>
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
 8010154:	6839      	ldr	r1, [r7, #0]
 8010156:	f8d8 0000 	ldr.w	r0, [r8]
 801015a:	4401      	add	r1, r0
            sum += cols_8b[0]*ksrc[0];
 801015c:	f993 0000 	ldrsb.w	r0, [r3]
 8010160:	f992 4000 	ldrsb.w	r4, [r2]
 8010164:	fb04 1100 	mla	r1, r4, r0, r1
            sum += cols_8b[1]*ksrc[1];
 8010168:	f993 0001 	ldrsb.w	r0, [r3, #1]
 801016c:	f992 4001 	ldrsb.w	r4, [r2, #1]
 8010170:	fb04 1100 	mla	r1, r4, r0, r1
            sum += cols_8b[2]*ksrc[2];
 8010174:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8010178:	f992 4002 	ldrsb.w	r4, [r2, #2]
 801017c:	fb04 1100 	mla	r1, r4, r0, r1
            cols_8b += column_x + 2;
 8010180:	9802      	ldr	r0, [sp, #8]
 8010182:	3002      	adds	r0, #2
 8010184:	181c      	adds	r4, r3, r0
            sum += cols_8b[0]*ksrc[3];
 8010186:	f913 c000 	ldrsb.w	ip, [r3, r0]
 801018a:	f992 e003 	ldrsb.w	lr, [r2, #3]
 801018e:	fb0e 110c 	mla	r1, lr, ip, r1
            sum += cols_8b[1]*ksrc[4];
 8010192:	f994 c001 	ldrsb.w	ip, [r4, #1]
 8010196:	f992 e004 	ldrsb.w	lr, [r2, #4]
 801019a:	fb0e 110c 	mla	r1, lr, ip, r1
            sum += cols_8b[2]*ksrc[5];
 801019e:	f994 c002 	ldrsb.w	ip, [r4, #2]
 80101a2:	f992 e005 	ldrsb.w	lr, [r2, #5]
 80101a6:	fb0e 110c 	mla	r1, lr, ip, r1
            cols_8b += column_x + 2;
 80101aa:	eb04 0c00 	add.w	ip, r4, r0
            sum += cols_8b[0]*ksrc[6];
 80101ae:	5620      	ldrsb	r0, [r4, r0]
 80101b0:	f992 4006 	ldrsb.w	r4, [r2, #6]
 80101b4:	fb04 1100 	mla	r1, r4, r0, r1
            sum += cols_8b[1]*ksrc[7];
 80101b8:	f99c 0001 	ldrsb.w	r0, [ip, #1]
 80101bc:	f992 4007 	ldrsb.w	r4, [r2, #7]
 80101c0:	fb04 1100 	mla	r1, r4, r0, r1
            sum += cols_8b[2]*ksrc[8];
 80101c4:	f99c 0002 	ldrsb.w	r0, [ip, #2]
 80101c8:	f992 4008 	ldrsb.w	r4, [r2, #8]
 80101cc:	fb04 1100 	mla	r1, r4, r0, r1

            sum = (float) sum * *scales;
 80101d0:	ee07 1a90 	vmov	s15, r1
 80101d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80101d8:	ed96 7a00 	vldr	s14, [r6]
 80101dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80101e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80101e4:	ee17 1a90 	vmov	r1, s15
            sum += output_offset;
 80101e8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80101ea:	4401      	add	r1, r0
            sum = TN_MAX(sum, activation_min);
 80101ec:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80101ee:	4281      	cmp	r1, r0
 80101f0:	bfb8      	it	lt
 80101f2:	4601      	movlt	r1, r0
            sum = TN_MIN(sum, activation_max);
 80101f4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80101f6:	4281      	cmp	r1, r0
 80101f8:	bfa8      	it	ge
 80101fa:	4601      	movge	r1, r0
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 80101fc:	9800      	ldr	r0, [sp, #0]
 80101fe:	fb00 5005 	mla	r0, r0, r5, r5
 8010202:	3801      	subs	r0, #1
 8010204:	9c16      	ldr	r4, [sp, #88]	@ 0x58
 8010206:	fb04 f000 	mul.w	r0, r4, r0
 801020a:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 801020c:	5421      	strb	r1, [r4, r0]

            cols_8b_iterptr += STRIDE;
 801020e:	3302      	adds	r3, #2
        }
        cols_8b_iterptr += 1 * 2 - (column_x & 1);
 8010210:	9802      	ldr	r0, [sp, #8]
 8010212:	f000 0101 	and.w	r1, r0, #1
 8010216:	f1c1 0102 	rsb	r1, r1, #2
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 1 * 2);
 801021a:	3002      	adds	r0, #2
 801021c:	4401      	add	r1, r0
 801021e:	440b      	add	r3, r1
    for (i = 0; i < output_y; i++) {
 8010220:	9900      	ldr	r1, [sp, #0]
 8010222:	3101      	adds	r1, #1
 8010224:	9100      	str	r1, [sp, #0]
 8010226:	9903      	ldr	r1, [sp, #12]
 8010228:	9800      	ldr	r0, [sp, #0]
 801022a:	4281      	cmp	r1, r0
 801022c:	dd03      	ble.n	8010236 <depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq+0x258>
        for (j = 0; j < output_x / 2; j++) {
 801022e:	f04f 0c00 	mov.w	ip, #0
 8010232:	9701      	str	r7, [sp, #4]
 8010234:	e786      	b.n	8010144 <depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq+0x166>
    }
}
 8010236:	b005      	add	sp, #20
 8010238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801023c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>:
{
 801023c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010240:	b08f      	sub	sp, #60	@ 0x3c
 8010242:	4680      	mov	r8, r0
 8010244:	460c      	mov	r4, r1
 8010246:	4616      	mov	r6, r2
 8010248:	461d      	mov	r5, r3
 801024a:	f8dd a060 	ldr.w	sl, [sp, #96]	@ 0x60
 801024e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010250:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8010252:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 8010256:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 801025a:	910c      	str	r1, [sp, #48]	@ 0x30
 801025c:	f8bd 1088 	ldrh.w	r1, [sp, #136]	@ 0x88
 8010260:	910d      	str	r1, [sp, #52]	@ 0x34
 8010262:	f8dd b090 	ldr.w	fp, [sp, #144]	@ 0x90
 8010266:	f99d 7094 	ldrsb.w	r7, [sp, #148]	@ 0x94
    q7_t* cols_8b = (q7_t* )cols_8b_start;
 801026a:	4659      	mov	r1, fp
    for(i = 0; i < input_x + 2; i++){
 801026c:	2000      	movs	r0, #0
 801026e:	e003      	b.n	8010278 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x3c>
        *cols_8b++ = PAD8;
 8010270:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_x + 2; i++){
 8010274:	3001      	adds	r0, #1
 8010276:	b280      	uxth	r0, r0
 8010278:	f104 0c01 	add.w	ip, r4, #1
 801027c:	4584      	cmp	ip, r0
 801027e:	daf7      	bge.n	8010270 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x34>
    for(i = 0; i < input_y; i++){
 8010280:	2000      	movs	r0, #0
 8010282:	e007      	b.n	8010294 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x58>
        *cols_8b++ = PAD8;//left
 8010284:	700f      	strb	r7, [r1, #0]
        cols_8b += input_x; //skip middle
 8010286:	f104 0901 	add.w	r9, r4, #1
        *cols_8b++ = PAD8;//right
 801028a:	4449      	add	r1, r9
 801028c:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_y; i++){
 8010290:	3001      	adds	r0, #1
 8010292:	b280      	uxth	r0, r0
 8010294:	42b0      	cmp	r0, r6
 8010296:	d3f5      	bcc.n	8010284 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x48>
    for(i = 0; i < input_x + 2; i++){
 8010298:	2000      	movs	r0, #0
 801029a:	e003      	b.n	80102a4 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x68>
        *cols_8b++ = PAD8;
 801029c:	f801 7b01 	strb.w	r7, [r1], #1
    for(i = 0; i < input_x + 2; i++){
 80102a0:	3001      	adds	r0, #1
 80102a2:	b280      	uxth	r0, r0
 80102a4:	4584      	cmp	ip, r0
 80102a6:	daf9      	bge.n	801029c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x60>
    for (c = 0; c < input_ch; c++){
 80102a8:	2700      	movs	r7, #0
 80102aa:	4670      	mov	r0, lr
 80102ac:	e035      	b.n	801031a <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0xde>
                *cols_8b++ = *src;// + input_offset;
 80102ae:	f99c e000 	ldrsb.w	lr, [ip]
 80102b2:	f801 eb01 	strb.w	lr, [r1], #1
                src += input_ch;
 80102b6:	44ac      	add	ip, r5
            for(j = 0; j < input_x; j++){
 80102b8:	3701      	adds	r7, #1
 80102ba:	b2bf      	uxth	r7, r7
 80102bc:	42a7      	cmp	r7, r4
 80102be:	d3f6      	bcc.n	80102ae <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x72>
            cols_8b += 1;//skip end
 80102c0:	3101      	adds	r1, #1
        for(i = 0; i < input_y; i++){
 80102c2:	f109 0901 	add.w	r9, r9, #1
 80102c6:	fa1f f989 	uxth.w	r9, r9
 80102ca:	45b1      	cmp	r9, r6
 80102cc:	d202      	bcs.n	80102d4 <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x98>
            cols_8b += 1;//skip front
 80102ce:	3101      	adds	r1, #1
            for(j = 0; j < input_x; j++){
 80102d0:	2700      	movs	r7, #0
 80102d2:	e7f3      	b.n	80102bc <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x80>
        depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80102d4:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 80102d6:	1d11      	adds	r1, r2, #4
 80102d8:	910a      	str	r1, [sp, #40]	@ 0x28
 80102da:	f103 0904 	add.w	r9, r3, #4
 80102de:	1d01      	adds	r1, r0, #4
 80102e0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80102e2:	9508      	str	r5, [sp, #32]
 80102e4:	9407      	str	r4, [sp, #28]
 80102e6:	f8cd b018 	str.w	fp, [sp, #24]
 80102ea:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 80102ec:	9105      	str	r1, [sp, #20]
 80102ee:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80102f0:	9104      	str	r1, [sp, #16]
 80102f2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80102f4:	9103      	str	r1, [sp, #12]
 80102f6:	f8cd 8008 	str.w	r8, [sp, #8]
 80102fa:	9001      	str	r0, [sp, #4]
 80102fc:	f8cd a000 	str.w	sl, [sp]
 8010300:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010302:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8010304:	f7ff fe6b 	bl	800ffde <depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq>
        ksrc += 9;
 8010308:	f10a 0a09 	add.w	sl, sl, #9
        input++;
 801030c:	f108 0801 	add.w	r8, r8, #1
    for (c = 0; c < input_ch; c++){
 8010310:	3701      	adds	r7, #1
 8010312:	b2bf      	uxth	r7, r7
        depthwise_kernel3x3_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8010314:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8010316:	464b      	mov	r3, r9
 8010318:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    for (c = 0; c < input_ch; c++){
 801031a:	42af      	cmp	r7, r5
 801031c:	d206      	bcs.n	801032c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0xf0>
        cols_8b = (q7_t*)(cols_8b_start + 1 * (input_x) + 2); //skip 1 rows
 801031e:	1ca1      	adds	r1, r4, #2
 8010320:	4459      	add	r1, fp
        src = input;
 8010322:	46c4      	mov	ip, r8
        for(i = 0; i < input_y; i++){
 8010324:	f04f 0900 	mov.w	r9, #0
 8010328:	970a      	str	r7, [sp, #40]	@ 0x28
 801032a:	e7ce      	b.n	80102ca <depthwise_kernel3x3_stride2_inplace_CHW_fpreq+0x8e>
}
 801032c:	2000      	movs	r0, #0
 801032e:	b00f      	add	sp, #60	@ 0x3c
 8010330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010334 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask>:
    const uint16_t output_y, const uint16_t output_x,
    const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
    q7_t *output, q7_t *output_mask, const int mask_idx, const int32_t output_offset,
    const int32_t activation_min, const int32_t activation_max,
    q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 8010334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010338:	b087      	sub	sp, #28
 801033a:	468c      	mov	ip, r1
 801033c:	9202      	str	r2, [sp, #8]
 801033e:	9303      	str	r3, [sp, #12]
 8010340:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010342:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8010344:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8010346:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8010348:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 801034a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801034c:	f8bd 2064 	ldrh.w	r2, [sp, #100]	@ 0x64
 8010350:	9204      	str	r2, [sp, #16]
    #define STRIDE 1
    int i, j;
    q7_t mask_value;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 8010352:	2200      	movs	r2, #0
 8010354:	9201      	str	r2, [sp, #4]
 8010356:	9005      	str	r0, [sp, #20]
 8010358:	46ba      	mov	sl, r7
 801035a:	e26d      	b.n	8010838 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x504>
            /* requantize */
            sum0 = (float) sum0 * *scales;
            sum0 += output_offset;
            mask_value = 1;
            if (sum0 < activation_min){
                sum0 = activation_min;
 801035c:	46b0      	mov	r8, r6
                mask_value = 0;
 801035e:	2000      	movs	r0, #0
 8010360:	e156      	b.n	8010610 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x2dc>
                sum0 = activation_max;
                mask_value = 0;
            }
            output[(i * output_x + j * 2) * channel_offset] = sum0;
            if (mask_value == 1)
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8010362:	46c8      	mov	r8, r9
 8010364:	f1b9 0f00 	cmp.w	r9, #0
 8010368:	db0d      	blt.n	8010386 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x52>
 801036a:	ea4f 08e8 	mov.w	r8, r8, asr #3
 801036e:	f914 9008 	ldrsb.w	r9, [r4, r8]
 8010372:	f04f 0b01 	mov.w	fp, #1
 8010376:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8010378:	fa0b fb00 	lsl.w	fp, fp, r0
 801037c:	ea49 090b 	orr.w	r9, r9, fp
 8010380:	f804 9008 	strb.w	r9, [r4, r8]
 8010384:	e013      	b.n	80103ae <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x7a>
 8010386:	f109 0807 	add.w	r8, r9, #7
 801038a:	e7ee      	b.n	801036a <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x36>
            else
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 801038c:	ea4f 09e8 	mov.w	r9, r8, asr #3
 8010390:	f914 b009 	ldrsb.w	fp, [r4, r9]
 8010394:	f04f 0801 	mov.w	r8, #1
 8010398:	9814      	ldr	r0, [sp, #80]	@ 0x50
 801039a:	fa08 f800 	lsl.w	r8, r8, r0
 801039e:	ea6f 0808 	mvn.w	r8, r8
 80103a2:	fa5f f888 	uxtb.w	r8, r8
 80103a6:	ea0b 0b08 	and.w	fp, fp, r8
 80103aa:	f804 b009 	strb.w	fp, [r4, r9]

            sum1 = (float) sum1 * *scales;
 80103ae:	eef8 7ae6 	vcvt.f32.s32	s15, s13
 80103b2:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80103b4:	ed90 7a00 	vldr	s14, [r0]
 80103b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80103bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80103c0:	ee17 0a90 	vmov	r0, s15
            sum1 += output_offset;
 80103c4:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80103c6:	4438      	add	r0, r7
            mask_value = 1;
            if (sum1 < activation_min){
 80103c8:	4286      	cmp	r6, r0
 80103ca:	f300 813d 	bgt.w	8010648 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x314>
            mask_value = 1;
 80103ce:	f04f 0801 	mov.w	r8, #1
                sum1 = activation_min;
                mask_value = 0;
            }
            if (sum1 > activation_max){
 80103d2:	42a8      	cmp	r0, r5
 80103d4:	dd02      	ble.n	80103dc <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0xa8>
                sum1 = activation_max;
 80103d6:	4628      	mov	r0, r5
                mask_value = 0;
 80103d8:	f04f 0800 	mov.w	r8, #0
            }
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 80103dc:	f10a 0a01 	add.w	sl, sl, #1
 80103e0:	4452      	add	r2, sl
 80103e2:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 80103e4:	fb07 f202 	mul.w	r2, r7, r2
 80103e8:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 80103ea:	54b8      	strb	r0, [r7, r2]
            if (mask_value == 1)
 80103ec:	f1b8 0f00 	cmp.w	r8, #0
 80103f0:	f040 812e 	bne.w	8010650 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x31c>
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 80103f4:	4610      	mov	r0, r2
 80103f6:	2a00      	cmp	r2, #0
 80103f8:	f2c0 813a 	blt.w	8010670 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x33c>
 80103fc:	10c0      	asrs	r0, r0, #3
 80103fe:	f914 8000 	ldrsb.w	r8, [r4, r0]
 8010402:	2201      	movs	r2, #1
 8010404:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8010406:	40ba      	lsls	r2, r7
 8010408:	43d2      	mvns	r2, r2
 801040a:	b2d2      	uxtb	r2, r2
 801040c:	ea08 0802 	and.w	r8, r8, r2
 8010410:	f804 8000 	strb.w	r8, [r4, r0]

            cols_8b_iterptr += STRIDE * 2;
 8010414:	3102      	adds	r1, #2
        for (j = 0; j < output_x / 2; j++) {
 8010416:	f10e 0e01 	add.w	lr, lr, #1
 801041a:	ebbe 0f5c 	cmp.w	lr, ip, lsr #1
 801041e:	f280 8129 	bge.w	8010674 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x340>
            q31_t sum0 = bias[0] + biasR[0];
 8010422:	9a02      	ldr	r2, [sp, #8]
 8010424:	6812      	ldr	r2, [r2, #0]
 8010426:	9803      	ldr	r0, [sp, #12]
 8010428:	6800      	ldr	r0, [r0, #0]
 801042a:	4402      	add	r2, r0
            sum0 += cols_8b[0]*ksrc[0];
 801042c:	f991 0000 	ldrsb.w	r0, [r1]
 8010430:	f993 8000 	ldrsb.w	r8, [r3]
 8010434:	fb08 2000 	mla	r0, r8, r0, r2
            sum1 += cols_8b[1]*ksrc[0];
 8010438:	f991 9001 	ldrsb.w	r9, [r1, #1]
 801043c:	fb09 2208 	mla	r2, r9, r8, r2
            sum0 += cols_8b[1]*ksrc[1];
 8010440:	f993 8001 	ldrsb.w	r8, [r3, #1]
 8010444:	fb08 0009 	mla	r0, r8, r9, r0
            sum1 += cols_8b[2]*ksrc[1];
 8010448:	f991 9002 	ldrsb.w	r9, [r1, #2]
 801044c:	fb09 2208 	mla	r2, r9, r8, r2
            sum0 += cols_8b[2]*ksrc[2];
 8010450:	f993 8002 	ldrsb.w	r8, [r3, #2]
 8010454:	fb08 0009 	mla	r0, r8, r9, r0
            sum1 += cols_8b[3]*ksrc[2];
 8010458:	f991 9003 	ldrsb.w	r9, [r1, #3]
 801045c:	fb09 2208 	mla	r2, r9, r8, r2
            sum0 += cols_8b[3]*ksrc[3];
 8010460:	f993 8003 	ldrsb.w	r8, [r3, #3]
 8010464:	fb08 0009 	mla	r0, r8, r9, r0
            sum1 += cols_8b[4]*ksrc[3];
 8010468:	f991 9004 	ldrsb.w	r9, [r1, #4]
 801046c:	fb09 2208 	mla	r2, r9, r8, r2
            sum0 += cols_8b[4]*ksrc[4];
 8010470:	f993 8004 	ldrsb.w	r8, [r3, #4]
 8010474:	fb08 0009 	mla	r0, r8, r9, r0
            sum1 += cols_8b[5]*ksrc[4];
 8010478:	f991 9005 	ldrsb.w	r9, [r1, #5]
 801047c:	fb09 2208 	mla	r2, r9, r8, r2
            cols_8b += column_x + 4;
 8010480:	9f04      	ldr	r7, [sp, #16]
 8010482:	f107 0804 	add.w	r8, r7, #4
 8010486:	eb01 0a08 	add.w	sl, r1, r8
            sum0 += cols_8b[0]*ksrc[5];
 801048a:	f911 b008 	ldrsb.w	fp, [r1, r8]
 801048e:	f993 9005 	ldrsb.w	r9, [r3, #5]
 8010492:	fb09 000b 	mla	r0, r9, fp, r0
            sum1 += cols_8b[1]*ksrc[5];
 8010496:	f99a b001 	ldrsb.w	fp, [sl, #1]
 801049a:	fb0b 2209 	mla	r2, fp, r9, r2
            sum0 += cols_8b[1]*ksrc[6];
 801049e:	f993 9006 	ldrsb.w	r9, [r3, #6]
 80104a2:	fb09 000b 	mla	r0, r9, fp, r0
            sum1 += cols_8b[2]*ksrc[6];
 80104a6:	f99a b002 	ldrsb.w	fp, [sl, #2]
 80104aa:	fb0b 2209 	mla	r2, fp, r9, r2
            sum0 += cols_8b[2]*ksrc[7];
 80104ae:	f993 9007 	ldrsb.w	r9, [r3, #7]
 80104b2:	fb09 000b 	mla	r0, r9, fp, r0
            sum1 += cols_8b[3]*ksrc[7];
 80104b6:	f99a b003 	ldrsb.w	fp, [sl, #3]
 80104ba:	fb0b 2209 	mla	r2, fp, r9, r2
            sum0 += cols_8b[3]*ksrc[8];
 80104be:	f993 9008 	ldrsb.w	r9, [r3, #8]
 80104c2:	fb09 000b 	mla	r0, r9, fp, r0
            sum1 += cols_8b[4]*ksrc[8];
 80104c6:	f99a b004 	ldrsb.w	fp, [sl, #4]
 80104ca:	fb0b 2209 	mla	r2, fp, r9, r2
            sum0 += cols_8b[4]*ksrc[9];
 80104ce:	f993 9009 	ldrsb.w	r9, [r3, #9]
 80104d2:	fb09 000b 	mla	r0, r9, fp, r0
            sum1 += cols_8b[5]*ksrc[9];
 80104d6:	f99a b005 	ldrsb.w	fp, [sl, #5]
 80104da:	fb0b 2b09 	mla	fp, fp, r9, r2
            cols_8b += column_x + 4;
 80104de:	eb0a 0908 	add.w	r9, sl, r8
            sum0 += cols_8b[0]*ksrc[10];
 80104e2:	f91a 2008 	ldrsb.w	r2, [sl, r8]
 80104e6:	f993 a00a 	ldrsb.w	sl, [r3, #10]
 80104ea:	fb0a 0202 	mla	r2, sl, r2, r0
            sum1 += cols_8b[1]*ksrc[10];
 80104ee:	f999 0001 	ldrsb.w	r0, [r9, #1]
 80104f2:	fb00 ba0a 	mla	sl, r0, sl, fp
            sum0 += cols_8b[1]*ksrc[11];
 80104f6:	f993 b00b 	ldrsb.w	fp, [r3, #11]
 80104fa:	fb0b 2200 	mla	r2, fp, r0, r2
            sum1 += cols_8b[2]*ksrc[11];
 80104fe:	f999 0002 	ldrsb.w	r0, [r9, #2]
 8010502:	fb00 aa0b 	mla	sl, r0, fp, sl
            sum0 += cols_8b[2]*ksrc[12];
 8010506:	f993 b00c 	ldrsb.w	fp, [r3, #12]
 801050a:	fb0b 2200 	mla	r2, fp, r0, r2
            sum1 += cols_8b[3]*ksrc[12];
 801050e:	f999 0003 	ldrsb.w	r0, [r9, #3]
 8010512:	fb00 aa0b 	mla	sl, r0, fp, sl
            sum0 += cols_8b[3]*ksrc[13];
 8010516:	f993 b00d 	ldrsb.w	fp, [r3, #13]
 801051a:	fb0b 2200 	mla	r2, fp, r0, r2
            sum1 += cols_8b[4]*ksrc[13];
 801051e:	f999 0004 	ldrsb.w	r0, [r9, #4]
 8010522:	fb00 aa0b 	mla	sl, r0, fp, sl
            sum0 += cols_8b[4]*ksrc[14];
 8010526:	f993 b00e 	ldrsb.w	fp, [r3, #14]
 801052a:	fb0b 2200 	mla	r2, fp, r0, r2
            sum1 += cols_8b[5]*ksrc[14];
 801052e:	f999 0005 	ldrsb.w	r0, [r9, #5]
 8010532:	fb00 aa0b 	mla	sl, r0, fp, sl
            cols_8b += column_x + 4;
 8010536:	eb09 0008 	add.w	r0, r9, r8
            sum0 += cols_8b[0]*ksrc[15];
 801053a:	f919 b008 	ldrsb.w	fp, [r9, r8]
 801053e:	f993 900f 	ldrsb.w	r9, [r3, #15]
 8010542:	fb09 220b 	mla	r2, r9, fp, r2
            sum1 += cols_8b[1]*ksrc[15];
 8010546:	f990 b001 	ldrsb.w	fp, [r0, #1]
 801054a:	fb0b a909 	mla	r9, fp, r9, sl
            sum0 += cols_8b[1]*ksrc[16];
 801054e:	f993 a010 	ldrsb.w	sl, [r3, #16]
 8010552:	fb0a 220b 	mla	r2, sl, fp, r2
            sum1 += cols_8b[2]*ksrc[16];
 8010556:	f990 b002 	ldrsb.w	fp, [r0, #2]
 801055a:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[2]*ksrc[17];
 801055e:	f993 a011 	ldrsb.w	sl, [r3, #17]
 8010562:	fb0a 220b 	mla	r2, sl, fp, r2
            sum1 += cols_8b[3]*ksrc[17];
 8010566:	f990 b003 	ldrsb.w	fp, [r0, #3]
 801056a:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[3]*ksrc[18];
 801056e:	f993 a012 	ldrsb.w	sl, [r3, #18]
 8010572:	fb0a 220b 	mla	r2, sl, fp, r2
            sum1 += cols_8b[4]*ksrc[18];
 8010576:	f990 b004 	ldrsb.w	fp, [r0, #4]
 801057a:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[4]*ksrc[19];
 801057e:	f993 a013 	ldrsb.w	sl, [r3, #19]
 8010582:	fb0a 220b 	mla	r2, sl, fp, r2
            sum1 += cols_8b[5]*ksrc[19];
 8010586:	f990 b005 	ldrsb.w	fp, [r0, #5]
 801058a:	fb0b 9b0a 	mla	fp, fp, sl, r9
            cols_8b += column_x + 4;
 801058e:	eb00 0908 	add.w	r9, r0, r8
            sum0 += cols_8b[0]*ksrc[20];
 8010592:	f910 8008 	ldrsb.w	r8, [r0, r8]
 8010596:	f993 0014 	ldrsb.w	r0, [r3, #20]
 801059a:	fb00 2208 	mla	r2, r0, r8, r2
            sum1 += cols_8b[1]*ksrc[20];
 801059e:	f999 8001 	ldrsb.w	r8, [r9, #1]
 80105a2:	fb08 b000 	mla	r0, r8, r0, fp
            sum0 += cols_8b[1]*ksrc[21];
 80105a6:	f993 a015 	ldrsb.w	sl, [r3, #21]
 80105aa:	fb0a 2208 	mla	r2, sl, r8, r2
            sum1 += cols_8b[2]*ksrc[21];
 80105ae:	f999 8002 	ldrsb.w	r8, [r9, #2]
 80105b2:	fb08 000a 	mla	r0, r8, sl, r0
            sum0 += cols_8b[2]*ksrc[22];
 80105b6:	f993 a016 	ldrsb.w	sl, [r3, #22]
 80105ba:	fb0a 2208 	mla	r2, sl, r8, r2
            sum1 += cols_8b[3]*ksrc[22];
 80105be:	f999 8003 	ldrsb.w	r8, [r9, #3]
 80105c2:	fb08 000a 	mla	r0, r8, sl, r0
            sum0 += cols_8b[3]*ksrc[23];
 80105c6:	f993 a017 	ldrsb.w	sl, [r3, #23]
 80105ca:	fb0a 2208 	mla	r2, sl, r8, r2
            sum1 += cols_8b[4]*ksrc[23];
 80105ce:	f999 8004 	ldrsb.w	r8, [r9, #4]
 80105d2:	fb08 000a 	mla	r0, r8, sl, r0
            sum0 += cols_8b[4]*ksrc[24];
 80105d6:	f993 a018 	ldrsb.w	sl, [r3, #24]
 80105da:	fb0a 2208 	mla	r2, sl, r8, r2
            sum1 += cols_8b[5]*ksrc[24];
 80105de:	f999 8005 	ldrsb.w	r8, [r9, #5]
 80105e2:	fb08 000a 	mla	r0, r8, sl, r0
 80105e6:	ee06 0a90 	vmov	s13, r0
            sum0 = (float) sum0 * *scales;
 80105ea:	ee07 2a90 	vmov	s15, r2
 80105ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80105f2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80105f4:	ed92 7a00 	vldr	s14, [r2]
 80105f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80105fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010600:	ee17 8a90 	vmov	r8, s15
            sum0 += output_offset;
 8010604:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8010606:	4490      	add	r8, r2
            if (sum0 < activation_min){
 8010608:	4546      	cmp	r6, r8
 801060a:	f73f aea7 	bgt.w	801035c <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x28>
            mask_value = 1;
 801060e:	2001      	movs	r0, #1
            if (sum0 > activation_max){
 8010610:	45a8      	cmp	r8, r5
 8010612:	dd01      	ble.n	8010618 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x2e4>
                sum0 = activation_max;
 8010614:	46a8      	mov	r8, r5
                mask_value = 0;
 8010616:	2000      	movs	r0, #0
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8010618:	9a01      	ldr	r2, [sp, #4]
 801061a:	fb02 f20c 	mul.w	r2, r2, ip
 801061e:	ea4f 0a4e 	mov.w	sl, lr, lsl #1
 8010622:	eb02 094e 	add.w	r9, r2, lr, lsl #1
 8010626:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8010628:	fb07 f909 	mul.w	r9, r7, r9
 801062c:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 801062e:	f807 8009 	strb.w	r8, [r7, r9]
            if (mask_value == 1)
 8010632:	2800      	cmp	r0, #0
 8010634:	f47f ae95 	bne.w	8010362 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x2e>
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8010638:	46c8      	mov	r8, r9
 801063a:	f1b9 0f00 	cmp.w	r9, #0
 801063e:	f6bf aea5 	bge.w	801038c <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x58>
 8010642:	f109 0807 	add.w	r8, r9, #7
 8010646:	e6a1      	b.n	801038c <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x58>
                sum1 = activation_min;
 8010648:	4630      	mov	r0, r6
                mask_value = 0;
 801064a:	f04f 0800 	mov.w	r8, #0
 801064e:	e6c0      	b.n	80103d2 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x9e>
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 8010650:	4610      	mov	r0, r2
 8010652:	2a00      	cmp	r2, #0
 8010654:	db0a      	blt.n	801066c <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x338>
 8010656:	10c2      	asrs	r2, r0, #3
 8010658:	56a0      	ldrsb	r0, [r4, r2]
 801065a:	f04f 0801 	mov.w	r8, #1
 801065e:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8010660:	fa08 f807 	lsl.w	r8, r8, r7
 8010664:	ea40 0008 	orr.w	r0, r0, r8
 8010668:	54a0      	strb	r0, [r4, r2]
 801066a:	e6d3      	b.n	8010414 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0xe0>
 801066c:	1dd0      	adds	r0, r2, #7
 801066e:	e7f2      	b.n	8010656 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x322>
                BIT_CLEAR(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 8010670:	1dd0      	adds	r0, r2, #7
 8010672:	e6c3      	b.n	80103fc <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0xc8>
        }
        if (output_x & 1) {
 8010674:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 8010678:	f01c 0f01 	tst.w	ip, #1
 801067c:	f000 80d8 	beq.w	8010830 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x4fc>
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
 8010680:	9a02      	ldr	r2, [sp, #8]
 8010682:	6812      	ldr	r2, [r2, #0]
 8010684:	9803      	ldr	r0, [sp, #12]
 8010686:	6800      	ldr	r0, [r0, #0]
 8010688:	4402      	add	r2, r0
            sum += cols_8b[0]*ksrc[0];
 801068a:	f991 0000 	ldrsb.w	r0, [r1]
 801068e:	f993 e000 	ldrsb.w	lr, [r3]
 8010692:	fb0e 2200 	mla	r2, lr, r0, r2
            sum += cols_8b[1]*ksrc[1];
 8010696:	f991 0001 	ldrsb.w	r0, [r1, #1]
 801069a:	f993 e001 	ldrsb.w	lr, [r3, #1]
 801069e:	fb0e 2200 	mla	r2, lr, r0, r2
            sum += cols_8b[2]*ksrc[2];
 80106a2:	f991 0002 	ldrsb.w	r0, [r1, #2]
 80106a6:	f993 e002 	ldrsb.w	lr, [r3, #2]
 80106aa:	fb0e 2200 	mla	r2, lr, r0, r2
            sum += cols_8b[3]*ksrc[3];
 80106ae:	f991 0003 	ldrsb.w	r0, [r1, #3]
 80106b2:	f993 e003 	ldrsb.w	lr, [r3, #3]
 80106b6:	fb0e 2200 	mla	r2, lr, r0, r2
            sum += cols_8b[4]*ksrc[4];
 80106ba:	f991 0004 	ldrsb.w	r0, [r1, #4]
 80106be:	f993 e004 	ldrsb.w	lr, [r3, #4]
 80106c2:	fb0e 2200 	mla	r2, lr, r0, r2
            cols_8b += column_x + 4;
 80106c6:	9804      	ldr	r0, [sp, #16]
 80106c8:	3004      	adds	r0, #4
 80106ca:	eb01 0e00 	add.w	lr, r1, r0
            sum += cols_8b[0]*ksrc[5];
 80106ce:	f911 8000 	ldrsb.w	r8, [r1, r0]
 80106d2:	f993 9005 	ldrsb.w	r9, [r3, #5]
 80106d6:	fb09 2208 	mla	r2, r9, r8, r2
            sum += cols_8b[1]*ksrc[6];
 80106da:	f99e 8001 	ldrsb.w	r8, [lr, #1]
 80106de:	f993 9006 	ldrsb.w	r9, [r3, #6]
 80106e2:	fb09 2208 	mla	r2, r9, r8, r2
            sum += cols_8b[2]*ksrc[7];
 80106e6:	f99e 8002 	ldrsb.w	r8, [lr, #2]
 80106ea:	f993 9007 	ldrsb.w	r9, [r3, #7]
 80106ee:	fb09 2208 	mla	r2, r9, r8, r2
            sum += cols_8b[3]*ksrc[8];
 80106f2:	f99e 8003 	ldrsb.w	r8, [lr, #3]
 80106f6:	f993 9008 	ldrsb.w	r9, [r3, #8]
 80106fa:	fb09 2208 	mla	r2, r9, r8, r2
            sum += cols_8b[4]*ksrc[9];
 80106fe:	f99e 8004 	ldrsb.w	r8, [lr, #4]
 8010702:	f993 9009 	ldrsb.w	r9, [r3, #9]
 8010706:	fb09 2208 	mla	r2, r9, r8, r2
            cols_8b += column_x + 4;
 801070a:	eb0e 0800 	add.w	r8, lr, r0
            sum += cols_8b[0]*ksrc[10];
 801070e:	f91e 9000 	ldrsb.w	r9, [lr, r0]
 8010712:	f993 e00a 	ldrsb.w	lr, [r3, #10]
 8010716:	fb0e 2909 	mla	r9, lr, r9, r2
            sum += cols_8b[1]*ksrc[11];
 801071a:	f998 2001 	ldrsb.w	r2, [r8, #1]
 801071e:	f993 e00b 	ldrsb.w	lr, [r3, #11]
 8010722:	fb0e 9902 	mla	r9, lr, r2, r9
            sum += cols_8b[2]*ksrc[12];
 8010726:	f998 2002 	ldrsb.w	r2, [r8, #2]
 801072a:	f993 e00c 	ldrsb.w	lr, [r3, #12]
 801072e:	fb0e 9902 	mla	r9, lr, r2, r9
            sum += cols_8b[3]*ksrc[13];
 8010732:	f998 2003 	ldrsb.w	r2, [r8, #3]
 8010736:	f993 e00d 	ldrsb.w	lr, [r3, #13]
 801073a:	fb0e 9902 	mla	r9, lr, r2, r9
            sum += cols_8b[4]*ksrc[14];
 801073e:	f998 2004 	ldrsb.w	r2, [r8, #4]
 8010742:	f993 e00e 	ldrsb.w	lr, [r3, #14]
 8010746:	fb0e 9902 	mla	r9, lr, r2, r9
            cols_8b += column_x + 4;
 801074a:	eb08 0e00 	add.w	lr, r8, r0
            sum += cols_8b[0]*ksrc[15];
 801074e:	f918 2000 	ldrsb.w	r2, [r8, r0]
 8010752:	f993 800f 	ldrsb.w	r8, [r3, #15]
 8010756:	fb08 9202 	mla	r2, r8, r2, r9
            sum += cols_8b[1]*ksrc[16];
 801075a:	f99e 8001 	ldrsb.w	r8, [lr, #1]
 801075e:	f993 9010 	ldrsb.w	r9, [r3, #16]
 8010762:	fb09 2208 	mla	r2, r9, r8, r2
            sum += cols_8b[2]*ksrc[17];
 8010766:	f99e 8002 	ldrsb.w	r8, [lr, #2]
 801076a:	f993 9011 	ldrsb.w	r9, [r3, #17]
 801076e:	fb09 2208 	mla	r2, r9, r8, r2
            sum += cols_8b[3]*ksrc[18];
 8010772:	f99e 8003 	ldrsb.w	r8, [lr, #3]
 8010776:	f993 9012 	ldrsb.w	r9, [r3, #18]
 801077a:	fb09 2208 	mla	r2, r9, r8, r2
            sum += cols_8b[4]*ksrc[19];
 801077e:	f99e 8004 	ldrsb.w	r8, [lr, #4]
 8010782:	f993 9013 	ldrsb.w	r9, [r3, #19]
 8010786:	fb09 2908 	mla	r9, r9, r8, r2
            cols_8b += column_x + 4;
 801078a:	eb0e 0800 	add.w	r8, lr, r0
            sum += cols_8b[0]*ksrc[20];
 801078e:	f91e 2000 	ldrsb.w	r2, [lr, r0]
 8010792:	f993 0014 	ldrsb.w	r0, [r3, #20]
 8010796:	fb00 9202 	mla	r2, r0, r2, r9
            sum += cols_8b[1]*ksrc[21];
 801079a:	f998 0001 	ldrsb.w	r0, [r8, #1]
 801079e:	f993 e015 	ldrsb.w	lr, [r3, #21]
 80107a2:	fb0e 2200 	mla	r2, lr, r0, r2
            sum += cols_8b[2]*ksrc[22];
 80107a6:	f998 0002 	ldrsb.w	r0, [r8, #2]
 80107aa:	f993 e016 	ldrsb.w	lr, [r3, #22]
 80107ae:	fb0e 2200 	mla	r2, lr, r0, r2
            sum += cols_8b[3]*ksrc[23];
 80107b2:	f998 0003 	ldrsb.w	r0, [r8, #3]
 80107b6:	f993 e017 	ldrsb.w	lr, [r3, #23]
 80107ba:	fb0e 2200 	mla	r2, lr, r0, r2
            sum += cols_8b[4]*ksrc[24];
 80107be:	f998 0004 	ldrsb.w	r0, [r8, #4]
 80107c2:	f993 e018 	ldrsb.w	lr, [r3, #24]
 80107c6:	fb0e 2200 	mla	r2, lr, r0, r2

            sum = (float) sum * *scales;
 80107ca:	ee07 2a90 	vmov	s15, r2
 80107ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80107d2:	ed9a 7a00 	vldr	s14, [sl]
 80107d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80107da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80107de:	ee17 2a90 	vmov	r2, s15
            sum += output_offset;
 80107e2:	9815      	ldr	r0, [sp, #84]	@ 0x54
 80107e4:	4402      	add	r2, r0
            mask_value = 1;
            if (sum < activation_min){
 80107e6:	42b2      	cmp	r2, r6
 80107e8:	db2f      	blt.n	801084a <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x516>
            mask_value = 1;
 80107ea:	f04f 0e01 	mov.w	lr, #1
                sum = activation_min;
                mask_value = 0;
            }
            if (sum > activation_max){
 80107ee:	42aa      	cmp	r2, r5
 80107f0:	dd02      	ble.n	80107f8 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x4c4>
                sum = activation_max;
 80107f2:	462a      	mov	r2, r5
                mask_value = 0;
 80107f4:	f04f 0e00 	mov.w	lr, #0
            }
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 80107f8:	9801      	ldr	r0, [sp, #4]
 80107fa:	fb00 c00c 	mla	r0, r0, ip, ip
 80107fe:	3801      	subs	r0, #1
 8010800:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8010802:	fb07 f000 	mul.w	r0, r7, r0
 8010806:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8010808:	543a      	strb	r2, [r7, r0]
            if (mask_value == 1)
 801080a:	f1be 0f00 	cmp.w	lr, #0
 801080e:	d120      	bne.n	8010852 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x51e>
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 8010810:	4602      	mov	r2, r0
 8010812:	2800      	cmp	r0, #0
 8010814:	db2d      	blt.n	8010872 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x53e>
 8010816:	10d0      	asrs	r0, r2, #3
 8010818:	f914 e000 	ldrsb.w	lr, [r4, r0]
 801081c:	2201      	movs	r2, #1
 801081e:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8010820:	40ba      	lsls	r2, r7
 8010822:	43d2      	mvns	r2, r2
 8010824:	b2d2      	uxtb	r2, r2
 8010826:	ea0e 0e02 	and.w	lr, lr, r2
 801082a:	f804 e000 	strb.w	lr, [r4, r0]

            cols_8b_iterptr += STRIDE;
 801082e:	3101      	adds	r1, #1
        }
        cols_8b_iterptr += 2 * 2;
 8010830:	3104      	adds	r1, #4
    for (i = 0; i < output_y; i++) {
 8010832:	9a01      	ldr	r2, [sp, #4]
 8010834:	3201      	adds	r2, #1
 8010836:	9201      	str	r2, [sp, #4]
 8010838:	9a05      	ldr	r2, [sp, #20]
 801083a:	9801      	ldr	r0, [sp, #4]
 801083c:	4282      	cmp	r2, r0
 801083e:	dd1a      	ble.n	8010876 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x542>
        for (j = 0; j < output_x / 2; j++) {
 8010840:	f04f 0e00 	mov.w	lr, #0
 8010844:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 8010848:	e5e7      	b.n	801041a <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0xe6>
                sum = activation_min;
 801084a:	4632      	mov	r2, r6
                mask_value = 0;
 801084c:	f04f 0e00 	mov.w	lr, #0
 8010850:	e7cd      	b.n	80107ee <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x4ba>
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 8010852:	4602      	mov	r2, r0
 8010854:	2800      	cmp	r0, #0
 8010856:	db0a      	blt.n	801086e <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x53a>
 8010858:	10d2      	asrs	r2, r2, #3
 801085a:	56a0      	ldrsb	r0, [r4, r2]
 801085c:	f04f 0e01 	mov.w	lr, #1
 8010860:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8010862:	fa0e fe07 	lsl.w	lr, lr, r7
 8010866:	ea40 000e 	orr.w	r0, r0, lr
 801086a:	54a0      	strb	r0, [r4, r2]
 801086c:	e7df      	b.n	801082e <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x4fa>
 801086e:	1dc2      	adds	r2, r0, #7
 8010870:	e7f2      	b.n	8010858 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x524>
                BIT_CLEAR(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 8010872:	1dc2      	adds	r2, r0, #7
 8010874:	e7cf      	b.n	8010816 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask+0x4e2>
    }
}
 8010876:	b007      	add	sp, #28
 8010878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801087c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>:
{
 801087c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010880:	b091      	sub	sp, #68	@ 0x44
 8010882:	4680      	mov	r8, r0
 8010884:	460c      	mov	r4, r1
 8010886:	4616      	mov	r6, r2
 8010888:	461d      	mov	r5, r3
 801088a:	f8dd a068 	ldr.w	sl, [sp, #104]	@ 0x68
 801088e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8010890:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8010892:	f8dd e074 	ldr.w	lr, [sp, #116]	@ 0x74
 8010896:	f8bd 1090 	ldrh.w	r1, [sp, #144]	@ 0x90
 801089a:	910e      	str	r1, [sp, #56]	@ 0x38
 801089c:	f8bd 1094 	ldrh.w	r1, [sp, #148]	@ 0x94
 80108a0:	910f      	str	r1, [sp, #60]	@ 0x3c
 80108a2:	f8dd b09c 	ldr.w	fp, [sp, #156]	@ 0x9c
 80108a6:	f99d 00a0 	ldrsb.w	r0, [sp, #160]	@ 0xa0
    q7_t* cols_8b = (q7_t* )cols_8b_start;
 80108aa:	4659      	mov	r1, fp
    for(i = 0; i < input_x + 4; i++){
 80108ac:	2700      	movs	r7, #0
 80108ae:	e006      	b.n	80108be <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x42>
        *cols_8b++ = PAD8;
 80108b0:	468c      	mov	ip, r1
 80108b2:	f80c 0b02 	strb.w	r0, [ip], #2
        *cols_8b++ = PAD8;
 80108b6:	7048      	strb	r0, [r1, #1]
    for(i = 0; i < input_x + 4; i++){
 80108b8:	3701      	adds	r7, #1
 80108ba:	b2bf      	uxth	r7, r7
        *cols_8b++ = PAD8;
 80108bc:	4661      	mov	r1, ip
    for(i = 0; i < input_x + 4; i++){
 80108be:	f104 0c03 	add.w	ip, r4, #3
 80108c2:	45bc      	cmp	ip, r7
 80108c4:	daf4      	bge.n	80108b0 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x34>
    for(i = 0; i < input_y; i++){
 80108c6:	2700      	movs	r7, #0
 80108c8:	f8cd c030 	str.w	ip, [sp, #48]	@ 0x30
 80108cc:	e00d      	b.n	80108ea <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x6e>
        *cols_8b++ = PAD8;//left
 80108ce:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;//left
 80108d0:	7048      	strb	r0, [r1, #1]
        cols_8b += input_x; //skip middle
 80108d2:	f104 0902 	add.w	r9, r4, #2
 80108d6:	eb01 0c09 	add.w	ip, r1, r9
        *cols_8b++ = PAD8;//right
 80108da:	f801 0009 	strb.w	r0, [r1, r9]
        *cols_8b++ = PAD8;//right
 80108de:	f10c 0102 	add.w	r1, ip, #2
 80108e2:	f88c 0001 	strb.w	r0, [ip, #1]
    for(i = 0; i < input_y; i++){
 80108e6:	3701      	adds	r7, #1
 80108e8:	b2bf      	uxth	r7, r7
 80108ea:	42b7      	cmp	r7, r6
 80108ec:	d3ef      	bcc.n	80108ce <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x52>
    for(i = 0; i < input_x + 4; i++){
 80108ee:	f8dd c030 	ldr.w	ip, [sp, #48]	@ 0x30
 80108f2:	2700      	movs	r7, #0
 80108f4:	e006      	b.n	8010904 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x88>
        *cols_8b++ = PAD8;
 80108f6:	4689      	mov	r9, r1
 80108f8:	f809 0b02 	strb.w	r0, [r9], #2
        *cols_8b++ = PAD8;
 80108fc:	7048      	strb	r0, [r1, #1]
    for(i = 0; i < input_x + 4; i++){
 80108fe:	3701      	adds	r7, #1
 8010900:	b2bf      	uxth	r7, r7
        *cols_8b++ = PAD8;
 8010902:	4649      	mov	r1, r9
    for(i = 0; i < input_x + 4; i++){
 8010904:	45bc      	cmp	ip, r7
 8010906:	daf6      	bge.n	80108f6 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x7a>
    for (c = 0; c < input_ch; c++){
 8010908:	2700      	movs	r7, #0
 801090a:	4670      	mov	r0, lr
 801090c:	e041      	b.n	8010992 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x116>
                *cols_8b++ = *src;// + input_offset;
 801090e:	f99c e000 	ldrsb.w	lr, [ip]
 8010912:	f801 eb01 	strb.w	lr, [r1], #1
                src += input_ch;
 8010916:	44ac      	add	ip, r5
            for(j = 0; j < input_x; j++){
 8010918:	3701      	adds	r7, #1
 801091a:	b2bf      	uxth	r7, r7
 801091c:	42a7      	cmp	r7, r4
 801091e:	d3f6      	bcc.n	801090e <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x92>
            cols_8b += 2;//skip end
 8010920:	3102      	adds	r1, #2
        for(i = 0; i < input_y; i++){
 8010922:	f109 0901 	add.w	r9, r9, #1
 8010926:	fa1f f989 	uxth.w	r9, r9
 801092a:	45b1      	cmp	r9, r6
 801092c:	d202      	bcs.n	8010934 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0xb8>
            cols_8b += 2;//skip front
 801092e:	3102      	adds	r1, #2
            for(j = 0; j < input_x; j++){
 8010930:	2700      	movs	r7, #0
 8010932:	e7f3      	b.n	801091c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0xa0>
        if (c % 8 == 0 && c > 1) output_mask++;
 8010934:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8010936:	f017 0c07 	ands.w	ip, r7, #7
 801093a:	d104      	bne.n	8010946 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0xca>
 801093c:	2f01      	cmp	r7, #1
 801093e:	d902      	bls.n	8010946 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0xca>
 8010940:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8010942:	3101      	adds	r1, #1
 8010944:	9123      	str	r1, [sp, #140]	@ 0x8c
        depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8010946:	1d11      	adds	r1, r2, #4
 8010948:	910c      	str	r1, [sp, #48]	@ 0x30
 801094a:	f103 0904 	add.w	r9, r3, #4
 801094e:	1d01      	adds	r1, r0, #4
 8010950:	910d      	str	r1, [sp, #52]	@ 0x34
 8010952:	950a      	str	r5, [sp, #40]	@ 0x28
 8010954:	9409      	str	r4, [sp, #36]	@ 0x24
 8010956:	f8cd b020 	str.w	fp, [sp, #32]
 801095a:	9921      	ldr	r1, [sp, #132]	@ 0x84
 801095c:	9107      	str	r1, [sp, #28]
 801095e:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8010960:	9106      	str	r1, [sp, #24]
 8010962:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8010964:	9105      	str	r1, [sp, #20]
 8010966:	f8cd c010 	str.w	ip, [sp, #16]
 801096a:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 801096c:	9103      	str	r1, [sp, #12]
 801096e:	f8cd 8008 	str.w	r8, [sp, #8]
 8010972:	9001      	str	r0, [sp, #4]
 8010974:	f8cd a000 	str.w	sl, [sp]
 8010978:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801097a:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801097c:	f7ff fcda 	bl	8010334 <depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask>
        ksrc += 25;
 8010980:	f10a 0a19 	add.w	sl, sl, #25
        input++;
 8010984:	f108 0801 	add.w	r8, r8, #1
    for (c = 0; c < input_ch; c++){
 8010988:	3701      	adds	r7, #1
 801098a:	b2bf      	uxth	r7, r7
        depthwise_kernel5x5_stride1_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 801098c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801098e:	464b      	mov	r3, r9
 8010990:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
    for (c = 0; c < input_ch; c++){
 8010992:	42af      	cmp	r7, r5
 8010994:	d207      	bcs.n	80109a6 <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0x12a>
        cols_8b = (q7_t*)(cols_8b_start + 2 * (input_x) + 8); //skip 2 rows
 8010996:	0061      	lsls	r1, r4, #1
 8010998:	3108      	adds	r1, #8
 801099a:	4459      	add	r1, fp
        src = input;
 801099c:	46c4      	mov	ip, r8
        for(i = 0; i < input_y; i++){
 801099e:	f04f 0900 	mov.w	r9, #0
 80109a2:	970c      	str	r7, [sp, #48]	@ 0x30
 80109a4:	e7c1      	b.n	801092a <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask+0xae>
}
 80109a6:	b011      	add	sp, #68	@ 0x44
 80109a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080109ac <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq>:
        const uint16_t output_y, const uint16_t output_x,
        const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
        q7_t *output, const int32_t output_offset,
        const int32_t activation_min, const int32_t activation_max,
        q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 80109ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109b0:	b085      	sub	sp, #20
 80109b2:	4682      	mov	sl, r0
 80109b4:	4615      	mov	r5, r2
 80109b6:	461e      	mov	r6, r3
 80109b8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80109ba:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 80109bc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80109be:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80109c0:	f8bd 7054 	ldrh.w	r7, [sp, #84]	@ 0x54
 80109c4:	9702      	str	r7, [sp, #8]
    #define STRIDE 1
    int i, j;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 80109c6:	2700      	movs	r7, #0
 80109c8:	9700      	str	r7, [sp, #0]
 80109ca:	f8cd a00c 	str.w	sl, [sp, #12]
 80109ce:	4692      	mov	sl, r2
 80109d0:	e352      	b.n	8011078 <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x6cc>
        for (j = 0; j < output_x / 2; j++) {
            q7_t *cols_8b = cols_8b_iterptr;

            q31_t sum0 = bias[0] + biasR[0];
 80109d2:	9d01      	ldr	r5, [sp, #4]
 80109d4:	682f      	ldr	r7, [r5, #0]
 80109d6:	6835      	ldr	r5, [r6, #0]
 80109d8:	442f      	add	r7, r5
            q31_t sum1 = bias[0] + biasR[0];
            
            /* computation */
            sum0 += cols_8b[0]*ksrc[0];
 80109da:	f993 c000 	ldrsb.w	ip, [r3]
 80109de:	f990 8000 	ldrsb.w	r8, [r0]
 80109e2:	fb08 7c0c 	mla	ip, r8, ip, r7
            sum1 += cols_8b[1]*ksrc[0];
 80109e6:	f993 9001 	ldrsb.w	r9, [r3, #1]
 80109ea:	fb09 7708 	mla	r7, r9, r8, r7
            sum0 += cols_8b[1]*ksrc[1];
 80109ee:	f990 8001 	ldrsb.w	r8, [r0, #1]
 80109f2:	fb08 cc09 	mla	ip, r8, r9, ip
            sum1 += cols_8b[2]*ksrc[1];
 80109f6:	f993 9002 	ldrsb.w	r9, [r3, #2]
 80109fa:	fb09 7708 	mla	r7, r9, r8, r7
            sum0 += cols_8b[2]*ksrc[2];
 80109fe:	f990 8002 	ldrsb.w	r8, [r0, #2]
 8010a02:	fb08 cc09 	mla	ip, r8, r9, ip
            sum1 += cols_8b[3]*ksrc[2];
 8010a06:	f993 9003 	ldrsb.w	r9, [r3, #3]
 8010a0a:	fb09 7708 	mla	r7, r9, r8, r7
            sum0 += cols_8b[3]*ksrc[3];
 8010a0e:	f990 8003 	ldrsb.w	r8, [r0, #3]
 8010a12:	fb08 cc09 	mla	ip, r8, r9, ip
            sum1 += cols_8b[4]*ksrc[3];
 8010a16:	f993 9004 	ldrsb.w	r9, [r3, #4]
 8010a1a:	fb09 7708 	mla	r7, r9, r8, r7
            sum0 += cols_8b[4]*ksrc[4];
 8010a1e:	f990 8004 	ldrsb.w	r8, [r0, #4]
 8010a22:	fb08 cc09 	mla	ip, r8, r9, ip
            sum1 += cols_8b[5]*ksrc[4];
 8010a26:	f993 9005 	ldrsb.w	r9, [r3, #5]
 8010a2a:	fb09 7708 	mla	r7, r9, r8, r7
            sum0 += cols_8b[5]*ksrc[5];
 8010a2e:	f990 8005 	ldrsb.w	r8, [r0, #5]
 8010a32:	fb08 cc09 	mla	ip, r8, r9, ip
            sum1 += cols_8b[6]*ksrc[5];
 8010a36:	f993 9006 	ldrsb.w	r9, [r3, #6]
 8010a3a:	fb09 7708 	mla	r7, r9, r8, r7
            sum0 += cols_8b[6]*ksrc[6];
 8010a3e:	f990 8006 	ldrsb.w	r8, [r0, #6]
 8010a42:	fb08 cc09 	mla	ip, r8, r9, ip
            sum1 += cols_8b[7]*ksrc[6];
 8010a46:	f993 9007 	ldrsb.w	r9, [r3, #7]
 8010a4a:	fb09 7708 	mla	r7, r9, r8, r7
            cols_8b += column_x + 6;
 8010a4e:	9d02      	ldr	r5, [sp, #8]
 8010a50:	f105 0806 	add.w	r8, r5, #6
 8010a54:	eb03 0908 	add.w	r9, r3, r8
            sum0 += cols_8b[0]*ksrc[7];
 8010a58:	f913 b008 	ldrsb.w	fp, [r3, r8]
 8010a5c:	f990 a007 	ldrsb.w	sl, [r0, #7]
 8010a60:	fb0a cc0b 	mla	ip, sl, fp, ip
            sum1 += cols_8b[1]*ksrc[7];
 8010a64:	f999 b001 	ldrsb.w	fp, [r9, #1]
 8010a68:	fb0b 770a 	mla	r7, fp, sl, r7
            sum0 += cols_8b[1]*ksrc[8];
 8010a6c:	f990 a008 	ldrsb.w	sl, [r0, #8]
 8010a70:	fb0a cc0b 	mla	ip, sl, fp, ip
            sum1 += cols_8b[2]*ksrc[8];
 8010a74:	f999 b002 	ldrsb.w	fp, [r9, #2]
 8010a78:	fb0b 770a 	mla	r7, fp, sl, r7
            sum0 += cols_8b[2]*ksrc[9];
 8010a7c:	f990 a009 	ldrsb.w	sl, [r0, #9]
 8010a80:	fb0a cc0b 	mla	ip, sl, fp, ip
            sum1 += cols_8b[3]*ksrc[9];
 8010a84:	f999 b003 	ldrsb.w	fp, [r9, #3]
 8010a88:	fb0b 770a 	mla	r7, fp, sl, r7
            sum0 += cols_8b[3]*ksrc[10];
 8010a8c:	f990 a00a 	ldrsb.w	sl, [r0, #10]
 8010a90:	fb0a cc0b 	mla	ip, sl, fp, ip
            sum1 += cols_8b[4]*ksrc[10];
 8010a94:	f999 b004 	ldrsb.w	fp, [r9, #4]
 8010a98:	fb0b 770a 	mla	r7, fp, sl, r7
            sum0 += cols_8b[4]*ksrc[11];
 8010a9c:	f990 a00b 	ldrsb.w	sl, [r0, #11]
 8010aa0:	fb0a cc0b 	mla	ip, sl, fp, ip
            sum1 += cols_8b[5]*ksrc[11];
 8010aa4:	f999 b005 	ldrsb.w	fp, [r9, #5]
 8010aa8:	fb0b 770a 	mla	r7, fp, sl, r7
            sum0 += cols_8b[5]*ksrc[12];
 8010aac:	f990 a00c 	ldrsb.w	sl, [r0, #12]
 8010ab0:	fb0a cc0b 	mla	ip, sl, fp, ip
            sum1 += cols_8b[6]*ksrc[12];
 8010ab4:	f999 b006 	ldrsb.w	fp, [r9, #6]
 8010ab8:	fb0b 770a 	mla	r7, fp, sl, r7
            sum0 += cols_8b[6]*ksrc[13];
 8010abc:	f990 a00d 	ldrsb.w	sl, [r0, #13]
 8010ac0:	fb0a cb0b 	mla	fp, sl, fp, ip
            sum1 += cols_8b[7]*ksrc[13];
 8010ac4:	f999 c007 	ldrsb.w	ip, [r9, #7]
 8010ac8:	fb0c 7a0a 	mla	sl, ip, sl, r7
            cols_8b += column_x + 6;
 8010acc:	eb09 0c08 	add.w	ip, r9, r8
            sum0 += cols_8b[0]*ksrc[14];
 8010ad0:	f919 7008 	ldrsb.w	r7, [r9, r8]
 8010ad4:	f990 900e 	ldrsb.w	r9, [r0, #14]
 8010ad8:	fb09 b707 	mla	r7, r9, r7, fp
            sum1 += cols_8b[1]*ksrc[14];
 8010adc:	f99c b001 	ldrsb.w	fp, [ip, #1]
 8010ae0:	fb0b a909 	mla	r9, fp, r9, sl
            sum0 += cols_8b[1]*ksrc[15];
 8010ae4:	f990 a00f 	ldrsb.w	sl, [r0, #15]
 8010ae8:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[2]*ksrc[15];
 8010aec:	f99c b002 	ldrsb.w	fp, [ip, #2]
 8010af0:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[2]*ksrc[16];
 8010af4:	f990 a010 	ldrsb.w	sl, [r0, #16]
 8010af8:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[3]*ksrc[16];
 8010afc:	f99c b003 	ldrsb.w	fp, [ip, #3]
 8010b00:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[3]*ksrc[17];
 8010b04:	f990 a011 	ldrsb.w	sl, [r0, #17]
 8010b08:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[4]*ksrc[17];
 8010b0c:	f99c b004 	ldrsb.w	fp, [ip, #4]
 8010b10:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[4]*ksrc[18];
 8010b14:	f990 a012 	ldrsb.w	sl, [r0, #18]
 8010b18:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[5]*ksrc[18];
 8010b1c:	f99c b005 	ldrsb.w	fp, [ip, #5]
 8010b20:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[5]*ksrc[19];
 8010b24:	f990 a013 	ldrsb.w	sl, [r0, #19]
 8010b28:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[6]*ksrc[19];
 8010b2c:	f99c b006 	ldrsb.w	fp, [ip, #6]
 8010b30:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[6]*ksrc[20];
 8010b34:	f990 a014 	ldrsb.w	sl, [r0, #20]
 8010b38:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[7]*ksrc[20];
 8010b3c:	f99c b007 	ldrsb.w	fp, [ip, #7]
 8010b40:	fb0b 9a0a 	mla	sl, fp, sl, r9
            cols_8b += column_x + 6;
 8010b44:	eb0c 0908 	add.w	r9, ip, r8
            sum0 += cols_8b[0]*ksrc[21];
 8010b48:	f91c b008 	ldrsb.w	fp, [ip, r8]
 8010b4c:	f990 c015 	ldrsb.w	ip, [r0, #21]
 8010b50:	fb0c 770b 	mla	r7, ip, fp, r7
            sum1 += cols_8b[1]*ksrc[21];
 8010b54:	f999 b001 	ldrsb.w	fp, [r9, #1]
 8010b58:	fb0b ac0c 	mla	ip, fp, ip, sl
            sum0 += cols_8b[1]*ksrc[22];
 8010b5c:	f990 a016 	ldrsb.w	sl, [r0, #22]
 8010b60:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[2]*ksrc[22];
 8010b64:	f999 b002 	ldrsb.w	fp, [r9, #2]
 8010b68:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[2]*ksrc[23];
 8010b6c:	f990 a017 	ldrsb.w	sl, [r0, #23]
 8010b70:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[3]*ksrc[23];
 8010b74:	f999 b003 	ldrsb.w	fp, [r9, #3]
 8010b78:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[3]*ksrc[24];
 8010b7c:	f990 a018 	ldrsb.w	sl, [r0, #24]
 8010b80:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[4]*ksrc[24];
 8010b84:	f999 b004 	ldrsb.w	fp, [r9, #4]
 8010b88:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[4]*ksrc[25];
 8010b8c:	f990 a019 	ldrsb.w	sl, [r0, #25]
 8010b90:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[5]*ksrc[25];
 8010b94:	f999 b005 	ldrsb.w	fp, [r9, #5]
 8010b98:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[5]*ksrc[26];
 8010b9c:	f990 a01a 	ldrsb.w	sl, [r0, #26]
 8010ba0:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[6]*ksrc[26];
 8010ba4:	f999 b006 	ldrsb.w	fp, [r9, #6]
 8010ba8:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[6]*ksrc[27];
 8010bac:	f990 a01b 	ldrsb.w	sl, [r0, #27]
 8010bb0:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[7]*ksrc[27];
 8010bb4:	f999 b007 	ldrsb.w	fp, [r9, #7]
 8010bb8:	fb0b ca0a 	mla	sl, fp, sl, ip
            cols_8b += column_x + 6;
 8010bbc:	eb09 0c08 	add.w	ip, r9, r8
            sum0 += cols_8b[0]*ksrc[28];
 8010bc0:	f919 b008 	ldrsb.w	fp, [r9, r8]
 8010bc4:	f990 901c 	ldrsb.w	r9, [r0, #28]
 8010bc8:	fb09 770b 	mla	r7, r9, fp, r7
            sum1 += cols_8b[1]*ksrc[28];
 8010bcc:	f99c b001 	ldrsb.w	fp, [ip, #1]
 8010bd0:	fb0b a909 	mla	r9, fp, r9, sl
            sum0 += cols_8b[1]*ksrc[29];
 8010bd4:	f990 a01d 	ldrsb.w	sl, [r0, #29]
 8010bd8:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[2]*ksrc[29];
 8010bdc:	f99c b002 	ldrsb.w	fp, [ip, #2]
 8010be0:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[2]*ksrc[30];
 8010be4:	f990 a01e 	ldrsb.w	sl, [r0, #30]
 8010be8:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[3]*ksrc[30];
 8010bec:	f99c b003 	ldrsb.w	fp, [ip, #3]
 8010bf0:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[3]*ksrc[31];
 8010bf4:	f990 a01f 	ldrsb.w	sl, [r0, #31]
 8010bf8:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[4]*ksrc[31];
 8010bfc:	f99c b004 	ldrsb.w	fp, [ip, #4]
 8010c00:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[4]*ksrc[32];
 8010c04:	f990 a020 	ldrsb.w	sl, [r0, #32]
 8010c08:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[5]*ksrc[32];
 8010c0c:	f99c b005 	ldrsb.w	fp, [ip, #5]
 8010c10:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[5]*ksrc[33];
 8010c14:	f990 a021 	ldrsb.w	sl, [r0, #33]	@ 0x21
 8010c18:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[6]*ksrc[33];
 8010c1c:	f99c b006 	ldrsb.w	fp, [ip, #6]
 8010c20:	fb0b 990a 	mla	r9, fp, sl, r9
            sum0 += cols_8b[6]*ksrc[34];
 8010c24:	f990 a022 	ldrsb.w	sl, [r0, #34]	@ 0x22
 8010c28:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[7]*ksrc[34];
 8010c2c:	f99c b007 	ldrsb.w	fp, [ip, #7]
 8010c30:	fb0b 9a0a 	mla	sl, fp, sl, r9
            cols_8b += column_x + 6;
 8010c34:	eb0c 0908 	add.w	r9, ip, r8
            sum0 += cols_8b[0]*ksrc[35];
 8010c38:	f91c b008 	ldrsb.w	fp, [ip, r8]
 8010c3c:	f990 c023 	ldrsb.w	ip, [r0, #35]	@ 0x23
 8010c40:	fb0c 770b 	mla	r7, ip, fp, r7
            sum1 += cols_8b[1]*ksrc[35];
 8010c44:	f999 b001 	ldrsb.w	fp, [r9, #1]
 8010c48:	fb0b ac0c 	mla	ip, fp, ip, sl
            sum0 += cols_8b[1]*ksrc[36];
 8010c4c:	f990 a024 	ldrsb.w	sl, [r0, #36]	@ 0x24
 8010c50:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[2]*ksrc[36];
 8010c54:	f999 b002 	ldrsb.w	fp, [r9, #2]
 8010c58:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[2]*ksrc[37];
 8010c5c:	f990 a025 	ldrsb.w	sl, [r0, #37]	@ 0x25
 8010c60:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[3]*ksrc[37];
 8010c64:	f999 b003 	ldrsb.w	fp, [r9, #3]
 8010c68:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[3]*ksrc[38];
 8010c6c:	f990 a026 	ldrsb.w	sl, [r0, #38]	@ 0x26
 8010c70:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[4]*ksrc[38];
 8010c74:	f999 b004 	ldrsb.w	fp, [r9, #4]
 8010c78:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[4]*ksrc[39];
 8010c7c:	f990 a027 	ldrsb.w	sl, [r0, #39]	@ 0x27
 8010c80:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[5]*ksrc[39];
 8010c84:	f999 b005 	ldrsb.w	fp, [r9, #5]
 8010c88:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[5]*ksrc[40];
 8010c8c:	f990 a028 	ldrsb.w	sl, [r0, #40]	@ 0x28
 8010c90:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[6]*ksrc[40];
 8010c94:	f999 b006 	ldrsb.w	fp, [r9, #6]
 8010c98:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[6]*ksrc[41];
 8010c9c:	f990 a029 	ldrsb.w	sl, [r0, #41]	@ 0x29
 8010ca0:	fb0a 770b 	mla	r7, sl, fp, r7
            sum1 += cols_8b[7]*ksrc[41];
 8010ca4:	f999 b007 	ldrsb.w	fp, [r9, #7]
 8010ca8:	fb0b cb0a 	mla	fp, fp, sl, ip
            cols_8b += column_x + 6;
 8010cac:	eb09 0c08 	add.w	ip, r9, r8
            sum0 += cols_8b[0]*ksrc[42];
 8010cb0:	f919 9008 	ldrsb.w	r9, [r9, r8]
 8010cb4:	f990 802a 	ldrsb.w	r8, [r0, #42]	@ 0x2a
 8010cb8:	fb08 7709 	mla	r7, r8, r9, r7
            sum1 += cols_8b[1]*ksrc[42];
 8010cbc:	f99c 9001 	ldrsb.w	r9, [ip, #1]
 8010cc0:	fb09 b808 	mla	r8, r9, r8, fp
            sum0 += cols_8b[1]*ksrc[43];
 8010cc4:	f990 a02b 	ldrsb.w	sl, [r0, #43]	@ 0x2b
 8010cc8:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[2]*ksrc[43];
 8010ccc:	f99c 9002 	ldrsb.w	r9, [ip, #2]
 8010cd0:	fb09 880a 	mla	r8, r9, sl, r8
            sum0 += cols_8b[2]*ksrc[44];
 8010cd4:	f990 a02c 	ldrsb.w	sl, [r0, #44]	@ 0x2c
 8010cd8:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[3]*ksrc[44];
 8010cdc:	f99c 9003 	ldrsb.w	r9, [ip, #3]
 8010ce0:	fb09 880a 	mla	r8, r9, sl, r8
            sum0 += cols_8b[3]*ksrc[45];
 8010ce4:	f990 a02d 	ldrsb.w	sl, [r0, #45]	@ 0x2d
 8010ce8:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[4]*ksrc[45];
 8010cec:	f99c 9004 	ldrsb.w	r9, [ip, #4]
 8010cf0:	fb09 880a 	mla	r8, r9, sl, r8
            sum0 += cols_8b[4]*ksrc[46];
 8010cf4:	f990 a02e 	ldrsb.w	sl, [r0, #46]	@ 0x2e
 8010cf8:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[5]*ksrc[46];
 8010cfc:	f99c 9005 	ldrsb.w	r9, [ip, #5]
 8010d00:	fb09 880a 	mla	r8, r9, sl, r8
            sum0 += cols_8b[5]*ksrc[47];
 8010d04:	f990 a02f 	ldrsb.w	sl, [r0, #47]	@ 0x2f
 8010d08:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[6]*ksrc[47];
 8010d0c:	f99c 9006 	ldrsb.w	r9, [ip, #6]
 8010d10:	fb09 880a 	mla	r8, r9, sl, r8
            sum0 += cols_8b[6]*ksrc[48];
 8010d14:	f990 a030 	ldrsb.w	sl, [r0, #48]	@ 0x30
 8010d18:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[7]*ksrc[48];
 8010d1c:	f99c c007 	ldrsb.w	ip, [ip, #7]
 8010d20:	fb0c 880a 	mla	r8, ip, sl, r8

            /* requantize */
            sum0 = (float) sum0 * *scales;
 8010d24:	ee07 7a90 	vmov	s15, r7
 8010d28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010d2c:	ed94 7a00 	vldr	s14, [r4]
 8010d30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010d34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010d38:	ee17 7a90 	vmov	r7, s15
            sum0 += output_offset;
 8010d3c:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8010d3e:	442f      	add	r7, r5
            sum0 = TN_MAX(sum0, activation_min);
 8010d40:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8010d42:	42af      	cmp	r7, r5
 8010d44:	bfb8      	it	lt
 8010d46:	462f      	movlt	r7, r5
            sum0 = TN_MIN(sum0, activation_max);
 8010d48:	9d13      	ldr	r5, [sp, #76]	@ 0x4c
 8010d4a:	42af      	cmp	r7, r5
 8010d4c:	bfa8      	it	ge
 8010d4e:	462f      	movge	r7, r5
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8010d50:	9d00      	ldr	r5, [sp, #0]
 8010d52:	fb05 fc01 	mul.w	ip, r5, r1
 8010d56:	ea4f 094e 	mov.w	r9, lr, lsl #1
 8010d5a:	eb0c 0a4e 	add.w	sl, ip, lr, lsl #1
 8010d5e:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8010d60:	fb05 fa0a 	mul.w	sl, r5, sl
 8010d64:	f802 700a 	strb.w	r7, [r2, sl]

            sum1 = (float) sum1 * *scales;
 8010d68:	ee07 8a90 	vmov	s15, r8
 8010d6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010d70:	ed94 7a00 	vldr	s14, [r4]
 8010d74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010d78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010d7c:	ee17 7a90 	vmov	r7, s15
            sum1 += output_offset;
 8010d80:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8010d82:	442f      	add	r7, r5
            sum1 = TN_MAX(sum1, activation_min);
 8010d84:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8010d86:	42af      	cmp	r7, r5
 8010d88:	bfb8      	it	lt
 8010d8a:	462f      	movlt	r7, r5
            sum1 = TN_MIN(sum1, activation_max);
 8010d8c:	9d13      	ldr	r5, [sp, #76]	@ 0x4c
 8010d8e:	42af      	cmp	r7, r5
 8010d90:	bfa8      	it	ge
 8010d92:	462f      	movge	r7, r5
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8010d94:	f109 0901 	add.w	r9, r9, #1
 8010d98:	44cc      	add	ip, r9
 8010d9a:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8010d9c:	fb05 fc0c 	mul.w	ip, r5, ip
 8010da0:	f802 700c 	strb.w	r7, [r2, ip]

            cols_8b_iterptr += STRIDE * 2;
 8010da4:	3302      	adds	r3, #2
        for (j = 0; j < output_x / 2; j++) {
 8010da6:	f10e 0e01 	add.w	lr, lr, #1
 8010daa:	ebbe 0f51 	cmp.w	lr, r1, lsr #1
 8010dae:	f6ff ae10 	blt.w	80109d2 <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x26>
        }
        if (output_x & 1) {
 8010db2:	9d01      	ldr	r5, [sp, #4]
 8010db4:	4692      	mov	sl, r2
 8010db6:	f011 0f01 	tst.w	r1, #1
 8010dba:	f000 8159 	beq.w	8011070 <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x6c4>
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
 8010dbe:	682f      	ldr	r7, [r5, #0]
 8010dc0:	6832      	ldr	r2, [r6, #0]
 8010dc2:	4417      	add	r7, r2
            sum += cols_8b[0]*ksrc[0];
 8010dc4:	f993 c000 	ldrsb.w	ip, [r3]
 8010dc8:	f990 e000 	ldrsb.w	lr, [r0]
 8010dcc:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[1]*ksrc[1];
 8010dd0:	f993 c001 	ldrsb.w	ip, [r3, #1]
 8010dd4:	f990 e001 	ldrsb.w	lr, [r0, #1]
 8010dd8:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[2]*ksrc[2];
 8010ddc:	f993 c002 	ldrsb.w	ip, [r3, #2]
 8010de0:	f990 e002 	ldrsb.w	lr, [r0, #2]
 8010de4:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[3]*ksrc[3];
 8010de8:	f993 c003 	ldrsb.w	ip, [r3, #3]
 8010dec:	f990 e003 	ldrsb.w	lr, [r0, #3]
 8010df0:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[4]*ksrc[4];
 8010df4:	f993 c004 	ldrsb.w	ip, [r3, #4]
 8010df8:	f990 e004 	ldrsb.w	lr, [r0, #4]
 8010dfc:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[5]*ksrc[5];
 8010e00:	f993 c005 	ldrsb.w	ip, [r3, #5]
 8010e04:	f990 e005 	ldrsb.w	lr, [r0, #5]
 8010e08:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[6]*ksrc[6];
 8010e0c:	f993 c006 	ldrsb.w	ip, [r3, #6]
 8010e10:	f990 e006 	ldrsb.w	lr, [r0, #6]
 8010e14:	fb0e 770c 	mla	r7, lr, ip, r7
            cols_8b += column_x + 6;
 8010e18:	9a02      	ldr	r2, [sp, #8]
 8010e1a:	f102 0c06 	add.w	ip, r2, #6
 8010e1e:	eb03 0e0c 	add.w	lr, r3, ip
            sum += cols_8b[0]*ksrc[7];
 8010e22:	f913 800c 	ldrsb.w	r8, [r3, ip]
 8010e26:	f990 9007 	ldrsb.w	r9, [r0, #7]
 8010e2a:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[1]*ksrc[8];
 8010e2e:	f99e 8001 	ldrsb.w	r8, [lr, #1]
 8010e32:	f990 9008 	ldrsb.w	r9, [r0, #8]
 8010e36:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[2]*ksrc[9];
 8010e3a:	f99e 8002 	ldrsb.w	r8, [lr, #2]
 8010e3e:	f990 9009 	ldrsb.w	r9, [r0, #9]
 8010e42:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[3]*ksrc[10];
 8010e46:	f99e 8003 	ldrsb.w	r8, [lr, #3]
 8010e4a:	f990 900a 	ldrsb.w	r9, [r0, #10]
 8010e4e:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[4]*ksrc[11];
 8010e52:	f99e 8004 	ldrsb.w	r8, [lr, #4]
 8010e56:	f990 900b 	ldrsb.w	r9, [r0, #11]
 8010e5a:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[5]*ksrc[12];
 8010e5e:	f99e 8005 	ldrsb.w	r8, [lr, #5]
 8010e62:	f990 900c 	ldrsb.w	r9, [r0, #12]
 8010e66:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[6]*ksrc[13];
 8010e6a:	f99e 8006 	ldrsb.w	r8, [lr, #6]
 8010e6e:	f990 900d 	ldrsb.w	r9, [r0, #13]
 8010e72:	fb09 7708 	mla	r7, r9, r8, r7
            cols_8b += column_x + 6;
 8010e76:	eb0e 080c 	add.w	r8, lr, ip
            sum += cols_8b[0]*ksrc[14];
 8010e7a:	f91e e00c 	ldrsb.w	lr, [lr, ip]
 8010e7e:	f990 900e 	ldrsb.w	r9, [r0, #14]
 8010e82:	fb09 770e 	mla	r7, r9, lr, r7
            sum += cols_8b[1]*ksrc[15];
 8010e86:	f998 e001 	ldrsb.w	lr, [r8, #1]
 8010e8a:	f990 900f 	ldrsb.w	r9, [r0, #15]
 8010e8e:	fb09 770e 	mla	r7, r9, lr, r7
            sum += cols_8b[2]*ksrc[16];
 8010e92:	f998 e002 	ldrsb.w	lr, [r8, #2]
 8010e96:	f990 9010 	ldrsb.w	r9, [r0, #16]
 8010e9a:	fb09 770e 	mla	r7, r9, lr, r7
            sum += cols_8b[3]*ksrc[17];
 8010e9e:	f998 e003 	ldrsb.w	lr, [r8, #3]
 8010ea2:	f990 9011 	ldrsb.w	r9, [r0, #17]
 8010ea6:	fb09 770e 	mla	r7, r9, lr, r7
            sum += cols_8b[4]*ksrc[18];
 8010eaa:	f998 e004 	ldrsb.w	lr, [r8, #4]
 8010eae:	f990 9012 	ldrsb.w	r9, [r0, #18]
 8010eb2:	fb09 770e 	mla	r7, r9, lr, r7
            sum += cols_8b[5]*ksrc[19];
 8010eb6:	f998 e005 	ldrsb.w	lr, [r8, #5]
 8010eba:	f990 9013 	ldrsb.w	r9, [r0, #19]
 8010ebe:	fb09 770e 	mla	r7, r9, lr, r7
            sum += cols_8b[6]*ksrc[20];
 8010ec2:	f998 e006 	ldrsb.w	lr, [r8, #6]
 8010ec6:	f990 9014 	ldrsb.w	r9, [r0, #20]
 8010eca:	fb09 770e 	mla	r7, r9, lr, r7
            cols_8b += column_x + 6;
 8010ece:	eb08 0e0c 	add.w	lr, r8, ip
            sum += cols_8b[0]*ksrc[21];
 8010ed2:	f918 800c 	ldrsb.w	r8, [r8, ip]
 8010ed6:	f990 9015 	ldrsb.w	r9, [r0, #21]
 8010eda:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[1]*ksrc[22];
 8010ede:	f99e 8001 	ldrsb.w	r8, [lr, #1]
 8010ee2:	f990 9016 	ldrsb.w	r9, [r0, #22]
 8010ee6:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[2]*ksrc[23];
 8010eea:	f99e 8002 	ldrsb.w	r8, [lr, #2]
 8010eee:	f990 9017 	ldrsb.w	r9, [r0, #23]
 8010ef2:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[3]*ksrc[24];
 8010ef6:	f99e 8003 	ldrsb.w	r8, [lr, #3]
 8010efa:	f990 9018 	ldrsb.w	r9, [r0, #24]
 8010efe:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[4]*ksrc[25];
 8010f02:	f99e 8004 	ldrsb.w	r8, [lr, #4]
 8010f06:	f990 9019 	ldrsb.w	r9, [r0, #25]
 8010f0a:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[5]*ksrc[26];
 8010f0e:	f99e 8005 	ldrsb.w	r8, [lr, #5]
 8010f12:	f990 901a 	ldrsb.w	r9, [r0, #26]
 8010f16:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[6]*ksrc[27];
 8010f1a:	f99e 8006 	ldrsb.w	r8, [lr, #6]
 8010f1e:	f990 901b 	ldrsb.w	r9, [r0, #27]
 8010f22:	fb09 7708 	mla	r7, r9, r8, r7
            cols_8b += column_x + 6;
 8010f26:	eb0e 090c 	add.w	r9, lr, ip
            sum += cols_8b[0]*ksrc[28];
 8010f2a:	f91e 800c 	ldrsb.w	r8, [lr, ip]
 8010f2e:	f990 e01c 	ldrsb.w	lr, [r0, #28]
 8010f32:	fb0e 7808 	mla	r8, lr, r8, r7
            sum += cols_8b[1]*ksrc[29];
 8010f36:	f999 7001 	ldrsb.w	r7, [r9, #1]
 8010f3a:	f990 e01d 	ldrsb.w	lr, [r0, #29]
 8010f3e:	fb0e 8807 	mla	r8, lr, r7, r8
            sum += cols_8b[2]*ksrc[30];
 8010f42:	f999 7002 	ldrsb.w	r7, [r9, #2]
 8010f46:	f990 e01e 	ldrsb.w	lr, [r0, #30]
 8010f4a:	fb0e 8807 	mla	r8, lr, r7, r8
            sum += cols_8b[3]*ksrc[31];
 8010f4e:	f999 7003 	ldrsb.w	r7, [r9, #3]
 8010f52:	f990 e01f 	ldrsb.w	lr, [r0, #31]
 8010f56:	fb0e 8807 	mla	r8, lr, r7, r8
            sum += cols_8b[4]*ksrc[32];
 8010f5a:	f999 7004 	ldrsb.w	r7, [r9, #4]
 8010f5e:	f990 e020 	ldrsb.w	lr, [r0, #32]
 8010f62:	fb0e 8807 	mla	r8, lr, r7, r8
            sum += cols_8b[5]*ksrc[33];
 8010f66:	f999 7005 	ldrsb.w	r7, [r9, #5]
 8010f6a:	f990 e021 	ldrsb.w	lr, [r0, #33]	@ 0x21
 8010f6e:	fb0e 8807 	mla	r8, lr, r7, r8
            sum += cols_8b[6]*ksrc[34];
 8010f72:	f999 7006 	ldrsb.w	r7, [r9, #6]
 8010f76:	f990 e022 	ldrsb.w	lr, [r0, #34]	@ 0x22
 8010f7a:	fb0e 8807 	mla	r8, lr, r7, r8
            cols_8b += column_x + 6;
 8010f7e:	eb09 0e0c 	add.w	lr, r9, ip
            sum += cols_8b[0]*ksrc[35];
 8010f82:	f919 700c 	ldrsb.w	r7, [r9, ip]
 8010f86:	f990 9023 	ldrsb.w	r9, [r0, #35]	@ 0x23
 8010f8a:	fb09 8707 	mla	r7, r9, r7, r8
            sum += cols_8b[1]*ksrc[36];
 8010f8e:	f99e 8001 	ldrsb.w	r8, [lr, #1]
 8010f92:	f990 9024 	ldrsb.w	r9, [r0, #36]	@ 0x24
 8010f96:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[2]*ksrc[37];
 8010f9a:	f99e 8002 	ldrsb.w	r8, [lr, #2]
 8010f9e:	f990 9025 	ldrsb.w	r9, [r0, #37]	@ 0x25
 8010fa2:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[3]*ksrc[38];
 8010fa6:	f99e 8003 	ldrsb.w	r8, [lr, #3]
 8010faa:	f990 9026 	ldrsb.w	r9, [r0, #38]	@ 0x26
 8010fae:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[4]*ksrc[39];
 8010fb2:	f99e 8004 	ldrsb.w	r8, [lr, #4]
 8010fb6:	f990 9027 	ldrsb.w	r9, [r0, #39]	@ 0x27
 8010fba:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[5]*ksrc[40];
 8010fbe:	f99e 8005 	ldrsb.w	r8, [lr, #5]
 8010fc2:	f990 9028 	ldrsb.w	r9, [r0, #40]	@ 0x28
 8010fc6:	fb09 7708 	mla	r7, r9, r8, r7
            sum += cols_8b[6]*ksrc[41];
 8010fca:	f99e 8006 	ldrsb.w	r8, [lr, #6]
 8010fce:	f990 9029 	ldrsb.w	r9, [r0, #41]	@ 0x29
 8010fd2:	fb09 7908 	mla	r9, r9, r8, r7
            cols_8b += column_x + 6;
 8010fd6:	eb0e 080c 	add.w	r8, lr, ip
            sum += cols_8b[0]*ksrc[42];
 8010fda:	f91e 700c 	ldrsb.w	r7, [lr, ip]
 8010fde:	f990 c02a 	ldrsb.w	ip, [r0, #42]	@ 0x2a
 8010fe2:	fb0c 9707 	mla	r7, ip, r7, r9
            sum += cols_8b[1]*ksrc[43];
 8010fe6:	f998 c001 	ldrsb.w	ip, [r8, #1]
 8010fea:	f990 e02b 	ldrsb.w	lr, [r0, #43]	@ 0x2b
 8010fee:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[2]*ksrc[44];
 8010ff2:	f998 c002 	ldrsb.w	ip, [r8, #2]
 8010ff6:	f990 e02c 	ldrsb.w	lr, [r0, #44]	@ 0x2c
 8010ffa:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[3]*ksrc[45];
 8010ffe:	f998 c003 	ldrsb.w	ip, [r8, #3]
 8011002:	f990 e02d 	ldrsb.w	lr, [r0, #45]	@ 0x2d
 8011006:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[4]*ksrc[46];
 801100a:	f998 c004 	ldrsb.w	ip, [r8, #4]
 801100e:	f990 e02e 	ldrsb.w	lr, [r0, #46]	@ 0x2e
 8011012:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[5]*ksrc[47];
 8011016:	f998 c005 	ldrsb.w	ip, [r8, #5]
 801101a:	f990 e02f 	ldrsb.w	lr, [r0, #47]	@ 0x2f
 801101e:	fb0e 770c 	mla	r7, lr, ip, r7
            sum += cols_8b[6]*ksrc[48];
 8011022:	f998 c006 	ldrsb.w	ip, [r8, #6]
 8011026:	f990 e030 	ldrsb.w	lr, [r0, #48]	@ 0x30
 801102a:	fb0e 770c 	mla	r7, lr, ip, r7

            sum = (float) sum * *scales;
 801102e:	ee07 7a90 	vmov	s15, r7
 8011032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011036:	ed94 7a00 	vldr	s14, [r4]
 801103a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801103e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011042:	ee17 7a90 	vmov	r7, s15
            sum += output_offset;
 8011046:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011048:	4417      	add	r7, r2
            sum = TN_MAX(sum, activation_min);
 801104a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801104c:	4297      	cmp	r7, r2
 801104e:	bfb8      	it	lt
 8011050:	4617      	movlt	r7, r2
            sum = TN_MIN(sum, activation_max);
 8011052:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8011054:	4297      	cmp	r7, r2
 8011056:	bfa8      	it	ge
 8011058:	4617      	movge	r7, r2
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 801105a:	9a00      	ldr	r2, [sp, #0]
 801105c:	fb02 1c01 	mla	ip, r2, r1, r1
 8011060:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8011064:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011066:	fb02 fc0c 	mul.w	ip, r2, ip
 801106a:	f80a 700c 	strb.w	r7, [sl, ip]

            cols_8b_iterptr += STRIDE;
 801106e:	3301      	adds	r3, #1
        }
        cols_8b_iterptr += 3 * 2;
 8011070:	3306      	adds	r3, #6
    for (i = 0; i < output_y; i++) {
 8011072:	9f00      	ldr	r7, [sp, #0]
 8011074:	3701      	adds	r7, #1
 8011076:	9700      	str	r7, [sp, #0]
 8011078:	9f03      	ldr	r7, [sp, #12]
 801107a:	9a00      	ldr	r2, [sp, #0]
 801107c:	4297      	cmp	r7, r2
 801107e:	dd04      	ble.n	801108a <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x6de>
        for (j = 0; j < output_x / 2; j++) {
 8011080:	f04f 0e00 	mov.w	lr, #0
 8011084:	9501      	str	r5, [sp, #4]
 8011086:	4652      	mov	r2, sl
 8011088:	e68f      	b.n	8010daa <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq+0x3fe>
    }
}
 801108a:	b005      	add	sp, #20
 801108c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011090 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq>:
{
 8011090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011094:	b08f      	sub	sp, #60	@ 0x3c
 8011096:	4680      	mov	r8, r0
 8011098:	460c      	mov	r4, r1
 801109a:	4616      	mov	r6, r2
 801109c:	461d      	mov	r5, r3
 801109e:	f8dd a060 	ldr.w	sl, [sp, #96]	@ 0x60
 80110a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80110a4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80110a6:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 80110aa:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 80110ae:	910c      	str	r1, [sp, #48]	@ 0x30
 80110b0:	f8bd 1088 	ldrh.w	r1, [sp, #136]	@ 0x88
 80110b4:	910d      	str	r1, [sp, #52]	@ 0x34
 80110b6:	f8dd b090 	ldr.w	fp, [sp, #144]	@ 0x90
 80110ba:	f99d 0094 	ldrsb.w	r0, [sp, #148]	@ 0x94
    q7_t* cols_8b = (q7_t* )cols_8b_start;
 80110be:	4659      	mov	r1, fp
    for(i = 0; i < input_x + 6; i++){
 80110c0:	2700      	movs	r7, #0
 80110c2:	e005      	b.n	80110d0 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x40>
        *cols_8b++ = PAD8;
 80110c4:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;
 80110c6:	7048      	strb	r0, [r1, #1]
        *cols_8b++ = PAD8;
 80110c8:	7088      	strb	r0, [r1, #2]
    for(i = 0; i < input_x + 6; i++){
 80110ca:	3701      	adds	r7, #1
 80110cc:	b2bf      	uxth	r7, r7
        *cols_8b++ = PAD8;
 80110ce:	3103      	adds	r1, #3
    for(i = 0; i < input_x + 6; i++){
 80110d0:	f104 0905 	add.w	r9, r4, #5
 80110d4:	45b9      	cmp	r9, r7
 80110d6:	daf5      	bge.n	80110c4 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x34>
    for(i = 0; i < input_y; i++){
 80110d8:	2700      	movs	r7, #0
 80110da:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 80110de:	e010      	b.n	8011102 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x72>
        *cols_8b++ = PAD8;//left
 80110e0:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;//left
 80110e2:	7048      	strb	r0, [r1, #1]
        *cols_8b++ = PAD8;//left
 80110e4:	7088      	strb	r0, [r1, #2]
        cols_8b += input_x; //skip middle
 80110e6:	f104 0903 	add.w	r9, r4, #3
 80110ea:	eb01 0c09 	add.w	ip, r1, r9
        *cols_8b++ = PAD8;//right
 80110ee:	f801 0009 	strb.w	r0, [r1, r9]
        *cols_8b++ = PAD8;//right
 80110f2:	f88c 0001 	strb.w	r0, [ip, #1]
        *cols_8b++ = PAD8;//right
 80110f6:	f10c 0103 	add.w	r1, ip, #3
 80110fa:	f88c 0002 	strb.w	r0, [ip, #2]
    for(i = 0; i < input_y; i++){
 80110fe:	3701      	adds	r7, #1
 8011100:	b2bf      	uxth	r7, r7
 8011102:	42b7      	cmp	r7, r6
 8011104:	d3ec      	bcc.n	80110e0 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x50>
    for(i = 0; i < input_x + 6; i++){
 8011106:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801110a:	2700      	movs	r7, #0
 801110c:	e005      	b.n	801111a <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x8a>
        *cols_8b++ = PAD8;
 801110e:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;
 8011110:	7048      	strb	r0, [r1, #1]
        *cols_8b++ = PAD8;
 8011112:	7088      	strb	r0, [r1, #2]
    for(i = 0; i < input_x + 6; i++){
 8011114:	3701      	adds	r7, #1
 8011116:	b2bf      	uxth	r7, r7
        *cols_8b++ = PAD8;
 8011118:	3103      	adds	r1, #3
    for(i = 0; i < input_x + 6; i++){
 801111a:	45b9      	cmp	r9, r7
 801111c:	daf7      	bge.n	801110e <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x7e>
    for (c = 0; c < input_ch; c++){
 801111e:	2700      	movs	r7, #0
 8011120:	4670      	mov	r0, lr
 8011122:	e035      	b.n	8011190 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x100>
                *cols_8b++ = *src;// + input_offset;
 8011124:	f99c e000 	ldrsb.w	lr, [ip]
 8011128:	f801 eb01 	strb.w	lr, [r1], #1
                src += input_ch;
 801112c:	44ac      	add	ip, r5
            for(j = 0; j < input_x; j++){
 801112e:	3701      	adds	r7, #1
 8011130:	b2bf      	uxth	r7, r7
 8011132:	42a7      	cmp	r7, r4
 8011134:	d3f6      	bcc.n	8011124 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x94>
            cols_8b += 3;//skip end
 8011136:	3103      	adds	r1, #3
        for(i = 0; i < input_y; i++){
 8011138:	f109 0901 	add.w	r9, r9, #1
 801113c:	fa1f f989 	uxth.w	r9, r9
 8011140:	45b1      	cmp	r9, r6
 8011142:	d202      	bcs.n	801114a <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0xba>
            cols_8b += 3;//skip front
 8011144:	3103      	adds	r1, #3
            for(j = 0; j < input_x; j++){
 8011146:	2700      	movs	r7, #0
 8011148:	e7f3      	b.n	8011132 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0xa2>
        depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 801114a:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 801114c:	1d11      	adds	r1, r2, #4
 801114e:	910a      	str	r1, [sp, #40]	@ 0x28
 8011150:	f103 0904 	add.w	r9, r3, #4
 8011154:	1d01      	adds	r1, r0, #4
 8011156:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011158:	9508      	str	r5, [sp, #32]
 801115a:	9407      	str	r4, [sp, #28]
 801115c:	f8cd b018 	str.w	fp, [sp, #24]
 8011160:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8011162:	9105      	str	r1, [sp, #20]
 8011164:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8011166:	9104      	str	r1, [sp, #16]
 8011168:	991c      	ldr	r1, [sp, #112]	@ 0x70
 801116a:	9103      	str	r1, [sp, #12]
 801116c:	f8cd 8008 	str.w	r8, [sp, #8]
 8011170:	9001      	str	r0, [sp, #4]
 8011172:	f8cd a000 	str.w	sl, [sp]
 8011176:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011178:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801117a:	f7ff fc17 	bl	80109ac <depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq>
        ksrc += 49;
 801117e:	f10a 0a31 	add.w	sl, sl, #49	@ 0x31
        input++;
 8011182:	f108 0801 	add.w	r8, r8, #1
    for (c = 0; c < input_ch; c++){
 8011186:	3701      	adds	r7, #1
 8011188:	b2bf      	uxth	r7, r7
        depthwise_kernel7x7_stride1_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 801118a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801118c:	464b      	mov	r3, r9
 801118e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    for (c = 0; c < input_ch; c++){
 8011190:	42af      	cmp	r7, r5
 8011192:	d208      	bcs.n	80111a6 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0x116>
        cols_8b = (q7_t*)(cols_8b_start + 3 * (input_x) + 18); //skip 3 rows
 8011194:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8011198:	3112      	adds	r1, #18
 801119a:	4459      	add	r1, fp
        src = input;
 801119c:	46c4      	mov	ip, r8
        for(i = 0; i < input_y; i++){
 801119e:	f04f 0900 	mov.w	r9, #0
 80111a2:	970a      	str	r7, [sp, #40]	@ 0x28
 80111a4:	e7cc      	b.n	8011140 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq+0xb0>
}
 80111a6:	2000      	movs	r0, #0
 80111a8:	b00f      	add	sp, #60	@ 0x3c
 80111aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080111ae <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq>:
        const uint16_t output_y, const uint16_t output_x,
        const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
        q7_t *output, const int32_t output_offset,
        const int32_t activation_min, const int32_t activation_max,
        q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 80111ae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111b2:	b085      	sub	sp, #20
 80111b4:	4681      	mov	r9, r0
 80111b6:	4696      	mov	lr, r2
 80111b8:	461d      	mov	r5, r3
 80111ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80111bc:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 80111be:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80111c0:	f8bd 0054 	ldrh.w	r0, [sp, #84]	@ 0x54
 80111c4:	9002      	str	r0, [sp, #8]
    #define STRIDE 2
    int i, j;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 80111c6:	2000      	movs	r0, #0
 80111c8:	9000      	str	r0, [sp, #0]
 80111ca:	f8cd 900c 	str.w	r9, [sp, #12]
 80111ce:	e363      	b.n	8011898 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x6ea>
        for (j = 0; j < output_x / 2; j++) {
            q7_t *cols_8b = cols_8b_iterptr;

            q31_t sum0 = bias[0] + biasR[0];
 80111d0:	f8de 0000 	ldr.w	r0, [lr]
 80111d4:	9d01      	ldr	r5, [sp, #4]
 80111d6:	682f      	ldr	r7, [r5, #0]
 80111d8:	4438      	add	r0, r7
            q31_t sum1 = bias[0] + biasR[0];
            
            /* computation */
            sum0 += cols_8b[0]*ksrc[0];
 80111da:	f992 7000 	ldrsb.w	r7, [r2]
 80111de:	f993 c000 	ldrsb.w	ip, [r3]
 80111e2:	fb0c 0707 	mla	r7, ip, r7, r0
            sum1 += cols_8b[2]*ksrc[0];
 80111e6:	f992 9002 	ldrsb.w	r9, [r2, #2]
 80111ea:	fb09 000c 	mla	r0, r9, ip, r0
            sum0 += cols_8b[1]*ksrc[1];
 80111ee:	f992 c001 	ldrsb.w	ip, [r2, #1]
 80111f2:	f993 8001 	ldrsb.w	r8, [r3, #1]
 80111f6:	fb08 770c 	mla	r7, r8, ip, r7
            sum1 += cols_8b[3]*ksrc[1];
 80111fa:	f992 c003 	ldrsb.w	ip, [r2, #3]
 80111fe:	fb0c 0008 	mla	r0, ip, r8, r0
            sum0 += cols_8b[2]*ksrc[2];
 8011202:	f993 8002 	ldrsb.w	r8, [r3, #2]
 8011206:	fb08 7709 	mla	r7, r8, r9, r7
            sum1 += cols_8b[4]*ksrc[2];
 801120a:	f992 9004 	ldrsb.w	r9, [r2, #4]
 801120e:	fb09 0008 	mla	r0, r9, r8, r0
            sum0 += cols_8b[3]*ksrc[3];
 8011212:	f993 8003 	ldrsb.w	r8, [r3, #3]
 8011216:	fb08 770c 	mla	r7, r8, ip, r7
            sum1 += cols_8b[5]*ksrc[3];
 801121a:	f992 c005 	ldrsb.w	ip, [r2, #5]
 801121e:	fb0c 0008 	mla	r0, ip, r8, r0
            sum0 += cols_8b[4]*ksrc[4];
 8011222:	f993 8004 	ldrsb.w	r8, [r3, #4]
 8011226:	fb08 7709 	mla	r7, r8, r9, r7
            sum1 += cols_8b[6]*ksrc[4];
 801122a:	f992 9006 	ldrsb.w	r9, [r2, #6]
 801122e:	fb09 0008 	mla	r0, r9, r8, r0
            sum0 += cols_8b[5]*ksrc[5];
 8011232:	f993 8005 	ldrsb.w	r8, [r3, #5]
 8011236:	fb08 770c 	mla	r7, r8, ip, r7
            sum1 += cols_8b[7]*ksrc[5];
 801123a:	f992 c007 	ldrsb.w	ip, [r2, #7]
 801123e:	fb0c 0c08 	mla	ip, ip, r8, r0
            sum0 += cols_8b[6]*ksrc[6];
 8011242:	f993 8006 	ldrsb.w	r8, [r3, #6]
 8011246:	fb08 7009 	mla	r0, r8, r9, r7
            sum1 += cols_8b[8]*ksrc[6];
 801124a:	f992 7008 	ldrsb.w	r7, [r2, #8]
 801124e:	fb07 cc08 	mla	ip, r7, r8, ip
            cols_8b += column_x + 6;
 8011252:	9f02      	ldr	r7, [sp, #8]
 8011254:	3706      	adds	r7, #6
 8011256:	eb02 0807 	add.w	r8, r2, r7
            sum0 += cols_8b[0]*ksrc[7];
 801125a:	f912 9007 	ldrsb.w	r9, [r2, r7]
 801125e:	f993 a007 	ldrsb.w	sl, [r3, #7]
 8011262:	fb0a 0009 	mla	r0, sl, r9, r0
            sum1 += cols_8b[2]*ksrc[7];
 8011266:	f998 9002 	ldrsb.w	r9, [r8, #2]
 801126a:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[1]*ksrc[8];
 801126e:	f998 b001 	ldrsb.w	fp, [r8, #1]
 8011272:	f993 a008 	ldrsb.w	sl, [r3, #8]
 8011276:	fb0a 000b 	mla	r0, sl, fp, r0
            sum1 += cols_8b[3]*ksrc[8];
 801127a:	f998 b003 	ldrsb.w	fp, [r8, #3]
 801127e:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[2]*ksrc[9];
 8011282:	f993 a009 	ldrsb.w	sl, [r3, #9]
 8011286:	fb0a 0009 	mla	r0, sl, r9, r0
            sum1 += cols_8b[4]*ksrc[9];
 801128a:	f998 9004 	ldrsb.w	r9, [r8, #4]
 801128e:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[3]*ksrc[10];
 8011292:	f993 a00a 	ldrsb.w	sl, [r3, #10]
 8011296:	fb0a 000b 	mla	r0, sl, fp, r0
            sum1 += cols_8b[5]*ksrc[10];
 801129a:	f998 b005 	ldrsb.w	fp, [r8, #5]
 801129e:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[4]*ksrc[11];
 80112a2:	f993 a00b 	ldrsb.w	sl, [r3, #11]
 80112a6:	fb0a 0009 	mla	r0, sl, r9, r0
            sum1 += cols_8b[6]*ksrc[11];
 80112aa:	f998 9006 	ldrsb.w	r9, [r8, #6]
 80112ae:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[5]*ksrc[12];
 80112b2:	f993 a00c 	ldrsb.w	sl, [r3, #12]
 80112b6:	fb0a 000b 	mla	r0, sl, fp, r0
            sum1 += cols_8b[7]*ksrc[12];
 80112ba:	f998 b007 	ldrsb.w	fp, [r8, #7]
 80112be:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[6]*ksrc[13];
 80112c2:	f993 a00d 	ldrsb.w	sl, [r3, #13]
 80112c6:	fb0a 0009 	mla	r0, sl, r9, r0
            sum1 += cols_8b[8]*ksrc[13];
 80112ca:	f998 9008 	ldrsb.w	r9, [r8, #8]
 80112ce:	fb09 cc0a 	mla	ip, r9, sl, ip
            cols_8b += column_x + 6;
 80112d2:	eb08 0a07 	add.w	sl, r8, r7
            sum0 += cols_8b[0]*ksrc[14];
 80112d6:	f918 9007 	ldrsb.w	r9, [r8, r7]
 80112da:	f993 800e 	ldrsb.w	r8, [r3, #14]
 80112de:	fb08 0009 	mla	r0, r8, r9, r0
            sum1 += cols_8b[2]*ksrc[14];
 80112e2:	f99a b002 	ldrsb.w	fp, [sl, #2]
 80112e6:	fb0b cc08 	mla	ip, fp, r8, ip
            sum0 += cols_8b[1]*ksrc[15];
 80112ea:	f99a 8001 	ldrsb.w	r8, [sl, #1]
 80112ee:	f993 900f 	ldrsb.w	r9, [r3, #15]
 80112f2:	fb09 0008 	mla	r0, r9, r8, r0
            sum1 += cols_8b[3]*ksrc[15];
 80112f6:	f99a 8003 	ldrsb.w	r8, [sl, #3]
 80112fa:	fb08 cc09 	mla	ip, r8, r9, ip
            sum0 += cols_8b[2]*ksrc[16];
 80112fe:	f993 9010 	ldrsb.w	r9, [r3, #16]
 8011302:	fb09 000b 	mla	r0, r9, fp, r0
            sum1 += cols_8b[4]*ksrc[16];
 8011306:	f99a b004 	ldrsb.w	fp, [sl, #4]
 801130a:	fb0b cc09 	mla	ip, fp, r9, ip
            sum0 += cols_8b[3]*ksrc[17];
 801130e:	f993 9011 	ldrsb.w	r9, [r3, #17]
 8011312:	fb09 0008 	mla	r0, r9, r8, r0
            sum1 += cols_8b[5]*ksrc[17];
 8011316:	f99a 8005 	ldrsb.w	r8, [sl, #5]
 801131a:	fb08 cc09 	mla	ip, r8, r9, ip
            sum0 += cols_8b[4]*ksrc[18];
 801131e:	f993 9012 	ldrsb.w	r9, [r3, #18]
 8011322:	fb09 000b 	mla	r0, r9, fp, r0
            sum1 += cols_8b[6]*ksrc[18];
 8011326:	f99a b006 	ldrsb.w	fp, [sl, #6]
 801132a:	fb0b cc09 	mla	ip, fp, r9, ip
            sum0 += cols_8b[5]*ksrc[19];
 801132e:	f993 9013 	ldrsb.w	r9, [r3, #19]
 8011332:	fb09 0008 	mla	r0, r9, r8, r0
            sum1 += cols_8b[7]*ksrc[19];
 8011336:	f99a 8007 	ldrsb.w	r8, [sl, #7]
 801133a:	fb08 cc09 	mla	ip, r8, r9, ip
            sum0 += cols_8b[6]*ksrc[20];
 801133e:	f993 8014 	ldrsb.w	r8, [r3, #20]
 8011342:	fb08 000b 	mla	r0, r8, fp, r0
            sum1 += cols_8b[8]*ksrc[20];
 8011346:	f99a 9008 	ldrsb.w	r9, [sl, #8]
 801134a:	fb09 cc08 	mla	ip, r9, r8, ip
            cols_8b += column_x + 6;
 801134e:	eb0a 0907 	add.w	r9, sl, r7
            sum0 += cols_8b[0]*ksrc[21];
 8011352:	f91a a007 	ldrsb.w	sl, [sl, r7]
 8011356:	f993 8015 	ldrsb.w	r8, [r3, #21]
 801135a:	fb08 000a 	mla	r0, r8, sl, r0
            sum1 += cols_8b[2]*ksrc[21];
 801135e:	f999 b002 	ldrsb.w	fp, [r9, #2]
 8011362:	fb0b cc08 	mla	ip, fp, r8, ip
            sum0 += cols_8b[1]*ksrc[22];
 8011366:	f999 8001 	ldrsb.w	r8, [r9, #1]
 801136a:	f993 a016 	ldrsb.w	sl, [r3, #22]
 801136e:	fb0a 0008 	mla	r0, sl, r8, r0
            sum1 += cols_8b[3]*ksrc[22];
 8011372:	f999 8003 	ldrsb.w	r8, [r9, #3]
 8011376:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[2]*ksrc[23];
 801137a:	f993 a017 	ldrsb.w	sl, [r3, #23]
 801137e:	fb0a 000b 	mla	r0, sl, fp, r0
            sum1 += cols_8b[4]*ksrc[23];
 8011382:	f999 b004 	ldrsb.w	fp, [r9, #4]
 8011386:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[3]*ksrc[24];
 801138a:	f993 a018 	ldrsb.w	sl, [r3, #24]
 801138e:	fb0a 0008 	mla	r0, sl, r8, r0
            sum1 += cols_8b[5]*ksrc[24];
 8011392:	f999 8005 	ldrsb.w	r8, [r9, #5]
 8011396:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[4]*ksrc[25];
 801139a:	f993 a019 	ldrsb.w	sl, [r3, #25]
 801139e:	fb0a 000b 	mla	r0, sl, fp, r0
            sum1 += cols_8b[6]*ksrc[25];
 80113a2:	f999 b006 	ldrsb.w	fp, [r9, #6]
 80113a6:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[5]*ksrc[26];
 80113aa:	f993 a01a 	ldrsb.w	sl, [r3, #26]
 80113ae:	fb0a 0008 	mla	r0, sl, r8, r0
            sum1 += cols_8b[7]*ksrc[26];
 80113b2:	f999 8007 	ldrsb.w	r8, [r9, #7]
 80113b6:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[6]*ksrc[27];
 80113ba:	f993 801b 	ldrsb.w	r8, [r3, #27]
 80113be:	fb08 000b 	mla	r0, r8, fp, r0
            sum1 += cols_8b[8]*ksrc[27];
 80113c2:	f999 a008 	ldrsb.w	sl, [r9, #8]
 80113c6:	fb0a cc08 	mla	ip, sl, r8, ip
            cols_8b += column_x + 6;
 80113ca:	eb09 0807 	add.w	r8, r9, r7
            sum0 += cols_8b[0]*ksrc[28];
 80113ce:	f919 a007 	ldrsb.w	sl, [r9, r7]
 80113d2:	f993 901c 	ldrsb.w	r9, [r3, #28]
 80113d6:	fb09 000a 	mla	r0, r9, sl, r0
            sum1 += cols_8b[2]*ksrc[28];
 80113da:	f998 b002 	ldrsb.w	fp, [r8, #2]
 80113de:	fb0b cc09 	mla	ip, fp, r9, ip
            sum0 += cols_8b[1]*ksrc[29];
 80113e2:	f998 9001 	ldrsb.w	r9, [r8, #1]
 80113e6:	f993 a01d 	ldrsb.w	sl, [r3, #29]
 80113ea:	fb0a 0009 	mla	r0, sl, r9, r0
            sum1 += cols_8b[3]*ksrc[29];
 80113ee:	f998 9003 	ldrsb.w	r9, [r8, #3]
 80113f2:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[2]*ksrc[30];
 80113f6:	f993 a01e 	ldrsb.w	sl, [r3, #30]
 80113fa:	fb0a 000b 	mla	r0, sl, fp, r0
            sum1 += cols_8b[4]*ksrc[30];
 80113fe:	f998 b004 	ldrsb.w	fp, [r8, #4]
 8011402:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[3]*ksrc[31];
 8011406:	f993 a01f 	ldrsb.w	sl, [r3, #31]
 801140a:	fb0a 0009 	mla	r0, sl, r9, r0
            sum1 += cols_8b[5]*ksrc[31];
 801140e:	f998 9005 	ldrsb.w	r9, [r8, #5]
 8011412:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[4]*ksrc[32];
 8011416:	f993 a020 	ldrsb.w	sl, [r3, #32]
 801141a:	fb0a 000b 	mla	r0, sl, fp, r0
            sum1 += cols_8b[6]*ksrc[32];
 801141e:	f998 b006 	ldrsb.w	fp, [r8, #6]
 8011422:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[5]*ksrc[33];
 8011426:	f993 a021 	ldrsb.w	sl, [r3, #33]	@ 0x21
 801142a:	fb0a 0009 	mla	r0, sl, r9, r0
            sum1 += cols_8b[7]*ksrc[33];
 801142e:	f998 9007 	ldrsb.w	r9, [r8, #7]
 8011432:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[6]*ksrc[34];
 8011436:	f993 9022 	ldrsb.w	r9, [r3, #34]	@ 0x22
 801143a:	fb09 000b 	mla	r0, r9, fp, r0
            sum1 += cols_8b[8]*ksrc[34];
 801143e:	f998 a008 	ldrsb.w	sl, [r8, #8]
 8011442:	fb0a cc09 	mla	ip, sl, r9, ip
            cols_8b += column_x + 6;
 8011446:	eb08 0907 	add.w	r9, r8, r7
            sum0 += cols_8b[0]*ksrc[35];
 801144a:	f918 a007 	ldrsb.w	sl, [r8, r7]
 801144e:	f993 8023 	ldrsb.w	r8, [r3, #35]	@ 0x23
 8011452:	fb08 000a 	mla	r0, r8, sl, r0
            sum1 += cols_8b[2]*ksrc[35];
 8011456:	f999 b002 	ldrsb.w	fp, [r9, #2]
 801145a:	fb0b cc08 	mla	ip, fp, r8, ip
            sum0 += cols_8b[1]*ksrc[36];
 801145e:	f999 8001 	ldrsb.w	r8, [r9, #1]
 8011462:	f993 a024 	ldrsb.w	sl, [r3, #36]	@ 0x24
 8011466:	fb0a 0008 	mla	r0, sl, r8, r0
            sum1 += cols_8b[3]*ksrc[36];
 801146a:	f999 8003 	ldrsb.w	r8, [r9, #3]
 801146e:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[2]*ksrc[37];
 8011472:	f993 a025 	ldrsb.w	sl, [r3, #37]	@ 0x25
 8011476:	fb0a 000b 	mla	r0, sl, fp, r0
            sum1 += cols_8b[4]*ksrc[37];
 801147a:	f999 b004 	ldrsb.w	fp, [r9, #4]
 801147e:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[3]*ksrc[38];
 8011482:	f993 a026 	ldrsb.w	sl, [r3, #38]	@ 0x26
 8011486:	fb0a 0008 	mla	r0, sl, r8, r0
            sum1 += cols_8b[5]*ksrc[38];
 801148a:	f999 8005 	ldrsb.w	r8, [r9, #5]
 801148e:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[4]*ksrc[39];
 8011492:	f993 a027 	ldrsb.w	sl, [r3, #39]	@ 0x27
 8011496:	fb0a 000b 	mla	r0, sl, fp, r0
            sum1 += cols_8b[6]*ksrc[39];
 801149a:	f999 b006 	ldrsb.w	fp, [r9, #6]
 801149e:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[5]*ksrc[40];
 80114a2:	f993 a028 	ldrsb.w	sl, [r3, #40]	@ 0x28
 80114a6:	fb0a 0008 	mla	r0, sl, r8, r0
            sum1 += cols_8b[7]*ksrc[40];
 80114aa:	f999 8007 	ldrsb.w	r8, [r9, #7]
 80114ae:	fb08 c80a 	mla	r8, r8, sl, ip
            sum0 += cols_8b[6]*ksrc[41];
 80114b2:	f993 c029 	ldrsb.w	ip, [r3, #41]	@ 0x29
 80114b6:	fb0c 000b 	mla	r0, ip, fp, r0
            sum1 += cols_8b[8]*ksrc[41];
 80114ba:	f999 a008 	ldrsb.w	sl, [r9, #8]
 80114be:	fb0a 880c 	mla	r8, sl, ip, r8
            cols_8b += column_x + 6;
 80114c2:	eb09 0c07 	add.w	ip, r9, r7
            sum0 += cols_8b[0]*ksrc[42];
 80114c6:	f919 7007 	ldrsb.w	r7, [r9, r7]
 80114ca:	f993 a02a 	ldrsb.w	sl, [r3, #42]	@ 0x2a
 80114ce:	fb0a 0707 	mla	r7, sl, r7, r0
            sum1 += cols_8b[2]*ksrc[42];
 80114d2:	f99c 9002 	ldrsb.w	r9, [ip, #2]
 80114d6:	fb09 800a 	mla	r0, r9, sl, r8
            sum0 += cols_8b[1]*ksrc[43];
 80114da:	f99c 8001 	ldrsb.w	r8, [ip, #1]
 80114de:	f993 a02b 	ldrsb.w	sl, [r3, #43]	@ 0x2b
 80114e2:	fb0a 7708 	mla	r7, sl, r8, r7
            sum1 += cols_8b[3]*ksrc[43];
 80114e6:	f99c 8003 	ldrsb.w	r8, [ip, #3]
 80114ea:	fb08 000a 	mla	r0, r8, sl, r0
            sum0 += cols_8b[2]*ksrc[44];
 80114ee:	f993 a02c 	ldrsb.w	sl, [r3, #44]	@ 0x2c
 80114f2:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[4]*ksrc[44];
 80114f6:	f99c 9004 	ldrsb.w	r9, [ip, #4]
 80114fa:	fb09 000a 	mla	r0, r9, sl, r0
            sum0 += cols_8b[3]*ksrc[45];
 80114fe:	f993 a02d 	ldrsb.w	sl, [r3, #45]	@ 0x2d
 8011502:	fb0a 7708 	mla	r7, sl, r8, r7
            sum1 += cols_8b[5]*ksrc[45];
 8011506:	f99c 8005 	ldrsb.w	r8, [ip, #5]
 801150a:	fb08 000a 	mla	r0, r8, sl, r0
            sum0 += cols_8b[4]*ksrc[46];
 801150e:	f993 a02e 	ldrsb.w	sl, [r3, #46]	@ 0x2e
 8011512:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[6]*ksrc[46];
 8011516:	f99c 9006 	ldrsb.w	r9, [ip, #6]
 801151a:	fb09 000a 	mla	r0, r9, sl, r0
            sum0 += cols_8b[5]*ksrc[47];
 801151e:	f993 a02f 	ldrsb.w	sl, [r3, #47]	@ 0x2f
 8011522:	fb0a 7708 	mla	r7, sl, r8, r7
            sum1 += cols_8b[7]*ksrc[47];
 8011526:	f99c 8007 	ldrsb.w	r8, [ip, #7]
 801152a:	fb08 000a 	mla	r0, r8, sl, r0
            sum0 += cols_8b[6]*ksrc[48];
 801152e:	f993 8030 	ldrsb.w	r8, [r3, #48]	@ 0x30
 8011532:	fb08 7709 	mla	r7, r8, r9, r7
            sum1 += cols_8b[8]*ksrc[48];
 8011536:	f99c c008 	ldrsb.w	ip, [ip, #8]
 801153a:	fb0c 0008 	mla	r0, ip, r8, r0

            /* requantize */
            sum0 = (float) sum0 * *scales;
 801153e:	ee07 7a90 	vmov	s15, r7
 8011542:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011546:	ed94 7a00 	vldr	s14, [r4]
 801154a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801154e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011552:	ee17 7a90 	vmov	r7, s15
            sum0 += output_offset;
 8011556:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8011558:	442f      	add	r7, r5
            sum0 = TN_MAX(sum0, activation_min);
 801155a:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 801155c:	42af      	cmp	r7, r5
 801155e:	bfb8      	it	lt
 8011560:	462f      	movlt	r7, r5
            sum0 = TN_MIN(sum0, activation_max);
 8011562:	9d13      	ldr	r5, [sp, #76]	@ 0x4c
 8011564:	42af      	cmp	r7, r5
 8011566:	bfa8      	it	ge
 8011568:	462f      	movge	r7, r5
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 801156a:	9d00      	ldr	r5, [sp, #0]
 801156c:	fb05 fc01 	mul.w	ip, r5, r1
 8011570:	ea4f 0846 	mov.w	r8, r6, lsl #1
 8011574:	eb0c 0946 	add.w	r9, ip, r6, lsl #1
 8011578:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 801157a:	fb05 f909 	mul.w	r9, r5, r9
 801157e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8011580:	f805 7009 	strb.w	r7, [r5, r9]

            sum1 = (float) sum1 * *scales;
 8011584:	ee07 0a90 	vmov	s15, r0
 8011588:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801158c:	ed94 7a00 	vldr	s14, [r4]
 8011590:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011594:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011598:	ee17 0a90 	vmov	r0, s15
            sum1 += output_offset;
 801159c:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801159e:	4428      	add	r0, r5
            sum1 = TN_MAX(sum1, activation_min);
 80115a0:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 80115a2:	42a8      	cmp	r0, r5
 80115a4:	bfb8      	it	lt
 80115a6:	4628      	movlt	r0, r5
            sum1 = TN_MIN(sum1, activation_max);
 80115a8:	9d13      	ldr	r5, [sp, #76]	@ 0x4c
 80115aa:	42a8      	cmp	r0, r5
 80115ac:	bfa8      	it	ge
 80115ae:	4628      	movge	r0, r5
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 80115b0:	f108 0801 	add.w	r8, r8, #1
 80115b4:	44c4      	add	ip, r8
 80115b6:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 80115b8:	fb05 fc0c 	mul.w	ip, r5, ip
 80115bc:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80115be:	f805 000c 	strb.w	r0, [r5, ip]

            cols_8b_iterptr += STRIDE * 2;
 80115c2:	3204      	adds	r2, #4
        for (j = 0; j < output_x / 2; j++) {
 80115c4:	3601      	adds	r6, #1
 80115c6:	ebb6 0f51 	cmp.w	r6, r1, lsr #1
 80115ca:	f6ff ae01 	blt.w	80111d0 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x22>
        }
        if (output_x & 1) {
 80115ce:	9d01      	ldr	r5, [sp, #4]
 80115d0:	f011 0f01 	tst.w	r1, #1
 80115d4:	f000 8155 	beq.w	8011882 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x6d4>
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
 80115d8:	f8de 0000 	ldr.w	r0, [lr]
 80115dc:	682e      	ldr	r6, [r5, #0]
 80115de:	4430      	add	r0, r6
            sum += cols_8b[0]*ksrc[0];
 80115e0:	f992 6000 	ldrsb.w	r6, [r2]
 80115e4:	f993 7000 	ldrsb.w	r7, [r3]
 80115e8:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[1]*ksrc[1];
 80115ec:	f992 6001 	ldrsb.w	r6, [r2, #1]
 80115f0:	f993 7001 	ldrsb.w	r7, [r3, #1]
 80115f4:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[2]*ksrc[2];
 80115f8:	f992 6002 	ldrsb.w	r6, [r2, #2]
 80115fc:	f993 7002 	ldrsb.w	r7, [r3, #2]
 8011600:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[3]*ksrc[3];
 8011604:	f992 6003 	ldrsb.w	r6, [r2, #3]
 8011608:	f993 7003 	ldrsb.w	r7, [r3, #3]
 801160c:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[4]*ksrc[4];
 8011610:	f992 6004 	ldrsb.w	r6, [r2, #4]
 8011614:	f993 7004 	ldrsb.w	r7, [r3, #4]
 8011618:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[5]*ksrc[5];
 801161c:	f992 6005 	ldrsb.w	r6, [r2, #5]
 8011620:	f993 7005 	ldrsb.w	r7, [r3, #5]
 8011624:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[6]*ksrc[6];
 8011628:	f992 6006 	ldrsb.w	r6, [r2, #6]
 801162c:	f993 7006 	ldrsb.w	r7, [r3, #6]
 8011630:	fb07 0006 	mla	r0, r7, r6, r0
            cols_8b += column_x + 6;
 8011634:	9e02      	ldr	r6, [sp, #8]
 8011636:	3606      	adds	r6, #6
 8011638:	1997      	adds	r7, r2, r6
            sum += cols_8b[0]*ksrc[7];
 801163a:	f912 c006 	ldrsb.w	ip, [r2, r6]
 801163e:	f993 8007 	ldrsb.w	r8, [r3, #7]
 8011642:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[1]*ksrc[8];
 8011646:	f997 c001 	ldrsb.w	ip, [r7, #1]
 801164a:	f993 8008 	ldrsb.w	r8, [r3, #8]
 801164e:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[2]*ksrc[9];
 8011652:	f997 c002 	ldrsb.w	ip, [r7, #2]
 8011656:	f993 8009 	ldrsb.w	r8, [r3, #9]
 801165a:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[3]*ksrc[10];
 801165e:	f997 c003 	ldrsb.w	ip, [r7, #3]
 8011662:	f993 800a 	ldrsb.w	r8, [r3, #10]
 8011666:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[4]*ksrc[11];
 801166a:	f997 c004 	ldrsb.w	ip, [r7, #4]
 801166e:	f993 800b 	ldrsb.w	r8, [r3, #11]
 8011672:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[5]*ksrc[12];
 8011676:	f997 c005 	ldrsb.w	ip, [r7, #5]
 801167a:	f993 800c 	ldrsb.w	r8, [r3, #12]
 801167e:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[6]*ksrc[13];
 8011682:	f997 c006 	ldrsb.w	ip, [r7, #6]
 8011686:	f993 800d 	ldrsb.w	r8, [r3, #13]
 801168a:	fb08 000c 	mla	r0, r8, ip, r0
            cols_8b += column_x + 6;
 801168e:	eb07 0c06 	add.w	ip, r7, r6
            sum += cols_8b[0]*ksrc[14];
 8011692:	57bf      	ldrsb	r7, [r7, r6]
 8011694:	f993 800e 	ldrsb.w	r8, [r3, #14]
 8011698:	fb08 0007 	mla	r0, r8, r7, r0
            sum += cols_8b[1]*ksrc[15];
 801169c:	f99c 7001 	ldrsb.w	r7, [ip, #1]
 80116a0:	f993 800f 	ldrsb.w	r8, [r3, #15]
 80116a4:	fb08 0007 	mla	r0, r8, r7, r0
            sum += cols_8b[2]*ksrc[16];
 80116a8:	f99c 7002 	ldrsb.w	r7, [ip, #2]
 80116ac:	f993 8010 	ldrsb.w	r8, [r3, #16]
 80116b0:	fb08 0007 	mla	r0, r8, r7, r0
            sum += cols_8b[3]*ksrc[17];
 80116b4:	f99c 7003 	ldrsb.w	r7, [ip, #3]
 80116b8:	f993 8011 	ldrsb.w	r8, [r3, #17]
 80116bc:	fb08 0007 	mla	r0, r8, r7, r0
            sum += cols_8b[4]*ksrc[18];
 80116c0:	f99c 7004 	ldrsb.w	r7, [ip, #4]
 80116c4:	f993 8012 	ldrsb.w	r8, [r3, #18]
 80116c8:	fb08 0007 	mla	r0, r8, r7, r0
            sum += cols_8b[5]*ksrc[19];
 80116cc:	f99c 7005 	ldrsb.w	r7, [ip, #5]
 80116d0:	f993 8013 	ldrsb.w	r8, [r3, #19]
 80116d4:	fb08 0007 	mla	r0, r8, r7, r0
            sum += cols_8b[6]*ksrc[20];
 80116d8:	f99c 7006 	ldrsb.w	r7, [ip, #6]
 80116dc:	f993 8014 	ldrsb.w	r8, [r3, #20]
 80116e0:	fb08 0007 	mla	r0, r8, r7, r0
            cols_8b += column_x + 6;
 80116e4:	eb0c 0706 	add.w	r7, ip, r6
            sum += cols_8b[0]*ksrc[21];
 80116e8:	f91c c006 	ldrsb.w	ip, [ip, r6]
 80116ec:	f993 8015 	ldrsb.w	r8, [r3, #21]
 80116f0:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[1]*ksrc[22];
 80116f4:	f997 c001 	ldrsb.w	ip, [r7, #1]
 80116f8:	f993 8016 	ldrsb.w	r8, [r3, #22]
 80116fc:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[2]*ksrc[23];
 8011700:	f997 c002 	ldrsb.w	ip, [r7, #2]
 8011704:	f993 8017 	ldrsb.w	r8, [r3, #23]
 8011708:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[3]*ksrc[24];
 801170c:	f997 c003 	ldrsb.w	ip, [r7, #3]
 8011710:	f993 8018 	ldrsb.w	r8, [r3, #24]
 8011714:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[4]*ksrc[25];
 8011718:	f997 c004 	ldrsb.w	ip, [r7, #4]
 801171c:	f993 8019 	ldrsb.w	r8, [r3, #25]
 8011720:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[5]*ksrc[26];
 8011724:	f997 c005 	ldrsb.w	ip, [r7, #5]
 8011728:	f993 801a 	ldrsb.w	r8, [r3, #26]
 801172c:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[6]*ksrc[27];
 8011730:	f997 c006 	ldrsb.w	ip, [r7, #6]
 8011734:	f993 801b 	ldrsb.w	r8, [r3, #27]
 8011738:	fb08 000c 	mla	r0, r8, ip, r0
            cols_8b += column_x + 6;
 801173c:	eb07 0806 	add.w	r8, r7, r6
            sum += cols_8b[0]*ksrc[28];
 8011740:	f917 c006 	ldrsb.w	ip, [r7, r6]
 8011744:	f993 701c 	ldrsb.w	r7, [r3, #28]
 8011748:	fb07 0c0c 	mla	ip, r7, ip, r0
            sum += cols_8b[1]*ksrc[29];
 801174c:	f998 0001 	ldrsb.w	r0, [r8, #1]
 8011750:	f993 701d 	ldrsb.w	r7, [r3, #29]
 8011754:	fb07 cc00 	mla	ip, r7, r0, ip
            sum += cols_8b[2]*ksrc[30];
 8011758:	f998 0002 	ldrsb.w	r0, [r8, #2]
 801175c:	f993 701e 	ldrsb.w	r7, [r3, #30]
 8011760:	fb07 cc00 	mla	ip, r7, r0, ip
            sum += cols_8b[3]*ksrc[31];
 8011764:	f998 0003 	ldrsb.w	r0, [r8, #3]
 8011768:	f993 701f 	ldrsb.w	r7, [r3, #31]
 801176c:	fb07 cc00 	mla	ip, r7, r0, ip
            sum += cols_8b[4]*ksrc[32];
 8011770:	f998 0004 	ldrsb.w	r0, [r8, #4]
 8011774:	f993 7020 	ldrsb.w	r7, [r3, #32]
 8011778:	fb07 cc00 	mla	ip, r7, r0, ip
            sum += cols_8b[5]*ksrc[33];
 801177c:	f998 0005 	ldrsb.w	r0, [r8, #5]
 8011780:	f993 7021 	ldrsb.w	r7, [r3, #33]	@ 0x21
 8011784:	fb07 cc00 	mla	ip, r7, r0, ip
            sum += cols_8b[6]*ksrc[34];
 8011788:	f998 0006 	ldrsb.w	r0, [r8, #6]
 801178c:	f993 7022 	ldrsb.w	r7, [r3, #34]	@ 0x22
 8011790:	fb07 cc00 	mla	ip, r7, r0, ip
            cols_8b += column_x + 6;
 8011794:	eb08 0706 	add.w	r7, r8, r6
            sum += cols_8b[0]*ksrc[35];
 8011798:	f918 0006 	ldrsb.w	r0, [r8, r6]
 801179c:	f993 8023 	ldrsb.w	r8, [r3, #35]	@ 0x23
 80117a0:	fb08 c000 	mla	r0, r8, r0, ip
            sum += cols_8b[1]*ksrc[36];
 80117a4:	f997 c001 	ldrsb.w	ip, [r7, #1]
 80117a8:	f993 8024 	ldrsb.w	r8, [r3, #36]	@ 0x24
 80117ac:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[2]*ksrc[37];
 80117b0:	f997 c002 	ldrsb.w	ip, [r7, #2]
 80117b4:	f993 8025 	ldrsb.w	r8, [r3, #37]	@ 0x25
 80117b8:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[3]*ksrc[38];
 80117bc:	f997 c003 	ldrsb.w	ip, [r7, #3]
 80117c0:	f993 8026 	ldrsb.w	r8, [r3, #38]	@ 0x26
 80117c4:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[4]*ksrc[39];
 80117c8:	f997 c004 	ldrsb.w	ip, [r7, #4]
 80117cc:	f993 8027 	ldrsb.w	r8, [r3, #39]	@ 0x27
 80117d0:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[5]*ksrc[40];
 80117d4:	f997 c005 	ldrsb.w	ip, [r7, #5]
 80117d8:	f993 8028 	ldrsb.w	r8, [r3, #40]	@ 0x28
 80117dc:	fb08 000c 	mla	r0, r8, ip, r0
            sum += cols_8b[6]*ksrc[41];
 80117e0:	f997 c006 	ldrsb.w	ip, [r7, #6]
 80117e4:	f993 8029 	ldrsb.w	r8, [r3, #41]	@ 0x29
 80117e8:	fb08 080c 	mla	r8, r8, ip, r0
            cols_8b += column_x + 6;
 80117ec:	eb07 0c06 	add.w	ip, r7, r6
            sum += cols_8b[0]*ksrc[42];
 80117f0:	57b8      	ldrsb	r0, [r7, r6]
 80117f2:	f993 602a 	ldrsb.w	r6, [r3, #42]	@ 0x2a
 80117f6:	fb06 8000 	mla	r0, r6, r0, r8
            sum += cols_8b[1]*ksrc[43];
 80117fa:	f99c 6001 	ldrsb.w	r6, [ip, #1]
 80117fe:	f993 702b 	ldrsb.w	r7, [r3, #43]	@ 0x2b
 8011802:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[2]*ksrc[44];
 8011806:	f99c 6002 	ldrsb.w	r6, [ip, #2]
 801180a:	f993 702c 	ldrsb.w	r7, [r3, #44]	@ 0x2c
 801180e:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[3]*ksrc[45];
 8011812:	f99c 6003 	ldrsb.w	r6, [ip, #3]
 8011816:	f993 702d 	ldrsb.w	r7, [r3, #45]	@ 0x2d
 801181a:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[4]*ksrc[46];
 801181e:	f99c 6004 	ldrsb.w	r6, [ip, #4]
 8011822:	f993 702e 	ldrsb.w	r7, [r3, #46]	@ 0x2e
 8011826:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[5]*ksrc[47];
 801182a:	f99c 6005 	ldrsb.w	r6, [ip, #5]
 801182e:	f993 702f 	ldrsb.w	r7, [r3, #47]	@ 0x2f
 8011832:	fb07 0006 	mla	r0, r7, r6, r0
            sum += cols_8b[6]*ksrc[48];
 8011836:	f99c 6006 	ldrsb.w	r6, [ip, #6]
 801183a:	f993 7030 	ldrsb.w	r7, [r3, #48]	@ 0x30
 801183e:	fb07 0006 	mla	r0, r7, r6, r0

            sum = (float) sum * *scales;
 8011842:	ee07 0a90 	vmov	s15, r0
 8011846:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801184a:	ed94 7a00 	vldr	s14, [r4]
 801184e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011852:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011856:	ee17 0a90 	vmov	r0, s15
            sum += output_offset;
 801185a:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801185c:	4430      	add	r0, r6
            sum = TN_MAX(sum, activation_min);
 801185e:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 8011860:	42b0      	cmp	r0, r6
 8011862:	bfb8      	it	lt
 8011864:	4630      	movlt	r0, r6
            sum = TN_MIN(sum, activation_max);
 8011866:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011868:	42b0      	cmp	r0, r6
 801186a:	bfa8      	it	ge
 801186c:	4630      	movge	r0, r6
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 801186e:	9e00      	ldr	r6, [sp, #0]
 8011870:	fb06 1601 	mla	r6, r6, r1, r1
 8011874:	3e01      	subs	r6, #1
 8011876:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 8011878:	fb07 f606 	mul.w	r6, r7, r6
 801187c:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 801187e:	55b8      	strb	r0, [r7, r6]

            cols_8b_iterptr += STRIDE;
 8011880:	3202      	adds	r2, #2
        }
        cols_8b_iterptr += 3 * 2 - (column_x & 1);
 8011882:	9e02      	ldr	r6, [sp, #8]
 8011884:	f006 0001 	and.w	r0, r6, #1
 8011888:	f1c0 0006 	rsb	r0, r0, #6
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 801188c:	3606      	adds	r6, #6
 801188e:	4430      	add	r0, r6
 8011890:	4402      	add	r2, r0
    for (i = 0; i < output_y; i++) {
 8011892:	9800      	ldr	r0, [sp, #0]
 8011894:	3001      	adds	r0, #1
 8011896:	9000      	str	r0, [sp, #0]
 8011898:	9803      	ldr	r0, [sp, #12]
 801189a:	9e00      	ldr	r6, [sp, #0]
 801189c:	42b0      	cmp	r0, r6
 801189e:	dd02      	ble.n	80118a6 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x6f8>
        for (j = 0; j < output_x / 2; j++) {
 80118a0:	2600      	movs	r6, #0
 80118a2:	9501      	str	r5, [sp, #4]
 80118a4:	e68f      	b.n	80115c6 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq+0x418>
    }
}
 80118a6:	b005      	add	sp, #20
 80118a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080118ac <depthwise_kernel7x7_stride2_inplace_CHW_fpreq>:
{
 80118ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118b0:	b08f      	sub	sp, #60	@ 0x3c
 80118b2:	4680      	mov	r8, r0
 80118b4:	460c      	mov	r4, r1
 80118b6:	4616      	mov	r6, r2
 80118b8:	461d      	mov	r5, r3
 80118ba:	f8dd a060 	ldr.w	sl, [sp, #96]	@ 0x60
 80118be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80118c0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80118c2:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 80118c6:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 80118ca:	910c      	str	r1, [sp, #48]	@ 0x30
 80118cc:	f8bd 1088 	ldrh.w	r1, [sp, #136]	@ 0x88
 80118d0:	910d      	str	r1, [sp, #52]	@ 0x34
 80118d2:	f8dd b090 	ldr.w	fp, [sp, #144]	@ 0x90
 80118d6:	f99d 0094 	ldrsb.w	r0, [sp, #148]	@ 0x94
    q7_t* cols_8b = (q7_t* )cols_8b_start;
 80118da:	4659      	mov	r1, fp
    for(i = 0; i < input_x + 6; i++){
 80118dc:	2700      	movs	r7, #0
 80118de:	e005      	b.n	80118ec <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x40>
        *cols_8b++ = PAD8;
 80118e0:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;
 80118e2:	7048      	strb	r0, [r1, #1]
        *cols_8b++ = PAD8;
 80118e4:	7088      	strb	r0, [r1, #2]
    for(i = 0; i < input_x + 6; i++){
 80118e6:	3701      	adds	r7, #1
 80118e8:	b2bf      	uxth	r7, r7
        *cols_8b++ = PAD8;
 80118ea:	3103      	adds	r1, #3
    for(i = 0; i < input_x + 6; i++){
 80118ec:	f104 0905 	add.w	r9, r4, #5
 80118f0:	45b9      	cmp	r9, r7
 80118f2:	daf5      	bge.n	80118e0 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x34>
    for(i = 0; i < input_y; i++){
 80118f4:	2700      	movs	r7, #0
 80118f6:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 80118fa:	e010      	b.n	801191e <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x72>
        *cols_8b++ = PAD8;//left
 80118fc:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;//left
 80118fe:	7048      	strb	r0, [r1, #1]
        *cols_8b++ = PAD8;//left
 8011900:	7088      	strb	r0, [r1, #2]
        cols_8b += input_x; //skip middle
 8011902:	f104 0903 	add.w	r9, r4, #3
 8011906:	eb01 0c09 	add.w	ip, r1, r9
        *cols_8b++ = PAD8;//right
 801190a:	f801 0009 	strb.w	r0, [r1, r9]
        *cols_8b++ = PAD8;//right
 801190e:	f88c 0001 	strb.w	r0, [ip, #1]
        *cols_8b++ = PAD8;//right
 8011912:	f10c 0103 	add.w	r1, ip, #3
 8011916:	f88c 0002 	strb.w	r0, [ip, #2]
    for(i = 0; i < input_y; i++){
 801191a:	3701      	adds	r7, #1
 801191c:	b2bf      	uxth	r7, r7
 801191e:	42b7      	cmp	r7, r6
 8011920:	d3ec      	bcc.n	80118fc <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x50>
    for(i = 0; i < input_x + 6; i++){
 8011922:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8011926:	2700      	movs	r7, #0
 8011928:	e005      	b.n	8011936 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x8a>
        *cols_8b++ = PAD8;
 801192a:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;
 801192c:	7048      	strb	r0, [r1, #1]
        *cols_8b++ = PAD8;
 801192e:	7088      	strb	r0, [r1, #2]
    for(i = 0; i < input_x + 6; i++){
 8011930:	3701      	adds	r7, #1
 8011932:	b2bf      	uxth	r7, r7
        *cols_8b++ = PAD8;
 8011934:	3103      	adds	r1, #3
    for(i = 0; i < input_x + 6; i++){
 8011936:	45b9      	cmp	r9, r7
 8011938:	daf7      	bge.n	801192a <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x7e>
    for (c = 0; c < input_ch; c++){
 801193a:	2700      	movs	r7, #0
 801193c:	4670      	mov	r0, lr
 801193e:	e035      	b.n	80119ac <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x100>
                *cols_8b++ = *src;// + input_offset;
 8011940:	f99c e000 	ldrsb.w	lr, [ip]
 8011944:	f801 eb01 	strb.w	lr, [r1], #1
                src += input_ch;
 8011948:	44ac      	add	ip, r5
            for(j = 0; j < input_x; j++){
 801194a:	3701      	adds	r7, #1
 801194c:	b2bf      	uxth	r7, r7
 801194e:	42a7      	cmp	r7, r4
 8011950:	d3f6      	bcc.n	8011940 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x94>
            cols_8b += 3;//skip end
 8011952:	3103      	adds	r1, #3
        for(i = 0; i < input_y; i++){
 8011954:	f109 0901 	add.w	r9, r9, #1
 8011958:	fa1f f989 	uxth.w	r9, r9
 801195c:	45b1      	cmp	r9, r6
 801195e:	d202      	bcs.n	8011966 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0xba>
            cols_8b += 3;//skip front
 8011960:	3103      	adds	r1, #3
            for(j = 0; j < input_x; j++){
 8011962:	2700      	movs	r7, #0
 8011964:	e7f3      	b.n	801194e <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0xa2>
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 8011966:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8011968:	1d11      	adds	r1, r2, #4
 801196a:	910a      	str	r1, [sp, #40]	@ 0x28
 801196c:	f103 0904 	add.w	r9, r3, #4
 8011970:	1d01      	adds	r1, r0, #4
 8011972:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011974:	9508      	str	r5, [sp, #32]
 8011976:	9407      	str	r4, [sp, #28]
 8011978:	f8cd b018 	str.w	fp, [sp, #24]
 801197c:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 801197e:	9105      	str	r1, [sp, #20]
 8011980:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8011982:	9104      	str	r1, [sp, #16]
 8011984:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8011986:	9103      	str	r1, [sp, #12]
 8011988:	f8cd 8008 	str.w	r8, [sp, #8]
 801198c:	9001      	str	r0, [sp, #4]
 801198e:	f8cd a000 	str.w	sl, [sp]
 8011992:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011994:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8011996:	f7ff fc0a 	bl	80111ae <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq>
        ksrc += 49;
 801199a:	f10a 0a31 	add.w	sl, sl, #49	@ 0x31
        input++;
 801199e:	f108 0801 	add.w	r8, r8, #1
    for (c = 0; c < input_ch; c++){
 80119a2:	3701      	adds	r7, #1
 80119a4:	b2bf      	uxth	r7, r7
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80119a6:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80119a8:	464b      	mov	r3, r9
 80119aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    for (c = 0; c < input_ch; c++){
 80119ac:	42af      	cmp	r7, r5
 80119ae:	d208      	bcs.n	80119c2 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0x116>
        cols_8b = (q7_t*)(cols_8b_start + 3 * (input_x) + 18); //skip 3 rows
 80119b0:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 80119b4:	3112      	adds	r1, #18
 80119b6:	4459      	add	r1, fp
        src = input;
 80119b8:	46c4      	mov	ip, r8
        for(i = 0; i < input_y; i++){
 80119ba:	f04f 0900 	mov.w	r9, #0
 80119be:	970a      	str	r7, [sp, #40]	@ 0x28
 80119c0:	e7cc      	b.n	801195c <depthwise_kernel7x7_stride2_inplace_CHW_fpreq+0xb0>
}
 80119c2:	2000      	movs	r0, #0
 80119c4:	b00f      	add	sp, #60	@ 0x3c
 80119c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080119ca <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask>:
    const uint16_t output_y, const uint16_t output_x,
    const int32_t *bias, const int32_t *biasR, const q7_t *ksrc, const float *scales,
    q7_t *output, q7_t *output_mask, const int mask_idx, const int32_t output_offset,
    const int32_t activation_min, const int32_t activation_max,
    q7_t *cols_8b_iterptr, const uint16_t column_x, int channel_offset)
{
 80119ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119ce:	b087      	sub	sp, #28
 80119d0:	4681      	mov	r9, r0
 80119d2:	468e      	mov	lr, r1
 80119d4:	9203      	str	r2, [sp, #12]
 80119d6:	9304      	str	r3, [sp, #16]
 80119d8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80119da:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80119dc:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80119de:	9c16      	ldr	r4, [sp, #88]	@ 0x58
 80119e0:	9818      	ldr	r0, [sp, #96]	@ 0x60
 80119e2:	f8bd 3064 	ldrh.w	r3, [sp, #100]	@ 0x64
 80119e6:	9302      	str	r3, [sp, #8]
    #define STRIDE 2
    int i, j;
    q7_t mask_value;
    /* MACs for each output */
    for (i = 0; i < output_y; i++) {
 80119e8:	2300      	movs	r3, #0
 80119ea:	9301      	str	r3, [sp, #4]
 80119ec:	f8cd 9014 	str.w	r9, [sp, #20]
 80119f0:	e3da      	b.n	80121a8 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x7de>
            /* requantize */
            sum0 = (float) sum0 * *scales;
            sum0 += output_offset;
            mask_value = 1;
            if (sum0 < activation_min){
                sum0 = activation_min;
 80119f2:	46a4      	mov	ip, r4
                mask_value = 0;
 80119f4:	2300      	movs	r3, #0
 80119f6:	e22b      	b.n	8011e50 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x486>
                sum0 = activation_max;
                mask_value = 0;
            }
            output[(i * output_x + j * 2) * channel_offset] = sum0;
            if (mask_value == 1)
                BIT_SET(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 80119f8:	46c4      	mov	ip, r8
 80119fa:	f1b8 0f00 	cmp.w	r8, #0
 80119fe:	db0d      	blt.n	8011a1c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x52>
 8011a00:	ea4f 0cec 	mov.w	ip, ip, asr #3
 8011a04:	f911 800c 	ldrsb.w	r8, [r1, ip]
 8011a08:	f04f 0a01 	mov.w	sl, #1
 8011a0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011a0e:	fa0a fa03 	lsl.w	sl, sl, r3
 8011a12:	ea48 080a 	orr.w	r8, r8, sl
 8011a16:	f801 800c 	strb.w	r8, [r1, ip]
 8011a1a:	e013      	b.n	8011a44 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x7a>
 8011a1c:	f108 0c07 	add.w	ip, r8, #7
 8011a20:	e7ee      	b.n	8011a00 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x36>
            else
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8011a22:	ea4f 08ec 	mov.w	r8, ip, asr #3
 8011a26:	f911 a008 	ldrsb.w	sl, [r1, r8]
 8011a2a:	f04f 0c01 	mov.w	ip, #1
 8011a2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011a30:	fa0c fc03 	lsl.w	ip, ip, r3
 8011a34:	ea6f 0c0c 	mvn.w	ip, ip
 8011a38:	fa5f fc8c 	uxtb.w	ip, ip
 8011a3c:	ea0a 0a0c 	and.w	sl, sl, ip
 8011a40:	f801 a008 	strb.w	sl, [r1, r8]

            sum1 = (float) sum1 * *scales;
 8011a44:	ee07 ba90 	vmov	s15, fp
 8011a48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011a4c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011a4e:	ed93 7a00 	vldr	s14, [r3]
 8011a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011a56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011a5a:	ee17 3a90 	vmov	r3, s15
            sum1 += output_offset;
 8011a5e:	9d15      	ldr	r5, [sp, #84]	@ 0x54
 8011a60:	442b      	add	r3, r5
            mask_value = 1;
            if (sum1 < activation_min){
 8011a62:	429c      	cmp	r4, r3
 8011a64:	f300 8211 	bgt.w	8011e8a <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x4c0>
            mask_value = 1;
 8011a68:	f04f 0c01 	mov.w	ip, #1
                sum1 = activation_min;
                mask_value = 0;
            }
            if (sum1 > activation_max){
 8011a6c:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8011a6e:	42ab      	cmp	r3, r5
 8011a70:	dd02      	ble.n	8011a78 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0xae>
                sum1 = activation_max;
 8011a72:	462b      	mov	r3, r5
                mask_value = 0;
 8011a74:	f04f 0c00 	mov.w	ip, #0
            }
            output[(i * output_x + (j * 2 + 1)) * channel_offset] = sum1;
 8011a78:	f109 0901 	add.w	r9, r9, #1
 8011a7c:	444f      	add	r7, r9
 8011a7e:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8011a80:	fb05 f707 	mul.w	r7, r5, r7
 8011a84:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8011a86:	55eb      	strb	r3, [r5, r7]
            if (mask_value == 1)
 8011a88:	f1bc 0f00 	cmp.w	ip, #0
 8011a8c:	f040 8201 	bne.w	8011e92 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x4c8>
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 8011a90:	463b      	mov	r3, r7
 8011a92:	2f00      	cmp	r7, #0
 8011a94:	f2c0 820d 	blt.w	8011eb2 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x4e8>
 8011a98:	10df      	asrs	r7, r3, #3
 8011a9a:	f911 c007 	ldrsb.w	ip, [r1, r7]
 8011a9e:	2301      	movs	r3, #1
 8011aa0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8011aa2:	40ab      	lsls	r3, r5
 8011aa4:	43db      	mvns	r3, r3
 8011aa6:	b2db      	uxtb	r3, r3
 8011aa8:	ea0c 0c03 	and.w	ip, ip, r3
 8011aac:	f801 c007 	strb.w	ip, [r1, r7]

            cols_8b_iterptr += STRIDE * 2;
 8011ab0:	3004      	adds	r0, #4
        for (j = 0; j < output_x / 2; j++) {
 8011ab2:	3601      	adds	r6, #1
 8011ab4:	ebb6 0f5e 	cmp.w	r6, lr, lsr #1
 8011ab8:	f280 81fd 	bge.w	8011eb6 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x4ec>
            q31_t sum0 = bias[0] + biasR[0];
 8011abc:	9b03      	ldr	r3, [sp, #12]
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	9f04      	ldr	r7, [sp, #16]
 8011ac2:	683f      	ldr	r7, [r7, #0]
 8011ac4:	443b      	add	r3, r7
            sum0 += cols_8b[0]*ksrc[0];
 8011ac6:	f990 7000 	ldrsb.w	r7, [r0]
 8011aca:	f992 c000 	ldrsb.w	ip, [r2]
 8011ace:	fb0c 3707 	mla	r7, ip, r7, r3
            sum1 += cols_8b[2]*ksrc[0];
 8011ad2:	f990 9002 	ldrsb.w	r9, [r0, #2]
 8011ad6:	fb09 330c 	mla	r3, r9, ip, r3
            sum0 += cols_8b[1]*ksrc[1];
 8011ada:	f990 c001 	ldrsb.w	ip, [r0, #1]
 8011ade:	f992 8001 	ldrsb.w	r8, [r2, #1]
 8011ae2:	fb08 770c 	mla	r7, r8, ip, r7
            sum1 += cols_8b[3]*ksrc[1];
 8011ae6:	f990 c003 	ldrsb.w	ip, [r0, #3]
 8011aea:	fb0c 3308 	mla	r3, ip, r8, r3
            sum0 += cols_8b[2]*ksrc[2];
 8011aee:	f992 8002 	ldrsb.w	r8, [r2, #2]
 8011af2:	fb08 7709 	mla	r7, r8, r9, r7
            sum1 += cols_8b[4]*ksrc[2];
 8011af6:	f990 9004 	ldrsb.w	r9, [r0, #4]
 8011afa:	fb09 3308 	mla	r3, r9, r8, r3
            sum0 += cols_8b[3]*ksrc[3];
 8011afe:	f992 8003 	ldrsb.w	r8, [r2, #3]
 8011b02:	fb08 770c 	mla	r7, r8, ip, r7
            sum1 += cols_8b[5]*ksrc[3];
 8011b06:	f990 c005 	ldrsb.w	ip, [r0, #5]
 8011b0a:	fb0c 3308 	mla	r3, ip, r8, r3
            sum0 += cols_8b[4]*ksrc[4];
 8011b0e:	f992 8004 	ldrsb.w	r8, [r2, #4]
 8011b12:	fb08 7709 	mla	r7, r8, r9, r7
            sum1 += cols_8b[6]*ksrc[4];
 8011b16:	f990 9006 	ldrsb.w	r9, [r0, #6]
 8011b1a:	fb09 3308 	mla	r3, r9, r8, r3
            sum0 += cols_8b[5]*ksrc[5];
 8011b1e:	f992 8005 	ldrsb.w	r8, [r2, #5]
 8011b22:	fb08 770c 	mla	r7, r8, ip, r7
            sum1 += cols_8b[7]*ksrc[5];
 8011b26:	f990 c007 	ldrsb.w	ip, [r0, #7]
 8011b2a:	fb0c 3c08 	mla	ip, ip, r8, r3
            sum0 += cols_8b[6]*ksrc[6];
 8011b2e:	f992 8006 	ldrsb.w	r8, [r2, #6]
 8011b32:	fb08 7309 	mla	r3, r8, r9, r7
            sum1 += cols_8b[8]*ksrc[6];
 8011b36:	f990 7008 	ldrsb.w	r7, [r0, #8]
 8011b3a:	fb07 cc08 	mla	ip, r7, r8, ip
            cols_8b += column_x + 6;
 8011b3e:	9f02      	ldr	r7, [sp, #8]
 8011b40:	3706      	adds	r7, #6
 8011b42:	eb00 0807 	add.w	r8, r0, r7
            sum0 += cols_8b[0]*ksrc[7];
 8011b46:	f910 9007 	ldrsb.w	r9, [r0, r7]
 8011b4a:	f992 a007 	ldrsb.w	sl, [r2, #7]
 8011b4e:	fb0a 3309 	mla	r3, sl, r9, r3
            sum1 += cols_8b[2]*ksrc[7];
 8011b52:	f998 9002 	ldrsb.w	r9, [r8, #2]
 8011b56:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[1]*ksrc[8];
 8011b5a:	f998 b001 	ldrsb.w	fp, [r8, #1]
 8011b5e:	f992 a008 	ldrsb.w	sl, [r2, #8]
 8011b62:	fb0a 330b 	mla	r3, sl, fp, r3
            sum1 += cols_8b[3]*ksrc[8];
 8011b66:	f998 b003 	ldrsb.w	fp, [r8, #3]
 8011b6a:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[2]*ksrc[9];
 8011b6e:	f992 a009 	ldrsb.w	sl, [r2, #9]
 8011b72:	fb0a 3309 	mla	r3, sl, r9, r3
            sum1 += cols_8b[4]*ksrc[9];
 8011b76:	f998 9004 	ldrsb.w	r9, [r8, #4]
 8011b7a:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[3]*ksrc[10];
 8011b7e:	f992 a00a 	ldrsb.w	sl, [r2, #10]
 8011b82:	fb0a 330b 	mla	r3, sl, fp, r3
            sum1 += cols_8b[5]*ksrc[10];
 8011b86:	f998 b005 	ldrsb.w	fp, [r8, #5]
 8011b8a:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[4]*ksrc[11];
 8011b8e:	f992 a00b 	ldrsb.w	sl, [r2, #11]
 8011b92:	fb0a 3309 	mla	r3, sl, r9, r3
            sum1 += cols_8b[6]*ksrc[11];
 8011b96:	f998 9006 	ldrsb.w	r9, [r8, #6]
 8011b9a:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[5]*ksrc[12];
 8011b9e:	f992 a00c 	ldrsb.w	sl, [r2, #12]
 8011ba2:	fb0a 330b 	mla	r3, sl, fp, r3
            sum1 += cols_8b[7]*ksrc[12];
 8011ba6:	f998 b007 	ldrsb.w	fp, [r8, #7]
 8011baa:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[6]*ksrc[13];
 8011bae:	f992 a00d 	ldrsb.w	sl, [r2, #13]
 8011bb2:	fb0a 3309 	mla	r3, sl, r9, r3
            sum1 += cols_8b[8]*ksrc[13];
 8011bb6:	f998 9008 	ldrsb.w	r9, [r8, #8]
 8011bba:	fb09 cc0a 	mla	ip, r9, sl, ip
            cols_8b += column_x + 6;
 8011bbe:	eb08 0a07 	add.w	sl, r8, r7
            sum0 += cols_8b[0]*ksrc[14];
 8011bc2:	f918 9007 	ldrsb.w	r9, [r8, r7]
 8011bc6:	f992 800e 	ldrsb.w	r8, [r2, #14]
 8011bca:	fb08 3309 	mla	r3, r8, r9, r3
            sum1 += cols_8b[2]*ksrc[14];
 8011bce:	f99a b002 	ldrsb.w	fp, [sl, #2]
 8011bd2:	fb0b cc08 	mla	ip, fp, r8, ip
            sum0 += cols_8b[1]*ksrc[15];
 8011bd6:	f99a 8001 	ldrsb.w	r8, [sl, #1]
 8011bda:	f992 900f 	ldrsb.w	r9, [r2, #15]
 8011bde:	fb09 3308 	mla	r3, r9, r8, r3
            sum1 += cols_8b[3]*ksrc[15];
 8011be2:	f99a 8003 	ldrsb.w	r8, [sl, #3]
 8011be6:	fb08 cc09 	mla	ip, r8, r9, ip
            sum0 += cols_8b[2]*ksrc[16];
 8011bea:	f992 9010 	ldrsb.w	r9, [r2, #16]
 8011bee:	fb09 330b 	mla	r3, r9, fp, r3
            sum1 += cols_8b[4]*ksrc[16];
 8011bf2:	f99a b004 	ldrsb.w	fp, [sl, #4]
 8011bf6:	fb0b cc09 	mla	ip, fp, r9, ip
            sum0 += cols_8b[3]*ksrc[17];
 8011bfa:	f992 9011 	ldrsb.w	r9, [r2, #17]
 8011bfe:	fb09 3308 	mla	r3, r9, r8, r3
            sum1 += cols_8b[5]*ksrc[17];
 8011c02:	f99a 8005 	ldrsb.w	r8, [sl, #5]
 8011c06:	fb08 cc09 	mla	ip, r8, r9, ip
            sum0 += cols_8b[4]*ksrc[18];
 8011c0a:	f992 9012 	ldrsb.w	r9, [r2, #18]
 8011c0e:	fb09 330b 	mla	r3, r9, fp, r3
            sum1 += cols_8b[6]*ksrc[18];
 8011c12:	f99a b006 	ldrsb.w	fp, [sl, #6]
 8011c16:	fb0b cc09 	mla	ip, fp, r9, ip
            sum0 += cols_8b[5]*ksrc[19];
 8011c1a:	f992 9013 	ldrsb.w	r9, [r2, #19]
 8011c1e:	fb09 3308 	mla	r3, r9, r8, r3
            sum1 += cols_8b[7]*ksrc[19];
 8011c22:	f99a 8007 	ldrsb.w	r8, [sl, #7]
 8011c26:	fb08 cc09 	mla	ip, r8, r9, ip
            sum0 += cols_8b[6]*ksrc[20];
 8011c2a:	f992 8014 	ldrsb.w	r8, [r2, #20]
 8011c2e:	fb08 330b 	mla	r3, r8, fp, r3
            sum1 += cols_8b[8]*ksrc[20];
 8011c32:	f99a 9008 	ldrsb.w	r9, [sl, #8]
 8011c36:	fb09 cc08 	mla	ip, r9, r8, ip
            cols_8b += column_x + 6;
 8011c3a:	eb0a 0907 	add.w	r9, sl, r7
            sum0 += cols_8b[0]*ksrc[21];
 8011c3e:	f91a a007 	ldrsb.w	sl, [sl, r7]
 8011c42:	f992 8015 	ldrsb.w	r8, [r2, #21]
 8011c46:	fb08 330a 	mla	r3, r8, sl, r3
            sum1 += cols_8b[2]*ksrc[21];
 8011c4a:	f999 b002 	ldrsb.w	fp, [r9, #2]
 8011c4e:	fb0b cc08 	mla	ip, fp, r8, ip
            sum0 += cols_8b[1]*ksrc[22];
 8011c52:	f999 8001 	ldrsb.w	r8, [r9, #1]
 8011c56:	f992 a016 	ldrsb.w	sl, [r2, #22]
 8011c5a:	fb0a 3308 	mla	r3, sl, r8, r3
            sum1 += cols_8b[3]*ksrc[22];
 8011c5e:	f999 8003 	ldrsb.w	r8, [r9, #3]
 8011c62:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[2]*ksrc[23];
 8011c66:	f992 a017 	ldrsb.w	sl, [r2, #23]
 8011c6a:	fb0a 330b 	mla	r3, sl, fp, r3
            sum1 += cols_8b[4]*ksrc[23];
 8011c6e:	f999 b004 	ldrsb.w	fp, [r9, #4]
 8011c72:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[3]*ksrc[24];
 8011c76:	f992 a018 	ldrsb.w	sl, [r2, #24]
 8011c7a:	fb0a 3308 	mla	r3, sl, r8, r3
            sum1 += cols_8b[5]*ksrc[24];
 8011c7e:	f999 8005 	ldrsb.w	r8, [r9, #5]
 8011c82:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[4]*ksrc[25];
 8011c86:	f992 a019 	ldrsb.w	sl, [r2, #25]
 8011c8a:	fb0a 330b 	mla	r3, sl, fp, r3
            sum1 += cols_8b[6]*ksrc[25];
 8011c8e:	f999 b006 	ldrsb.w	fp, [r9, #6]
 8011c92:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[5]*ksrc[26];
 8011c96:	f992 a01a 	ldrsb.w	sl, [r2, #26]
 8011c9a:	fb0a 3308 	mla	r3, sl, r8, r3
            sum1 += cols_8b[7]*ksrc[26];
 8011c9e:	f999 8007 	ldrsb.w	r8, [r9, #7]
 8011ca2:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[6]*ksrc[27];
 8011ca6:	f992 801b 	ldrsb.w	r8, [r2, #27]
 8011caa:	fb08 330b 	mla	r3, r8, fp, r3
            sum1 += cols_8b[8]*ksrc[27];
 8011cae:	f999 a008 	ldrsb.w	sl, [r9, #8]
 8011cb2:	fb0a cc08 	mla	ip, sl, r8, ip
            cols_8b += column_x + 6;
 8011cb6:	eb09 0807 	add.w	r8, r9, r7
            sum0 += cols_8b[0]*ksrc[28];
 8011cba:	f919 a007 	ldrsb.w	sl, [r9, r7]
 8011cbe:	f992 901c 	ldrsb.w	r9, [r2, #28]
 8011cc2:	fb09 330a 	mla	r3, r9, sl, r3
            sum1 += cols_8b[2]*ksrc[28];
 8011cc6:	f998 b002 	ldrsb.w	fp, [r8, #2]
 8011cca:	fb0b cc09 	mla	ip, fp, r9, ip
            sum0 += cols_8b[1]*ksrc[29];
 8011cce:	f998 9001 	ldrsb.w	r9, [r8, #1]
 8011cd2:	f992 a01d 	ldrsb.w	sl, [r2, #29]
 8011cd6:	fb0a 3309 	mla	r3, sl, r9, r3
            sum1 += cols_8b[3]*ksrc[29];
 8011cda:	f998 9003 	ldrsb.w	r9, [r8, #3]
 8011cde:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[2]*ksrc[30];
 8011ce2:	f992 a01e 	ldrsb.w	sl, [r2, #30]
 8011ce6:	fb0a 330b 	mla	r3, sl, fp, r3
            sum1 += cols_8b[4]*ksrc[30];
 8011cea:	f998 b004 	ldrsb.w	fp, [r8, #4]
 8011cee:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[3]*ksrc[31];
 8011cf2:	f992 a01f 	ldrsb.w	sl, [r2, #31]
 8011cf6:	fb0a 3309 	mla	r3, sl, r9, r3
            sum1 += cols_8b[5]*ksrc[31];
 8011cfa:	f998 9005 	ldrsb.w	r9, [r8, #5]
 8011cfe:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[4]*ksrc[32];
 8011d02:	f992 a020 	ldrsb.w	sl, [r2, #32]
 8011d06:	fb0a 330b 	mla	r3, sl, fp, r3
            sum1 += cols_8b[6]*ksrc[32];
 8011d0a:	f998 b006 	ldrsb.w	fp, [r8, #6]
 8011d0e:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[5]*ksrc[33];
 8011d12:	f992 a021 	ldrsb.w	sl, [r2, #33]	@ 0x21
 8011d16:	fb0a 3309 	mla	r3, sl, r9, r3
            sum1 += cols_8b[7]*ksrc[33];
 8011d1a:	f998 9007 	ldrsb.w	r9, [r8, #7]
 8011d1e:	fb09 cc0a 	mla	ip, r9, sl, ip
            sum0 += cols_8b[6]*ksrc[34];
 8011d22:	f992 9022 	ldrsb.w	r9, [r2, #34]	@ 0x22
 8011d26:	fb09 330b 	mla	r3, r9, fp, r3
            sum1 += cols_8b[8]*ksrc[34];
 8011d2a:	f998 a008 	ldrsb.w	sl, [r8, #8]
 8011d2e:	fb0a cc09 	mla	ip, sl, r9, ip
            cols_8b += column_x + 6;
 8011d32:	eb08 0907 	add.w	r9, r8, r7
            sum0 += cols_8b[0]*ksrc[35];
 8011d36:	f918 a007 	ldrsb.w	sl, [r8, r7]
 8011d3a:	f992 8023 	ldrsb.w	r8, [r2, #35]	@ 0x23
 8011d3e:	fb08 330a 	mla	r3, r8, sl, r3
            sum1 += cols_8b[2]*ksrc[35];
 8011d42:	f999 b002 	ldrsb.w	fp, [r9, #2]
 8011d46:	fb0b cc08 	mla	ip, fp, r8, ip
            sum0 += cols_8b[1]*ksrc[36];
 8011d4a:	f999 8001 	ldrsb.w	r8, [r9, #1]
 8011d4e:	f992 a024 	ldrsb.w	sl, [r2, #36]	@ 0x24
 8011d52:	fb0a 3308 	mla	r3, sl, r8, r3
            sum1 += cols_8b[3]*ksrc[36];
 8011d56:	f999 8003 	ldrsb.w	r8, [r9, #3]
 8011d5a:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[2]*ksrc[37];
 8011d5e:	f992 a025 	ldrsb.w	sl, [r2, #37]	@ 0x25
 8011d62:	fb0a 330b 	mla	r3, sl, fp, r3
            sum1 += cols_8b[4]*ksrc[37];
 8011d66:	f999 b004 	ldrsb.w	fp, [r9, #4]
 8011d6a:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[3]*ksrc[38];
 8011d6e:	f992 a026 	ldrsb.w	sl, [r2, #38]	@ 0x26
 8011d72:	fb0a 3308 	mla	r3, sl, r8, r3
            sum1 += cols_8b[5]*ksrc[38];
 8011d76:	f999 8005 	ldrsb.w	r8, [r9, #5]
 8011d7a:	fb08 cc0a 	mla	ip, r8, sl, ip
            sum0 += cols_8b[4]*ksrc[39];
 8011d7e:	f992 a027 	ldrsb.w	sl, [r2, #39]	@ 0x27
 8011d82:	fb0a 330b 	mla	r3, sl, fp, r3
            sum1 += cols_8b[6]*ksrc[39];
 8011d86:	f999 b006 	ldrsb.w	fp, [r9, #6]
 8011d8a:	fb0b cc0a 	mla	ip, fp, sl, ip
            sum0 += cols_8b[5]*ksrc[40];
 8011d8e:	f992 a028 	ldrsb.w	sl, [r2, #40]	@ 0x28
 8011d92:	fb0a 3308 	mla	r3, sl, r8, r3
            sum1 += cols_8b[7]*ksrc[40];
 8011d96:	f999 8007 	ldrsb.w	r8, [r9, #7]
 8011d9a:	fb08 c80a 	mla	r8, r8, sl, ip
            sum0 += cols_8b[6]*ksrc[41];
 8011d9e:	f992 c029 	ldrsb.w	ip, [r2, #41]	@ 0x29
 8011da2:	fb0c 330b 	mla	r3, ip, fp, r3
            sum1 += cols_8b[8]*ksrc[41];
 8011da6:	f999 a008 	ldrsb.w	sl, [r9, #8]
 8011daa:	fb0a 880c 	mla	r8, sl, ip, r8
            cols_8b += column_x + 6;
 8011dae:	eb09 0c07 	add.w	ip, r9, r7
            sum0 += cols_8b[0]*ksrc[42];
 8011db2:	f919 7007 	ldrsb.w	r7, [r9, r7]
 8011db6:	f992 a02a 	ldrsb.w	sl, [r2, #42]	@ 0x2a
 8011dba:	fb0a 3707 	mla	r7, sl, r7, r3
            sum1 += cols_8b[2]*ksrc[42];
 8011dbe:	f99c 9002 	ldrsb.w	r9, [ip, #2]
 8011dc2:	fb09 830a 	mla	r3, r9, sl, r8
            sum0 += cols_8b[1]*ksrc[43];
 8011dc6:	f99c 8001 	ldrsb.w	r8, [ip, #1]
 8011dca:	f992 a02b 	ldrsb.w	sl, [r2, #43]	@ 0x2b
 8011dce:	fb0a 7708 	mla	r7, sl, r8, r7
            sum1 += cols_8b[3]*ksrc[43];
 8011dd2:	f99c 8003 	ldrsb.w	r8, [ip, #3]
 8011dd6:	fb08 330a 	mla	r3, r8, sl, r3
            sum0 += cols_8b[2]*ksrc[44];
 8011dda:	f992 a02c 	ldrsb.w	sl, [r2, #44]	@ 0x2c
 8011dde:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[4]*ksrc[44];
 8011de2:	f99c 9004 	ldrsb.w	r9, [ip, #4]
 8011de6:	fb09 330a 	mla	r3, r9, sl, r3
            sum0 += cols_8b[3]*ksrc[45];
 8011dea:	f992 a02d 	ldrsb.w	sl, [r2, #45]	@ 0x2d
 8011dee:	fb0a 7708 	mla	r7, sl, r8, r7
            sum1 += cols_8b[5]*ksrc[45];
 8011df2:	f99c 8005 	ldrsb.w	r8, [ip, #5]
 8011df6:	fb08 330a 	mla	r3, r8, sl, r3
            sum0 += cols_8b[4]*ksrc[46];
 8011dfa:	f992 a02e 	ldrsb.w	sl, [r2, #46]	@ 0x2e
 8011dfe:	fb0a 7709 	mla	r7, sl, r9, r7
            sum1 += cols_8b[6]*ksrc[46];
 8011e02:	f99c 9006 	ldrsb.w	r9, [ip, #6]
 8011e06:	fb09 330a 	mla	r3, r9, sl, r3
            sum0 += cols_8b[5]*ksrc[47];
 8011e0a:	f992 a02f 	ldrsb.w	sl, [r2, #47]	@ 0x2f
 8011e0e:	fb0a 7708 	mla	r7, sl, r8, r7
            sum1 += cols_8b[7]*ksrc[47];
 8011e12:	f99c 8007 	ldrsb.w	r8, [ip, #7]
 8011e16:	fb08 330a 	mla	r3, r8, sl, r3
            sum0 += cols_8b[6]*ksrc[48];
 8011e1a:	f992 8030 	ldrsb.w	r8, [r2, #48]	@ 0x30
 8011e1e:	fb08 7709 	mla	r7, r8, r9, r7
            sum1 += cols_8b[8]*ksrc[48];
 8011e22:	f99c c008 	ldrsb.w	ip, [ip, #8]
 8011e26:	fb0c 3b08 	mla	fp, ip, r8, r3
            sum0 = (float) sum0 * *scales;
 8011e2a:	ee07 7a90 	vmov	s15, r7
 8011e2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011e32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011e34:	ed93 7a00 	vldr	s14, [r3]
 8011e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011e3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011e40:	ee17 ca90 	vmov	ip, s15
            sum0 += output_offset;
 8011e44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011e46:	449c      	add	ip, r3
            if (sum0 < activation_min){
 8011e48:	4564      	cmp	r4, ip
 8011e4a:	f73f add2 	bgt.w	80119f2 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x28>
            mask_value = 1;
 8011e4e:	2301      	movs	r3, #1
            if (sum0 > activation_max){
 8011e50:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8011e52:	45bc      	cmp	ip, r7
 8011e54:	dd01      	ble.n	8011e5a <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x490>
                sum0 = activation_max;
 8011e56:	46bc      	mov	ip, r7
                mask_value = 0;
 8011e58:	2300      	movs	r3, #0
            output[(i * output_x + j * 2) * channel_offset] = sum0;
 8011e5a:	9f01      	ldr	r7, [sp, #4]
 8011e5c:	fb07 f70e 	mul.w	r7, r7, lr
 8011e60:	ea4f 0946 	mov.w	r9, r6, lsl #1
 8011e64:	eb07 0846 	add.w	r8, r7, r6, lsl #1
 8011e68:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8011e6a:	fb05 f808 	mul.w	r8, r5, r8
 8011e6e:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8011e70:	f805 c008 	strb.w	ip, [r5, r8]
            if (mask_value == 1)
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	f47f adbf 	bne.w	80119f8 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x2e>
                BIT_CLEAR(output_mask[(i * output_x + j * 2) * channel_offset / 8], mask_idx);
 8011e7a:	46c4      	mov	ip, r8
 8011e7c:	f1b8 0f00 	cmp.w	r8, #0
 8011e80:	f6bf adcf 	bge.w	8011a22 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x58>
 8011e84:	f108 0c07 	add.w	ip, r8, #7
 8011e88:	e5cb      	b.n	8011a22 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x58>
                sum1 = activation_min;
 8011e8a:	4623      	mov	r3, r4
                mask_value = 0;
 8011e8c:	f04f 0c00 	mov.w	ip, #0
 8011e90:	e5ec      	b.n	8011a6c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0xa2>
                BIT_SET(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 8011e92:	463b      	mov	r3, r7
 8011e94:	2f00      	cmp	r7, #0
 8011e96:	db0a      	blt.n	8011eae <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x4e4>
 8011e98:	10db      	asrs	r3, r3, #3
 8011e9a:	56cf      	ldrsb	r7, [r1, r3]
 8011e9c:	f04f 0c01 	mov.w	ip, #1
 8011ea0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8011ea2:	fa0c fc05 	lsl.w	ip, ip, r5
 8011ea6:	ea47 070c 	orr.w	r7, r7, ip
 8011eaa:	54cf      	strb	r7, [r1, r3]
 8011eac:	e600      	b.n	8011ab0 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0xe6>
 8011eae:	1dfb      	adds	r3, r7, #7
 8011eb0:	e7f2      	b.n	8011e98 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x4ce>
                BIT_CLEAR(output_mask[(i * output_x + (j * 2 + 1)) * channel_offset / 8], mask_idx);
 8011eb2:	1dfb      	adds	r3, r7, #7
 8011eb4:	e5f0      	b.n	8011a98 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0xce>
        }
        if (output_x & 1) {
 8011eb6:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8011eb8:	f01e 0f01 	tst.w	lr, #1
 8011ebc:	f000 8169 	beq.w	8012192 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x7c8>
            q7_t * cols_8b = cols_8b_iterptr;
            q31_t sum = bias[0] + biasR[0];
 8011ec0:	9b03      	ldr	r3, [sp, #12]
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	9e04      	ldr	r6, [sp, #16]
 8011ec6:	6836      	ldr	r6, [r6, #0]
 8011ec8:	4433      	add	r3, r6
            sum += cols_8b[0]*ksrc[0];
 8011eca:	f990 6000 	ldrsb.w	r6, [r0]
 8011ece:	f992 7000 	ldrsb.w	r7, [r2]
 8011ed2:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[1]*ksrc[1];
 8011ed6:	f990 6001 	ldrsb.w	r6, [r0, #1]
 8011eda:	f992 7001 	ldrsb.w	r7, [r2, #1]
 8011ede:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[2]*ksrc[2];
 8011ee2:	f990 6002 	ldrsb.w	r6, [r0, #2]
 8011ee6:	f992 7002 	ldrsb.w	r7, [r2, #2]
 8011eea:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[3]*ksrc[3];
 8011eee:	f990 6003 	ldrsb.w	r6, [r0, #3]
 8011ef2:	f992 7003 	ldrsb.w	r7, [r2, #3]
 8011ef6:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[4]*ksrc[4];
 8011efa:	f990 6004 	ldrsb.w	r6, [r0, #4]
 8011efe:	f992 7004 	ldrsb.w	r7, [r2, #4]
 8011f02:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[5]*ksrc[5];
 8011f06:	f990 6005 	ldrsb.w	r6, [r0, #5]
 8011f0a:	f992 7005 	ldrsb.w	r7, [r2, #5]
 8011f0e:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[6]*ksrc[6];
 8011f12:	f990 6006 	ldrsb.w	r6, [r0, #6]
 8011f16:	f992 7006 	ldrsb.w	r7, [r2, #6]
 8011f1a:	fb07 3306 	mla	r3, r7, r6, r3
            cols_8b += column_x + 6;
 8011f1e:	9e02      	ldr	r6, [sp, #8]
 8011f20:	3606      	adds	r6, #6
 8011f22:	1987      	adds	r7, r0, r6
            sum += cols_8b[0]*ksrc[7];
 8011f24:	f910 c006 	ldrsb.w	ip, [r0, r6]
 8011f28:	f992 8007 	ldrsb.w	r8, [r2, #7]
 8011f2c:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[1]*ksrc[8];
 8011f30:	f997 c001 	ldrsb.w	ip, [r7, #1]
 8011f34:	f992 8008 	ldrsb.w	r8, [r2, #8]
 8011f38:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[2]*ksrc[9];
 8011f3c:	f997 c002 	ldrsb.w	ip, [r7, #2]
 8011f40:	f992 8009 	ldrsb.w	r8, [r2, #9]
 8011f44:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[3]*ksrc[10];
 8011f48:	f997 c003 	ldrsb.w	ip, [r7, #3]
 8011f4c:	f992 800a 	ldrsb.w	r8, [r2, #10]
 8011f50:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[4]*ksrc[11];
 8011f54:	f997 c004 	ldrsb.w	ip, [r7, #4]
 8011f58:	f992 800b 	ldrsb.w	r8, [r2, #11]
 8011f5c:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[5]*ksrc[12];
 8011f60:	f997 c005 	ldrsb.w	ip, [r7, #5]
 8011f64:	f992 800c 	ldrsb.w	r8, [r2, #12]
 8011f68:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[6]*ksrc[13];
 8011f6c:	f997 c006 	ldrsb.w	ip, [r7, #6]
 8011f70:	f992 800d 	ldrsb.w	r8, [r2, #13]
 8011f74:	fb08 330c 	mla	r3, r8, ip, r3
            cols_8b += column_x + 6;
 8011f78:	eb07 0c06 	add.w	ip, r7, r6
            sum += cols_8b[0]*ksrc[14];
 8011f7c:	57bf      	ldrsb	r7, [r7, r6]
 8011f7e:	f992 800e 	ldrsb.w	r8, [r2, #14]
 8011f82:	fb08 3307 	mla	r3, r8, r7, r3
            sum += cols_8b[1]*ksrc[15];
 8011f86:	f99c 7001 	ldrsb.w	r7, [ip, #1]
 8011f8a:	f992 800f 	ldrsb.w	r8, [r2, #15]
 8011f8e:	fb08 3307 	mla	r3, r8, r7, r3
            sum += cols_8b[2]*ksrc[16];
 8011f92:	f99c 7002 	ldrsb.w	r7, [ip, #2]
 8011f96:	f992 8010 	ldrsb.w	r8, [r2, #16]
 8011f9a:	fb08 3307 	mla	r3, r8, r7, r3
            sum += cols_8b[3]*ksrc[17];
 8011f9e:	f99c 7003 	ldrsb.w	r7, [ip, #3]
 8011fa2:	f992 8011 	ldrsb.w	r8, [r2, #17]
 8011fa6:	fb08 3307 	mla	r3, r8, r7, r3
            sum += cols_8b[4]*ksrc[18];
 8011faa:	f99c 7004 	ldrsb.w	r7, [ip, #4]
 8011fae:	f992 8012 	ldrsb.w	r8, [r2, #18]
 8011fb2:	fb08 3307 	mla	r3, r8, r7, r3
            sum += cols_8b[5]*ksrc[19];
 8011fb6:	f99c 7005 	ldrsb.w	r7, [ip, #5]
 8011fba:	f992 8013 	ldrsb.w	r8, [r2, #19]
 8011fbe:	fb08 3307 	mla	r3, r8, r7, r3
            sum += cols_8b[6]*ksrc[20];
 8011fc2:	f99c 7006 	ldrsb.w	r7, [ip, #6]
 8011fc6:	f992 8014 	ldrsb.w	r8, [r2, #20]
 8011fca:	fb08 3307 	mla	r3, r8, r7, r3
            cols_8b += column_x + 6;
 8011fce:	eb0c 0706 	add.w	r7, ip, r6
            sum += cols_8b[0]*ksrc[21];
 8011fd2:	f91c c006 	ldrsb.w	ip, [ip, r6]
 8011fd6:	f992 8015 	ldrsb.w	r8, [r2, #21]
 8011fda:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[1]*ksrc[22];
 8011fde:	f997 c001 	ldrsb.w	ip, [r7, #1]
 8011fe2:	f992 8016 	ldrsb.w	r8, [r2, #22]
 8011fe6:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[2]*ksrc[23];
 8011fea:	f997 c002 	ldrsb.w	ip, [r7, #2]
 8011fee:	f992 8017 	ldrsb.w	r8, [r2, #23]
 8011ff2:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[3]*ksrc[24];
 8011ff6:	f997 c003 	ldrsb.w	ip, [r7, #3]
 8011ffa:	f992 8018 	ldrsb.w	r8, [r2, #24]
 8011ffe:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[4]*ksrc[25];
 8012002:	f997 c004 	ldrsb.w	ip, [r7, #4]
 8012006:	f992 8019 	ldrsb.w	r8, [r2, #25]
 801200a:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[5]*ksrc[26];
 801200e:	f997 c005 	ldrsb.w	ip, [r7, #5]
 8012012:	f992 801a 	ldrsb.w	r8, [r2, #26]
 8012016:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[6]*ksrc[27];
 801201a:	f997 c006 	ldrsb.w	ip, [r7, #6]
 801201e:	f992 801b 	ldrsb.w	r8, [r2, #27]
 8012022:	fb08 330c 	mla	r3, r8, ip, r3
            cols_8b += column_x + 6;
 8012026:	eb07 0806 	add.w	r8, r7, r6
            sum += cols_8b[0]*ksrc[28];
 801202a:	f917 c006 	ldrsb.w	ip, [r7, r6]
 801202e:	f992 701c 	ldrsb.w	r7, [r2, #28]
 8012032:	fb07 3c0c 	mla	ip, r7, ip, r3
            sum += cols_8b[1]*ksrc[29];
 8012036:	f998 3001 	ldrsb.w	r3, [r8, #1]
 801203a:	f992 701d 	ldrsb.w	r7, [r2, #29]
 801203e:	fb07 cc03 	mla	ip, r7, r3, ip
            sum += cols_8b[2]*ksrc[30];
 8012042:	f998 3002 	ldrsb.w	r3, [r8, #2]
 8012046:	f992 701e 	ldrsb.w	r7, [r2, #30]
 801204a:	fb07 cc03 	mla	ip, r7, r3, ip
            sum += cols_8b[3]*ksrc[31];
 801204e:	f998 3003 	ldrsb.w	r3, [r8, #3]
 8012052:	f992 701f 	ldrsb.w	r7, [r2, #31]
 8012056:	fb07 cc03 	mla	ip, r7, r3, ip
            sum += cols_8b[4]*ksrc[32];
 801205a:	f998 3004 	ldrsb.w	r3, [r8, #4]
 801205e:	f992 7020 	ldrsb.w	r7, [r2, #32]
 8012062:	fb07 cc03 	mla	ip, r7, r3, ip
            sum += cols_8b[5]*ksrc[33];
 8012066:	f998 3005 	ldrsb.w	r3, [r8, #5]
 801206a:	f992 7021 	ldrsb.w	r7, [r2, #33]	@ 0x21
 801206e:	fb07 cc03 	mla	ip, r7, r3, ip
            sum += cols_8b[6]*ksrc[34];
 8012072:	f998 3006 	ldrsb.w	r3, [r8, #6]
 8012076:	f992 7022 	ldrsb.w	r7, [r2, #34]	@ 0x22
 801207a:	fb07 cc03 	mla	ip, r7, r3, ip
            cols_8b += column_x + 6;
 801207e:	eb08 0706 	add.w	r7, r8, r6
            sum += cols_8b[0]*ksrc[35];
 8012082:	f918 3006 	ldrsb.w	r3, [r8, r6]
 8012086:	f992 8023 	ldrsb.w	r8, [r2, #35]	@ 0x23
 801208a:	fb08 c303 	mla	r3, r8, r3, ip
            sum += cols_8b[1]*ksrc[36];
 801208e:	f997 c001 	ldrsb.w	ip, [r7, #1]
 8012092:	f992 8024 	ldrsb.w	r8, [r2, #36]	@ 0x24
 8012096:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[2]*ksrc[37];
 801209a:	f997 c002 	ldrsb.w	ip, [r7, #2]
 801209e:	f992 8025 	ldrsb.w	r8, [r2, #37]	@ 0x25
 80120a2:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[3]*ksrc[38];
 80120a6:	f997 c003 	ldrsb.w	ip, [r7, #3]
 80120aa:	f992 8026 	ldrsb.w	r8, [r2, #38]	@ 0x26
 80120ae:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[4]*ksrc[39];
 80120b2:	f997 c004 	ldrsb.w	ip, [r7, #4]
 80120b6:	f992 8027 	ldrsb.w	r8, [r2, #39]	@ 0x27
 80120ba:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[5]*ksrc[40];
 80120be:	f997 c005 	ldrsb.w	ip, [r7, #5]
 80120c2:	f992 8028 	ldrsb.w	r8, [r2, #40]	@ 0x28
 80120c6:	fb08 330c 	mla	r3, r8, ip, r3
            sum += cols_8b[6]*ksrc[41];
 80120ca:	f997 c006 	ldrsb.w	ip, [r7, #6]
 80120ce:	f992 8029 	ldrsb.w	r8, [r2, #41]	@ 0x29
 80120d2:	fb08 380c 	mla	r8, r8, ip, r3
            cols_8b += column_x + 6;
 80120d6:	eb07 0c06 	add.w	ip, r7, r6
            sum += cols_8b[0]*ksrc[42];
 80120da:	57bb      	ldrsb	r3, [r7, r6]
 80120dc:	f992 602a 	ldrsb.w	r6, [r2, #42]	@ 0x2a
 80120e0:	fb06 8303 	mla	r3, r6, r3, r8
            sum += cols_8b[1]*ksrc[43];
 80120e4:	f99c 6001 	ldrsb.w	r6, [ip, #1]
 80120e8:	f992 702b 	ldrsb.w	r7, [r2, #43]	@ 0x2b
 80120ec:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[2]*ksrc[44];
 80120f0:	f99c 6002 	ldrsb.w	r6, [ip, #2]
 80120f4:	f992 702c 	ldrsb.w	r7, [r2, #44]	@ 0x2c
 80120f8:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[3]*ksrc[45];
 80120fc:	f99c 6003 	ldrsb.w	r6, [ip, #3]
 8012100:	f992 702d 	ldrsb.w	r7, [r2, #45]	@ 0x2d
 8012104:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[4]*ksrc[46];
 8012108:	f99c 6004 	ldrsb.w	r6, [ip, #4]
 801210c:	f992 702e 	ldrsb.w	r7, [r2, #46]	@ 0x2e
 8012110:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[5]*ksrc[47];
 8012114:	f99c 6005 	ldrsb.w	r6, [ip, #5]
 8012118:	f992 702f 	ldrsb.w	r7, [r2, #47]	@ 0x2f
 801211c:	fb07 3306 	mla	r3, r7, r6, r3
            sum += cols_8b[6]*ksrc[48];
 8012120:	f99c 6006 	ldrsb.w	r6, [ip, #6]
 8012124:	f992 7030 	ldrsb.w	r7, [r2, #48]	@ 0x30
 8012128:	fb07 3306 	mla	r3, r7, r6, r3

            sum = (float) sum * *scales;
 801212c:	ee07 3a90 	vmov	s15, r3
 8012130:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012134:	ed95 7a00 	vldr	s14, [r5]
 8012138:	ee67 7a87 	vmul.f32	s15, s15, s14
 801213c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012140:	ee17 3a90 	vmov	r3, s15
            sum += output_offset;
 8012144:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8012146:	4433      	add	r3, r6
            mask_value = 1;
            if (sum < activation_min){
 8012148:	42a3      	cmp	r3, r4
 801214a:	db34      	blt.n	80121b6 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x7ec>
            mask_value = 1;
 801214c:	f04f 0c01 	mov.w	ip, #1
                sum = activation_min;
                mask_value = 0;
            }
            if (sum > activation_max){
 8012150:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 8012152:	42b3      	cmp	r3, r6
 8012154:	dd02      	ble.n	801215c <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x792>
                sum = activation_max;
 8012156:	4633      	mov	r3, r6
                mask_value = 0;
 8012158:	f04f 0c00 	mov.w	ip, #0
            }
            output[(i * output_x + output_x - 1) * channel_offset] = sum;
 801215c:	9e01      	ldr	r6, [sp, #4]
 801215e:	fb06 e60e 	mla	r6, r6, lr, lr
 8012162:	3e01      	subs	r6, #1
 8012164:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8012166:	fb07 f606 	mul.w	r6, r7, r6
 801216a:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 801216c:	55bb      	strb	r3, [r7, r6]
            if (mask_value == 1)
 801216e:	f1bc 0f00 	cmp.w	ip, #0
 8012172:	d124      	bne.n	80121be <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x7f4>
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
            else
                BIT_CLEAR(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 8012174:	4633      	mov	r3, r6
 8012176:	2e00      	cmp	r6, #0
 8012178:	db30      	blt.n	80121dc <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x812>
 801217a:	10de      	asrs	r6, r3, #3
 801217c:	f911 c006 	ldrsb.w	ip, [r1, r6]
 8012180:	2301      	movs	r3, #1
 8012182:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8012184:	40bb      	lsls	r3, r7
 8012186:	43db      	mvns	r3, r3
 8012188:	b2db      	uxtb	r3, r3
 801218a:	ea0c 0703 	and.w	r7, ip, r3
 801218e:	558f      	strb	r7, [r1, r6]

            cols_8b_iterptr += STRIDE;
 8012190:	3002      	adds	r0, #2
        }
        cols_8b_iterptr += 3 * 2 - (column_x & 1);
 8012192:	9e02      	ldr	r6, [sp, #8]
 8012194:	f006 0301 	and.w	r3, r6, #1
 8012198:	f1c3 0306 	rsb	r3, r3, #6
        cols_8b_iterptr += (STRIDE - 1) * (column_x + 3 * 2);
 801219c:	3606      	adds	r6, #6
 801219e:	4433      	add	r3, r6
 80121a0:	4418      	add	r0, r3
    for (i = 0; i < output_y; i++) {
 80121a2:	9b01      	ldr	r3, [sp, #4]
 80121a4:	3301      	adds	r3, #1
 80121a6:	9301      	str	r3, [sp, #4]
 80121a8:	9b05      	ldr	r3, [sp, #20]
 80121aa:	9e01      	ldr	r6, [sp, #4]
 80121ac:	42b3      	cmp	r3, r6
 80121ae:	dd17      	ble.n	80121e0 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x816>
        for (j = 0; j < output_x / 2; j++) {
 80121b0:	2600      	movs	r6, #0
 80121b2:	9511      	str	r5, [sp, #68]	@ 0x44
 80121b4:	e47e      	b.n	8011ab4 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0xea>
                sum = activation_min;
 80121b6:	4623      	mov	r3, r4
                mask_value = 0;
 80121b8:	f04f 0c00 	mov.w	ip, #0
 80121bc:	e7c8      	b.n	8012150 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x786>
                BIT_SET(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 80121be:	4633      	mov	r3, r6
 80121c0:	2e00      	cmp	r6, #0
 80121c2:	db09      	blt.n	80121d8 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x80e>
 80121c4:	10db      	asrs	r3, r3, #3
 80121c6:	f911 c003 	ldrsb.w	ip, [r1, r3]
 80121ca:	2701      	movs	r7, #1
 80121cc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80121ce:	40b7      	lsls	r7, r6
 80121d0:	ea4c 0607 	orr.w	r6, ip, r7
 80121d4:	54ce      	strb	r6, [r1, r3]
 80121d6:	e7db      	b.n	8012190 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x7c6>
 80121d8:	1df3      	adds	r3, r6, #7
 80121da:	e7f3      	b.n	80121c4 <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x7fa>
                BIT_CLEAR(output_mask[(i * output_x + output_x - 1) * channel_offset / 8], mask_idx);
 80121dc:	1df3      	adds	r3, r6, #7
 80121de:	e7cc      	b.n	801217a <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask+0x7b0>
    }
}
 80121e0:	b007      	add	sp, #28
 80121e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080121e6 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask>:
{
 80121e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121ea:	b091      	sub	sp, #68	@ 0x44
 80121ec:	4680      	mov	r8, r0
 80121ee:	460c      	mov	r4, r1
 80121f0:	4616      	mov	r6, r2
 80121f2:	461d      	mov	r5, r3
 80121f4:	f8dd a068 	ldr.w	sl, [sp, #104]	@ 0x68
 80121f8:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80121fa:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80121fc:	f8dd e074 	ldr.w	lr, [sp, #116]	@ 0x74
 8012200:	f8bd 1090 	ldrh.w	r1, [sp, #144]	@ 0x90
 8012204:	910e      	str	r1, [sp, #56]	@ 0x38
 8012206:	f8bd 1094 	ldrh.w	r1, [sp, #148]	@ 0x94
 801220a:	910f      	str	r1, [sp, #60]	@ 0x3c
 801220c:	f8dd b09c 	ldr.w	fp, [sp, #156]	@ 0x9c
 8012210:	f99d 00a0 	ldrsb.w	r0, [sp, #160]	@ 0xa0
    q7_t* cols_8b = (q7_t* )cols_8b_start;
 8012214:	4659      	mov	r1, fp
    for(i = 0; i < input_x + 6; i++){
 8012216:	2700      	movs	r7, #0
 8012218:	e005      	b.n	8012226 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x40>
        *cols_8b++ = PAD8;
 801221a:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;
 801221c:	7048      	strb	r0, [r1, #1]
        *cols_8b++ = PAD8;
 801221e:	7088      	strb	r0, [r1, #2]
    for(i = 0; i < input_x + 6; i++){
 8012220:	3701      	adds	r7, #1
 8012222:	b2bf      	uxth	r7, r7
        *cols_8b++ = PAD8;
 8012224:	3103      	adds	r1, #3
    for(i = 0; i < input_x + 6; i++){
 8012226:	f104 0905 	add.w	r9, r4, #5
 801222a:	45b9      	cmp	r9, r7
 801222c:	daf5      	bge.n	801221a <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x34>
    for(i = 0; i < input_y; i++){
 801222e:	2700      	movs	r7, #0
 8012230:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8012234:	e010      	b.n	8012258 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x72>
        *cols_8b++ = PAD8;//left
 8012236:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;//left
 8012238:	7048      	strb	r0, [r1, #1]
        *cols_8b++ = PAD8;//left
 801223a:	7088      	strb	r0, [r1, #2]
        cols_8b += input_x; //skip middle
 801223c:	f104 0903 	add.w	r9, r4, #3
 8012240:	eb01 0c09 	add.w	ip, r1, r9
        *cols_8b++ = PAD8;//right
 8012244:	f801 0009 	strb.w	r0, [r1, r9]
        *cols_8b++ = PAD8;//right
 8012248:	f88c 0001 	strb.w	r0, [ip, #1]
        *cols_8b++ = PAD8;//right
 801224c:	f10c 0103 	add.w	r1, ip, #3
 8012250:	f88c 0002 	strb.w	r0, [ip, #2]
    for(i = 0; i < input_y; i++){
 8012254:	3701      	adds	r7, #1
 8012256:	b2bf      	uxth	r7, r7
 8012258:	42b7      	cmp	r7, r6
 801225a:	d3ec      	bcc.n	8012236 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x50>
    for(i = 0; i < input_x + 6; i++){
 801225c:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 8012260:	2700      	movs	r7, #0
 8012262:	e005      	b.n	8012270 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x8a>
        *cols_8b++ = PAD8;
 8012264:	7008      	strb	r0, [r1, #0]
        *cols_8b++ = PAD8;
 8012266:	7048      	strb	r0, [r1, #1]
        *cols_8b++ = PAD8;
 8012268:	7088      	strb	r0, [r1, #2]
    for(i = 0; i < input_x + 6; i++){
 801226a:	3701      	adds	r7, #1
 801226c:	b2bf      	uxth	r7, r7
        *cols_8b++ = PAD8;
 801226e:	3103      	adds	r1, #3
    for(i = 0; i < input_x + 6; i++){
 8012270:	45b9      	cmp	r9, r7
 8012272:	daf7      	bge.n	8012264 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x7e>
    for (c = 0; c < input_ch; c++){
 8012274:	2700      	movs	r7, #0
 8012276:	4670      	mov	r0, lr
 8012278:	e041      	b.n	80122fe <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x118>
                *cols_8b++ = *src;// + input_offset;
 801227a:	f99c e000 	ldrsb.w	lr, [ip]
 801227e:	f801 eb01 	strb.w	lr, [r1], #1
                src += input_ch;
 8012282:	44ac      	add	ip, r5
            for(j = 0; j < input_x; j++){
 8012284:	3701      	adds	r7, #1
 8012286:	b2bf      	uxth	r7, r7
 8012288:	42a7      	cmp	r7, r4
 801228a:	d3f6      	bcc.n	801227a <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x94>
            cols_8b += 3;//skip end
 801228c:	3103      	adds	r1, #3
        for(i = 0; i < input_y; i++){
 801228e:	f109 0901 	add.w	r9, r9, #1
 8012292:	fa1f f989 	uxth.w	r9, r9
 8012296:	45b1      	cmp	r9, r6
 8012298:	d202      	bcs.n	80122a0 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xba>
            cols_8b += 3;//skip front
 801229a:	3103      	adds	r1, #3
            for(j = 0; j < input_x; j++){
 801229c:	2700      	movs	r7, #0
 801229e:	e7f3      	b.n	8012288 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xa2>
        if (c % 8 == 0 && c > 1) output_mask++;
 80122a0:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80122a2:	f017 0c07 	ands.w	ip, r7, #7
 80122a6:	d104      	bne.n	80122b2 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xcc>
 80122a8:	2f01      	cmp	r7, #1
 80122aa:	d902      	bls.n	80122b2 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xcc>
 80122ac:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 80122ae:	3101      	adds	r1, #1
 80122b0:	9123      	str	r1, [sp, #140]	@ 0x8c
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80122b2:	1d11      	adds	r1, r2, #4
 80122b4:	910c      	str	r1, [sp, #48]	@ 0x30
 80122b6:	f103 0904 	add.w	r9, r3, #4
 80122ba:	1d01      	adds	r1, r0, #4
 80122bc:	910d      	str	r1, [sp, #52]	@ 0x34
 80122be:	950a      	str	r5, [sp, #40]	@ 0x28
 80122c0:	9409      	str	r4, [sp, #36]	@ 0x24
 80122c2:	f8cd b020 	str.w	fp, [sp, #32]
 80122c6:	9921      	ldr	r1, [sp, #132]	@ 0x84
 80122c8:	9107      	str	r1, [sp, #28]
 80122ca:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80122cc:	9106      	str	r1, [sp, #24]
 80122ce:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80122d0:	9105      	str	r1, [sp, #20]
 80122d2:	f8cd c010 	str.w	ip, [sp, #16]
 80122d6:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 80122d8:	9103      	str	r1, [sp, #12]
 80122da:	f8cd 8008 	str.w	r8, [sp, #8]
 80122de:	9001      	str	r0, [sp, #4]
 80122e0:	f8cd a000 	str.w	sl, [sp]
 80122e4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80122e6:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80122e8:	f7ff fb6f 	bl	80119ca <depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask>
        ksrc += 49;
 80122ec:	f10a 0a31 	add.w	sl, sl, #49	@ 0x31
        input++;
 80122f0:	f108 0801 	add.w	r8, r8, #1
    for (c = 0; c < input_ch; c++){
 80122f4:	3701      	adds	r7, #1
 80122f6:	b2bf      	uxth	r7, r7
        depthwise_kernel7x7_stride2_inplace_kernel_CHW_fpreq_bitmask(output_y, output_x, bias++, biasR++, ksrc, scales++, inplace_out, output_mask, c % 8, output_offset,output_activation_min, output_activation_max,cols_8b_start, input_x, input_ch);
 80122f8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80122fa:	464b      	mov	r3, r9
 80122fc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
    for (c = 0; c < input_ch; c++){
 80122fe:	42af      	cmp	r7, r5
 8012300:	d208      	bcs.n	8012314 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0x12e>
        cols_8b = (q7_t*)(cols_8b_start + 3 * (input_x) + 18); //skip 3 rows
 8012302:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8012306:	3112      	adds	r1, #18
 8012308:	4459      	add	r1, fp
        src = input;
 801230a:	46c4      	mov	ip, r8
        for(i = 0; i < input_y; i++){
 801230c:	f04f 0900 	mov.w	r9, #0
 8012310:	970c      	str	r7, [sp, #48]	@ 0x30
 8012312:	e7c0      	b.n	8012296 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask+0xb0>
}
 8012314:	b011      	add	sp, #68	@ 0x44
 8012316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0801231c <getInput>:
int32_t *int32ptr;
float *fptr,*fptr2,*fptr3;

signed char* getInput() {
    return &buffer0[65536];
}
 801231c:	4800      	ldr	r0, [pc, #0]	@ (8012320 <getInput+0x4>)
 801231e:	4770      	bx	lr
 8012320:	2001e744 	.word	0x2001e744

08012324 <getOutput>:
signed char* getOutput() {
    return NNoutput;
}
 8012324:	4800      	ldr	r0, [pc, #0]	@ (8012328 <getOutput+0x4>)
 8012326:	4770      	bx	lr
 8012328:	20017048 	.word	0x20017048

0801232c <invoke>:
void end2endinference(q7_t* img){
    invoke(NULL);
}
void invoke(float* labels){
 801232c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012330:	ed2d 8b02 	vpush	{d8}
 8012334:	f5ad 4da3 	sub.w	sp, sp, #20864	@ 0x5180
 8012338:	b087      	sub	sp, #28
 801233a:	9011      	str	r0, [sp, #68]	@ 0x44
/* layer 0:CONV_2D */
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 801233c:	2300      	movs	r3, #0
 801233e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012340:	4bb8      	ldr	r3, [pc, #736]	@ (8012624 <invoke+0x2f8>)
 8012342:	930c      	str	r3, [sp, #48]	@ 0x30
 8012344:	4bb8      	ldr	r3, [pc, #736]	@ (8012628 <invoke+0x2fc>)
 8012346:	f503 37e0 	add.w	r7, r3, #114688	@ 0x1c000
 801234a:	970b      	str	r7, [sp, #44]	@ 0x2c
 801234c:	f04f 0810 	mov.w	r8, #16
 8012350:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8012354:	f04f 0a40 	mov.w	sl, #64	@ 0x40
 8012358:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 801235c:	f8cd a020 	str.w	sl, [sp, #32]
 8012360:	f5a3 3680 	sub.w	r6, r3, #65536	@ 0x10000
 8012364:	9607      	str	r6, [sp, #28]
 8012366:	f04f 0b7f 	mov.w	fp, #127	@ 0x7f
 801236a:	f8cd b018 	str.w	fp, [sp, #24]
 801236e:	f06f 047f 	mvn.w	r4, #127	@ 0x7f
 8012372:	9405      	str	r4, [sp, #20]
 8012374:	2200      	movs	r2, #0
 8012376:	9204      	str	r2, [sp, #16]
 8012378:	9403      	str	r4, [sp, #12]
 801237a:	4bac      	ldr	r3, [pc, #688]	@ (801262c <invoke+0x300>)
 801237c:	9302      	str	r3, [sp, #8]
 801237e:	4bac      	ldr	r3, [pc, #688]	@ (8012630 <invoke+0x304>)
 8012380:	9301      	str	r3, [sp, #4]
 8012382:	4bac      	ldr	r3, [pc, #688]	@ (8012634 <invoke+0x308>)
 8012384:	9300      	str	r3, [sp, #0]
 8012386:	2303      	movs	r3, #3
 8012388:	2280      	movs	r2, #128	@ 0x80
 801238a:	4611      	mov	r1, r2
 801238c:	f506 3080 	add.w	r0, r6, #65536	@ 0x10000
 8012390:	f00c ff0c 	bl	801f1ac <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq>
/* layer 1:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[0],64,64,16,(const q7_t*) CHWweight1,offsetBias1,offsetRBias1,scales1,-128,128,-128,127,&buffer0[0],64,64,16,sbuf,-128);
 8012394:	940d      	str	r4, [sp, #52]	@ 0x34
 8012396:	970c      	str	r7, [sp, #48]	@ 0x30
 8012398:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
 801239c:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
 80123a0:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 80123a4:	9608      	str	r6, [sp, #32]
 80123a6:	f8cd b01c 	str.w	fp, [sp, #28]
 80123aa:	9406      	str	r4, [sp, #24]
 80123ac:	2280      	movs	r2, #128	@ 0x80
 80123ae:	9205      	str	r2, [sp, #20]
 80123b0:	9404      	str	r4, [sp, #16]
 80123b2:	4ba1      	ldr	r3, [pc, #644]	@ (8012638 <invoke+0x30c>)
 80123b4:	9303      	str	r3, [sp, #12]
 80123b6:	4ba1      	ldr	r3, [pc, #644]	@ (801263c <invoke+0x310>)
 80123b8:	9302      	str	r3, [sp, #8]
 80123ba:	4ba1      	ldr	r3, [pc, #644]	@ (8012640 <invoke+0x314>)
 80123bc:	9301      	str	r3, [sp, #4]
 80123be:	4ba1      	ldr	r3, [pc, #644]	@ (8012644 <invoke+0x318>)
 80123c0:	9300      	str	r3, [sp, #0]
 80123c2:	4643      	mov	r3, r8
 80123c4:	4652      	mov	r2, sl
 80123c6:	4651      	mov	r1, sl
 80123c8:	4630      	mov	r0, r6
 80123ca:	f7fd fb4d 	bl	800fa68 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
/* layer 2:CONV_2D */
convolve_1x1_s8_ch16_fpreq(&buffer0[0],64,64,16,(const q7_t*) weight2,bias2,scales2,-6,128,-128,127,&buffer0[147456],64,64,8,sbuf);
 80123ce:	970b      	str	r7, [sp, #44]	@ 0x2c
 80123d0:	2508      	movs	r5, #8
 80123d2:	950a      	str	r5, [sp, #40]	@ 0x28
 80123d4:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 80123d8:	f8cd a020 	str.w	sl, [sp, #32]
 80123dc:	f506 3210 	add.w	r2, r6, #147456	@ 0x24000
 80123e0:	9207      	str	r2, [sp, #28]
 80123e2:	f8cd b018 	str.w	fp, [sp, #24]
 80123e6:	9405      	str	r4, [sp, #20]
 80123e8:	2280      	movs	r2, #128	@ 0x80
 80123ea:	9204      	str	r2, [sp, #16]
 80123ec:	f06f 0205 	mvn.w	r2, #5
 80123f0:	9203      	str	r2, [sp, #12]
 80123f2:	4b95      	ldr	r3, [pc, #596]	@ (8012648 <invoke+0x31c>)
 80123f4:	9302      	str	r3, [sp, #8]
 80123f6:	4b95      	ldr	r3, [pc, #596]	@ (801264c <invoke+0x320>)
 80123f8:	9301      	str	r3, [sp, #4]
 80123fa:	4b95      	ldr	r3, [pc, #596]	@ (8012650 <invoke+0x324>)
 80123fc:	9300      	str	r3, [sp, #0]
 80123fe:	4643      	mov	r3, r8
 8012400:	4652      	mov	r2, sl
 8012402:	4651      	mov	r1, sl
 8012404:	4630      	mov	r0, r6
 8012406:	f00b ff83 	bl	801e310 <convolve_1x1_s8_ch16_fpreq>
/* layer 3:CONV_2D */
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 801240a:	970b      	str	r7, [sp, #44]	@ 0x2c
 801240c:	f04f 0920 	mov.w	r9, #32
 8012410:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8012414:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8012418:	f8cd a020 	str.w	sl, [sp, #32]
 801241c:	f506 4380 	add.w	r3, r6, #16384	@ 0x4000
 8012420:	9307      	str	r3, [sp, #28]
 8012422:	f8cd b018 	str.w	fp, [sp, #24]
 8012426:	9405      	str	r4, [sp, #20]
 8012428:	2306      	movs	r3, #6
 801242a:	9304      	str	r3, [sp, #16]
 801242c:	9403      	str	r4, [sp, #12]
 801242e:	4b89      	ldr	r3, [pc, #548]	@ (8012654 <invoke+0x328>)
 8012430:	9302      	str	r3, [sp, #8]
 8012432:	4b89      	ldr	r3, [pc, #548]	@ (8012658 <invoke+0x32c>)
 8012434:	9301      	str	r3, [sp, #4]
 8012436:	4b89      	ldr	r3, [pc, #548]	@ (801265c <invoke+0x330>)
 8012438:	9300      	str	r3, [sp, #0]
 801243a:	462b      	mov	r3, r5
 801243c:	4652      	mov	r2, sl
 801243e:	4651      	mov	r1, sl
 8012440:	f506 3010 	add.w	r0, r6, #147456	@ 0x24000
 8012444:	f00c f9f2 	bl	801e82c <convolve_1x1_s8_ch8_fpreq>
/* layer 4:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 8012448:	940d      	str	r4, [sp, #52]	@ 0x34
 801244a:	970c      	str	r7, [sp, #48]	@ 0x30
 801244c:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 8012450:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8012454:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8012458:	f506 4380 	add.w	r3, r6, #16384	@ 0x4000
 801245c:	9308      	str	r3, [sp, #32]
 801245e:	f8cd b01c 	str.w	fp, [sp, #28]
 8012462:	9406      	str	r4, [sp, #24]
 8012464:	2280      	movs	r2, #128	@ 0x80
 8012466:	9205      	str	r2, [sp, #20]
 8012468:	9404      	str	r4, [sp, #16]
 801246a:	4b7d      	ldr	r3, [pc, #500]	@ (8012660 <invoke+0x334>)
 801246c:	9303      	str	r3, [sp, #12]
 801246e:	4b7d      	ldr	r3, [pc, #500]	@ (8012664 <invoke+0x338>)
 8012470:	9302      	str	r3, [sp, #8]
 8012472:	4b7d      	ldr	r3, [pc, #500]	@ (8012668 <invoke+0x33c>)
 8012474:	9301      	str	r3, [sp, #4]
 8012476:	4b7d      	ldr	r3, [pc, #500]	@ (801266c <invoke+0x340>)
 8012478:	9300      	str	r3, [sp, #0]
 801247a:	464b      	mov	r3, r9
 801247c:	4652      	mov	r2, sl
 801247e:	4651      	mov	r1, sl
 8012480:	f506 4080 	add.w	r0, r6, #16384	@ 0x4000
 8012484:	f7fd feda 	bl	801023c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>
/* layer 5:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[16384],32,32,32,(const q7_t*) weight5,bias5,scales5,0,128,-128,127,&buffer0[0],32,32,16,sbuf);
 8012488:	970b      	str	r7, [sp, #44]	@ 0x2c
 801248a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801248e:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8012492:	f8cd 9020 	str.w	r9, [sp, #32]
 8012496:	9607      	str	r6, [sp, #28]
 8012498:	f8cd b018 	str.w	fp, [sp, #24]
 801249c:	9405      	str	r4, [sp, #20]
 801249e:	2280      	movs	r2, #128	@ 0x80
 80124a0:	9204      	str	r2, [sp, #16]
 80124a2:	2200      	movs	r2, #0
 80124a4:	9203      	str	r2, [sp, #12]
 80124a6:	4b72      	ldr	r3, [pc, #456]	@ (8012670 <invoke+0x344>)
 80124a8:	9302      	str	r3, [sp, #8]
 80124aa:	4b72      	ldr	r3, [pc, #456]	@ (8012674 <invoke+0x348>)
 80124ac:	9301      	str	r3, [sp, #4]
 80124ae:	4b72      	ldr	r3, [pc, #456]	@ (8012678 <invoke+0x34c>)
 80124b0:	9300      	str	r3, [sp, #0]
 80124b2:	464b      	mov	r3, r9
 80124b4:	464a      	mov	r2, r9
 80124b6:	4649      	mov	r1, r9
 80124b8:	f506 4080 	add.w	r0, r6, #16384	@ 0x4000
 80124bc:	f00c fa90 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 6:CONV_2D */
convolve_1x1_s8_ch16_fpreq(&buffer0[0],32,32,16,(const q7_t*) weight6,bias6,scales6,-128,0,-128,127,&buffer0[16384],32,32,48,sbuf);
 80124c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80124c2:	2230      	movs	r2, #48	@ 0x30
 80124c4:	920a      	str	r2, [sp, #40]	@ 0x28
 80124c6:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 80124ca:	f8cd 9020 	str.w	r9, [sp, #32]
 80124ce:	f506 4380 	add.w	r3, r6, #16384	@ 0x4000
 80124d2:	9307      	str	r3, [sp, #28]
 80124d4:	f8cd b018 	str.w	fp, [sp, #24]
 80124d8:	9405      	str	r4, [sp, #20]
 80124da:	2200      	movs	r2, #0
 80124dc:	9204      	str	r2, [sp, #16]
 80124de:	9403      	str	r4, [sp, #12]
 80124e0:	4b66      	ldr	r3, [pc, #408]	@ (801267c <invoke+0x350>)
 80124e2:	9302      	str	r3, [sp, #8]
 80124e4:	4b66      	ldr	r3, [pc, #408]	@ (8012680 <invoke+0x354>)
 80124e6:	9301      	str	r3, [sp, #4]
 80124e8:	4b66      	ldr	r3, [pc, #408]	@ (8012684 <invoke+0x358>)
 80124ea:	9300      	str	r3, [sp, #0]
 80124ec:	4643      	mov	r3, r8
 80124ee:	464a      	mov	r2, r9
 80124f0:	4649      	mov	r1, r9
 80124f2:	4630      	mov	r0, r6
 80124f4:	f00b ff0c 	bl	801e310 <convolve_1x1_s8_ch16_fpreq>
/* layer 7:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[16384],32,32,48,(const q7_t*) CHWweight7,offsetBias7,offsetRBias7,scales7,-128,128,-128,127,&buffer0[16384],32,32,48,sbuf,-128);
 80124f8:	940d      	str	r4, [sp, #52]	@ 0x34
 80124fa:	970c      	str	r7, [sp, #48]	@ 0x30
 80124fc:	2230      	movs	r2, #48	@ 0x30
 80124fe:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012500:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8012504:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8012508:	f506 4380 	add.w	r3, r6, #16384	@ 0x4000
 801250c:	9308      	str	r3, [sp, #32]
 801250e:	f8cd b01c 	str.w	fp, [sp, #28]
 8012512:	9406      	str	r4, [sp, #24]
 8012514:	2280      	movs	r2, #128	@ 0x80
 8012516:	9205      	str	r2, [sp, #20]
 8012518:	9404      	str	r4, [sp, #16]
 801251a:	4b5b      	ldr	r3, [pc, #364]	@ (8012688 <invoke+0x35c>)
 801251c:	9303      	str	r3, [sp, #12]
 801251e:	4b5b      	ldr	r3, [pc, #364]	@ (801268c <invoke+0x360>)
 8012520:	9302      	str	r3, [sp, #8]
 8012522:	4b5b      	ldr	r3, [pc, #364]	@ (8012690 <invoke+0x364>)
 8012524:	9301      	str	r3, [sp, #4]
 8012526:	4b5b      	ldr	r3, [pc, #364]	@ (8012694 <invoke+0x368>)
 8012528:	9300      	str	r3, [sp, #0]
 801252a:	2330      	movs	r3, #48	@ 0x30
 801252c:	464a      	mov	r2, r9
 801252e:	4649      	mov	r1, r9
 8012530:	f506 4080 	add.w	r0, r6, #16384	@ 0x4000
 8012534:	f7fd fa98 	bl	800fa68 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
/* layer 8:CONV_2D */
convolve_1x1_s8_ch48_fpreq(&buffer0[16384],32,32,48,(const q7_t*) weight8,bias8,scales8,14,128,-128,127,&buffer0[65536],32,32,16,sbuf);
 8012538:	970b      	str	r7, [sp, #44]	@ 0x2c
 801253a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801253e:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8012542:	f8cd 9020 	str.w	r9, [sp, #32]
 8012546:	f506 3380 	add.w	r3, r6, #65536	@ 0x10000
 801254a:	9307      	str	r3, [sp, #28]
 801254c:	f8cd b018 	str.w	fp, [sp, #24]
 8012550:	9405      	str	r4, [sp, #20]
 8012552:	2380      	movs	r3, #128	@ 0x80
 8012554:	9304      	str	r3, [sp, #16]
 8012556:	230e      	movs	r3, #14
 8012558:	9303      	str	r3, [sp, #12]
 801255a:	4b4f      	ldr	r3, [pc, #316]	@ (8012698 <invoke+0x36c>)
 801255c:	9302      	str	r3, [sp, #8]
 801255e:	4b4f      	ldr	r3, [pc, #316]	@ (801269c <invoke+0x370>)
 8012560:	9301      	str	r3, [sp, #4]
 8012562:	4b4f      	ldr	r3, [pc, #316]	@ (80126a0 <invoke+0x374>)
 8012564:	9300      	str	r3, [sp, #0]
 8012566:	2330      	movs	r3, #48	@ 0x30
 8012568:	464a      	mov	r2, r9
 801256a:	4649      	mov	r1, r9
 801256c:	f506 4080 	add.w	r0, r6, #16384	@ 0x4000
 8012570:	f00c f882 	bl	801e678 <convolve_1x1_s8_ch48_fpreq>
/* layer 9:ADD */
add_fpreq(16384, &buffer0[0],0.057521824,0,&buffer0[65536],0.10736182,14,0.10652236,12,&buffer0[81920]);
 8012574:	ed9f 8a4b 	vldr	s16, [pc, #300]	@ 80126a4 <invoke+0x378>
 8012578:	f506 33a0 	add.w	r3, r6, #81920	@ 0x14000
 801257c:	eef2 2a08 	vmov.f32	s5, #40	@ 0x41400000  12.0
 8012580:	ed9f 2a49 	vldr	s4, [pc, #292]	@ 80126a8 <invoke+0x37c>
 8012584:	eef2 1a0c 	vmov.f32	s3, #44	@ 0x41600000  14.0
 8012588:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 80126ac <invoke+0x380>
 801258c:	f5a3 4280 	sub.w	r2, r3, #16384	@ 0x4000
 8012590:	eef0 0a48 	vmov.f32	s1, s16
 8012594:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 80126b0 <invoke+0x384>
 8012598:	4631      	mov	r1, r6
 801259a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801259e:	f00b fe00 	bl	801e1a2 <add_fpreq>
/* layer 10:CONV_2D */
convolve_1x1_s8_ch16_fpreq(&buffer0[81920],32,32,16,(const q7_t*) weight9,bias9,scales9,-128,-12,-128,127,&buffer0[6144],32,32,48,sbuf);
 80125a2:	970b      	str	r7, [sp, #44]	@ 0x2c
 80125a4:	2330      	movs	r3, #48	@ 0x30
 80125a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80125a8:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 80125ac:	f8cd 9020 	str.w	r9, [sp, #32]
 80125b0:	f506 5ac0 	add.w	sl, r6, #6144	@ 0x1800
 80125b4:	f8cd a01c 	str.w	sl, [sp, #28]
 80125b8:	f8cd b018 	str.w	fp, [sp, #24]
 80125bc:	9405      	str	r4, [sp, #20]
 80125be:	f06f 030b 	mvn.w	r3, #11
 80125c2:	9304      	str	r3, [sp, #16]
 80125c4:	9403      	str	r4, [sp, #12]
 80125c6:	4b3b      	ldr	r3, [pc, #236]	@ (80126b4 <invoke+0x388>)
 80125c8:	9302      	str	r3, [sp, #8]
 80125ca:	4b3b      	ldr	r3, [pc, #236]	@ (80126b8 <invoke+0x38c>)
 80125cc:	9301      	str	r3, [sp, #4]
 80125ce:	4b3b      	ldr	r3, [pc, #236]	@ (80126bc <invoke+0x390>)
 80125d0:	9300      	str	r3, [sp, #0]
 80125d2:	4643      	mov	r3, r8
 80125d4:	464a      	mov	r2, r9
 80125d6:	4649      	mov	r1, r9
 80125d8:	f506 30a0 	add.w	r0, r6, #81920	@ 0x14000
 80125dc:	f00b fe98 	bl	801e310 <convolve_1x1_s8_ch16_fpreq>
/* layer 11:DEPTHWISE_CONV_2D */
depthwise_kernel7x7_stride2_inplace_CHW_fpreq(&buffer0[6144],32,32,48,(const q7_t*) CHWweight10,offsetBias10,offsetRBias10,scales10,-128,128,-128,127,&buffer0[6144],16,16,48,sbuf,-128);
 80125e0:	940d      	str	r4, [sp, #52]	@ 0x34
 80125e2:	970c      	str	r7, [sp, #48]	@ 0x30
 80125e4:	2330      	movs	r3, #48	@ 0x30
 80125e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80125e8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80125ec:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 80125f0:	f8cd a020 	str.w	sl, [sp, #32]
 80125f4:	f8cd b01c 	str.w	fp, [sp, #28]
 80125f8:	9406      	str	r4, [sp, #24]
 80125fa:	2380      	movs	r3, #128	@ 0x80
 80125fc:	9305      	str	r3, [sp, #20]
 80125fe:	9404      	str	r4, [sp, #16]
 8012600:	4b2f      	ldr	r3, [pc, #188]	@ (80126c0 <invoke+0x394>)
 8012602:	9303      	str	r3, [sp, #12]
 8012604:	4b2f      	ldr	r3, [pc, #188]	@ (80126c4 <invoke+0x398>)
 8012606:	9302      	str	r3, [sp, #8]
 8012608:	4b2f      	ldr	r3, [pc, #188]	@ (80126c8 <invoke+0x39c>)
 801260a:	9301      	str	r3, [sp, #4]
 801260c:	4b2f      	ldr	r3, [pc, #188]	@ (80126cc <invoke+0x3a0>)
 801260e:	9300      	str	r3, [sp, #0]
 8012610:	2330      	movs	r3, #48	@ 0x30
 8012612:	464a      	mov	r2, r9
 8012614:	4649      	mov	r1, r9
 8012616:	4650      	mov	r0, sl
 8012618:	f7ff f948 	bl	80118ac <depthwise_kernel7x7_stride2_inplace_CHW_fpreq>
/* layer 12:CONV_2D */
convolve_1x1_s8_ch48_fpreq(&buffer0[6144],16,16,48,(const q7_t*) weight11,bias11,scales11,-5,128,-128,127,&buffer0[0],16,16,24,sbuf);
 801261c:	970b      	str	r7, [sp, #44]	@ 0x2c
 801261e:	2318      	movs	r3, #24
 8012620:	e056      	b.n	80126d0 <invoke+0x3a4>
 8012622:	bf00      	nop
 8012624:	2003c94c 	.word	0x2003c94c
 8012628:	2001e744 	.word	0x2001e744
 801262c:	080acd84 	.word	0x080acd84
 8012630:	080acdc4 	.word	0x080acdc4
 8012634:	080ace04 	.word	0x080ace04
 8012638:	080acc34 	.word	0x080acc34
 801263c:	080acc74 	.word	0x080acc74
 8012640:	080accb4 	.word	0x080accb4
 8012644:	080accf4 	.word	0x080accf4
 8012648:	080acb74 	.word	0x080acb74
 801264c:	080acb94 	.word	0x080acb94
 8012650:	080acbb4 	.word	0x080acbb4
 8012654:	080ac974 	.word	0x080ac974
 8012658:	080ac9f4 	.word	0x080ac9f4
 801265c:	080aca74 	.word	0x080aca74
 8012660:	080ac6d4 	.word	0x080ac6d4
 8012664:	080ac754 	.word	0x080ac754
 8012668:	080ac7d4 	.word	0x080ac7d4
 801266c:	080ac854 	.word	0x080ac854
 8012670:	080ac454 	.word	0x080ac454
 8012674:	080ac494 	.word	0x080ac494
 8012678:	080ac4d4 	.word	0x080ac4d4
 801267c:	080abfd4 	.word	0x080abfd4
 8012680:	080ac094 	.word	0x080ac094
 8012684:	080ac154 	.word	0x080ac154
 8012688:	080abbe4 	.word	0x080abbe4
 801268c:	080abca4 	.word	0x080abca4
 8012690:	080abd64 	.word	0x080abd64
 8012694:	080abe24 	.word	0x080abe24
 8012698:	080ab864 	.word	0x080ab864
 801269c:	080ab8a4 	.word	0x080ab8a4
 80126a0:	080ab8e4 	.word	0x080ab8e4
 80126a4:	00000000 	.word	0x00000000
 80126a8:	3dda2865 	.word	0x3dda2865
 80126ac:	3ddbe084 	.word	0x3ddbe084
 80126b0:	3d6b9c01 	.word	0x3d6b9c01
 80126b4:	080ab3e4 	.word	0x080ab3e4
 80126b8:	080ab4a4 	.word	0x080ab4a4
 80126bc:	080ab564 	.word	0x080ab564
 80126c0:	080aa874 	.word	0x080aa874
 80126c4:	080aa934 	.word	0x080aa934
 80126c8:	080aa9f4 	.word	0x080aa9f4
 80126cc:	080aaab4 	.word	0x080aaab4
 80126d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80126d2:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 80126d6:	f8cd 8020 	str.w	r8, [sp, #32]
 80126da:	9607      	str	r6, [sp, #28]
 80126dc:	f8cd b018 	str.w	fp, [sp, #24]
 80126e0:	9405      	str	r4, [sp, #20]
 80126e2:	2380      	movs	r3, #128	@ 0x80
 80126e4:	9304      	str	r3, [sp, #16]
 80126e6:	f06f 0304 	mvn.w	r3, #4
 80126ea:	9303      	str	r3, [sp, #12]
 80126ec:	4bb4      	ldr	r3, [pc, #720]	@ (80129c0 <invoke+0x694>)
 80126ee:	9302      	str	r3, [sp, #8]
 80126f0:	4bb4      	ldr	r3, [pc, #720]	@ (80129c4 <invoke+0x698>)
 80126f2:	9301      	str	r3, [sp, #4]
 80126f4:	4bb4      	ldr	r3, [pc, #720]	@ (80129c8 <invoke+0x69c>)
 80126f6:	9300      	str	r3, [sp, #0]
 80126f8:	2330      	movs	r3, #48	@ 0x30
 80126fa:	4642      	mov	r2, r8
 80126fc:	4641      	mov	r1, r8
 80126fe:	4650      	mov	r0, sl
 8012700:	f00b ffba 	bl	801e678 <convolve_1x1_s8_ch48_fpreq>
/* layer 13:CONV_2D */
convolve_1x1_s8_ch24_fpreq(&buffer0[0],16,16,24,(const q7_t*) weight12,bias12,scales12,-128,5,-128,127,&buffer0[6144],16,16,120,sbuf);
 8012704:	970b      	str	r7, [sp, #44]	@ 0x2c
 8012706:	f04f 0978 	mov.w	r9, #120	@ 0x78
 801270a:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 801270e:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8012712:	f8cd 8020 	str.w	r8, [sp, #32]
 8012716:	f8cd a01c 	str.w	sl, [sp, #28]
 801271a:	f8cd b018 	str.w	fp, [sp, #24]
 801271e:	9405      	str	r4, [sp, #20]
 8012720:	2305      	movs	r3, #5
 8012722:	9304      	str	r3, [sp, #16]
 8012724:	9403      	str	r4, [sp, #12]
 8012726:	4ba9      	ldr	r3, [pc, #676]	@ (80129cc <invoke+0x6a0>)
 8012728:	9302      	str	r3, [sp, #8]
 801272a:	4ba9      	ldr	r3, [pc, #676]	@ (80129d0 <invoke+0x6a4>)
 801272c:	9301      	str	r3, [sp, #4]
 801272e:	4ba9      	ldr	r3, [pc, #676]	@ (80129d4 <invoke+0x6a8>)
 8012730:	9300      	str	r3, [sp, #0]
 8012732:	2318      	movs	r3, #24
 8012734:	4642      	mov	r2, r8
 8012736:	4641      	mov	r1, r8
 8012738:	4630      	mov	r0, r6
 801273a:	f00b fec3 	bl	801e4c4 <convolve_1x1_s8_ch24_fpreq>
/* layer 14:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[6144],16,16,120,(const q7_t*) CHWweight13,offsetBias13,offsetRBias13,scales13,-128,128,-128,127,&buffer0[6144],16,16,120,sbuf,-128);
 801273e:	940d      	str	r4, [sp, #52]	@ 0x34
 8012740:	970c      	str	r7, [sp, #48]	@ 0x30
 8012742:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 8012746:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801274a:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 801274e:	f8cd a020 	str.w	sl, [sp, #32]
 8012752:	f8cd b01c 	str.w	fp, [sp, #28]
 8012756:	9406      	str	r4, [sp, #24]
 8012758:	2380      	movs	r3, #128	@ 0x80
 801275a:	9305      	str	r3, [sp, #20]
 801275c:	9404      	str	r4, [sp, #16]
 801275e:	4b9e      	ldr	r3, [pc, #632]	@ (80129d8 <invoke+0x6ac>)
 8012760:	9303      	str	r3, [sp, #12]
 8012762:	4b9e      	ldr	r3, [pc, #632]	@ (80129dc <invoke+0x6b0>)
 8012764:	9302      	str	r3, [sp, #8]
 8012766:	4b9e      	ldr	r3, [pc, #632]	@ (80129e0 <invoke+0x6b4>)
 8012768:	9301      	str	r3, [sp, #4]
 801276a:	4b9e      	ldr	r3, [pc, #632]	@ (80129e4 <invoke+0x6b8>)
 801276c:	9300      	str	r3, [sp, #0]
 801276e:	464b      	mov	r3, r9
 8012770:	4642      	mov	r2, r8
 8012772:	4641      	mov	r1, r8
 8012774:	4650      	mov	r0, sl
 8012776:	f7fd f977 	bl	800fa68 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
/* layer 15:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[6144],16,16,120,(const q7_t*) weight14,bias14,scales14,-34,128,-128,127,&buffer0[36864],16,16,24,sbuf);
 801277a:	970b      	str	r7, [sp, #44]	@ 0x2c
 801277c:	2318      	movs	r3, #24
 801277e:	930a      	str	r3, [sp, #40]	@ 0x28
 8012780:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8012784:	f8cd 8020 	str.w	r8, [sp, #32]
 8012788:	f506 4310 	add.w	r3, r6, #36864	@ 0x9000
 801278c:	9307      	str	r3, [sp, #28]
 801278e:	f8cd b018 	str.w	fp, [sp, #24]
 8012792:	9405      	str	r4, [sp, #20]
 8012794:	2380      	movs	r3, #128	@ 0x80
 8012796:	9304      	str	r3, [sp, #16]
 8012798:	f06f 0321 	mvn.w	r3, #33	@ 0x21
 801279c:	9303      	str	r3, [sp, #12]
 801279e:	4b92      	ldr	r3, [pc, #584]	@ (80129e8 <invoke+0x6bc>)
 80127a0:	9302      	str	r3, [sp, #8]
 80127a2:	4b92      	ldr	r3, [pc, #584]	@ (80129ec <invoke+0x6c0>)
 80127a4:	9301      	str	r3, [sp, #4]
 80127a6:	4b92      	ldr	r3, [pc, #584]	@ (80129f0 <invoke+0x6c4>)
 80127a8:	9300      	str	r3, [sp, #0]
 80127aa:	464b      	mov	r3, r9
 80127ac:	4642      	mov	r2, r8
 80127ae:	4641      	mov	r1, r8
 80127b0:	4650      	mov	r0, sl
 80127b2:	f00c f915 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 16:ADD */
add_fpreq(6144, &buffer0[0],0.04381648,-5,&buffer0[36864],0.05460287,-34,0.06156369,-11,&buffer0[43008]);
 80127b6:	f506 4328 	add.w	r3, r6, #43008	@ 0xa800
 80127ba:	eefa 2a06 	vmov.f32	s5, #166	@ 0xc1300000 -11.0
 80127be:	ed9f 2a8d 	vldr	s4, [pc, #564]	@ 80129f4 <invoke+0x6c8>
 80127c2:	eddf 1a8d 	vldr	s3, [pc, #564]	@ 80129f8 <invoke+0x6cc>
 80127c6:	ed9f 1a8d 	vldr	s2, [pc, #564]	@ 80129fc <invoke+0x6d0>
 80127ca:	f5a3 52c0 	sub.w	r2, r3, #6144	@ 0x1800
 80127ce:	eef9 0a04 	vmov.f32	s1, #148	@ 0xc0a00000 -5.0
 80127d2:	ed9f 0a8b 	vldr	s0, [pc, #556]	@ 8012a00 <invoke+0x6d4>
 80127d6:	4631      	mov	r1, r6
 80127d8:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 80127dc:	f00b fce1 	bl	801e1a2 <add_fpreq>
/* layer 17:CONV_2D */
convolve_1x1_s8_ch24_fpreq(&buffer0[43008],16,16,24,(const q7_t*) weight15,bias15,scales15,-128,11,-128,127,&buffer0[2560],16,16,120,sbuf);
 80127e0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80127e2:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 80127e6:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 80127ea:	f8cd 8020 	str.w	r8, [sp, #32]
 80127ee:	f506 6a20 	add.w	sl, r6, #2560	@ 0xa00
 80127f2:	f8cd a01c 	str.w	sl, [sp, #28]
 80127f6:	f8cd b018 	str.w	fp, [sp, #24]
 80127fa:	9405      	str	r4, [sp, #20]
 80127fc:	230b      	movs	r3, #11
 80127fe:	9304      	str	r3, [sp, #16]
 8012800:	9403      	str	r4, [sp, #12]
 8012802:	4b80      	ldr	r3, [pc, #512]	@ (8012a04 <invoke+0x6d8>)
 8012804:	9302      	str	r3, [sp, #8]
 8012806:	4b80      	ldr	r3, [pc, #512]	@ (8012a08 <invoke+0x6dc>)
 8012808:	9301      	str	r3, [sp, #4]
 801280a:	4b80      	ldr	r3, [pc, #512]	@ (8012a0c <invoke+0x6e0>)
 801280c:	9300      	str	r3, [sp, #0]
 801280e:	2318      	movs	r3, #24
 8012810:	4642      	mov	r2, r8
 8012812:	4641      	mov	r1, r8
 8012814:	f506 4028 	add.w	r0, r6, #43008	@ 0xa800
 8012818:	f00b fe54 	bl	801e4c4 <convolve_1x1_s8_ch24_fpreq>
/* layer 18:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[2560],16,16,120,(const q7_t*) CHWweight16,offsetBias16,offsetRBias16,scales16,-128,128,-128,127,&buffer0[2560],8,8,120,sbuf,-128);
 801281c:	940d      	str	r4, [sp, #52]	@ 0x34
 801281e:	970c      	str	r7, [sp, #48]	@ 0x30
 8012820:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 8012824:	950a      	str	r5, [sp, #40]	@ 0x28
 8012826:	9509      	str	r5, [sp, #36]	@ 0x24
 8012828:	f8cd a020 	str.w	sl, [sp, #32]
 801282c:	f8cd b01c 	str.w	fp, [sp, #28]
 8012830:	9406      	str	r4, [sp, #24]
 8012832:	2380      	movs	r3, #128	@ 0x80
 8012834:	9305      	str	r3, [sp, #20]
 8012836:	9404      	str	r4, [sp, #16]
 8012838:	4b75      	ldr	r3, [pc, #468]	@ (8012a10 <invoke+0x6e4>)
 801283a:	9303      	str	r3, [sp, #12]
 801283c:	4b75      	ldr	r3, [pc, #468]	@ (8012a14 <invoke+0x6e8>)
 801283e:	9302      	str	r3, [sp, #8]
 8012840:	4b75      	ldr	r3, [pc, #468]	@ (8012a18 <invoke+0x6ec>)
 8012842:	9301      	str	r3, [sp, #4]
 8012844:	4b75      	ldr	r3, [pc, #468]	@ (8012a1c <invoke+0x6f0>)
 8012846:	9300      	str	r3, [sp, #0]
 8012848:	464b      	mov	r3, r9
 801284a:	4642      	mov	r2, r8
 801284c:	4641      	mov	r1, r8
 801284e:	4650      	mov	r0, sl
 8012850:	f7fd fcf4 	bl	801023c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>
/* layer 19:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,120,(const q7_t*) weight17,bias17,scales17,0,128,-128,127,&buffer0[0],8,8,40,sbuf);
 8012854:	970b      	str	r7, [sp, #44]	@ 0x2c
 8012856:	2328      	movs	r3, #40	@ 0x28
 8012858:	930a      	str	r3, [sp, #40]	@ 0x28
 801285a:	9509      	str	r5, [sp, #36]	@ 0x24
 801285c:	9508      	str	r5, [sp, #32]
 801285e:	9607      	str	r6, [sp, #28]
 8012860:	f8cd b018 	str.w	fp, [sp, #24]
 8012864:	9405      	str	r4, [sp, #20]
 8012866:	2380      	movs	r3, #128	@ 0x80
 8012868:	9304      	str	r3, [sp, #16]
 801286a:	2300      	movs	r3, #0
 801286c:	9303      	str	r3, [sp, #12]
 801286e:	4b6c      	ldr	r3, [pc, #432]	@ (8012a20 <invoke+0x6f4>)
 8012870:	9302      	str	r3, [sp, #8]
 8012872:	4b6c      	ldr	r3, [pc, #432]	@ (8012a24 <invoke+0x6f8>)
 8012874:	9301      	str	r3, [sp, #4]
 8012876:	4b6c      	ldr	r3, [pc, #432]	@ (8012a28 <invoke+0x6fc>)
 8012878:	9300      	str	r3, [sp, #0]
 801287a:	464b      	mov	r3, r9
 801287c:	462a      	mov	r2, r5
 801287e:	4629      	mov	r1, r5
 8012880:	4650      	mov	r0, sl
 8012882:	f00c f8ad 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 20:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[0],8,8,40,(const q7_t*) weight18,bias18,scales18,-128,0,-128,127,&buffer0[2560],8,8,160,sbuf);
 8012886:	970b      	str	r7, [sp, #44]	@ 0x2c
 8012888:	f04f 09a0 	mov.w	r9, #160	@ 0xa0
 801288c:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8012890:	9509      	str	r5, [sp, #36]	@ 0x24
 8012892:	9508      	str	r5, [sp, #32]
 8012894:	f8cd a01c 	str.w	sl, [sp, #28]
 8012898:	f8cd b018 	str.w	fp, [sp, #24]
 801289c:	9405      	str	r4, [sp, #20]
 801289e:	2300      	movs	r3, #0
 80128a0:	9304      	str	r3, [sp, #16]
 80128a2:	9403      	str	r4, [sp, #12]
 80128a4:	4b61      	ldr	r3, [pc, #388]	@ (8012a2c <invoke+0x700>)
 80128a6:	9302      	str	r3, [sp, #8]
 80128a8:	4b61      	ldr	r3, [pc, #388]	@ (8012a30 <invoke+0x704>)
 80128aa:	9301      	str	r3, [sp, #4]
 80128ac:	4b61      	ldr	r3, [pc, #388]	@ (8012a34 <invoke+0x708>)
 80128ae:	9300      	str	r3, [sp, #0]
 80128b0:	2328      	movs	r3, #40	@ 0x28
 80128b2:	462a      	mov	r2, r5
 80128b4:	4629      	mov	r1, r5
 80128b6:	4630      	mov	r0, r6
 80128b8:	f00c f892 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 21:DEPTHWISE_CONV_2D */
depthwise_kernel7x7_stride1_inplace_CHW_fpreq(&buffer0[2560],8,8,160,(const q7_t*) CHWweight19,offsetBias19,offsetRBias19,scales19,-128,128,-128,127,&buffer0[2560],8,8,160,sbuf,-128);
 80128bc:	940d      	str	r4, [sp, #52]	@ 0x34
 80128be:	970c      	str	r7, [sp, #48]	@ 0x30
 80128c0:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 80128c4:	950a      	str	r5, [sp, #40]	@ 0x28
 80128c6:	9509      	str	r5, [sp, #36]	@ 0x24
 80128c8:	f8cd a020 	str.w	sl, [sp, #32]
 80128cc:	f8cd b01c 	str.w	fp, [sp, #28]
 80128d0:	9406      	str	r4, [sp, #24]
 80128d2:	2380      	movs	r3, #128	@ 0x80
 80128d4:	9305      	str	r3, [sp, #20]
 80128d6:	9404      	str	r4, [sp, #16]
 80128d8:	4b57      	ldr	r3, [pc, #348]	@ (8012a38 <invoke+0x70c>)
 80128da:	9303      	str	r3, [sp, #12]
 80128dc:	4b57      	ldr	r3, [pc, #348]	@ (8012a3c <invoke+0x710>)
 80128de:	9302      	str	r3, [sp, #8]
 80128e0:	4b57      	ldr	r3, [pc, #348]	@ (8012a40 <invoke+0x714>)
 80128e2:	9301      	str	r3, [sp, #4]
 80128e4:	4b57      	ldr	r3, [pc, #348]	@ (8012a44 <invoke+0x718>)
 80128e6:	9300      	str	r3, [sp, #0]
 80128e8:	464b      	mov	r3, r9
 80128ea:	462a      	mov	r2, r5
 80128ec:	4629      	mov	r1, r5
 80128ee:	4650      	mov	r0, sl
 80128f0:	f7fe fbce 	bl	8011090 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq>
/* layer 22:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,160,(const q7_t*) weight20,bias20,scales20,22,128,-128,127,&buffer0[12800],8,8,40,sbuf);
 80128f4:	970b      	str	r7, [sp, #44]	@ 0x2c
 80128f6:	2328      	movs	r3, #40	@ 0x28
 80128f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80128fa:	9509      	str	r5, [sp, #36]	@ 0x24
 80128fc:	9508      	str	r5, [sp, #32]
 80128fe:	f506 5848 	add.w	r8, r6, #12800	@ 0x3200
 8012902:	f8cd 801c 	str.w	r8, [sp, #28]
 8012906:	f8cd b018 	str.w	fp, [sp, #24]
 801290a:	9405      	str	r4, [sp, #20]
 801290c:	2380      	movs	r3, #128	@ 0x80
 801290e:	9304      	str	r3, [sp, #16]
 8012910:	2316      	movs	r3, #22
 8012912:	9303      	str	r3, [sp, #12]
 8012914:	4b4c      	ldr	r3, [pc, #304]	@ (8012a48 <invoke+0x71c>)
 8012916:	9302      	str	r3, [sp, #8]
 8012918:	4b4c      	ldr	r3, [pc, #304]	@ (8012a4c <invoke+0x720>)
 801291a:	9301      	str	r3, [sp, #4]
 801291c:	4b4c      	ldr	r3, [pc, #304]	@ (8012a50 <invoke+0x724>)
 801291e:	9300      	str	r3, [sp, #0]
 8012920:	464b      	mov	r3, r9
 8012922:	462a      	mov	r2, r5
 8012924:	4629      	mov	r1, r5
 8012926:	4650      	mov	r0, sl
 8012928:	f00c f85a 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 23:ADD */
add_fpreq(2560, &buffer0[0],0.036471475,0,&buffer0[12800],0.031147331,22,0.0372383,3,&buffer0[15360]);
 801292c:	f506 5a70 	add.w	sl, r6, #15360	@ 0x3c00
 8012930:	4653      	mov	r3, sl
 8012932:	eef0 2a08 	vmov.f32	s5, #8	@ 0x40400000  3.0
 8012936:	ed9f 2a47 	vldr	s4, [pc, #284]	@ 8012a54 <invoke+0x728>
 801293a:	eef3 1a06 	vmov.f32	s3, #54	@ 0x41b00000  22.0
 801293e:	ed9f 1a46 	vldr	s2, [pc, #280]	@ 8012a58 <invoke+0x72c>
 8012942:	4642      	mov	r2, r8
 8012944:	eef0 0a48 	vmov.f32	s1, s16
 8012948:	ed9f 0a44 	vldr	s0, [pc, #272]	@ 8012a5c <invoke+0x730>
 801294c:	4631      	mov	r1, r6
 801294e:	f44f 6020 	mov.w	r0, #2560	@ 0xa00
 8012952:	f00b fc26 	bl	801e1a2 <add_fpreq>
/* layer 24:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8012956:	970b      	str	r7, [sp, #44]	@ 0x2c
 8012958:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 801295c:	9509      	str	r5, [sp, #36]	@ 0x24
 801295e:	9508      	str	r5, [sp, #32]
 8012960:	f506 5894 	add.w	r8, r6, #4736	@ 0x1280
 8012964:	f8cd 801c 	str.w	r8, [sp, #28]
 8012968:	f8cd b018 	str.w	fp, [sp, #24]
 801296c:	9405      	str	r4, [sp, #20]
 801296e:	f06f 0302 	mvn.w	r3, #2
 8012972:	9304      	str	r3, [sp, #16]
 8012974:	9403      	str	r4, [sp, #12]
 8012976:	4b3a      	ldr	r3, [pc, #232]	@ (8012a60 <invoke+0x734>)
 8012978:	9302      	str	r3, [sp, #8]
 801297a:	4b3a      	ldr	r3, [pc, #232]	@ (8012a64 <invoke+0x738>)
 801297c:	9301      	str	r3, [sp, #4]
 801297e:	4b3a      	ldr	r3, [pc, #232]	@ (8012a68 <invoke+0x73c>)
 8012980:	9300      	str	r3, [sp, #0]
 8012982:	2328      	movs	r3, #40	@ 0x28
 8012984:	462a      	mov	r2, r5
 8012986:	4629      	mov	r1, r5
 8012988:	4650      	mov	r0, sl
 801298a:	f00c f829 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 25:DEPTHWISE_CONV_2D */
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) CHWweight22,offsetBias22,offsetRBias22,scales22,-128,128,-128,127,&buffer0[4736],&buffer0[0],8,8,160,sbuf,-128);
 801298e:	940e      	str	r4, [sp, #56]	@ 0x38
 8012990:	970d      	str	r7, [sp, #52]	@ 0x34
 8012992:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8012996:	950b      	str	r5, [sp, #44]	@ 0x2c
 8012998:	950a      	str	r5, [sp, #40]	@ 0x28
 801299a:	9609      	str	r6, [sp, #36]	@ 0x24
 801299c:	f8cd 8020 	str.w	r8, [sp, #32]
 80129a0:	f8cd b01c 	str.w	fp, [sp, #28]
 80129a4:	9406      	str	r4, [sp, #24]
 80129a6:	2380      	movs	r3, #128	@ 0x80
 80129a8:	9305      	str	r3, [sp, #20]
 80129aa:	9404      	str	r4, [sp, #16]
 80129ac:	4b2f      	ldr	r3, [pc, #188]	@ (8012a6c <invoke+0x740>)
 80129ae:	9303      	str	r3, [sp, #12]
 80129b0:	4b2f      	ldr	r3, [pc, #188]	@ (8012a70 <invoke+0x744>)
 80129b2:	9302      	str	r3, [sp, #8]
 80129b4:	4b2f      	ldr	r3, [pc, #188]	@ (8012a74 <invoke+0x748>)
 80129b6:	9301      	str	r3, [sp, #4]
 80129b8:	4b2f      	ldr	r3, [pc, #188]	@ (8012a78 <invoke+0x74c>)
 80129ba:	9300      	str	r3, [sp, #0]
 80129bc:	e05e      	b.n	8012a7c <invoke+0x750>
 80129be:	bf00      	nop
 80129c0:	080aa334 	.word	0x080aa334
 80129c4:	080aa394 	.word	0x080aa394
 80129c8:	080aa3f4 	.word	0x080aa3f4
 80129cc:	080a9434 	.word	0x080a9434
 80129d0:	080a9614 	.word	0x080a9614
 80129d4:	080a97f4 	.word	0x080a97f4
 80129d8:	080a8a5c 	.word	0x080a8a5c
 80129dc:	080a8c3c 	.word	0x080a8c3c
 80129e0:	080a8e1c 	.word	0x080a8e1c
 80129e4:	080a8ffc 	.word	0x080a8ffc
 80129e8:	080a7e5c 	.word	0x080a7e5c
 80129ec:	080a7ebc 	.word	0x080a7ebc
 80129f0:	080a7f1c 	.word	0x080a7f1c
 80129f4:	3d7c2a35 	.word	0x3d7c2a35
 80129f8:	c2080000 	.word	0xc2080000
 80129fc:	3d5fa742 	.word	0x3d5fa742
 8012a00:	3d3378e9 	.word	0x3d3378e9
 8012a04:	080a6f5c 	.word	0x080a6f5c
 8012a08:	080a713c 	.word	0x080a713c
 8012a0c:	080a731c 	.word	0x080a731c
 8012a10:	080a6584 	.word	0x080a6584
 8012a14:	080a6764 	.word	0x080a6764
 8012a18:	080a6944 	.word	0x080a6944
 8012a1c:	080a6b24 	.word	0x080a6b24
 8012a20:	080a5184 	.word	0x080a5184
 8012a24:	080a5224 	.word	0x080a5224
 8012a28:	080a52c4 	.word	0x080a52c4
 8012a2c:	080a3384 	.word	0x080a3384
 8012a30:	080a3604 	.word	0x080a3604
 8012a34:	080a3884 	.word	0x080a3884
 8012a38:	080a0d64 	.word	0x080a0d64
 8012a3c:	080a0fe4 	.word	0x080a0fe4
 8012a40:	080a1264 	.word	0x080a1264
 8012a44:	080a14e4 	.word	0x080a14e4
 8012a48:	0809f324 	.word	0x0809f324
 8012a4c:	0809f3c4 	.word	0x0809f3c4
 8012a50:	0809f464 	.word	0x0809f464
 8012a54:	3d188730 	.word	0x3d188730
 8012a58:	3cff28b0 	.word	0x3cff28b0
 8012a5c:	3d15631d 	.word	0x3d15631d
 8012a60:	0809d524 	.word	0x0809d524
 8012a64:	0809d7a4 	.word	0x0809d7a4
 8012a68:	0809da24 	.word	0x0809da24
 8012a6c:	0809c304 	.word	0x0809c304
 8012a70:	2000e4c4 	.word	0x2000e4c4
 8012a74:	200081a0 	.word	0x200081a0
 8012a78:	0809c584 	.word	0x0809c584
 8012a7c:	464b      	mov	r3, r9
 8012a7e:	462a      	mov	r2, r5
 8012a80:	4629      	mov	r1, r5
 8012a82:	4640      	mov	r0, r8
 8012a84:	f7fd fefa 	bl	801087c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
/* layer 26:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8012a88:	970c      	str	r7, [sp, #48]	@ 0x30
 8012a8a:	2330      	movs	r3, #48	@ 0x30
 8012a8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012a8e:	950a      	str	r5, [sp, #40]	@ 0x28
 8012a90:	9509      	str	r5, [sp, #36]	@ 0x24
 8012a92:	f506 5388 	add.w	r3, r6, #4352	@ 0x1100
 8012a96:	9308      	str	r3, [sp, #32]
 8012a98:	f506 6aa0 	add.w	sl, r6, #1280	@ 0x500
 8012a9c:	f8cd a01c 	str.w	sl, [sp, #28]
 8012aa0:	f8cd b018 	str.w	fp, [sp, #24]
 8012aa4:	9405      	str	r4, [sp, #20]
 8012aa6:	2380      	movs	r3, #128	@ 0x80
 8012aa8:	9304      	str	r3, [sp, #16]
 8012aaa:	2302      	movs	r3, #2
 8012aac:	9303      	str	r3, [sp, #12]
 8012aae:	4bb6      	ldr	r3, [pc, #728]	@ (8012d88 <invoke+0xa5c>)
 8012ab0:	9302      	str	r3, [sp, #8]
 8012ab2:	4bb6      	ldr	r3, [pc, #728]	@ (8012d8c <invoke+0xa60>)
 8012ab4:	9301      	str	r3, [sp, #4]
 8012ab6:	4bb6      	ldr	r3, [pc, #728]	@ (8012d90 <invoke+0xa64>)
 8012ab8:	9300      	str	r3, [sp, #0]
 8012aba:	464b      	mov	r3, r9
 8012abc:	462a      	mov	r2, r5
 8012abe:	4629      	mov	r1, r5
 8012ac0:	4640      	mov	r0, r8
 8012ac2:	f00c f869 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 27:CONV_2D */
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 8012ac6:	970e      	str	r7, [sp, #56]	@ 0x38
 8012ac8:	f04f 0990 	mov.w	r9, #144	@ 0x90
 8012acc:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 8012ad0:	950c      	str	r5, [sp, #48]	@ 0x30
 8012ad2:	950b      	str	r5, [sp, #44]	@ 0x2c
 8012ad4:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8012ad8:	f506 5824 	add.w	r8, r6, #10496	@ 0x2900
 8012adc:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8012ae0:	f8cd b020 	str.w	fp, [sp, #32]
 8012ae4:	9407      	str	r4, [sp, #28]
 8012ae6:	f06f 0301 	mvn.w	r3, #1
 8012aea:	9306      	str	r3, [sp, #24]
 8012aec:	9405      	str	r4, [sp, #20]
 8012aee:	4ba9      	ldr	r3, [pc, #676]	@ (8012d94 <invoke+0xa68>)
 8012af0:	9304      	str	r3, [sp, #16]
 8012af2:	4ba9      	ldr	r3, [pc, #676]	@ (8012d98 <invoke+0xa6c>)
 8012af4:	9303      	str	r3, [sp, #12]
 8012af6:	230c      	movs	r3, #12
 8012af8:	9302      	str	r3, [sp, #8]
 8012afa:	4ba8      	ldr	r3, [pc, #672]	@ (8012d9c <invoke+0xa70>)
 8012afc:	9301      	str	r3, [sp, #4]
 8012afe:	4ba8      	ldr	r3, [pc, #672]	@ (8012da0 <invoke+0xa74>)
 8012b00:	9300      	str	r3, [sp, #0]
 8012b02:	2330      	movs	r3, #48	@ 0x30
 8012b04:	462a      	mov	r2, r5
 8012b06:	4629      	mov	r1, r5
 8012b08:	4650      	mov	r0, sl
 8012b0a:	f00c f946 	bl	801ed9a <convolve_1x1_s8_fpreq_bitmask_partialCH>
/* layer 28:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) CHWweight25,offsetBias25,offsetRBias25,scales25,-128,128,-128,127,&buffer0[10496],&buffer0[5888],8,8,144,sbuf,-128);
 8012b0e:	940e      	str	r4, [sp, #56]	@ 0x38
 8012b10:	970d      	str	r7, [sp, #52]	@ 0x34
 8012b12:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8012b16:	950b      	str	r5, [sp, #44]	@ 0x2c
 8012b18:	950a      	str	r5, [sp, #40]	@ 0x28
 8012b1a:	f506 53b8 	add.w	r3, r6, #5888	@ 0x1700
 8012b1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b20:	f8cd 8020 	str.w	r8, [sp, #32]
 8012b24:	f8cd b01c 	str.w	fp, [sp, #28]
 8012b28:	9406      	str	r4, [sp, #24]
 8012b2a:	2380      	movs	r3, #128	@ 0x80
 8012b2c:	9305      	str	r3, [sp, #20]
 8012b2e:	9404      	str	r4, [sp, #16]
 8012b30:	4b9c      	ldr	r3, [pc, #624]	@ (8012da4 <invoke+0xa78>)
 8012b32:	9303      	str	r3, [sp, #12]
 8012b34:	4b9c      	ldr	r3, [pc, #624]	@ (8012da8 <invoke+0xa7c>)
 8012b36:	9302      	str	r3, [sp, #8]
 8012b38:	4b9c      	ldr	r3, [pc, #624]	@ (8012dac <invoke+0xa80>)
 8012b3a:	9301      	str	r3, [sp, #4]
 8012b3c:	4b9c      	ldr	r3, [pc, #624]	@ (8012db0 <invoke+0xa84>)
 8012b3e:	9300      	str	r3, [sp, #0]
 8012b40:	464b      	mov	r3, r9
 8012b42:	462a      	mov	r2, r5
 8012b44:	4629      	mov	r1, r5
 8012b46:	4640      	mov	r0, r8
 8012b48:	f7fd f9c2 	bl	800fed0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
/* layer 29:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) weight26,bias26,scales26,17,128,-128,127,&buffer0[19712],&buffer0[10112],8,8,48,sbuf);
 8012b4c:	970c      	str	r7, [sp, #48]	@ 0x30
 8012b4e:	2330      	movs	r3, #48	@ 0x30
 8012b50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012b52:	950a      	str	r5, [sp, #40]	@ 0x28
 8012b54:	9509      	str	r5, [sp, #36]	@ 0x24
 8012b56:	f506 531e 	add.w	r3, r6, #10112	@ 0x2780
 8012b5a:	9308      	str	r3, [sp, #32]
 8012b5c:	f503 5316 	add.w	r3, r3, #9600	@ 0x2580
 8012b60:	9307      	str	r3, [sp, #28]
 8012b62:	f8cd b018 	str.w	fp, [sp, #24]
 8012b66:	9405      	str	r4, [sp, #20]
 8012b68:	2380      	movs	r3, #128	@ 0x80
 8012b6a:	9304      	str	r3, [sp, #16]
 8012b6c:	2311      	movs	r3, #17
 8012b6e:	9303      	str	r3, [sp, #12]
 8012b70:	4b90      	ldr	r3, [pc, #576]	@ (8012db4 <invoke+0xa88>)
 8012b72:	9302      	str	r3, [sp, #8]
 8012b74:	4b90      	ldr	r3, [pc, #576]	@ (8012db8 <invoke+0xa8c>)
 8012b76:	9301      	str	r3, [sp, #4]
 8012b78:	4b90      	ldr	r3, [pc, #576]	@ (8012dbc <invoke+0xa90>)
 8012b7a:	9300      	str	r3, [sp, #0]
 8012b7c:	464b      	mov	r3, r9
 8012b7e:	462a      	mov	r2, r5
 8012b80:	4629      	mov	r1, r5
 8012b82:	4640      	mov	r0, r8
 8012b84:	f00c f808 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 30:ADD */
add_fpreq_bitmask(3072, &buffer0[1280],0.034391046,2,&buffer0[19712],0.027072277,17,0.039104667,6,&buffer0[7040],&buffer0[10496]);
 8012b88:	f506 59dc 	add.w	r9, r6, #7040	@ 0x1b80
 8012b8c:	f8cd 8000 	str.w	r8, [sp]
 8012b90:	464b      	mov	r3, r9
 8012b92:	eef1 2a08 	vmov.f32	s5, #24	@ 0x40c00000  6.0
 8012b96:	ed9f 2a8a 	vldr	s4, [pc, #552]	@ 8012dc0 <invoke+0xa94>
 8012b9a:	eef3 1a01 	vmov.f32	s3, #49	@ 0x41880000  17.0
 8012b9e:	ed9f 1a89 	vldr	s2, [pc, #548]	@ 8012dc4 <invoke+0xa98>
 8012ba2:	f509 5246 	add.w	r2, r9, #12672	@ 0x3180
 8012ba6:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8012baa:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 8012dc8 <invoke+0xa9c>
 8012bae:	4651      	mov	r1, sl
 8012bb0:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8012bb4:	f00b fb42 	bl	801e23c <add_fpreq_bitmask>
/* layer 31:CONV_2D */
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[7040],8,8,48,(const q7_t*)weight27,(const q7_t*)weight27Flash,24,bias27,scales27,-128,-6,-128,127,&buffer0[20096],&buffer0[13568],8,8,192,sbuf);
 8012bb8:	970e      	str	r7, [sp, #56]	@ 0x38
 8012bba:	f04f 0ac0 	mov.w	sl, #192	@ 0xc0
 8012bbe:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8012bc2:	950c      	str	r5, [sp, #48]	@ 0x30
 8012bc4:	950b      	str	r5, [sp, #44]	@ 0x2c
 8012bc6:	f506 5354 	add.w	r3, r6, #13568	@ 0x3500
 8012bca:	930a      	str	r3, [sp, #40]	@ 0x28
 8012bcc:	f506 489d 	add.w	r8, r6, #20096	@ 0x4e80
 8012bd0:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8012bd4:	f8cd b020 	str.w	fp, [sp, #32]
 8012bd8:	9407      	str	r4, [sp, #28]
 8012bda:	f06f 0305 	mvn.w	r3, #5
 8012bde:	9306      	str	r3, [sp, #24]
 8012be0:	9405      	str	r4, [sp, #20]
 8012be2:	4b7a      	ldr	r3, [pc, #488]	@ (8012dcc <invoke+0xaa0>)
 8012be4:	9304      	str	r3, [sp, #16]
 8012be6:	4b7a      	ldr	r3, [pc, #488]	@ (8012dd0 <invoke+0xaa4>)
 8012be8:	9303      	str	r3, [sp, #12]
 8012bea:	2318      	movs	r3, #24
 8012bec:	9302      	str	r3, [sp, #8]
 8012bee:	4b79      	ldr	r3, [pc, #484]	@ (8012dd4 <invoke+0xaa8>)
 8012bf0:	9301      	str	r3, [sp, #4]
 8012bf2:	4b79      	ldr	r3, [pc, #484]	@ (8012dd8 <invoke+0xaac>)
 8012bf4:	9300      	str	r3, [sp, #0]
 8012bf6:	2330      	movs	r3, #48	@ 0x30
 8012bf8:	462a      	mov	r2, r5
 8012bfa:	4629      	mov	r1, r5
 8012bfc:	4648      	mov	r0, r9
 8012bfe:	f00c f8cc 	bl	801ed9a <convolve_1x1_s8_fpreq_bitmask_partialCH>
/* layer 32:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) CHWweight28,offsetBias28,offsetRBias28,scales28,-128,128,-128,127,&buffer0[20096],&buffer0[15104],8,8,192,sbuf,-128);
 8012c02:	940e      	str	r4, [sp, #56]	@ 0x38
 8012c04:	970d      	str	r7, [sp, #52]	@ 0x34
 8012c06:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8012c0a:	950b      	str	r5, [sp, #44]	@ 0x2c
 8012c0c:	950a      	str	r5, [sp, #40]	@ 0x28
 8012c0e:	f506 566c 	add.w	r6, r6, #15104	@ 0x3b00
 8012c12:	9609      	str	r6, [sp, #36]	@ 0x24
 8012c14:	f8cd 8020 	str.w	r8, [sp, #32]
 8012c18:	f8cd b01c 	str.w	fp, [sp, #28]
 8012c1c:	9406      	str	r4, [sp, #24]
 8012c1e:	2380      	movs	r3, #128	@ 0x80
 8012c20:	9305      	str	r3, [sp, #20]
 8012c22:	9404      	str	r4, [sp, #16]
 8012c24:	4b6d      	ldr	r3, [pc, #436]	@ (8012ddc <invoke+0xab0>)
 8012c26:	9303      	str	r3, [sp, #12]
 8012c28:	4b6d      	ldr	r3, [pc, #436]	@ (8012de0 <invoke+0xab4>)
 8012c2a:	9302      	str	r3, [sp, #8]
 8012c2c:	4b6d      	ldr	r3, [pc, #436]	@ (8012de4 <invoke+0xab8>)
 8012c2e:	9301      	str	r3, [sp, #4]
 8012c30:	4b6d      	ldr	r3, [pc, #436]	@ (8012de8 <invoke+0xabc>)
 8012c32:	9300      	str	r3, [sp, #0]
 8012c34:	4653      	mov	r3, sl
 8012c36:	462a      	mov	r2, r5
 8012c38:	4629      	mov	r1, r5
 8012c3a:	4640      	mov	r0, r8
 8012c3c:	f7fd f948 	bl	800fed0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
/* layer 33:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 8012c40:	f506 569c 	add.w	r6, r6, #4992	@ 0x1380
 8012c44:	46ba      	mov	sl, r7
 8012c46:	970c      	str	r7, [sp, #48]	@ 0x30
 8012c48:	2330      	movs	r3, #48	@ 0x30
 8012c4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012c4c:	46a8      	mov	r8, r5
 8012c4e:	950a      	str	r5, [sp, #40]	@ 0x28
 8012c50:	9509      	str	r5, [sp, #36]	@ 0x24
 8012c52:	f5a6 73c0 	sub.w	r3, r6, #384	@ 0x180
 8012c56:	9308      	str	r3, [sp, #32]
 8012c58:	f506 5940 	add.w	r9, r6, #12288	@ 0x3000
 8012c5c:	f8cd 901c 	str.w	r9, [sp, #28]
 8012c60:	465f      	mov	r7, fp
 8012c62:	f8cd b018 	str.w	fp, [sp, #24]
 8012c66:	4625      	mov	r5, r4
 8012c68:	9405      	str	r4, [sp, #20]
 8012c6a:	2380      	movs	r3, #128	@ 0x80
 8012c6c:	9304      	str	r3, [sp, #16]
 8012c6e:	f06f 0307 	mvn.w	r3, #7
 8012c72:	9303      	str	r3, [sp, #12]
 8012c74:	4b5d      	ldr	r3, [pc, #372]	@ (8012dec <invoke+0xac0>)
 8012c76:	9302      	str	r3, [sp, #8]
 8012c78:	4b5d      	ldr	r3, [pc, #372]	@ (8012df0 <invoke+0xac4>)
 8012c7a:	9301      	str	r3, [sp, #4]
 8012c7c:	4b5d      	ldr	r3, [pc, #372]	@ (8012df4 <invoke+0xac8>)
 8012c7e:	9300      	str	r3, [sp, #0]
 8012c80:	23c0      	movs	r3, #192	@ 0xc0
 8012c82:	4642      	mov	r2, r8
 8012c84:	4641      	mov	r1, r8
 8012c86:	4630      	mov	r0, r6
 8012c88:	f00b ff86 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 34:ADD */
add_fpreq_bitmask(3072, &buffer0[7040],0.039104667,6,&buffer0[32384],0.038176756,-8,0.05495224,0,&buffer0[16640],&buffer0[20096]);
 8012c8c:	f5a6 6458 	sub.w	r4, r6, #3456	@ 0xd80
 8012c90:	9600      	str	r6, [sp, #0]
 8012c92:	4623      	mov	r3, r4
 8012c94:	eef0 2a48 	vmov.f32	s5, s16
 8012c98:	ed9f 2a57 	vldr	s4, [pc, #348]	@ 8012df8 <invoke+0xacc>
 8012c9c:	eefa 1a00 	vmov.f32	s3, #160	@ 0xc1000000 -8.0
 8012ca0:	ed9f 1a56 	vldr	s2, [pc, #344]	@ 8012dfc <invoke+0xad0>
 8012ca4:	464a      	mov	r2, r9
 8012ca6:	eef1 0a08 	vmov.f32	s1, #24	@ 0x40c00000  6.0
 8012caa:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 8012dc0 <invoke+0xa94>
 8012cae:	f5a6 514c 	sub.w	r1, r6, #13056	@ 0x3300
 8012cb2:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8012cb6:	f00b fac1 	bl	801e23c <add_fpreq_bitmask>
/* layer 35:CONV_2D */
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 8012cba:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
 8012cbe:	f04f 09f0 	mov.w	r9, #240	@ 0xf0
 8012cc2:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 8012cc6:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8012cca:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
 8012cce:	f506 6340 	add.w	r3, r6, #3072	@ 0xc00
 8012cd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8012cd4:	f503 5be7 	add.w	fp, r3, #7392	@ 0x1ce0
 8012cd8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8012cdc:	9708      	str	r7, [sp, #32]
 8012cde:	9507      	str	r5, [sp, #28]
 8012ce0:	2300      	movs	r3, #0
 8012ce2:	9306      	str	r3, [sp, #24]
 8012ce4:	9505      	str	r5, [sp, #20]
 8012ce6:	4b46      	ldr	r3, [pc, #280]	@ (8012e00 <invoke+0xad4>)
 8012ce8:	9304      	str	r3, [sp, #16]
 8012cea:	4b46      	ldr	r3, [pc, #280]	@ (8012e04 <invoke+0xad8>)
 8012cec:	9303      	str	r3, [sp, #12]
 8012cee:	2318      	movs	r3, #24
 8012cf0:	9302      	str	r3, [sp, #8]
 8012cf2:	4b45      	ldr	r3, [pc, #276]	@ (8012e08 <invoke+0xadc>)
 8012cf4:	9301      	str	r3, [sp, #4]
 8012cf6:	4b45      	ldr	r3, [pc, #276]	@ (8012e0c <invoke+0xae0>)
 8012cf8:	9300      	str	r3, [sp, #0]
 8012cfa:	2330      	movs	r3, #48	@ 0x30
 8012cfc:	4642      	mov	r2, r8
 8012cfe:	4641      	mov	r1, r8
 8012d00:	4620      	mov	r0, r4
 8012d02:	f00c f84a 	bl	801ed9a <convolve_1x1_s8_fpreq_bitmask_partialCH>
/* layer 36:DEPTHWISE_CONV_2D */
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 8012d06:	950e      	str	r5, [sp, #56]	@ 0x38
 8012d08:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8012d0c:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8012d10:	2404      	movs	r4, #4
 8012d12:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012d14:	940a      	str	r4, [sp, #40]	@ 0x28
 8012d16:	f506 539c 	add.w	r3, r6, #4992	@ 0x1380
 8012d1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d1c:	f8cd b020 	str.w	fp, [sp, #32]
 8012d20:	9707      	str	r7, [sp, #28]
 8012d22:	9506      	str	r5, [sp, #24]
 8012d24:	2380      	movs	r3, #128	@ 0x80
 8012d26:	9305      	str	r3, [sp, #20]
 8012d28:	9504      	str	r5, [sp, #16]
 8012d2a:	4b39      	ldr	r3, [pc, #228]	@ (8012e10 <invoke+0xae4>)
 8012d2c:	9303      	str	r3, [sp, #12]
 8012d2e:	4b39      	ldr	r3, [pc, #228]	@ (8012e14 <invoke+0xae8>)
 8012d30:	9302      	str	r3, [sp, #8]
 8012d32:	4b39      	ldr	r3, [pc, #228]	@ (8012e18 <invoke+0xaec>)
 8012d34:	9301      	str	r3, [sp, #4]
 8012d36:	4b39      	ldr	r3, [pc, #228]	@ (8012e1c <invoke+0xaf0>)
 8012d38:	9300      	str	r3, [sp, #0]
 8012d3a:	464b      	mov	r3, r9
 8012d3c:	4642      	mov	r2, r8
 8012d3e:	4641      	mov	r1, r8
 8012d40:	4658      	mov	r0, fp
 8012d42:	f7ff fa50 	bl	80121e6 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask>
/* layer 37:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,240,(const q7_t*) weight32,bias32,scales32,-1,128,-128,127,&buffer0[29024],&buffer0[25568],4,4,96,sbuf);
 8012d46:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8012d4a:	2360      	movs	r3, #96	@ 0x60
 8012d4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012d4e:	940a      	str	r4, [sp, #40]	@ 0x28
 8012d50:	9409      	str	r4, [sp, #36]	@ 0x24
 8012d52:	f506 53ab 	add.w	r3, r6, #5472	@ 0x1560
 8012d56:	9308      	str	r3, [sp, #32]
 8012d58:	f503 6358 	add.w	r3, r3, #3456	@ 0xd80
 8012d5c:	9307      	str	r3, [sp, #28]
 8012d5e:	9706      	str	r7, [sp, #24]
 8012d60:	9505      	str	r5, [sp, #20]
 8012d62:	2280      	movs	r2, #128	@ 0x80
 8012d64:	9204      	str	r2, [sp, #16]
 8012d66:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012d6a:	9203      	str	r2, [sp, #12]
 8012d6c:	4b2c      	ldr	r3, [pc, #176]	@ (8012e20 <invoke+0xaf4>)
 8012d6e:	9302      	str	r3, [sp, #8]
 8012d70:	4b2c      	ldr	r3, [pc, #176]	@ (8012e24 <invoke+0xaf8>)
 8012d72:	9301      	str	r3, [sp, #4]
 8012d74:	4b2c      	ldr	r3, [pc, #176]	@ (8012e28 <invoke+0xafc>)
 8012d76:	9300      	str	r3, [sp, #0]
 8012d78:	464b      	mov	r3, r9
 8012d7a:	4622      	mov	r2, r4
 8012d7c:	4621      	mov	r1, r4
 8012d7e:	4658      	mov	r0, fp
 8012d80:	f00b ff0a 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
 8012d84:	e052      	b.n	8012e2c <invoke+0xb00>
 8012d86:	bf00      	nop
 8012d88:	0809a444 	.word	0x0809a444
 8012d8c:	200080d8 	.word	0x200080d8
 8012d90:	0809a504 	.word	0x0809a504
 8012d94:	08098dc4 	.word	0x08098dc4
 8012d98:	200077cc 	.word	0x200077cc
 8012d9c:	08099004 	.word	0x08099004
 8012da0:	20007a14 	.word	0x20007a14
 8012da4:	08098164 	.word	0x08098164
 8012da8:	2000e284 	.word	0x2000e284
 8012dac:	20007584 	.word	0x20007584
 8012db0:	080988b4 	.word	0x080988b4
 8012db4:	080965a4 	.word	0x080965a4
 8012db8:	200074bc 	.word	0x200074bc
 8012dbc:	08096664 	.word	0x08096664
 8012dc0:	3d202c37 	.word	0x3d202c37
 8012dc4:	3cddc6ae 	.word	0x3cddc6ae
 8012dc8:	3d0cdda0 	.word	0x3d0cdda0
 8012dcc:	080950a4 	.word	0x080950a4
 8012dd0:	20005fb0 	.word	0x20005fb0
 8012dd4:	080953a4 	.word	0x080953a4
 8012dd8:	200062b8 	.word	0x200062b8
 8012ddc:	08094024 	.word	0x08094024
 8012de0:	2000df84 	.word	0x2000df84
 8012de4:	20005ca8 	.word	0x20005ca8
 8012de8:	080949e4 	.word	0x080949e4
 8012dec:	08091b64 	.word	0x08091b64
 8012df0:	20005be0 	.word	0x20005be0
 8012df4:	08091c24 	.word	0x08091c24
 8012df8:	3d61159a 	.word	0x3d61159a
 8012dfc:	3d1c5f3b 	.word	0x3d1c5f3b
 8012e00:	08090124 	.word	0x08090124
 8012e04:	20004194 	.word	0x20004194
 8012e08:	080904e4 	.word	0x080904e4
 8012e0c:	2000455c 	.word	0x2000455c
 8012e10:	0808a184 	.word	0x0808a184
 8012e14:	2000dbc4 	.word	0x2000dbc4
 8012e18:	20003dcc 	.word	0x20003dcc
 8012e1c:	0808d334 	.word	0x0808d334
 8012e20:	08084604 	.word	0x08084604
 8012e24:	20003c44 	.word	0x20003c44
 8012e28:	08084784 	.word	0x08084784
/* layer 38:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[29024],4,4,96,(const q7_t*) weight33,bias33,scales33,-128,1,-128,127,&buffer0[30560],&buffer0[25760],4,4,384,sbuf);
 8012e2c:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8012e30:	f44f 78c0 	mov.w	r8, #384	@ 0x180
 8012e34:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
 8012e38:	940a      	str	r4, [sp, #40]	@ 0x28
 8012e3a:	9409      	str	r4, [sp, #36]	@ 0x24
 8012e3c:	f506 53b1 	add.w	r3, r6, #5664	@ 0x1620
 8012e40:	9308      	str	r3, [sp, #32]
 8012e42:	f8cd b01c 	str.w	fp, [sp, #28]
 8012e46:	9706      	str	r7, [sp, #24]
 8012e48:	9505      	str	r5, [sp, #20]
 8012e4a:	2201      	movs	r2, #1
 8012e4c:	9204      	str	r2, [sp, #16]
 8012e4e:	9503      	str	r5, [sp, #12]
 8012e50:	4bb4      	ldr	r3, [pc, #720]	@ (8013124 <invoke+0xdf8>)
 8012e52:	9302      	str	r3, [sp, #8]
 8012e54:	4bb4      	ldr	r3, [pc, #720]	@ (8013128 <invoke+0xdfc>)
 8012e56:	9301      	str	r3, [sp, #4]
 8012e58:	4bb4      	ldr	r3, [pc, #720]	@ (801312c <invoke+0xe00>)
 8012e5a:	9300      	str	r3, [sp, #0]
 8012e5c:	2360      	movs	r3, #96	@ 0x60
 8012e5e:	4622      	mov	r2, r4
 8012e60:	4621      	mov	r1, r4
 8012e62:	f5ab 60c0 	sub.w	r0, fp, #1536	@ 0x600
 8012e66:	f00b fe97 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 39:DEPTHWISE_CONV_2D */
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) CHWweight34,offsetBias34,offsetRBias34,scales34,-128,128,-128,127,&buffer0[30560],&buffer0[26528],4,4,384,sbuf,-128);
 8012e6a:	950e      	str	r5, [sp, #56]	@ 0x38
 8012e6c:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8012e70:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8012e74:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012e76:	940a      	str	r4, [sp, #40]	@ 0x28
 8012e78:	f506 53c9 	add.w	r3, r6, #6432	@ 0x1920
 8012e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e7e:	f8cd b020 	str.w	fp, [sp, #32]
 8012e82:	9707      	str	r7, [sp, #28]
 8012e84:	9506      	str	r5, [sp, #24]
 8012e86:	2280      	movs	r2, #128	@ 0x80
 8012e88:	9205      	str	r2, [sp, #20]
 8012e8a:	9504      	str	r5, [sp, #16]
 8012e8c:	4ba8      	ldr	r3, [pc, #672]	@ (8013130 <invoke+0xe04>)
 8012e8e:	9303      	str	r3, [sp, #12]
 8012e90:	4ba8      	ldr	r3, [pc, #672]	@ (8013134 <invoke+0xe08>)
 8012e92:	9302      	str	r3, [sp, #8]
 8012e94:	4ba8      	ldr	r3, [pc, #672]	@ (8013138 <invoke+0xe0c>)
 8012e96:	9301      	str	r3, [sp, #4]
 8012e98:	4ba8      	ldr	r3, [pc, #672]	@ (801313c <invoke+0xe10>)
 8012e9a:	9300      	str	r3, [sp, #0]
 8012e9c:	4643      	mov	r3, r8
 8012e9e:	4622      	mov	r2, r4
 8012ea0:	4621      	mov	r1, r4
 8012ea2:	4658      	mov	r0, fp
 8012ea4:	f7fd fcea 	bl	801087c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
/* layer 40:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) weight35,bias35,scales35,-16,128,-128,127,&buffer0[30560],&buffer0[27296],4,4,96,sbuf);
 8012ea8:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8012eac:	2260      	movs	r2, #96	@ 0x60
 8012eae:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012eb0:	940a      	str	r4, [sp, #40]	@ 0x28
 8012eb2:	9409      	str	r4, [sp, #36]	@ 0x24
 8012eb4:	f506 53e1 	add.w	r3, r6, #7200	@ 0x1c20
 8012eb8:	9308      	str	r3, [sp, #32]
 8012eba:	f8cd b01c 	str.w	fp, [sp, #28]
 8012ebe:	9706      	str	r7, [sp, #24]
 8012ec0:	9505      	str	r5, [sp, #20]
 8012ec2:	2280      	movs	r2, #128	@ 0x80
 8012ec4:	9204      	str	r2, [sp, #16]
 8012ec6:	f06f 030f 	mvn.w	r3, #15
 8012eca:	9303      	str	r3, [sp, #12]
 8012ecc:	4b9c      	ldr	r3, [pc, #624]	@ (8013140 <invoke+0xe14>)
 8012ece:	9302      	str	r3, [sp, #8]
 8012ed0:	4b9c      	ldr	r3, [pc, #624]	@ (8013144 <invoke+0xe18>)
 8012ed2:	9301      	str	r3, [sp, #4]
 8012ed4:	4b9c      	ldr	r3, [pc, #624]	@ (8013148 <invoke+0xe1c>)
 8012ed6:	9300      	str	r3, [sp, #0]
 8012ed8:	4643      	mov	r3, r8
 8012eda:	4622      	mov	r2, r4
 8012edc:	4621      	mov	r1, r4
 8012ede:	4658      	mov	r0, fp
 8012ee0:	f00b fe5a 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 41:ADD */
add_fpreq_bitmask(1536, &buffer0[29024],0.027058998,-1,&buffer0[30560],0.022201976,-16,0.031616762,-1,&buffer0[32288],&buffer0[27488]);
 8012ee4:	ed9f 8a99 	vldr	s16, [pc, #612]	@ 801314c <invoke+0xe20>
 8012ee8:	f506 53e7 	add.w	r3, r6, #7392	@ 0x1ce0
 8012eec:	9300      	str	r3, [sp, #0]
 8012eee:	f503 5396 	add.w	r3, r3, #4800	@ 0x12c0
 8012ef2:	eeff 2a00 	vmov.f32	s5, #240	@ 0xbf800000 -1.0
 8012ef6:	eeb0 2a48 	vmov.f32	s4, s16
 8012efa:	eefb 1a00 	vmov.f32	s3, #176	@ 0xc1800000 -16.0
 8012efe:	ed9f 1a94 	vldr	s2, [pc, #592]	@ 8013150 <invoke+0xe24>
 8012f02:	465a      	mov	r2, fp
 8012f04:	eef0 0a62 	vmov.f32	s1, s5
 8012f08:	ed9f 0a92 	vldr	s0, [pc, #584]	@ 8013154 <invoke+0xe28>
 8012f0c:	f5ab 61c0 	sub.w	r1, fp, #1536	@ 0x600
 8012f10:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8012f14:	f00b f992 	bl	801e23c <add_fpreq_bitmask>
/* layer 42:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[32288],4,4,96,(const q7_t*) weight36,bias36,scales36,-128,1,-128,127,&buffer0[33824],&buffer0[29024],4,4,384,sbuf);
 8012f18:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8012f1c:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
 8012f20:	940a      	str	r4, [sp, #40]	@ 0x28
 8012f22:	9409      	str	r4, [sp, #36]	@ 0x24
 8012f24:	f5ab 63c0 	sub.w	r3, fp, #1536	@ 0x600
 8012f28:	9308      	str	r3, [sp, #32]
 8012f2a:	f503 5996 	add.w	r9, r3, #4800	@ 0x12c0
 8012f2e:	f8cd 901c 	str.w	r9, [sp, #28]
 8012f32:	9706      	str	r7, [sp, #24]
 8012f34:	9505      	str	r5, [sp, #20]
 8012f36:	2301      	movs	r3, #1
 8012f38:	9304      	str	r3, [sp, #16]
 8012f3a:	9503      	str	r5, [sp, #12]
 8012f3c:	4b86      	ldr	r3, [pc, #536]	@ (8013158 <invoke+0xe2c>)
 8012f3e:	9302      	str	r3, [sp, #8]
 8012f40:	4b86      	ldr	r3, [pc, #536]	@ (801315c <invoke+0xe30>)
 8012f42:	9301      	str	r3, [sp, #4]
 8012f44:	4b86      	ldr	r3, [pc, #536]	@ (8013160 <invoke+0xe34>)
 8012f46:	9300      	str	r3, [sp, #0]
 8012f48:	2360      	movs	r3, #96	@ 0x60
 8012f4a:	4622      	mov	r2, r4
 8012f4c:	4621      	mov	r1, r4
 8012f4e:	f5a9 60c0 	sub.w	r0, r9, #1536	@ 0x600
 8012f52:	f00b fe21 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 43:DEPTHWISE_CONV_2D */
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) CHWweight37,offsetBias37,offsetRBias37,scales37,-128,128,-128,127,&buffer0[33824],&buffer0[29792],4,4,384,sbuf,-128);
 8012f56:	950e      	str	r5, [sp, #56]	@ 0x38
 8012f58:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8012f5c:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8012f60:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012f62:	940a      	str	r4, [sp, #40]	@ 0x28
 8012f64:	f5a9 637c 	sub.w	r3, r9, #4032	@ 0xfc0
 8012f68:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f6a:	f8cd 9020 	str.w	r9, [sp, #32]
 8012f6e:	9707      	str	r7, [sp, #28]
 8012f70:	9506      	str	r5, [sp, #24]
 8012f72:	2380      	movs	r3, #128	@ 0x80
 8012f74:	9305      	str	r3, [sp, #20]
 8012f76:	9504      	str	r5, [sp, #16]
 8012f78:	4b7a      	ldr	r3, [pc, #488]	@ (8013164 <invoke+0xe38>)
 8012f7a:	9303      	str	r3, [sp, #12]
 8012f7c:	4b7a      	ldr	r3, [pc, #488]	@ (8013168 <invoke+0xe3c>)
 8012f7e:	9302      	str	r3, [sp, #8]
 8012f80:	4b7a      	ldr	r3, [pc, #488]	@ (801316c <invoke+0xe40>)
 8012f82:	9301      	str	r3, [sp, #4]
 8012f84:	4b7a      	ldr	r3, [pc, #488]	@ (8013170 <invoke+0xe44>)
 8012f86:	9300      	str	r3, [sp, #0]
 8012f88:	4643      	mov	r3, r8
 8012f8a:	4622      	mov	r2, r4
 8012f8c:	4621      	mov	r1, r4
 8012f8e:	4648      	mov	r0, r9
 8012f90:	f7fd fc74 	bl	801087c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
/* layer 44:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) weight38,bias38,scales38,-1,128,-128,127,&buffer0[39968],&buffer0[30560],4,4,96,sbuf);
 8012f94:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8012f98:	2360      	movs	r3, #96	@ 0x60
 8012f9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012f9c:	940a      	str	r4, [sp, #40]	@ 0x28
 8012f9e:	9409      	str	r4, [sp, #36]	@ 0x24
 8012fa0:	f8cd b020 	str.w	fp, [sp, #32]
 8012fa4:	f50b 5b13 	add.w	fp, fp, #9408	@ 0x24c0
 8012fa8:	f8cd b01c 	str.w	fp, [sp, #28]
 8012fac:	9706      	str	r7, [sp, #24]
 8012fae:	9505      	str	r5, [sp, #20]
 8012fb0:	2380      	movs	r3, #128	@ 0x80
 8012fb2:	9304      	str	r3, [sp, #16]
 8012fb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012fb8:	9303      	str	r3, [sp, #12]
 8012fba:	4b6e      	ldr	r3, [pc, #440]	@ (8013174 <invoke+0xe48>)
 8012fbc:	9302      	str	r3, [sp, #8]
 8012fbe:	4b6e      	ldr	r3, [pc, #440]	@ (8013178 <invoke+0xe4c>)
 8012fc0:	9301      	str	r3, [sp, #4]
 8012fc2:	4b6e      	ldr	r3, [pc, #440]	@ (801317c <invoke+0xe50>)
 8012fc4:	9300      	str	r3, [sp, #0]
 8012fc6:	4643      	mov	r3, r8
 8012fc8:	4622      	mov	r2, r4
 8012fca:	4621      	mov	r1, r4
 8012fcc:	4648      	mov	r0, r9
 8012fce:	f00b fde3 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 45:ADD */
add_fpreq_bitmask(1536, &buffer0[32288],0.031616762,-1,&buffer0[39968],0.032814495,-1,0.04403092,4,&buffer0[44288],&buffer0[30752]);
 8012fd2:	f506 49bd 	add.w	r9, r6, #24192	@ 0x5e80
 8012fd6:	f5ab 5310 	sub.w	r3, fp, #9216	@ 0x2400
 8012fda:	9300      	str	r3, [sp, #0]
 8012fdc:	464b      	mov	r3, r9
 8012fde:	eef1 2a00 	vmov.f32	s5, #16	@ 0x40800000  4.0
 8012fe2:	ed9f 2a67 	vldr	s4, [pc, #412]	@ 8013180 <invoke+0xe54>
 8012fe6:	eeff 1a00 	vmov.f32	s3, #240	@ 0xbf800000 -1.0
 8012fea:	ed9f 1a66 	vldr	s2, [pc, #408]	@ 8013184 <invoke+0xe58>
 8012fee:	465a      	mov	r2, fp
 8012ff0:	eef0 0a61 	vmov.f32	s1, s3
 8012ff4:	eeb0 0a48 	vmov.f32	s0, s16
 8012ff8:	f5ab 51f0 	sub.w	r1, fp, #7680	@ 0x1e00
 8012ffc:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8013000:	f00b f91c 	bl	801e23c <add_fpreq_bitmask>
/* layer 46:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[44288],4,4,96,(const q7_t*) weight39,bias39,scales39,-128,-4,-128,127,&buffer0[35072],&buffer0[32288],4,4,576,sbuf);
 8013004:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8013008:	f44f 7b10 	mov.w	fp, #576	@ 0x240
 801300c:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8013010:	940a      	str	r4, [sp, #40]	@ 0x28
 8013012:	9409      	str	r4, [sp, #36]	@ 0x24
 8013014:	4b5c      	ldr	r3, [pc, #368]	@ (8013188 <invoke+0xe5c>)
 8013016:	9308      	str	r3, [sp, #32]
 8013018:	f506 586a 	add.w	r8, r6, #14976	@ 0x3a80
 801301c:	f8cd 801c 	str.w	r8, [sp, #28]
 8013020:	9706      	str	r7, [sp, #24]
 8013022:	9505      	str	r5, [sp, #20]
 8013024:	f06f 0303 	mvn.w	r3, #3
 8013028:	9304      	str	r3, [sp, #16]
 801302a:	9503      	str	r5, [sp, #12]
 801302c:	4b57      	ldr	r3, [pc, #348]	@ (801318c <invoke+0xe60>)
 801302e:	9302      	str	r3, [sp, #8]
 8013030:	4b57      	ldr	r3, [pc, #348]	@ (8013190 <invoke+0xe64>)
 8013032:	9301      	str	r3, [sp, #4]
 8013034:	4b57      	ldr	r3, [pc, #348]	@ (8013194 <invoke+0xe68>)
 8013036:	9300      	str	r3, [sp, #0]
 8013038:	2360      	movs	r3, #96	@ 0x60
 801303a:	4622      	mov	r2, r4
 801303c:	4621      	mov	r1, r4
 801303e:	4648      	mov	r0, r9
 8013040:	f00b fdaa 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 47:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 8013044:	950e      	str	r5, [sp, #56]	@ 0x38
 8013046:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 801304a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801304e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013050:	940a      	str	r4, [sp, #40]	@ 0x28
 8013052:	f5a8 63cc 	sub.w	r3, r8, #1632	@ 0x660
 8013056:	9309      	str	r3, [sp, #36]	@ 0x24
 8013058:	f8cd 8020 	str.w	r8, [sp, #32]
 801305c:	9707      	str	r7, [sp, #28]
 801305e:	9506      	str	r5, [sp, #24]
 8013060:	2380      	movs	r3, #128	@ 0x80
 8013062:	9305      	str	r3, [sp, #20]
 8013064:	9504      	str	r5, [sp, #16]
 8013066:	4b4c      	ldr	r3, [pc, #304]	@ (8013198 <invoke+0xe6c>)
 8013068:	9303      	str	r3, [sp, #12]
 801306a:	4b4c      	ldr	r3, [pc, #304]	@ (801319c <invoke+0xe70>)
 801306c:	9302      	str	r3, [sp, #8]
 801306e:	4b4c      	ldr	r3, [pc, #304]	@ (80131a0 <invoke+0xe74>)
 8013070:	9301      	str	r3, [sp, #4]
 8013072:	4b4c      	ldr	r3, [pc, #304]	@ (80131a4 <invoke+0xe78>)
 8013074:	9300      	str	r3, [sp, #0]
 8013076:	465b      	mov	r3, fp
 8013078:	4622      	mov	r2, r4
 801307a:	4621      	mov	r1, r4
 801307c:	4640      	mov	r0, r8
 801307e:	f7fc ff27 	bl	800fed0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
/* layer 48:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) weight41,bias41,scales41,-1,128,-128,127,&buffer0[44288],&buffer0[34752],4,4,160,sbuf);
 8013082:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8013086:	23a0      	movs	r3, #160	@ 0xa0
 8013088:	930b      	str	r3, [sp, #44]	@ 0x2c
 801308a:	940a      	str	r4, [sp, #40]	@ 0x28
 801308c:	9409      	str	r4, [sp, #36]	@ 0x24
 801308e:	f506 5665 	add.w	r6, r6, #14656	@ 0x3940
 8013092:	9608      	str	r6, [sp, #32]
 8013094:	f8cd 901c 	str.w	r9, [sp, #28]
 8013098:	9706      	str	r7, [sp, #24]
 801309a:	9505      	str	r5, [sp, #20]
 801309c:	2380      	movs	r3, #128	@ 0x80
 801309e:	9304      	str	r3, [sp, #16]
 80130a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80130a4:	9303      	str	r3, [sp, #12]
 80130a6:	4b40      	ldr	r3, [pc, #256]	@ (80131a8 <invoke+0xe7c>)
 80130a8:	9302      	str	r3, [sp, #8]
 80130aa:	4b40      	ldr	r3, [pc, #256]	@ (80131ac <invoke+0xe80>)
 80130ac:	9301      	str	r3, [sp, #4]
 80130ae:	4b40      	ldr	r3, [pc, #256]	@ (80131b0 <invoke+0xe84>)
 80130b0:	9300      	str	r3, [sp, #0]
 80130b2:	465b      	mov	r3, fp
 80130b4:	4622      	mov	r2, r4
 80130b6:	4621      	mov	r1, r4
 80130b8:	4640      	mov	r0, r8
 80130ba:	f00b fd6d 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 49:AVERAGE_POOL_2D */
avg_pooling(&buffer0[44288],4,4,160,4,4,1,1,-128,127,&buffer0[34592]);
 80130be:	3ea0      	subs	r6, #160	@ 0xa0
 80130c0:	9606      	str	r6, [sp, #24]
 80130c2:	9705      	str	r7, [sp, #20]
 80130c4:	9504      	str	r5, [sp, #16]
 80130c6:	2301      	movs	r3, #1
 80130c8:	9303      	str	r3, [sp, #12]
 80130ca:	9302      	str	r3, [sp, #8]
 80130cc:	9401      	str	r4, [sp, #4]
 80130ce:	9400      	str	r4, [sp, #0]
 80130d0:	23a0      	movs	r3, #160	@ 0xa0
 80130d2:	4622      	mov	r2, r4
 80130d4:	4621      	mov	r1, r4
 80130d6:	4648      	mov	r0, r9
 80130d8:	f00d ff72 	bl	8020fc0 <avg_pooling>
/* layer 50:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[34592],1,1,160,(const q7_t*) weight42,bias42,scales42,-34,1,-128,127,&buffer0[35076],&buffer0[35072],1,1,10,sbuf);
 80130dc:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 80130e0:	230a      	movs	r3, #10
 80130e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80130e4:	2301      	movs	r3, #1
 80130e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80130e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80130ea:	f8cd 8020 	str.w	r8, [sp, #32]
 80130ee:	f506 74f2 	add.w	r4, r6, #484	@ 0x1e4
 80130f2:	9407      	str	r4, [sp, #28]
 80130f4:	9706      	str	r7, [sp, #24]
 80130f6:	9505      	str	r5, [sp, #20]
 80130f8:	9304      	str	r3, [sp, #16]
 80130fa:	f06f 0321 	mvn.w	r3, #33	@ 0x21
 80130fe:	9303      	str	r3, [sp, #12]
 8013100:	4b2c      	ldr	r3, [pc, #176]	@ (80131b4 <invoke+0xe88>)
 8013102:	9302      	str	r3, [sp, #8]
 8013104:	4b2c      	ldr	r3, [pc, #176]	@ (80131b8 <invoke+0xe8c>)
 8013106:	9301      	str	r3, [sp, #4]
 8013108:	4b2c      	ldr	r3, [pc, #176]	@ (80131bc <invoke+0xe90>)
 801310a:	9300      	str	r3, [sp, #0]
 801310c:	23a0      	movs	r3, #160	@ 0xa0
 801310e:	2201      	movs	r2, #1
 8013110:	4611      	mov	r1, r2
 8013112:	4630      	mov	r0, r6
 8013114:	f00b fd40 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 51:CAST */
fptr = (float*)&buffer0[35116];
 8013118:	4b29      	ldr	r3, [pc, #164]	@ (80131c0 <invoke+0xe94>)
 801311a:	f104 0228 	add.w	r2, r4, #40	@ 0x28
 801311e:	601a      	str	r2, [r3, #0]
 8013120:	e050      	b.n	80131c4 <invoke+0xe98>
 8013122:	bf00      	nop
 8013124:	0807b004 	.word	0x0807b004
 8013128:	2000363c 	.word	0x2000363c
 801312c:	0807b604 	.word	0x0807b604
 8013130:	08075f04 	.word	0x08075f04
 8013134:	2000d5c4 	.word	0x2000d5c4
 8013138:	20003034 	.word	0x20003034
 801313c:	08078a84 	.word	0x08078a84
 8013140:	0806cd84 	.word	0x0806cd84
 8013144:	20002eac 	.word	0x20002eac
 8013148:	0806cf04 	.word	0x0806cf04
 801314c:	3d018094 	.word	0x3d018094
 8013150:	3cb5e0eb 	.word	0x3cb5e0eb
 8013154:	3cddaad5 	.word	0x3cddaad5
 8013158:	08063784 	.word	0x08063784
 801315c:	200028a4 	.word	0x200028a4
 8013160:	08063d84 	.word	0x08063d84
 8013164:	0805e684 	.word	0x0805e684
 8013168:	20001c9c 	.word	0x20001c9c
 801316c:	2000229c 	.word	0x2000229c
 8013170:	08061204 	.word	0x08061204
 8013174:	08055504 	.word	0x08055504
 8013178:	20001b14 	.word	0x20001b14
 801317c:	08055684 	.word	0x08055684
 8013180:	3d3459c4 	.word	0x3d3459c4
 8013184:	3d06687e 	.word	0x3d06687e
 8013188:	20016564 	.word	0x20016564
 801318c:	08047404 	.word	0x08047404
 8013190:	2000120c 	.word	0x2000120c
 8013194:	08047d04 	.word	0x08047d04
 8013198:	08044284 	.word	0x08044284
 801319c:	2000ccc4 	.word	0x2000ccc4
 80131a0:	20000904 	.word	0x20000904
 80131a4:	08045fc4 	.word	0x08045fc4
 80131a8:	0802d804 	.word	0x0802d804
 80131ac:	2000067c 	.word	0x2000067c
 80131b0:	0802da84 	.word	0x0802da84
 80131b4:	0802d7dc 	.word	0x0802d7dc
 80131b8:	2000cc9c 	.word	0x2000cc9c
 80131bc:	20000038 	.word	0x20000038
 80131c0:	2000cc94 	.word	0x2000cc94
int8ptr = (int8_t*)&buffer0[35076];
 80131c4:	4baf      	ldr	r3, [pc, #700]	@ (8013484 <invoke+0x1158>)
 80131c6:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 10; i++) fptr[i] = (float)int8ptr[i];
 80131c8:	2300      	movs	r3, #0
 80131ca:	e00d      	b.n	80131e8 <invoke+0xebc>
 80131cc:	4aad      	ldr	r2, [pc, #692]	@ (8013484 <invoke+0x1158>)
 80131ce:	6812      	ldr	r2, [r2, #0]
 80131d0:	56d2      	ldrsb	r2, [r2, r3]
 80131d2:	ee07 2a90 	vmov	s15, r2
 80131d6:	4aac      	ldr	r2, [pc, #688]	@ (8013488 <invoke+0x115c>)
 80131d8:	6812      	ldr	r2, [r2, #0]
 80131da:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80131de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80131e2:	edc2 7a00 	vstr	s15, [r2]
 80131e6:	3301      	adds	r3, #1
 80131e8:	2b09      	cmp	r3, #9
 80131ea:	ddef      	ble.n	80131cc <invoke+0xea0>
/* layer 52:LOG_SOFTMAX */
LogSoftmax((float*)&buffer0[35116],1,1,10,(float*)&buffer0[35076],1,1,10);
 80131ec:	4da7      	ldr	r5, [pc, #668]	@ (801348c <invoke+0x1160>)
 80131ee:	260a      	movs	r6, #10
 80131f0:	9603      	str	r6, [sp, #12]
 80131f2:	2401      	movs	r4, #1
 80131f4:	9402      	str	r4, [sp, #8]
 80131f6:	9401      	str	r4, [sp, #4]
 80131f8:	f1a5 0728 	sub.w	r7, r5, #40	@ 0x28
 80131fc:	9700      	str	r7, [sp, #0]
 80131fe:	4633      	mov	r3, r6
 8013200:	4622      	mov	r2, r4
 8013202:	4621      	mov	r1, r4
 8013204:	4628      	mov	r0, r5
 8013206:	f005 fe37 	bl	8018e78 <LogSoftmax>
/* layer 53:NLL_LOSS */
nll_loss((float*)&buffer0[35076],2,1,labels,10,(float*)&buffer0[35116]);
 801320a:	9501      	str	r5, [sp, #4]
 801320c:	9600      	str	r6, [sp, #0]
 801320e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013210:	4622      	mov	r2, r4
 8013212:	2102      	movs	r1, #2
 8013214:	4638      	mov	r0, r7
 8013216:	f005 fec1 	bl	8018f9c <nll_loss>
/* layer 54:ZEROS */
fptr = (float*)&buffer0[35116];for(int i = 0; i < 10; i++) fptr[i] = 0.0;
 801321a:	4b9b      	ldr	r3, [pc, #620]	@ (8013488 <invoke+0x115c>)
 801321c:	601d      	str	r5, [r3, #0]
 801321e:	2300      	movs	r3, #0
 8013220:	e006      	b.n	8013230 <invoke+0xf04>
 8013222:	4a99      	ldr	r2, [pc, #612]	@ (8013488 <invoke+0x115c>)
 8013224:	6812      	ldr	r2, [r2, #0]
 8013226:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801322a:	2100      	movs	r1, #0
 801322c:	6011      	str	r1, [r2, #0]
 801322e:	3301      	adds	r3, #1
 8013230:	2b09      	cmp	r3, #9
 8013232:	ddf6      	ble.n	8013222 <invoke+0xef6>
/* layer 55:ZEROS */
int8ptr = (char*)&buffer0[35116];for(int i = 0; i < 1; i++) int8ptr[i] = 0;
 8013234:	4b93      	ldr	r3, [pc, #588]	@ (8013484 <invoke+0x1158>)
 8013236:	4a95      	ldr	r2, [pc, #596]	@ (801348c <invoke+0x1160>)
 8013238:	601a      	str	r2, [r3, #0]
 801323a:	2300      	movs	r3, #0
 801323c:	e004      	b.n	8013248 <invoke+0xf1c>
 801323e:	4a91      	ldr	r2, [pc, #580]	@ (8013484 <invoke+0x1158>)
 8013240:	6812      	ldr	r2, [r2, #0]
 8013242:	2100      	movs	r1, #0
 8013244:	54d1      	strb	r1, [r2, r3]
 8013246:	3301      	adds	r3, #1
 8013248:	2b00      	cmp	r3, #0
 801324a:	ddf8      	ble.n	801323e <invoke+0xf12>
/* layer 56:ZEROS */
int8ptr = (char*)&buffer0[35116];for(int i = 0; i < 1; i++) int8ptr[i] = 0;
 801324c:	4b8d      	ldr	r3, [pc, #564]	@ (8013484 <invoke+0x1158>)
 801324e:	4a8f      	ldr	r2, [pc, #572]	@ (801348c <invoke+0x1160>)
 8013250:	601a      	str	r2, [r3, #0]
 8013252:	2300      	movs	r3, #0
 8013254:	2b00      	cmp	r3, #0
 8013256:	dd04      	ble.n	8013262 <invoke+0xf36>
/* layer 57:ONES */
fptr = (float*)&buffer0[35116];for(int i = 0; i < 1; i++) fptr[i] = 1.0;
 8013258:	4b8b      	ldr	r3, [pc, #556]	@ (8013488 <invoke+0x115c>)
 801325a:	4a8c      	ldr	r2, [pc, #560]	@ (801348c <invoke+0x1160>)
 801325c:	601a      	str	r2, [r3, #0]
 801325e:	2300      	movs	r3, #0
 8013260:	e00d      	b.n	801327e <invoke+0xf52>
int8ptr = (char*)&buffer0[35116];for(int i = 0; i < 1; i++) int8ptr[i] = 0;
 8013262:	4a88      	ldr	r2, [pc, #544]	@ (8013484 <invoke+0x1158>)
 8013264:	6812      	ldr	r2, [r2, #0]
 8013266:	2100      	movs	r1, #0
 8013268:	54d1      	strb	r1, [r2, r3]
 801326a:	3301      	adds	r3, #1
 801326c:	e7f2      	b.n	8013254 <invoke+0xf28>
fptr = (float*)&buffer0[35116];for(int i = 0; i < 1; i++) fptr[i] = 1.0;
 801326e:	4a86      	ldr	r2, [pc, #536]	@ (8013488 <invoke+0x115c>)
 8013270:	6812      	ldr	r2, [r2, #0]
 8013272:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013276:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 801327a:	6011      	str	r1, [r2, #0]
 801327c:	3301      	adds	r3, #1
 801327e:	2b00      	cmp	r3, #0
 8013280:	ddf5      	ble.n	801326e <invoke+0xf42>
/* layer 58:NEGATIVE */
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 8013282:	4b82      	ldr	r3, [pc, #520]	@ (801348c <invoke+0x1160>)
 8013284:	4a80      	ldr	r2, [pc, #512]	@ (8013488 <invoke+0x115c>)
 8013286:	6013      	str	r3, [r2, #0]
 8013288:	3328      	adds	r3, #40	@ 0x28
 801328a:	4a81      	ldr	r2, [pc, #516]	@ (8013490 <invoke+0x1164>)
 801328c:	6013      	str	r3, [r2, #0]
 801328e:	2300      	movs	r3, #0
 8013290:	2b00      	cmp	r3, #0
 8013292:	dd0a      	ble.n	80132aa <invoke+0xf7e>
/* layer 59:MUL */
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 8013294:	4b7c      	ldr	r3, [pc, #496]	@ (8013488 <invoke+0x115c>)
 8013296:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013298:	601a      	str	r2, [r3, #0]
 801329a:	4b7c      	ldr	r3, [pc, #496]	@ (801348c <invoke+0x1160>)
 801329c:	4a7d      	ldr	r2, [pc, #500]	@ (8013494 <invoke+0x1168>)
 801329e:	6013      	str	r3, [r2, #0]
 80132a0:	3328      	adds	r3, #40	@ 0x28
 80132a2:	4a7b      	ldr	r2, [pc, #492]	@ (8013490 <invoke+0x1164>)
 80132a4:	6013      	str	r3, [r2, #0]
 80132a6:	2300      	movs	r3, #0
 80132a8:	e022      	b.n	80132f0 <invoke+0xfc4>
fptr = (float*)&buffer0[35116];fptr2 = (float*)&buffer0[35156];for(int i = 0; i < 1; i++) fptr2[i] = fptr[i] * -1.0f;
 80132aa:	4a77      	ldr	r2, [pc, #476]	@ (8013488 <invoke+0x115c>)
 80132ac:	6812      	ldr	r2, [r2, #0]
 80132ae:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80132b2:	edd2 7a00 	vldr	s15, [r2]
 80132b6:	4a76      	ldr	r2, [pc, #472]	@ (8013490 <invoke+0x1164>)
 80132b8:	6812      	ldr	r2, [r2, #0]
 80132ba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80132be:	eef1 7a67 	vneg.f32	s15, s15
 80132c2:	edc2 7a00 	vstr	s15, [r2]
 80132c6:	3301      	adds	r3, #1
 80132c8:	e7e2      	b.n	8013290 <invoke+0xf64>
fptr = (float*)labels;fptr3 = (float*)&buffer0[35116];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 80132ca:	4a71      	ldr	r2, [pc, #452]	@ (8013490 <invoke+0x1164>)
 80132cc:	6812      	ldr	r2, [r2, #0]
 80132ce:	edd2 7a00 	vldr	s15, [r2]
 80132d2:	4a6d      	ldr	r2, [pc, #436]	@ (8013488 <invoke+0x115c>)
 80132d4:	6812      	ldr	r2, [r2, #0]
 80132d6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80132da:	ed92 7a00 	vldr	s14, [r2]
 80132de:	4a6d      	ldr	r2, [pc, #436]	@ (8013494 <invoke+0x1168>)
 80132e0:	6812      	ldr	r2, [r2, #0]
 80132e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80132e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80132ea:	edc2 7a00 	vstr	s15, [r2]
 80132ee:	3301      	adds	r3, #1
 80132f0:	2b09      	cmp	r3, #9
 80132f2:	ddea      	ble.n	80132ca <invoke+0xf9e>
/* layer 60:SUM */
sum_3D((float*)&buffer0[35116],1,10,1,1,(float*)&buffer0[35156]);
 80132f4:	4c65      	ldr	r4, [pc, #404]	@ (801348c <invoke+0x1160>)
 80132f6:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 80132fa:	9501      	str	r5, [sp, #4]
 80132fc:	2101      	movs	r1, #1
 80132fe:	9100      	str	r1, [sp, #0]
 8013300:	460b      	mov	r3, r1
 8013302:	220a      	movs	r2, #10
 8013304:	4620      	mov	r0, r4
 8013306:	f008 fee5 	bl	801c0d4 <sum_3D>
/* layer 61:EXP */
tte_exp(10,(float*)&buffer0[35076],(float*)&buffer0[35160]);
 801330a:	f104 062c 	add.w	r6, r4, #44	@ 0x2c
 801330e:	3c28      	subs	r4, #40	@ 0x28
 8013310:	4632      	mov	r2, r6
 8013312:	4621      	mov	r1, r4
 8013314:	200a      	movs	r0, #10
 8013316:	f00a fefe 	bl	801e116 <tte_exp>
/* layer 62:MUL */
fptr = (float*)&buffer0[35160];fptr3 = (float*)&buffer0[35076];fptr2 = &buffer0[35156];for(int i = 0; i < 10; i++) fptr3[i] = *fptr2 * fptr[i];
 801331a:	4b5b      	ldr	r3, [pc, #364]	@ (8013488 <invoke+0x115c>)
 801331c:	601e      	str	r6, [r3, #0]
 801331e:	4b5d      	ldr	r3, [pc, #372]	@ (8013494 <invoke+0x1168>)
 8013320:	601c      	str	r4, [r3, #0]
 8013322:	4b5b      	ldr	r3, [pc, #364]	@ (8013490 <invoke+0x1164>)
 8013324:	601d      	str	r5, [r3, #0]
 8013326:	2300      	movs	r3, #0
 8013328:	e012      	b.n	8013350 <invoke+0x1024>
 801332a:	4a59      	ldr	r2, [pc, #356]	@ (8013490 <invoke+0x1164>)
 801332c:	6812      	ldr	r2, [r2, #0]
 801332e:	edd2 7a00 	vldr	s15, [r2]
 8013332:	4a55      	ldr	r2, [pc, #340]	@ (8013488 <invoke+0x115c>)
 8013334:	6812      	ldr	r2, [r2, #0]
 8013336:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801333a:	ed92 7a00 	vldr	s14, [r2]
 801333e:	4a55      	ldr	r2, [pc, #340]	@ (8013494 <invoke+0x1168>)
 8013340:	6812      	ldr	r2, [r2, #0]
 8013342:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013346:	ee67 7a87 	vmul.f32	s15, s15, s14
 801334a:	edc2 7a00 	vstr	s15, [r2]
 801334e:	3301      	adds	r3, #1
 8013350:	2b09      	cmp	r3, #9
 8013352:	ddea      	ble.n	801332a <invoke+0xffe>
/* layer 63:SUBTRACT */
sub(10,(float*)&buffer0[35116],(float*)&buffer0[35076],(float*)&buffer0[35156]);
 8013354:	4c50      	ldr	r4, [pc, #320]	@ (8013498 <invoke+0x116c>)
 8013356:	4623      	mov	r3, r4
 8013358:	f1a4 0250 	sub.w	r2, r4, #80	@ 0x50
 801335c:	f1a4 0128 	sub.w	r1, r4, #40	@ 0x28
 8013360:	200a      	movs	r0, #10
 8013362:	f008 fe9b 	bl	801c09c <sub>
/* layer 64:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[35072],10,(float*)&buffer0[35156]);
 8013366:	f1a4 0654 	sub.w	r6, r4, #84	@ 0x54
 801336a:	4622      	mov	r2, r4
 801336c:	210a      	movs	r1, #10
 801336e:	4630      	mov	r0, r6
 8013370:	f00a feee 	bl	801e150 <where_zeros_inplace_bit>
/* layer 65:MUL */
mul(10,(float*)&buffer0[35156],scales42,(float*)&buffer0[35072]);
 8013374:	4633      	mov	r3, r6
 8013376:	4a49      	ldr	r2, [pc, #292]	@ (801349c <invoke+0x1170>)
 8013378:	4621      	mov	r1, r4
 801337a:	200a      	movs	r0, #10
 801337c:	f005 fdf2 	bl	8018f64 <mul>
/* layer 66:BIAS_UPDATE */
const float v15_bias_QAS[10] = {7226669.0,5630245.0,7711640.5,8892241.0,8484369.0,5921074.5,6742354.0,8089809.0,6873818.5,5485806.5,};
 8013380:	f245 1470 	movw	r4, #20848	@ 0x5170
 8013384:	446c      	add	r4, sp
 8013386:	4d46      	ldr	r5, [pc, #280]	@ (80134a0 <invoke+0x1174>)
 8013388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801338a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801338c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801338e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013390:	e895 0003 	ldmia.w	r5, {r0, r1}
 8013394:	e884 0003 	stmia.w	r4, {r0, r1}
fptr = (float*)&buffer0[35072];//gradients
 8013398:	4b3b      	ldr	r3, [pc, #236]	@ (8013488 <invoke+0x115c>)
 801339a:	601e      	str	r6, [r3, #0]
for(int i = 0; i < 10; i++) v15_bias[i] -= (int32_t)(fptr[i] * blr * v15_bias_QAS[i]);
 801339c:	2300      	movs	r3, #0
 801339e:	e01e      	b.n	80133de <invoke+0x10b2>
 80133a0:	4a40      	ldr	r2, [pc, #256]	@ (80134a4 <invoke+0x1178>)
 80133a2:	6810      	ldr	r0, [r2, #0]
 80133a4:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80133a8:	4937      	ldr	r1, [pc, #220]	@ (8013488 <invoke+0x115c>)
 80133aa:	6809      	ldr	r1, [r1, #0]
 80133ac:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80133b0:	edd1 7a00 	vldr	s15, [r1]
 80133b4:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80134a8 <invoke+0x117c>
 80133b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80133bc:	f245 1198 	movw	r1, #20888	@ 0x5198
 80133c0:	4469      	add	r1, sp
 80133c2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80133c6:	ed11 7a0a 	vldr	s14, [r1, #-40]	@ 0xffffffd8
 80133ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80133ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80133d2:	ee17 1a90 	vmov	r1, s15
 80133d6:	1a52      	subs	r2, r2, r1
 80133d8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80133dc:	3301      	adds	r3, #1
 80133de:	2b09      	cmp	r3, #9
 80133e0:	ddde      	ble.n	80133a0 <invoke+0x1074>
/* layer 67:TRANSPOSE_CONV_2D */
pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight((float*)&buffer0[35072],1,1,10,(q7_t*)v15_weight,NULL,(float*)&buffer0[35752],1,1,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 80133e2:	4d32      	ldr	r5, [pc, #200]	@ (80134ac <invoke+0x1180>)
 80133e4:	2101      	movs	r1, #1
 80133e6:	9107      	str	r1, [sp, #28]
 80133e8:	4b31      	ldr	r3, [pc, #196]	@ (80134b0 <invoke+0x1184>)
 80133ea:	9306      	str	r3, [sp, #24]
 80133ec:	23a0      	movs	r3, #160	@ 0xa0
 80133ee:	9305      	str	r3, [sp, #20]
 80133f0:	9104      	str	r1, [sp, #16]
 80133f2:	9103      	str	r1, [sp, #12]
 80133f4:	f505 762a 	add.w	r6, r5, #680	@ 0x2a8
 80133f8:	9602      	str	r6, [sp, #8]
 80133fa:	2400      	movs	r4, #0
 80133fc:	9401      	str	r4, [sp, #4]
 80133fe:	4b2d      	ldr	r3, [pc, #180]	@ (80134b4 <invoke+0x1188>)
 8013400:	681b      	ldr	r3, [r3, #0]
 8013402:	9300      	str	r3, [sp, #0]
 8013404:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 80134b8 <invoke+0x118c>
 8013408:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 80134bc <invoke+0x1190>
 801340c:	230a      	movs	r3, #10
 801340e:	460a      	mov	r2, r1
 8013410:	4628      	mov	r0, r5
 8013412:	f006 fbf5 	bl	8019c00 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight>
/* layer 68:MUL */
fptr = (float*)&buffer0[35752];fptr3 = (float*)&buffer0[35112];for(int i = 0; i < 160; i++) fptr3[i] = 0.0625 * fptr[i];
 8013416:	4b1c      	ldr	r3, [pc, #112]	@ (8013488 <invoke+0x115c>)
 8013418:	601e      	str	r6, [r3, #0]
 801341a:	3528      	adds	r5, #40	@ 0x28
 801341c:	4b1d      	ldr	r3, [pc, #116]	@ (8013494 <invoke+0x1168>)
 801341e:	601d      	str	r5, [r3, #0]
 8013420:	4623      	mov	r3, r4
 8013422:	e010      	b.n	8013446 <invoke+0x111a>
 8013424:	4a18      	ldr	r2, [pc, #96]	@ (8013488 <invoke+0x115c>)
 8013426:	6812      	ldr	r2, [r2, #0]
 8013428:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801342c:	edd2 7a00 	vldr	s15, [r2]
 8013430:	4a18      	ldr	r2, [pc, #96]	@ (8013494 <invoke+0x1168>)
 8013432:	6812      	ldr	r2, [r2, #0]
 8013434:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013438:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80134c0 <invoke+0x1194>
 801343c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013440:	edc2 7a00 	vstr	s15, [r2]
 8013444:	3301      	adds	r3, #1
 8013446:	2b9f      	cmp	r3, #159	@ 0x9f
 8013448:	ddec      	ble.n	8013424 <invoke+0x10f8>
/* layer 69:ONES */
fptr = (float*)&buffer0[35752];for(int i = 0; i < 2560; i++) fptr[i] = 1.0;
 801344a:	4b0f      	ldr	r3, [pc, #60]	@ (8013488 <invoke+0x115c>)
 801344c:	4a1d      	ldr	r2, [pc, #116]	@ (80134c4 <invoke+0x1198>)
 801344e:	601a      	str	r2, [r3, #0]
 8013450:	2300      	movs	r3, #0
 8013452:	e007      	b.n	8013464 <invoke+0x1138>
 8013454:	4a0c      	ldr	r2, [pc, #48]	@ (8013488 <invoke+0x115c>)
 8013456:	6812      	ldr	r2, [r2, #0]
 8013458:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801345c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8013460:	6011      	str	r1, [r2, #0]
 8013462:	3301      	adds	r3, #1
 8013464:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8013468:	dbf4      	blt.n	8013454 <invoke+0x1128>
/* layer 70:MUL */
fptr = &buffer0[35752];
 801346a:	4b16      	ldr	r3, [pc, #88]	@ (80134c4 <invoke+0x1198>)
 801346c:	4a06      	ldr	r2, [pc, #24]	@ (8013488 <invoke+0x115c>)
 801346e:	6013      	str	r3, [r2, #0]
fptr3 = (float*)&buffer0[71456];fptr2 = &buffer0[35112];
 8013470:	4a08      	ldr	r2, [pc, #32]	@ (8013494 <invoke+0x1168>)
 8013472:	4915      	ldr	r1, [pc, #84]	@ (80134c8 <invoke+0x119c>)
 8013474:	6011      	str	r1, [r2, #0]
 8013476:	f5a3 7320 	sub.w	r3, r3, #640	@ 0x280
 801347a:	4a05      	ldr	r2, [pc, #20]	@ (8013490 <invoke+0x1164>)
 801347c:	6013      	str	r3, [r2, #0]
for(int hw = 0; hw < 16; hw++){
 801347e:	2400      	movs	r4, #0
 8013480:	e03c      	b.n	80134fc <invoke+0x11d0>
 8013482:	bf00      	nop
 8013484:	2000cc98 	.word	0x2000cc98
 8013488:	2000cc94 	.word	0x2000cc94
 801348c:	20017070 	.word	0x20017070
 8013490:	2000cc90 	.word	0x2000cc90
 8013494:	2000cc8c 	.word	0x2000cc8c
 8013498:	20017098 	.word	0x20017098
 801349c:	0802d7dc 	.word	0x0802d7dc
 80134a0:	08027848 	.word	0x08027848
 80134a4:	20000030 	.word	0x20000030
 80134a8:	39d1b717 	.word	0x39d1b717
 80134ac:	20017044 	.word	0x20017044
 80134b0:	2003a744 	.word	0x2003a744
 80134b4:	20000034 	.word	0x20000034
 80134b8:	7f7fffff 	.word	0x7f7fffff
 80134bc:	ff7fffff 	.word	0xff7fffff
 80134c0:	3d800000 	.word	0x3d800000
 80134c4:	200172ec 	.word	0x200172ec
 80134c8:	2001fe64 	.word	0x2001fe64
for(int i = 0; i < 160; i++) *fptr3++ = fptr2[i] * *fptr++;
 80134cc:	4ab4      	ldr	r2, [pc, #720]	@ (80137a0 <invoke+0x1474>)
 80134ce:	6812      	ldr	r2, [r2, #0]
 80134d0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80134d4:	edd2 7a00 	vldr	s15, [r2]
 80134d8:	49b2      	ldr	r1, [pc, #712]	@ (80137a4 <invoke+0x1478>)
 80134da:	680a      	ldr	r2, [r1, #0]
 80134dc:	1d10      	adds	r0, r2, #4
 80134de:	6008      	str	r0, [r1, #0]
 80134e0:	ed92 7a00 	vldr	s14, [r2]
 80134e4:	49b0      	ldr	r1, [pc, #704]	@ (80137a8 <invoke+0x147c>)
 80134e6:	680a      	ldr	r2, [r1, #0]
 80134e8:	1d10      	adds	r0, r2, #4
 80134ea:	6008      	str	r0, [r1, #0]
 80134ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80134f0:	edc2 7a00 	vstr	s15, [r2]
 80134f4:	3301      	adds	r3, #1
 80134f6:	2b9f      	cmp	r3, #159	@ 0x9f
 80134f8:	dde8      	ble.n	80134cc <invoke+0x11a0>
for(int hw = 0; hw < 16; hw++){
 80134fa:	3401      	adds	r4, #1
 80134fc:	2c0f      	cmp	r4, #15
 80134fe:	dc01      	bgt.n	8013504 <invoke+0x11d8>
for(int i = 0; i < 160; i++) *fptr3++ = fptr2[i] * *fptr++;
 8013500:	2300      	movs	r3, #0
 8013502:	e7f8      	b.n	80134f6 <invoke+0x11ca>
}
/* layer 71:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[34752],2560,(float*)&buffer0[71456]);
 8013504:	4ca9      	ldr	r4, [pc, #676]	@ (80137ac <invoke+0x1480>)
 8013506:	4622      	mov	r2, r4
 8013508:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 801350c:	48a8      	ldr	r0, [pc, #672]	@ (80137b0 <invoke+0x1484>)
 801350e:	f00a fe1f 	bl	801e150 <where_zeros_inplace_bit>
/* layer 72:MUL */
fptr = &buffer0[71456];
 8013512:	4ba4      	ldr	r3, [pc, #656]	@ (80137a4 <invoke+0x1478>)
 8013514:	601c      	str	r4, [r3, #0]
fptr2 = scales41;
 8013516:	4ba2      	ldr	r3, [pc, #648]	@ (80137a0 <invoke+0x1474>)
 8013518:	4aa6      	ldr	r2, [pc, #664]	@ (80137b4 <invoke+0x1488>)
 801351a:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 801351c:	2500      	movs	r5, #0
 801351e:	e013      	b.n	8013548 <invoke+0x121c>
for(int i = 0; i < 160; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013520:	4ca0      	ldr	r4, [pc, #640]	@ (80137a4 <invoke+0x1478>)
 8013522:	6820      	ldr	r0, [r4, #0]
 8013524:	4602      	mov	r2, r0
 8013526:	ecb2 7a01 	vldmia	r2!, {s14}
 801352a:	499d      	ldr	r1, [pc, #628]	@ (80137a0 <invoke+0x1474>)
 801352c:	6809      	ldr	r1, [r1, #0]
 801352e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013532:	edd1 7a00 	vldr	s15, [r1]
 8013536:	6022      	str	r2, [r4, #0]
 8013538:	ee67 7a87 	vmul.f32	s15, s15, s14
 801353c:	edc0 7a00 	vstr	s15, [r0]
 8013540:	3301      	adds	r3, #1
 8013542:	2b9f      	cmp	r3, #159	@ 0x9f
 8013544:	ddec      	ble.n	8013520 <invoke+0x11f4>
for(int hw = 0; hw < 16; hw++){
 8013546:	3501      	adds	r5, #1
 8013548:	2d0f      	cmp	r5, #15
 801354a:	dc01      	bgt.n	8013550 <invoke+0x1224>
for(int i = 0; i < 160; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801354c:	2300      	movs	r3, #0
 801354e:	e7f8      	b.n	8013542 <invoke+0x1216>
}
/* layer 73:SUM */
sum_4D_exclude((float*)&buffer0[71456],1,4,4,160,3,(float*)&buffer0[35112]);
 8013550:	4c99      	ldr	r4, [pc, #612]	@ (80137b8 <invoke+0x148c>)
 8013552:	9402      	str	r4, [sp, #8]
 8013554:	2303      	movs	r3, #3
 8013556:	9301      	str	r3, [sp, #4]
 8013558:	23a0      	movs	r3, #160	@ 0xa0
 801355a:	9300      	str	r3, [sp, #0]
 801355c:	2304      	movs	r3, #4
 801355e:	461a      	mov	r2, r3
 8013560:	2101      	movs	r1, #1
 8013562:	4892      	ldr	r0, [pc, #584]	@ (80137ac <invoke+0x1480>)
 8013564:	f008 fe2c 	bl	801c1c0 <sum_4D_exclude>
/* layer 74:BIAS_UPDATE */
const float v14_conv_2_bias_QAS[160] = {13692137.0,19261938.0,11724018.0,15995767.0,11511035.0,13978226.0,13318236.0,15185337.0,16044907.0,13090192.0,18656104.0,15929412.0,13392275.0,12705674.0,14612814.0,14853912.0,13506463.0,14990395.0,11315240.0,14900121.0,12532963.0,13305904.0,10984116.0,11420090.0,20989936.0,11729253.0,16511564.0,12546760.0,15382199.0,11444539.0,14609242.0,14229125.0,10841364.0,13249268.0,11710322.0,18311496.0,18176314.0,16571779.0,10241948.0,17752202.0,10010849.0,14704289.0,16407807.0,10964493.0,9445204.0,11574554.0,13028653.0,10459334.0,13996892.0,13706602.0,11706172.0,9088910.0,17713242.0,13367667.0,16977514.0,13729297.0,12711183.0,12772596.0,13657839.0,17160660.0,12789136.0,12517683.0,15142629.0,10657967.0,15758544.0,12207528.0,13358369.0,15665969.0,12541531.0,11594505.0,14079964.0,12522974.0,14928081.0,10138978.0,13967913.0,15935079.0,12038422.0,11431681.0,12112233.0,16464442.0,14495634.0,9923740.0,12361548.0,16376936.0,13596515.0,10047472.0,11238909.0,11956242.0,16708229.0,16412659.0,17055102.0,12363023.0,11499603.0,16893202.0,11182502.0,12018862.0,10686181.0,9444339.0,13663267.0,11849798.0,14407176.0,16582653.0,14108628.0,18280370.0,9444990.0,17465492.0,12230222.0,14927575.0,15896605.0,15578875.0,11972533.0,9797134.0,10548356.0,13393242.0,12720091.0,11875466.0,11710234.0,19880172.0,11598175.0,10539637.0,15175966.0,12422034.0,14625480.0,9663037.0,12314371.0,17176266.0,16664494.0,17591406.0,13589260.0,16484145.0,9586017.0,17904128.0,9004582.0,12500575.0,15361911.0,15686215.0,11069421.0,16926154.0,11444003.0,19838518.0,19701492.0,13418607.0,13593890.0,17349308.0,11338150.0,7302307.5,17400080.0,16249119.0,9367620.0,14919256.0,11277772.0,12360135.0,13006402.0,23275230.0,13262085.0,13616705.0,9458116.0,10899180.0,13300777.0,11491153.0,};
 8013568:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801356c:	4993      	ldr	r1, [pc, #588]	@ (80137bc <invoke+0x1490>)
 801356e:	f644 60f0 	movw	r0, #20208	@ 0x4ef0
 8013572:	4468      	add	r0, sp
 8013574:	f010 fb06 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[35112];//gradients
 8013578:	4b8a      	ldr	r3, [pc, #552]	@ (80137a4 <invoke+0x1478>)
 801357a:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 160; i++) v14_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v14_conv_2_bias_QAS[i]);
 801357c:	2300      	movs	r3, #0
 801357e:	e01e      	b.n	80135be <invoke+0x1292>
 8013580:	4a8f      	ldr	r2, [pc, #572]	@ (80137c0 <invoke+0x1494>)
 8013582:	6810      	ldr	r0, [r2, #0]
 8013584:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8013588:	4986      	ldr	r1, [pc, #536]	@ (80137a4 <invoke+0x1478>)
 801358a:	6809      	ldr	r1, [r1, #0]
 801358c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013590:	edd1 7a00 	vldr	s15, [r1]
 8013594:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 80137c4 <invoke+0x1498>
 8013598:	ee67 7a87 	vmul.f32	s15, s15, s14
 801359c:	f644 61f0 	movw	r1, #20208	@ 0x4ef0
 80135a0:	4469      	add	r1, sp
 80135a2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80135a6:	ed91 7a00 	vldr	s14, [r1]
 80135aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80135ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80135b2:	ee17 1a90 	vmov	r1, s15
 80135b6:	1a52      	subs	r2, r2, r1
 80135b8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80135bc:	3301      	adds	r3, #1
 80135be:	2b9f      	cmp	r3, #159	@ 0x9f
 80135c0:	ddde      	ble.n	8013580 <invoke+0x1254>
/* layer 75:GROUP_CONV */
const float v15_weight_QAS[10] = {156465.22,121900.914,166965.39,192526.67,183695.81,128197.68,145979.3,175153.14,148825.64,118773.67,};
 80135c2:	f644 66c8 	movw	r6, #20168	@ 0x4ec8
 80135c6:	446e      	add	r6, sp
 80135c8:	4634      	mov	r4, r6
 80135ca:	4d7f      	ldr	r5, [pc, #508]	@ (80137c8 <invoke+0x149c>)
 80135cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80135ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80135d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80135d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80135d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80135d8:	e884 0003 	stmia.w	r4, {r0, r1}
group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace((float*)&buffer0[34592],1,1,160,weight_fp44,NULL,v15_weight,1,1,1600,-FLT_MAX,FLT_MAX,(float*)sbuf,1,160, v15_weight_QAS, lr);
 80135dc:	eddf 8a7b 	vldr	s17, [pc, #492]	@ 80137cc <invoke+0x14a0>
 80135e0:	ed9f 8a7b 	vldr	s16, [pc, #492]	@ 80137d0 <invoke+0x14a4>
 80135e4:	4c7b      	ldr	r4, [pc, #492]	@ (80137d4 <invoke+0x14a8>)
 80135e6:	9609      	str	r6, [sp, #36]	@ 0x24
 80135e8:	27a0      	movs	r7, #160	@ 0xa0
 80135ea:	9708      	str	r7, [sp, #32]
 80135ec:	2601      	movs	r6, #1
 80135ee:	9607      	str	r6, [sp, #28]
 80135f0:	f8df 8200 	ldr.w	r8, [pc, #512]	@ 80137f4 <invoke+0x14c8>
 80135f4:	f8cd 8018 	str.w	r8, [sp, #24]
 80135f8:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 80135fc:	9305      	str	r3, [sp, #20]
 80135fe:	9604      	str	r6, [sp, #16]
 8013600:	9603      	str	r6, [sp, #12]
 8013602:	4b75      	ldr	r3, [pc, #468]	@ (80137d8 <invoke+0x14ac>)
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	9302      	str	r3, [sp, #8]
 8013608:	2500      	movs	r5, #0
 801360a:	9501      	str	r5, [sp, #4]
 801360c:	4b73      	ldr	r3, [pc, #460]	@ (80137dc <invoke+0x14b0>)
 801360e:	681b      	ldr	r3, [r3, #0]
 8013610:	9300      	str	r3, [sp, #0]
 8013612:	ed9f 1a73 	vldr	s2, [pc, #460]	@ 80137e0 <invoke+0x14b4>
 8013616:	eef0 0a68 	vmov.f32	s1, s17
 801361a:	eeb0 0a48 	vmov.f32	s0, s16
 801361e:	463b      	mov	r3, r7
 8013620:	4632      	mov	r2, r6
 8013622:	4631      	mov	r1, r6
 8013624:	4620      	mov	r0, r4
 8013626:	f005 f9bd 	bl	80189a4 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace>
/* layer 76:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[71456],4,4,160,(q7_t*)v14_conv_2_weight,NULL,(float*)&buffer0[34592],4,4,576,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 801362a:	9607      	str	r6, [sp, #28]
 801362c:	f8cd 8018 	str.w	r8, [sp, #24]
 8013630:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8013634:	9305      	str	r3, [sp, #20]
 8013636:	2104      	movs	r1, #4
 8013638:	9104      	str	r1, [sp, #16]
 801363a:	9103      	str	r1, [sp, #12]
 801363c:	9402      	str	r4, [sp, #8]
 801363e:	9501      	str	r5, [sp, #4]
 8013640:	4b68      	ldr	r3, [pc, #416]	@ (80137e4 <invoke+0x14b8>)
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	9300      	str	r3, [sp, #0]
 8013646:	eef0 0a68 	vmov.f32	s1, s17
 801364a:	eeb0 0a48 	vmov.f32	s0, s16
 801364e:	463b      	mov	r3, r7
 8013650:	460a      	mov	r2, r1
 8013652:	f504 4010 	add.w	r0, r4, #36864	@ 0x9000
 8013656:	f006 fe1b 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 77:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[33440],9216,(float*)&buffer0[34592]);
 801365a:	4622      	mov	r2, r4
 801365c:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8013660:	f5a4 6090 	sub.w	r0, r4, #1152	@ 0x480
 8013664:	f00a fd74 	bl	801e150 <where_zeros_inplace_bit>
/* layer 78:MUL */
fptr = &buffer0[34592];
 8013668:	4b4e      	ldr	r3, [pc, #312]	@ (80137a4 <invoke+0x1478>)
 801366a:	601c      	str	r4, [r3, #0]
fptr2 = scales40;
 801366c:	4b4c      	ldr	r3, [pc, #304]	@ (80137a0 <invoke+0x1474>)
 801366e:	4a5e      	ldr	r2, [pc, #376]	@ (80137e8 <invoke+0x14bc>)
 8013670:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 8013672:	e014      	b.n	801369e <invoke+0x1372>
for(int i = 0; i < 576; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013674:	4c4b      	ldr	r4, [pc, #300]	@ (80137a4 <invoke+0x1478>)
 8013676:	6820      	ldr	r0, [r4, #0]
 8013678:	4602      	mov	r2, r0
 801367a:	ecb2 7a01 	vldmia	r2!, {s14}
 801367e:	4948      	ldr	r1, [pc, #288]	@ (80137a0 <invoke+0x1474>)
 8013680:	6809      	ldr	r1, [r1, #0]
 8013682:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013686:	edd1 7a00 	vldr	s15, [r1]
 801368a:	6022      	str	r2, [r4, #0]
 801368c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013690:	edc0 7a00 	vstr	s15, [r0]
 8013694:	3301      	adds	r3, #1
 8013696:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 801369a:	dbeb      	blt.n	8013674 <invoke+0x1348>
for(int hw = 0; hw < 16; hw++){
 801369c:	3501      	adds	r5, #1
 801369e:	2d0f      	cmp	r5, #15
 80136a0:	dc01      	bgt.n	80136a6 <invoke+0x137a>
for(int i = 0; i < 576; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80136a2:	2300      	movs	r3, #0
 80136a4:	e7f7      	b.n	8013696 <invoke+0x136a>
}
/* layer 79:SUM */
sum_4D_exclude((float*)&buffer0[34592],1,4,4,576,3,(float*)&buffer0[71456]);
 80136a6:	484b      	ldr	r0, [pc, #300]	@ (80137d4 <invoke+0x14a8>)
 80136a8:	f500 4410 	add.w	r4, r0, #36864	@ 0x9000
 80136ac:	9402      	str	r4, [sp, #8]
 80136ae:	2303      	movs	r3, #3
 80136b0:	9301      	str	r3, [sp, #4]
 80136b2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80136b6:	9300      	str	r3, [sp, #0]
 80136b8:	2304      	movs	r3, #4
 80136ba:	461a      	mov	r2, r3
 80136bc:	2101      	movs	r1, #1
 80136be:	f008 fd7f 	bl	801c1c0 <sum_4D_exclude>
/* layer 80:BIAS_UPDATE */
const float v14_conv_1_bias_QAS[576] = {654677250.0,56907796.0,28639336.0,35434564.0,41620364.0,670483260.0,99952424.0,46708484.0,65207204.0,77129590.0,86876216.0,26197844.0,51814240.0,37802844.0,56369708.0,80488216.0,496990340.0,103415900.0,52359292.0,117645930.0,36162868.0,66714136.0,41964964.0,70289260.0,141463520.0,35091620.0,292941020.0,319235940.0,149274560.0,31588280.0,58581532.0,30769990.0,94868030.0,1084318700.0,120959870.0,55601030.0,26995596.0,58911108.0,58494684.0,73105710.0,52481680.0,95490550.0,549109250.0,78954710.0,35137028.0,59012830.0,289998900.0,29434386.0,51404452.0,81299550.0,49754300.0,21620110.0,32478784.0,131605530.0,107687110.0,59945176.0,63924004.0,54849904.0,63493092.0,45972916.0,70220950.0,103747230.0,47871584.0,62248656.0,275410370.0,24195816.0,26073014.0,254556940.0,80991980.0,96683720.0,42729896.0,213654620.0,80830030.0,322784220.0,553329100.0,46875692.0,422841380.0,63145850.0,47938756.0,72988320.0,58928640.0,50203988.0,44146424.0,120659020.0,69507544.0,13374964.0,240567940.0,18266646.0,54699344.0,57096424.0,552308540.0,84762350.0,242749870.0,319167500.0,71150340.0,31884426.0,66255364.0,85494536.0,66699116.0,36679252.0,44997460.0,180317470.0,87871224.0,41108684.0,531991520.0,34514850.0,96381270.0,69300616.0,57619676.0,43981004.0,289805760.0,19124140.0,107008740.0,344962750.0,72299440.0,580689100.0,209671490.0,33476972.0,61112460.0,50215950.0,68393176.0,52556184.0,124962520.0,44188224.0,54853452.0,48236770.0,58527270.0,71695250.0,174800380.0,73951940.0,20854050.0,23348352.0,78900630.0,15238067.0,68789464.0,96828620.0,279096060.0,100488270.0,67073372.0,58398588.0,132698136.0,62893096.0,586947800.0,128614300.0,382380770.0,52745670.0,27297846.0,295490000.0,171373980.0,166499040.0,228337550.0,111371580.0,67201010.0,46145636.0,71408990.0,45095148.0,19798874.0,76104970.0,47009500.0,108986410.0,71923400.0,391806720.0,50333988.0,101243990.0,70909430.0,31091898.0,57822284.0,351701800.0,64377884.0,108605920.0,132598290.0,65642250.0,29381194.0,26002788.0,560494500.0,222602530.0,73611160.0,64367284.0,102444700.0,105854720.0,91623460.0,584034200.0,40446036.0,88276990.0,589991400.0,80158650.0,66977012.0,127081304.0,50682140.0,97636456.0,174896960.0,37453344.0,16513916.0,52115344.0,54673972.0,284836600.0,69556504.0,114206056.0,104500710.0,43250244.0,52804620.0,46978070.0,43776224.0,76813900.0,77624424.0,498489570.0,58108268.0,65040160.0,234663680.0,47201516.0,52909956.0,58724840.0,333171140.0,47209908.0,70600750.0,441201400.0,61439932.0,93082650.0,220306510.0,234074530.0,56594264.0,702751700.0,125412504.0,248965900.0,232523090.0,17991080.0,346721060.0,63789436.0,503435740.0,241199520.0,80868664.0,209974930.0,47489420.0,68403180.0,73742520.0,86631710.0,54824900.0,292945340.0,74857430.0,25703130.0,84739330.0,39290590.0,303463550.0,45986228.0,81848770.0,53310760.0,54298540.0,30542152.0,106303380.0,87395580.0,287210020.0,49321840.0,39647710.0,18478792.0,59350676.0,35629800.0,484234340.0,48085950.0,16154992.0,404483400.0,615795100.0,78496264.0,73261360.0,61674108.0,26099064.0,699598200.0,38941500.0,64231510.0,60505180.0,64973576.0,70256390.0,70861230.0,51139610.0,32120648.0,62785516.0,43137724.0,51929396.0,368455740.0,201290560.0,82584390.0,81244980.0,62516724.0,74438950.0,64338556.0,80612080.0,54837100.0,15520916.0,39409464.0,80629010.0,114839130.0,34846412.0,201007310.0,65928788.0,42773108.0,131007010.0,170778990.0,65153372.0,74664136.0,88584860.0,359521200.0,237987870.0,794981400.0,43835344.0,48056710.0,54212630.0,224232620.0,142729860.0,45310160.0,60274170.0,61516890.0,100241690.0,214157500.0,174766220.0,18965498.0,976528500.0,125968050.0,48190196.0,68159544.0,90855440.0,80148870.0,25554136.0,90372420.0,44151196.0,142363860.0,99211896.0,159560720.0,61584640.0,44390890.0,62563260.0,739954200.0,250580800.0,83113890.0,215827520.0,69334890.0,39331624.0,63023030.0,49171260.0,96203420.0,15227498.0,46266300.0,103972744.0,63911150.0,58022224.0,65204764.0,57357650.0,102470850.0,51409000.0,18943040.0,178717700.0,23863238.0,56017300.0,126508060.0,610637200.0,572862700.0,260035950.0,88401090.0,55596428.0,537952800.0,264884660.0,88599830.0,56247860.0,85039380.0,98471000.0,43227290.0,42081484.0,236852130.0,36193100.0,55489476.0,264554350.0,67817690.0,95430696.0,65984290.0,21100126.0,416677280.0,732663800.0,64633684.0,66381230.0,46598948.0,270284860.0,29732766.0,109784184.0,54277784.0,787284800.0,72548990.0,71628000.0,98449980.0,41073880.0,40253188.0,310405020.0,66526836.0,50062824.0,398259680.0,283337060.0,39688530.0,46420836.0,278220450.0,199301380.0,61640308.0,351477630.0,51733724.0,65544252.0,91552850.0,79158580.0,74639830.0,348254750.0,32287442.0,54703772.0,66396820.0,61409970.0,477720900.0,67987610.0,258890910.0,111633100.0,367385900.0,57199184.0,40422564.0,124957060.0,42436824.0,122911460.0,32194310.0,44816732.0,21652908.0,48304724.0,620104300.0,455923460.0,65915470.0,122298800.0,108369930.0,63116344.0,51079930.0,71023740.0,50536428.0,108716120.0,69045450.0,160311230.0,61704950.0,5438406.0,45865820.0,98318760.0,97947630.0,92464410.0,266429890.0,39297060.0,361692480.0,84327330.0,52093148.0,68813580.0,62595140.0,44849070.0,69300080.0,43442304.0,598566460.0,145892500.0,178124620.0,54539664.0,104331250.0,176513900.0,89473016.0,57357950.0,77571130.0,68650960.0,275267700.0,519989540.0,76950050.0,72244020.0,50186412.0,63371010.0,675403300.0,100704300.0,58621812.0,95153496.0,335437300.0,140058380.0,82091176.0,60262028.0,79512620.0,152860740.0,44524184.0,67407224.0,33087474.0,371648420.0,33859164.0,57698550.0,83707120.0,39638400.0,192536240.0,56621800.0,70704990.0,1146847200.0,151390600.0,64262056.0,46334990.0,378402530.0,413929000.0,43777404.0,106047910.0,320401200.0,40397160.0,59336308.0,59474780.0,399783870.0,41248050.0,35563644.0,533717760.0,60820964.0,121610904.0,70730456.0,35886370.0,36166430.0,743826940.0,89319450.0,200731490.0,280399680.0,130070810.0,74413980.0,42912524.0,62994880.0,131365280.0,56617220.0,132340504.0,86821544.0,57484040.0,129530720.0,35509516.0,26503264.0,97707144.0,59481024.0,187618800.0,63759810.0,341817500.0,55760372.0,340905150.0,298305280.0,29314520.0,63348276.0,206844780.0,37981620.0,104377210.0,208315120.0,65593612.0,85215460.0,66000492.0,189495310.0,112676800.0,68011340.0,283621600.0,53067724.0,83703340.0,39738884.0,102314980.0,34048096.0,56217644.0,109366650.0,71244810.0,67235336.0,68341896.0,15974653.0,66683380.0,293023680.0,67268040.0,55150110.0,28825000.0,81498376.0,59237252.0,299566400.0,80850824.0,44838536.0,45711468.0,62308544.0,84774080.0,76161624.0,33728570.0,35460708.0,48520600.0,89148140.0,54691024.0,};
 80136c2:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 80136c6:	4949      	ldr	r1, [pc, #292]	@ (80137ec <invoke+0x14c0>)
 80136c8:	f244 50c8 	movw	r0, #17864	@ 0x45c8
 80136cc:	4468      	add	r0, sp
 80136ce:	f010 fa59 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[71456];//gradients
 80136d2:	4b34      	ldr	r3, [pc, #208]	@ (80137a4 <invoke+0x1478>)
 80136d4:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 576; i++) v14_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v14_conv_1_bias_QAS[i]);
 80136d6:	2300      	movs	r3, #0
 80136d8:	e01e      	b.n	8013718 <invoke+0x13ec>
 80136da:	4a45      	ldr	r2, [pc, #276]	@ (80137f0 <invoke+0x14c4>)
 80136dc:	6810      	ldr	r0, [r2, #0]
 80136de:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80136e2:	4930      	ldr	r1, [pc, #192]	@ (80137a4 <invoke+0x1478>)
 80136e4:	6809      	ldr	r1, [r1, #0]
 80136e6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80136ea:	edd1 7a00 	vldr	s15, [r1]
 80136ee:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80137c4 <invoke+0x1498>
 80136f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80136f6:	f244 51c8 	movw	r1, #17864	@ 0x45c8
 80136fa:	4469      	add	r1, sp
 80136fc:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013700:	ed91 7a00 	vldr	s14, [r1]
 8013704:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013708:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801370c:	ee17 1a90 	vmov	r1, s15
 8013710:	1a52      	subs	r2, r2, r1
 8013712:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8013716:	3301      	adds	r3, #1
 8013718:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 801371c:	dbdd      	blt.n	80136da <invoke+0x13ae>
/* layer 81:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight((float*)&buffer0[34592],4,4,576,v14_conv_1_weight,NULL,(float*)&buffer0[34592],4,4,576,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 801371e:	4c2d      	ldr	r4, [pc, #180]	@ (80137d4 <invoke+0x14a8>)
 8013720:	2500      	movs	r5, #0
 8013722:	9508      	str	r5, [sp, #32]
 8013724:	2301      	movs	r3, #1
 8013726:	9307      	str	r3, [sp, #28]
 8013728:	4b32      	ldr	r3, [pc, #200]	@ (80137f4 <invoke+0x14c8>)
 801372a:	9306      	str	r3, [sp, #24]
 801372c:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8013730:	9305      	str	r3, [sp, #20]
 8013732:	2104      	movs	r1, #4
 8013734:	9104      	str	r1, [sp, #16]
 8013736:	9103      	str	r1, [sp, #12]
 8013738:	9402      	str	r4, [sp, #8]
 801373a:	9501      	str	r5, [sp, #4]
 801373c:	4a2e      	ldr	r2, [pc, #184]	@ (80137f8 <invoke+0x14cc>)
 801373e:	6812      	ldr	r2, [r2, #0]
 8013740:	9200      	str	r2, [sp, #0]
 8013742:	eddf 0a22 	vldr	s1, [pc, #136]	@ 80137cc <invoke+0x14a0>
 8013746:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 80137d0 <invoke+0x14a4>
 801374a:	460a      	mov	r2, r1
 801374c:	4620      	mov	r0, r4
 801374e:	f008 ff4c 	bl	801c5ea <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight>
/* layer 82:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[32288],9216,(float*)&buffer0[34592]);
 8013752:	4622      	mov	r2, r4
 8013754:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8013758:	f5a4 6010 	sub.w	r0, r4, #2304	@ 0x900
 801375c:	f00a fcf8 	bl	801e150 <where_zeros_inplace_bit>
/* layer 83:MUL */
fptr = &buffer0[34592];
 8013760:	4b10      	ldr	r3, [pc, #64]	@ (80137a4 <invoke+0x1478>)
 8013762:	601c      	str	r4, [r3, #0]
fptr2 = scales39;
 8013764:	4b0e      	ldr	r3, [pc, #56]	@ (80137a0 <invoke+0x1474>)
 8013766:	4a25      	ldr	r2, [pc, #148]	@ (80137fc <invoke+0x14d0>)
 8013768:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 801376a:	e014      	b.n	8013796 <invoke+0x146a>
for(int i = 0; i < 576; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801376c:	4c0d      	ldr	r4, [pc, #52]	@ (80137a4 <invoke+0x1478>)
 801376e:	6820      	ldr	r0, [r4, #0]
 8013770:	4602      	mov	r2, r0
 8013772:	ecb2 7a01 	vldmia	r2!, {s14}
 8013776:	490a      	ldr	r1, [pc, #40]	@ (80137a0 <invoke+0x1474>)
 8013778:	6809      	ldr	r1, [r1, #0]
 801377a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801377e:	edd1 7a00 	vldr	s15, [r1]
 8013782:	6022      	str	r2, [r4, #0]
 8013784:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013788:	edc0 7a00 	vstr	s15, [r0]
 801378c:	3301      	adds	r3, #1
 801378e:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8013792:	dbeb      	blt.n	801376c <invoke+0x1440>
for(int hw = 0; hw < 16; hw++){
 8013794:	3501      	adds	r5, #1
 8013796:	2d0f      	cmp	r5, #15
 8013798:	dc32      	bgt.n	8013800 <invoke+0x14d4>
for(int i = 0; i < 576; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801379a:	2300      	movs	r3, #0
 801379c:	e7f7      	b.n	801378e <invoke+0x1462>
 801379e:	bf00      	nop
 80137a0:	2000cc90 	.word	0x2000cc90
 80137a4:	2000cc94 	.word	0x2000cc94
 80137a8:	2000cc8c 	.word	0x2000cc8c
 80137ac:	2001fe64 	.word	0x2001fe64
 80137b0:	20016f04 	.word	0x20016f04
 80137b4:	0802d804 	.word	0x0802d804
 80137b8:	2001706c 	.word	0x2001706c
 80137bc:	08027870 	.word	0x08027870
 80137c0:	20000678 	.word	0x20000678
 80137c4:	39d1b717 	.word	0x39d1b717
 80137c8:	08027af0 	.word	0x08027af0
 80137cc:	7f7fffff 	.word	0x7f7fffff
 80137d0:	ff7fffff 	.word	0xff7fffff
 80137d4:	20016e64 	.word	0x20016e64
 80137d8:	20000034 	.word	0x20000034
 80137dc:	2000002c 	.word	0x2000002c
 80137e0:	3a51b717 	.word	0x3a51b717
 80137e4:	200008fc 	.word	0x200008fc
 80137e8:	08044284 	.word	0x08044284
 80137ec:	08027b18 	.word	0x08027b18
 80137f0:	20000900 	.word	0x20000900
 80137f4:	2003a744 	.word	0x2003a744
 80137f8:	20001204 	.word	0x20001204
 80137fc:	08047404 	.word	0x08047404
}
/* layer 84:SUM */
sum_4D_exclude((float*)&buffer0[34592],1,4,4,576,3,(float*)&buffer0[32288]);
 8013800:	48a9      	ldr	r0, [pc, #676]	@ (8013aa8 <invoke+0x177c>)
 8013802:	f5a0 6410 	sub.w	r4, r0, #2304	@ 0x900
 8013806:	9402      	str	r4, [sp, #8]
 8013808:	2303      	movs	r3, #3
 801380a:	9301      	str	r3, [sp, #4]
 801380c:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8013810:	9300      	str	r3, [sp, #0]
 8013812:	2304      	movs	r3, #4
 8013814:	461a      	mov	r2, r3
 8013816:	2101      	movs	r1, #1
 8013818:	f008 fcd2 	bl	801c1c0 <sum_4D_exclude>
/* layer 85:BIAS_UPDATE */
const float v14_conv_0_bias_QAS[576] = {709765500.0,1095124000.0,1133707000.0,815438500.0,511527780.0,1367263900.0,935322600.0,844678340.0,990682000.0,1381466900.0,1661784400.0,1016122940.0,1224061200.0,1013002750.0,428049950.0,670605060.0,589710600.0,650380160.0,557326300.0,1432191400.0,831155840.0,917173400.0,1181492500.0,880701950.0,498734750.0,560498400.0,851469200.0,2326794200.0,860911600.0,899014600.0,1542670500.0,1193208800.0,1208935700.0,1334557300.0,1723967400.0,1017743300.0,1047666560.0,803147300.0,991691650.0,1285904900.0,943131500.0,2076445000.0,568394750.0,766322900.0,1009402400.0,1752257800.0,901930900.0,1196144100.0,877986370.0,1504507600.0,1440736100.0,1676165000.0,1356689400.0,1116655700.0,796375200.0,975324400.0,900250560.0,1693932000.0,1119845900.0,1277458300.0,1268598400.0,940435260.0,1058945800.0,1202319900.0,803017150.0,1553228700.0,1649039600.0,592482560.0,1543578800.0,2043024000.0,590441800.0,583050940.0,981700800.0,1877846700.0,862232060.0,1199681000.0,587289500.0,910118660.0,1029848770.0,582502100.0,1141456000.0,830896300.0,966474200.0,1600403100.0,1206793700.0,1261174000.0,645275650.0,627599940.0,828432260.0,705586100.0,997754900.0,1288693800.0,1377384700.0,954810940.0,802859500.0,786782100.0,1292652800.0,888381100.0,791653700.0,966741100.0,1359114100.0,1421973500.0,1713822800.0,1807880400.0,755974500.0,921512960.0,1034368400.0,909598600.0,1138169200.0,875483500.0,744147100.0,547103700.0,1126018000.0,751019200.0,2665237200.0,402269400.0,1124923800.0,1253719600.0,795353200.0,800949570.0,707095200.0,1632616800.0,880725500.0,1502117000.0,1478159600.0,1059249300.0,618686000.0,1267334700.0,1343037000.0,998627700.0,1103230500.0,606646800.0,1502279000.0,1081737100.0,1499061500.0,793925950.0,1354904600.0,1395839200.0,704076700.0,778446140.0,996775040.0,842334500.0,677417000.0,1322773200.0,764164700.0,717671040.0,983127550.0,1306062000.0,1398581400.0,2267852300.0,913928640.0,765004600.0,1039427460.0,895914430.0,1201822600.0,793640200.0,485753660.0,1458245500.0,1148978400.0,1249098500.0,1240560500.0,529751800.0,810625860.0,729382600.0,1876112100.0,2655239700.0,1317100200.0,755093800.0,1626249900.0,1355298300.0,464236320.0,1248849700.0,658562750.0,988066940.0,1037217540.0,1402158800.0,891950200.0,1141235700.0,768246660.0,1105301000.0,544895100.0,1038515900.0,1569874700.0,1374045300.0,1365792100.0,707770240.0,857808960.0,1733172200.0,1274738000.0,791595900.0,1094738600.0,969909570.0,1335364000.0,889775400.0,1279947900.0,904945860.0,1355467600.0,1272010000.0,395509000.0,1186386000.0,1511950000.0,1125813000.0,1361319700.0,1315675600.0,667403800.0,1006691100.0,950591700.0,1222079100.0,882939900.0,998370300.0,879234940.0,1526667600.0,1133747100.0,1795115800.0,618088060.0,430757400.0,1056906100.0,742673700.0,820676900.0,829036160.0,1062813800.0,801857300.0,1524490900.0,1130863500.0,1553224600.0,1208842600.0,784218900.0,1458397600.0,1026584770.0,1671973600.0,1103741700.0,1380621700.0,1504777500.0,817890500.0,790377400.0,1468335600.0,1475093200.0,1956903600.0,1723930900.0,1065083900.0,577031500.0,624219200.0,691416260.0,1004647300.0,1522902800.0,697993150.0,1398376100.0,1668307600.0,1218290300.0,675446700.0,473089950.0,1260903400.0,1296227600.0,1017332350.0,1079602200.0,1728847600.0,761102600.0,904108600.0,960484350.0,1028917000.0,1110003300.0,917011600.0,946854460.0,932012200.0,781880200.0,741687500.0,1114406500.0,1167860900.0,1219633900.0,1201702300.0,671067500.0,1208231000.0,568765500.0,859809900.0,1056809400.0,1332625300.0,554227700.0,1579453000.0,720678100.0,1096826900.0,989365570.0,1522905700.0,1355347100.0,647235800.0,919510300.0,756880300.0,527748350.0,1170371300.0,891398000.0,1319128000.0,806378000.0,1085371100.0,1114828700.0,1147039900.0,1255932800.0,805798140.0,1260319900.0,2730469600.0,1523122200.0,456933700.0,1664981600.0,329745120.0,768808800.0,1698862800.0,1368207100.0,1259227900.0,1135502700.0,533421220.0,875108740.0,1315042000.0,1610768400.0,552992100.0,2074859600.0,728770100.0,704792770.0,1323453200.0,2092041300.0,478484740.0,1627354200.0,856432260.0,800860540.0,1426148700.0,936139900.0,866274940.0,836225900.0,1476864400.0,909409200.0,1340054300.0,659692300.0,497744450.0,1056237250.0,1164675500.0,1281789600.0,850571260.0,1570496100.0,770182600.0,826975700.0,771177000.0,1582711000.0,727766400.0,1845083400.0,2280922000.0,694984450.0,614463200.0,938864700.0,1484511500.0,1076206100.0,974194750.0,1146216300.0,977081800.0,1988339000.0,1142222100.0,514207940.0,1580486700.0,1007209340.0,848592900.0,908745800.0,505462500.0,1365757600.0,1429319000.0,1159292800.0,841443100.0,1222609900.0,583328000.0,1434691500.0,1124150800.0,1118268800.0,1495555500.0,496960060.0,1468733400.0,511777800.0,1266581400.0,924647400.0,848324200.0,1468851600.0,1693428200.0,302855500.0,1029968100.0,1182835000.0,1188315300.0,859590700.0,1038217000.0,460949820.0,931617600.0,1218704900.0,1332053200.0,968419650.0,961760450.0,974512450.0,956192450.0,1257385000.0,591231740.0,662804740.0,1519281400.0,802349060.0,655362240.0,770534000.0,838000450.0,785072200.0,936890000.0,1308171600.0,1099153900.0,1704177200.0,1115482200.0,866558700.0,1682019800.0,1578424300.0,2326447600.0,870230600.0,1198532700.0,973222660.0,832662340.0,345076380.0,1247841200.0,841159100.0,1356277100.0,1057226200.0,980127800.0,1835405400.0,903260200.0,1724645600.0,1053157900.0,1269480600.0,995525760.0,968609150.0,1345127200.0,922574400.0,1351952100.0,1592046100.0,1140705300.0,902511000.0,706637100.0,670551230.0,977607600.0,753510800.0,1286277600.0,1372853100.0,560120770.0,1319472400.0,372056640.0,1182992600.0,671349950.0,600612900.0,1720631800.0,1004348160.0,1812159500.0,1290155900.0,765228300.0,1290548100.0,1053504000.0,2210465800.0,571374850.0,1130181000.0,1189527800.0,2101162000.0,1014256400.0,959216500.0,672499260.0,938408960.0,1661429600.0,954882560.0,708066940.0,1170326500.0,686253060.0,1436656300.0,2456641500.0,653572540.0,902271740.0,1455706800.0,1438566700.0,1223845800.0,639383200.0,1000602100.0,968534800.0,916141300.0,720094850.0,1080491900.0,802088450.0,660013950.0,1354206000.0,1555291400.0,680623170.0,893461950.0,2420506400.0,2187462700.0,2141534300.0,1374263000.0,791174900.0,468521060.0,1192926600.0,1607688700.0,891179500.0,832951360.0,1184124500.0,1435509000.0,1180843000.0,1220177400.0,768656100.0,1036418370.0,1392252000.0,682545500.0,788558900.0,803753400.0,1047760060.0,1255842000.0,1787099300.0,1008697100.0,1280515300.0,773963260.0,1449254000.0,1279767400.0,1202323600.0,641619000.0,1070403260.0,870887500.0,1194177000.0,782379140.0,927551170.0,902481400.0,2463644200.0,1756292200.0,633898560.0,1542372500.0,1121136800.0,1055708600.0,795748900.0,1110882000.0,1305546900.0,837518500.0,725063360.0,888921860.0,1204967200.0,1227687200.0,1083948500.0,743211970.0,786811500.0,679662800.0,1071571400.0,1100937000.0,1137544700.0,1230878700.0,652873100.0,503117630.0,1067040900.0,1052204540.0,556872400.0,984733600.0,755281150.0,1200749400.0,1399731300.0,804894700.0,1933307500.0,948895400.0,692623740.0,612503300.0,709957060.0,1121045600.0,2337875500.0,627245000.0,526102820.0,850095170.0,1337719700.0,1122795000.0,613296400.0,310497730.0,1546923300.0,1554380000.0,1416566100.0,1378671700.0,1216238000.0,1961352200.0,624456700.0,639845760.0,847553000.0,670097000.0,1434944900.0,};
 801381c:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8013820:	49a2      	ldr	r1, [pc, #648]	@ (8013aac <invoke+0x1780>)
 8013822:	f643 40c8 	movw	r0, #15560	@ 0x3cc8
 8013826:	4468      	add	r0, sp
 8013828:	f010 f9ac 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[32288];//gradients
 801382c:	4ba0      	ldr	r3, [pc, #640]	@ (8013ab0 <invoke+0x1784>)
 801382e:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 576; i++) v14_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v14_conv_0_bias_QAS[i]);
 8013830:	2300      	movs	r3, #0
 8013832:	e01e      	b.n	8013872 <invoke+0x1546>
 8013834:	4a9f      	ldr	r2, [pc, #636]	@ (8013ab4 <invoke+0x1788>)
 8013836:	6810      	ldr	r0, [r2, #0]
 8013838:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 801383c:	499c      	ldr	r1, [pc, #624]	@ (8013ab0 <invoke+0x1784>)
 801383e:	6809      	ldr	r1, [r1, #0]
 8013840:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013844:	edd1 7a00 	vldr	s15, [r1]
 8013848:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8013ab8 <invoke+0x178c>
 801384c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013850:	f643 41c8 	movw	r1, #15560	@ 0x3cc8
 8013854:	4469      	add	r1, sp
 8013856:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801385a:	ed91 7a00 	vldr	s14, [r1]
 801385e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013862:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013866:	ee17 1a90 	vmov	r1, s15
 801386a:	1a52      	subs	r2, r2, r1
 801386c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8013870:	3301      	adds	r3, #1
 8013872:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8013876:	dbdd      	blt.n	8013834 <invoke+0x1508>
/* layer 86:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[34592],4,4,576,(q7_t*)v14_conv_0_weight,NULL,(float*)&buffer0[71456],4,4,96,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8013878:	4d8b      	ldr	r5, [pc, #556]	@ (8013aa8 <invoke+0x177c>)
 801387a:	2301      	movs	r3, #1
 801387c:	9307      	str	r3, [sp, #28]
 801387e:	4b8f      	ldr	r3, [pc, #572]	@ (8013abc <invoke+0x1790>)
 8013880:	9306      	str	r3, [sp, #24]
 8013882:	2360      	movs	r3, #96	@ 0x60
 8013884:	9305      	str	r3, [sp, #20]
 8013886:	2104      	movs	r1, #4
 8013888:	9104      	str	r1, [sp, #16]
 801388a:	9103      	str	r1, [sp, #12]
 801388c:	f505 4610 	add.w	r6, r5, #36864	@ 0x9000
 8013890:	9602      	str	r6, [sp, #8]
 8013892:	2400      	movs	r4, #0
 8013894:	9401      	str	r4, [sp, #4]
 8013896:	4b8a      	ldr	r3, [pc, #552]	@ (8013ac0 <invoke+0x1794>)
 8013898:	681b      	ldr	r3, [r3, #0]
 801389a:	9300      	str	r3, [sp, #0]
 801389c:	eddf 0a89 	vldr	s1, [pc, #548]	@ 8013ac4 <invoke+0x1798>
 80138a0:	ed9f 0a89 	vldr	s0, [pc, #548]	@ 8013ac8 <invoke+0x179c>
 80138a4:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80138a8:	460a      	mov	r2, r1
 80138aa:	4628      	mov	r0, r5
 80138ac:	f006 fcf0 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 87:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[30752],1536,(float*)&buffer0[71456]);
 80138b0:	f5a5 6570 	sub.w	r5, r5, #3840	@ 0xf00
 80138b4:	4632      	mov	r2, r6
 80138b6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80138ba:	4628      	mov	r0, r5
 80138bc:	f00a fc48 	bl	801e150 <where_zeros_inplace_bit>
/* layer 88:DIV */
fptr3 = (float*)&buffer0[30752]; fptr2 = (float*)&buffer0[71456];
 80138c0:	4b82      	ldr	r3, [pc, #520]	@ (8013acc <invoke+0x17a0>)
 80138c2:	601d      	str	r5, [r3, #0]
 80138c4:	4b82      	ldr	r3, [pc, #520]	@ (8013ad0 <invoke+0x17a4>)
 80138c6:	601e      	str	r6, [r3, #0]
for(int i = 0; i < 1536; i++) *fptr3++ = *fptr2++ / 0.044030919671058655;
 80138c8:	4623      	mov	r3, r4
 80138ca:	e010      	b.n	80138ee <invoke+0x15c2>
 80138cc:	4980      	ldr	r1, [pc, #512]	@ (8013ad0 <invoke+0x17a4>)
 80138ce:	680a      	ldr	r2, [r1, #0]
 80138d0:	1d10      	adds	r0, r2, #4
 80138d2:	6008      	str	r0, [r1, #0]
 80138d4:	edd2 6a00 	vldr	s13, [r2]
 80138d8:	497c      	ldr	r1, [pc, #496]	@ (8013acc <invoke+0x17a0>)
 80138da:	680a      	ldr	r2, [r1, #0]
 80138dc:	1d10      	adds	r0, r2, #4
 80138de:	6008      	str	r0, [r1, #0]
 80138e0:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8013ad4 <invoke+0x17a8>
 80138e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80138e8:	edc2 7a00 	vstr	s15, [r2]
 80138ec:	3301      	adds	r3, #1
 80138ee:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80138f2:	dbeb      	blt.n	80138cc <invoke+0x15a0>
/* layer 89:MUL */
fptr = (float*)&buffer0[30752];fptr3 = (float*)&buffer0[55136];for(int i = 0; i < 1536; i++) fptr3[i] = 0.032814495265483856 * fptr[i];
 80138f4:	4b6e      	ldr	r3, [pc, #440]	@ (8013ab0 <invoke+0x1784>)
 80138f6:	4a78      	ldr	r2, [pc, #480]	@ (8013ad8 <invoke+0x17ac>)
 80138f8:	601a      	str	r2, [r3, #0]
 80138fa:	4b74      	ldr	r3, [pc, #464]	@ (8013acc <invoke+0x17a0>)
 80138fc:	4a77      	ldr	r2, [pc, #476]	@ (8013adc <invoke+0x17b0>)
 80138fe:	601a      	str	r2, [r3, #0]
 8013900:	2300      	movs	r3, #0
 8013902:	e010      	b.n	8013926 <invoke+0x15fa>
 8013904:	4a6a      	ldr	r2, [pc, #424]	@ (8013ab0 <invoke+0x1784>)
 8013906:	6812      	ldr	r2, [r2, #0]
 8013908:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801390c:	edd2 7a00 	vldr	s15, [r2]
 8013910:	4a6e      	ldr	r2, [pc, #440]	@ (8013acc <invoke+0x17a0>)
 8013912:	6812      	ldr	r2, [r2, #0]
 8013914:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013918:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8013ae0 <invoke+0x17b4>
 801391c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013920:	edc2 7a00 	vstr	s15, [r2]
 8013924:	3301      	adds	r3, #1
 8013926:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801392a:	dbeb      	blt.n	8013904 <invoke+0x15d8>
/* layer 90:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[30560],1536,(float*)&buffer0[55136]);
 801392c:	4c6b      	ldr	r4, [pc, #428]	@ (8013adc <invoke+0x17b0>)
 801392e:	4622      	mov	r2, r4
 8013930:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8013934:	f5a4 40c0 	sub.w	r0, r4, #24576	@ 0x6000
 8013938:	f00a fc0a 	bl	801e150 <where_zeros_inplace_bit>
/* layer 91:MUL */
fptr = &buffer0[55136];
 801393c:	4b5c      	ldr	r3, [pc, #368]	@ (8013ab0 <invoke+0x1784>)
 801393e:	601c      	str	r4, [r3, #0]
fptr2 = scales38;
 8013940:	4b63      	ldr	r3, [pc, #396]	@ (8013ad0 <invoke+0x17a4>)
 8013942:	4a68      	ldr	r2, [pc, #416]	@ (8013ae4 <invoke+0x17b8>)
 8013944:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 8013946:	2500      	movs	r5, #0
 8013948:	e013      	b.n	8013972 <invoke+0x1646>
for(int i = 0; i < 96; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801394a:	4c59      	ldr	r4, [pc, #356]	@ (8013ab0 <invoke+0x1784>)
 801394c:	6820      	ldr	r0, [r4, #0]
 801394e:	4602      	mov	r2, r0
 8013950:	ecb2 7a01 	vldmia	r2!, {s14}
 8013954:	495e      	ldr	r1, [pc, #376]	@ (8013ad0 <invoke+0x17a4>)
 8013956:	6809      	ldr	r1, [r1, #0]
 8013958:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801395c:	edd1 7a00 	vldr	s15, [r1]
 8013960:	6022      	str	r2, [r4, #0]
 8013962:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013966:	edc0 7a00 	vstr	s15, [r0]
 801396a:	3301      	adds	r3, #1
 801396c:	2b5f      	cmp	r3, #95	@ 0x5f
 801396e:	ddec      	ble.n	801394a <invoke+0x161e>
for(int hw = 0; hw < 16; hw++){
 8013970:	3501      	adds	r5, #1
 8013972:	2d0f      	cmp	r5, #15
 8013974:	dc01      	bgt.n	801397a <invoke+0x164e>
for(int i = 0; i < 96; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013976:	2300      	movs	r3, #0
 8013978:	e7f8      	b.n	801396c <invoke+0x1640>
}
/* layer 92:SUM */
sum_4D_exclude((float*)&buffer0[55136],1,4,4,96,3,(float*)&buffer0[30560]);
 801397a:	4858      	ldr	r0, [pc, #352]	@ (8013adc <invoke+0x17b0>)
 801397c:	f5a0 44c0 	sub.w	r4, r0, #24576	@ 0x6000
 8013980:	9402      	str	r4, [sp, #8]
 8013982:	2303      	movs	r3, #3
 8013984:	9301      	str	r3, [sp, #4]
 8013986:	2360      	movs	r3, #96	@ 0x60
 8013988:	9300      	str	r3, [sp, #0]
 801398a:	2304      	movs	r3, #4
 801398c:	461a      	mov	r2, r3
 801398e:	2101      	movs	r1, #1
 8013990:	f008 fc16 	bl	801c1c0 <sum_4D_exclude>
/* layer 93:BIAS_UPDATE */
const float v13_conv_2_bias_QAS[96] = {355876930.0,558494000.0,171505010.0,219625920.0,252224220.0,303974660.0,250815900.0,445427970.0,339608640.0,302080860.0,380221800.0,512144100.0,215463940.0,219955250.0,378082370.0,229628900.0,114224056.0,536883650.0,218712540.0,180932660.0,295388800.0,343863170.0,320962270.0,212863230.0,378079970.0,294832800.0,291525060.0,195432300.0,367240320.0,309562050.0,88026150.0,251921040.0,315553280.0,493595100.0,414583550.0,257529400.0,299791600.0,319802300.0,207819330.0,318879900.0,288209820.0,346871230.0,167362420.0,140486420.0,186923460.0,163456770.0,249238110.0,318699300.0,325383230.0,52047384.0,95620120.0,202914190.0,310612670.0,289033300.0,233746460.0,566257000.0,309147260.0,211750430.0,197801090.0,93774480.0,54541588.0,209369070.0,261716340.0,584899100.0,219669650.0,316235360.0,428031520.0,209397600.0,307910600.0,281835000.0,357124060.0,180688110.0,239177200.0,124883480.0,275977470.0,442674700.0,269128260.0,153219920.0,597601900.0,359578720.0,300028000.0,106665224.0,100305060.0,204829940.0,341734340.0,196705010.0,193376800.0,216446640.0,332725200.0,569350900.0,153075920.0,308560060.0,208734180.0,123613210.0,229790660.0,232261920.0,};
 8013994:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8013998:	4953      	ldr	r1, [pc, #332]	@ (8013ae8 <invoke+0x17bc>)
 801399a:	f643 3048 	movw	r0, #15176	@ 0x3b48
 801399e:	4468      	add	r0, sp
 80139a0:	f010 f8f0 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[30560];//gradients
 80139a4:	4b42      	ldr	r3, [pc, #264]	@ (8013ab0 <invoke+0x1784>)
 80139a6:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 96; i++) v13_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v13_conv_2_bias_QAS[i]);
 80139a8:	2300      	movs	r3, #0
 80139aa:	e01e      	b.n	80139ea <invoke+0x16be>
 80139ac:	4a4f      	ldr	r2, [pc, #316]	@ (8013aec <invoke+0x17c0>)
 80139ae:	6810      	ldr	r0, [r2, #0]
 80139b0:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80139b4:	493e      	ldr	r1, [pc, #248]	@ (8013ab0 <invoke+0x1784>)
 80139b6:	6809      	ldr	r1, [r1, #0]
 80139b8:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80139bc:	edd1 7a00 	vldr	s15, [r1]
 80139c0:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8013ab8 <invoke+0x178c>
 80139c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80139c8:	f643 3148 	movw	r1, #15176	@ 0x3b48
 80139cc:	4469      	add	r1, sp
 80139ce:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80139d2:	ed91 7a00 	vldr	s14, [r1]
 80139d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80139da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80139de:	ee17 1a90 	vmov	r1, s15
 80139e2:	1a52      	subs	r2, r2, r1
 80139e4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80139e8:	3301      	adds	r3, #1
 80139ea:	2b5f      	cmp	r3, #95	@ 0x5f
 80139ec:	ddde      	ble.n	80139ac <invoke+0x1680>
/* layer 94:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[55136],4,4,96,(q7_t*)v13_conv_2_weight,NULL,(float*)&buffer0[30560],4,4,384,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 80139ee:	4e3b      	ldr	r6, [pc, #236]	@ (8013adc <invoke+0x17b0>)
 80139f0:	2301      	movs	r3, #1
 80139f2:	9307      	str	r3, [sp, #28]
 80139f4:	4b31      	ldr	r3, [pc, #196]	@ (8013abc <invoke+0x1790>)
 80139f6:	9306      	str	r3, [sp, #24]
 80139f8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80139fc:	9305      	str	r3, [sp, #20]
 80139fe:	2104      	movs	r1, #4
 8013a00:	9104      	str	r1, [sp, #16]
 8013a02:	9103      	str	r1, [sp, #12]
 8013a04:	f5a6 44c0 	sub.w	r4, r6, #24576	@ 0x6000
 8013a08:	9402      	str	r4, [sp, #8]
 8013a0a:	2500      	movs	r5, #0
 8013a0c:	9501      	str	r5, [sp, #4]
 8013a0e:	4b38      	ldr	r3, [pc, #224]	@ (8013af0 <invoke+0x17c4>)
 8013a10:	681b      	ldr	r3, [r3, #0]
 8013a12:	9300      	str	r3, [sp, #0]
 8013a14:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8013ac4 <invoke+0x1798>
 8013a18:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8013ac8 <invoke+0x179c>
 8013a1c:	2360      	movs	r3, #96	@ 0x60
 8013a1e:	460a      	mov	r2, r1
 8013a20:	4630      	mov	r0, r6
 8013a22:	f006 fc35 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 95:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[29792],6144,(float*)&buffer0[30560]);
 8013a26:	4622      	mov	r2, r4
 8013a28:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8013a2c:	f5a6 40c6 	sub.w	r0, r6, #25344	@ 0x6300
 8013a30:	f00a fb8e 	bl	801e150 <where_zeros_inplace_bit>
/* layer 96:MUL */
fptr = &buffer0[30560];
 8013a34:	4b1e      	ldr	r3, [pc, #120]	@ (8013ab0 <invoke+0x1784>)
 8013a36:	601c      	str	r4, [r3, #0]
fptr2 = scales37;
 8013a38:	4b25      	ldr	r3, [pc, #148]	@ (8013ad0 <invoke+0x17a4>)
 8013a3a:	4a2e      	ldr	r2, [pc, #184]	@ (8013af4 <invoke+0x17c8>)
 8013a3c:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 8013a3e:	e014      	b.n	8013a6a <invoke+0x173e>
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013a40:	4c1b      	ldr	r4, [pc, #108]	@ (8013ab0 <invoke+0x1784>)
 8013a42:	6820      	ldr	r0, [r4, #0]
 8013a44:	4602      	mov	r2, r0
 8013a46:	ecb2 7a01 	vldmia	r2!, {s14}
 8013a4a:	4921      	ldr	r1, [pc, #132]	@ (8013ad0 <invoke+0x17a4>)
 8013a4c:	6809      	ldr	r1, [r1, #0]
 8013a4e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013a52:	edd1 7a00 	vldr	s15, [r1]
 8013a56:	6022      	str	r2, [r4, #0]
 8013a58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013a5c:	edc0 7a00 	vstr	s15, [r0]
 8013a60:	3301      	adds	r3, #1
 8013a62:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8013a66:	dbeb      	blt.n	8013a40 <invoke+0x1714>
for(int hw = 0; hw < 16; hw++){
 8013a68:	3501      	adds	r5, #1
 8013a6a:	2d0f      	cmp	r5, #15
 8013a6c:	dc01      	bgt.n	8013a72 <invoke+0x1746>
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013a6e:	2300      	movs	r3, #0
 8013a70:	e7f7      	b.n	8013a62 <invoke+0x1736>
}
/* layer 97:SUM */
sum_4D_exclude((float*)&buffer0[30560],1,4,4,384,3,(float*)&buffer0[55136]);
 8013a72:	4821      	ldr	r0, [pc, #132]	@ (8013af8 <invoke+0x17cc>)
 8013a74:	f500 44c0 	add.w	r4, r0, #24576	@ 0x6000
 8013a78:	9402      	str	r4, [sp, #8]
 8013a7a:	2303      	movs	r3, #3
 8013a7c:	9301      	str	r3, [sp, #4]
 8013a7e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8013a82:	9300      	str	r3, [sp, #0]
 8013a84:	2304      	movs	r3, #4
 8013a86:	461a      	mov	r2, r3
 8013a88:	2101      	movs	r1, #1
 8013a8a:	f008 fb99 	bl	801c1c0 <sum_4D_exclude>
/* layer 98:BIAS_UPDATE */
const float v13_conv_1_bias_QAS[384] = {29903106.0,218695170.0,30306388.0,21724138.0,535217340.0,16003526.0,32152158.0,187248000.0,11008200.0,10799484.0,33226112.0,25116114.0,13621018.0,88510960.0,216415630.0,36400264.0,20554932.0,85092610.0,13933570.0,40355590.0,19902466.0,162674620.0,8.514448e+20,34753044.0,36432384.0,106568250.0,21425456.0,62075030.0,56788890.0,218641630.0,62288770.0,78014410.0,38646750.0,21849236.0,10505907.0,84220616.0,165009550.0,27466204.0,27632670.0,24674206.0,243689440.0,136897330.0,64120964.0,192845090.0,33581936.0,294545250.0,19203338.0,8347400.5,44178140.0,98293650.0,46789390.0,85510260.0,115284230.0,406463070.0,47568624.0,39491936.0,1425052300.0,110039064.0,84780000.0,98775730.0,5429590.5,54328024.0,40784012.0,14251685.0,19731754.0,49599268.0,143573600.0,52199044.0,64020470.0,8.514448e+20,63777044.0,1240437900.0,23135490.0,104101800.0,37786950.0,59503050.0,32931996.0,8.514448e+20,23411048.0,28174422.0,41912440.0,1129791900.0,45772176.0,576092160.0,43555050.0,59650776.0,58871796.0,52104410.0,180291150.0,45319780.0,630081300.0,33330492.0,25461428.0,60240560.0,21556068.0,16496781.0,220467540.0,25849228.0,68962510.0,60926360.0,23426336.0,8.514448e+20,70230640.0,64390164.0,48119532.0,681097900.0,149453680.0,20411554.0,2068529.8,101910424.0,32540704.0,116077410.0,101141944.0,28197638.0,288374460.0,97656350.0,125656240.0,697916000.0,94551580.0,7238937.0,30893486.0,31146326.0,47771092.0,22109046.0,181613490.0,156987170.0,10137324.0,14380247.0,23749974.0,34948384.0,28464574.0,35196444.0,184802720.0,18045186.0,8.514448e+20,972604200.0,176434930.0,35577184.0,350785000.0,45171788.0,20368120.0,100501416.0,689966660.0,66735710.0,91060700.0,150600080.0,55002780.0,61597720.0,21528004.0,51178550.0,58461624.0,23989124.0,23032286.0,51682744.0,142413460.0,105533640.0,19441712.0,34129590.0,27312670.0,86819570.0,26903978.0,75896120.0,16438411.0,15282757.0,18410920.0,31545624.0,29712804.0,20630142.0,212912900.0,208794450.0,22804224.0,8.514448e+20,57922828.0,72065770.0,54211576.0,478728800.0,40695136.0,56643690.0,22905564.0,73612504.0,138857460.0,1020830100.0,11712604.0,29323960.0,32946764.0,32294184.0,33965812.0,44834436.0,96104920.0,44905708.0,106658530.0,52512044.0,88080680.0,100838840.0,52295196.0,84067410.0,51566480.0,22363844.0,42417760.0,19235632.0,41795750.0,2364194600.0,176797940.0,22229236.0,65894810.0,14518711.0,37160068.0,60382000.0,29139062.0,52835044.0,49179852.0,25524106.0,33450300.0,71744744.0,139331860.0,105134560.0,1343524200.0,121738936.0,66152212.0,234290320.0,91344690.0,62273204.0,28954232.0,9760435.0,117927130.0,23199580.0,34121540.0,1007458900.0,19002262.0,23868702.0,18456332.0,24511972.0,23436084.0,33889172.0,37044356.0,45994308.0,78664400.0,19103196.0,20565574.0,25134748.0,41795270.0,78745440.0,25432282.0,36809604.0,22888154.0,40720704.0,98644840.0,30299742.0,36693624.0,16980772.0,19945392.0,216585360.0,113229760.0,8.514448e+20,23825210.0,79609320.0,14199620.0,868785800.0,63508516.0,28225906.0,43626556.0,26480122.0,304683600.0,30790816.0,32378780.0,59837400.0,115109340.0,177095550.0,35438440.0,78271360.0,13395547.0,245560660.0,355709800.0,110673030.0,833379900.0,21303774.0,12327210.0,28411482.0,37121492.0,93276590.0,2403352.0,14007026.0,60998384.0,82678340.0,25447940.0,21988886.0,77557730.0,78396560.0,381440060.0,163138900.0,535285020.0,27119984.0,8.514448e+20,22378012.0,265606290.0,166443070.0,55623184.0,29839490.0,24620542.0,30222376.0,31380324.0,31162294.0,62026920.0,22052116.0,36080496.0,47588308.0,19013760.0,110051660.0,84972930.0,73442910.0,36334824.0,11475609.0,312681630.0,68187690.0,30441394.0,36119148.0,112473000.0,280030850.0,30804322.0,29880286.0,35358196.0,8.514448e+20,84218910.0,36732496.0,1307728100.0,23856358.0,165226740.0,51993308.0,8.514448e+20,31531298.0,249580770.0,39758644.0,31771484.0,34759572.0,102811704.0,23604470.0,31572148.0,47229416.0,8.514448e+20,27637554.0,57290044.0,138265900.0,42498036.0,22459320.0,24007922.0,108555000.0,39797216.0,51128264.0,17208626.0,8.514448e+20,46867080.0,66854470.0,28288860.0,16591960.0,172624800.0,43966544.0,23823556.0,8489910.0,28979696.0,107371800.0,27236328.0,31858474.0,75676580.0,31478474.0,7945755.0,36691710.0,20057414.0,50837704.0,42353784.0,8.514448e+20,145009040.0,697708700.0,45465740.0,521025920.0,37596176.0,21722252.0,60942212.0,25127978.0,710074900.0,1101367600.0,90038510.0,74934250.0,8.514448e+20,64313932.0,};
 8013a8e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8013a92:	491a      	ldr	r1, [pc, #104]	@ (8013afc <invoke+0x17d0>)
 8013a94:	f243 5048 	movw	r0, #13640	@ 0x3548
 8013a98:	4468      	add	r0, sp
 8013a9a:	f010 f873 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[55136];//gradients
 8013a9e:	4b04      	ldr	r3, [pc, #16]	@ (8013ab0 <invoke+0x1784>)
 8013aa0:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 384; i++) v13_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v13_conv_1_bias_QAS[i]);
 8013aa2:	2300      	movs	r3, #0
 8013aa4:	e04b      	b.n	8013b3e <invoke+0x1812>
 8013aa6:	bf00      	nop
 8013aa8:	20016e64 	.word	0x20016e64
 8013aac:	08028418 	.word	0x08028418
 8013ab0:	2000cc94 	.word	0x2000cc94
 8013ab4:	20001208 	.word	0x20001208
 8013ab8:	39d1b717 	.word	0x39d1b717
 8013abc:	2003a744 	.word	0x2003a744
 8013ac0:	20001b0c 	.word	0x20001b0c
 8013ac4:	7f7fffff 	.word	0x7f7fffff
 8013ac8:	ff7fffff 	.word	0xff7fffff
 8013acc:	2000cc8c 	.word	0x2000cc8c
 8013ad0:	2000cc90 	.word	0x2000cc90
 8013ad4:	3d3459c4 	.word	0x3d3459c4
 8013ad8:	20015f64 	.word	0x20015f64
 8013adc:	2001bea4 	.word	0x2001bea4
 8013ae0:	3d06687e 	.word	0x3d06687e
 8013ae4:	08055504 	.word	0x08055504
 8013ae8:	08028d18 	.word	0x08028d18
 8013aec:	20001b10 	.word	0x20001b10
 8013af0:	20001c94 	.word	0x20001c94
 8013af4:	0805e684 	.word	0x0805e684
 8013af8:	20015ea4 	.word	0x20015ea4
 8013afc:	08028e98 	.word	0x08028e98
 8013b00:	4a9b      	ldr	r2, [pc, #620]	@ (8013d70 <invoke+0x1a44>)
 8013b02:	6810      	ldr	r0, [r2, #0]
 8013b04:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8013b08:	499a      	ldr	r1, [pc, #616]	@ (8013d74 <invoke+0x1a48>)
 8013b0a:	6809      	ldr	r1, [r1, #0]
 8013b0c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013b10:	edd1 7a00 	vldr	s15, [r1]
 8013b14:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8013d78 <invoke+0x1a4c>
 8013b18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013b1c:	f243 5148 	movw	r1, #13640	@ 0x3548
 8013b20:	4469      	add	r1, sp
 8013b22:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013b26:	ed91 7a00 	vldr	s14, [r1]
 8013b2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013b2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013b32:	ee17 1a90 	vmov	r1, s15
 8013b36:	1a52      	subs	r2, r2, r1
 8013b38:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8013b3c:	3301      	adds	r3, #1
 8013b3e:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8013b42:	dbdd      	blt.n	8013b00 <invoke+0x17d4>
/* layer 99:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight((float*)&buffer0[30560],4,4,384,v13_conv_1_weight,NULL,(float*)&buffer0[30560],4,4,384,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 8013b44:	4c8d      	ldr	r4, [pc, #564]	@ (8013d7c <invoke+0x1a50>)
 8013b46:	2500      	movs	r5, #0
 8013b48:	9508      	str	r5, [sp, #32]
 8013b4a:	2301      	movs	r3, #1
 8013b4c:	9307      	str	r3, [sp, #28]
 8013b4e:	4b8c      	ldr	r3, [pc, #560]	@ (8013d80 <invoke+0x1a54>)
 8013b50:	9306      	str	r3, [sp, #24]
 8013b52:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8013b56:	9305      	str	r3, [sp, #20]
 8013b58:	2104      	movs	r1, #4
 8013b5a:	9104      	str	r1, [sp, #16]
 8013b5c:	9103      	str	r1, [sp, #12]
 8013b5e:	9402      	str	r4, [sp, #8]
 8013b60:	9501      	str	r5, [sp, #4]
 8013b62:	4a88      	ldr	r2, [pc, #544]	@ (8013d84 <invoke+0x1a58>)
 8013b64:	6812      	ldr	r2, [r2, #0]
 8013b66:	9200      	str	r2, [sp, #0]
 8013b68:	eddf 0a87 	vldr	s1, [pc, #540]	@ 8013d88 <invoke+0x1a5c>
 8013b6c:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 8013d8c <invoke+0x1a60>
 8013b70:	460a      	mov	r2, r1
 8013b72:	4620      	mov	r0, r4
 8013b74:	f009 f9c0 	bl	801cef8 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight>
/* layer 100:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[29024],6144,(float*)&buffer0[30560]);
 8013b78:	4622      	mov	r2, r4
 8013b7a:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8013b7e:	f5a4 60c0 	sub.w	r0, r4, #1536	@ 0x600
 8013b82:	f00a fae5 	bl	801e150 <where_zeros_inplace_bit>
/* layer 101:MUL */
fptr = &buffer0[30560];
 8013b86:	4b7b      	ldr	r3, [pc, #492]	@ (8013d74 <invoke+0x1a48>)
 8013b88:	601c      	str	r4, [r3, #0]
fptr2 = scales36;
 8013b8a:	4b81      	ldr	r3, [pc, #516]	@ (8013d90 <invoke+0x1a64>)
 8013b8c:	4a81      	ldr	r2, [pc, #516]	@ (8013d94 <invoke+0x1a68>)
 8013b8e:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 8013b90:	e014      	b.n	8013bbc <invoke+0x1890>
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013b92:	4c78      	ldr	r4, [pc, #480]	@ (8013d74 <invoke+0x1a48>)
 8013b94:	6820      	ldr	r0, [r4, #0]
 8013b96:	4602      	mov	r2, r0
 8013b98:	ecb2 7a01 	vldmia	r2!, {s14}
 8013b9c:	497c      	ldr	r1, [pc, #496]	@ (8013d90 <invoke+0x1a64>)
 8013b9e:	6809      	ldr	r1, [r1, #0]
 8013ba0:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013ba4:	edd1 7a00 	vldr	s15, [r1]
 8013ba8:	6022      	str	r2, [r4, #0]
 8013baa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013bae:	edc0 7a00 	vstr	s15, [r0]
 8013bb2:	3301      	adds	r3, #1
 8013bb4:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8013bb8:	dbeb      	blt.n	8013b92 <invoke+0x1866>
for(int hw = 0; hw < 16; hw++){
 8013bba:	3501      	adds	r5, #1
 8013bbc:	2d0f      	cmp	r5, #15
 8013bbe:	dc01      	bgt.n	8013bc4 <invoke+0x1898>
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013bc0:	2300      	movs	r3, #0
 8013bc2:	e7f7      	b.n	8013bb4 <invoke+0x1888>
}
/* layer 102:SUM */
sum_4D_exclude((float*)&buffer0[30560],1,4,4,384,3,(float*)&buffer0[29024]);
 8013bc4:	486d      	ldr	r0, [pc, #436]	@ (8013d7c <invoke+0x1a50>)
 8013bc6:	f5a0 64c0 	sub.w	r4, r0, #1536	@ 0x600
 8013bca:	9402      	str	r4, [sp, #8]
 8013bcc:	2303      	movs	r3, #3
 8013bce:	9301      	str	r3, [sp, #4]
 8013bd0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8013bd4:	9300      	str	r3, [sp, #0]
 8013bd6:	2304      	movs	r3, #4
 8013bd8:	461a      	mov	r2, r3
 8013bda:	2101      	movs	r1, #1
 8013bdc:	f008 faf0 	bl	801c1c0 <sum_4D_exclude>
/* layer 103:BIAS_UPDATE */
const float v13_conv_0_bias_QAS[384] = {6218774000.0,3655683800.0,4025783800.0,2553552400.0,1573439900.0,1095861600.0,3012372200.0,2777113900.0,761768300.0,3771176700.0,3574636000.0,8691896000.0,3036402200.0,1724976000.0,685664600.0,1073968500.0,1804135600.0,2191398100.0,1821529300.0,5283446300.0,4263397000.0,2276812500.0,6.4540545e+19,4234068000.0,1748282000.0,964335940.0,3552744400.0,1359091600.0,4323833000.0,1872564000.0,1488891500.0,3862231600.0,6268766000.0,2438708500.0,1655078900.0,3378801000.0,2838569500.0,1017552450.0,5908493300.0,3654168800.0,3148908300.0,1547238800.0,988844350.0,3815565800.0,2178253600.0,1079768700.0,3168508000.0,2190347500.0,684622340.0,1716071400.0,1310837100.0,2729751300.0,4372761000.0,1094751500.0,1885218600.0,3021010000.0,1250654800.0,763530430.0,4148253000.0,3617149700.0,1183229600.0,2562792200.0,2781286700.0,2710524700.0,1975316900.0,1297935000.0,2870464300.0,2654215000.0,3112936000.0,6.4540545e+19,1756145000.0,2001426200.0,3125140500.0,3793797600.0,1727468800.0,3925337600.0,5689981400.0,6.4540545e+19,3438579200.0,582194600.0,3111272200.0,2231951400.0,3126232600.0,1222943000.0,4747296300.0,1998135600.0,2614590700.0,2600152000.0,1791896400.0,2153195500.0,3365325300.0,5975375000.0,4788534000.0,2194499600.0,5548968000.0,3320401200.0,1427101700.0,3381228000.0,3586954200.0,1195268600.0,3247417900.0,6.4540545e+19,2153742300.0,2611620600.0,4444410000.0,4090424300.0,1524046100.0,1042931100.0,4638144000.0,4641611000.0,3583312000.0,3960049200.0,4833686500.0,3446786800.0,1081646600.0,782966340.0,1756297600.0,1948061700.0,2643361800.0,1301894500.0,1428760300.0,4288829000.0,3919010600.0,2344144600.0,919689100.0,2324802300.0,1238316800.0,1418477200.0,2283643000.0,4231538200.0,2522716700.0,5533971500.0,2962834400.0,2876232000.0,6.4540545e+19,1863885200.0,1620246300.0,5678483000.0,2110078500.0,2458661400.0,1882340200.0,786495040.0,1169366700.0,2111179400.0,3585948700.0,3423332900.0,7283285000.0,4650178600.0,2218300700.0,3173031400.0,3549933600.0,1720029400.0,5499190000.0,1270336600.0,2229560600.0,4930055000.0,2109084400.0,3369081900.0,1452618900.0,3383978000.0,2294657500.0,3072205000.0,3735657700.0,902825660.0,3094816000.0,2909646000.0,2488696600.0,1998046600.0,2408844800.0,1841184300.0,3220803300.0,6.4540545e+19,4333779500.0,3132397300.0,1364643000.0,3476246300.0,2576431400.0,3625121000.0,2080053600.0,2014506500.0,2807186200.0,2050715900.0,4277033000.0,2017156100.0,1668210300.0,1533583600.0,4565575700.0,4990597600.0,1677164400.0,2696547600.0,2567651300.0,3378558200.0,1497617200.0,2948733000.0,2861216300.0,2033264500.0,5331606500.0,3027645000.0,1566484200.0,1331578200.0,1479618600.0,904620900.0,3018522600.0,4916824000.0,1746880600.0,1856318700.0,7332025000.0,2200847400.0,3405922000.0,1213794300.0,4213964300.0,4341902300.0,1245220000.0,4376626000.0,7956229000.0,2030982000.0,2440010800.0,4072967700.0,2198071000.0,2278283800.0,1924683900.0,2201240600.0,4866540000.0,1399736400.0,2595831000.0,2117742700.0,4469250600.0,2274346800.0,1353044900.0,3117955600.0,1992863700.0,1313300400.0,2969270000.0,2770915000.0,1065277400.0,873739900.0,3889906700.0,2895561700.0,2608214000.0,2339272700.0,1831300500.0,2168545500.0,2939032000.0,3494531800.0,1346712800.0,2055590400.0,1048361800.0,3326954500.0,2906894300.0,4390433000.0,5230125600.0,2800091400.0,2892284200.0,6.4540545e+19,2299110700.0,4648113700.0,1018604900.0,365536000.0,2133898000.0,2222018600.0,2936011800.0,4279367200.0,2876851500.0,2206437600.0,2805782500.0,3802612200.0,1691852200.0,3116817200.0,2988988200.0,3470097200.0,678116200.0,1985151500.0,2660800300.0,3027061000.0,5284247600.0,1779763100.0,2385741800.0,4025605400.0,1749066900.0,2965630500.0,1691411200.0,2734037000.0,5797724700.0,3967366400.0,2732758500.0,2383597800.0,1421569800.0,4434281000.0,3909362400.0,3465807000.0,1789423400.0,5695254000.0,6.4540545e+19,1925940600.0,1215265800.0,2184526300.0,3532325400.0,2546660900.0,1066540160.0,2692514600.0,1810779600.0,1661833600.0,1745124500.0,1957702700.0,3146242300.0,2661046500.0,2856432000.0,3023174700.0,3567440400.0,2730573800.0,5689904000.0,1918862300.0,2269911800.0,1785945700.0,2749466000.0,4697850000.0,1645029100.0,2927824600.0,5085659600.0,3561831700.0,5456234500.0,6.4540545e+19,3296790300.0,4769472500.0,1904915600.0,1177256300.0,1573386200.0,1282618500.0,6.4540545e+19,2721441000.0,1333981600.0,3156787000.0,1516863100.0,2939711500.0,1823237400.0,3306214000.0,2206616000.0,2554347800.0,6.4540545e+19,3702762500.0,1360204700.0,2267084000.0,2767849700.0,4147105500.0,3619621000.0,1738791600.0,5862744000.0,2841494800.0,1243502200.0,6.4540545e+19,2759690500.0,1891875300.0,4226381800.0,2920187400.0,1999094800.0,1496611800.0,3497114000.0,2092673000.0,1781992400.0,977630700.0,1443327400.0,757286850.0,1227997800.0,1888430200.0,3479004400.0,3747829800.0,4297170400.0,4356546000.0,4411444000.0,6.4540545e+19,2125595800.0,2704379600.0,1672170900.0,3533985000.0,2002610700.0,2331888600.0,3538415000.0,1111041500.0,2146001900.0,2001717800.0,2241361400.0,1805678500.0,6.4540545e+19,4455689700.0,};
 8013be0:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8013be4:	496c      	ldr	r1, [pc, #432]	@ (8013d98 <invoke+0x1a6c>)
 8013be6:	f642 7048 	movw	r0, #12104	@ 0x2f48
 8013bea:	4468      	add	r0, sp
 8013bec:	f00f ffca 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[29024];//gradients
 8013bf0:	4b60      	ldr	r3, [pc, #384]	@ (8013d74 <invoke+0x1a48>)
 8013bf2:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 384; i++) v13_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v13_conv_0_bias_QAS[i]);
 8013bf4:	2300      	movs	r3, #0
 8013bf6:	e01e      	b.n	8013c36 <invoke+0x190a>
 8013bf8:	4a68      	ldr	r2, [pc, #416]	@ (8013d9c <invoke+0x1a70>)
 8013bfa:	6810      	ldr	r0, [r2, #0]
 8013bfc:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8013c00:	495c      	ldr	r1, [pc, #368]	@ (8013d74 <invoke+0x1a48>)
 8013c02:	6809      	ldr	r1, [r1, #0]
 8013c04:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013c08:	edd1 7a00 	vldr	s15, [r1]
 8013c0c:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8013d78 <invoke+0x1a4c>
 8013c10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013c14:	f642 7148 	movw	r1, #12104	@ 0x2f48
 8013c18:	4469      	add	r1, sp
 8013c1a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013c1e:	ed91 7a00 	vldr	s14, [r1]
 8013c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013c26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013c2a:	ee17 1a90 	vmov	r1, s15
 8013c2e:	1a52      	subs	r2, r2, r1
 8013c30:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8013c34:	3301      	adds	r3, #1
 8013c36:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8013c3a:	dbdd      	blt.n	8013bf8 <invoke+0x18cc>
/* layer 104:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[30560],4,4,384,(q7_t*)v13_conv_0_weight,NULL,(float*)&buffer0[55136],4,4,96,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8013c3c:	4d4f      	ldr	r5, [pc, #316]	@ (8013d7c <invoke+0x1a50>)
 8013c3e:	2301      	movs	r3, #1
 8013c40:	9307      	str	r3, [sp, #28]
 8013c42:	4b4f      	ldr	r3, [pc, #316]	@ (8013d80 <invoke+0x1a54>)
 8013c44:	9306      	str	r3, [sp, #24]
 8013c46:	2360      	movs	r3, #96	@ 0x60
 8013c48:	9305      	str	r3, [sp, #20]
 8013c4a:	2104      	movs	r1, #4
 8013c4c:	9104      	str	r1, [sp, #16]
 8013c4e:	9103      	str	r1, [sp, #12]
 8013c50:	f505 46c0 	add.w	r6, r5, #24576	@ 0x6000
 8013c54:	9602      	str	r6, [sp, #8]
 8013c56:	2400      	movs	r4, #0
 8013c58:	9401      	str	r4, [sp, #4]
 8013c5a:	4b51      	ldr	r3, [pc, #324]	@ (8013da0 <invoke+0x1a74>)
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	9300      	str	r3, [sp, #0]
 8013c60:	eddf 0a49 	vldr	s1, [pc, #292]	@ 8013d88 <invoke+0x1a5c>
 8013c64:	ed9f 0a49 	vldr	s0, [pc, #292]	@ 8013d8c <invoke+0x1a60>
 8013c68:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8013c6c:	460a      	mov	r2, r1
 8013c6e:	4628      	mov	r0, r5
 8013c70:	f006 fb0e 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 105:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[27488],1536,(float*)&buffer0[55136]);
 8013c74:	f5a5 6540 	sub.w	r5, r5, #3072	@ 0xc00
 8013c78:	4632      	mov	r2, r6
 8013c7a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8013c7e:	4628      	mov	r0, r5
 8013c80:	f00a fa66 	bl	801e150 <where_zeros_inplace_bit>
/* layer 106:DIV */
fptr3 = (float*)&buffer0[27488]; fptr2 = (float*)&buffer0[55136];
 8013c84:	4b47      	ldr	r3, [pc, #284]	@ (8013da4 <invoke+0x1a78>)
 8013c86:	601d      	str	r5, [r3, #0]
 8013c88:	4b41      	ldr	r3, [pc, #260]	@ (8013d90 <invoke+0x1a64>)
 8013c8a:	601e      	str	r6, [r3, #0]
for(int i = 0; i < 1536; i++) *fptr3++ = *fptr2++ / 0.03161676228046417;
 8013c8c:	4623      	mov	r3, r4
 8013c8e:	e010      	b.n	8013cb2 <invoke+0x1986>
 8013c90:	493f      	ldr	r1, [pc, #252]	@ (8013d90 <invoke+0x1a64>)
 8013c92:	680a      	ldr	r2, [r1, #0]
 8013c94:	1d10      	adds	r0, r2, #4
 8013c96:	6008      	str	r0, [r1, #0]
 8013c98:	edd2 6a00 	vldr	s13, [r2]
 8013c9c:	4941      	ldr	r1, [pc, #260]	@ (8013da4 <invoke+0x1a78>)
 8013c9e:	680a      	ldr	r2, [r1, #0]
 8013ca0:	1d10      	adds	r0, r2, #4
 8013ca2:	6008      	str	r0, [r1, #0]
 8013ca4:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8013da8 <invoke+0x1a7c>
 8013ca8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013cac:	edc2 7a00 	vstr	s15, [r2]
 8013cb0:	3301      	adds	r3, #1
 8013cb2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8013cb6:	dbeb      	blt.n	8013c90 <invoke+0x1964>
/* layer 107:MUL */
fptr = (float*)&buffer0[27488];fptr3 = (float*)&buffer0[51872];for(int i = 0; i < 1536; i++) fptr3[i] = 0.02220197580754757 * fptr[i];
 8013cb8:	4b2e      	ldr	r3, [pc, #184]	@ (8013d74 <invoke+0x1a48>)
 8013cba:	4a3c      	ldr	r2, [pc, #240]	@ (8013dac <invoke+0x1a80>)
 8013cbc:	601a      	str	r2, [r3, #0]
 8013cbe:	4b39      	ldr	r3, [pc, #228]	@ (8013da4 <invoke+0x1a78>)
 8013cc0:	4a3b      	ldr	r2, [pc, #236]	@ (8013db0 <invoke+0x1a84>)
 8013cc2:	601a      	str	r2, [r3, #0]
 8013cc4:	2300      	movs	r3, #0
 8013cc6:	e010      	b.n	8013cea <invoke+0x19be>
 8013cc8:	4a2a      	ldr	r2, [pc, #168]	@ (8013d74 <invoke+0x1a48>)
 8013cca:	6812      	ldr	r2, [r2, #0]
 8013ccc:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013cd0:	edd2 7a00 	vldr	s15, [r2]
 8013cd4:	4a33      	ldr	r2, [pc, #204]	@ (8013da4 <invoke+0x1a78>)
 8013cd6:	6812      	ldr	r2, [r2, #0]
 8013cd8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013cdc:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8013db4 <invoke+0x1a88>
 8013ce0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013ce4:	edc2 7a00 	vstr	s15, [r2]
 8013ce8:	3301      	adds	r3, #1
 8013cea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8013cee:	dbeb      	blt.n	8013cc8 <invoke+0x199c>
/* layer 108:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[27296],1536,(float*)&buffer0[51872]);
 8013cf0:	4c2f      	ldr	r4, [pc, #188]	@ (8013db0 <invoke+0x1a84>)
 8013cf2:	4622      	mov	r2, r4
 8013cf4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8013cf8:	f5a4 40c0 	sub.w	r0, r4, #24576	@ 0x6000
 8013cfc:	f00a fa28 	bl	801e150 <where_zeros_inplace_bit>
/* layer 109:MUL */
fptr = &buffer0[51872];
 8013d00:	4b1c      	ldr	r3, [pc, #112]	@ (8013d74 <invoke+0x1a48>)
 8013d02:	601c      	str	r4, [r3, #0]
fptr2 = scales35;
 8013d04:	4b22      	ldr	r3, [pc, #136]	@ (8013d90 <invoke+0x1a64>)
 8013d06:	4a2c      	ldr	r2, [pc, #176]	@ (8013db8 <invoke+0x1a8c>)
 8013d08:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 8013d0a:	2500      	movs	r5, #0
 8013d0c:	e013      	b.n	8013d36 <invoke+0x1a0a>
for(int i = 0; i < 96; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013d0e:	4c19      	ldr	r4, [pc, #100]	@ (8013d74 <invoke+0x1a48>)
 8013d10:	6820      	ldr	r0, [r4, #0]
 8013d12:	4602      	mov	r2, r0
 8013d14:	ecb2 7a01 	vldmia	r2!, {s14}
 8013d18:	491d      	ldr	r1, [pc, #116]	@ (8013d90 <invoke+0x1a64>)
 8013d1a:	6809      	ldr	r1, [r1, #0]
 8013d1c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013d20:	edd1 7a00 	vldr	s15, [r1]
 8013d24:	6022      	str	r2, [r4, #0]
 8013d26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013d2a:	edc0 7a00 	vstr	s15, [r0]
 8013d2e:	3301      	adds	r3, #1
 8013d30:	2b5f      	cmp	r3, #95	@ 0x5f
 8013d32:	ddec      	ble.n	8013d0e <invoke+0x19e2>
for(int hw = 0; hw < 16; hw++){
 8013d34:	3501      	adds	r5, #1
 8013d36:	2d0f      	cmp	r5, #15
 8013d38:	dc01      	bgt.n	8013d3e <invoke+0x1a12>
for(int i = 0; i < 96; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013d3a:	2300      	movs	r3, #0
 8013d3c:	e7f8      	b.n	8013d30 <invoke+0x1a04>
}
/* layer 110:SUM */
sum_4D_exclude((float*)&buffer0[51872],1,4,4,96,3,(float*)&buffer0[27296]);
 8013d3e:	481c      	ldr	r0, [pc, #112]	@ (8013db0 <invoke+0x1a84>)
 8013d40:	f5a0 44c0 	sub.w	r4, r0, #24576	@ 0x6000
 8013d44:	9402      	str	r4, [sp, #8]
 8013d46:	2303      	movs	r3, #3
 8013d48:	9301      	str	r3, [sp, #4]
 8013d4a:	2360      	movs	r3, #96	@ 0x60
 8013d4c:	9300      	str	r3, [sp, #0]
 8013d4e:	2304      	movs	r3, #4
 8013d50:	461a      	mov	r2, r3
 8013d52:	2101      	movs	r1, #1
 8013d54:	f008 fa34 	bl	801c1c0 <sum_4D_exclude>
/* layer 111:BIAS_UPDATE */
const float v12_conv_2_bias_QAS[96] = {795028030.0,423624300.0,479252960.0,478791100.0,896438900.0,361995970.0,1020356860.0,1440235000.0,1393280600.0,817915500.0,616777300.0,766457150.0,783091840.0,417292930.0,1323931900.0,384448220.0,275395330.0,517444160.0,423124500.0,507065340.0,1057349570.0,965357950.0,635712300.0,764407550.0,1123631200.0,503342620.0,420479680.0,474280900.0,438251900.0,968981500.0,438337150.0,538776500.0,588037440.0,1068639300.0,973549950.0,811783400.0,405616100.0,806178050.0,646484030.0,784293600.0,376276260.0,320535780.0,589879740.0,215542480.0,759753540.0,513519420.0,618079040.0,1282527200.0,615622900.0,196468270.0,260889140.0,542197440.0,720725000.0,638961800.0,471709540.0,1136323800.0,549965400.0,615306050.0,804758800.0,376068600.0,373630050.0,573741250.0,642607740.0,200830430.0,396703740.0,796792300.0,836330430.0,361802240.0,517987840.0,593386050.0,648856100.0,370742660.0,753040500.0,188531440.0,384764380.0,716875900.0,773829950.0,576809150.0,1390649200.0,725712700.0,805873000.0,169132160.0,462125800.0,390630270.0,485278620.0,386392300.0,309343230.0,438246530.0,698687100.0,1022324160.0,591663040.0,708810800.0,436116100.0,496532480.0,786962940.0,755363200.0,};
 8013d58:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8013d5c:	4917      	ldr	r1, [pc, #92]	@ (8013dbc <invoke+0x1a90>)
 8013d5e:	f642 50c8 	movw	r0, #11720	@ 0x2dc8
 8013d62:	4468      	add	r0, sp
 8013d64:	f00f ff0e 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[27296];//gradients
 8013d68:	4b02      	ldr	r3, [pc, #8]	@ (8013d74 <invoke+0x1a48>)
 8013d6a:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 96; i++) v12_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v12_conv_2_bias_QAS[i]);
 8013d6c:	2300      	movs	r3, #0
 8013d6e:	e046      	b.n	8013dfe <invoke+0x1ad2>
 8013d70:	20001c98 	.word	0x20001c98
 8013d74:	2000cc94 	.word	0x2000cc94
 8013d78:	39d1b717 	.word	0x39d1b717
 8013d7c:	20015ea4 	.word	0x20015ea4
 8013d80:	2003a744 	.word	0x2003a744
 8013d84:	2000289c 	.word	0x2000289c
 8013d88:	7f7fffff 	.word	0x7f7fffff
 8013d8c:	ff7fffff 	.word	0xff7fffff
 8013d90:	2000cc90 	.word	0x2000cc90
 8013d94:	08063784 	.word	0x08063784
 8013d98:	08029498 	.word	0x08029498
 8013d9c:	200028a0 	.word	0x200028a0
 8013da0:	20002ea4 	.word	0x20002ea4
 8013da4:	2000cc8c 	.word	0x2000cc8c
 8013da8:	3d018094 	.word	0x3d018094
 8013dac:	200152a4 	.word	0x200152a4
 8013db0:	2001b1e4 	.word	0x2001b1e4
 8013db4:	3cb5e0eb 	.word	0x3cb5e0eb
 8013db8:	0806cd84 	.word	0x0806cd84
 8013dbc:	08029a98 	.word	0x08029a98
 8013dc0:	4ab9      	ldr	r2, [pc, #740]	@ (80140a8 <invoke+0x1d7c>)
 8013dc2:	6810      	ldr	r0, [r2, #0]
 8013dc4:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8013dc8:	49b8      	ldr	r1, [pc, #736]	@ (80140ac <invoke+0x1d80>)
 8013dca:	6809      	ldr	r1, [r1, #0]
 8013dcc:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013dd0:	edd1 7a00 	vldr	s15, [r1]
 8013dd4:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 80140b0 <invoke+0x1d84>
 8013dd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013ddc:	f642 51c8 	movw	r1, #11720	@ 0x2dc8
 8013de0:	4469      	add	r1, sp
 8013de2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013de6:	ed91 7a00 	vldr	s14, [r1]
 8013dea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013dee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013df2:	ee17 1a90 	vmov	r1, s15
 8013df6:	1a52      	subs	r2, r2, r1
 8013df8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8013dfc:	3301      	adds	r3, #1
 8013dfe:	2b5f      	cmp	r3, #95	@ 0x5f
 8013e00:	ddde      	ble.n	8013dc0 <invoke+0x1a94>
/* layer 112:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[51872],4,4,96,(q7_t*)v12_conv_2_weight,NULL,(float*)&buffer0[27296],4,4,384,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8013e02:	4eac      	ldr	r6, [pc, #688]	@ (80140b4 <invoke+0x1d88>)
 8013e04:	2301      	movs	r3, #1
 8013e06:	9307      	str	r3, [sp, #28]
 8013e08:	4bab      	ldr	r3, [pc, #684]	@ (80140b8 <invoke+0x1d8c>)
 8013e0a:	9306      	str	r3, [sp, #24]
 8013e0c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8013e10:	9305      	str	r3, [sp, #20]
 8013e12:	2104      	movs	r1, #4
 8013e14:	9104      	str	r1, [sp, #16]
 8013e16:	9103      	str	r1, [sp, #12]
 8013e18:	f5a6 44c0 	sub.w	r4, r6, #24576	@ 0x6000
 8013e1c:	9402      	str	r4, [sp, #8]
 8013e1e:	2500      	movs	r5, #0
 8013e20:	9501      	str	r5, [sp, #4]
 8013e22:	4ba6      	ldr	r3, [pc, #664]	@ (80140bc <invoke+0x1d90>)
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	9300      	str	r3, [sp, #0]
 8013e28:	eddf 0aa5 	vldr	s1, [pc, #660]	@ 80140c0 <invoke+0x1d94>
 8013e2c:	ed9f 0aa5 	vldr	s0, [pc, #660]	@ 80140c4 <invoke+0x1d98>
 8013e30:	2360      	movs	r3, #96	@ 0x60
 8013e32:	460a      	mov	r2, r1
 8013e34:	4630      	mov	r0, r6
 8013e36:	f006 fa2b 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 113:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[26528],6144,(float*)&buffer0[27296]);
 8013e3a:	4622      	mov	r2, r4
 8013e3c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8013e40:	f5a6 40c6 	sub.w	r0, r6, #25344	@ 0x6300
 8013e44:	f00a f984 	bl	801e150 <where_zeros_inplace_bit>
/* layer 114:MUL */
fptr = &buffer0[27296];
 8013e48:	4b98      	ldr	r3, [pc, #608]	@ (80140ac <invoke+0x1d80>)
 8013e4a:	601c      	str	r4, [r3, #0]
fptr2 = scales34;
 8013e4c:	4b9e      	ldr	r3, [pc, #632]	@ (80140c8 <invoke+0x1d9c>)
 8013e4e:	4a9f      	ldr	r2, [pc, #636]	@ (80140cc <invoke+0x1da0>)
 8013e50:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 8013e52:	e014      	b.n	8013e7e <invoke+0x1b52>
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013e54:	4c95      	ldr	r4, [pc, #596]	@ (80140ac <invoke+0x1d80>)
 8013e56:	6820      	ldr	r0, [r4, #0]
 8013e58:	4602      	mov	r2, r0
 8013e5a:	ecb2 7a01 	vldmia	r2!, {s14}
 8013e5e:	499a      	ldr	r1, [pc, #616]	@ (80140c8 <invoke+0x1d9c>)
 8013e60:	6809      	ldr	r1, [r1, #0]
 8013e62:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013e66:	edd1 7a00 	vldr	s15, [r1]
 8013e6a:	6022      	str	r2, [r4, #0]
 8013e6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013e70:	edc0 7a00 	vstr	s15, [r0]
 8013e74:	3301      	adds	r3, #1
 8013e76:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8013e7a:	dbeb      	blt.n	8013e54 <invoke+0x1b28>
for(int hw = 0; hw < 16; hw++){
 8013e7c:	3501      	adds	r5, #1
 8013e7e:	2d0f      	cmp	r5, #15
 8013e80:	dc01      	bgt.n	8013e86 <invoke+0x1b5a>
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013e82:	2300      	movs	r3, #0
 8013e84:	e7f7      	b.n	8013e76 <invoke+0x1b4a>
}
/* layer 115:SUM */
sum_4D_exclude((float*)&buffer0[27296],1,4,4,384,3,(float*)&buffer0[51872]);
 8013e86:	4892      	ldr	r0, [pc, #584]	@ (80140d0 <invoke+0x1da4>)
 8013e88:	f500 44c0 	add.w	r4, r0, #24576	@ 0x6000
 8013e8c:	9402      	str	r4, [sp, #8]
 8013e8e:	2303      	movs	r3, #3
 8013e90:	9301      	str	r3, [sp, #4]
 8013e92:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8013e96:	9300      	str	r3, [sp, #0]
 8013e98:	2304      	movs	r3, #4
 8013e9a:	461a      	mov	r2, r3
 8013e9c:	2101      	movs	r1, #1
 8013e9e:	f008 f98f 	bl	801c1c0 <sum_4D_exclude>
/* layer 116:BIAS_UPDATE */
const float v12_conv_1_bias_QAS[384] = {680649200.0,69443840.0,241322860.0,80489496.0,80691630.0,294001250.0,107731150.0,52987056.0,32530756.0,24586336.0,119902000.0,47630390.0,96925370.0,21572388.0,30960382.0,119762040.0,28125472.0,69059064.0,1105776800.0,47085650.0,54227330.0,23889654.0,72401620.0,3.4511303e+16,113776120.0,45162532.0,9.708138e+20,124803704.0,17816108.0,144262860.0,331772300.0,135888900.0,164727540.0,194066880.0,154027940.0,55157268.0,27045502.0,97904820.0,54438700.0,303278660.0,12362003.0,1042228350.0,643438140.0,60179332.0,39908252.0,163291120.0,517501730.0,170270290.0,227213740.0,1370298000.0,115288136.0,280747400.0,175949800.0,33373296.0,48514708.0,41199920.0,78254720.0,9.708138e+20,453542900.0,88115530.0,146622220.0,10955774.0,1672740900.0,63418460.0,25068528.0,49819490.0,37846076.0,39181356.0,73032000.0,92893120.0,6528928.0,100887620.0,121488056.0,831450940.0,141784590.0,188391170.0,72439230.0,88022510.0,90558090.0,191907090.0,380063940.0,36673228.0,281133220.0,193172080.0,37085428.0,274824320.0,14769999.0,176138460.0,95463016.0,19472444.0,328781570.0,38959136.0,47053252.0,156587490.0,29402610.0,115884376.0,35218770.0,61586468.0,634546600.0,60442856.0,236849220.0,27113518.0,18367392.0,73647870.0,22987670.0,113493060.0,200594910.0,307410620.0,72727040.0,56567316.0,37424616.0,921706750.0,153012300.0,121281090.0,24853752.0,61172724.0,49337680.0,182255100.0,24415668.0,65750696.0,55503460.0,37280652.0,1258082300.0,99035340.0,133413880.0,27096782.0,121029600.0,56115252.0,30667618.0,47280856.0,9.708138e+20,113290990.0,40715724.0,357438750.0,36486670.0,172003070.0,261998830.0,187449120.0,51582920.0,334937570.0,55945830.0,944658560.0,109379440.0,89333770.0,337961920.0,987207000.0,31556666.0,148114180.0,41062480.0,52236652.0,165748370.0,69615970.0,59515556.0,322113380.0,425687420.0,36736120.0,43174200.0,191407570.0,38773124.0,16738277.0,84924260.0,128233330.0,48222108.0,24441116.0,58718372.0,62130484.0,70179630.0,33736096.0,73848780.0,761925000.0,90858456.0,38253724.0,284263780.0,42319870.0,1084416100.0,122633180.0,18796978.0,20323764.0,9.708138e+20,73665690.0,282964500000000.0,3.4680817e+20,69947290.0,104142640.0,31024776.0,10167363.0,31862356.0,130711080.0,49809760.0,113956620.0,75655860.0,21221994.0,155463920.0,130742504.0,189932740.0,133679670.0,55810700.0,33437294.0,35320364.0,306550720.0,108544600.0,58353850.0,82360730.0,159779230.0,97278880.0,114619010.0,59246020.0,114979150.0,118233440.0,30607828.0,84174850.0,34790910.0,176133380.0,43541028.0,108081770.0,33076980.0,35958616.0,35044764.0,213399630.0,1208276500.0,111141230.0,39859172.0,28398308.0,37453444.0,517015170.0,104045630.0,90151120.0,132066330.0,53671510.0,40765060.0,128265220.0,79884990.0,21395194.0,56846548.0,55997920.0,154076080.0,35897896.0,85285580.0,37287464.0,44771570.0,65000536.0,30918738.0,114472584.0,22731470.0,131453960.0,53656350.0,493477120.0,366332160.0,46090508.0,249981000.0,56240092.0,61729080.0,819527600.0,48934690.0,22435840.0,17833398.0,63885404.0,33058492.0,28890800.0,59674296.0,58250664.0,79550050.0,83156504.0,27791218.0,183412690.0,78321480.0,74524310.0,451072580.0,31507766.0,253719600.0,47475730.0,344763170.0,602704600.0,58548130.0,38813570.0,64482676.0,34223570.0,729680500.0,129350660.0,81558320.0,151623630.0,85952140.0,569547400.0,126092220.0,186059230.0,40756330.0,222430380.0,250228900.0,87782350.0,62698530.0,94738280.0,35568124.0,123619200.0,951448700.0,53220690.0,43804164.0,116273704.0,20950906.0,90746190.0,106682990.0,212486860.0,297780580.0,84009810.0,20731540.0,1085934700.0,115616184.0,92536540.0,153480340.0,149813940.0,1357518700.0,53056396.0,13452287.0,152835580.0,45520680.0,7153737.0,189962270.0,13424615.0,46581788.0,60839012.0,60871780.0,82857896.0,122577400.0,202675490.0,74252344.0,302843100.0,82180260.0,67164050.0,144256700.0,203185580.0,104642210.0,31926436.0,338139200.0,158402830.0,132649490.0,36223340.0,22270606.0,169933820.0,81857280.0,73139064.0,259672930.0,9618092.0,68564080.0,45304148.0,48773236.0,21535702.0,45699004.0,27462012.0,111699080.0,1017591900.0,34205668.0,375507800.0,175735070.0,997363800.0,98687440.0,1299152500.0,135593380.0,27775246.0,142973920.0,74591260.0,226205870.0,387703500.0,555103500.0,80686216.0,71789656.0,31479418.0,38753948.0,28233520.0,59774836.0,38505580.0,111002824.0,103070200.0,26854110.0,56696096.0,27145416.0,68423980.0,18124092.0,97490360.0,122723660.0,153317310.0,229591440.0,117964910.0,115923020.0,860251650.0,26710836.0,};
 8013ea2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8013ea6:	498b      	ldr	r1, [pc, #556]	@ (80140d4 <invoke+0x1da8>)
 8013ea8:	f242 70c8 	movw	r0, #10184	@ 0x27c8
 8013eac:	4468      	add	r0, sp
 8013eae:	f00f fe69 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[51872];//gradients
 8013eb2:	4b7e      	ldr	r3, [pc, #504]	@ (80140ac <invoke+0x1d80>)
 8013eb4:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 384; i++) v12_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v12_conv_1_bias_QAS[i]);
 8013eb6:	2300      	movs	r3, #0
 8013eb8:	e01e      	b.n	8013ef8 <invoke+0x1bcc>
 8013eba:	4a87      	ldr	r2, [pc, #540]	@ (80140d8 <invoke+0x1dac>)
 8013ebc:	6810      	ldr	r0, [r2, #0]
 8013ebe:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8013ec2:	497a      	ldr	r1, [pc, #488]	@ (80140ac <invoke+0x1d80>)
 8013ec4:	6809      	ldr	r1, [r1, #0]
 8013ec6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013eca:	edd1 7a00 	vldr	s15, [r1]
 8013ece:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 80140b0 <invoke+0x1d84>
 8013ed2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013ed6:	f242 71c8 	movw	r1, #10184	@ 0x27c8
 8013eda:	4469      	add	r1, sp
 8013edc:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013ee0:	ed91 7a00 	vldr	s14, [r1]
 8013ee4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013ee8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013eec:	ee17 1a90 	vmov	r1, s15
 8013ef0:	1a52      	subs	r2, r2, r1
 8013ef2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8013ef6:	3301      	adds	r3, #1
 8013ef8:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8013efc:	dbdd      	blt.n	8013eba <invoke+0x1b8e>
/* layer 117:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight((float*)&buffer0[27296],4,4,384,v12_conv_1_weight,NULL,(float*)&buffer0[27296],4,4,384,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 8013efe:	4c74      	ldr	r4, [pc, #464]	@ (80140d0 <invoke+0x1da4>)
 8013f00:	2500      	movs	r5, #0
 8013f02:	9508      	str	r5, [sp, #32]
 8013f04:	2301      	movs	r3, #1
 8013f06:	9307      	str	r3, [sp, #28]
 8013f08:	4b6b      	ldr	r3, [pc, #428]	@ (80140b8 <invoke+0x1d8c>)
 8013f0a:	9306      	str	r3, [sp, #24]
 8013f0c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8013f10:	9305      	str	r3, [sp, #20]
 8013f12:	2104      	movs	r1, #4
 8013f14:	9104      	str	r1, [sp, #16]
 8013f16:	9103      	str	r1, [sp, #12]
 8013f18:	9402      	str	r4, [sp, #8]
 8013f1a:	9501      	str	r5, [sp, #4]
 8013f1c:	4a6f      	ldr	r2, [pc, #444]	@ (80140dc <invoke+0x1db0>)
 8013f1e:	6812      	ldr	r2, [r2, #0]
 8013f20:	9200      	str	r2, [sp, #0]
 8013f22:	eddf 0a67 	vldr	s1, [pc, #412]	@ 80140c0 <invoke+0x1d94>
 8013f26:	ed9f 0a67 	vldr	s0, [pc, #412]	@ 80140c4 <invoke+0x1d98>
 8013f2a:	460a      	mov	r2, r1
 8013f2c:	4620      	mov	r0, r4
 8013f2e:	f008 ffe3 	bl	801cef8 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight>
/* layer 118:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[25760],6144,(float*)&buffer0[27296]);
 8013f32:	4622      	mov	r2, r4
 8013f34:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8013f38:	f5a4 60c0 	sub.w	r0, r4, #1536	@ 0x600
 8013f3c:	f00a f908 	bl	801e150 <where_zeros_inplace_bit>
/* layer 119:MUL */
fptr = &buffer0[27296];
 8013f40:	4b5a      	ldr	r3, [pc, #360]	@ (80140ac <invoke+0x1d80>)
 8013f42:	601c      	str	r4, [r3, #0]
fptr2 = scales33;
 8013f44:	4b60      	ldr	r3, [pc, #384]	@ (80140c8 <invoke+0x1d9c>)
 8013f46:	4a66      	ldr	r2, [pc, #408]	@ (80140e0 <invoke+0x1db4>)
 8013f48:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 8013f4a:	e014      	b.n	8013f76 <invoke+0x1c4a>
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013f4c:	4c57      	ldr	r4, [pc, #348]	@ (80140ac <invoke+0x1d80>)
 8013f4e:	6820      	ldr	r0, [r4, #0]
 8013f50:	4602      	mov	r2, r0
 8013f52:	ecb2 7a01 	vldmia	r2!, {s14}
 8013f56:	495c      	ldr	r1, [pc, #368]	@ (80140c8 <invoke+0x1d9c>)
 8013f58:	6809      	ldr	r1, [r1, #0]
 8013f5a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013f5e:	edd1 7a00 	vldr	s15, [r1]
 8013f62:	6022      	str	r2, [r4, #0]
 8013f64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013f68:	edc0 7a00 	vstr	s15, [r0]
 8013f6c:	3301      	adds	r3, #1
 8013f6e:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8013f72:	dbeb      	blt.n	8013f4c <invoke+0x1c20>
for(int hw = 0; hw < 16; hw++){
 8013f74:	3501      	adds	r5, #1
 8013f76:	2d0f      	cmp	r5, #15
 8013f78:	dc01      	bgt.n	8013f7e <invoke+0x1c52>
for(int i = 0; i < 384; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8013f7a:	2300      	movs	r3, #0
 8013f7c:	e7f7      	b.n	8013f6e <invoke+0x1c42>
}
/* layer 120:SUM */
sum_4D_exclude((float*)&buffer0[27296],1,4,4,384,3,(float*)&buffer0[25760]);
 8013f7e:	4854      	ldr	r0, [pc, #336]	@ (80140d0 <invoke+0x1da4>)
 8013f80:	f5a0 64c0 	sub.w	r4, r0, #1536	@ 0x600
 8013f84:	9402      	str	r4, [sp, #8]
 8013f86:	2303      	movs	r3, #3
 8013f88:	9301      	str	r3, [sp, #4]
 8013f8a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8013f8e:	9300      	str	r3, [sp, #0]
 8013f90:	2304      	movs	r3, #4
 8013f92:	461a      	mov	r2, r3
 8013f94:	2101      	movs	r1, #1
 8013f96:	f008 f913 	bl	801c1c0 <sum_4D_exclude>
/* layer 121:BIAS_UPDATE */
const float v12_conv_0_bias_QAS[384] = {1136575600.0,2040391300.0,2077056500.0,2034187500.0,1762718600.0,4030772000.0,1841896700.0,4868980000.0,1223189600.0,1855291100.0,1855523200.0,3676532500.0,1970145400.0,2469937000.0,2392775000.0,2519624000.0,2854075400.0,2423968300.0,760267900.0,5027346000.0,4503358500.0,1429835600.0,3663342300.0,1.414174e+19,3816206300.0,1325406200.0,8.8113815e+19,2976416300.0,1733192800.0,1434732300.0,782286460.0,2227346200.0,4872456000.0,3428042800.0,2447028200.0,1980633300.0,2227741000.0,3073567200.0,7238564000.0,4010009600.0,1443874400.0,410462080.0,1775979600.0,2390324000.0,580735600.0,544239170.0,2499269000.0,3330869500.0,2497517600.0,2299572000.0,2718046000.0,1005498300.0,2906264800.0,3471911700.0,4416064500.0,3095418600.0,3148722400.0,8.8113815e+19,3172754400.0,3532102400.0,2870269200.0,1747743600.0,2380882000.0,1762658200.0,3077239000.0,6241826000.0,2263849200.0,3058511400.0,6129932300.0,1897562600.0,8758495000.0,1303848400.0,2934238500.0,2373533000.0,4151177200.0,2698813700.0,3304121300.0,762728960.0,3338361600.0,1505353500.0,1392591500.0,1656505900.0,2924376000.0,4903783000.0,4029962200.0,1769380100.0,3164936700.0,2771395000.0,2660365800.0,2499306200.0,1624377100.0,4389154000.0,1937759700.0,2379855400.0,3833679000.0,1713832400.0,1485755300.0,2333414000.0,3169743000.0,2130247800.0,1956648400.0,2667801300.0,5128366600.0,3131886600.0,2291237000.0,4662625000.0,1979318900.0,1634104600.0,3756548900.0,3228822000.0,3146427600.0,3918374100.0,2717204000.0,2857095200.0,3966231300.0,2318577400.0,5743175700.0,3425646000.0,6293124600.0,2843192800.0,2063824100.0,2927118000.0,1884325900.0,1201014100.0,1751600000.0,4625455600.0,2307460400.0,1284116100.0,3823057200.0,7206434000.0,8.8113815e+19,4447265300.0,4632884700.0,3661992200.0,3819077600.0,2375221200.0,1862547200.0,1889320300.0,3660316700.0,2989126700.0,1493039000.0,1350058500.0,4466152400.0,2041081000.0,2735890000.0,3136133000.0,4380225500.0,2851763700.0,1898354300.0,1009307400.0,3465992700.0,2761323000.0,4866060000.0,1901852300.0,1173971500.0,2203420000.0,2309187000.0,3274329600.0,3855246000.0,1714944400.0,4915921400.0,6548325000.0,4011662800.0,1752499700.0,1874903300.0,3256849000.0,2060328600.0,2163943400.0,1094807300.0,581742200.0,3934632400.0,2134150000.0,1923486600.0,2534842000.0,3439737000.0,1238613200.0,2056313100.0,2582986000.0,8.8113815e+19,1863412100.0,528128540000000.0,8.8113815e+19,2872774700.0,8466160600.0,5928300500.0,2717336300.0,3401440300.0,3856140500.0,3914721800.0,2104371200.0,1990977300.0,3405599700.0,5130124000.0,2366169000.0,3541358800.0,2688096000.0,3265794800.0,1783130000.0,2650924300.0,1261207300.0,4682307600.0,3081187000.0,2707812900.0,2596061000.0,2295762400.0,2629182000.0,3681562400.0,2543694300.0,1627785000.0,2219639600.0,4145208600.0,4756674600.0,2342796000.0,1561126700.0,1436840000.0,2991830500.0,4516881400.0,2437973000.0,1290355200.0,3283809500.0,2447767300.0,2737169000.0,4966438000.0,2080336100.0,1527180200.0,2588113400.0,1862272100.0,3410946000.0,2668299000.0,2924319700.0,2127849600.0,1219165400.0,3750990000.0,3799396600.0,3683312600.0,2547699200.0,6100801500.0,3608704300.0,6309693400.0,1869943200.0,1850927900.0,2413370400.0,3068627000.0,681319400.0,2761030400.0,2762016300.0,2912139000.0,1644817500.0,3241364000.0,2965952500.0,1935296000.0,3653041400.0,2225739800.0,2837288700.0,3625133300.0,2091304400.0,2949881000.0,2271578000.0,3289326300.0,3900763400.0,2080940500.0,1170342400.0,1292553000.0,1089360100.0,1113356700.0,3509231400.0,4747642000.0,1259681200.0,1960991000.0,2714619000.0,3296077600.0,2383403000.0,2179476500.0,4312972000.0,3278589200.0,2652623400.0,2396380200.0,2584977000.0,5060705300.0,3805407700.0,1840800000.0,2255761400.0,763654000.0,3137983500.0,2626940000.0,1784982800.0,1252439800.0,2642950000.0,1560280800.0,3793649200.0,1352926700.0,1214307200.0,2483907600.0,1796537000.0,3180281600.0,2236206000.0,3039899600.0,2374835200.0,1302292200.0,675244740.0,2864737500.0,1171753700.0,1691885000.0,2689620200.0,1480941700.0,4048308200.0,4948261400.0,2745933800.0,3590229500.0,3132125200.0,3124607200.0,1831060900.0,1525987500.0,4083542500.0,4281650700.0,2174200800.0,1382750300.0,2559254800.0,4717650000.0,3676210400.0,2112444000.0,4803199500.0,2491967000.0,1378465300.0,1641825500.0,3807953200.0,3102254800.0,3595002600.0,2529469700.0,3847278800.0,1468933500.0,2812613400.0,1803215900.0,2365023200.0,4257348600.0,4070236000.0,1069724700.0,4381073400.0,4806052000.0,2516518400.0,6788170000.0,3516757500.0,4790797300.0,2993356500.0,2051949200.0,2777829600.0,4020414200.0,2064716800.0,673274200.0,2796632800.0,3958022000.0,1399611300.0,3323319800.0,2259803100.0,2583358700.0,2891336400.0,3667634700.0,1400531000.0,1970075400.0,2867299800.0,1892139800.0,2224057900.0,6168770600.0,2657283000.0,2892859000.0,2627104300.0,2858930700.0,7726923000.0,2281465600.0,1650249900.0,1063661500.0,1463866600.0,5651028500.0,3708549600.0,3168868400.0,812855700.0,1546151200.0,5128070700.0,1893806800.0,2192931800.0,3263515100.0,2940796000.0,1373262100.0,4371444700.0,};
 8013f9a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8013f9e:	4951      	ldr	r1, [pc, #324]	@ (80140e4 <invoke+0x1db8>)
 8013fa0:	f242 10c8 	movw	r0, #8648	@ 0x21c8
 8013fa4:	4468      	add	r0, sp
 8013fa6:	f00f fded 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[25760];//gradients
 8013faa:	4b40      	ldr	r3, [pc, #256]	@ (80140ac <invoke+0x1d80>)
 8013fac:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 384; i++) v12_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v12_conv_0_bias_QAS[i]);
 8013fae:	2300      	movs	r3, #0
 8013fb0:	e01e      	b.n	8013ff0 <invoke+0x1cc4>
 8013fb2:	4a4d      	ldr	r2, [pc, #308]	@ (80140e8 <invoke+0x1dbc>)
 8013fb4:	6810      	ldr	r0, [r2, #0]
 8013fb6:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8013fba:	493c      	ldr	r1, [pc, #240]	@ (80140ac <invoke+0x1d80>)
 8013fbc:	6809      	ldr	r1, [r1, #0]
 8013fbe:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013fc2:	edd1 7a00 	vldr	s15, [r1]
 8013fc6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80140b0 <invoke+0x1d84>
 8013fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013fce:	f242 11c8 	movw	r1, #8648	@ 0x21c8
 8013fd2:	4469      	add	r1, sp
 8013fd4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8013fd8:	ed91 7a00 	vldr	s14, [r1]
 8013fdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013fe0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013fe4:	ee17 1a90 	vmov	r1, s15
 8013fe8:	1a52      	subs	r2, r2, r1
 8013fea:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8013fee:	3301      	adds	r3, #1
 8013ff0:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8013ff4:	dbdd      	blt.n	8013fb2 <invoke+0x1c86>
/* layer 122:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[27296],4,4,384,(q7_t*)v12_conv_0_weight,NULL,(float*)&buffer0[51872],4,4,96,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8013ff6:	4e36      	ldr	r6, [pc, #216]	@ (80140d0 <invoke+0x1da4>)
 8013ff8:	2301      	movs	r3, #1
 8013ffa:	9307      	str	r3, [sp, #28]
 8013ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80140b8 <invoke+0x1d8c>)
 8013ffe:	9306      	str	r3, [sp, #24]
 8014000:	2360      	movs	r3, #96	@ 0x60
 8014002:	9305      	str	r3, [sp, #20]
 8014004:	2104      	movs	r1, #4
 8014006:	9104      	str	r1, [sp, #16]
 8014008:	9103      	str	r1, [sp, #12]
 801400a:	f506 44c0 	add.w	r4, r6, #24576	@ 0x6000
 801400e:	9402      	str	r4, [sp, #8]
 8014010:	2500      	movs	r5, #0
 8014012:	9501      	str	r5, [sp, #4]
 8014014:	4b35      	ldr	r3, [pc, #212]	@ (80140ec <invoke+0x1dc0>)
 8014016:	681b      	ldr	r3, [r3, #0]
 8014018:	9300      	str	r3, [sp, #0]
 801401a:	eddf 0a29 	vldr	s1, [pc, #164]	@ 80140c0 <invoke+0x1d94>
 801401e:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 80140c4 <invoke+0x1d98>
 8014022:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8014026:	460a      	mov	r2, r1
 8014028:	4630      	mov	r0, r6
 801402a:	f006 f931 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 123:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[25568],1536,(float*)&buffer0[51872]);
 801402e:	4622      	mov	r2, r4
 8014030:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8014034:	f5a6 60d8 	sub.w	r0, r6, #1728	@ 0x6c0
 8014038:	f00a f88a 	bl	801e150 <where_zeros_inplace_bit>
/* layer 124:MUL */
fptr = &buffer0[51872];
 801403c:	4b1b      	ldr	r3, [pc, #108]	@ (80140ac <invoke+0x1d80>)
 801403e:	601c      	str	r4, [r3, #0]
fptr2 = scales32;
 8014040:	4b21      	ldr	r3, [pc, #132]	@ (80140c8 <invoke+0x1d9c>)
 8014042:	4a2b      	ldr	r2, [pc, #172]	@ (80140f0 <invoke+0x1dc4>)
 8014044:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 8014046:	e013      	b.n	8014070 <invoke+0x1d44>
for(int i = 0; i < 96; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014048:	4c18      	ldr	r4, [pc, #96]	@ (80140ac <invoke+0x1d80>)
 801404a:	6820      	ldr	r0, [r4, #0]
 801404c:	4602      	mov	r2, r0
 801404e:	ecb2 7a01 	vldmia	r2!, {s14}
 8014052:	491d      	ldr	r1, [pc, #116]	@ (80140c8 <invoke+0x1d9c>)
 8014054:	6809      	ldr	r1, [r1, #0]
 8014056:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801405a:	edd1 7a00 	vldr	s15, [r1]
 801405e:	6022      	str	r2, [r4, #0]
 8014060:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014064:	edc0 7a00 	vstr	s15, [r0]
 8014068:	3301      	adds	r3, #1
 801406a:	2b5f      	cmp	r3, #95	@ 0x5f
 801406c:	ddec      	ble.n	8014048 <invoke+0x1d1c>
for(int hw = 0; hw < 16; hw++){
 801406e:	3501      	adds	r5, #1
 8014070:	2d0f      	cmp	r5, #15
 8014072:	dc01      	bgt.n	8014078 <invoke+0x1d4c>
for(int i = 0; i < 96; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014074:	2300      	movs	r3, #0
 8014076:	e7f8      	b.n	801406a <invoke+0x1d3e>
}
/* layer 125:SUM */
sum_4D_exclude((float*)&buffer0[51872],1,4,4,96,3,(float*)&buffer0[25568]);
 8014078:	4c1e      	ldr	r4, [pc, #120]	@ (80140f4 <invoke+0x1dc8>)
 801407a:	9402      	str	r4, [sp, #8]
 801407c:	2303      	movs	r3, #3
 801407e:	9301      	str	r3, [sp, #4]
 8014080:	2360      	movs	r3, #96	@ 0x60
 8014082:	9300      	str	r3, [sp, #0]
 8014084:	2304      	movs	r3, #4
 8014086:	461a      	mov	r2, r3
 8014088:	2101      	movs	r1, #1
 801408a:	480a      	ldr	r0, [pc, #40]	@ (80140b4 <invoke+0x1d88>)
 801408c:	f008 f898 	bl	801c1c0 <sum_4D_exclude>
/* layer 126:BIAS_UPDATE */
const float v11_conv_2_bias_QAS[96] = {432550300.0,375101700.0,437156060.0,581787100.0,525189470.0,579265300.0,650508200.0,571823600.0,713535500.0,617111200.0,325618500.0,356919550.0,278525500.0,347964160.0,582282900.0,245331860.0,499914270.0,541437300.0,437642700.0,395421700.0,398489000.0,379602430.0,534114940.0,675364740.0,338407420.0,484193920.0,306952420.0,348372770.0,539177300.0,337501440.0,257014050.0,555452100.0,461507170.0,321952800.0,597713600.0,476133950.0,427873060.0,492571620.0,307989630.0,488513340.0,521551070.0,537259500.0,568293000.0,409705540.0,246441150.0,376149150.0,414129730.0,384527500.0,471164220.0,434883870.0,528346430.0,185190740.0,403773700.0,408318600.0,514284540.0,653932000.0,610370600.0,387412000.0,360227840.0,478465060.0,668778430.0,619559300.0,407304800.0,381928700.0,433998000.0,531015840.0,637770800.0,597956100.0,795642300.0,328686560.0,419181920.0,547983600.0,508011330.0,242219650.0,477589950.0,317062080.0,421132260.0,442602600.0,452089120.0,376861700.0,706227400.0,490516320.0,308305180.0,422310750.0,427676000.0,388494500.0,391234880.0,488454620.0,536344900.0,764594750.0,466583170.0,355003200.0,361732580.0,373656800.0,524078200.0,281078370.0,};
 8014090:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8014094:	4918      	ldr	r1, [pc, #96]	@ (80140f8 <invoke+0x1dcc>)
 8014096:	f242 0048 	movw	r0, #8264	@ 0x2048
 801409a:	4468      	add	r0, sp
 801409c:	f00f fd72 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[25568];//gradients
 80140a0:	4b02      	ldr	r3, [pc, #8]	@ (80140ac <invoke+0x1d80>)
 80140a2:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 96; i++) v11_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v11_conv_2_bias_QAS[i]);
 80140a4:	2300      	movs	r3, #0
 80140a6:	e048      	b.n	801413a <invoke+0x1e0e>
 80140a8:	20002ea8 	.word	0x20002ea8
 80140ac:	2000cc94 	.word	0x2000cc94
 80140b0:	39d1b717 	.word	0x39d1b717
 80140b4:	2001b1e4 	.word	0x2001b1e4
 80140b8:	2003a744 	.word	0x2003a744
 80140bc:	2000302c 	.word	0x2000302c
 80140c0:	7f7fffff 	.word	0x7f7fffff
 80140c4:	ff7fffff 	.word	0xff7fffff
 80140c8:	2000cc90 	.word	0x2000cc90
 80140cc:	08075f04 	.word	0x08075f04
 80140d0:	200151e4 	.word	0x200151e4
 80140d4:	08029c18 	.word	0x08029c18
 80140d8:	20003030 	.word	0x20003030
 80140dc:	20003634 	.word	0x20003634
 80140e0:	0807b004 	.word	0x0807b004
 80140e4:	0802a218 	.word	0x0802a218
 80140e8:	20003638 	.word	0x20003638
 80140ec:	20003c3c 	.word	0x20003c3c
 80140f0:	08084604 	.word	0x08084604
 80140f4:	20014b24 	.word	0x20014b24
 80140f8:	0802a818 	.word	0x0802a818
 80140fc:	4aaf      	ldr	r2, [pc, #700]	@ (80143bc <invoke+0x2090>)
 80140fe:	6810      	ldr	r0, [r2, #0]
 8014100:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8014104:	49ae      	ldr	r1, [pc, #696]	@ (80143c0 <invoke+0x2094>)
 8014106:	6809      	ldr	r1, [r1, #0]
 8014108:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801410c:	edd1 7a00 	vldr	s15, [r1]
 8014110:	ed9f 7aac 	vldr	s14, [pc, #688]	@ 80143c4 <invoke+0x2098>
 8014114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014118:	f242 0148 	movw	r1, #8264	@ 0x2048
 801411c:	4469      	add	r1, sp
 801411e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014122:	ed91 7a00 	vldr	s14, [r1]
 8014126:	ee67 7a87 	vmul.f32	s15, s15, s14
 801412a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801412e:	ee17 1a90 	vmov	r1, s15
 8014132:	1a52      	subs	r2, r2, r1
 8014134:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8014138:	3301      	adds	r3, #1
 801413a:	2b5f      	cmp	r3, #95	@ 0x5f
 801413c:	ddde      	ble.n	80140fc <invoke+0x1dd0>
/* layer 127:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[51872],4,4,96,(q7_t*)v11_conv_2_weight,NULL,(float*)&buffer0[86528],4,4,240,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 801413e:	2301      	movs	r3, #1
 8014140:	9307      	str	r3, [sp, #28]
 8014142:	4ba1      	ldr	r3, [pc, #644]	@ (80143c8 <invoke+0x209c>)
 8014144:	9306      	str	r3, [sp, #24]
 8014146:	23f0      	movs	r3, #240	@ 0xf0
 8014148:	9305      	str	r3, [sp, #20]
 801414a:	2104      	movs	r1, #4
 801414c:	9104      	str	r1, [sp, #16]
 801414e:	9103      	str	r1, [sp, #12]
 8014150:	4c9e      	ldr	r4, [pc, #632]	@ (80143cc <invoke+0x20a0>)
 8014152:	9402      	str	r4, [sp, #8]
 8014154:	2500      	movs	r5, #0
 8014156:	9501      	str	r5, [sp, #4]
 8014158:	4b9d      	ldr	r3, [pc, #628]	@ (80143d0 <invoke+0x20a4>)
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	9300      	str	r3, [sp, #0]
 801415e:	eddf 0a9d 	vldr	s1, [pc, #628]	@ 80143d4 <invoke+0x20a8>
 8014162:	ed9f 0a9d 	vldr	s0, [pc, #628]	@ 80143d8 <invoke+0x20ac>
 8014166:	2360      	movs	r3, #96	@ 0x60
 8014168:	460a      	mov	r2, r1
 801416a:	489c      	ldr	r0, [pc, #624]	@ (80143dc <invoke+0x20b0>)
 801416c:	f006 f890 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 128:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[25088],3840,(float*)&buffer0[86528]);
 8014170:	4622      	mov	r2, r4
 8014172:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8014176:	f5a4 4070 	sub.w	r0, r4, #61440	@ 0xf000
 801417a:	f009 ffe9 	bl	801e150 <where_zeros_inplace_bit>
/* layer 129:MUL */
fptr = &buffer0[86528];
 801417e:	4b90      	ldr	r3, [pc, #576]	@ (80143c0 <invoke+0x2094>)
 8014180:	601c      	str	r4, [r3, #0]
fptr2 = scales31;
 8014182:	4b97      	ldr	r3, [pc, #604]	@ (80143e0 <invoke+0x20b4>)
 8014184:	4a97      	ldr	r2, [pc, #604]	@ (80143e4 <invoke+0x20b8>)
 8014186:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 16; hw++){
 8014188:	e013      	b.n	80141b2 <invoke+0x1e86>
for(int i = 0; i < 240; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801418a:	4c8d      	ldr	r4, [pc, #564]	@ (80143c0 <invoke+0x2094>)
 801418c:	6820      	ldr	r0, [r4, #0]
 801418e:	4602      	mov	r2, r0
 8014190:	ecb2 7a01 	vldmia	r2!, {s14}
 8014194:	4992      	ldr	r1, [pc, #584]	@ (80143e0 <invoke+0x20b4>)
 8014196:	6809      	ldr	r1, [r1, #0]
 8014198:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801419c:	edd1 7a00 	vldr	s15, [r1]
 80141a0:	6022      	str	r2, [r4, #0]
 80141a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80141a6:	edc0 7a00 	vstr	s15, [r0]
 80141aa:	3301      	adds	r3, #1
 80141ac:	2bef      	cmp	r3, #239	@ 0xef
 80141ae:	ddec      	ble.n	801418a <invoke+0x1e5e>
for(int hw = 0; hw < 16; hw++){
 80141b0:	3501      	adds	r5, #1
 80141b2:	2d0f      	cmp	r5, #15
 80141b4:	dc01      	bgt.n	80141ba <invoke+0x1e8e>
for(int i = 0; i < 240; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80141b6:	2300      	movs	r3, #0
 80141b8:	e7f8      	b.n	80141ac <invoke+0x1e80>
}
/* layer 130:SUM */
sum_4D_exclude((float*)&buffer0[86528],1,4,4,240,3,(float*)&buffer0[25088]);
 80141ba:	4884      	ldr	r0, [pc, #528]	@ (80143cc <invoke+0x20a0>)
 80141bc:	f5a0 4470 	sub.w	r4, r0, #61440	@ 0xf000
 80141c0:	9402      	str	r4, [sp, #8]
 80141c2:	2303      	movs	r3, #3
 80141c4:	9301      	str	r3, [sp, #4]
 80141c6:	23f0      	movs	r3, #240	@ 0xf0
 80141c8:	9300      	str	r3, [sp, #0]
 80141ca:	2304      	movs	r3, #4
 80141cc:	461a      	mov	r2, r3
 80141ce:	2101      	movs	r1, #1
 80141d0:	f007 fff6 	bl	801c1c0 <sum_4D_exclude>
/* layer 131:BIAS_UPDATE */
const float v11_conv_1_bias_QAS[240] = {176854110.0,147088780.0,98894730.0,154173280.0,120978744.0,110749630.0,85150220.0,87416744.0,76360824.0,182378500.0,84360850.0,110915370.0,372390370.0,119287890.0,180645870.0,792535200.0,96971060.0,93952740.0,120224230.0,333828200.0,107680370.0,252133620.0,200577920.0,93724936.0,140804700.0,165764480.0,124706240.0,175792910.0,117854070.0,114314376.0,33995524.0,84359820.0,85569940.0,340773100.0,89224950.0,82249224.0,116825580.0,93757290.0,101293930.0,86161970.0,126940500.0,103337390.0,84285220.0,245931570.0,111383970.0,153373120.0,143879070.0,67805640.0,100072390.0,77325030.0,144503660.0,116583420.0,235600800.0,751139800.0,466777400.0,113541370.0,122336530.0,348951500.0,104526360.0,63396948.0,57517988.0,140818690.0,95306520.0,81721170.0,117096000.0,322184030.0,100322950.0,93083250.0,56282944.0,82163250.0,107621480.0,153793470.0,78120830.0,166910620.0,201587620.0,105373780.0,110673730.0,45338730.0,131914070.0,1906639100.0,158487740.0,112157760.0,125367740.0,136941630.0,95518184.0,227501840.0,64020650.0,151728160.0,81904936.0,93160216.0,99449350.0,125387304.0,332069980.0,84223860.0,135165070.0,145589760.0,89583630.0,100572030.0,100823280.0,84184250.0,60865700.0,90351120.0,362819700.0,87650880.0,87846640.0,56651360.0,107920850.0,76796216.0,110930990.0,514935460.0,103876504.0,93186580.0,116479710.0,300237280.0,46850948.0,143543410.0,122639730.0,126919660.0,133438990.0,328854370.0,127010170.0,78943870.0,275756670.0,108456770.0,251999470.0,224582880.0,65074616.0,104979590.0,122542310.0,103600230.0,101624230.0,114799900.0,247452210.0,137358100.0,125727200.0,138057550.0,104491070.0,70584660.0,77253380.0,112826780.0,120639590.0,128703840.0,93863544.0,159654450.0,141452350.0,274409950.0,102693560.0,226816100.0,214489520.0,84627384.0,63941132.0,83276696.0,59306416.0,95793350.0,97138530.0,109930670.0,81163130.0,71914344.0,129095450.0,94769256.0,57460800.0,100512170.0,70987496.0,85093360.0,86233260.0,99843176.0,101501390.0,143300300.0,64805096.0,122478130.0,22592322.0,70645440.0,330577060.0,173949550.0,89555320.0,114850640.0,64686964.0,75196870.0,122780230.0,105577896.0,108401380.0,79986860.0,124280240.0,143060580.0,176160100.0,166410270.0,100347416.0,118310856.0,140926720.0,352116500.0,320394880.0,686043700.0,155510910.0,94487490.0,81552350.0,130098490.0,103792170.0,35842748.0,232687410.0,45229960.0,192181660.0,122861816.0,107111960.0,363504320.0,111834100.0,122364530.0,153787380.0,113546840.0,113141250.0,320554050.0,378002940.0,80382440.0,153116420.0,70618480.0,157710820.0,102684430.0,108095380.0,137134880.0,117507750.0,152732460.0,102970370.0,92666184.0,694961400.0,86364936.0,107402696.0,97384520.0,150793780.0,92713144.0,130695256.0,85760200.0,89749550.0,6196774000.0,68428830.0,84317520.0,197643500.0,48946260.0,109050030.0,126658664.0,113251020.0,115429760.0,};
 80141d4:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 80141d8:	4983      	ldr	r1, [pc, #524]	@ (80143e8 <invoke+0x20bc>)
 80141da:	f641 4088 	movw	r0, #7304	@ 0x1c88
 80141de:	4468      	add	r0, sp
 80141e0:	f00f fcd0 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[25088];//gradients
 80141e4:	4b76      	ldr	r3, [pc, #472]	@ (80143c0 <invoke+0x2094>)
 80141e6:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 240; i++) v11_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v11_conv_1_bias_QAS[i]);
 80141e8:	2300      	movs	r3, #0
 80141ea:	e01e      	b.n	801422a <invoke+0x1efe>
 80141ec:	4a7f      	ldr	r2, [pc, #508]	@ (80143ec <invoke+0x20c0>)
 80141ee:	6810      	ldr	r0, [r2, #0]
 80141f0:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80141f4:	4972      	ldr	r1, [pc, #456]	@ (80143c0 <invoke+0x2094>)
 80141f6:	6809      	ldr	r1, [r1, #0]
 80141f8:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80141fc:	edd1 7a00 	vldr	s15, [r1]
 8014200:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 80143c4 <invoke+0x2098>
 8014204:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014208:	f641 4188 	movw	r1, #7304	@ 0x1c88
 801420c:	4469      	add	r1, sp
 801420e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014212:	ed91 7a00 	vldr	s14, [r1]
 8014216:	ee67 7a87 	vmul.f32	s15, s15, s14
 801421a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801421e:	ee17 1a90 	vmov	r1, s15
 8014222:	1a52      	subs	r2, r2, r1
 8014224:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8014228:	3301      	adds	r3, #1
 801422a:	2bef      	cmp	r3, #239	@ 0xef
 801422c:	ddde      	ble.n	80141ec <invoke+0x1ec0>
/* layer 132:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight((float*)&buffer0[86528],4,4,240,v11_conv_1_weight,NULL,(float*)&buffer0[25088],8,8,240,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 801422e:	4867      	ldr	r0, [pc, #412]	@ (80143cc <invoke+0x20a0>)
 8014230:	2500      	movs	r5, #0
 8014232:	9508      	str	r5, [sp, #32]
 8014234:	2301      	movs	r3, #1
 8014236:	9307      	str	r3, [sp, #28]
 8014238:	f500 33b7 	add.w	r3, r0, #93696	@ 0x16e00
 801423c:	9306      	str	r3, [sp, #24]
 801423e:	23f0      	movs	r3, #240	@ 0xf0
 8014240:	9305      	str	r3, [sp, #20]
 8014242:	2208      	movs	r2, #8
 8014244:	9204      	str	r2, [sp, #16]
 8014246:	9203      	str	r2, [sp, #12]
 8014248:	f5a0 4470 	sub.w	r4, r0, #61440	@ 0xf000
 801424c:	9402      	str	r4, [sp, #8]
 801424e:	9501      	str	r5, [sp, #4]
 8014250:	4a67      	ldr	r2, [pc, #412]	@ (80143f0 <invoke+0x20c4>)
 8014252:	6812      	ldr	r2, [r2, #0]
 8014254:	9200      	str	r2, [sp, #0]
 8014256:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 80143d4 <invoke+0x20a8>
 801425a:	ed9f 0a5f 	vldr	s0, [pc, #380]	@ 80143d8 <invoke+0x20ac>
 801425e:	2204      	movs	r2, #4
 8014260:	4611      	mov	r1, r2
 8014262:	f009 fe22 	bl	801deaa <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight>
/* layer 133:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[23168],15360,(float*)&buffer0[25088]);
 8014266:	4622      	mov	r2, r4
 8014268:	f44f 5170 	mov.w	r1, #15360	@ 0x3c00
 801426c:	f5a4 60f0 	sub.w	r0, r4, #1920	@ 0x780
 8014270:	f009 ff6e 	bl	801e150 <where_zeros_inplace_bit>
/* layer 134:MUL */
fptr = &buffer0[25088];
 8014274:	4b52      	ldr	r3, [pc, #328]	@ (80143c0 <invoke+0x2094>)
 8014276:	601c      	str	r4, [r3, #0]
fptr2 = scales30;
 8014278:	4b59      	ldr	r3, [pc, #356]	@ (80143e0 <invoke+0x20b4>)
 801427a:	4a5e      	ldr	r2, [pc, #376]	@ (80143f4 <invoke+0x20c8>)
 801427c:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 64; hw++){
 801427e:	e013      	b.n	80142a8 <invoke+0x1f7c>
for(int i = 0; i < 240; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014280:	4c4f      	ldr	r4, [pc, #316]	@ (80143c0 <invoke+0x2094>)
 8014282:	6820      	ldr	r0, [r4, #0]
 8014284:	4602      	mov	r2, r0
 8014286:	ecb2 7a01 	vldmia	r2!, {s14}
 801428a:	4955      	ldr	r1, [pc, #340]	@ (80143e0 <invoke+0x20b4>)
 801428c:	6809      	ldr	r1, [r1, #0]
 801428e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014292:	edd1 7a00 	vldr	s15, [r1]
 8014296:	6022      	str	r2, [r4, #0]
 8014298:	ee67 7a87 	vmul.f32	s15, s15, s14
 801429c:	edc0 7a00 	vstr	s15, [r0]
 80142a0:	3301      	adds	r3, #1
 80142a2:	2bef      	cmp	r3, #239	@ 0xef
 80142a4:	ddec      	ble.n	8014280 <invoke+0x1f54>
for(int hw = 0; hw < 64; hw++){
 80142a6:	3501      	adds	r5, #1
 80142a8:	2d3f      	cmp	r5, #63	@ 0x3f
 80142aa:	dc01      	bgt.n	80142b0 <invoke+0x1f84>
for(int i = 0; i < 240; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80142ac:	2300      	movs	r3, #0
 80142ae:	e7f8      	b.n	80142a2 <invoke+0x1f76>
}
/* layer 135:SUM */
sum_4D_exclude((float*)&buffer0[25088],1,8,8,240,3,(float*)&buffer0[23168]);
 80142b0:	4851      	ldr	r0, [pc, #324]	@ (80143f8 <invoke+0x20cc>)
 80142b2:	f5a0 64f0 	sub.w	r4, r0, #1920	@ 0x780
 80142b6:	9402      	str	r4, [sp, #8]
 80142b8:	2303      	movs	r3, #3
 80142ba:	9301      	str	r3, [sp, #4]
 80142bc:	23f0      	movs	r3, #240	@ 0xf0
 80142be:	9300      	str	r3, [sp, #0]
 80142c0:	2308      	movs	r3, #8
 80142c2:	461a      	mov	r2, r3
 80142c4:	2101      	movs	r1, #1
 80142c6:	f007 ff7b 	bl	801c1c0 <sum_4D_exclude>
/* layer 136:BIAS_UPDATE */
const float v11_conv_0_bias_QAS[240] = {222053550.0,238249230.0,42329590.0,334853570.0,244787970.0,187087220.0,252697920.0,214233280.0,244313620.0,216889570.0,550981060.0,157574820.0,376055800.0,169615070.0,633696800.0,183249020.0,173189730.0,156033260.0,451611300.0,717515900.0,233444640.0,120407730.0,264770880.0,210556210.0,277143550.0,222676300.0,467064580.0,260657680.0,515243970.0,334925600.0,63610550.0,191211940.0,322718080.0,282833630.0,356672160.0,503605920.0,379796740.0,264762100.0,303439940.0,168188670.0,946538050.0,246090620.0,255942770.0,433751040.0,194935890.0,447735900.0,335057900.0,190451890.0,175017390.0,594128300.0,278718900.0,202936320.0,161872020.0,109231010.0,375647140.0,2194942000.0,167079700.0,406403970.0,374617540.0,128290840.0,197049180.0,291071870.0,299988450.0,232603550.0,395654620.0,496277120.0,183359900.0,287347700.0,190623520.0,342361060.0,107304770.0,225165010.0,234340910.0,1113314000.0,311237950.0,260575700.0,60788068.0,124534180.0,174860020.0,273796320.0,188689420.0,186112640.0,293580060.0,251349010.0,150670850.0,150847970.0,101516240.0,415562530.0,248355820.0,239681020.0,69158320.0,365116900.0,238008820.0,178186620.0,114276780.0,291710270.0,389046300.0,236874450.0,209619100.0,481769150.0,100649240.0,323922140.0,363505920.0,345436540.0,238355440.0,138547300.0,191461700.0,290883040.0,353903780.0,409517400.0,357018530.0,107448344.0,154399970.0,300423330.0,114199710.0,317265540.0,140985090.0,361069100.0,85341464.0,728871900.0,517906530.0,160144880.0,479543970.0,195112770.0,558428000.0,401075230.0,132034840.0,148002030.0,344508220.0,212592830.0,369757500.0,214354340.0,362561020.0,292036860.0,364706600.0,459363970.0,376638620.0,179853820.0,198257420.0,139451140.0,270904420.0,394561800.0,298892900.0,188446560.0,259890580.0,296260860.0,441818560.0,61723972.0,182898480.0,128629410.0,154542020.0,192442610.0,274891940.0,531862140.0,261821000.0,178555650.0,185288380.0,134832880.0,558778940.0,760331140.0,188252060.0,215739570.0,250051870.0,439624130.0,283744030.0,223087940.0,224839870.0,184522850.0,232627410.0,375074600.0,129570296.0,232125470.0,409374340.0,278790460.0,222788240.0,294334460.0,168461860.0,196347580.0,122758456.0,174988850.0,338849120.0,203318580.0,219040940.0,249616060.0,254826530.0,123540730.0,148026110.0,222169070.0,322438340.0,318081180.0,279756450.0,249204690.0,263394930.0,277079500.0,286754080.0,316824350.0,151333900.0,1401044400.0,654861760.0,338289120.0,567904900.0,119817010.0,251501280.0,306107400.0,381583300.0,534466880.0,326682370.0,499156540.0,255604020.0,223444800.0,218008660.0,210210370.0,267794180.0,457032100.0,227650420.0,445688830.0,86923090.0,234123620.0,548293760.0,258038320.0,223319740.0,195635200.0,733549900.0,109024990.0,303095500.0,379993820.0,211956530.0,252265330.0,408614100.0,392735700.0,242124930.0,1553785600.0,112253300.0,136019570.0,504035550.0,114972200.0,270072700.0,426348930.0,303208580.0,214769120.0,};
 80142ca:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 80142ce:	494b      	ldr	r1, [pc, #300]	@ (80143fc <invoke+0x20d0>)
 80142d0:	f641 00c8 	movw	r0, #6344	@ 0x18c8
 80142d4:	4468      	add	r0, sp
 80142d6:	f00f fc55 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[23168];//gradients
 80142da:	4b39      	ldr	r3, [pc, #228]	@ (80143c0 <invoke+0x2094>)
 80142dc:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 240; i++) v11_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v11_conv_0_bias_QAS[i]);
 80142de:	2300      	movs	r3, #0
 80142e0:	e01e      	b.n	8014320 <invoke+0x1ff4>
 80142e2:	4a47      	ldr	r2, [pc, #284]	@ (8014400 <invoke+0x20d4>)
 80142e4:	6810      	ldr	r0, [r2, #0]
 80142e6:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80142ea:	4935      	ldr	r1, [pc, #212]	@ (80143c0 <invoke+0x2094>)
 80142ec:	6809      	ldr	r1, [r1, #0]
 80142ee:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80142f2:	edd1 7a00 	vldr	s15, [r1]
 80142f6:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80143c4 <invoke+0x2098>
 80142fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80142fe:	f641 01c8 	movw	r1, #6344	@ 0x18c8
 8014302:	4469      	add	r1, sp
 8014304:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014308:	ed91 7a00 	vldr	s14, [r1]
 801430c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014314:	ee17 1a90 	vmov	r1, s15
 8014318:	1a52      	subs	r2, r2, r1
 801431a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801431e:	3301      	adds	r3, #1
 8014320:	2bef      	cmp	r3, #239	@ 0xef
 8014322:	ddde      	ble.n	80142e2 <invoke+0x1fb6>
/* layer 137:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[25088],8,8,240,(q7_t*)v11_conv_0_weight,(q7_t*)v11_conv_0_weightFlash,24,NULL,(float*)&buffer0[86528],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8014324:	4d34      	ldr	r5, [pc, #208]	@ (80143f8 <invoke+0x20cc>)
 8014326:	2301      	movs	r3, #1
 8014328:	9309      	str	r3, [sp, #36]	@ 0x24
 801432a:	4b27      	ldr	r3, [pc, #156]	@ (80143c8 <invoke+0x209c>)
 801432c:	9308      	str	r3, [sp, #32]
 801432e:	2330      	movs	r3, #48	@ 0x30
 8014330:	9307      	str	r3, [sp, #28]
 8014332:	2108      	movs	r1, #8
 8014334:	9106      	str	r1, [sp, #24]
 8014336:	9105      	str	r1, [sp, #20]
 8014338:	f505 4670 	add.w	r6, r5, #61440	@ 0xf000
 801433c:	9604      	str	r6, [sp, #16]
 801433e:	2400      	movs	r4, #0
 8014340:	9403      	str	r4, [sp, #12]
 8014342:	2318      	movs	r3, #24
 8014344:	9302      	str	r3, [sp, #8]
 8014346:	4b2f      	ldr	r3, [pc, #188]	@ (8014404 <invoke+0x20d8>)
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	9301      	str	r3, [sp, #4]
 801434c:	4b2e      	ldr	r3, [pc, #184]	@ (8014408 <invoke+0x20dc>)
 801434e:	681b      	ldr	r3, [r3, #0]
 8014350:	9300      	str	r3, [sp, #0]
 8014352:	eddf 0a20 	vldr	s1, [pc, #128]	@ 80143d4 <invoke+0x20a8>
 8014356:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 80143d8 <invoke+0x20ac>
 801435a:	23f0      	movs	r3, #240	@ 0xf0
 801435c:	460a      	mov	r2, r1
 801435e:	4628      	mov	r0, r5
 8014360:	f006 fb3c 	bl	801a9dc <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol>
/* layer 138:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[20096],3072,(float*)&buffer0[86528]);
 8014364:	4632      	mov	r2, r6
 8014366:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 801436a:	f5a5 509c 	sub.w	r0, r5, #4992	@ 0x1380
 801436e:	f009 feef 	bl	801e150 <where_zeros_inplace_bit>
/* layer 139:DIV */
fptr3 = (float*)&buffer0[98816]; fptr2 = (float*)&buffer0[86528];
 8014372:	f505 3590 	add.w	r5, r5, #73728	@ 0x12000
 8014376:	4b25      	ldr	r3, [pc, #148]	@ (801440c <invoke+0x20e0>)
 8014378:	601d      	str	r5, [r3, #0]
 801437a:	4b19      	ldr	r3, [pc, #100]	@ (80143e0 <invoke+0x20b4>)
 801437c:	601e      	str	r6, [r3, #0]
for(int i = 0; i < 3072; i++) *fptr3++ = *fptr2++ / 0.054952241480350494;
 801437e:	4623      	mov	r3, r4
 8014380:	e010      	b.n	80143a4 <invoke+0x2078>
 8014382:	4917      	ldr	r1, [pc, #92]	@ (80143e0 <invoke+0x20b4>)
 8014384:	680a      	ldr	r2, [r1, #0]
 8014386:	1d10      	adds	r0, r2, #4
 8014388:	6008      	str	r0, [r1, #0]
 801438a:	edd2 6a00 	vldr	s13, [r2]
 801438e:	491f      	ldr	r1, [pc, #124]	@ (801440c <invoke+0x20e0>)
 8014390:	680a      	ldr	r2, [r1, #0]
 8014392:	1d10      	adds	r0, r2, #4
 8014394:	6008      	str	r0, [r1, #0]
 8014396:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8014410 <invoke+0x20e4>
 801439a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801439e:	edc2 7a00 	vstr	s15, [r2]
 80143a2:	3301      	adds	r3, #1
 80143a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80143a8:	dbeb      	blt.n	8014382 <invoke+0x2056>
/* layer 140:MUL */
fptr = (float*)&buffer0[98816];fptr3 = (float*)&buffer0[86528];for(int i = 0; i < 3072; i++) fptr3[i] = 0.0381767563521862 * fptr[i];
 80143aa:	4b1a      	ldr	r3, [pc, #104]	@ (8014414 <invoke+0x20e8>)
 80143ac:	4a04      	ldr	r2, [pc, #16]	@ (80143c0 <invoke+0x2094>)
 80143ae:	6013      	str	r3, [r2, #0]
 80143b0:	f5a3 5340 	sub.w	r3, r3, #12288	@ 0x3000
 80143b4:	4a15      	ldr	r2, [pc, #84]	@ (801440c <invoke+0x20e0>)
 80143b6:	6013      	str	r3, [r2, #0]
 80143b8:	2300      	movs	r3, #0
 80143ba:	e03e      	b.n	801443a <invoke+0x210e>
 80143bc:	20003c40 	.word	0x20003c40
 80143c0:	2000cc94 	.word	0x2000cc94
 80143c4:	39d1b717 	.word	0x39d1b717
 80143c8:	2003a744 	.word	0x2003a744
 80143cc:	20023944 	.word	0x20023944
 80143d0:	20003dc4 	.word	0x20003dc4
 80143d4:	7f7fffff 	.word	0x7f7fffff
 80143d8:	ff7fffff 	.word	0xff7fffff
 80143dc:	2001b1e4 	.word	0x2001b1e4
 80143e0:	2000cc90 	.word	0x2000cc90
 80143e4:	0808a184 	.word	0x0808a184
 80143e8:	0802a998 	.word	0x0802a998
 80143ec:	20003dc8 	.word	0x20003dc8
 80143f0:	2000418c 	.word	0x2000418c
 80143f4:	08090124 	.word	0x08090124
 80143f8:	20014944 	.word	0x20014944
 80143fc:	0802ad58 	.word	0x0802ad58
 8014400:	20004190 	.word	0x20004190
 8014404:	20004554 	.word	0x20004554
 8014408:	20004558 	.word	0x20004558
 801440c:	2000cc8c 	.word	0x2000cc8c
 8014410:	3d61159a 	.word	0x3d61159a
 8014414:	20026944 	.word	0x20026944
 8014418:	4aa2      	ldr	r2, [pc, #648]	@ (80146a4 <invoke+0x2378>)
 801441a:	6812      	ldr	r2, [r2, #0]
 801441c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014420:	edd2 7a00 	vldr	s15, [r2]
 8014424:	4aa0      	ldr	r2, [pc, #640]	@ (80146a8 <invoke+0x237c>)
 8014426:	6812      	ldr	r2, [r2, #0]
 8014428:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801442c:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 80146ac <invoke+0x2380>
 8014430:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014434:	edc2 7a00 	vstr	s15, [r2]
 8014438:	3301      	adds	r3, #1
 801443a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801443e:	dbeb      	blt.n	8014418 <invoke+0x20ec>
/* layer 141:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[19712],3072,(float*)&buffer0[86528]);
 8014440:	4c9b      	ldr	r4, [pc, #620]	@ (80146b0 <invoke+0x2384>)
 8014442:	4622      	mov	r2, r4
 8014444:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8014448:	489a      	ldr	r0, [pc, #616]	@ (80146b4 <invoke+0x2388>)
 801444a:	f009 fe81 	bl	801e150 <where_zeros_inplace_bit>
/* layer 142:MUL */
fptr = &buffer0[86528];
 801444e:	4b95      	ldr	r3, [pc, #596]	@ (80146a4 <invoke+0x2378>)
 8014450:	601c      	str	r4, [r3, #0]
fptr2 = scales29;
 8014452:	4b99      	ldr	r3, [pc, #612]	@ (80146b8 <invoke+0x238c>)
 8014454:	4a99      	ldr	r2, [pc, #612]	@ (80146bc <invoke+0x2390>)
 8014456:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 64; hw++){
 8014458:	2500      	movs	r5, #0
 801445a:	e013      	b.n	8014484 <invoke+0x2158>
for(int i = 0; i < 48; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801445c:	4c91      	ldr	r4, [pc, #580]	@ (80146a4 <invoke+0x2378>)
 801445e:	6820      	ldr	r0, [r4, #0]
 8014460:	4602      	mov	r2, r0
 8014462:	ecb2 7a01 	vldmia	r2!, {s14}
 8014466:	4994      	ldr	r1, [pc, #592]	@ (80146b8 <invoke+0x238c>)
 8014468:	6809      	ldr	r1, [r1, #0]
 801446a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801446e:	edd1 7a00 	vldr	s15, [r1]
 8014472:	6022      	str	r2, [r4, #0]
 8014474:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014478:	edc0 7a00 	vstr	s15, [r0]
 801447c:	3301      	adds	r3, #1
 801447e:	2b2f      	cmp	r3, #47	@ 0x2f
 8014480:	ddec      	ble.n	801445c <invoke+0x2130>
for(int hw = 0; hw < 64; hw++){
 8014482:	3501      	adds	r5, #1
 8014484:	2d3f      	cmp	r5, #63	@ 0x3f
 8014486:	dc01      	bgt.n	801448c <invoke+0x2160>
for(int i = 0; i < 48; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014488:	2300      	movs	r3, #0
 801448a:	e7f8      	b.n	801447e <invoke+0x2152>
}
/* layer 143:SUM */
sum_4D_exclude((float*)&buffer0[86528],1,8,8,48,3,(float*)&buffer0[19712]);
 801448c:	4c89      	ldr	r4, [pc, #548]	@ (80146b4 <invoke+0x2388>)
 801448e:	9402      	str	r4, [sp, #8]
 8014490:	2303      	movs	r3, #3
 8014492:	9301      	str	r3, [sp, #4]
 8014494:	2330      	movs	r3, #48	@ 0x30
 8014496:	9300      	str	r3, [sp, #0]
 8014498:	2308      	movs	r3, #8
 801449a:	461a      	mov	r2, r3
 801449c:	2101      	movs	r1, #1
 801449e:	4884      	ldr	r0, [pc, #528]	@ (80146b0 <invoke+0x2384>)
 80144a0:	f007 fe8e 	bl	801c1c0 <sum_4D_exclude>
/* layer 144:BIAS_UPDATE */
const float v10_conv_2_bias_QAS[48] = {576984500.0,389407400.0,59698172.0,257143000.0,163044690.0,395011680.0,497028600.0,342989300.0,379091260.0,276234370.0,121533540.0,131055270.0,55527044.0,83971040.0,51497524.0,200109470.0,186422500.0,71635896.0,512487360.0,66350476.0,412828100.0,127238440.0,75970530.0,729505400.0,290650850.0,356379070.0,305478050.0,364946430.0,79329816.0,28634610.0,304265300.0,137598180.0,449954780.0,41008460.0,66146290.0,151813570.0,632065300.0,296810370.0,201276270.0,138420270.0,258529490.0,316172670.0,228946190.0,59856908.0,421134560.0,118707160.0,213282690.0,46290260.0,};
 80144a4:	22c0      	movs	r2, #192	@ 0xc0
 80144a6:	4986      	ldr	r1, [pc, #536]	@ (80146c0 <invoke+0x2394>)
 80144a8:	f641 0008 	movw	r0, #6152	@ 0x1808
 80144ac:	4468      	add	r0, sp
 80144ae:	f00f fb69 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[19712];//gradients
 80144b2:	4b7c      	ldr	r3, [pc, #496]	@ (80146a4 <invoke+0x2378>)
 80144b4:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 48; i++) v10_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v10_conv_2_bias_QAS[i]);
 80144b6:	2300      	movs	r3, #0
 80144b8:	e01e      	b.n	80144f8 <invoke+0x21cc>
 80144ba:	4a82      	ldr	r2, [pc, #520]	@ (80146c4 <invoke+0x2398>)
 80144bc:	6810      	ldr	r0, [r2, #0]
 80144be:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80144c2:	4978      	ldr	r1, [pc, #480]	@ (80146a4 <invoke+0x2378>)
 80144c4:	6809      	ldr	r1, [r1, #0]
 80144c6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80144ca:	edd1 7a00 	vldr	s15, [r1]
 80144ce:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 80146c8 <invoke+0x239c>
 80144d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80144d6:	f641 0108 	movw	r1, #6152	@ 0x1808
 80144da:	4469      	add	r1, sp
 80144dc:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80144e0:	ed91 7a00 	vldr	s14, [r1]
 80144e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80144e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80144ec:	ee17 1a90 	vmov	r1, s15
 80144f0:	1a52      	subs	r2, r2, r1
 80144f2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80144f6:	3301      	adds	r3, #1
 80144f8:	2b2f      	cmp	r3, #47	@ 0x2f
 80144fa:	ddde      	ble.n	80144ba <invoke+0x218e>
/* layer 145:CAST */
fptr = (float*)&buffer0[98816];
 80144fc:	4b69      	ldr	r3, [pc, #420]	@ (80146a4 <invoke+0x2378>)
 80144fe:	4a73      	ldr	r2, [pc, #460]	@ (80146cc <invoke+0x23a0>)
 8014500:	601a      	str	r2, [r3, #0]
int8ptr = (int8_t*)&buffer0[16640];
 8014502:	4b73      	ldr	r3, [pc, #460]	@ (80146d0 <invoke+0x23a4>)
 8014504:	4a73      	ldr	r2, [pc, #460]	@ (80146d4 <invoke+0x23a8>)
 8014506:	601a      	str	r2, [r3, #0]
for(int i = 0; i < 3072; i++) fptr[i] = (float)int8ptr[i];
 8014508:	2300      	movs	r3, #0
 801450a:	e00d      	b.n	8014528 <invoke+0x21fc>
 801450c:	4a70      	ldr	r2, [pc, #448]	@ (80146d0 <invoke+0x23a4>)
 801450e:	6812      	ldr	r2, [r2, #0]
 8014510:	56d2      	ldrsb	r2, [r2, r3]
 8014512:	ee07 2a90 	vmov	s15, r2
 8014516:	4a63      	ldr	r2, [pc, #396]	@ (80146a4 <invoke+0x2378>)
 8014518:	6812      	ldr	r2, [r2, #0]
 801451a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801451e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014522:	edc2 7a00 	vstr	s15, [r2]
 8014526:	3301      	adds	r3, #1
 8014528:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801452c:	dbee      	blt.n	801450c <invoke+0x21e0>
/* layer 146:STRIDED_SLICE */
const uint16_t begin0[] = {0, 0, 0, 0};
 801452e:	f50d 53c0 	add.w	r3, sp, #6144	@ 0x1800
 8014532:	2500      	movs	r5, #0
 8014534:	601d      	str	r5, [r3, #0]
 8014536:	605d      	str	r5, [r3, #4]
const uint16_t end0[] = {1, 24, 8, 8};
 8014538:	f242 1398 	movw	r3, #8600	@ 0x2198
 801453c:	446b      	add	r3, sp
 801453e:	f5a3 631a 	sub.w	r3, r3, #2464	@ 0x9a0
 8014542:	f8df a1b4 	ldr.w	sl, [pc, #436]	@ 80146f8 <invoke+0x23cc>
 8014546:	f50a 62d5 	add.w	r2, sl, #1704	@ 0x6a8
 801454a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801454e:	e883 0003 	stmia.w	r3, {r0, r1}
const uint16_t strides0[] = {1};
 8014552:	f242 1398 	movw	r3, #8600	@ 0x2198
 8014556:	446b      	add	r3, sp
 8014558:	f6a3 13a4 	subw	r3, r3, #2468	@ 0x9a4
 801455c:	2601      	movs	r6, #1
 801455e:	801e      	strh	r6, [r3, #0]
strided_slice_4Dto4D((float*)&buffer0[98816],1,48,8,8,begin0,end0,strides0,(float*)&buffer0[16640],1,24,8,8);
 8014560:	f8df 8168 	ldr.w	r8, [pc, #360]	@ 80146cc <invoke+0x23a0>
 8014564:	2408      	movs	r4, #8
 8014566:	9408      	str	r4, [sp, #32]
 8014568:	9407      	str	r4, [sp, #28]
 801456a:	f04f 0918 	mov.w	r9, #24
 801456e:	f8cd 9018 	str.w	r9, [sp, #24]
 8014572:	9605      	str	r6, [sp, #20]
 8014574:	4f57      	ldr	r7, [pc, #348]	@ (80146d4 <invoke+0x23a8>)
 8014576:	9704      	str	r7, [sp, #16]
 8014578:	9303      	str	r3, [sp, #12]
 801457a:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 801457e:	446b      	add	r3, sp
 8014580:	9302      	str	r3, [sp, #8]
 8014582:	f50d 53c0 	add.w	r3, sp, #6144	@ 0x1800
 8014586:	9301      	str	r3, [sp, #4]
 8014588:	9400      	str	r4, [sp, #0]
 801458a:	4623      	mov	r3, r4
 801458c:	2230      	movs	r2, #48	@ 0x30
 801458e:	4631      	mov	r1, r6
 8014590:	4640      	mov	r0, r8
 8014592:	f007 fd35 	bl	801c000 <strided_slice_4Dto4D>
/* layer 147:GROUP_CONV */
const float v11_conv_0_weight_QAS[240] = {670546.0,719452.8,127824.73,1011173.6,739198.1,564956.4,763084.2,646930.75,737765.94,654952.06,1663824.4,475836.38,1135594.0,512194.9,1913605.2,553366.06,522989.47,471181.28,1363752.8,2166717.8,704944.2,363601.1,799541.56,635826.94,836904.0,672426.6,1410417.8,787120.8,1555907.4,1011391.1,192087.9,577412.06,974527.6,854086.44,1077060.4,1520763.4,1146890.6,799515.06,916312.5,507887.53,2858307.5,743131.9,772882.94,1309819.2,588657.44,1352049.9,1011790.5,575116.75,528508.56,1794118.4,841661.06,612816.75,488812.84,329850.2,1134360.0,6628174.0,504538.7,1227237.9,1131250.9,387406.12,595039.0,878963.94,905889.8,702404.3,1194777.6,1498632.2,553700.9,867717.94,575635.1,1033844.3,324033.44,679941.75,707650.7,3361929.0,939860.4,786873.25,183564.7,376061.94,528033.4,826796.06,569794.7,562013.44,886537.94,759010.9,454988.1,455522.97,306553.56,1254894.5,749972.2,723776.44,208840.78,1102561.2,718726.9,538078.8,345087.2,880891.7,1174822.0,715301.3,632997.0,1454821.9,303935.44,978163.5,1097696.6,1043131.56,719773.56,418378.0,578166.2,878393.6,1068700.5,1236639.6,1078106.2,324467.0,466249.2,907203.0,344854.44,958062.25,425739.53,1090337.9,257709.8,2201009.8,1563947.8,483597.34,1448102.4,589191.56,1686312.6,1211146.5,398712.06,446928.97,1040328.25,641976.94,1116574.9,647296.3,1094843.2,881877.94,1101322.4,1387163.8,1137354.1,543113.3,598687.6,421107.44,818063.3,1191477.5,902581.56,569061.4,784804.25,894633.44,1334181.1,186390.89,552307.44,388428.53,466678.06,581128.4,830104.6,1606090.1,790633.6,539193.25,559524.44,407161.47,1687372.0,2296009.0,568473.94,651479.4,755093.94,1327554.4,856835.8,673669.5,678960.0,557212.7,702476.4,1132631.0,391269.75,700960.6,1236207.8,841877.2,672764.5,888816.2,508712.5,592920.44,370699.66,528422.4,1023239.4,613971.06,661448.6,753777.9,769512.06,373061.97,447001.66,670894.75,973682.8,960525.2,844794.25,752535.56,795386.56,836710.44,865925.25,956729.94,456990.38,4230802.0,1977518.0,1021548.2,1714930.2,361817.28,759470.7,924367.44,1152285.9,1613955.8,986498.7,1507327.5,771859.8,674747.2,658331.4,634782.5,808671.2,1380122.1,687447.0,1345868.2,262485.9,706994.56,1655709.5,779210.94,674369.5,590769.1,2215136.5,329228.1,915272.25,1147485.9,640055.5,761777.9,1233912.0,1185963.1,731156.44,4692042.5,338976.75,410744.97,1522060.9,347187.2,815551.8,1287466.9,915613.8,648548.7,};
 8014596:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 801459a:	f50a 61d6 	add.w	r1, sl, #1712	@ 0x6b0
 801459e:	f242 1398 	movw	r3, #8600	@ 0x2198
 80145a2:	446b      	add	r3, sp
 80145a4:	f6a3 5064 	subw	r0, r3, #3428	@ 0xd64
 80145a8:	f00f faec 	bl	8023b84 <memcpy>
group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace((float*)&buffer0[16640],8,8,24,weight_fp57,NULL,v11_conv_0_weight,1,1,5760,-FLT_MAX,FLT_MAX,(float*)sbuf,1,24, v11_conv_0_weight_QAS, lr);
 80145ac:	eddf 8a4a 	vldr	s17, [pc, #296]	@ 80146d8 <invoke+0x23ac>
 80145b0:	ed9f 8a4a 	vldr	s16, [pc, #296]	@ 80146dc <invoke+0x23b0>
 80145b4:	f241 4334 	movw	r3, #5172	@ 0x1434
 80145b8:	446b      	add	r3, sp
 80145ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80145bc:	f8cd 9020 	str.w	r9, [sp, #32]
 80145c0:	9607      	str	r6, [sp, #28]
 80145c2:	f508 3a9f 	add.w	sl, r8, #81408	@ 0x13e00
 80145c6:	f8cd a018 	str.w	sl, [sp, #24]
 80145ca:	f44f 53b4 	mov.w	r3, #5760	@ 0x1680
 80145ce:	9305      	str	r3, [sp, #20]
 80145d0:	9604      	str	r6, [sp, #16]
 80145d2:	9603      	str	r6, [sp, #12]
 80145d4:	4b42      	ldr	r3, [pc, #264]	@ (80146e0 <invoke+0x23b4>)
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	9302      	str	r3, [sp, #8]
 80145da:	9501      	str	r5, [sp, #4]
 80145dc:	4b41      	ldr	r3, [pc, #260]	@ (80146e4 <invoke+0x23b8>)
 80145de:	681b      	ldr	r3, [r3, #0]
 80145e0:	9300      	str	r3, [sp, #0]
 80145e2:	ed9f 1a41 	vldr	s2, [pc, #260]	@ 80146e8 <invoke+0x23bc>
 80145e6:	eef0 0a68 	vmov.f32	s1, s17
 80145ea:	eeb0 0a48 	vmov.f32	s0, s16
 80145ee:	464b      	mov	r3, r9
 80145f0:	4622      	mov	r2, r4
 80145f2:	4621      	mov	r1, r4
 80145f4:	4638      	mov	r0, r7
 80145f6:	f003 fe3d 	bl	8018274 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace>
/* layer 148:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[86528],8,8,48,(q7_t*)v10_conv_2_weight,NULL,(float*)&buffer0[16640],8,8,192,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 80145fa:	9607      	str	r6, [sp, #28]
 80145fc:	f8cd a018 	str.w	sl, [sp, #24]
 8014600:	23c0      	movs	r3, #192	@ 0xc0
 8014602:	9305      	str	r3, [sp, #20]
 8014604:	9404      	str	r4, [sp, #16]
 8014606:	9403      	str	r4, [sp, #12]
 8014608:	9702      	str	r7, [sp, #8]
 801460a:	9501      	str	r5, [sp, #4]
 801460c:	4b37      	ldr	r3, [pc, #220]	@ (80146ec <invoke+0x23c0>)
 801460e:	681b      	ldr	r3, [r3, #0]
 8014610:	9300      	str	r3, [sp, #0]
 8014612:	eef0 0a68 	vmov.f32	s1, s17
 8014616:	eeb0 0a48 	vmov.f32	s0, s16
 801461a:	2330      	movs	r3, #48	@ 0x30
 801461c:	4622      	mov	r2, r4
 801461e:	4621      	mov	r1, r4
 8014620:	f5a8 5040 	sub.w	r0, r8, #12288	@ 0x3000
 8014624:	f005 fe34 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 149:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[15104],12288,(float*)&buffer0[16640]);
 8014628:	463a      	mov	r2, r7
 801462a:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 801462e:	f5a7 60c0 	sub.w	r0, r7, #1536	@ 0x600
 8014632:	f009 fd8d 	bl	801e150 <where_zeros_inplace_bit>
/* layer 150:MUL */
fptr = &buffer0[16640];
 8014636:	4b1b      	ldr	r3, [pc, #108]	@ (80146a4 <invoke+0x2378>)
 8014638:	601f      	str	r7, [r3, #0]
fptr2 = scales28;
 801463a:	4b1f      	ldr	r3, [pc, #124]	@ (80146b8 <invoke+0x238c>)
 801463c:	4a2c      	ldr	r2, [pc, #176]	@ (80146f0 <invoke+0x23c4>)
 801463e:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 64; hw++){
 8014640:	e013      	b.n	801466a <invoke+0x233e>
for(int i = 0; i < 192; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014642:	4c18      	ldr	r4, [pc, #96]	@ (80146a4 <invoke+0x2378>)
 8014644:	6820      	ldr	r0, [r4, #0]
 8014646:	4602      	mov	r2, r0
 8014648:	ecb2 7a01 	vldmia	r2!, {s14}
 801464c:	491a      	ldr	r1, [pc, #104]	@ (80146b8 <invoke+0x238c>)
 801464e:	6809      	ldr	r1, [r1, #0]
 8014650:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014654:	edd1 7a00 	vldr	s15, [r1]
 8014658:	6022      	str	r2, [r4, #0]
 801465a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801465e:	edc0 7a00 	vstr	s15, [r0]
 8014662:	3301      	adds	r3, #1
 8014664:	2bbf      	cmp	r3, #191	@ 0xbf
 8014666:	ddec      	ble.n	8014642 <invoke+0x2316>
for(int hw = 0; hw < 64; hw++){
 8014668:	3501      	adds	r5, #1
 801466a:	2d3f      	cmp	r5, #63	@ 0x3f
 801466c:	dc01      	bgt.n	8014672 <invoke+0x2346>
for(int i = 0; i < 192; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801466e:	2300      	movs	r3, #0
 8014670:	e7f8      	b.n	8014664 <invoke+0x2338>
}
/* layer 151:SUM */
sum_4D_exclude((float*)&buffer0[16640],1,8,8,192,3,(float*)&buffer0[15104]);
 8014672:	4818      	ldr	r0, [pc, #96]	@ (80146d4 <invoke+0x23a8>)
 8014674:	f5a0 64c0 	sub.w	r4, r0, #1536	@ 0x600
 8014678:	9402      	str	r4, [sp, #8]
 801467a:	2303      	movs	r3, #3
 801467c:	9301      	str	r3, [sp, #4]
 801467e:	23c0      	movs	r3, #192	@ 0xc0
 8014680:	9300      	str	r3, [sp, #0]
 8014682:	2308      	movs	r3, #8
 8014684:	461a      	mov	r2, r3
 8014686:	2101      	movs	r1, #1
 8014688:	f007 fd9a 	bl	801c1c0 <sum_4D_exclude>
/* layer 152:BIAS_UPDATE */
const float v10_conv_1_bias_QAS[192] = {91498020.0,21703900.0,74548910.0,20367418.0,50317540.0,26126268.0,31789870.0,77352670.0,330807140.0,43109310.0,150408320.0,100646870.0,15095056.0,16704816.0,101405064.0,40953732.0,50770456.0,849581600.0,138668300.0,95600460.0,58561360.0,34244264.0,76390696.0,74299656.0,26127668.0,75969860.0,37016710.0,57564930.0,38139796.0,59333450.0,41273180.0,539932400.0,27564568.0,44924940.0,141521250.0,525426720.0,24957830.0,44320736.0,52234388.0,128723410.0,54619016.0,95084080.0,59555890.0,10127654.0,49914844.0,35753790.0,25564582.0,7.926462e+20,71134616.0,219250260.0,20063882.0,23685664.0,19783332.0,41921616.0,147659570.0,325859620.0,26529076.0,93842320.0,31472068.0,319382270.0,19002686.0,13319471.0,39225170.0,100210230.0,24215364.0,41917136.0,95148664.0,94530310.0,488316830.0,281061600.0,35070600.0,286875360.0,7.926462e+20,102254584.0,26417842.0,139680050.0,113340260.0,258821170.0,43446600.0,110207010.0,228261840.0,97286390.0,33967580.0,3.3137846e+18,96405100.0,225125940.0,23332618.0,37959870.0,17261586.0,414961470.0,46180284.0,64573024.0,34286850.0,96981620.0,674039500.0,18024324.0,98657020.0,76273630.0,99349336.0,26751442.0,35259310.0,30420076.0,43048730.0,190223440.0,61141180.0,22132840.0,7.926462e+20,14033916.0,54909504.0,1.2152945e+19,60782644.0,153244180.0,214885660.0,95203530.0,28061244.0,62447444.0,64206444.0,175626880.0,81514450.0,45761340.0,68010504.0,85956600.0,48007340.0,87339700.0,20565010.0,87345360.0,384014600.0,41866216.0,24324360.0,310756640.0,35422428.0,190334430.0,14539075.0,279499500.0,183014900.0,91942710.0,30690068.0,50796080.0,45597960.0,62931570.0,80521384.0,72409110.0,160230800.0,7.926462e+20,16303242.0,80481736.0,186633810.0,114596830.0,106177800.0,345116030.0,54160856.0,72475890.0,94240830.0,58295276.0,150437180.0,17037896.0,20385790.0,42254908.0,24926226.0,53126660.0,64769964.0,75218770.0,83778950.0,110935520.0,97568930.0,15854546.0,66931852.0,22687206.0,1226601700.0,52244000.0,14805831.0,591243970.0,98504376.0,90397460.0,34641444.0,42985644.0,126322130.0,31645788.0,465370240.0,7.926462e+20,55217080.0,63158904.0,236222200.0,29223000.0,66637012.0,68148130.0,44197010.0,70664260.0,30163060.0,146203980.0,15988247.0,73750160.0,};
 801468c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8014690:	4918      	ldr	r1, [pc, #96]	@ (80146f4 <invoke+0x23c8>)
 8014692:	f241 1034 	movw	r0, #4404	@ 0x1134
 8014696:	4468      	add	r0, sp
 8014698:	f00f fa74 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[15104];//gradients
 801469c:	4b01      	ldr	r3, [pc, #4]	@ (80146a4 <invoke+0x2378>)
 801469e:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 192; i++) v10_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v10_conv_1_bias_QAS[i]);
 80146a0:	2300      	movs	r3, #0
 80146a2:	e04a      	b.n	801473a <invoke+0x240e>
 80146a4:	2000cc94 	.word	0x2000cc94
 80146a8:	2000cc8c 	.word	0x2000cc8c
 80146ac:	3d1c5f3b 	.word	0x3d1c5f3b
 80146b0:	20023944 	.word	0x20023944
 80146b4:	20013444 	.word	0x20013444
 80146b8:	2000cc90 	.word	0x2000cc90
 80146bc:	08091b64 	.word	0x08091b64
 80146c0:	0802b118 	.word	0x0802b118
 80146c4:	20005bdc 	.word	0x20005bdc
 80146c8:	39d1b717 	.word	0x39d1b717
 80146cc:	20026944 	.word	0x20026944
 80146d0:	2000cc98 	.word	0x2000cc98
 80146d4:	20012844 	.word	0x20012844
 80146d8:	7f7fffff 	.word	0x7f7fffff
 80146dc:	ff7fffff 	.word	0xff7fffff
 80146e0:	20004558 	.word	0x20004558
 80146e4:	20000028 	.word	0x20000028
 80146e8:	3a51b717 	.word	0x3a51b717
 80146ec:	20005ca0 	.word	0x20005ca0
 80146f0:	08094024 	.word	0x08094024
 80146f4:	0802b5a0 	.word	0x0802b5a0
 80146f8:	0802ab30 	.word	0x0802ab30
 80146fc:	4aad      	ldr	r2, [pc, #692]	@ (80149b4 <invoke+0x2688>)
 80146fe:	6810      	ldr	r0, [r2, #0]
 8014700:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8014704:	49ac      	ldr	r1, [pc, #688]	@ (80149b8 <invoke+0x268c>)
 8014706:	6809      	ldr	r1, [r1, #0]
 8014708:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801470c:	edd1 7a00 	vldr	s15, [r1]
 8014710:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 80149bc <invoke+0x2690>
 8014714:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014718:	f241 1198 	movw	r1, #4504	@ 0x1198
 801471c:	4469      	add	r1, sp
 801471e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014722:	ed11 7a19 	vldr	s14, [r1, #-100]	@ 0xffffff9c
 8014726:	ee67 7a87 	vmul.f32	s15, s15, s14
 801472a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801472e:	ee17 1a90 	vmov	r1, s15
 8014732:	1a52      	subs	r2, r2, r1
 8014734:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8014738:	3301      	adds	r3, #1
 801473a:	2bbf      	cmp	r3, #191	@ 0xbf
 801473c:	ddde      	ble.n	80146fc <invoke+0x23d0>
/* layer 153:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight((float*)&buffer0[16640],8,8,192,v10_conv_1_weight,NULL,(float*)&buffer0[16640],8,8,192,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 801473e:	4ca0      	ldr	r4, [pc, #640]	@ (80149c0 <invoke+0x2694>)
 8014740:	2500      	movs	r5, #0
 8014742:	9508      	str	r5, [sp, #32]
 8014744:	2301      	movs	r3, #1
 8014746:	9307      	str	r3, [sp, #28]
 8014748:	4b9e      	ldr	r3, [pc, #632]	@ (80149c4 <invoke+0x2698>)
 801474a:	9306      	str	r3, [sp, #24]
 801474c:	23c0      	movs	r3, #192	@ 0xc0
 801474e:	9305      	str	r3, [sp, #20]
 8014750:	2108      	movs	r1, #8
 8014752:	9104      	str	r1, [sp, #16]
 8014754:	9103      	str	r1, [sp, #12]
 8014756:	9402      	str	r4, [sp, #8]
 8014758:	9501      	str	r5, [sp, #4]
 801475a:	4a9b      	ldr	r2, [pc, #620]	@ (80149c8 <invoke+0x269c>)
 801475c:	6812      	ldr	r2, [r2, #0]
 801475e:	9200      	str	r2, [sp, #0]
 8014760:	eddf 0a9a 	vldr	s1, [pc, #616]	@ 80149cc <invoke+0x26a0>
 8014764:	ed9f 0a9a 	vldr	s0, [pc, #616]	@ 80149d0 <invoke+0x26a4>
 8014768:	460a      	mov	r2, r1
 801476a:	4620      	mov	r0, r4
 801476c:	f007 ff3d 	bl	801c5ea <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight>
/* layer 154:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[13568],12288,(float*)&buffer0[16640]);
 8014770:	4622      	mov	r2, r4
 8014772:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8014776:	f5a4 6040 	sub.w	r0, r4, #3072	@ 0xc00
 801477a:	f009 fce9 	bl	801e150 <where_zeros_inplace_bit>
/* layer 155:MUL */
fptr = &buffer0[16640];
 801477e:	4b8e      	ldr	r3, [pc, #568]	@ (80149b8 <invoke+0x268c>)
 8014780:	601c      	str	r4, [r3, #0]
fptr2 = scales27;
 8014782:	4b94      	ldr	r3, [pc, #592]	@ (80149d4 <invoke+0x26a8>)
 8014784:	4a94      	ldr	r2, [pc, #592]	@ (80149d8 <invoke+0x26ac>)
 8014786:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 64; hw++){
 8014788:	e013      	b.n	80147b2 <invoke+0x2486>
for(int i = 0; i < 192; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 801478a:	4c8b      	ldr	r4, [pc, #556]	@ (80149b8 <invoke+0x268c>)
 801478c:	6820      	ldr	r0, [r4, #0]
 801478e:	4602      	mov	r2, r0
 8014790:	ecb2 7a01 	vldmia	r2!, {s14}
 8014794:	498f      	ldr	r1, [pc, #572]	@ (80149d4 <invoke+0x26a8>)
 8014796:	6809      	ldr	r1, [r1, #0]
 8014798:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801479c:	edd1 7a00 	vldr	s15, [r1]
 80147a0:	6022      	str	r2, [r4, #0]
 80147a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80147a6:	edc0 7a00 	vstr	s15, [r0]
 80147aa:	3301      	adds	r3, #1
 80147ac:	2bbf      	cmp	r3, #191	@ 0xbf
 80147ae:	ddec      	ble.n	801478a <invoke+0x245e>
for(int hw = 0; hw < 64; hw++){
 80147b0:	3501      	adds	r5, #1
 80147b2:	2d3f      	cmp	r5, #63	@ 0x3f
 80147b4:	dc01      	bgt.n	80147ba <invoke+0x248e>
for(int i = 0; i < 192; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 80147b6:	2300      	movs	r3, #0
 80147b8:	e7f8      	b.n	80147ac <invoke+0x2480>
}
/* layer 156:SUM */
sum_4D_exclude((float*)&buffer0[16640],1,8,8,192,3,(float*)&buffer0[13568]);
 80147ba:	4881      	ldr	r0, [pc, #516]	@ (80149c0 <invoke+0x2694>)
 80147bc:	f5a0 6440 	sub.w	r4, r0, #3072	@ 0xc00
 80147c0:	9402      	str	r4, [sp, #8]
 80147c2:	2303      	movs	r3, #3
 80147c4:	9301      	str	r3, [sp, #4]
 80147c6:	23c0      	movs	r3, #192	@ 0xc0
 80147c8:	9300      	str	r3, [sp, #0]
 80147ca:	2308      	movs	r3, #8
 80147cc:	461a      	mov	r2, r3
 80147ce:	2101      	movs	r1, #1
 80147d0:	f007 fcf6 	bl	801c1c0 <sum_4D_exclude>
/* layer 157:BIAS_UPDATE */
const float v10_conv_0_bias_QAS[192] = {1475223700.0,1030703360.0,816994900.0,512779230.0,2347524000.0,660836200.0,531277100.0,1150393100.0,1093105800.0,930657660.0,1174644100.0,1569000400.0,614608400.0,238872670.0,687180860.0,1450896600.0,1165788900.0,631683600.0,331118600.0,2059191600.0,576453700.0,1783982700.0,1080919000.0,1134233300.0,1000822700.0,706217660.0,2038128300.0,877797100.0,420611420.0,540037000.0,1291300400.0,1069388500.0,3233160200.0,1426606800.0,1734019000.0,793607800.0,1705975700.0,820450200.0,1467972600.0,1563580800.0,1639382700.0,1207545900.0,527852260.0,1098293100.0,1192724600.0,427076130.0,1026932500.0,4.2190073e+19,2782907000.0,379147230.0,747813440.0,2024572700.0,732507460.0,3235556400.0,1616138000.0,647234370.0,501706100.0,1485312600.0,93479270.0,855545300.0,662285060.0,689683200.0,1878082300.0,391809820.0,1131090600.0,1391837400.0,1121582500.0,1456275000.0,1049894140.0,898902800.0,647960100.0,1042980860.0,4.2190073e+19,1154471300.0,944551500.0,1879237600.0,1525937700.0,1369606500.0,723569400.0,1031477060.0,1823601200.0,334616930.0,508839520.0,1.0062653e+19,3225643000.0,1678289000.0,1146084500.0,1116367900.0,1023416960.0,240773890.0,851186600.0,768675300.0,2167447800.0,319047840.0,1249289700.0,1149507500.0,761708900.0,713539840.0,400350180.0,2352317400.0,1594127900.0,4629730000.0,1047818050.0,1866290800.0,1265541600.0,773695740.0,4.2190073e+19,2732557800.0,1945134000.0,9.496834e+18,1106979300.0,171058960.0,950375230.0,1286682500.0,727137600.0,1664550100.0,1629387900.0,1219778400.0,494477500.0,854450750.0,930129700.0,981427000.0,989852160.0,1155484500.0,453677760.0,651104640.0,673504200.0,1487471100.0,1002485300.0,1187815000.0,1635459100.0,1182514200.0,854215230.0,968733600.0,679369500.0,3393553000.0,1513275100.0,2469444900.0,983279400.0,183170540.0,638984400.0,1627245000.0,149853440.0,4.2190073e+19,780821600.0,1578438500.0,1005550300.0,387958200.0,818162500.0,616344400.0,685506200.0,519065180.0,682904450.0,1482624500.0,1451357200.0,891735040.0,472708900.0,1093981600.0,1768975600.0,1353452900.0,2043813400.0,1133310100.0,903940000.0,1340711300.0,77990610.0,464214430.0,2339695000.0,1046356900.0,830976640.0,822072200.0,869157760.0,722591300.0,661153200.0,636663740.0,1315949400.0,1828656500.0,565251140.0,628219800.0,1262477200.0,4.2190073e+19,993717060.0,2325293000.0,1867443300.0,155855520.0,1347042400.0,4613281000.0,1599269500.0,758371700.0,1108067000.0,1495697800.0,671200600.0,378001060.0,};
 80147d4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80147d8:	4980      	ldr	r1, [pc, #512]	@ (80149dc <invoke+0x26b0>)
 80147da:	f60d 6034 	addw	r0, sp, #3636	@ 0xe34
 80147de:	f00f f9d1 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[13568];//gradients
 80147e2:	4b75      	ldr	r3, [pc, #468]	@ (80149b8 <invoke+0x268c>)
 80147e4:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 192; i++) v10_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v10_conv_0_bias_QAS[i]);
 80147e6:	2300      	movs	r3, #0
 80147e8:	e01d      	b.n	8014826 <invoke+0x24fa>
 80147ea:	4a7d      	ldr	r2, [pc, #500]	@ (80149e0 <invoke+0x26b4>)
 80147ec:	6810      	ldr	r0, [r2, #0]
 80147ee:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80147f2:	4971      	ldr	r1, [pc, #452]	@ (80149b8 <invoke+0x268c>)
 80147f4:	6809      	ldr	r1, [r1, #0]
 80147f6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80147fa:	edd1 7a00 	vldr	s15, [r1]
 80147fe:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 80149bc <invoke+0x2690>
 8014802:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014806:	f60d 6134 	addw	r1, sp, #3636	@ 0xe34
 801480a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801480e:	ed91 7a00 	vldr	s14, [r1]
 8014812:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014816:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801481a:	ee17 1a90 	vmov	r1, s15
 801481e:	1a52      	subs	r2, r2, r1
 8014820:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8014824:	3301      	adds	r3, #1
 8014826:	2bbf      	cmp	r3, #191	@ 0xbf
 8014828:	dddf      	ble.n	80147ea <invoke+0x24be>
/* layer 158:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol((float*)&buffer0[16640],8,8,192,(q7_t*)v10_conv_0_weight,(q7_t*)v10_conv_0_weightFlash,24,NULL,(float*)&buffer0[65792],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 801482a:	4d65      	ldr	r5, [pc, #404]	@ (80149c0 <invoke+0x2694>)
 801482c:	2301      	movs	r3, #1
 801482e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014830:	4b64      	ldr	r3, [pc, #400]	@ (80149c4 <invoke+0x2698>)
 8014832:	9308      	str	r3, [sp, #32]
 8014834:	2330      	movs	r3, #48	@ 0x30
 8014836:	9307      	str	r3, [sp, #28]
 8014838:	2108      	movs	r1, #8
 801483a:	9106      	str	r1, [sp, #24]
 801483c:	9105      	str	r1, [sp, #20]
 801483e:	f505 4640 	add.w	r6, r5, #49152	@ 0xc000
 8014842:	9604      	str	r6, [sp, #16]
 8014844:	2400      	movs	r4, #0
 8014846:	9403      	str	r4, [sp, #12]
 8014848:	2318      	movs	r3, #24
 801484a:	9302      	str	r3, [sp, #8]
 801484c:	4b65      	ldr	r3, [pc, #404]	@ (80149e4 <invoke+0x26b8>)
 801484e:	681b      	ldr	r3, [r3, #0]
 8014850:	9301      	str	r3, [sp, #4]
 8014852:	4b65      	ldr	r3, [pc, #404]	@ (80149e8 <invoke+0x26bc>)
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	9300      	str	r3, [sp, #0]
 8014858:	eddf 0a5c 	vldr	s1, [pc, #368]	@ 80149cc <invoke+0x26a0>
 801485c:	ed9f 0a5c 	vldr	s0, [pc, #368]	@ 80149d0 <invoke+0x26a4>
 8014860:	23c0      	movs	r3, #192	@ 0xc0
 8014862:	460a      	mov	r2, r1
 8014864:	4628      	mov	r0, r5
 8014866:	f006 f8b9 	bl	801a9dc <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol>
/* layer 159:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[10496],3072,(float*)&buffer0[65792]);
 801486a:	4632      	mov	r2, r6
 801486c:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8014870:	f5a5 50c0 	sub.w	r0, r5, #6144	@ 0x1800
 8014874:	f009 fc6c 	bl	801e150 <where_zeros_inplace_bit>
/* layer 160:DIV */
fptr3 = (float*)&buffer0[78080]; fptr2 = (float*)&buffer0[65792];
 8014878:	f505 4570 	add.w	r5, r5, #61440	@ 0xf000
 801487c:	4b5b      	ldr	r3, [pc, #364]	@ (80149ec <invoke+0x26c0>)
 801487e:	601d      	str	r5, [r3, #0]
 8014880:	4b54      	ldr	r3, [pc, #336]	@ (80149d4 <invoke+0x26a8>)
 8014882:	601e      	str	r6, [r3, #0]
for(int i = 0; i < 3072; i++) *fptr3++ = *fptr2++ / 0.03910466656088829;
 8014884:	4623      	mov	r3, r4
 8014886:	e010      	b.n	80148aa <invoke+0x257e>
 8014888:	4952      	ldr	r1, [pc, #328]	@ (80149d4 <invoke+0x26a8>)
 801488a:	680a      	ldr	r2, [r1, #0]
 801488c:	1d10      	adds	r0, r2, #4
 801488e:	6008      	str	r0, [r1, #0]
 8014890:	edd2 6a00 	vldr	s13, [r2]
 8014894:	4955      	ldr	r1, [pc, #340]	@ (80149ec <invoke+0x26c0>)
 8014896:	680a      	ldr	r2, [r1, #0]
 8014898:	1d10      	adds	r0, r2, #4
 801489a:	6008      	str	r0, [r1, #0]
 801489c:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 80149f0 <invoke+0x26c4>
 80148a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80148a4:	edc2 7a00 	vstr	s15, [r2]
 80148a8:	3301      	adds	r3, #1
 80148aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80148ae:	dbeb      	blt.n	8014888 <invoke+0x255c>
/* layer 161:MUL */
fptr = (float*)&buffer0[78080];fptr3 = (float*)&buffer0[65792];for(int i = 0; i < 3072; i++) fptr3[i] = 0.027072276920080185 * fptr[i];
 80148b0:	4b50      	ldr	r3, [pc, #320]	@ (80149f4 <invoke+0x26c8>)
 80148b2:	4a41      	ldr	r2, [pc, #260]	@ (80149b8 <invoke+0x268c>)
 80148b4:	6013      	str	r3, [r2, #0]
 80148b6:	f5a3 5340 	sub.w	r3, r3, #12288	@ 0x3000
 80148ba:	4a4c      	ldr	r2, [pc, #304]	@ (80149ec <invoke+0x26c0>)
 80148bc:	6013      	str	r3, [r2, #0]
 80148be:	2300      	movs	r3, #0
 80148c0:	e010      	b.n	80148e4 <invoke+0x25b8>
 80148c2:	4a3d      	ldr	r2, [pc, #244]	@ (80149b8 <invoke+0x268c>)
 80148c4:	6812      	ldr	r2, [r2, #0]
 80148c6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80148ca:	edd2 7a00 	vldr	s15, [r2]
 80148ce:	4a47      	ldr	r2, [pc, #284]	@ (80149ec <invoke+0x26c0>)
 80148d0:	6812      	ldr	r2, [r2, #0]
 80148d2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80148d6:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80149f8 <invoke+0x26cc>
 80148da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80148de:	edc2 7a00 	vstr	s15, [r2]
 80148e2:	3301      	adds	r3, #1
 80148e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80148e8:	dbeb      	blt.n	80148c2 <invoke+0x2596>
/* layer 162:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[10112],3072,(float*)&buffer0[65792]);
 80148ea:	4c44      	ldr	r4, [pc, #272]	@ (80149fc <invoke+0x26d0>)
 80148ec:	4622      	mov	r2, r4
 80148ee:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80148f2:	4843      	ldr	r0, [pc, #268]	@ (8014a00 <invoke+0x26d4>)
 80148f4:	f009 fc2c 	bl	801e150 <where_zeros_inplace_bit>
/* layer 163:MUL */
fptr = &buffer0[65792];
 80148f8:	4b2f      	ldr	r3, [pc, #188]	@ (80149b8 <invoke+0x268c>)
 80148fa:	601c      	str	r4, [r3, #0]
fptr2 = scales26;
 80148fc:	4b35      	ldr	r3, [pc, #212]	@ (80149d4 <invoke+0x26a8>)
 80148fe:	4a41      	ldr	r2, [pc, #260]	@ (8014a04 <invoke+0x26d8>)
 8014900:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 64; hw++){
 8014902:	2500      	movs	r5, #0
 8014904:	e013      	b.n	801492e <invoke+0x2602>
for(int i = 0; i < 48; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014906:	4c2c      	ldr	r4, [pc, #176]	@ (80149b8 <invoke+0x268c>)
 8014908:	6820      	ldr	r0, [r4, #0]
 801490a:	4602      	mov	r2, r0
 801490c:	ecb2 7a01 	vldmia	r2!, {s14}
 8014910:	4930      	ldr	r1, [pc, #192]	@ (80149d4 <invoke+0x26a8>)
 8014912:	6809      	ldr	r1, [r1, #0]
 8014914:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014918:	edd1 7a00 	vldr	s15, [r1]
 801491c:	6022      	str	r2, [r4, #0]
 801491e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014922:	edc0 7a00 	vstr	s15, [r0]
 8014926:	3301      	adds	r3, #1
 8014928:	2b2f      	cmp	r3, #47	@ 0x2f
 801492a:	ddec      	ble.n	8014906 <invoke+0x25da>
for(int hw = 0; hw < 64; hw++){
 801492c:	3501      	adds	r5, #1
 801492e:	2d3f      	cmp	r5, #63	@ 0x3f
 8014930:	dc01      	bgt.n	8014936 <invoke+0x260a>
for(int i = 0; i < 48; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014932:	2300      	movs	r3, #0
 8014934:	e7f8      	b.n	8014928 <invoke+0x25fc>
}
/* layer 164:SUM */
sum_4D_exclude((float*)&buffer0[65792],1,8,8,48,3,(float*)&buffer0[10112]);
 8014936:	4c32      	ldr	r4, [pc, #200]	@ (8014a00 <invoke+0x26d4>)
 8014938:	9402      	str	r4, [sp, #8]
 801493a:	2303      	movs	r3, #3
 801493c:	9301      	str	r3, [sp, #4]
 801493e:	2330      	movs	r3, #48	@ 0x30
 8014940:	9300      	str	r3, [sp, #0]
 8014942:	2308      	movs	r3, #8
 8014944:	461a      	mov	r2, r3
 8014946:	2101      	movs	r1, #1
 8014948:	482c      	ldr	r0, [pc, #176]	@ (80149fc <invoke+0x26d0>)
 801494a:	f007 fc39 	bl	801c1c0 <sum_4D_exclude>
/* layer 165:BIAS_UPDATE */
const float v9_conv_2_bias_QAS[48] = {467422080.0,906110300.0,82031630.0,386175900.0,249515620.0,371799900.0,425080700.0,675390660.0,224327490.0,402949300.0,109860504.0,97970264.0,85090110.0,262435360.0,86668800.0,151615570.0,437346000.0,219043950.0,263517820.0,68615010.0,533205400.0,122905176.0,102954950.0,404755840.0,390545180.0,400670660.0,408666100.0,411500480.0,175263620.0,26112552.0,305699200.0,187931660.0,501943400.0,65524750.0,89183896.0,138039250.0,543368060.0,315859260.0,501618660.0,135876560.0,551759040.0,556720200.0,591731840.0,105087570.0,467634000.0,163005580.0,555435100.0,121024410.0,};
 801494e:	22c0      	movs	r2, #192	@ 0xc0
 8014950:	492d      	ldr	r1, [pc, #180]	@ (8014a08 <invoke+0x26dc>)
 8014952:	f60d 5074 	addw	r0, sp, #3444	@ 0xd74
 8014956:	f00f f915 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[10112];//gradients
 801495a:	4b17      	ldr	r3, [pc, #92]	@ (80149b8 <invoke+0x268c>)
 801495c:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 48; i++) v9_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v9_conv_2_bias_QAS[i]);
 801495e:	2300      	movs	r3, #0
 8014960:	e01d      	b.n	801499e <invoke+0x2672>
 8014962:	4a2a      	ldr	r2, [pc, #168]	@ (8014a0c <invoke+0x26e0>)
 8014964:	6810      	ldr	r0, [r2, #0]
 8014966:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 801496a:	4913      	ldr	r1, [pc, #76]	@ (80149b8 <invoke+0x268c>)
 801496c:	6809      	ldr	r1, [r1, #0]
 801496e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014972:	edd1 7a00 	vldr	s15, [r1]
 8014976:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80149bc <invoke+0x2690>
 801497a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801497e:	f60d 5174 	addw	r1, sp, #3444	@ 0xd74
 8014982:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014986:	ed91 7a00 	vldr	s14, [r1]
 801498a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801498e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014992:	ee17 1a90 	vmov	r1, s15
 8014996:	1a52      	subs	r2, r2, r1
 8014998:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801499c:	3301      	adds	r3, #1
 801499e:	2b2f      	cmp	r3, #47	@ 0x2f
 80149a0:	dddf      	ble.n	8014962 <invoke+0x2636>
/* layer 166:CAST */
fptr = (float*)&buffer0[78080];
 80149a2:	4b05      	ldr	r3, [pc, #20]	@ (80149b8 <invoke+0x268c>)
 80149a4:	4a13      	ldr	r2, [pc, #76]	@ (80149f4 <invoke+0x26c8>)
 80149a6:	601a      	str	r2, [r3, #0]
int8ptr = (int8_t*)&buffer0[7040];
 80149a8:	4b19      	ldr	r3, [pc, #100]	@ (8014a10 <invoke+0x26e4>)
 80149aa:	4a1a      	ldr	r2, [pc, #104]	@ (8014a14 <invoke+0x26e8>)
 80149ac:	601a      	str	r2, [r3, #0]
for(int i = 0; i < 3072; i++) fptr[i] = (float)int8ptr[i];
 80149ae:	2300      	movs	r3, #0
 80149b0:	e040      	b.n	8014a34 <invoke+0x2708>
 80149b2:	bf00      	nop
 80149b4:	20005ca4 	.word	0x20005ca4
 80149b8:	2000cc94 	.word	0x2000cc94
 80149bc:	39d1b717 	.word	0x39d1b717
 80149c0:	20012844 	.word	0x20012844
 80149c4:	2003a744 	.word	0x2003a744
 80149c8:	20005fa8 	.word	0x20005fa8
 80149cc:	7f7fffff 	.word	0x7f7fffff
 80149d0:	ff7fffff 	.word	0xff7fffff
 80149d4:	2000cc90 	.word	0x2000cc90
 80149d8:	080950a4 	.word	0x080950a4
 80149dc:	0802b8a0 	.word	0x0802b8a0
 80149e0:	20005fac 	.word	0x20005fac
 80149e4:	200062b0 	.word	0x200062b0
 80149e8:	200062b4 	.word	0x200062b4
 80149ec:	2000cc8c 	.word	0x2000cc8c
 80149f0:	3d202c37 	.word	0x3d202c37
 80149f4:	20021844 	.word	0x20021844
 80149f8:	3cddc6ae 	.word	0x3cddc6ae
 80149fc:	2001e844 	.word	0x2001e844
 8014a00:	20010ec4 	.word	0x20010ec4
 8014a04:	080965a4 	.word	0x080965a4
 8014a08:	0802bba0 	.word	0x0802bba0
 8014a0c:	200074b8 	.word	0x200074b8
 8014a10:	2000cc98 	.word	0x2000cc98
 8014a14:	200102c4 	.word	0x200102c4
 8014a18:	4a98      	ldr	r2, [pc, #608]	@ (8014c7c <invoke+0x2950>)
 8014a1a:	6812      	ldr	r2, [r2, #0]
 8014a1c:	56d2      	ldrsb	r2, [r2, r3]
 8014a1e:	ee07 2a90 	vmov	s15, r2
 8014a22:	4a97      	ldr	r2, [pc, #604]	@ (8014c80 <invoke+0x2954>)
 8014a24:	6812      	ldr	r2, [r2, #0]
 8014a26:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014a2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014a2e:	edc2 7a00 	vstr	s15, [r2]
 8014a32:	3301      	adds	r3, #1
 8014a34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8014a38:	dbee      	blt.n	8014a18 <invoke+0x26ec>
/* layer 167:STRIDED_SLICE */
const uint16_t begin1[] = {0, 0, 0, 0};
 8014a3a:	f60d 536c 	addw	r3, sp, #3436	@ 0xd6c
 8014a3e:	2500      	movs	r5, #0
 8014a40:	601d      	str	r5, [r3, #0]
 8014a42:	605d      	str	r5, [r3, #4]
const uint16_t end1[] = {1, 24, 8, 8};
 8014a44:	f60d 5364 	addw	r3, sp, #3428	@ 0xd64
 8014a48:	4a8e      	ldr	r2, [pc, #568]	@ (8014c84 <invoke+0x2958>)
 8014a4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014a4e:	e883 0003 	stmia.w	r3, {r0, r1}
const uint16_t strides1[] = {1};
 8014a52:	f50d 6356 	add.w	r3, sp, #3424	@ 0xd60
 8014a56:	2601      	movs	r6, #1
 8014a58:	801e      	strh	r6, [r3, #0]
strided_slice_4Dto4D((float*)&buffer0[78080],1,48,8,8,begin1,end1,strides1,(float*)&buffer0[7040],1,24,8,8);
 8014a5a:	f8df 8270 	ldr.w	r8, [pc, #624]	@ 8014ccc <invoke+0x29a0>
 8014a5e:	2408      	movs	r4, #8
 8014a60:	9408      	str	r4, [sp, #32]
 8014a62:	9407      	str	r4, [sp, #28]
 8014a64:	f04f 0918 	mov.w	r9, #24
 8014a68:	f8cd 9018 	str.w	r9, [sp, #24]
 8014a6c:	9605      	str	r6, [sp, #20]
 8014a6e:	4f86      	ldr	r7, [pc, #536]	@ (8014c88 <invoke+0x295c>)
 8014a70:	9704      	str	r7, [sp, #16]
 8014a72:	9303      	str	r3, [sp, #12]
 8014a74:	f60d 5364 	addw	r3, sp, #3428	@ 0xd64
 8014a78:	9302      	str	r3, [sp, #8]
 8014a7a:	f60d 536c 	addw	r3, sp, #3436	@ 0xd6c
 8014a7e:	9301      	str	r3, [sp, #4]
 8014a80:	9400      	str	r4, [sp, #0]
 8014a82:	4623      	mov	r3, r4
 8014a84:	2230      	movs	r2, #48	@ 0x30
 8014a86:	4631      	mov	r1, r6
 8014a88:	4640      	mov	r0, r8
 8014a8a:	f007 fab9 	bl	801c000 <strided_slice_4Dto4D>
/* layer 168:GROUP_CONV */
const float v10_conv_0_weight_QAS[192] = {2255875.2,1576125.8,1249328.0,784129.2,3589775.5,1010534.2,812415.56,1759152.5,1671550.0,1423138.5,1796236.4,2399276.0,939843.6,365278.12,1050819.8,2218675.0,1782695.5,965954.6,506338.25,3148864.5,881498.6,2728021.8,1652914.4,1734441.2,1530433.0,1079930.4,3116655.0,1342305.5,643188.44,825810.94,1974624.0,1635282.0,4944067.5,2181531.2,2651618.2,1213565.1,2608735.5,1254611.9,2244787.0,2390988.5,2506902.8,1846548.9,807178.56,1679482.1,1823884.4,653074.1,1570359.5,6.4516005e+16,4255552.0,579782.44,1143537.6,3095926.0,1120132.0,4947732.0,2471357.5,989734.5,767196.4,2271302.8,142946.16,1308278.5,1012749.75,1054646.4,2871916.5,599145.7,1729635.5,2128362.8,1715095.8,2226899.2,1605471.9,1374579.6,990844.4,1594900.4,6.4516005e+16,1765388.9,1444384.5,2873683.2,2333425.8,2094367.8,1106464.2,1577309.0,2788605.0,511687.84,778104.7,1.5387559e+16,4932572.5,2566397.5,1752563.8,1707121.8,1564983.6,368185.4,1301613.4,1175439.1,3314407.0,487880.0,1910382.6,1757798.1,1164786.2,1091127.1,612205.44,3597104.8,2437700.2,7079667.5,1602297.1,2853885.2,1935234.8,1183116.1,6.4516005e+16,4178559.2,2974450.2,1.452232e+16,1692765.0,261579.1,1453290.1,1967562.6,1111920.5,2545388.2,2491619.0,1865254.4,756142.56,1306604.8,1422331.1,1500773.5,1513657.1,1766937.9,693752.75,995652.94,1029905.8,2274603.5,1532975.5,1816376.9,2500903.2,1808271.2,1306244.5,1481363.0,1038874.8,5189336.0,2314062.5,3776212.8,1503606.1,280099.8,977118.8,2488342.5,229152.12,6.4516005e+16,1194013.0,2413708.5,1537662.2,593255.94,1251113.6,942498.44,1048258.9,793741.5,1044280.3,2267192.2,2219379.0,1363619.0,722854.56,1672889.1,2705073.0,2069666.2,3125348.5,1733029.6,1382282.2,2050182.1,119261.28,709865.0,3577803.2,1600062.8,1270708.8,1257092.1,1329094.2,1104968.5,1011018.8,973570.3,2012316.8,2796335.8,864368.0,960657.8,1930548.4,6.4516005e+16,1519567.2,3555780.0,2855647.8,238330.36,2059863.2,7054513.5,2445563.0,1159683.0,1694428.2,2287183.5,1026383.1,578029.75,};
 8014a8e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8014a92:	497e      	ldr	r1, [pc, #504]	@ (8014c8c <invoke+0x2960>)
 8014a94:	f50d 6026 	add.w	r0, sp, #2656	@ 0xa60
 8014a98:	f00f f874 	bl	8023b84 <memcpy>
group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace((float*)&buffer0[7040],8,8,24,weight_fp61,NULL,v10_conv_0_weight,1,1,4608,-FLT_MAX,FLT_MAX,(float*)sbuf,1,24, v10_conv_0_weight_QAS, lr);
 8014a9c:	eddf 8a7c 	vldr	s17, [pc, #496]	@ 8014c90 <invoke+0x2964>
 8014aa0:	ed9f 8a7c 	vldr	s16, [pc, #496]	@ 8014c94 <invoke+0x2968>
 8014aa4:	f50d 6326 	add.w	r3, sp, #2656	@ 0xa60
 8014aa8:	9309      	str	r3, [sp, #36]	@ 0x24
 8014aaa:	f8cd 9020 	str.w	r9, [sp, #32]
 8014aae:	9607      	str	r6, [sp, #28]
 8014ab0:	f8df a208 	ldr.w	sl, [pc, #520]	@ 8014cbc <invoke+0x2990>
 8014ab4:	f8cd a018 	str.w	sl, [sp, #24]
 8014ab8:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 8014abc:	9305      	str	r3, [sp, #20]
 8014abe:	9604      	str	r6, [sp, #16]
 8014ac0:	9603      	str	r6, [sp, #12]
 8014ac2:	4b75      	ldr	r3, [pc, #468]	@ (8014c98 <invoke+0x296c>)
 8014ac4:	681b      	ldr	r3, [r3, #0]
 8014ac6:	9302      	str	r3, [sp, #8]
 8014ac8:	9501      	str	r5, [sp, #4]
 8014aca:	4b74      	ldr	r3, [pc, #464]	@ (8014c9c <invoke+0x2970>)
 8014acc:	681b      	ldr	r3, [r3, #0]
 8014ace:	9300      	str	r3, [sp, #0]
 8014ad0:	ed9f 1a73 	vldr	s2, [pc, #460]	@ 8014ca0 <invoke+0x2974>
 8014ad4:	eef0 0a68 	vmov.f32	s1, s17
 8014ad8:	eeb0 0a48 	vmov.f32	s0, s16
 8014adc:	464b      	mov	r3, r9
 8014ade:	4622      	mov	r2, r4
 8014ae0:	4621      	mov	r1, r4
 8014ae2:	4638      	mov	r0, r7
 8014ae4:	f003 fbc6 	bl	8018274 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace>
/* layer 169:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[65792],8,8,48,(q7_t*)v9_conv_2_weight,NULL,(float*)&buffer0[7040],8,8,144,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8014ae8:	9607      	str	r6, [sp, #28]
 8014aea:	f8cd a018 	str.w	sl, [sp, #24]
 8014aee:	2390      	movs	r3, #144	@ 0x90
 8014af0:	9305      	str	r3, [sp, #20]
 8014af2:	9404      	str	r4, [sp, #16]
 8014af4:	9403      	str	r4, [sp, #12]
 8014af6:	9702      	str	r7, [sp, #8]
 8014af8:	9501      	str	r5, [sp, #4]
 8014afa:	4b6a      	ldr	r3, [pc, #424]	@ (8014ca4 <invoke+0x2978>)
 8014afc:	681b      	ldr	r3, [r3, #0]
 8014afe:	9300      	str	r3, [sp, #0]
 8014b00:	eef0 0a68 	vmov.f32	s1, s17
 8014b04:	eeb0 0a48 	vmov.f32	s0, s16
 8014b08:	2330      	movs	r3, #48	@ 0x30
 8014b0a:	4622      	mov	r2, r4
 8014b0c:	4621      	mov	r1, r4
 8014b0e:	f5a8 5040 	sub.w	r0, r8, #12288	@ 0x3000
 8014b12:	f005 fbbd 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 170:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[5888],9216,(float*)&buffer0[7040]);
 8014b16:	463a      	mov	r2, r7
 8014b18:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8014b1c:	f5a8 308d 	sub.w	r0, r8, #72192	@ 0x11a00
 8014b20:	f009 fb16 	bl	801e150 <where_zeros_inplace_bit>
/* layer 171:MUL */
fptr = &buffer0[7040];
 8014b24:	4b56      	ldr	r3, [pc, #344]	@ (8014c80 <invoke+0x2954>)
 8014b26:	601f      	str	r7, [r3, #0]
fptr2 = scales25;
 8014b28:	4b5f      	ldr	r3, [pc, #380]	@ (8014ca8 <invoke+0x297c>)
 8014b2a:	4a60      	ldr	r2, [pc, #384]	@ (8014cac <invoke+0x2980>)
 8014b2c:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 64; hw++){
 8014b2e:	e013      	b.n	8014b58 <invoke+0x282c>
for(int i = 0; i < 144; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014b30:	4c53      	ldr	r4, [pc, #332]	@ (8014c80 <invoke+0x2954>)
 8014b32:	6820      	ldr	r0, [r4, #0]
 8014b34:	4602      	mov	r2, r0
 8014b36:	ecb2 7a01 	vldmia	r2!, {s14}
 8014b3a:	495b      	ldr	r1, [pc, #364]	@ (8014ca8 <invoke+0x297c>)
 8014b3c:	6809      	ldr	r1, [r1, #0]
 8014b3e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014b42:	edd1 7a00 	vldr	s15, [r1]
 8014b46:	6022      	str	r2, [r4, #0]
 8014b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014b4c:	edc0 7a00 	vstr	s15, [r0]
 8014b50:	3301      	adds	r3, #1
 8014b52:	2b8f      	cmp	r3, #143	@ 0x8f
 8014b54:	ddec      	ble.n	8014b30 <invoke+0x2804>
for(int hw = 0; hw < 64; hw++){
 8014b56:	3501      	adds	r5, #1
 8014b58:	2d3f      	cmp	r5, #63	@ 0x3f
 8014b5a:	dc01      	bgt.n	8014b60 <invoke+0x2834>
for(int i = 0; i < 144; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014b5c:	2300      	movs	r3, #0
 8014b5e:	e7f8      	b.n	8014b52 <invoke+0x2826>
}
/* layer 172:SUM */
sum_4D_exclude((float*)&buffer0[7040],1,8,8,144,3,(float*)&buffer0[5888]);
 8014b60:	4849      	ldr	r0, [pc, #292]	@ (8014c88 <invoke+0x295c>)
 8014b62:	f5a0 6490 	sub.w	r4, r0, #1152	@ 0x480
 8014b66:	9402      	str	r4, [sp, #8]
 8014b68:	2303      	movs	r3, #3
 8014b6a:	9301      	str	r3, [sp, #4]
 8014b6c:	2390      	movs	r3, #144	@ 0x90
 8014b6e:	9300      	str	r3, [sp, #0]
 8014b70:	2308      	movs	r3, #8
 8014b72:	461a      	mov	r2, r3
 8014b74:	2101      	movs	r1, #1
 8014b76:	f007 fb23 	bl	801c1c0 <sum_4D_exclude>
/* layer 173:BIAS_UPDATE */
const float v9_conv_1_bias_QAS[144] = {54733956.0,173848220.0,45967984.0,126531840.0,79768470.0,53002120.0,27056624.0,60511692.0,133232910.0,52591820.0,23713302.0,243218420.0,22146126.0,116369490.0,22752058.0,17828302.0,97626120.0,346548600.0,23582536.0,252146660.0,238443440.0,19840076.0,572430300.0,110761224.0,51954850.0,334852130.0,112444800.0,94147880.0,155927550.0,68164310.0,26532762.0,96081256.0,111518630.0,55589960.0,51408240.0,24390004.0,140507840.0,34851656.0,233304720.0,57837670.0,61995772.0,38087830.0,69655540.0,42229236.0,44804470.0,340878080.0,308601570.0,32050590.0,92793220.0,9848095.0,283077800.0,15825534.0,258542540.0,66199556.0,5.5373517e+20,32202730.0,70831980.0,113073910.0,23426098.0,1714624.6,166929950.0,112203640.0,66385076.0,239498160.0,20507924.0,16852454.0,352472740.0,209239580.0,31675186.0,16464575.0,25834670.0,72434936.0,33462174.0,229740400.0,38104464.0,270421630.0,46964056.0,25496292.0,232958240.0,203855060.0,19192378.0,1206516900.0,67821540.0,226746670.0,38211356.0,14218684.0,38653424.0,148065630.0,101594664.0,47311370.0,14660140.0,61906380.0,20851062.0,969217200.0,185440430.0,12016323.0,261744140.0,31165548.0,453362530.0,252500340.0,11567396.0,41422756.0,40687388.0,35611936.0,16170318.0,41552930.0,123760720.0,157315200.0,52242944.0,86846910.0,22653770.0,202114220.0,301359940.0,168026030.0,60349610.0,238831660.0,16336067.0,45832524.0,199273950.0,264016270.0,24149638.0,186845980.0,196863360.0,63264904.0,83816350.0,195107700.0,195357070.0,23637384.0,38084650.0,42718620.0,13965792.0,11136773.0,70307080.0,81381490.0,31760066.0,36261950.0,89230140.0,23538300.0,465251100.0,23585384.0,151535980.0,100698000.0,153223950.0,22549854.0,};
 8014b7a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8014b7e:	494c      	ldr	r1, [pc, #304]	@ (8014cb0 <invoke+0x2984>)
 8014b80:	f50d 6002 	add.w	r0, sp, #2080	@ 0x820
 8014b84:	f00e fffe 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[5888];//gradients
 8014b88:	4b3d      	ldr	r3, [pc, #244]	@ (8014c80 <invoke+0x2954>)
 8014b8a:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 144; i++) v9_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v9_conv_1_bias_QAS[i]);
 8014b8c:	2300      	movs	r3, #0
 8014b8e:	e01d      	b.n	8014bcc <invoke+0x28a0>
 8014b90:	4a48      	ldr	r2, [pc, #288]	@ (8014cb4 <invoke+0x2988>)
 8014b92:	6810      	ldr	r0, [r2, #0]
 8014b94:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8014b98:	4939      	ldr	r1, [pc, #228]	@ (8014c80 <invoke+0x2954>)
 8014b9a:	6809      	ldr	r1, [r1, #0]
 8014b9c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014ba0:	edd1 7a00 	vldr	s15, [r1]
 8014ba4:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8014cb8 <invoke+0x298c>
 8014ba8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014bac:	f50d 6102 	add.w	r1, sp, #2080	@ 0x820
 8014bb0:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014bb4:	ed91 7a00 	vldr	s14, [r1]
 8014bb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014bbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014bc0:	ee17 1a90 	vmov	r1, s15
 8014bc4:	1a52      	subs	r2, r2, r1
 8014bc6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8014bca:	3301      	adds	r3, #1
 8014bcc:	2b8f      	cmp	r3, #143	@ 0x8f
 8014bce:	dddf      	ble.n	8014b90 <invoke+0x2864>
/* layer 174:TRANSPOSE_CONV_2D */
transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight((float*)&buffer0[7040],8,8,144,v9_conv_1_weight,NULL,(float*)&buffer0[7040],8,8,144,-FLT_MAX,FLT_MAX,(float*)sbuf,1,0);
 8014bd0:	4c2d      	ldr	r4, [pc, #180]	@ (8014c88 <invoke+0x295c>)
 8014bd2:	2500      	movs	r5, #0
 8014bd4:	9508      	str	r5, [sp, #32]
 8014bd6:	2301      	movs	r3, #1
 8014bd8:	9307      	str	r3, [sp, #28]
 8014bda:	4b38      	ldr	r3, [pc, #224]	@ (8014cbc <invoke+0x2990>)
 8014bdc:	9306      	str	r3, [sp, #24]
 8014bde:	2390      	movs	r3, #144	@ 0x90
 8014be0:	9305      	str	r3, [sp, #20]
 8014be2:	2108      	movs	r1, #8
 8014be4:	9104      	str	r1, [sp, #16]
 8014be6:	9103      	str	r1, [sp, #12]
 8014be8:	9402      	str	r4, [sp, #8]
 8014bea:	9501      	str	r5, [sp, #4]
 8014bec:	4a34      	ldr	r2, [pc, #208]	@ (8014cc0 <invoke+0x2994>)
 8014bee:	6812      	ldr	r2, [r2, #0]
 8014bf0:	9200      	str	r2, [sp, #0]
 8014bf2:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8014c90 <invoke+0x2964>
 8014bf6:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8014c94 <invoke+0x2968>
 8014bfa:	460a      	mov	r2, r1
 8014bfc:	4620      	mov	r0, r4
 8014bfe:	f007 fcf4 	bl	801c5ea <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight>
/* layer 175:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[4736],9216,(float*)&buffer0[7040]);
 8014c02:	4622      	mov	r2, r4
 8014c04:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8014c08:	f5a4 6010 	sub.w	r0, r4, #2304	@ 0x900
 8014c0c:	f009 faa0 	bl	801e150 <where_zeros_inplace_bit>
/* layer 176:MUL */
fptr = &buffer0[7040];
 8014c10:	4b1b      	ldr	r3, [pc, #108]	@ (8014c80 <invoke+0x2954>)
 8014c12:	601c      	str	r4, [r3, #0]
fptr2 = scales24;
 8014c14:	4b24      	ldr	r3, [pc, #144]	@ (8014ca8 <invoke+0x297c>)
 8014c16:	4a2b      	ldr	r2, [pc, #172]	@ (8014cc4 <invoke+0x2998>)
 8014c18:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 64; hw++){
 8014c1a:	e013      	b.n	8014c44 <invoke+0x2918>
for(int i = 0; i < 144; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014c1c:	4c18      	ldr	r4, [pc, #96]	@ (8014c80 <invoke+0x2954>)
 8014c1e:	6820      	ldr	r0, [r4, #0]
 8014c20:	4602      	mov	r2, r0
 8014c22:	ecb2 7a01 	vldmia	r2!, {s14}
 8014c26:	4920      	ldr	r1, [pc, #128]	@ (8014ca8 <invoke+0x297c>)
 8014c28:	6809      	ldr	r1, [r1, #0]
 8014c2a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014c2e:	edd1 7a00 	vldr	s15, [r1]
 8014c32:	6022      	str	r2, [r4, #0]
 8014c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014c38:	edc0 7a00 	vstr	s15, [r0]
 8014c3c:	3301      	adds	r3, #1
 8014c3e:	2b8f      	cmp	r3, #143	@ 0x8f
 8014c40:	ddec      	ble.n	8014c1c <invoke+0x28f0>
for(int hw = 0; hw < 64; hw++){
 8014c42:	3501      	adds	r5, #1
 8014c44:	2d3f      	cmp	r5, #63	@ 0x3f
 8014c46:	dc01      	bgt.n	8014c4c <invoke+0x2920>
for(int i = 0; i < 144; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014c48:	2300      	movs	r3, #0
 8014c4a:	e7f8      	b.n	8014c3e <invoke+0x2912>
}
/* layer 177:SUM */
sum_4D_exclude((float*)&buffer0[7040],1,8,8,144,3,(float*)&buffer0[4736]);
 8014c4c:	480e      	ldr	r0, [pc, #56]	@ (8014c88 <invoke+0x295c>)
 8014c4e:	f5a0 6410 	sub.w	r4, r0, #2304	@ 0x900
 8014c52:	9402      	str	r4, [sp, #8]
 8014c54:	2303      	movs	r3, #3
 8014c56:	9301      	str	r3, [sp, #4]
 8014c58:	2390      	movs	r3, #144	@ 0x90
 8014c5a:	9300      	str	r3, [sp, #0]
 8014c5c:	2308      	movs	r3, #8
 8014c5e:	461a      	mov	r2, r3
 8014c60:	2101      	movs	r1, #1
 8014c62:	f007 faad 	bl	801c1c0 <sum_4D_exclude>
/* layer 178:BIAS_UPDATE */
const float v9_conv_0_bias_QAS[144] = {852220540.0,924375360.0,1224374300.0,644542700.0,936913900.0,642362500.0,752038500.0,2478320600.0,591012700.0,1420872800.0,1467748200.0,1267579900.0,1201380600.0,822313860.0,1657994100.0,1281687300.0,1004208300.0,888644300.0,1197253900.0,1327166500.0,610892300.0,2114835700.0,1555972900.0,1024112960.0,1028692350.0,482174300.0,401786430.0,587585000.0,237098750.0,1290291600.0,1407533800.0,904460200.0,719896640.0,1445117400.0,1099168600.0,764090000.0,999069200.0,969456100.0,1392124000.0,520202430.0,715481900.0,1880075600.0,1313654500.0,1183720200.0,590511600.0,317668100.0,498569600.0,622813100.0,783516600.0,558696200.0,804609500.0,1353362000.0,694475800.0,891263700.0,5.4547726e+19,1856706400.0,456388670.0,225544260.0,319649920.0,807483000.0,777442700.0,891791300.0,1552675800.0,753179100.0,353785500.0,595058600.0,387562560.0,941138750.0,1109761500.0,1540620300.0,818860800.0,237001300.0,770516200.0,1243588200.0,826524100.0,540467100.0,1037076860.0,1355780400.0,1282261000.0,1109464600.0,1227879800.0,218033940.0,1266410500.0,1232285000.0,481644830.0,385651840.0,413922100.0,961494850.0,674703170.0,1210070900.0,858774200.0,518209380.0,2374035700.0,858949300.0,814067100.0,2049135000.0,545253060.0,1780161900.0,1056487740.0,673625860.0,460882500.0,660758000.0,1113948700.0,1040494800.0,673070460.0,1957374200.0,1697148700.0,859047700.0,3588628200.0,2130695600.0,402939840.0,1072150200.0,1303001500.0,1274725800.0,709652540.0,1075671600.0,1084890900.0,934434240.0,1195866100.0,690687800.0,1962665600.0,1149564500.0,620770200.0,892396350.0,1285760800.0,927599940.0,902138600.0,379901900.0,740688500.0,1154740200.0,513176350.0,1065783600.0,1793318800.0,2540098300.0,3273737500.0,1108104100.0,827858500.0,2157512400.0,1211117400.0,971802500.0,996423900.0,990253250.0,765563140.0,373902200.0,};
 8014c66:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8014c6a:	4917      	ldr	r1, [pc, #92]	@ (8014cc8 <invoke+0x299c>)
 8014c6c:	f50d 60bc 	add.w	r0, sp, #1504	@ 0x5e0
 8014c70:	f00e ff88 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[4736];//gradients
 8014c74:	4b02      	ldr	r3, [pc, #8]	@ (8014c80 <invoke+0x2954>)
 8014c76:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 144; i++) v9_conv_0_bias[i] -= (int32_t)(fptr[i] * blr * v9_conv_0_bias_QAS[i]);
 8014c78:	2300      	movs	r3, #0
 8014c7a:	e047      	b.n	8014d0c <invoke+0x29e0>
 8014c7c:	2000cc98 	.word	0x2000cc98
 8014c80:	2000cc94 	.word	0x2000cc94
 8014c84:	0802b1d8 	.word	0x0802b1d8
 8014c88:	200102c4 	.word	0x200102c4
 8014c8c:	0802bc60 	.word	0x0802bc60
 8014c90:	7f7fffff 	.word	0x7f7fffff
 8014c94:	ff7fffff 	.word	0xff7fffff
 8014c98:	200062b4 	.word	0x200062b4
 8014c9c:	20000024 	.word	0x20000024
 8014ca0:	3a51b717 	.word	0x3a51b717
 8014ca4:	2000757c 	.word	0x2000757c
 8014ca8:	2000cc90 	.word	0x2000cc90
 8014cac:	08098164 	.word	0x08098164
 8014cb0:	0802bf60 	.word	0x0802bf60
 8014cb4:	20007580 	.word	0x20007580
 8014cb8:	39d1b717 	.word	0x39d1b717
 8014cbc:	2003a744 	.word	0x2003a744
 8014cc0:	200077c4 	.word	0x200077c4
 8014cc4:	08098dc4 	.word	0x08098dc4
 8014cc8:	0802c1a0 	.word	0x0802c1a0
 8014ccc:	20021844 	.word	0x20021844
 8014cd0:	4aaf      	ldr	r2, [pc, #700]	@ (8014f90 <invoke+0x2c64>)
 8014cd2:	6810      	ldr	r0, [r2, #0]
 8014cd4:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8014cd8:	49ae      	ldr	r1, [pc, #696]	@ (8014f94 <invoke+0x2c68>)
 8014cda:	6809      	ldr	r1, [r1, #0]
 8014cdc:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014ce0:	edd1 7a00 	vldr	s15, [r1]
 8014ce4:	ed9f 7aac 	vldr	s14, [pc, #688]	@ 8014f98 <invoke+0x2c6c>
 8014ce8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014cec:	f50d 61bc 	add.w	r1, sp, #1504	@ 0x5e0
 8014cf0:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014cf4:	ed91 7a00 	vldr	s14, [r1]
 8014cf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014cfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014d00:	ee17 1a90 	vmov	r1, s15
 8014d04:	1a52      	subs	r2, r2, r1
 8014d06:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8014d0a:	3301      	adds	r3, #1
 8014d0c:	2b8f      	cmp	r3, #143	@ 0x8f
 8014d0e:	dddf      	ble.n	8014cd0 <invoke+0x29a4>
/* layer 179:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol((float*)&buffer0[7040],8,8,144,(q7_t*)v9_conv_0_weight,(q7_t*)v9_conv_0_weightFlash,12,NULL,(float*)&buffer0[43904],8,8,48,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8014d10:	4ea2      	ldr	r6, [pc, #648]	@ (8014f9c <invoke+0x2c70>)
 8014d12:	2301      	movs	r3, #1
 8014d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d16:	4ba2      	ldr	r3, [pc, #648]	@ (8014fa0 <invoke+0x2c74>)
 8014d18:	9308      	str	r3, [sp, #32]
 8014d1a:	2330      	movs	r3, #48	@ 0x30
 8014d1c:	9307      	str	r3, [sp, #28]
 8014d1e:	2108      	movs	r1, #8
 8014d20:	9106      	str	r1, [sp, #24]
 8014d22:	9105      	str	r1, [sp, #20]
 8014d24:	f506 4410 	add.w	r4, r6, #36864	@ 0x9000
 8014d28:	9404      	str	r4, [sp, #16]
 8014d2a:	2500      	movs	r5, #0
 8014d2c:	9503      	str	r5, [sp, #12]
 8014d2e:	230c      	movs	r3, #12
 8014d30:	9302      	str	r3, [sp, #8]
 8014d32:	4b9c      	ldr	r3, [pc, #624]	@ (8014fa4 <invoke+0x2c78>)
 8014d34:	681b      	ldr	r3, [r3, #0]
 8014d36:	9301      	str	r3, [sp, #4]
 8014d38:	4b9b      	ldr	r3, [pc, #620]	@ (8014fa8 <invoke+0x2c7c>)
 8014d3a:	681b      	ldr	r3, [r3, #0]
 8014d3c:	9300      	str	r3, [sp, #0]
 8014d3e:	eddf 0a9b 	vldr	s1, [pc, #620]	@ 8014fac <invoke+0x2c80>
 8014d42:	ed9f 0a9b 	vldr	s0, [pc, #620]	@ 8014fb0 <invoke+0x2c84>
 8014d46:	2390      	movs	r3, #144	@ 0x90
 8014d48:	460a      	mov	r2, r1
 8014d4a:	4630      	mov	r0, r6
 8014d4c:	f006 fd00 	bl	801b750 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol>
/* layer 180:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[4352],3072,(float*)&buffer0[43904]);
 8014d50:	4622      	mov	r2, r4
 8014d52:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8014d56:	f5a6 6028 	sub.w	r0, r6, #2688	@ 0xa80
 8014d5a:	f009 f9f9 	bl	801e150 <where_zeros_inplace_bit>
/* layer 181:MUL */
fptr = &buffer0[43904];
 8014d5e:	4b8d      	ldr	r3, [pc, #564]	@ (8014f94 <invoke+0x2c68>)
 8014d60:	601c      	str	r4, [r3, #0]
fptr2 = scales23;
 8014d62:	4b94      	ldr	r3, [pc, #592]	@ (8014fb4 <invoke+0x2c88>)
 8014d64:	4a94      	ldr	r2, [pc, #592]	@ (8014fb8 <invoke+0x2c8c>)
 8014d66:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 64; hw++){
 8014d68:	e013      	b.n	8014d92 <invoke+0x2a66>
for(int i = 0; i < 48; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014d6a:	4c8a      	ldr	r4, [pc, #552]	@ (8014f94 <invoke+0x2c68>)
 8014d6c:	6820      	ldr	r0, [r4, #0]
 8014d6e:	4602      	mov	r2, r0
 8014d70:	ecb2 7a01 	vldmia	r2!, {s14}
 8014d74:	498f      	ldr	r1, [pc, #572]	@ (8014fb4 <invoke+0x2c88>)
 8014d76:	6809      	ldr	r1, [r1, #0]
 8014d78:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014d7c:	edd1 7a00 	vldr	s15, [r1]
 8014d80:	6022      	str	r2, [r4, #0]
 8014d82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014d86:	edc0 7a00 	vstr	s15, [r0]
 8014d8a:	3301      	adds	r3, #1
 8014d8c:	2b2f      	cmp	r3, #47	@ 0x2f
 8014d8e:	ddec      	ble.n	8014d6a <invoke+0x2a3e>
for(int hw = 0; hw < 64; hw++){
 8014d90:	3501      	adds	r5, #1
 8014d92:	2d3f      	cmp	r5, #63	@ 0x3f
 8014d94:	dc01      	bgt.n	8014d9a <invoke+0x2a6e>
for(int i = 0; i < 48; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014d96:	2300      	movs	r3, #0
 8014d98:	e7f8      	b.n	8014d8c <invoke+0x2a60>
}
/* layer 182:SUM */
sum_4D_exclude((float*)&buffer0[43904],1,8,8,48,3,(float*)&buffer0[4352]);
 8014d9a:	4c88      	ldr	r4, [pc, #544]	@ (8014fbc <invoke+0x2c90>)
 8014d9c:	9402      	str	r4, [sp, #8]
 8014d9e:	2303      	movs	r3, #3
 8014da0:	9301      	str	r3, [sp, #4]
 8014da2:	2330      	movs	r3, #48	@ 0x30
 8014da4:	9300      	str	r3, [sp, #0]
 8014da6:	2308      	movs	r3, #8
 8014da8:	461a      	mov	r2, r3
 8014daa:	2101      	movs	r1, #1
 8014dac:	4884      	ldr	r0, [pc, #528]	@ (8014fc0 <invoke+0x2c94>)
 8014dae:	f007 fa07 	bl	801c1c0 <sum_4D_exclude>
/* layer 183:BIAS_UPDATE */
const float v8_conv_2_bias_QAS[48] = {284621660.0,304217000.0,503038000.0,391473180.0,252154510.0,297123100.0,263391630.0,310499800.0,359126900.0,420800000.0,206491170.0,458631100.0,271088160.0,370546300.0,407529000.0,202315120.0,325050460.0,376422430.0,507360160.0,376447260.0,466791140.0,383453700.0,443895200.0,274529820.0,177055120.0,257525200.0,318709300.0,191143300.0,346373630.0,294000900.0,372293020.0,414550200.0,135013070.0,362483000.0,375941950.0,355319100.0,259267520.0,214808140.0,379836960.0,142551970.0,342445470.0,370095940.0,171951800.0,321280540.0,368954600.0,371790980.0,335280960.0,350077150.0,};
 8014db2:	22c0      	movs	r2, #192	@ 0xc0
 8014db4:	4983      	ldr	r1, [pc, #524]	@ (8014fc4 <invoke+0x2c98>)
 8014db6:	f50d 60a4 	add.w	r0, sp, #1312	@ 0x520
 8014dba:	f00e fee3 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[4352];//gradients
 8014dbe:	4b75      	ldr	r3, [pc, #468]	@ (8014f94 <invoke+0x2c68>)
 8014dc0:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 48; i++) v8_conv_2_bias[i] -= (int32_t)(fptr[i] * blr * v8_conv_2_bias_QAS[i]);
 8014dc2:	2300      	movs	r3, #0
 8014dc4:	e01d      	b.n	8014e02 <invoke+0x2ad6>
 8014dc6:	4a80      	ldr	r2, [pc, #512]	@ (8014fc8 <invoke+0x2c9c>)
 8014dc8:	6810      	ldr	r0, [r2, #0]
 8014dca:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8014dce:	4971      	ldr	r1, [pc, #452]	@ (8014f94 <invoke+0x2c68>)
 8014dd0:	6809      	ldr	r1, [r1, #0]
 8014dd2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014dd6:	edd1 7a00 	vldr	s15, [r1]
 8014dda:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8014f98 <invoke+0x2c6c>
 8014dde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014de2:	f50d 61a4 	add.w	r1, sp, #1312	@ 0x520
 8014de6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014dea:	ed91 7a00 	vldr	s14, [r1]
 8014dee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014df2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014df6:	ee17 1a90 	vmov	r1, s15
 8014dfa:	1a52      	subs	r2, r2, r1
 8014dfc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8014e00:	3301      	adds	r3, #1
 8014e02:	2b2f      	cmp	r3, #47	@ 0x2f
 8014e04:	dddf      	ble.n	8014dc6 <invoke+0x2a9a>
/* layer 184:CAST */
fptr = (float*)&buffer0[56192];
 8014e06:	4b63      	ldr	r3, [pc, #396]	@ (8014f94 <invoke+0x2c68>)
 8014e08:	4a70      	ldr	r2, [pc, #448]	@ (8014fcc <invoke+0x2ca0>)
 8014e0a:	601a      	str	r2, [r3, #0]
int8ptr = (int8_t*)&buffer0[1280];
 8014e0c:	4b70      	ldr	r3, [pc, #448]	@ (8014fd0 <invoke+0x2ca4>)
 8014e0e:	4a71      	ldr	r2, [pc, #452]	@ (8014fd4 <invoke+0x2ca8>)
 8014e10:	601a      	str	r2, [r3, #0]
for(int i = 0; i < 3072; i++) fptr[i] = (float)int8ptr[i];
 8014e12:	2300      	movs	r3, #0
 8014e14:	e00d      	b.n	8014e32 <invoke+0x2b06>
 8014e16:	4a6e      	ldr	r2, [pc, #440]	@ (8014fd0 <invoke+0x2ca4>)
 8014e18:	6812      	ldr	r2, [r2, #0]
 8014e1a:	56d2      	ldrsb	r2, [r2, r3]
 8014e1c:	ee07 2a90 	vmov	s15, r2
 8014e20:	4a5c      	ldr	r2, [pc, #368]	@ (8014f94 <invoke+0x2c68>)
 8014e22:	6812      	ldr	r2, [r2, #0]
 8014e24:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014e28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014e2c:	edc2 7a00 	vstr	s15, [r2]
 8014e30:	3301      	adds	r3, #1
 8014e32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8014e36:	dbee      	blt.n	8014e16 <invoke+0x2aea>
/* layer 185:STRIDED_SLICE */
const uint16_t begin2[] = {0, 0, 0, 0};
 8014e38:	f50d 63a3 	add.w	r3, sp, #1304	@ 0x518
 8014e3c:	2500      	movs	r5, #0
 8014e3e:	f8cd 5518 	str.w	r5, [sp, #1304]	@ 0x518
 8014e42:	f8cd 551c 	str.w	r5, [sp, #1308]	@ 0x51c
const uint16_t end2[] = {1, 12, 8, 8};
 8014e46:	f50d 62a2 	add.w	r2, sp, #1296	@ 0x510
 8014e4a:	f8df a1a0 	ldr.w	sl, [pc, #416]	@ 8014fec <invoke+0x2cc0>
 8014e4e:	f60a 0178 	addw	r1, sl, #2168	@ 0x878
 8014e52:	c903      	ldmia	r1, {r0, r1}
 8014e54:	e882 0003 	stmia.w	r2, {r0, r1}
const uint16_t strides2[] = {1};
 8014e58:	f20d 520c 	addw	r2, sp, #1292	@ 0x50c
 8014e5c:	2601      	movs	r6, #1
 8014e5e:	8016      	strh	r6, [r2, #0]
strided_slice_4Dto4D((float*)&buffer0[56192],1,48,8,8,begin2,end2,strides2,(float*)&buffer0[1280],1,12,8,8);
 8014e60:	f8df 9168 	ldr.w	r9, [pc, #360]	@ 8014fcc <invoke+0x2ca0>
 8014e64:	2408      	movs	r4, #8
 8014e66:	9408      	str	r4, [sp, #32]
 8014e68:	9407      	str	r4, [sp, #28]
 8014e6a:	f04f 080c 	mov.w	r8, #12
 8014e6e:	f8cd 8018 	str.w	r8, [sp, #24]
 8014e72:	9605      	str	r6, [sp, #20]
 8014e74:	4f57      	ldr	r7, [pc, #348]	@ (8014fd4 <invoke+0x2ca8>)
 8014e76:	9704      	str	r7, [sp, #16]
 8014e78:	9203      	str	r2, [sp, #12]
 8014e7a:	f50d 62a2 	add.w	r2, sp, #1296	@ 0x510
 8014e7e:	9202      	str	r2, [sp, #8]
 8014e80:	9301      	str	r3, [sp, #4]
 8014e82:	9400      	str	r4, [sp, #0]
 8014e84:	4623      	mov	r3, r4
 8014e86:	2230      	movs	r2, #48	@ 0x30
 8014e88:	4631      	mov	r1, r6
 8014e8a:	4648      	mov	r0, r9
 8014e8c:	f007 f8b8 	bl	801c000 <strided_slice_4Dto4D>
/* layer 186:GROUP_CONV */
const float v9_conv_0_weight_QAS[144] = {1007958.94,1093299.5,1448121.4,762328.94,1108129.4,759750.4,889469.2,2931218.8,699016.75,1680528.9,1735970.4,1499222.4,1420925.8,972586.75,1960982.8,1515908.0,1187721.4,1051038.8,1416044.9,1569698.0,722529.2,2501309.0,1840317.5,1211263.5,1216679.6,570288.8,475210.53,694962.6,280427.12,1526084.6,1664752.2,1069744.9,851453.5,1709204.0,1300035.0,903722.8,1181643.0,1146618.5,1646526.5,615266.3,846232.06,2223648.5,1553717.0,1400037.9,698424.1,375720.03,589680.25,736628.44,926699.56,660794.6,951647.06,1600680.9,821387.06,1054136.8,6.4515992e+16,2196008.2,539791.0,266761.16,378064.06,955045.8,919515.75,1054760.9,1836418.1,890818.0,418437.7,703802.06,458387.25,1113126.2,1312563.8,1822159.5,968502.56,280311.84,911323.56,1470846.5,977566.44,639234.25,1226596.5,1603540.9,1516586.6,1312212.8,1452267.4,257878.34,1497839.4,1457477.9,569662.5,456127.4,489563.94,1137202.2,798001.0,1431204.2,1015710.06,612909.0,2807876.8,1015917.25,962832.94,2423602.2,644894.75,2105475.8,1249554.5,796727.06,545106.0,781507.56,1317516.1,1230639.1,796070.1,2315072.8,2007292.5,1016033.3,4244428.5,2520067.2,476574.7,1268079.2,1541117.2,1507674.2,839337.3,1272244.0,1283148.1,1105196.5,1414403.4,816907.0,2321330.8,1359640.4,734212.25,1055476.5,1520725.9,1097113.4,1066999.0,449326.7,876044.94,1365762.1,606956.2,1260549.1,2121037.2,3004286.0,3871993.5,1310603.5,979144.75,2551785.0,1432441.9,1149393.6,1178514.4,1171216.2,905465.25,442230.6,};
 8014e90:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8014e94:	f50a 6108 	add.w	r1, sl, #2176	@ 0x880
 8014e98:	a8b3      	add	r0, sp, #716	@ 0x2cc
 8014e9a:	f00e fe73 	bl	8023b84 <memcpy>
group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace((float*)&buffer0[1280],8,8,12,weight_fp65,NULL,v9_conv_0_weight,1,1,1728,-FLT_MAX,FLT_MAX,(float*)sbuf,1,12, v9_conv_0_weight_QAS, lr);
 8014e9e:	eddf 8a43 	vldr	s17, [pc, #268]	@ 8014fac <invoke+0x2c80>
 8014ea2:	ed9f 8a43 	vldr	s16, [pc, #268]	@ 8014fb0 <invoke+0x2c84>
 8014ea6:	abb3      	add	r3, sp, #716	@ 0x2cc
 8014ea8:	9309      	str	r3, [sp, #36]	@ 0x24
 8014eaa:	f8cd 8020 	str.w	r8, [sp, #32]
 8014eae:	9607      	str	r6, [sp, #28]
 8014eb0:	f8df a0ec 	ldr.w	sl, [pc, #236]	@ 8014fa0 <invoke+0x2c74>
 8014eb4:	f8cd a018 	str.w	sl, [sp, #24]
 8014eb8:	f44f 63d8 	mov.w	r3, #1728	@ 0x6c0
 8014ebc:	9305      	str	r3, [sp, #20]
 8014ebe:	9604      	str	r6, [sp, #16]
 8014ec0:	9603      	str	r6, [sp, #12]
 8014ec2:	4b39      	ldr	r3, [pc, #228]	@ (8014fa8 <invoke+0x2c7c>)
 8014ec4:	681b      	ldr	r3, [r3, #0]
 8014ec6:	9302      	str	r3, [sp, #8]
 8014ec8:	9501      	str	r5, [sp, #4]
 8014eca:	4b43      	ldr	r3, [pc, #268]	@ (8014fd8 <invoke+0x2cac>)
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	9300      	str	r3, [sp, #0]
 8014ed0:	ed9f 1a42 	vldr	s2, [pc, #264]	@ 8014fdc <invoke+0x2cb0>
 8014ed4:	eef0 0a68 	vmov.f32	s1, s17
 8014ed8:	eeb0 0a48 	vmov.f32	s0, s16
 8014edc:	4643      	mov	r3, r8
 8014ede:	4622      	mov	r2, r4
 8014ee0:	4621      	mov	r1, r4
 8014ee2:	4638      	mov	r0, r7
 8014ee4:	f003 f9c6 	bl	8018274 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace>
/* layer 187:TRANSPOSE_CONV_2D */
pointwise_conv_fp_4row4col_IOHW_int8weight((float*)&buffer0[43904],8,8,48,(q7_t*)v8_conv_2_weight,NULL,(float*)&buffer0[1280],8,8,160,-FLT_MAX,FLT_MAX,(float*)sbuf, 1);
 8014ee8:	9607      	str	r6, [sp, #28]
 8014eea:	f8cd a018 	str.w	sl, [sp, #24]
 8014eee:	23a0      	movs	r3, #160	@ 0xa0
 8014ef0:	9305      	str	r3, [sp, #20]
 8014ef2:	9404      	str	r4, [sp, #16]
 8014ef4:	9403      	str	r4, [sp, #12]
 8014ef6:	9702      	str	r7, [sp, #8]
 8014ef8:	9501      	str	r5, [sp, #4]
 8014efa:	4b39      	ldr	r3, [pc, #228]	@ (8014fe0 <invoke+0x2cb4>)
 8014efc:	681b      	ldr	r3, [r3, #0]
 8014efe:	9300      	str	r3, [sp, #0]
 8014f00:	eef0 0a68 	vmov.f32	s1, s17
 8014f04:	eeb0 0a48 	vmov.f32	s0, s16
 8014f08:	2330      	movs	r3, #48	@ 0x30
 8014f0a:	4622      	mov	r2, r4
 8014f0c:	4621      	mov	r1, r4
 8014f0e:	f5a9 5040 	sub.w	r0, r9, #12288	@ 0x3000
 8014f12:	f005 f9bd 	bl	801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>
/* layer 188:WHERE */
where_zeros_inplace_bit((bool*)&buffer0[0],10240,(float*)&buffer0[1280]);
 8014f16:	463a      	mov	r2, r7
 8014f18:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 8014f1c:	f5a7 60a0 	sub.w	r0, r7, #1280	@ 0x500
 8014f20:	f009 f916 	bl	801e150 <where_zeros_inplace_bit>
/* layer 189:MUL */
fptr = &buffer0[1280];
 8014f24:	4b1b      	ldr	r3, [pc, #108]	@ (8014f94 <invoke+0x2c68>)
 8014f26:	601f      	str	r7, [r3, #0]
fptr2 = scales22;
 8014f28:	4b22      	ldr	r3, [pc, #136]	@ (8014fb4 <invoke+0x2c88>)
 8014f2a:	4a2e      	ldr	r2, [pc, #184]	@ (8014fe4 <invoke+0x2cb8>)
 8014f2c:	601a      	str	r2, [r3, #0]
for(int hw = 0; hw < 64; hw++){
 8014f2e:	e013      	b.n	8014f58 <invoke+0x2c2c>
for(int i = 0; i < 160; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014f30:	4c18      	ldr	r4, [pc, #96]	@ (8014f94 <invoke+0x2c68>)
 8014f32:	6820      	ldr	r0, [r4, #0]
 8014f34:	4602      	mov	r2, r0
 8014f36:	ecb2 7a01 	vldmia	r2!, {s14}
 8014f3a:	491e      	ldr	r1, [pc, #120]	@ (8014fb4 <invoke+0x2c88>)
 8014f3c:	6809      	ldr	r1, [r1, #0]
 8014f3e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8014f42:	edd1 7a00 	vldr	s15, [r1]
 8014f46:	6022      	str	r2, [r4, #0]
 8014f48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014f4c:	edc0 7a00 	vstr	s15, [r0]
 8014f50:	3301      	adds	r3, #1
 8014f52:	2b9f      	cmp	r3, #159	@ 0x9f
 8014f54:	ddec      	ble.n	8014f30 <invoke+0x2c04>
for(int hw = 0; hw < 64; hw++){
 8014f56:	3501      	adds	r5, #1
 8014f58:	2d3f      	cmp	r5, #63	@ 0x3f
 8014f5a:	dc01      	bgt.n	8014f60 <invoke+0x2c34>
for(int i = 0; i < 160; i++){float f = *fptr; *fptr++ = fptr2[i] * f;};
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	e7f8      	b.n	8014f52 <invoke+0x2c26>
}
/* layer 190:SUM */
sum_4D_exclude((float*)&buffer0[1280],1,8,8,160,3,(float*)&buffer0[0]);
 8014f60:	481c      	ldr	r0, [pc, #112]	@ (8014fd4 <invoke+0x2ca8>)
 8014f62:	f5a0 64a0 	sub.w	r4, r0, #1280	@ 0x500
 8014f66:	9402      	str	r4, [sp, #8]
 8014f68:	2303      	movs	r3, #3
 8014f6a:	9301      	str	r3, [sp, #4]
 8014f6c:	23a0      	movs	r3, #160	@ 0xa0
 8014f6e:	9300      	str	r3, [sp, #0]
 8014f70:	2308      	movs	r3, #8
 8014f72:	461a      	mov	r2, r3
 8014f74:	2101      	movs	r1, #1
 8014f76:	f007 f923 	bl	801c1c0 <sum_4D_exclude>
/* layer 191:BIAS_UPDATE */
const float v8_conv_1_bias_QAS[160] = {16137858.0,21563212.0,17260780.0,19358254.0,85725336.0,33789212.0,87651250.0,129334264.0,23150988.0,10156647.0,9286422.0,96499970.0,14149087.0,9804269.0,98743520.0,122095640.0,78369370.0,641424640.0,1016768600.0,20491758.0,10820261.0,27643276.0,20118490.0,37235176.0,21393282.0,31142066.0,29143482.0,36604060.0,37118268.0,16852376.0,40395450.0,50074420.0,46187970.0,24318626.0,34987732.0,15055983.0,156139940.0,13900276.0,287718200.0,94021310.0,77745270.0,25076366.0,21461828.0,15808157.0,27553990.0,52639372.0,36149160.0,11912032.0,73517130.0,16688680.0,14647817.0,14833902.0,30187674.0,17689720.0,20490418.0,19732992.0,30331836.0,116014240.0,24800180.0,99221550.0,117609064.0,67965130.0,120788790.0,26541078.0,14351439.0,75435660.0,102417570.0,14907382.0,20590766.0,27743390.0,55593564.0,25558178.0,18602302.0,27266332.0,10372916.0,23559026.0,26499844.0,15164472.0,106913590.0,48212860.0,14899516.0,45411452.0,17687664.0,12014631.0,18187292.0,25949242.0,109078120.0,34975864.0,17286376.0,12618020.0,25405754.0,68174200.0,11508190.0,10044020.0,12724026.0,29111284.0,25417826.0,38384540.0,24790836.0,69157430.0,21329336.0,701059840.0,170437420.0,19408258.0,17462722.0,27765084.0,18686548.0,41932252.0,179844830.0,13777060.0,22109226.0,19915148.0,25485912.0,78485290.0,61120388.0,33603380.0,106835870.0,154430500.0,20483004.0,41761750.0,106555330.0,19261402.0,27825842.0,23659052.0,15481597.0,40501756.0,29392850.0,36432090.0,14451499.0,19813580.0,21005486.0,39491684.0,43298570.0,36051500.0,13100440.0,22853044.0,57596644.0,87464056.0,26415088.0,29372180.0,23250260.0,15249762.0,47648196.0,11787393.0,19602600.0,16057196.0,19414158.0,23625946.0,22028952.0,14835767.0,22446486.0,13891527.0,25069606.0,27408362.0,34857084.0,129458870.0,14183018.0,28107708.0,40581596.0,27977578.0,};
 8014f7a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014f7e:	491a      	ldr	r1, [pc, #104]	@ (8014fe8 <invoke+0x2cbc>)
 8014f80:	a813      	add	r0, sp, #76	@ 0x4c
 8014f82:	f00e fdff 	bl	8023b84 <memcpy>
fptr = (float*)&buffer0[0];//gradients
 8014f86:	4b03      	ldr	r3, [pc, #12]	@ (8014f94 <invoke+0x2c68>)
 8014f88:	601c      	str	r4, [r3, #0]
for(int i = 0; i < 160; i++) v8_conv_1_bias[i] -= (int32_t)(fptr[i] * blr * v8_conv_1_bias_QAS[i]);
 8014f8a:	2300      	movs	r3, #0
 8014f8c:	e04d      	b.n	801502a <invoke+0x2cfe>
 8014f8e:	bf00      	nop
 8014f90:	200077c8 	.word	0x200077c8
 8014f94:	2000cc94 	.word	0x2000cc94
 8014f98:	39d1b717 	.word	0x39d1b717
 8014f9c:	200102c4 	.word	0x200102c4
 8014fa0:	2003a744 	.word	0x2003a744
 8014fa4:	20007a0c 	.word	0x20007a0c
 8014fa8:	20007a10 	.word	0x20007a10
 8014fac:	7f7fffff 	.word	0x7f7fffff
 8014fb0:	ff7fffff 	.word	0xff7fffff
 8014fb4:	2000cc90 	.word	0x2000cc90
 8014fb8:	0809a444 	.word	0x0809a444
 8014fbc:	2000f844 	.word	0x2000f844
 8014fc0:	200192c4 	.word	0x200192c4
 8014fc4:	0802c3e0 	.word	0x0802c3e0
 8014fc8:	200080d4 	.word	0x200080d4
 8014fcc:	2001c2c4 	.word	0x2001c2c4
 8014fd0:	2000cc98 	.word	0x2000cc98
 8014fd4:	2000ec44 	.word	0x2000ec44
 8014fd8:	20000020 	.word	0x20000020
 8014fdc:	3a51b717 	.word	0x3a51b717
 8014fe0:	20008198 	.word	0x20008198
 8014fe4:	0809c304 	.word	0x0809c304
 8014fe8:	0802c6e8 	.word	0x0802c6e8
 8014fec:	0802bc28 	.word	0x0802bc28
 8014ff0:	4a12      	ldr	r2, [pc, #72]	@ (801503c <invoke+0x2d10>)
 8014ff2:	6810      	ldr	r0, [r2, #0]
 8014ff4:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8014ff8:	4911      	ldr	r1, [pc, #68]	@ (8015040 <invoke+0x2d14>)
 8014ffa:	6809      	ldr	r1, [r1, #0]
 8014ffc:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8015000:	edd1 7a00 	vldr	s15, [r1]
 8015004:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8015044 <invoke+0x2d18>
 8015008:	ee67 7a87 	vmul.f32	s15, s15, s14
 801500c:	a913      	add	r1, sp, #76	@ 0x4c
 801500e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8015012:	ed91 7a00 	vldr	s14, [r1]
 8015016:	ee67 7a87 	vmul.f32	s15, s15, s14
 801501a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801501e:	ee17 1a90 	vmov	r1, s15
 8015022:	1a52      	subs	r2, r2, r1
 8015024:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8015028:	3301      	adds	r3, #1
 801502a:	2b9f      	cmp	r3, #159	@ 0x9f
 801502c:	dde0      	ble.n	8014ff0 <invoke+0x2cc4>
}
 801502e:	f50d 4da3 	add.w	sp, sp, #20864	@ 0x5180
 8015032:	b007      	add	sp, #28
 8015034:	ecbd 8b02 	vpop	{d8}
 8015038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801503c:	2000819c 	.word	0x2000819c
 8015040:	2000cc94 	.word	0x2000cc94
 8015044:	39d1b717 	.word	0x39d1b717

08015048 <invoke_inf>:
void invoke_inf(){
 8015048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801504c:	ed2d 8b02 	vpush	{d8}
 8015050:	b091      	sub	sp, #68	@ 0x44
/* layer 0:CONV_2D */
convolve_s8_kernel3_inputch3_stride2_pad1_fpreq(&buffer0[65536],128,128,3,(const q7_t*) weight0,bias0,scales0,-128,0,-128,127,&buffer0[0],64,64,16,sbuf,kbuf,0);
 8015052:	2300      	movs	r3, #0
 8015054:	930d      	str	r3, [sp, #52]	@ 0x34
 8015056:	4bb7      	ldr	r3, [pc, #732]	@ (8015334 <invoke_inf+0x2ec>)
 8015058:	930c      	str	r3, [sp, #48]	@ 0x30
 801505a:	4bb7      	ldr	r3, [pc, #732]	@ (8015338 <invoke_inf+0x2f0>)
 801505c:	f503 3be0 	add.w	fp, r3, #114688	@ 0x1c000
 8015060:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8015064:	2710      	movs	r7, #16
 8015066:	970a      	str	r7, [sp, #40]	@ 0x28
 8015068:	f04f 0940 	mov.w	r9, #64	@ 0x40
 801506c:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8015070:	f8cd 9020 	str.w	r9, [sp, #32]
 8015074:	f5a3 3680 	sub.w	r6, r3, #65536	@ 0x10000
 8015078:	9607      	str	r6, [sp, #28]
 801507a:	227f      	movs	r2, #127	@ 0x7f
 801507c:	9206      	str	r2, [sp, #24]
 801507e:	f06f 047f 	mvn.w	r4, #127	@ 0x7f
 8015082:	9405      	str	r4, [sp, #20]
 8015084:	2200      	movs	r2, #0
 8015086:	9204      	str	r2, [sp, #16]
 8015088:	9403      	str	r4, [sp, #12]
 801508a:	4bac      	ldr	r3, [pc, #688]	@ (801533c <invoke_inf+0x2f4>)
 801508c:	9302      	str	r3, [sp, #8]
 801508e:	4bac      	ldr	r3, [pc, #688]	@ (8015340 <invoke_inf+0x2f8>)
 8015090:	9301      	str	r3, [sp, #4]
 8015092:	4bac      	ldr	r3, [pc, #688]	@ (8015344 <invoke_inf+0x2fc>)
 8015094:	9300      	str	r3, [sp, #0]
 8015096:	2303      	movs	r3, #3
 8015098:	2280      	movs	r2, #128	@ 0x80
 801509a:	4611      	mov	r1, r2
 801509c:	f506 3080 	add.w	r0, r6, #65536	@ 0x10000
 80150a0:	f00a f884 	bl	801f1ac <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq>
/* layer 1:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[0],64,64,16,(const q7_t*) CHWweight1,offsetBias1,offsetRBias1,scales1,-128,128,-128,127,&buffer0[0],64,64,16,sbuf,-128);
 80150a4:	940d      	str	r4, [sp, #52]	@ 0x34
 80150a6:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80150aa:	970b      	str	r7, [sp, #44]	@ 0x2c
 80150ac:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 80150b0:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 80150b4:	9608      	str	r6, [sp, #32]
 80150b6:	227f      	movs	r2, #127	@ 0x7f
 80150b8:	9207      	str	r2, [sp, #28]
 80150ba:	9406      	str	r4, [sp, #24]
 80150bc:	2280      	movs	r2, #128	@ 0x80
 80150be:	9205      	str	r2, [sp, #20]
 80150c0:	9404      	str	r4, [sp, #16]
 80150c2:	4ba1      	ldr	r3, [pc, #644]	@ (8015348 <invoke_inf+0x300>)
 80150c4:	9303      	str	r3, [sp, #12]
 80150c6:	4ba1      	ldr	r3, [pc, #644]	@ (801534c <invoke_inf+0x304>)
 80150c8:	9302      	str	r3, [sp, #8]
 80150ca:	4ba1      	ldr	r3, [pc, #644]	@ (8015350 <invoke_inf+0x308>)
 80150cc:	9301      	str	r3, [sp, #4]
 80150ce:	4ba1      	ldr	r3, [pc, #644]	@ (8015354 <invoke_inf+0x30c>)
 80150d0:	9300      	str	r3, [sp, #0]
 80150d2:	463b      	mov	r3, r7
 80150d4:	464a      	mov	r2, r9
 80150d6:	4649      	mov	r1, r9
 80150d8:	4630      	mov	r0, r6
 80150da:	f7fa fcc5 	bl	800fa68 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
/* layer 2:CONV_2D */
convolve_1x1_s8_ch16_fpreq(&buffer0[0],64,64,16,(const q7_t*) weight2,bias2,scales2,-6,128,-128,127,&buffer0[147456],64,64,8,sbuf);
 80150de:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 80150e2:	2508      	movs	r5, #8
 80150e4:	950a      	str	r5, [sp, #40]	@ 0x28
 80150e6:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 80150ea:	f8cd 9020 	str.w	r9, [sp, #32]
 80150ee:	f506 3210 	add.w	r2, r6, #147456	@ 0x24000
 80150f2:	9207      	str	r2, [sp, #28]
 80150f4:	227f      	movs	r2, #127	@ 0x7f
 80150f6:	9206      	str	r2, [sp, #24]
 80150f8:	9405      	str	r4, [sp, #20]
 80150fa:	2280      	movs	r2, #128	@ 0x80
 80150fc:	9204      	str	r2, [sp, #16]
 80150fe:	f06f 0205 	mvn.w	r2, #5
 8015102:	9203      	str	r2, [sp, #12]
 8015104:	4b94      	ldr	r3, [pc, #592]	@ (8015358 <invoke_inf+0x310>)
 8015106:	9302      	str	r3, [sp, #8]
 8015108:	4b94      	ldr	r3, [pc, #592]	@ (801535c <invoke_inf+0x314>)
 801510a:	9301      	str	r3, [sp, #4]
 801510c:	4b94      	ldr	r3, [pc, #592]	@ (8015360 <invoke_inf+0x318>)
 801510e:	9300      	str	r3, [sp, #0]
 8015110:	463b      	mov	r3, r7
 8015112:	464a      	mov	r2, r9
 8015114:	4649      	mov	r1, r9
 8015116:	4630      	mov	r0, r6
 8015118:	f009 f8fa 	bl	801e310 <convolve_1x1_s8_ch16_fpreq>
/* layer 3:CONV_2D */
convolve_1x1_s8_ch8_fpreq(&buffer0[147456],64,64,8,(const q7_t*) weight3,bias3,scales3,-128,6,-128,127,&buffer0[16384],64,64,32,sbuf);
 801511c:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8015120:	f04f 0820 	mov.w	r8, #32
 8015124:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8015128:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 801512c:	f8cd 9020 	str.w	r9, [sp, #32]
 8015130:	f506 4a80 	add.w	sl, r6, #16384	@ 0x4000
 8015134:	f8cd a01c 	str.w	sl, [sp, #28]
 8015138:	227f      	movs	r2, #127	@ 0x7f
 801513a:	9206      	str	r2, [sp, #24]
 801513c:	9405      	str	r4, [sp, #20]
 801513e:	2306      	movs	r3, #6
 8015140:	9304      	str	r3, [sp, #16]
 8015142:	9403      	str	r4, [sp, #12]
 8015144:	4b87      	ldr	r3, [pc, #540]	@ (8015364 <invoke_inf+0x31c>)
 8015146:	9302      	str	r3, [sp, #8]
 8015148:	4b87      	ldr	r3, [pc, #540]	@ (8015368 <invoke_inf+0x320>)
 801514a:	9301      	str	r3, [sp, #4]
 801514c:	4b87      	ldr	r3, [pc, #540]	@ (801536c <invoke_inf+0x324>)
 801514e:	9300      	str	r3, [sp, #0]
 8015150:	462b      	mov	r3, r5
 8015152:	464a      	mov	r2, r9
 8015154:	4649      	mov	r1, r9
 8015156:	f506 3010 	add.w	r0, r6, #147456	@ 0x24000
 801515a:	f009 fb67 	bl	801e82c <convolve_1x1_s8_ch8_fpreq>
/* layer 4:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[16384],64,64,32,(const q7_t*) CHWweight4,offsetBias4,offsetRBias4,scales4,-128,128,-128,127,&buffer0[16384],32,32,32,sbuf,-128);
 801515e:	940d      	str	r4, [sp, #52]	@ 0x34
 8015160:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015164:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
 8015168:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801516c:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8015170:	f8cd a020 	str.w	sl, [sp, #32]
 8015174:	227f      	movs	r2, #127	@ 0x7f
 8015176:	9207      	str	r2, [sp, #28]
 8015178:	9406      	str	r4, [sp, #24]
 801517a:	2280      	movs	r2, #128	@ 0x80
 801517c:	9205      	str	r2, [sp, #20]
 801517e:	9404      	str	r4, [sp, #16]
 8015180:	4b7b      	ldr	r3, [pc, #492]	@ (8015370 <invoke_inf+0x328>)
 8015182:	9303      	str	r3, [sp, #12]
 8015184:	4b7b      	ldr	r3, [pc, #492]	@ (8015374 <invoke_inf+0x32c>)
 8015186:	9302      	str	r3, [sp, #8]
 8015188:	4b7b      	ldr	r3, [pc, #492]	@ (8015378 <invoke_inf+0x330>)
 801518a:	9301      	str	r3, [sp, #4]
 801518c:	4b7b      	ldr	r3, [pc, #492]	@ (801537c <invoke_inf+0x334>)
 801518e:	9300      	str	r3, [sp, #0]
 8015190:	4643      	mov	r3, r8
 8015192:	464a      	mov	r2, r9
 8015194:	4649      	mov	r1, r9
 8015196:	4650      	mov	r0, sl
 8015198:	f7fb f850 	bl	801023c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>
/* layer 5:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[16384],32,32,32,(const q7_t*) weight5,bias5,scales5,0,128,-128,127,&buffer0[0],32,32,16,sbuf);
 801519c:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 80151a0:	970a      	str	r7, [sp, #40]	@ 0x28
 80151a2:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 80151a6:	f8cd 8020 	str.w	r8, [sp, #32]
 80151aa:	9607      	str	r6, [sp, #28]
 80151ac:	227f      	movs	r2, #127	@ 0x7f
 80151ae:	9206      	str	r2, [sp, #24]
 80151b0:	9405      	str	r4, [sp, #20]
 80151b2:	2280      	movs	r2, #128	@ 0x80
 80151b4:	9204      	str	r2, [sp, #16]
 80151b6:	2200      	movs	r2, #0
 80151b8:	9203      	str	r2, [sp, #12]
 80151ba:	4b71      	ldr	r3, [pc, #452]	@ (8015380 <invoke_inf+0x338>)
 80151bc:	9302      	str	r3, [sp, #8]
 80151be:	4b71      	ldr	r3, [pc, #452]	@ (8015384 <invoke_inf+0x33c>)
 80151c0:	9301      	str	r3, [sp, #4]
 80151c2:	4b71      	ldr	r3, [pc, #452]	@ (8015388 <invoke_inf+0x340>)
 80151c4:	9300      	str	r3, [sp, #0]
 80151c6:	4643      	mov	r3, r8
 80151c8:	4642      	mov	r2, r8
 80151ca:	4641      	mov	r1, r8
 80151cc:	4650      	mov	r0, sl
 80151ce:	f009 fc07 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 6:CONV_2D */
convolve_1x1_s8_ch16_fpreq(&buffer0[0],32,32,16,(const q7_t*) weight6,bias6,scales6,-128,0,-128,127,&buffer0[16384],32,32,48,sbuf);
 80151d2:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 80151d6:	2230      	movs	r2, #48	@ 0x30
 80151d8:	920a      	str	r2, [sp, #40]	@ 0x28
 80151da:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 80151de:	f8cd 8020 	str.w	r8, [sp, #32]
 80151e2:	f8cd a01c 	str.w	sl, [sp, #28]
 80151e6:	227f      	movs	r2, #127	@ 0x7f
 80151e8:	9206      	str	r2, [sp, #24]
 80151ea:	9405      	str	r4, [sp, #20]
 80151ec:	2200      	movs	r2, #0
 80151ee:	9204      	str	r2, [sp, #16]
 80151f0:	9403      	str	r4, [sp, #12]
 80151f2:	4b66      	ldr	r3, [pc, #408]	@ (801538c <invoke_inf+0x344>)
 80151f4:	9302      	str	r3, [sp, #8]
 80151f6:	4b66      	ldr	r3, [pc, #408]	@ (8015390 <invoke_inf+0x348>)
 80151f8:	9301      	str	r3, [sp, #4]
 80151fa:	4b66      	ldr	r3, [pc, #408]	@ (8015394 <invoke_inf+0x34c>)
 80151fc:	9300      	str	r3, [sp, #0]
 80151fe:	463b      	mov	r3, r7
 8015200:	4642      	mov	r2, r8
 8015202:	4641      	mov	r1, r8
 8015204:	4630      	mov	r0, r6
 8015206:	f009 f883 	bl	801e310 <convolve_1x1_s8_ch16_fpreq>
/* layer 7:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[16384],32,32,48,(const q7_t*) CHWweight7,offsetBias7,offsetRBias7,scales7,-128,128,-128,127,&buffer0[16384],32,32,48,sbuf,-128);
 801520a:	940d      	str	r4, [sp, #52]	@ 0x34
 801520c:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015210:	2230      	movs	r2, #48	@ 0x30
 8015212:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015214:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8015218:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 801521c:	f8cd a020 	str.w	sl, [sp, #32]
 8015220:	227f      	movs	r2, #127	@ 0x7f
 8015222:	9207      	str	r2, [sp, #28]
 8015224:	9406      	str	r4, [sp, #24]
 8015226:	2280      	movs	r2, #128	@ 0x80
 8015228:	9205      	str	r2, [sp, #20]
 801522a:	9404      	str	r4, [sp, #16]
 801522c:	4b5a      	ldr	r3, [pc, #360]	@ (8015398 <invoke_inf+0x350>)
 801522e:	9303      	str	r3, [sp, #12]
 8015230:	4b5a      	ldr	r3, [pc, #360]	@ (801539c <invoke_inf+0x354>)
 8015232:	9302      	str	r3, [sp, #8]
 8015234:	4b5a      	ldr	r3, [pc, #360]	@ (80153a0 <invoke_inf+0x358>)
 8015236:	9301      	str	r3, [sp, #4]
 8015238:	4b5a      	ldr	r3, [pc, #360]	@ (80153a4 <invoke_inf+0x35c>)
 801523a:	9300      	str	r3, [sp, #0]
 801523c:	2330      	movs	r3, #48	@ 0x30
 801523e:	4642      	mov	r2, r8
 8015240:	4641      	mov	r1, r8
 8015242:	4650      	mov	r0, sl
 8015244:	f7fa fc10 	bl	800fa68 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
/* layer 8:CONV_2D */
convolve_1x1_s8_ch48_fpreq(&buffer0[16384],32,32,48,(const q7_t*) weight8,bias8,scales8,14,128,-128,127,&buffer0[65536],32,32,16,sbuf);
 8015248:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 801524c:	970a      	str	r7, [sp, #40]	@ 0x28
 801524e:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8015252:	f8cd 8020 	str.w	r8, [sp, #32]
 8015256:	f506 3380 	add.w	r3, r6, #65536	@ 0x10000
 801525a:	9307      	str	r3, [sp, #28]
 801525c:	237f      	movs	r3, #127	@ 0x7f
 801525e:	9306      	str	r3, [sp, #24]
 8015260:	9405      	str	r4, [sp, #20]
 8015262:	2380      	movs	r3, #128	@ 0x80
 8015264:	9304      	str	r3, [sp, #16]
 8015266:	230e      	movs	r3, #14
 8015268:	9303      	str	r3, [sp, #12]
 801526a:	4b4f      	ldr	r3, [pc, #316]	@ (80153a8 <invoke_inf+0x360>)
 801526c:	9302      	str	r3, [sp, #8]
 801526e:	4b4f      	ldr	r3, [pc, #316]	@ (80153ac <invoke_inf+0x364>)
 8015270:	9301      	str	r3, [sp, #4]
 8015272:	4b4f      	ldr	r3, [pc, #316]	@ (80153b0 <invoke_inf+0x368>)
 8015274:	9300      	str	r3, [sp, #0]
 8015276:	2330      	movs	r3, #48	@ 0x30
 8015278:	4642      	mov	r2, r8
 801527a:	4641      	mov	r1, r8
 801527c:	4650      	mov	r0, sl
 801527e:	f009 f9fb 	bl	801e678 <convolve_1x1_s8_ch48_fpreq>
/* layer 9:ADD */
add_fpreq(16384, &buffer0[0],0.057521824,0,&buffer0[65536],0.10736182,14,0.10652236,12,&buffer0[81920]);
 8015282:	f506 3aa0 	add.w	sl, r6, #81920	@ 0x14000
 8015286:	ed9f 8a4b 	vldr	s16, [pc, #300]	@ 80153b4 <invoke_inf+0x36c>
 801528a:	4653      	mov	r3, sl
 801528c:	eef2 2a08 	vmov.f32	s5, #40	@ 0x41400000  12.0
 8015290:	ed9f 2a49 	vldr	s4, [pc, #292]	@ 80153b8 <invoke_inf+0x370>
 8015294:	eef2 1a0c 	vmov.f32	s3, #44	@ 0x41600000  14.0
 8015298:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 80153bc <invoke_inf+0x374>
 801529c:	f5aa 4280 	sub.w	r2, sl, #16384	@ 0x4000
 80152a0:	eef0 0a48 	vmov.f32	s1, s16
 80152a4:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 80153c0 <invoke_inf+0x378>
 80152a8:	4631      	mov	r1, r6
 80152aa:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80152ae:	f008 ff78 	bl	801e1a2 <add_fpreq>
/* layer 10:CONV_2D */
convolve_1x1_s8_ch16_fpreq(&buffer0[81920],32,32,16,(const q7_t*) weight9,bias9,scales9,-128,-12,-128,127,&buffer0[6144],32,32,48,sbuf);
 80152b2:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 80152b6:	2330      	movs	r3, #48	@ 0x30
 80152b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80152ba:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 80152be:	f8cd 8020 	str.w	r8, [sp, #32]
 80152c2:	f506 59c0 	add.w	r9, r6, #6144	@ 0x1800
 80152c6:	f8cd 901c 	str.w	r9, [sp, #28]
 80152ca:	237f      	movs	r3, #127	@ 0x7f
 80152cc:	9306      	str	r3, [sp, #24]
 80152ce:	9405      	str	r4, [sp, #20]
 80152d0:	f06f 030b 	mvn.w	r3, #11
 80152d4:	9304      	str	r3, [sp, #16]
 80152d6:	9403      	str	r4, [sp, #12]
 80152d8:	4b3a      	ldr	r3, [pc, #232]	@ (80153c4 <invoke_inf+0x37c>)
 80152da:	9302      	str	r3, [sp, #8]
 80152dc:	4b3a      	ldr	r3, [pc, #232]	@ (80153c8 <invoke_inf+0x380>)
 80152de:	9301      	str	r3, [sp, #4]
 80152e0:	4b3a      	ldr	r3, [pc, #232]	@ (80153cc <invoke_inf+0x384>)
 80152e2:	9300      	str	r3, [sp, #0]
 80152e4:	463b      	mov	r3, r7
 80152e6:	4642      	mov	r2, r8
 80152e8:	4641      	mov	r1, r8
 80152ea:	4650      	mov	r0, sl
 80152ec:	f009 f810 	bl	801e310 <convolve_1x1_s8_ch16_fpreq>
/* layer 11:DEPTHWISE_CONV_2D */
depthwise_kernel7x7_stride2_inplace_CHW_fpreq(&buffer0[6144],32,32,48,(const q7_t*) CHWweight10,offsetBias10,offsetRBias10,scales10,-128,128,-128,127,&buffer0[6144],16,16,48,sbuf,-128);
 80152f0:	940d      	str	r4, [sp, #52]	@ 0x34
 80152f2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80152f6:	2330      	movs	r3, #48	@ 0x30
 80152f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80152fa:	970a      	str	r7, [sp, #40]	@ 0x28
 80152fc:	9709      	str	r7, [sp, #36]	@ 0x24
 80152fe:	f8cd 9020 	str.w	r9, [sp, #32]
 8015302:	237f      	movs	r3, #127	@ 0x7f
 8015304:	9307      	str	r3, [sp, #28]
 8015306:	9406      	str	r4, [sp, #24]
 8015308:	2380      	movs	r3, #128	@ 0x80
 801530a:	9305      	str	r3, [sp, #20]
 801530c:	9404      	str	r4, [sp, #16]
 801530e:	4b30      	ldr	r3, [pc, #192]	@ (80153d0 <invoke_inf+0x388>)
 8015310:	9303      	str	r3, [sp, #12]
 8015312:	4b30      	ldr	r3, [pc, #192]	@ (80153d4 <invoke_inf+0x38c>)
 8015314:	9302      	str	r3, [sp, #8]
 8015316:	4b30      	ldr	r3, [pc, #192]	@ (80153d8 <invoke_inf+0x390>)
 8015318:	9301      	str	r3, [sp, #4]
 801531a:	4b30      	ldr	r3, [pc, #192]	@ (80153dc <invoke_inf+0x394>)
 801531c:	9300      	str	r3, [sp, #0]
 801531e:	2330      	movs	r3, #48	@ 0x30
 8015320:	4642      	mov	r2, r8
 8015322:	4641      	mov	r1, r8
 8015324:	4648      	mov	r0, r9
 8015326:	f7fc fac1 	bl	80118ac <depthwise_kernel7x7_stride2_inplace_CHW_fpreq>
/* layer 12:CONV_2D */
convolve_1x1_s8_ch48_fpreq(&buffer0[6144],16,16,48,(const q7_t*) weight11,bias11,scales11,-5,128,-128,127,&buffer0[0],16,16,24,sbuf);
 801532a:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 801532e:	2318      	movs	r3, #24
 8015330:	930a      	str	r3, [sp, #40]	@ 0x28
 8015332:	e055      	b.n	80153e0 <invoke_inf+0x398>
 8015334:	2003c94c 	.word	0x2003c94c
 8015338:	2001e744 	.word	0x2001e744
 801533c:	080acd84 	.word	0x080acd84
 8015340:	080acdc4 	.word	0x080acdc4
 8015344:	080ace04 	.word	0x080ace04
 8015348:	080acc34 	.word	0x080acc34
 801534c:	080acc74 	.word	0x080acc74
 8015350:	080accb4 	.word	0x080accb4
 8015354:	080accf4 	.word	0x080accf4
 8015358:	080acb74 	.word	0x080acb74
 801535c:	080acb94 	.word	0x080acb94
 8015360:	080acbb4 	.word	0x080acbb4
 8015364:	080ac974 	.word	0x080ac974
 8015368:	080ac9f4 	.word	0x080ac9f4
 801536c:	080aca74 	.word	0x080aca74
 8015370:	080ac6d4 	.word	0x080ac6d4
 8015374:	080ac754 	.word	0x080ac754
 8015378:	080ac7d4 	.word	0x080ac7d4
 801537c:	080ac854 	.word	0x080ac854
 8015380:	080ac454 	.word	0x080ac454
 8015384:	080ac494 	.word	0x080ac494
 8015388:	080ac4d4 	.word	0x080ac4d4
 801538c:	080abfd4 	.word	0x080abfd4
 8015390:	080ac094 	.word	0x080ac094
 8015394:	080ac154 	.word	0x080ac154
 8015398:	080abbe4 	.word	0x080abbe4
 801539c:	080abca4 	.word	0x080abca4
 80153a0:	080abd64 	.word	0x080abd64
 80153a4:	080abe24 	.word	0x080abe24
 80153a8:	080ab864 	.word	0x080ab864
 80153ac:	080ab8a4 	.word	0x080ab8a4
 80153b0:	080ab8e4 	.word	0x080ab8e4
 80153b4:	00000000 	.word	0x00000000
 80153b8:	3dda2865 	.word	0x3dda2865
 80153bc:	3ddbe084 	.word	0x3ddbe084
 80153c0:	3d6b9c01 	.word	0x3d6b9c01
 80153c4:	080ab3e4 	.word	0x080ab3e4
 80153c8:	080ab4a4 	.word	0x080ab4a4
 80153cc:	080ab564 	.word	0x080ab564
 80153d0:	080aa874 	.word	0x080aa874
 80153d4:	080aa934 	.word	0x080aa934
 80153d8:	080aa9f4 	.word	0x080aa9f4
 80153dc:	080aaab4 	.word	0x080aaab4
 80153e0:	9709      	str	r7, [sp, #36]	@ 0x24
 80153e2:	9708      	str	r7, [sp, #32]
 80153e4:	9607      	str	r6, [sp, #28]
 80153e6:	237f      	movs	r3, #127	@ 0x7f
 80153e8:	9306      	str	r3, [sp, #24]
 80153ea:	9405      	str	r4, [sp, #20]
 80153ec:	2380      	movs	r3, #128	@ 0x80
 80153ee:	9304      	str	r3, [sp, #16]
 80153f0:	f06f 0304 	mvn.w	r3, #4
 80153f4:	9303      	str	r3, [sp, #12]
 80153f6:	4bb1      	ldr	r3, [pc, #708]	@ (80156bc <invoke_inf+0x674>)
 80153f8:	9302      	str	r3, [sp, #8]
 80153fa:	4bb1      	ldr	r3, [pc, #708]	@ (80156c0 <invoke_inf+0x678>)
 80153fc:	9301      	str	r3, [sp, #4]
 80153fe:	4bb1      	ldr	r3, [pc, #708]	@ (80156c4 <invoke_inf+0x67c>)
 8015400:	9300      	str	r3, [sp, #0]
 8015402:	2330      	movs	r3, #48	@ 0x30
 8015404:	463a      	mov	r2, r7
 8015406:	4639      	mov	r1, r7
 8015408:	4648      	mov	r0, r9
 801540a:	f009 f935 	bl	801e678 <convolve_1x1_s8_ch48_fpreq>
/* layer 13:CONV_2D */
convolve_1x1_s8_ch24_fpreq(&buffer0[0],16,16,24,(const q7_t*) weight12,bias12,scales12,-128,5,-128,127,&buffer0[6144],16,16,120,sbuf);
 801540e:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8015412:	f04f 0a78 	mov.w	sl, #120	@ 0x78
 8015416:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
 801541a:	9709      	str	r7, [sp, #36]	@ 0x24
 801541c:	9708      	str	r7, [sp, #32]
 801541e:	f8cd 901c 	str.w	r9, [sp, #28]
 8015422:	237f      	movs	r3, #127	@ 0x7f
 8015424:	9306      	str	r3, [sp, #24]
 8015426:	9405      	str	r4, [sp, #20]
 8015428:	2305      	movs	r3, #5
 801542a:	9304      	str	r3, [sp, #16]
 801542c:	9403      	str	r4, [sp, #12]
 801542e:	4ba6      	ldr	r3, [pc, #664]	@ (80156c8 <invoke_inf+0x680>)
 8015430:	9302      	str	r3, [sp, #8]
 8015432:	4ba6      	ldr	r3, [pc, #664]	@ (80156cc <invoke_inf+0x684>)
 8015434:	9301      	str	r3, [sp, #4]
 8015436:	4ba6      	ldr	r3, [pc, #664]	@ (80156d0 <invoke_inf+0x688>)
 8015438:	9300      	str	r3, [sp, #0]
 801543a:	2318      	movs	r3, #24
 801543c:	463a      	mov	r2, r7
 801543e:	4639      	mov	r1, r7
 8015440:	4630      	mov	r0, r6
 8015442:	f009 f83f 	bl	801e4c4 <convolve_1x1_s8_ch24_fpreq>
/* layer 14:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq(&buffer0[6144],16,16,120,(const q7_t*) CHWweight13,offsetBias13,offsetRBias13,scales13,-128,128,-128,127,&buffer0[6144],16,16,120,sbuf,-128);
 8015446:	940d      	str	r4, [sp, #52]	@ 0x34
 8015448:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801544c:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
 8015450:	970a      	str	r7, [sp, #40]	@ 0x28
 8015452:	9709      	str	r7, [sp, #36]	@ 0x24
 8015454:	f8cd 9020 	str.w	r9, [sp, #32]
 8015458:	237f      	movs	r3, #127	@ 0x7f
 801545a:	9307      	str	r3, [sp, #28]
 801545c:	9406      	str	r4, [sp, #24]
 801545e:	2380      	movs	r3, #128	@ 0x80
 8015460:	9305      	str	r3, [sp, #20]
 8015462:	9404      	str	r4, [sp, #16]
 8015464:	4b9b      	ldr	r3, [pc, #620]	@ (80156d4 <invoke_inf+0x68c>)
 8015466:	9303      	str	r3, [sp, #12]
 8015468:	4b9b      	ldr	r3, [pc, #620]	@ (80156d8 <invoke_inf+0x690>)
 801546a:	9302      	str	r3, [sp, #8]
 801546c:	4b9b      	ldr	r3, [pc, #620]	@ (80156dc <invoke_inf+0x694>)
 801546e:	9301      	str	r3, [sp, #4]
 8015470:	4b9b      	ldr	r3, [pc, #620]	@ (80156e0 <invoke_inf+0x698>)
 8015472:	9300      	str	r3, [sp, #0]
 8015474:	4653      	mov	r3, sl
 8015476:	463a      	mov	r2, r7
 8015478:	4639      	mov	r1, r7
 801547a:	4648      	mov	r0, r9
 801547c:	f7fa faf4 	bl	800fa68 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq>
/* layer 15:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[6144],16,16,120,(const q7_t*) weight14,bias14,scales14,-34,128,-128,127,&buffer0[36864],16,16,24,sbuf);
 8015480:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8015484:	2318      	movs	r3, #24
 8015486:	930a      	str	r3, [sp, #40]	@ 0x28
 8015488:	9709      	str	r7, [sp, #36]	@ 0x24
 801548a:	9708      	str	r7, [sp, #32]
 801548c:	f506 4810 	add.w	r8, r6, #36864	@ 0x9000
 8015490:	f8cd 801c 	str.w	r8, [sp, #28]
 8015494:	237f      	movs	r3, #127	@ 0x7f
 8015496:	9306      	str	r3, [sp, #24]
 8015498:	9405      	str	r4, [sp, #20]
 801549a:	2380      	movs	r3, #128	@ 0x80
 801549c:	9304      	str	r3, [sp, #16]
 801549e:	f06f 0321 	mvn.w	r3, #33	@ 0x21
 80154a2:	9303      	str	r3, [sp, #12]
 80154a4:	4b8f      	ldr	r3, [pc, #572]	@ (80156e4 <invoke_inf+0x69c>)
 80154a6:	9302      	str	r3, [sp, #8]
 80154a8:	4b8f      	ldr	r3, [pc, #572]	@ (80156e8 <invoke_inf+0x6a0>)
 80154aa:	9301      	str	r3, [sp, #4]
 80154ac:	4b8f      	ldr	r3, [pc, #572]	@ (80156ec <invoke_inf+0x6a4>)
 80154ae:	9300      	str	r3, [sp, #0]
 80154b0:	4653      	mov	r3, sl
 80154b2:	463a      	mov	r2, r7
 80154b4:	4639      	mov	r1, r7
 80154b6:	4648      	mov	r0, r9
 80154b8:	f009 fa92 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 16:ADD */
add_fpreq(6144, &buffer0[0],0.04381648,-5,&buffer0[36864],0.05460287,-34,0.06156369,-11,&buffer0[43008]);
 80154bc:	f506 4928 	add.w	r9, r6, #43008	@ 0xa800
 80154c0:	464b      	mov	r3, r9
 80154c2:	eefa 2a06 	vmov.f32	s5, #166	@ 0xc1300000 -11.0
 80154c6:	ed9f 2a8a 	vldr	s4, [pc, #552]	@ 80156f0 <invoke_inf+0x6a8>
 80154ca:	eddf 1a8a 	vldr	s3, [pc, #552]	@ 80156f4 <invoke_inf+0x6ac>
 80154ce:	ed9f 1a8a 	vldr	s2, [pc, #552]	@ 80156f8 <invoke_inf+0x6b0>
 80154d2:	4642      	mov	r2, r8
 80154d4:	eef9 0a04 	vmov.f32	s1, #148	@ 0xc0a00000 -5.0
 80154d8:	ed9f 0a88 	vldr	s0, [pc, #544]	@ 80156fc <invoke_inf+0x6b4>
 80154dc:	4631      	mov	r1, r6
 80154de:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 80154e2:	f008 fe5e 	bl	801e1a2 <add_fpreq>
/* layer 17:CONV_2D */
convolve_1x1_s8_ch24_fpreq(&buffer0[43008],16,16,24,(const q7_t*) weight15,bias15,scales15,-128,11,-128,127,&buffer0[2560],16,16,120,sbuf);
 80154e6:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 80154ea:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
 80154ee:	9709      	str	r7, [sp, #36]	@ 0x24
 80154f0:	9708      	str	r7, [sp, #32]
 80154f2:	f506 6820 	add.w	r8, r6, #2560	@ 0xa00
 80154f6:	f8cd 801c 	str.w	r8, [sp, #28]
 80154fa:	237f      	movs	r3, #127	@ 0x7f
 80154fc:	9306      	str	r3, [sp, #24]
 80154fe:	9405      	str	r4, [sp, #20]
 8015500:	230b      	movs	r3, #11
 8015502:	9304      	str	r3, [sp, #16]
 8015504:	9403      	str	r4, [sp, #12]
 8015506:	4b7e      	ldr	r3, [pc, #504]	@ (8015700 <invoke_inf+0x6b8>)
 8015508:	9302      	str	r3, [sp, #8]
 801550a:	4b7e      	ldr	r3, [pc, #504]	@ (8015704 <invoke_inf+0x6bc>)
 801550c:	9301      	str	r3, [sp, #4]
 801550e:	4b7e      	ldr	r3, [pc, #504]	@ (8015708 <invoke_inf+0x6c0>)
 8015510:	9300      	str	r3, [sp, #0]
 8015512:	2318      	movs	r3, #24
 8015514:	463a      	mov	r2, r7
 8015516:	4639      	mov	r1, r7
 8015518:	4648      	mov	r0, r9
 801551a:	f008 ffd3 	bl	801e4c4 <convolve_1x1_s8_ch24_fpreq>
/* layer 18:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride2_inplace_CHW_fpreq(&buffer0[2560],16,16,120,(const q7_t*) CHWweight16,offsetBias16,offsetRBias16,scales16,-128,128,-128,127,&buffer0[2560],8,8,120,sbuf,-128);
 801551e:	940d      	str	r4, [sp, #52]	@ 0x34
 8015520:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015524:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
 8015528:	950a      	str	r5, [sp, #40]	@ 0x28
 801552a:	9509      	str	r5, [sp, #36]	@ 0x24
 801552c:	f8cd 8020 	str.w	r8, [sp, #32]
 8015530:	237f      	movs	r3, #127	@ 0x7f
 8015532:	9307      	str	r3, [sp, #28]
 8015534:	9406      	str	r4, [sp, #24]
 8015536:	2380      	movs	r3, #128	@ 0x80
 8015538:	9305      	str	r3, [sp, #20]
 801553a:	9404      	str	r4, [sp, #16]
 801553c:	4b73      	ldr	r3, [pc, #460]	@ (801570c <invoke_inf+0x6c4>)
 801553e:	9303      	str	r3, [sp, #12]
 8015540:	4b73      	ldr	r3, [pc, #460]	@ (8015710 <invoke_inf+0x6c8>)
 8015542:	9302      	str	r3, [sp, #8]
 8015544:	4b73      	ldr	r3, [pc, #460]	@ (8015714 <invoke_inf+0x6cc>)
 8015546:	9301      	str	r3, [sp, #4]
 8015548:	4b73      	ldr	r3, [pc, #460]	@ (8015718 <invoke_inf+0x6d0>)
 801554a:	9300      	str	r3, [sp, #0]
 801554c:	4653      	mov	r3, sl
 801554e:	463a      	mov	r2, r7
 8015550:	4639      	mov	r1, r7
 8015552:	4640      	mov	r0, r8
 8015554:	f7fa fe72 	bl	801023c <depthwise_kernel3x3_stride2_inplace_CHW_fpreq>
/* layer 19:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,120,(const q7_t*) weight17,bias17,scales17,0,128,-128,127,&buffer0[0],8,8,40,sbuf);
 8015558:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 801555c:	f04f 0928 	mov.w	r9, #40	@ 0x28
 8015560:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8015564:	9509      	str	r5, [sp, #36]	@ 0x24
 8015566:	9508      	str	r5, [sp, #32]
 8015568:	9607      	str	r6, [sp, #28]
 801556a:	237f      	movs	r3, #127	@ 0x7f
 801556c:	9306      	str	r3, [sp, #24]
 801556e:	9405      	str	r4, [sp, #20]
 8015570:	2380      	movs	r3, #128	@ 0x80
 8015572:	9304      	str	r3, [sp, #16]
 8015574:	2300      	movs	r3, #0
 8015576:	9303      	str	r3, [sp, #12]
 8015578:	4b68      	ldr	r3, [pc, #416]	@ (801571c <invoke_inf+0x6d4>)
 801557a:	9302      	str	r3, [sp, #8]
 801557c:	4b68      	ldr	r3, [pc, #416]	@ (8015720 <invoke_inf+0x6d8>)
 801557e:	9301      	str	r3, [sp, #4]
 8015580:	4b68      	ldr	r3, [pc, #416]	@ (8015724 <invoke_inf+0x6dc>)
 8015582:	9300      	str	r3, [sp, #0]
 8015584:	4653      	mov	r3, sl
 8015586:	462a      	mov	r2, r5
 8015588:	4629      	mov	r1, r5
 801558a:	4640      	mov	r0, r8
 801558c:	f009 fa28 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 20:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[0],8,8,40,(const q7_t*) weight18,bias18,scales18,-128,0,-128,127,&buffer0[2560],8,8,160,sbuf);
 8015590:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8015594:	27a0      	movs	r7, #160	@ 0xa0
 8015596:	970a      	str	r7, [sp, #40]	@ 0x28
 8015598:	9509      	str	r5, [sp, #36]	@ 0x24
 801559a:	9508      	str	r5, [sp, #32]
 801559c:	f8cd 801c 	str.w	r8, [sp, #28]
 80155a0:	237f      	movs	r3, #127	@ 0x7f
 80155a2:	9306      	str	r3, [sp, #24]
 80155a4:	9405      	str	r4, [sp, #20]
 80155a6:	2300      	movs	r3, #0
 80155a8:	9304      	str	r3, [sp, #16]
 80155aa:	9403      	str	r4, [sp, #12]
 80155ac:	4b5e      	ldr	r3, [pc, #376]	@ (8015728 <invoke_inf+0x6e0>)
 80155ae:	9302      	str	r3, [sp, #8]
 80155b0:	4b5e      	ldr	r3, [pc, #376]	@ (801572c <invoke_inf+0x6e4>)
 80155b2:	9301      	str	r3, [sp, #4]
 80155b4:	4b5e      	ldr	r3, [pc, #376]	@ (8015730 <invoke_inf+0x6e8>)
 80155b6:	9300      	str	r3, [sp, #0]
 80155b8:	464b      	mov	r3, r9
 80155ba:	462a      	mov	r2, r5
 80155bc:	4629      	mov	r1, r5
 80155be:	4630      	mov	r0, r6
 80155c0:	f009 fa0e 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 21:DEPTHWISE_CONV_2D */
depthwise_kernel7x7_stride1_inplace_CHW_fpreq(&buffer0[2560],8,8,160,(const q7_t*) CHWweight19,offsetBias19,offsetRBias19,scales19,-128,128,-128,127,&buffer0[2560],8,8,160,sbuf,-128);
 80155c4:	940d      	str	r4, [sp, #52]	@ 0x34
 80155c6:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80155ca:	970b      	str	r7, [sp, #44]	@ 0x2c
 80155cc:	950a      	str	r5, [sp, #40]	@ 0x28
 80155ce:	9509      	str	r5, [sp, #36]	@ 0x24
 80155d0:	f8cd 8020 	str.w	r8, [sp, #32]
 80155d4:	237f      	movs	r3, #127	@ 0x7f
 80155d6:	9307      	str	r3, [sp, #28]
 80155d8:	9406      	str	r4, [sp, #24]
 80155da:	2380      	movs	r3, #128	@ 0x80
 80155dc:	9305      	str	r3, [sp, #20]
 80155de:	9404      	str	r4, [sp, #16]
 80155e0:	4b54      	ldr	r3, [pc, #336]	@ (8015734 <invoke_inf+0x6ec>)
 80155e2:	9303      	str	r3, [sp, #12]
 80155e4:	4b54      	ldr	r3, [pc, #336]	@ (8015738 <invoke_inf+0x6f0>)
 80155e6:	9302      	str	r3, [sp, #8]
 80155e8:	4b54      	ldr	r3, [pc, #336]	@ (801573c <invoke_inf+0x6f4>)
 80155ea:	9301      	str	r3, [sp, #4]
 80155ec:	4b54      	ldr	r3, [pc, #336]	@ (8015740 <invoke_inf+0x6f8>)
 80155ee:	9300      	str	r3, [sp, #0]
 80155f0:	463b      	mov	r3, r7
 80155f2:	462a      	mov	r2, r5
 80155f4:	4629      	mov	r1, r5
 80155f6:	4640      	mov	r0, r8
 80155f8:	f7fb fd4a 	bl	8011090 <depthwise_kernel7x7_stride1_inplace_CHW_fpreq>
/* layer 22:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[2560],8,8,160,(const q7_t*) weight20,bias20,scales20,22,128,-128,127,&buffer0[12800],8,8,40,sbuf);
 80155fc:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8015600:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8015604:	9509      	str	r5, [sp, #36]	@ 0x24
 8015606:	9508      	str	r5, [sp, #32]
 8015608:	f506 5a48 	add.w	sl, r6, #12800	@ 0x3200
 801560c:	f8cd a01c 	str.w	sl, [sp, #28]
 8015610:	237f      	movs	r3, #127	@ 0x7f
 8015612:	9306      	str	r3, [sp, #24]
 8015614:	9405      	str	r4, [sp, #20]
 8015616:	2380      	movs	r3, #128	@ 0x80
 8015618:	9304      	str	r3, [sp, #16]
 801561a:	2316      	movs	r3, #22
 801561c:	9303      	str	r3, [sp, #12]
 801561e:	4b49      	ldr	r3, [pc, #292]	@ (8015744 <invoke_inf+0x6fc>)
 8015620:	9302      	str	r3, [sp, #8]
 8015622:	4b49      	ldr	r3, [pc, #292]	@ (8015748 <invoke_inf+0x700>)
 8015624:	9301      	str	r3, [sp, #4]
 8015626:	4b49      	ldr	r3, [pc, #292]	@ (801574c <invoke_inf+0x704>)
 8015628:	9300      	str	r3, [sp, #0]
 801562a:	463b      	mov	r3, r7
 801562c:	462a      	mov	r2, r5
 801562e:	4629      	mov	r1, r5
 8015630:	4640      	mov	r0, r8
 8015632:	f009 f9d5 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 23:ADD */
add_fpreq(2560, &buffer0[0],0.036471475,0,&buffer0[12800],0.031147331,22,0.0372383,3,&buffer0[15360]);
 8015636:	f506 5870 	add.w	r8, r6, #15360	@ 0x3c00
 801563a:	4643      	mov	r3, r8
 801563c:	eef0 2a08 	vmov.f32	s5, #8	@ 0x40400000  3.0
 8015640:	ed9f 2a43 	vldr	s4, [pc, #268]	@ 8015750 <invoke_inf+0x708>
 8015644:	eef3 1a06 	vmov.f32	s3, #54	@ 0x41b00000  22.0
 8015648:	ed9f 1a42 	vldr	s2, [pc, #264]	@ 8015754 <invoke_inf+0x70c>
 801564c:	4652      	mov	r2, sl
 801564e:	eef0 0a48 	vmov.f32	s1, s16
 8015652:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8015758 <invoke_inf+0x710>
 8015656:	4631      	mov	r1, r6
 8015658:	f44f 6020 	mov.w	r0, #2560	@ 0xa00
 801565c:	f008 fda1 	bl	801e1a2 <add_fpreq>
/* layer 24:CONV_2D */
convolve_1x1_s8_fpreq(&buffer0[15360],8,8,40,(const q7_t*) weight21,bias21,scales21,-128,-3,-128,127,&buffer0[4736],8,8,160,sbuf);
 8015660:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8015664:	970a      	str	r7, [sp, #40]	@ 0x28
 8015666:	9509      	str	r5, [sp, #36]	@ 0x24
 8015668:	9508      	str	r5, [sp, #32]
 801566a:	f506 5a94 	add.w	sl, r6, #4736	@ 0x1280
 801566e:	f8cd a01c 	str.w	sl, [sp, #28]
 8015672:	237f      	movs	r3, #127	@ 0x7f
 8015674:	9306      	str	r3, [sp, #24]
 8015676:	9405      	str	r4, [sp, #20]
 8015678:	f06f 0302 	mvn.w	r3, #2
 801567c:	9304      	str	r3, [sp, #16]
 801567e:	9403      	str	r4, [sp, #12]
 8015680:	4b36      	ldr	r3, [pc, #216]	@ (801575c <invoke_inf+0x714>)
 8015682:	9302      	str	r3, [sp, #8]
 8015684:	4b36      	ldr	r3, [pc, #216]	@ (8015760 <invoke_inf+0x718>)
 8015686:	9301      	str	r3, [sp, #4]
 8015688:	4b36      	ldr	r3, [pc, #216]	@ (8015764 <invoke_inf+0x71c>)
 801568a:	9300      	str	r3, [sp, #0]
 801568c:	464b      	mov	r3, r9
 801568e:	462a      	mov	r2, r5
 8015690:	4629      	mov	r1, r5
 8015692:	4640      	mov	r0, r8
 8015694:	f009 f9a4 	bl	801e9e0 <convolve_1x1_s8_fpreq>
/* layer 25:DEPTHWISE_CONV_2D */
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) CHWweight22,offsetBias22,offsetRBias22,scales22,-128,128,-128,127,&buffer0[4736],&buffer0[0],8,8,160,sbuf,-128);
 8015698:	940e      	str	r4, [sp, #56]	@ 0x38
 801569a:	f8cd b034 	str.w	fp, [sp, #52]	@ 0x34
 801569e:	970c      	str	r7, [sp, #48]	@ 0x30
 80156a0:	950b      	str	r5, [sp, #44]	@ 0x2c
 80156a2:	950a      	str	r5, [sp, #40]	@ 0x28
 80156a4:	9609      	str	r6, [sp, #36]	@ 0x24
 80156a6:	f8cd a020 	str.w	sl, [sp, #32]
 80156aa:	237f      	movs	r3, #127	@ 0x7f
 80156ac:	9307      	str	r3, [sp, #28]
 80156ae:	9406      	str	r4, [sp, #24]
 80156b0:	2380      	movs	r3, #128	@ 0x80
 80156b2:	9305      	str	r3, [sp, #20]
 80156b4:	9404      	str	r4, [sp, #16]
 80156b6:	4b2c      	ldr	r3, [pc, #176]	@ (8015768 <invoke_inf+0x720>)
 80156b8:	9303      	str	r3, [sp, #12]
 80156ba:	e057      	b.n	801576c <invoke_inf+0x724>
 80156bc:	080aa334 	.word	0x080aa334
 80156c0:	080aa394 	.word	0x080aa394
 80156c4:	080aa3f4 	.word	0x080aa3f4
 80156c8:	080a9434 	.word	0x080a9434
 80156cc:	080a9614 	.word	0x080a9614
 80156d0:	080a97f4 	.word	0x080a97f4
 80156d4:	080a8a5c 	.word	0x080a8a5c
 80156d8:	080a8c3c 	.word	0x080a8c3c
 80156dc:	080a8e1c 	.word	0x080a8e1c
 80156e0:	080a8ffc 	.word	0x080a8ffc
 80156e4:	080a7e5c 	.word	0x080a7e5c
 80156e8:	080a7ebc 	.word	0x080a7ebc
 80156ec:	080a7f1c 	.word	0x080a7f1c
 80156f0:	3d7c2a35 	.word	0x3d7c2a35
 80156f4:	c2080000 	.word	0xc2080000
 80156f8:	3d5fa742 	.word	0x3d5fa742
 80156fc:	3d3378e9 	.word	0x3d3378e9
 8015700:	080a6f5c 	.word	0x080a6f5c
 8015704:	080a713c 	.word	0x080a713c
 8015708:	080a731c 	.word	0x080a731c
 801570c:	080a6584 	.word	0x080a6584
 8015710:	080a6764 	.word	0x080a6764
 8015714:	080a6944 	.word	0x080a6944
 8015718:	080a6b24 	.word	0x080a6b24
 801571c:	080a5184 	.word	0x080a5184
 8015720:	080a5224 	.word	0x080a5224
 8015724:	080a52c4 	.word	0x080a52c4
 8015728:	080a3384 	.word	0x080a3384
 801572c:	080a3604 	.word	0x080a3604
 8015730:	080a3884 	.word	0x080a3884
 8015734:	080a0d64 	.word	0x080a0d64
 8015738:	080a0fe4 	.word	0x080a0fe4
 801573c:	080a1264 	.word	0x080a1264
 8015740:	080a14e4 	.word	0x080a14e4
 8015744:	0809f324 	.word	0x0809f324
 8015748:	0809f3c4 	.word	0x0809f3c4
 801574c:	0809f464 	.word	0x0809f464
 8015750:	3d188730 	.word	0x3d188730
 8015754:	3cff28b0 	.word	0x3cff28b0
 8015758:	3d15631d 	.word	0x3d15631d
 801575c:	0809d524 	.word	0x0809d524
 8015760:	0809d7a4 	.word	0x0809d7a4
 8015764:	0809da24 	.word	0x0809da24
 8015768:	0809c304 	.word	0x0809c304
 801576c:	4bb4      	ldr	r3, [pc, #720]	@ (8015a40 <invoke_inf+0x9f8>)
 801576e:	9302      	str	r3, [sp, #8]
 8015770:	4bb4      	ldr	r3, [pc, #720]	@ (8015a44 <invoke_inf+0x9fc>)
 8015772:	9301      	str	r3, [sp, #4]
 8015774:	4bb4      	ldr	r3, [pc, #720]	@ (8015a48 <invoke_inf+0xa00>)
 8015776:	9300      	str	r3, [sp, #0]
 8015778:	463b      	mov	r3, r7
 801577a:	462a      	mov	r2, r5
 801577c:	4629      	mov	r1, r5
 801577e:	4650      	mov	r0, sl
 8015780:	f7fb f87c 	bl	801087c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
/* layer 26:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[4736],8,8,160,(const q7_t*) weight23,bias23,scales23,2,128,-128,127,&buffer0[1280],&buffer0[4352],8,8,48,sbuf);
 8015784:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015788:	2330      	movs	r3, #48	@ 0x30
 801578a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801578c:	950a      	str	r5, [sp, #40]	@ 0x28
 801578e:	9509      	str	r5, [sp, #36]	@ 0x24
 8015790:	f506 5388 	add.w	r3, r6, #4352	@ 0x1100
 8015794:	9308      	str	r3, [sp, #32]
 8015796:	f506 68a0 	add.w	r8, r6, #1280	@ 0x500
 801579a:	f8cd 801c 	str.w	r8, [sp, #28]
 801579e:	237f      	movs	r3, #127	@ 0x7f
 80157a0:	9306      	str	r3, [sp, #24]
 80157a2:	9405      	str	r4, [sp, #20]
 80157a4:	2380      	movs	r3, #128	@ 0x80
 80157a6:	9304      	str	r3, [sp, #16]
 80157a8:	2302      	movs	r3, #2
 80157aa:	9303      	str	r3, [sp, #12]
 80157ac:	4ba7      	ldr	r3, [pc, #668]	@ (8015a4c <invoke_inf+0xa04>)
 80157ae:	9302      	str	r3, [sp, #8]
 80157b0:	4ba7      	ldr	r3, [pc, #668]	@ (8015a50 <invoke_inf+0xa08>)
 80157b2:	9301      	str	r3, [sp, #4]
 80157b4:	4ba7      	ldr	r3, [pc, #668]	@ (8015a54 <invoke_inf+0xa0c>)
 80157b6:	9300      	str	r3, [sp, #0]
 80157b8:	463b      	mov	r3, r7
 80157ba:	462a      	mov	r2, r5
 80157bc:	4629      	mov	r1, r5
 80157be:	4650      	mov	r0, sl
 80157c0:	f009 f9ea 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 27:CONV_2D */
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[1280],8,8,48,(const q7_t*)weight24,(const q7_t*)weight24Flash,12,bias24,scales24,-128,-2,-128,127,&buffer0[10496],&buffer0[4736],8,8,144,sbuf);
 80157c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80157c8:	f04f 0990 	mov.w	r9, #144	@ 0x90
 80157cc:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 80157d0:	950c      	str	r5, [sp, #48]	@ 0x30
 80157d2:	950b      	str	r5, [sp, #44]	@ 0x2c
 80157d4:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
 80157d8:	f506 5724 	add.w	r7, r6, #10496	@ 0x2900
 80157dc:	9709      	str	r7, [sp, #36]	@ 0x24
 80157de:	237f      	movs	r3, #127	@ 0x7f
 80157e0:	9308      	str	r3, [sp, #32]
 80157e2:	9407      	str	r4, [sp, #28]
 80157e4:	f06f 0301 	mvn.w	r3, #1
 80157e8:	9306      	str	r3, [sp, #24]
 80157ea:	9405      	str	r4, [sp, #20]
 80157ec:	4b9a      	ldr	r3, [pc, #616]	@ (8015a58 <invoke_inf+0xa10>)
 80157ee:	9304      	str	r3, [sp, #16]
 80157f0:	4b9a      	ldr	r3, [pc, #616]	@ (8015a5c <invoke_inf+0xa14>)
 80157f2:	9303      	str	r3, [sp, #12]
 80157f4:	230c      	movs	r3, #12
 80157f6:	9302      	str	r3, [sp, #8]
 80157f8:	4b99      	ldr	r3, [pc, #612]	@ (8015a60 <invoke_inf+0xa18>)
 80157fa:	9301      	str	r3, [sp, #4]
 80157fc:	4b99      	ldr	r3, [pc, #612]	@ (8015a64 <invoke_inf+0xa1c>)
 80157fe:	9300      	str	r3, [sp, #0]
 8015800:	2330      	movs	r3, #48	@ 0x30
 8015802:	462a      	mov	r2, r5
 8015804:	4629      	mov	r1, r5
 8015806:	4640      	mov	r0, r8
 8015808:	f009 fac7 	bl	801ed9a <convolve_1x1_s8_fpreq_bitmask_partialCH>
/* layer 28:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) CHWweight25,offsetBias25,offsetRBias25,scales25,-128,128,-128,127,&buffer0[10496],&buffer0[5888],8,8,144,sbuf,-128);
 801580c:	940e      	str	r4, [sp, #56]	@ 0x38
 801580e:	f8cd b034 	str.w	fp, [sp, #52]	@ 0x34
 8015812:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8015816:	950b      	str	r5, [sp, #44]	@ 0x2c
 8015818:	950a      	str	r5, [sp, #40]	@ 0x28
 801581a:	f506 53b8 	add.w	r3, r6, #5888	@ 0x1700
 801581e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015820:	9708      	str	r7, [sp, #32]
 8015822:	237f      	movs	r3, #127	@ 0x7f
 8015824:	9307      	str	r3, [sp, #28]
 8015826:	9406      	str	r4, [sp, #24]
 8015828:	2380      	movs	r3, #128	@ 0x80
 801582a:	9305      	str	r3, [sp, #20]
 801582c:	9404      	str	r4, [sp, #16]
 801582e:	4b8e      	ldr	r3, [pc, #568]	@ (8015a68 <invoke_inf+0xa20>)
 8015830:	9303      	str	r3, [sp, #12]
 8015832:	4b8e      	ldr	r3, [pc, #568]	@ (8015a6c <invoke_inf+0xa24>)
 8015834:	9302      	str	r3, [sp, #8]
 8015836:	4b8e      	ldr	r3, [pc, #568]	@ (8015a70 <invoke_inf+0xa28>)
 8015838:	9301      	str	r3, [sp, #4]
 801583a:	4b8e      	ldr	r3, [pc, #568]	@ (8015a74 <invoke_inf+0xa2c>)
 801583c:	9300      	str	r3, [sp, #0]
 801583e:	464b      	mov	r3, r9
 8015840:	462a      	mov	r2, r5
 8015842:	4629      	mov	r1, r5
 8015844:	4638      	mov	r0, r7
 8015846:	f7fa fb43 	bl	800fed0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
/* layer 29:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[10496],8,8,144,(const q7_t*) weight26,bias26,scales26,17,128,-128,127,&buffer0[19712],&buffer0[10112],8,8,48,sbuf);
 801584a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801584e:	2330      	movs	r3, #48	@ 0x30
 8015850:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015852:	950a      	str	r5, [sp, #40]	@ 0x28
 8015854:	9509      	str	r5, [sp, #36]	@ 0x24
 8015856:	f506 531e 	add.w	r3, r6, #10112	@ 0x2780
 801585a:	9308      	str	r3, [sp, #32]
 801585c:	f506 4a9a 	add.w	sl, r6, #19712	@ 0x4d00
 8015860:	f8cd a01c 	str.w	sl, [sp, #28]
 8015864:	237f      	movs	r3, #127	@ 0x7f
 8015866:	9306      	str	r3, [sp, #24]
 8015868:	9405      	str	r4, [sp, #20]
 801586a:	2380      	movs	r3, #128	@ 0x80
 801586c:	9304      	str	r3, [sp, #16]
 801586e:	2311      	movs	r3, #17
 8015870:	9303      	str	r3, [sp, #12]
 8015872:	4b81      	ldr	r3, [pc, #516]	@ (8015a78 <invoke_inf+0xa30>)
 8015874:	9302      	str	r3, [sp, #8]
 8015876:	4b81      	ldr	r3, [pc, #516]	@ (8015a7c <invoke_inf+0xa34>)
 8015878:	9301      	str	r3, [sp, #4]
 801587a:	4b81      	ldr	r3, [pc, #516]	@ (8015a80 <invoke_inf+0xa38>)
 801587c:	9300      	str	r3, [sp, #0]
 801587e:	464b      	mov	r3, r9
 8015880:	462a      	mov	r2, r5
 8015882:	4629      	mov	r1, r5
 8015884:	4638      	mov	r0, r7
 8015886:	f009 f987 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 30:ADD */
add_fpreq_bitmask(3072, &buffer0[1280],0.034391046,2,&buffer0[19712],0.027072277,17,0.039104667,6,&buffer0[7040],&buffer0[10496]);
 801588a:	f506 59dc 	add.w	r9, r6, #7040	@ 0x1b80
 801588e:	9700      	str	r7, [sp, #0]
 8015890:	464b      	mov	r3, r9
 8015892:	eef1 2a08 	vmov.f32	s5, #24	@ 0x40c00000  6.0
 8015896:	ed9f 2a7b 	vldr	s4, [pc, #492]	@ 8015a84 <invoke_inf+0xa3c>
 801589a:	eef3 1a01 	vmov.f32	s3, #49	@ 0x41880000  17.0
 801589e:	ed9f 1a7a 	vldr	s2, [pc, #488]	@ 8015a88 <invoke_inf+0xa40>
 80158a2:	4652      	mov	r2, sl
 80158a4:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80158a8:	ed9f 0a78 	vldr	s0, [pc, #480]	@ 8015a8c <invoke_inf+0xa44>
 80158ac:	4641      	mov	r1, r8
 80158ae:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80158b2:	f008 fcc3 	bl	801e23c <add_fpreq_bitmask>
/* layer 31:CONV_2D */
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[7040],8,8,48,(const q7_t*)weight27,(const q7_t*)weight27Flash,24,bias27,scales27,-128,-6,-128,127,&buffer0[20096],&buffer0[13568],8,8,192,sbuf);
 80158b6:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80158ba:	f04f 08c0 	mov.w	r8, #192	@ 0xc0
 80158be:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
 80158c2:	950c      	str	r5, [sp, #48]	@ 0x30
 80158c4:	950b      	str	r5, [sp, #44]	@ 0x2c
 80158c6:	f506 5354 	add.w	r3, r6, #13568	@ 0x3500
 80158ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80158cc:	f506 479d 	add.w	r7, r6, #20096	@ 0x4e80
 80158d0:	9709      	str	r7, [sp, #36]	@ 0x24
 80158d2:	237f      	movs	r3, #127	@ 0x7f
 80158d4:	9308      	str	r3, [sp, #32]
 80158d6:	9407      	str	r4, [sp, #28]
 80158d8:	f06f 0305 	mvn.w	r3, #5
 80158dc:	9306      	str	r3, [sp, #24]
 80158de:	9405      	str	r4, [sp, #20]
 80158e0:	4b6b      	ldr	r3, [pc, #428]	@ (8015a90 <invoke_inf+0xa48>)
 80158e2:	9304      	str	r3, [sp, #16]
 80158e4:	4b6b      	ldr	r3, [pc, #428]	@ (8015a94 <invoke_inf+0xa4c>)
 80158e6:	9303      	str	r3, [sp, #12]
 80158e8:	2318      	movs	r3, #24
 80158ea:	9302      	str	r3, [sp, #8]
 80158ec:	4b6a      	ldr	r3, [pc, #424]	@ (8015a98 <invoke_inf+0xa50>)
 80158ee:	9301      	str	r3, [sp, #4]
 80158f0:	4b6a      	ldr	r3, [pc, #424]	@ (8015a9c <invoke_inf+0xa54>)
 80158f2:	9300      	str	r3, [sp, #0]
 80158f4:	2330      	movs	r3, #48	@ 0x30
 80158f6:	462a      	mov	r2, r5
 80158f8:	4629      	mov	r1, r5
 80158fa:	4648      	mov	r0, r9
 80158fc:	f009 fa4d 	bl	801ed9a <convolve_1x1_s8_fpreq_bitmask_partialCH>
/* layer 32:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) CHWweight28,offsetBias28,offsetRBias28,scales28,-128,128,-128,127,&buffer0[20096],&buffer0[15104],8,8,192,sbuf,-128);
 8015900:	940e      	str	r4, [sp, #56]	@ 0x38
 8015902:	f8cd b034 	str.w	fp, [sp, #52]	@ 0x34
 8015906:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 801590a:	950b      	str	r5, [sp, #44]	@ 0x2c
 801590c:	950a      	str	r5, [sp, #40]	@ 0x28
 801590e:	f506 566c 	add.w	r6, r6, #15104	@ 0x3b00
 8015912:	9609      	str	r6, [sp, #36]	@ 0x24
 8015914:	9708      	str	r7, [sp, #32]
 8015916:	237f      	movs	r3, #127	@ 0x7f
 8015918:	9307      	str	r3, [sp, #28]
 801591a:	9406      	str	r4, [sp, #24]
 801591c:	2380      	movs	r3, #128	@ 0x80
 801591e:	9305      	str	r3, [sp, #20]
 8015920:	9404      	str	r4, [sp, #16]
 8015922:	4b5f      	ldr	r3, [pc, #380]	@ (8015aa0 <invoke_inf+0xa58>)
 8015924:	9303      	str	r3, [sp, #12]
 8015926:	4b5f      	ldr	r3, [pc, #380]	@ (8015aa4 <invoke_inf+0xa5c>)
 8015928:	9302      	str	r3, [sp, #8]
 801592a:	4b5f      	ldr	r3, [pc, #380]	@ (8015aa8 <invoke_inf+0xa60>)
 801592c:	9301      	str	r3, [sp, #4]
 801592e:	4b5f      	ldr	r3, [pc, #380]	@ (8015aac <invoke_inf+0xa64>)
 8015930:	9300      	str	r3, [sp, #0]
 8015932:	4643      	mov	r3, r8
 8015934:	462a      	mov	r2, r5
 8015936:	4629      	mov	r1, r5
 8015938:	4638      	mov	r0, r7
 801593a:	f7fa fac9 	bl	800fed0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
/* layer 33:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[20096],8,8,192,(const q7_t*) weight29,bias29,scales29,-8,128,-128,127,&buffer0[32384],&buffer0[19712],8,8,48,sbuf);
 801593e:	f506 569c 	add.w	r6, r6, #4992	@ 0x1380
 8015942:	f8df a1a0 	ldr.w	sl, [pc, #416]	@ 8015ae4 <invoke_inf+0xa9c>
 8015946:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 801594a:	2330      	movs	r3, #48	@ 0x30
 801594c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801594e:	46a8      	mov	r8, r5
 8015950:	950a      	str	r5, [sp, #40]	@ 0x28
 8015952:	9509      	str	r5, [sp, #36]	@ 0x24
 8015954:	f5a6 73c0 	sub.w	r3, r6, #384	@ 0x180
 8015958:	9308      	str	r3, [sp, #32]
 801595a:	f506 5940 	add.w	r9, r6, #12288	@ 0x3000
 801595e:	f8cd 901c 	str.w	r9, [sp, #28]
 8015962:	277f      	movs	r7, #127	@ 0x7f
 8015964:	9706      	str	r7, [sp, #24]
 8015966:	4625      	mov	r5, r4
 8015968:	9405      	str	r4, [sp, #20]
 801596a:	2380      	movs	r3, #128	@ 0x80
 801596c:	9304      	str	r3, [sp, #16]
 801596e:	f06f 0307 	mvn.w	r3, #7
 8015972:	9303      	str	r3, [sp, #12]
 8015974:	4b4e      	ldr	r3, [pc, #312]	@ (8015ab0 <invoke_inf+0xa68>)
 8015976:	9302      	str	r3, [sp, #8]
 8015978:	4b4e      	ldr	r3, [pc, #312]	@ (8015ab4 <invoke_inf+0xa6c>)
 801597a:	9301      	str	r3, [sp, #4]
 801597c:	4b4e      	ldr	r3, [pc, #312]	@ (8015ab8 <invoke_inf+0xa70>)
 801597e:	9300      	str	r3, [sp, #0]
 8015980:	23c0      	movs	r3, #192	@ 0xc0
 8015982:	4642      	mov	r2, r8
 8015984:	4641      	mov	r1, r8
 8015986:	4630      	mov	r0, r6
 8015988:	f009 f906 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 34:ADD */
add_fpreq_bitmask(3072, &buffer0[7040],0.039104667,6,&buffer0[32384],0.038176756,-8,0.05495224,0,&buffer0[16640],&buffer0[20096]);
 801598c:	f5a6 6458 	sub.w	r4, r6, #3456	@ 0xd80
 8015990:	9600      	str	r6, [sp, #0]
 8015992:	4623      	mov	r3, r4
 8015994:	eef0 2a48 	vmov.f32	s5, s16
 8015998:	ed9f 2a48 	vldr	s4, [pc, #288]	@ 8015abc <invoke_inf+0xa74>
 801599c:	eefa 1a00 	vmov.f32	s3, #160	@ 0xc1000000 -8.0
 80159a0:	ed9f 1a47 	vldr	s2, [pc, #284]	@ 8015ac0 <invoke_inf+0xa78>
 80159a4:	464a      	mov	r2, r9
 80159a6:	eef1 0a08 	vmov.f32	s1, #24	@ 0x40c00000  6.0
 80159aa:	ed9f 0a36 	vldr	s0, [pc, #216]	@ 8015a84 <invoke_inf+0xa3c>
 80159ae:	f5a6 514c 	sub.w	r1, r6, #13056	@ 0x3300
 80159b2:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80159b6:	f008 fc41 	bl	801e23c <add_fpreq_bitmask>
/* layer 35:CONV_2D */
convolve_1x1_s8_fpreq_bitmask_partialCH(&buffer0[16640],8,8,48,(const q7_t*)weight30,(const q7_t*)weight30Flash,24,bias30,scales30,-128,0,-128,127,&buffer0[30560],&buffer0[23168],8,8,240,sbuf);
 80159ba:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
 80159be:	f04f 09f0 	mov.w	r9, #240	@ 0xf0
 80159c2:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 80159c6:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 80159ca:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
 80159ce:	f506 6340 	add.w	r3, r6, #3072	@ 0xc00
 80159d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80159d4:	f8df b110 	ldr.w	fp, [pc, #272]	@ 8015ae8 <invoke_inf+0xaa0>
 80159d8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80159dc:	9708      	str	r7, [sp, #32]
 80159de:	9507      	str	r5, [sp, #28]
 80159e0:	2300      	movs	r3, #0
 80159e2:	9306      	str	r3, [sp, #24]
 80159e4:	9505      	str	r5, [sp, #20]
 80159e6:	4b37      	ldr	r3, [pc, #220]	@ (8015ac4 <invoke_inf+0xa7c>)
 80159e8:	9304      	str	r3, [sp, #16]
 80159ea:	4b37      	ldr	r3, [pc, #220]	@ (8015ac8 <invoke_inf+0xa80>)
 80159ec:	9303      	str	r3, [sp, #12]
 80159ee:	2318      	movs	r3, #24
 80159f0:	9302      	str	r3, [sp, #8]
 80159f2:	4b36      	ldr	r3, [pc, #216]	@ (8015acc <invoke_inf+0xa84>)
 80159f4:	9301      	str	r3, [sp, #4]
 80159f6:	4b36      	ldr	r3, [pc, #216]	@ (8015ad0 <invoke_inf+0xa88>)
 80159f8:	9300      	str	r3, [sp, #0]
 80159fa:	2330      	movs	r3, #48	@ 0x30
 80159fc:	4642      	mov	r2, r8
 80159fe:	4641      	mov	r1, r8
 8015a00:	4620      	mov	r0, r4
 8015a02:	f009 f9ca 	bl	801ed9a <convolve_1x1_s8_fpreq_bitmask_partialCH>
/* layer 36:DEPTHWISE_CONV_2D */
depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask(&buffer0[30560],8,8,240,(const q7_t*) CHWweight31,offsetBias31,offsetRBias31,scales31,-128,128,-128,127,&buffer0[30560],&buffer0[25088],4,4,240,sbuf,-128);
 8015a06:	950e      	str	r5, [sp, #56]	@ 0x38
 8015a08:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8015a0c:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8015a10:	2404      	movs	r4, #4
 8015a12:	940b      	str	r4, [sp, #44]	@ 0x2c
 8015a14:	940a      	str	r4, [sp, #40]	@ 0x28
 8015a16:	f506 539c 	add.w	r3, r6, #4992	@ 0x1380
 8015a1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a1c:	f8cd b020 	str.w	fp, [sp, #32]
 8015a20:	9707      	str	r7, [sp, #28]
 8015a22:	9506      	str	r5, [sp, #24]
 8015a24:	2380      	movs	r3, #128	@ 0x80
 8015a26:	9305      	str	r3, [sp, #20]
 8015a28:	9504      	str	r5, [sp, #16]
 8015a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8015ad4 <invoke_inf+0xa8c>)
 8015a2c:	9303      	str	r3, [sp, #12]
 8015a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8015ad8 <invoke_inf+0xa90>)
 8015a30:	9302      	str	r3, [sp, #8]
 8015a32:	4b2a      	ldr	r3, [pc, #168]	@ (8015adc <invoke_inf+0xa94>)
 8015a34:	9301      	str	r3, [sp, #4]
 8015a36:	4b2a      	ldr	r3, [pc, #168]	@ (8015ae0 <invoke_inf+0xa98>)
 8015a38:	9300      	str	r3, [sp, #0]
 8015a3a:	464b      	mov	r3, r9
 8015a3c:	4642      	mov	r2, r8
 8015a3e:	e055      	b.n	8015aec <invoke_inf+0xaa4>
 8015a40:	2000e4c4 	.word	0x2000e4c4
 8015a44:	200081a0 	.word	0x200081a0
 8015a48:	0809c584 	.word	0x0809c584
 8015a4c:	0809a444 	.word	0x0809a444
 8015a50:	200080d8 	.word	0x200080d8
 8015a54:	0809a504 	.word	0x0809a504
 8015a58:	08098dc4 	.word	0x08098dc4
 8015a5c:	200077cc 	.word	0x200077cc
 8015a60:	08099004 	.word	0x08099004
 8015a64:	20007a14 	.word	0x20007a14
 8015a68:	08098164 	.word	0x08098164
 8015a6c:	2000e284 	.word	0x2000e284
 8015a70:	20007584 	.word	0x20007584
 8015a74:	080988b4 	.word	0x080988b4
 8015a78:	080965a4 	.word	0x080965a4
 8015a7c:	200074bc 	.word	0x200074bc
 8015a80:	08096664 	.word	0x08096664
 8015a84:	3d202c37 	.word	0x3d202c37
 8015a88:	3cddc6ae 	.word	0x3cddc6ae
 8015a8c:	3d0cdda0 	.word	0x3d0cdda0
 8015a90:	080950a4 	.word	0x080950a4
 8015a94:	20005fb0 	.word	0x20005fb0
 8015a98:	080953a4 	.word	0x080953a4
 8015a9c:	200062b8 	.word	0x200062b8
 8015aa0:	08094024 	.word	0x08094024
 8015aa4:	2000df84 	.word	0x2000df84
 8015aa8:	20005ca8 	.word	0x20005ca8
 8015aac:	080949e4 	.word	0x080949e4
 8015ab0:	08091b64 	.word	0x08091b64
 8015ab4:	20005be0 	.word	0x20005be0
 8015ab8:	08091c24 	.word	0x08091c24
 8015abc:	3d61159a 	.word	0x3d61159a
 8015ac0:	3d1c5f3b 	.word	0x3d1c5f3b
 8015ac4:	08090124 	.word	0x08090124
 8015ac8:	20004194 	.word	0x20004194
 8015acc:	080904e4 	.word	0x080904e4
 8015ad0:	2000455c 	.word	0x2000455c
 8015ad4:	0808a184 	.word	0x0808a184
 8015ad8:	2000dbc4 	.word	0x2000dbc4
 8015adc:	20003dcc 	.word	0x20003dcc
 8015ae0:	0808d334 	.word	0x0808d334
 8015ae4:	2003a744 	.word	0x2003a744
 8015ae8:	20015ea4 	.word	0x20015ea4
 8015aec:	4641      	mov	r1, r8
 8015aee:	4658      	mov	r0, fp
 8015af0:	f7fc fb79 	bl	80121e6 <depthwise_kernel7x7_stride2_inplace_CHW_fpreq_bitmask>
/* layer 37:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,240,(const q7_t*) weight32,bias32,scales32,-1,128,-128,127,&buffer0[29024],&buffer0[25568],4,4,96,sbuf);
 8015af4:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8015af8:	2360      	movs	r3, #96	@ 0x60
 8015afa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015afc:	940a      	str	r4, [sp, #40]	@ 0x28
 8015afe:	9409      	str	r4, [sp, #36]	@ 0x24
 8015b00:	f506 53ab 	add.w	r3, r6, #5472	@ 0x1560
 8015b04:	9308      	str	r3, [sp, #32]
 8015b06:	f503 6858 	add.w	r8, r3, #3456	@ 0xd80
 8015b0a:	f8cd 801c 	str.w	r8, [sp, #28]
 8015b0e:	9706      	str	r7, [sp, #24]
 8015b10:	9505      	str	r5, [sp, #20]
 8015b12:	2380      	movs	r3, #128	@ 0x80
 8015b14:	9304      	str	r3, [sp, #16]
 8015b16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015b1a:	9303      	str	r3, [sp, #12]
 8015b1c:	4bb5      	ldr	r3, [pc, #724]	@ (8015df4 <invoke_inf+0xdac>)
 8015b1e:	9302      	str	r3, [sp, #8]
 8015b20:	4bb5      	ldr	r3, [pc, #724]	@ (8015df8 <invoke_inf+0xdb0>)
 8015b22:	9301      	str	r3, [sp, #4]
 8015b24:	4bb5      	ldr	r3, [pc, #724]	@ (8015dfc <invoke_inf+0xdb4>)
 8015b26:	9300      	str	r3, [sp, #0]
 8015b28:	464b      	mov	r3, r9
 8015b2a:	4622      	mov	r2, r4
 8015b2c:	4621      	mov	r1, r4
 8015b2e:	4658      	mov	r0, fp
 8015b30:	f009 f832 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 38:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[29024],4,4,96,(const q7_t*) weight33,bias33,scales33,-128,1,-128,127,&buffer0[30560],&buffer0[25760],4,4,384,sbuf);
 8015b34:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8015b38:	f44f 79c0 	mov.w	r9, #384	@ 0x180
 8015b3c:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 8015b40:	940a      	str	r4, [sp, #40]	@ 0x28
 8015b42:	9409      	str	r4, [sp, #36]	@ 0x24
 8015b44:	f506 53b1 	add.w	r3, r6, #5664	@ 0x1620
 8015b48:	9308      	str	r3, [sp, #32]
 8015b4a:	f8cd b01c 	str.w	fp, [sp, #28]
 8015b4e:	9706      	str	r7, [sp, #24]
 8015b50:	9505      	str	r5, [sp, #20]
 8015b52:	2301      	movs	r3, #1
 8015b54:	9304      	str	r3, [sp, #16]
 8015b56:	9503      	str	r5, [sp, #12]
 8015b58:	4ba9      	ldr	r3, [pc, #676]	@ (8015e00 <invoke_inf+0xdb8>)
 8015b5a:	9302      	str	r3, [sp, #8]
 8015b5c:	4ba9      	ldr	r3, [pc, #676]	@ (8015e04 <invoke_inf+0xdbc>)
 8015b5e:	9301      	str	r3, [sp, #4]
 8015b60:	4ba9      	ldr	r3, [pc, #676]	@ (8015e08 <invoke_inf+0xdc0>)
 8015b62:	9300      	str	r3, [sp, #0]
 8015b64:	2360      	movs	r3, #96	@ 0x60
 8015b66:	4622      	mov	r2, r4
 8015b68:	4621      	mov	r1, r4
 8015b6a:	4640      	mov	r0, r8
 8015b6c:	f009 f814 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 39:DEPTHWISE_CONV_2D */
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) CHWweight34,offsetBias34,offsetRBias34,scales34,-128,128,-128,127,&buffer0[30560],&buffer0[26528],4,4,384,sbuf,-128);
 8015b70:	950e      	str	r5, [sp, #56]	@ 0x38
 8015b72:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8015b76:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8015b7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8015b7c:	940a      	str	r4, [sp, #40]	@ 0x28
 8015b7e:	f506 53c9 	add.w	r3, r6, #6432	@ 0x1920
 8015b82:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b84:	f8cd b020 	str.w	fp, [sp, #32]
 8015b88:	9707      	str	r7, [sp, #28]
 8015b8a:	9506      	str	r5, [sp, #24]
 8015b8c:	2380      	movs	r3, #128	@ 0x80
 8015b8e:	9305      	str	r3, [sp, #20]
 8015b90:	9504      	str	r5, [sp, #16]
 8015b92:	4b9e      	ldr	r3, [pc, #632]	@ (8015e0c <invoke_inf+0xdc4>)
 8015b94:	9303      	str	r3, [sp, #12]
 8015b96:	4b9e      	ldr	r3, [pc, #632]	@ (8015e10 <invoke_inf+0xdc8>)
 8015b98:	9302      	str	r3, [sp, #8]
 8015b9a:	4b9e      	ldr	r3, [pc, #632]	@ (8015e14 <invoke_inf+0xdcc>)
 8015b9c:	9301      	str	r3, [sp, #4]
 8015b9e:	4b9e      	ldr	r3, [pc, #632]	@ (8015e18 <invoke_inf+0xdd0>)
 8015ba0:	9300      	str	r3, [sp, #0]
 8015ba2:	464b      	mov	r3, r9
 8015ba4:	4622      	mov	r2, r4
 8015ba6:	4621      	mov	r1, r4
 8015ba8:	4658      	mov	r0, fp
 8015baa:	f7fa fe67 	bl	801087c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
/* layer 40:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[30560],4,4,384,(const q7_t*) weight35,bias35,scales35,-16,128,-128,127,&buffer0[30560],&buffer0[27296],4,4,96,sbuf);
 8015bae:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8015bb2:	2360      	movs	r3, #96	@ 0x60
 8015bb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015bb6:	940a      	str	r4, [sp, #40]	@ 0x28
 8015bb8:	9409      	str	r4, [sp, #36]	@ 0x24
 8015bba:	f506 53e1 	add.w	r3, r6, #7200	@ 0x1c20
 8015bbe:	9308      	str	r3, [sp, #32]
 8015bc0:	f8cd b01c 	str.w	fp, [sp, #28]
 8015bc4:	9706      	str	r7, [sp, #24]
 8015bc6:	9505      	str	r5, [sp, #20]
 8015bc8:	2380      	movs	r3, #128	@ 0x80
 8015bca:	9304      	str	r3, [sp, #16]
 8015bcc:	f06f 030f 	mvn.w	r3, #15
 8015bd0:	9303      	str	r3, [sp, #12]
 8015bd2:	4b92      	ldr	r3, [pc, #584]	@ (8015e1c <invoke_inf+0xdd4>)
 8015bd4:	9302      	str	r3, [sp, #8]
 8015bd6:	4b92      	ldr	r3, [pc, #584]	@ (8015e20 <invoke_inf+0xdd8>)
 8015bd8:	9301      	str	r3, [sp, #4]
 8015bda:	4b92      	ldr	r3, [pc, #584]	@ (8015e24 <invoke_inf+0xddc>)
 8015bdc:	9300      	str	r3, [sp, #0]
 8015bde:	464b      	mov	r3, r9
 8015be0:	4622      	mov	r2, r4
 8015be2:	4621      	mov	r1, r4
 8015be4:	4658      	mov	r0, fp
 8015be6:	f008 ffd7 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 41:ADD */
add_fpreq_bitmask(1536, &buffer0[29024],0.027058998,-1,&buffer0[30560],0.022201976,-16,0.031616762,-1,&buffer0[32288],&buffer0[27488]);
 8015bea:	ed9f 8a8f 	vldr	s16, [pc, #572]	@ 8015e28 <invoke_inf+0xde0>
 8015bee:	f506 53e7 	add.w	r3, r6, #7392	@ 0x1ce0
 8015bf2:	9300      	str	r3, [sp, #0]
 8015bf4:	f503 5396 	add.w	r3, r3, #4800	@ 0x12c0
 8015bf8:	eeff 2a00 	vmov.f32	s5, #240	@ 0xbf800000 -1.0
 8015bfc:	eeb0 2a48 	vmov.f32	s4, s16
 8015c00:	eefb 1a00 	vmov.f32	s3, #176	@ 0xc1800000 -16.0
 8015c04:	ed9f 1a89 	vldr	s2, [pc, #548]	@ 8015e2c <invoke_inf+0xde4>
 8015c08:	465a      	mov	r2, fp
 8015c0a:	eef0 0a62 	vmov.f32	s1, s5
 8015c0e:	ed9f 0a88 	vldr	s0, [pc, #544]	@ 8015e30 <invoke_inf+0xde8>
 8015c12:	4641      	mov	r1, r8
 8015c14:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8015c18:	f008 fb10 	bl	801e23c <add_fpreq_bitmask>
/* layer 42:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[32288],4,4,96,(const q7_t*) weight36,bias36,scales36,-128,1,-128,127,&buffer0[33824],&buffer0[29024],4,4,384,sbuf);
 8015c1c:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8015c20:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 8015c24:	940a      	str	r4, [sp, #40]	@ 0x28
 8015c26:	9409      	str	r4, [sp, #36]	@ 0x24
 8015c28:	f8cd 8020 	str.w	r8, [sp, #32]
 8015c2c:	f508 5896 	add.w	r8, r8, #4800	@ 0x12c0
 8015c30:	f8cd 801c 	str.w	r8, [sp, #28]
 8015c34:	9706      	str	r7, [sp, #24]
 8015c36:	9505      	str	r5, [sp, #20]
 8015c38:	2301      	movs	r3, #1
 8015c3a:	9304      	str	r3, [sp, #16]
 8015c3c:	9503      	str	r5, [sp, #12]
 8015c3e:	4b7d      	ldr	r3, [pc, #500]	@ (8015e34 <invoke_inf+0xdec>)
 8015c40:	9302      	str	r3, [sp, #8]
 8015c42:	4b7d      	ldr	r3, [pc, #500]	@ (8015e38 <invoke_inf+0xdf0>)
 8015c44:	9301      	str	r3, [sp, #4]
 8015c46:	4b7d      	ldr	r3, [pc, #500]	@ (8015e3c <invoke_inf+0xdf4>)
 8015c48:	9300      	str	r3, [sp, #0]
 8015c4a:	2360      	movs	r3, #96	@ 0x60
 8015c4c:	4622      	mov	r2, r4
 8015c4e:	4621      	mov	r1, r4
 8015c50:	f5a8 60c0 	sub.w	r0, r8, #1536	@ 0x600
 8015c54:	f008 ffa0 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 43:DEPTHWISE_CONV_2D */
depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) CHWweight37,offsetBias37,offsetRBias37,scales37,-128,128,-128,127,&buffer0[33824],&buffer0[29792],4,4,384,sbuf,-128);
 8015c58:	950e      	str	r5, [sp, #56]	@ 0x38
 8015c5a:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8015c5e:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8015c62:	940b      	str	r4, [sp, #44]	@ 0x2c
 8015c64:	940a      	str	r4, [sp, #40]	@ 0x28
 8015c66:	f5a8 637c 	sub.w	r3, r8, #4032	@ 0xfc0
 8015c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c6c:	f8cd 8020 	str.w	r8, [sp, #32]
 8015c70:	9707      	str	r7, [sp, #28]
 8015c72:	9506      	str	r5, [sp, #24]
 8015c74:	2380      	movs	r3, #128	@ 0x80
 8015c76:	9305      	str	r3, [sp, #20]
 8015c78:	9504      	str	r5, [sp, #16]
 8015c7a:	4b71      	ldr	r3, [pc, #452]	@ (8015e40 <invoke_inf+0xdf8>)
 8015c7c:	9303      	str	r3, [sp, #12]
 8015c7e:	4b71      	ldr	r3, [pc, #452]	@ (8015e44 <invoke_inf+0xdfc>)
 8015c80:	9302      	str	r3, [sp, #8]
 8015c82:	4b71      	ldr	r3, [pc, #452]	@ (8015e48 <invoke_inf+0xe00>)
 8015c84:	9301      	str	r3, [sp, #4]
 8015c86:	4b71      	ldr	r3, [pc, #452]	@ (8015e4c <invoke_inf+0xe04>)
 8015c88:	9300      	str	r3, [sp, #0]
 8015c8a:	464b      	mov	r3, r9
 8015c8c:	4622      	mov	r2, r4
 8015c8e:	4621      	mov	r1, r4
 8015c90:	4640      	mov	r0, r8
 8015c92:	f7fa fdf3 	bl	801087c <depthwise_kernel5x5_stride1_inplace_CHW_fpreq_bitmask>
/* layer 44:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[33824],4,4,384,(const q7_t*) weight38,bias38,scales38,-1,128,-128,127,&buffer0[39968],&buffer0[30560],4,4,96,sbuf);
 8015c96:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8015c9a:	2360      	movs	r3, #96	@ 0x60
 8015c9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015c9e:	940a      	str	r4, [sp, #40]	@ 0x28
 8015ca0:	9409      	str	r4, [sp, #36]	@ 0x24
 8015ca2:	f8cd b020 	str.w	fp, [sp, #32]
 8015ca6:	f50b 5b13 	add.w	fp, fp, #9408	@ 0x24c0
 8015caa:	f8cd b01c 	str.w	fp, [sp, #28]
 8015cae:	9706      	str	r7, [sp, #24]
 8015cb0:	9505      	str	r5, [sp, #20]
 8015cb2:	2380      	movs	r3, #128	@ 0x80
 8015cb4:	9304      	str	r3, [sp, #16]
 8015cb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015cba:	9303      	str	r3, [sp, #12]
 8015cbc:	4b64      	ldr	r3, [pc, #400]	@ (8015e50 <invoke_inf+0xe08>)
 8015cbe:	9302      	str	r3, [sp, #8]
 8015cc0:	4b64      	ldr	r3, [pc, #400]	@ (8015e54 <invoke_inf+0xe0c>)
 8015cc2:	9301      	str	r3, [sp, #4]
 8015cc4:	4b64      	ldr	r3, [pc, #400]	@ (8015e58 <invoke_inf+0xe10>)
 8015cc6:	9300      	str	r3, [sp, #0]
 8015cc8:	464b      	mov	r3, r9
 8015cca:	4622      	mov	r2, r4
 8015ccc:	4621      	mov	r1, r4
 8015cce:	4640      	mov	r0, r8
 8015cd0:	f008 ff62 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 45:ADD */
add_fpreq_bitmask(1536, &buffer0[32288],0.031616762,-1,&buffer0[39968],0.032814495,-1,0.04403092,4,&buffer0[44288],&buffer0[30752]);
 8015cd4:	f506 49bd 	add.w	r9, r6, #24192	@ 0x5e80
 8015cd8:	f5a8 6340 	sub.w	r3, r8, #3072	@ 0xc00
 8015cdc:	9300      	str	r3, [sp, #0]
 8015cde:	464b      	mov	r3, r9
 8015ce0:	eef1 2a00 	vmov.f32	s5, #16	@ 0x40800000  4.0
 8015ce4:	ed9f 2a5d 	vldr	s4, [pc, #372]	@ 8015e5c <invoke_inf+0xe14>
 8015ce8:	eeff 1a00 	vmov.f32	s3, #240	@ 0xbf800000 -1.0
 8015cec:	ed9f 1a5c 	vldr	s2, [pc, #368]	@ 8015e60 <invoke_inf+0xe18>
 8015cf0:	465a      	mov	r2, fp
 8015cf2:	eef0 0a61 	vmov.f32	s1, s3
 8015cf6:	eeb0 0a48 	vmov.f32	s0, s16
 8015cfa:	f5ab 51f0 	sub.w	r1, fp, #7680	@ 0x1e00
 8015cfe:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8015d02:	f008 fa9b 	bl	801e23c <add_fpreq_bitmask>
/* layer 46:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[44288],4,4,96,(const q7_t*) weight39,bias39,scales39,-128,-4,-128,127,&buffer0[35072],&buffer0[32288],4,4,576,sbuf);
 8015d06:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8015d0a:	f44f 7b10 	mov.w	fp, #576	@ 0x240
 8015d0e:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8015d12:	940a      	str	r4, [sp, #40]	@ 0x28
 8015d14:	9409      	str	r4, [sp, #36]	@ 0x24
 8015d16:	f5a8 63c0 	sub.w	r3, r8, #1536	@ 0x600
 8015d1a:	9308      	str	r3, [sp, #32]
 8015d1c:	f506 586a 	add.w	r8, r6, #14976	@ 0x3a80
 8015d20:	f8cd 801c 	str.w	r8, [sp, #28]
 8015d24:	9706      	str	r7, [sp, #24]
 8015d26:	9505      	str	r5, [sp, #20]
 8015d28:	f06f 0303 	mvn.w	r3, #3
 8015d2c:	9304      	str	r3, [sp, #16]
 8015d2e:	9503      	str	r5, [sp, #12]
 8015d30:	4b4c      	ldr	r3, [pc, #304]	@ (8015e64 <invoke_inf+0xe1c>)
 8015d32:	9302      	str	r3, [sp, #8]
 8015d34:	4b4c      	ldr	r3, [pc, #304]	@ (8015e68 <invoke_inf+0xe20>)
 8015d36:	9301      	str	r3, [sp, #4]
 8015d38:	4b4c      	ldr	r3, [pc, #304]	@ (8015e6c <invoke_inf+0xe24>)
 8015d3a:	9300      	str	r3, [sp, #0]
 8015d3c:	2360      	movs	r3, #96	@ 0x60
 8015d3e:	4622      	mov	r2, r4
 8015d40:	4621      	mov	r1, r4
 8015d42:	4648      	mov	r0, r9
 8015d44:	f008 ff28 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 47:DEPTHWISE_CONV_2D */
depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) CHWweight40,offsetBias40,offsetRBias40,scales40,-128,128,-128,127,&buffer0[35072],&buffer0[33440],4,4,576,sbuf,-128);
 8015d48:	950e      	str	r5, [sp, #56]	@ 0x38
 8015d4a:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8015d4e:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015d52:	940b      	str	r4, [sp, #44]	@ 0x2c
 8015d54:	940a      	str	r4, [sp, #40]	@ 0x28
 8015d56:	f5a8 63cc 	sub.w	r3, r8, #1632	@ 0x660
 8015d5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015d5c:	f8cd 8020 	str.w	r8, [sp, #32]
 8015d60:	9707      	str	r7, [sp, #28]
 8015d62:	9506      	str	r5, [sp, #24]
 8015d64:	2380      	movs	r3, #128	@ 0x80
 8015d66:	9305      	str	r3, [sp, #20]
 8015d68:	9504      	str	r5, [sp, #16]
 8015d6a:	4b41      	ldr	r3, [pc, #260]	@ (8015e70 <invoke_inf+0xe28>)
 8015d6c:	9303      	str	r3, [sp, #12]
 8015d6e:	4b41      	ldr	r3, [pc, #260]	@ (8015e74 <invoke_inf+0xe2c>)
 8015d70:	9302      	str	r3, [sp, #8]
 8015d72:	4b41      	ldr	r3, [pc, #260]	@ (8015e78 <invoke_inf+0xe30>)
 8015d74:	9301      	str	r3, [sp, #4]
 8015d76:	4b41      	ldr	r3, [pc, #260]	@ (8015e7c <invoke_inf+0xe34>)
 8015d78:	9300      	str	r3, [sp, #0]
 8015d7a:	465b      	mov	r3, fp
 8015d7c:	4622      	mov	r2, r4
 8015d7e:	4621      	mov	r1, r4
 8015d80:	4640      	mov	r0, r8
 8015d82:	f7fa f8a5 	bl	800fed0 <depthwise_kernel3x3_stride1_inplace_CHW_fpreq_bitmask>
/* layer 48:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[35072],4,4,576,(const q7_t*) weight41,bias41,scales41,-1,128,-128,127,&buffer0[44288],&buffer0[34752],4,4,160,sbuf);
 8015d86:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8015d8a:	23a0      	movs	r3, #160	@ 0xa0
 8015d8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015d8e:	940a      	str	r4, [sp, #40]	@ 0x28
 8015d90:	9409      	str	r4, [sp, #36]	@ 0x24
 8015d92:	f506 5665 	add.w	r6, r6, #14656	@ 0x3940
 8015d96:	9608      	str	r6, [sp, #32]
 8015d98:	f8cd 901c 	str.w	r9, [sp, #28]
 8015d9c:	9706      	str	r7, [sp, #24]
 8015d9e:	9505      	str	r5, [sp, #20]
 8015da0:	2380      	movs	r3, #128	@ 0x80
 8015da2:	9304      	str	r3, [sp, #16]
 8015da4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015da8:	9303      	str	r3, [sp, #12]
 8015daa:	4b35      	ldr	r3, [pc, #212]	@ (8015e80 <invoke_inf+0xe38>)
 8015dac:	9302      	str	r3, [sp, #8]
 8015dae:	4b35      	ldr	r3, [pc, #212]	@ (8015e84 <invoke_inf+0xe3c>)
 8015db0:	9301      	str	r3, [sp, #4]
 8015db2:	4b35      	ldr	r3, [pc, #212]	@ (8015e88 <invoke_inf+0xe40>)
 8015db4:	9300      	str	r3, [sp, #0]
 8015db6:	465b      	mov	r3, fp
 8015db8:	4622      	mov	r2, r4
 8015dba:	4621      	mov	r1, r4
 8015dbc:	4640      	mov	r0, r8
 8015dbe:	f008 feeb 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
/* layer 49:AVERAGE_POOL_2D */
avg_pooling(&buffer0[44288],4,4,160,4,4,1,1,-128,127,&buffer0[34592]);
 8015dc2:	3ea0      	subs	r6, #160	@ 0xa0
 8015dc4:	9606      	str	r6, [sp, #24]
 8015dc6:	9705      	str	r7, [sp, #20]
 8015dc8:	9504      	str	r5, [sp, #16]
 8015dca:	2301      	movs	r3, #1
 8015dcc:	9303      	str	r3, [sp, #12]
 8015dce:	9302      	str	r3, [sp, #8]
 8015dd0:	9401      	str	r4, [sp, #4]
 8015dd2:	9400      	str	r4, [sp, #0]
 8015dd4:	23a0      	movs	r3, #160	@ 0xa0
 8015dd6:	4622      	mov	r2, r4
 8015dd8:	4621      	mov	r1, r4
 8015dda:	4648      	mov	r0, r9
 8015ddc:	f00b f8f0 	bl	8020fc0 <avg_pooling>
/* layer 50:CONV_2D */
convolve_1x1_s8_fpreq_bitmask(&buffer0[34592],1,1,160,(const q7_t*) weight42,bias42,scales42,-34,1,-128,127,&buffer0[35076],&buffer0[35072],1,1,10,sbuf);
 8015de0:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8015de4:	230a      	movs	r3, #10
 8015de6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015de8:	2301      	movs	r3, #1
 8015dea:	930a      	str	r3, [sp, #40]	@ 0x28
 8015dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8015dee:	f8cd 8020 	str.w	r8, [sp, #32]
 8015df2:	e04b      	b.n	8015e8c <invoke_inf+0xe44>
 8015df4:	08084604 	.word	0x08084604
 8015df8:	20003c44 	.word	0x20003c44
 8015dfc:	08084784 	.word	0x08084784
 8015e00:	0807b004 	.word	0x0807b004
 8015e04:	2000363c 	.word	0x2000363c
 8015e08:	0807b604 	.word	0x0807b604
 8015e0c:	08075f04 	.word	0x08075f04
 8015e10:	2000d5c4 	.word	0x2000d5c4
 8015e14:	20003034 	.word	0x20003034
 8015e18:	08078a84 	.word	0x08078a84
 8015e1c:	0806cd84 	.word	0x0806cd84
 8015e20:	20002eac 	.word	0x20002eac
 8015e24:	0806cf04 	.word	0x0806cf04
 8015e28:	3d018094 	.word	0x3d018094
 8015e2c:	3cb5e0eb 	.word	0x3cb5e0eb
 8015e30:	3cddaad5 	.word	0x3cddaad5
 8015e34:	08063784 	.word	0x08063784
 8015e38:	200028a4 	.word	0x200028a4
 8015e3c:	08063d84 	.word	0x08063d84
 8015e40:	0805e684 	.word	0x0805e684
 8015e44:	20001c9c 	.word	0x20001c9c
 8015e48:	2000229c 	.word	0x2000229c
 8015e4c:	08061204 	.word	0x08061204
 8015e50:	08055504 	.word	0x08055504
 8015e54:	20001b14 	.word	0x20001b14
 8015e58:	08055684 	.word	0x08055684
 8015e5c:	3d3459c4 	.word	0x3d3459c4
 8015e60:	3d06687e 	.word	0x3d06687e
 8015e64:	08047404 	.word	0x08047404
 8015e68:	2000120c 	.word	0x2000120c
 8015e6c:	08047d04 	.word	0x08047d04
 8015e70:	08044284 	.word	0x08044284
 8015e74:	2000ccc4 	.word	0x2000ccc4
 8015e78:	20000904 	.word	0x20000904
 8015e7c:	08045fc4 	.word	0x08045fc4
 8015e80:	0802d804 	.word	0x0802d804
 8015e84:	2000067c 	.word	0x2000067c
 8015e88:	0802da84 	.word	0x0802da84
 8015e8c:	f506 73f2 	add.w	r3, r6, #484	@ 0x1e4
 8015e90:	9307      	str	r3, [sp, #28]
 8015e92:	9706      	str	r7, [sp, #24]
 8015e94:	9505      	str	r5, [sp, #20]
 8015e96:	2301      	movs	r3, #1
 8015e98:	9304      	str	r3, [sp, #16]
 8015e9a:	f06f 0321 	mvn.w	r3, #33	@ 0x21
 8015e9e:	9303      	str	r3, [sp, #12]
 8015ea0:	4b08      	ldr	r3, [pc, #32]	@ (8015ec4 <invoke_inf+0xe7c>)
 8015ea2:	9302      	str	r3, [sp, #8]
 8015ea4:	4b08      	ldr	r3, [pc, #32]	@ (8015ec8 <invoke_inf+0xe80>)
 8015ea6:	9301      	str	r3, [sp, #4]
 8015ea8:	4b08      	ldr	r3, [pc, #32]	@ (8015ecc <invoke_inf+0xe84>)
 8015eaa:	9300      	str	r3, [sp, #0]
 8015eac:	23a0      	movs	r3, #160	@ 0xa0
 8015eae:	2201      	movs	r2, #1
 8015eb0:	4611      	mov	r1, r2
 8015eb2:	4630      	mov	r0, r6
 8015eb4:	f008 fe70 	bl	801eb98 <convolve_1x1_s8_fpreq_bitmask>
}
 8015eb8:	b011      	add	sp, #68	@ 0x44
 8015eba:	ecbd 8b02 	vpop	{d8}
 8015ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ec2:	bf00      	nop
 8015ec4:	0802d7dc 	.word	0x0802d7dc
 8015ec8:	2000cc9c 	.word	0x2000cc9c
 8015ecc:	20000038 	.word	0x20000038

08015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>:
    *sum_3 += tmp;
}

static inline void group_mac_kernel8_4row_fp_uniweight_reuse_output_input(float* sum_0, float* sum_1, float* sum_2, float* sum_3,
           const float* input_0, const float* input_1, const float* input_2, const float* input_3,
           const float* filter) {
 8015ed0:	b4f0      	push	{r4, r5, r6, r7}
 8015ed2:	4684      	mov	ip, r0
 8015ed4:	9804      	ldr	r0, [sp, #16]
 8015ed6:	9f05      	ldr	r7, [sp, #20]
 8015ed8:	9e06      	ldr	r6, [sp, #24]
 8015eda:	9d07      	ldr	r5, [sp, #28]
 8015edc:	9c08      	ldr	r4, [sp, #32]
    float tmp;
    tmp = 0;
    tmp += input_0[0] * filter[0];
 8015ede:	ed90 7a00 	vldr	s14, [r0]
 8015ee2:	edd4 7a00 	vldr	s15, [r4]
 8015ee6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015eea:	eddf 6afe 	vldr	s13, [pc, #1016]	@ 80162e4 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input+0x414>
 8015eee:	ee37 7a26 	vadd.f32	s14, s14, s13
    tmp += input_0[1] * filter[1];
 8015ef2:	edd0 7a01 	vldr	s15, [r0, #4]
 8015ef6:	ed94 6a01 	vldr	s12, [r4, #4]
 8015efa:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015efe:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[2] * filter[2];
 8015f02:	ed90 7a02 	vldr	s14, [r0, #8]
 8015f06:	ed94 6a02 	vldr	s12, [r4, #8]
 8015f0a:	ee27 7a06 	vmul.f32	s14, s14, s12
 8015f0e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[3] * filter[3];
 8015f12:	edd0 7a03 	vldr	s15, [r0, #12]
 8015f16:	ed94 6a03 	vldr	s12, [r4, #12]
 8015f1a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015f1e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[4] * filter[4];
 8015f22:	ed90 7a04 	vldr	s14, [r0, #16]
 8015f26:	ed94 6a04 	vldr	s12, [r4, #16]
 8015f2a:	ee27 7a06 	vmul.f32	s14, s14, s12
 8015f2e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[5] * filter[5];
 8015f32:	edd0 7a05 	vldr	s15, [r0, #20]
 8015f36:	ed94 6a05 	vldr	s12, [r4, #20]
 8015f3a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015f3e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[6] * filter[6];
 8015f42:	ed90 7a06 	vldr	s14, [r0, #24]
 8015f46:	ed94 6a06 	vldr	s12, [r4, #24]
 8015f4a:	ee27 7a06 	vmul.f32	s14, s14, s12
 8015f4e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[7] * filter[7];
 8015f52:	edd0 7a07 	vldr	s15, [r0, #28]
 8015f56:	ed94 6a07 	vldr	s12, [r4, #28]
 8015f5a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015f5e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[8] * filter[8];
 8015f62:	ed90 7a08 	vldr	s14, [r0, #32]
 8015f66:	ed94 6a08 	vldr	s12, [r4, #32]
 8015f6a:	ee27 7a06 	vmul.f32	s14, s14, s12
 8015f6e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[9] * filter[9];
 8015f72:	edd0 7a09 	vldr	s15, [r0, #36]	@ 0x24
 8015f76:	ed94 6a09 	vldr	s12, [r4, #36]	@ 0x24
 8015f7a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015f7e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[10] * filter[10];
 8015f82:	ed90 7a0a 	vldr	s14, [r0, #40]	@ 0x28
 8015f86:	ed94 6a0a 	vldr	s12, [r4, #40]	@ 0x28
 8015f8a:	ee27 7a06 	vmul.f32	s14, s14, s12
 8015f8e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[11] * filter[11];
 8015f92:	edd0 7a0b 	vldr	s15, [r0, #44]	@ 0x2c
 8015f96:	ed94 6a0b 	vldr	s12, [r4, #44]	@ 0x2c
 8015f9a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015f9e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[12] * filter[12];
 8015fa2:	ed90 7a0c 	vldr	s14, [r0, #48]	@ 0x30
 8015fa6:	ed94 6a0c 	vldr	s12, [r4, #48]	@ 0x30
 8015faa:	ee27 7a06 	vmul.f32	s14, s14, s12
 8015fae:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[13] * filter[13];
 8015fb2:	edd0 7a0d 	vldr	s15, [r0, #52]	@ 0x34
 8015fb6:	ed94 6a0d 	vldr	s12, [r4, #52]	@ 0x34
 8015fba:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015fbe:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[14] * filter[14];
 8015fc2:	ed90 7a0e 	vldr	s14, [r0, #56]	@ 0x38
 8015fc6:	ed94 6a0e 	vldr	s12, [r4, #56]	@ 0x38
 8015fca:	ee27 7a06 	vmul.f32	s14, s14, s12
 8015fce:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[15] * filter[15];
 8015fd2:	edd0 7a0f 	vldr	s15, [r0, #60]	@ 0x3c
 8015fd6:	ed94 6a0f 	vldr	s12, [r4, #60]	@ 0x3c
 8015fda:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015fde:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[16] * filter[16];
 8015fe2:	ed90 7a10 	vldr	s14, [r0, #64]	@ 0x40
 8015fe6:	ed94 6a10 	vldr	s12, [r4, #64]	@ 0x40
 8015fea:	ee27 7a06 	vmul.f32	s14, s14, s12
 8015fee:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[17] * filter[17];
 8015ff2:	edd0 7a11 	vldr	s15, [r0, #68]	@ 0x44
 8015ff6:	ed94 6a11 	vldr	s12, [r4, #68]	@ 0x44
 8015ffa:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015ffe:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[18] * filter[18];
 8016002:	ed90 7a12 	vldr	s14, [r0, #72]	@ 0x48
 8016006:	ed94 6a12 	vldr	s12, [r4, #72]	@ 0x48
 801600a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801600e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[19] * filter[19];
 8016012:	edd0 7a13 	vldr	s15, [r0, #76]	@ 0x4c
 8016016:	ed94 6a13 	vldr	s12, [r4, #76]	@ 0x4c
 801601a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801601e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[20] * filter[20];
 8016022:	ed90 7a14 	vldr	s14, [r0, #80]	@ 0x50
 8016026:	ed94 6a14 	vldr	s12, [r4, #80]	@ 0x50
 801602a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801602e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[21] * filter[21];
 8016032:	edd0 7a15 	vldr	s15, [r0, #84]	@ 0x54
 8016036:	ed94 6a15 	vldr	s12, [r4, #84]	@ 0x54
 801603a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801603e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[22] * filter[22];
 8016042:	ed90 7a16 	vldr	s14, [r0, #88]	@ 0x58
 8016046:	ed94 6a16 	vldr	s12, [r4, #88]	@ 0x58
 801604a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801604e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[23] * filter[23];
 8016052:	edd0 7a17 	vldr	s15, [r0, #92]	@ 0x5c
 8016056:	ed94 6a17 	vldr	s12, [r4, #92]	@ 0x5c
 801605a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801605e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[24] * filter[24];
 8016062:	ed90 7a18 	vldr	s14, [r0, #96]	@ 0x60
 8016066:	ed94 6a18 	vldr	s12, [r4, #96]	@ 0x60
 801606a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801606e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[25] * filter[25];
 8016072:	edd0 7a19 	vldr	s15, [r0, #100]	@ 0x64
 8016076:	ed94 6a19 	vldr	s12, [r4, #100]	@ 0x64
 801607a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801607e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[26] * filter[26];
 8016082:	ed90 7a1a 	vldr	s14, [r0, #104]	@ 0x68
 8016086:	ed94 6a1a 	vldr	s12, [r4, #104]	@ 0x68
 801608a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801608e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[27] * filter[27];
 8016092:	edd0 7a1b 	vldr	s15, [r0, #108]	@ 0x6c
 8016096:	ed94 6a1b 	vldr	s12, [r4, #108]	@ 0x6c
 801609a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801609e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[28] * filter[28];
 80160a2:	ed90 7a1c 	vldr	s14, [r0, #112]	@ 0x70
 80160a6:	ed94 6a1c 	vldr	s12, [r4, #112]	@ 0x70
 80160aa:	ee27 7a06 	vmul.f32	s14, s14, s12
 80160ae:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[29] * filter[29];
 80160b2:	edd0 7a1d 	vldr	s15, [r0, #116]	@ 0x74
 80160b6:	ed94 6a1d 	vldr	s12, [r4, #116]	@ 0x74
 80160ba:	ee67 7a86 	vmul.f32	s15, s15, s12
 80160be:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[30] * filter[30];
 80160c2:	ed90 7a1e 	vldr	s14, [r0, #120]	@ 0x78
 80160c6:	ed94 6a1e 	vldr	s12, [r4, #120]	@ 0x78
 80160ca:	ee27 7a06 	vmul.f32	s14, s14, s12
 80160ce:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[31] * filter[31];
 80160d2:	edd0 7a1f 	vldr	s15, [r0, #124]	@ 0x7c
 80160d6:	ed94 6a1f 	vldr	s12, [r4, #124]	@ 0x7c
 80160da:	ee67 7a86 	vmul.f32	s15, s15, s12
 80160de:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[32] * filter[32];
 80160e2:	ed90 7a20 	vldr	s14, [r0, #128]	@ 0x80
 80160e6:	ed94 6a20 	vldr	s12, [r4, #128]	@ 0x80
 80160ea:	ee27 7a06 	vmul.f32	s14, s14, s12
 80160ee:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[33] * filter[33];
 80160f2:	edd0 7a21 	vldr	s15, [r0, #132]	@ 0x84
 80160f6:	ed94 6a21 	vldr	s12, [r4, #132]	@ 0x84
 80160fa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80160fe:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[34] * filter[34];
 8016102:	ed90 7a22 	vldr	s14, [r0, #136]	@ 0x88
 8016106:	ed94 6a22 	vldr	s12, [r4, #136]	@ 0x88
 801610a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801610e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[35] * filter[35];
 8016112:	edd0 7a23 	vldr	s15, [r0, #140]	@ 0x8c
 8016116:	ed94 6a23 	vldr	s12, [r4, #140]	@ 0x8c
 801611a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801611e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[36] * filter[36];
 8016122:	ed90 7a24 	vldr	s14, [r0, #144]	@ 0x90
 8016126:	ed94 6a24 	vldr	s12, [r4, #144]	@ 0x90
 801612a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801612e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[37] * filter[37];
 8016132:	edd0 7a25 	vldr	s15, [r0, #148]	@ 0x94
 8016136:	ed94 6a25 	vldr	s12, [r4, #148]	@ 0x94
 801613a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801613e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[38] * filter[38];
 8016142:	ed90 7a26 	vldr	s14, [r0, #152]	@ 0x98
 8016146:	ed94 6a26 	vldr	s12, [r4, #152]	@ 0x98
 801614a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801614e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[39] * filter[39];
 8016152:	edd0 7a27 	vldr	s15, [r0, #156]	@ 0x9c
 8016156:	ed94 6a27 	vldr	s12, [r4, #156]	@ 0x9c
 801615a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801615e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[40] * filter[40];
 8016162:	ed90 7a28 	vldr	s14, [r0, #160]	@ 0xa0
 8016166:	ed94 6a28 	vldr	s12, [r4, #160]	@ 0xa0
 801616a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801616e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[41] * filter[41];
 8016172:	edd0 7a29 	vldr	s15, [r0, #164]	@ 0xa4
 8016176:	ed94 6a29 	vldr	s12, [r4, #164]	@ 0xa4
 801617a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801617e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[42] * filter[42];
 8016182:	ed90 7a2a 	vldr	s14, [r0, #168]	@ 0xa8
 8016186:	ed94 6a2a 	vldr	s12, [r4, #168]	@ 0xa8
 801618a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801618e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[43] * filter[43];
 8016192:	edd0 7a2b 	vldr	s15, [r0, #172]	@ 0xac
 8016196:	ed94 6a2b 	vldr	s12, [r4, #172]	@ 0xac
 801619a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801619e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[44] * filter[44];
 80161a2:	ed90 7a2c 	vldr	s14, [r0, #176]	@ 0xb0
 80161a6:	ed94 6a2c 	vldr	s12, [r4, #176]	@ 0xb0
 80161aa:	ee27 7a06 	vmul.f32	s14, s14, s12
 80161ae:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[45] * filter[45];
 80161b2:	edd0 7a2d 	vldr	s15, [r0, #180]	@ 0xb4
 80161b6:	ed94 6a2d 	vldr	s12, [r4, #180]	@ 0xb4
 80161ba:	ee67 7a86 	vmul.f32	s15, s15, s12
 80161be:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[46] * filter[46];
 80161c2:	ed90 7a2e 	vldr	s14, [r0, #184]	@ 0xb8
 80161c6:	ed94 6a2e 	vldr	s12, [r4, #184]	@ 0xb8
 80161ca:	ee27 7a06 	vmul.f32	s14, s14, s12
 80161ce:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[47] * filter[47];
 80161d2:	edd0 7a2f 	vldr	s15, [r0, #188]	@ 0xbc
 80161d6:	ed94 6a2f 	vldr	s12, [r4, #188]	@ 0xbc
 80161da:	ee67 7a86 	vmul.f32	s15, s15, s12
 80161de:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[48] * filter[48];
 80161e2:	ed90 7a30 	vldr	s14, [r0, #192]	@ 0xc0
 80161e6:	ed94 6a30 	vldr	s12, [r4, #192]	@ 0xc0
 80161ea:	ee27 7a06 	vmul.f32	s14, s14, s12
 80161ee:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[49] * filter[49];
 80161f2:	edd0 7a31 	vldr	s15, [r0, #196]	@ 0xc4
 80161f6:	ed94 6a31 	vldr	s12, [r4, #196]	@ 0xc4
 80161fa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80161fe:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[50] * filter[50];
 8016202:	ed90 7a32 	vldr	s14, [r0, #200]	@ 0xc8
 8016206:	ed94 6a32 	vldr	s12, [r4, #200]	@ 0xc8
 801620a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801620e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[51] * filter[51];
 8016212:	edd0 7a33 	vldr	s15, [r0, #204]	@ 0xcc
 8016216:	ed94 6a33 	vldr	s12, [r4, #204]	@ 0xcc
 801621a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801621e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[52] * filter[52];
 8016222:	ed90 7a34 	vldr	s14, [r0, #208]	@ 0xd0
 8016226:	ed94 6a34 	vldr	s12, [r4, #208]	@ 0xd0
 801622a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801622e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[53] * filter[53];
 8016232:	edd0 7a35 	vldr	s15, [r0, #212]	@ 0xd4
 8016236:	ed94 6a35 	vldr	s12, [r4, #212]	@ 0xd4
 801623a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801623e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[54] * filter[54];
 8016242:	ed90 7a36 	vldr	s14, [r0, #216]	@ 0xd8
 8016246:	ed94 6a36 	vldr	s12, [r4, #216]	@ 0xd8
 801624a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801624e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[55] * filter[55];
 8016252:	edd0 7a37 	vldr	s15, [r0, #220]	@ 0xdc
 8016256:	ed94 6a37 	vldr	s12, [r4, #220]	@ 0xdc
 801625a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801625e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[56] * filter[56];
 8016262:	ed90 7a38 	vldr	s14, [r0, #224]	@ 0xe0
 8016266:	ed94 6a38 	vldr	s12, [r4, #224]	@ 0xe0
 801626a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801626e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[57] * filter[57];
 8016272:	edd0 7a39 	vldr	s15, [r0, #228]	@ 0xe4
 8016276:	ed94 6a39 	vldr	s12, [r4, #228]	@ 0xe4
 801627a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801627e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[58] * filter[58];
 8016282:	ed90 7a3a 	vldr	s14, [r0, #232]	@ 0xe8
 8016286:	ed94 6a3a 	vldr	s12, [r4, #232]	@ 0xe8
 801628a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801628e:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[59] * filter[59];
 8016292:	edd0 7a3b 	vldr	s15, [r0, #236]	@ 0xec
 8016296:	ed94 6a3b 	vldr	s12, [r4, #236]	@ 0xec
 801629a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801629e:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[60] * filter[60];
 80162a2:	ed90 7a3c 	vldr	s14, [r0, #240]	@ 0xf0
 80162a6:	ed94 6a3c 	vldr	s12, [r4, #240]	@ 0xf0
 80162aa:	ee27 7a06 	vmul.f32	s14, s14, s12
 80162ae:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[61] * filter[61];
 80162b2:	edd0 7a3d 	vldr	s15, [r0, #244]	@ 0xf4
 80162b6:	ed94 6a3d 	vldr	s12, [r4, #244]	@ 0xf4
 80162ba:	ee67 7a86 	vmul.f32	s15, s15, s12
 80162be:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_0[62] * filter[62];
 80162c2:	ed90 7a3e 	vldr	s14, [r0, #248]	@ 0xf8
 80162c6:	ed94 6a3e 	vldr	s12, [r4, #248]	@ 0xf8
 80162ca:	ee27 7a06 	vmul.f32	s14, s14, s12
 80162ce:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_0[63] * filter[63];
 80162d2:	edd0 7a3f 	vldr	s15, [r0, #252]	@ 0xfc
 80162d6:	ed94 6a3f 	vldr	s12, [r4, #252]	@ 0xfc
 80162da:	ee67 7a86 	vmul.f32	s15, s15, s12
 80162de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80162e2:	e001      	b.n	80162e8 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input+0x418>
 80162e4:	00000000 	.word	0x00000000
    *sum_0 += tmp;
 80162e8:	ed9c 7a00 	vldr	s14, [ip]
 80162ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80162f0:	edcc 7a00 	vstr	s15, [ip]
    tmp = 0;
    tmp += input_1[0] * filter[0];
 80162f4:	ed97 7a00 	vldr	s14, [r7]
 80162f8:	edd4 7a00 	vldr	s15, [r4]
 80162fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016300:	ee37 7a26 	vadd.f32	s14, s14, s13
    tmp += input_1[1] * filter[1];
 8016304:	edd7 7a01 	vldr	s15, [r7, #4]
 8016308:	ed94 6a01 	vldr	s12, [r4, #4]
 801630c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016310:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[2] * filter[2];
 8016314:	ed97 7a02 	vldr	s14, [r7, #8]
 8016318:	ed94 6a02 	vldr	s12, [r4, #8]
 801631c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016320:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[3] * filter[3];
 8016324:	edd7 7a03 	vldr	s15, [r7, #12]
 8016328:	ed94 6a03 	vldr	s12, [r4, #12]
 801632c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016330:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[4] * filter[4];
 8016334:	ed97 7a04 	vldr	s14, [r7, #16]
 8016338:	ed94 6a04 	vldr	s12, [r4, #16]
 801633c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016340:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[5] * filter[5];
 8016344:	edd7 7a05 	vldr	s15, [r7, #20]
 8016348:	ed94 6a05 	vldr	s12, [r4, #20]
 801634c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016350:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[6] * filter[6];
 8016354:	ed97 7a06 	vldr	s14, [r7, #24]
 8016358:	ed94 6a06 	vldr	s12, [r4, #24]
 801635c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016360:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[7] * filter[7];
 8016364:	edd7 7a07 	vldr	s15, [r7, #28]
 8016368:	ed94 6a07 	vldr	s12, [r4, #28]
 801636c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016370:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[8] * filter[8];
 8016374:	ed97 7a08 	vldr	s14, [r7, #32]
 8016378:	ed94 6a08 	vldr	s12, [r4, #32]
 801637c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016380:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[9] * filter[9];
 8016384:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8016388:	ed94 6a09 	vldr	s12, [r4, #36]	@ 0x24
 801638c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016390:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[10] * filter[10];
 8016394:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8016398:	ed94 6a0a 	vldr	s12, [r4, #40]	@ 0x28
 801639c:	ee27 7a06 	vmul.f32	s14, s14, s12
 80163a0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[11] * filter[11];
 80163a4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80163a8:	ed94 6a0b 	vldr	s12, [r4, #44]	@ 0x2c
 80163ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 80163b0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[12] * filter[12];
 80163b4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80163b8:	ed94 6a0c 	vldr	s12, [r4, #48]	@ 0x30
 80163bc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80163c0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[13] * filter[13];
 80163c4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80163c8:	ed94 6a0d 	vldr	s12, [r4, #52]	@ 0x34
 80163cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80163d0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[14] * filter[14];
 80163d4:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80163d8:	ed94 6a0e 	vldr	s12, [r4, #56]	@ 0x38
 80163dc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80163e0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[15] * filter[15];
 80163e4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80163e8:	ed94 6a0f 	vldr	s12, [r4, #60]	@ 0x3c
 80163ec:	ee67 7a86 	vmul.f32	s15, s15, s12
 80163f0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[16] * filter[16];
 80163f4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80163f8:	ed94 6a10 	vldr	s12, [r4, #64]	@ 0x40
 80163fc:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016400:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[17] * filter[17];
 8016404:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8016408:	ed94 6a11 	vldr	s12, [r4, #68]	@ 0x44
 801640c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016410:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[18] * filter[18];
 8016414:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8016418:	ed94 6a12 	vldr	s12, [r4, #72]	@ 0x48
 801641c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016420:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[19] * filter[19];
 8016424:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8016428:	ed94 6a13 	vldr	s12, [r4, #76]	@ 0x4c
 801642c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016430:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[20] * filter[20];
 8016434:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8016438:	ed94 6a14 	vldr	s12, [r4, #80]	@ 0x50
 801643c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016440:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[21] * filter[21];
 8016444:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8016448:	ed94 6a15 	vldr	s12, [r4, #84]	@ 0x54
 801644c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016450:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[22] * filter[22];
 8016454:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8016458:	ed94 6a16 	vldr	s12, [r4, #88]	@ 0x58
 801645c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016460:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[23] * filter[23];
 8016464:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8016468:	ed94 6a17 	vldr	s12, [r4, #92]	@ 0x5c
 801646c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016470:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[24] * filter[24];
 8016474:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8016478:	ed94 6a18 	vldr	s12, [r4, #96]	@ 0x60
 801647c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016480:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[25] * filter[25];
 8016484:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8016488:	ed94 6a19 	vldr	s12, [r4, #100]	@ 0x64
 801648c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016490:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[26] * filter[26];
 8016494:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8016498:	ed94 6a1a 	vldr	s12, [r4, #104]	@ 0x68
 801649c:	ee27 7a06 	vmul.f32	s14, s14, s12
 80164a0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[27] * filter[27];
 80164a4:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80164a8:	ed94 6a1b 	vldr	s12, [r4, #108]	@ 0x6c
 80164ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 80164b0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[28] * filter[28];
 80164b4:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80164b8:	ed94 6a1c 	vldr	s12, [r4, #112]	@ 0x70
 80164bc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80164c0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[29] * filter[29];
 80164c4:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80164c8:	ed94 6a1d 	vldr	s12, [r4, #116]	@ 0x74
 80164cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80164d0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[30] * filter[30];
 80164d4:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 80164d8:	ed94 6a1e 	vldr	s12, [r4, #120]	@ 0x78
 80164dc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80164e0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[31] * filter[31];
 80164e4:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80164e8:	ed94 6a1f 	vldr	s12, [r4, #124]	@ 0x7c
 80164ec:	ee67 7a86 	vmul.f32	s15, s15, s12
 80164f0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[32] * filter[32];
 80164f4:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80164f8:	ed94 6a20 	vldr	s12, [r4, #128]	@ 0x80
 80164fc:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016500:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[33] * filter[33];
 8016504:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8016508:	ed94 6a21 	vldr	s12, [r4, #132]	@ 0x84
 801650c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016510:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[34] * filter[34];
 8016514:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8016518:	ed94 6a22 	vldr	s12, [r4, #136]	@ 0x88
 801651c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016520:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[35] * filter[35];
 8016524:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8016528:	ed94 6a23 	vldr	s12, [r4, #140]	@ 0x8c
 801652c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016530:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[36] * filter[36];
 8016534:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8016538:	ed94 6a24 	vldr	s12, [r4, #144]	@ 0x90
 801653c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016540:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[37] * filter[37];
 8016544:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8016548:	ed94 6a25 	vldr	s12, [r4, #148]	@ 0x94
 801654c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016550:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[38] * filter[38];
 8016554:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8016558:	ed94 6a26 	vldr	s12, [r4, #152]	@ 0x98
 801655c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016560:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[39] * filter[39];
 8016564:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8016568:	ed94 6a27 	vldr	s12, [r4, #156]	@ 0x9c
 801656c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016570:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[40] * filter[40];
 8016574:	ed97 7a28 	vldr	s14, [r7, #160]	@ 0xa0
 8016578:	ed94 6a28 	vldr	s12, [r4, #160]	@ 0xa0
 801657c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016580:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[41] * filter[41];
 8016584:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8016588:	ed94 6a29 	vldr	s12, [r4, #164]	@ 0xa4
 801658c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016590:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[42] * filter[42];
 8016594:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 8016598:	ed94 6a2a 	vldr	s12, [r4, #168]	@ 0xa8
 801659c:	ee27 7a06 	vmul.f32	s14, s14, s12
 80165a0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[43] * filter[43];
 80165a4:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80165a8:	ed94 6a2b 	vldr	s12, [r4, #172]	@ 0xac
 80165ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 80165b0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[44] * filter[44];
 80165b4:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80165b8:	ed94 6a2c 	vldr	s12, [r4, #176]	@ 0xb0
 80165bc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80165c0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[45] * filter[45];
 80165c4:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80165c8:	ed94 6a2d 	vldr	s12, [r4, #180]	@ 0xb4
 80165cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80165d0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[46] * filter[46];
 80165d4:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80165d8:	ed94 6a2e 	vldr	s12, [r4, #184]	@ 0xb8
 80165dc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80165e0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[47] * filter[47];
 80165e4:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 80165e8:	ed94 6a2f 	vldr	s12, [r4, #188]	@ 0xbc
 80165ec:	ee67 7a86 	vmul.f32	s15, s15, s12
 80165f0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[48] * filter[48];
 80165f4:	ed97 7a30 	vldr	s14, [r7, #192]	@ 0xc0
 80165f8:	ed94 6a30 	vldr	s12, [r4, #192]	@ 0xc0
 80165fc:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016600:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[49] * filter[49];
 8016604:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8016608:	ed94 6a31 	vldr	s12, [r4, #196]	@ 0xc4
 801660c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016610:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[50] * filter[50];
 8016614:	ed97 7a32 	vldr	s14, [r7, #200]	@ 0xc8
 8016618:	ed94 6a32 	vldr	s12, [r4, #200]	@ 0xc8
 801661c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016620:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[51] * filter[51];
 8016624:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8016628:	ed94 6a33 	vldr	s12, [r4, #204]	@ 0xcc
 801662c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016630:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[52] * filter[52];
 8016634:	ed97 7a34 	vldr	s14, [r7, #208]	@ 0xd0
 8016638:	ed94 6a34 	vldr	s12, [r4, #208]	@ 0xd0
 801663c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016640:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[53] * filter[53];
 8016644:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8016648:	ed94 6a35 	vldr	s12, [r4, #212]	@ 0xd4
 801664c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016650:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[54] * filter[54];
 8016654:	ed97 7a36 	vldr	s14, [r7, #216]	@ 0xd8
 8016658:	ed94 6a36 	vldr	s12, [r4, #216]	@ 0xd8
 801665c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016660:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[55] * filter[55];
 8016664:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8016668:	ed94 6a37 	vldr	s12, [r4, #220]	@ 0xdc
 801666c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016670:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[56] * filter[56];
 8016674:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 8016678:	ed94 6a38 	vldr	s12, [r4, #224]	@ 0xe0
 801667c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016680:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[57] * filter[57];
 8016684:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8016688:	ed94 6a39 	vldr	s12, [r4, #228]	@ 0xe4
 801668c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016690:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[58] * filter[58];
 8016694:	ed97 7a3a 	vldr	s14, [r7, #232]	@ 0xe8
 8016698:	ed94 6a3a 	vldr	s12, [r4, #232]	@ 0xe8
 801669c:	ee27 7a06 	vmul.f32	s14, s14, s12
 80166a0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[59] * filter[59];
 80166a4:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 80166a8:	ed94 6a3b 	vldr	s12, [r4, #236]	@ 0xec
 80166ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 80166b0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[60] * filter[60];
 80166b4:	ed97 7a3c 	vldr	s14, [r7, #240]	@ 0xf0
 80166b8:	ed94 6a3c 	vldr	s12, [r4, #240]	@ 0xf0
 80166bc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80166c0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[61] * filter[61];
 80166c4:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 80166c8:	ed94 6a3d 	vldr	s12, [r4, #244]	@ 0xf4
 80166cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80166d0:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_1[62] * filter[62];
 80166d4:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 80166d8:	ed94 6a3e 	vldr	s12, [r4, #248]	@ 0xf8
 80166dc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80166e0:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_1[63] * filter[63];
 80166e4:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 80166e8:	ed94 6a3f 	vldr	s12, [r4, #252]	@ 0xfc
 80166ec:	ee67 7a86 	vmul.f32	s15, s15, s12
 80166f0:	ee77 7a87 	vadd.f32	s15, s15, s14
    *sum_1 += tmp;
 80166f4:	ed91 7a00 	vldr	s14, [r1]
 80166f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80166fc:	edc1 7a00 	vstr	s15, [r1]
    tmp = 0;
    tmp += input_2[0] * filter[0];
 8016700:	ed96 7a00 	vldr	s14, [r6]
 8016704:	edd4 7a00 	vldr	s15, [r4]
 8016708:	ee27 7a27 	vmul.f32	s14, s14, s15
 801670c:	ee37 7a26 	vadd.f32	s14, s14, s13
    tmp += input_2[1] * filter[1];
 8016710:	edd6 7a01 	vldr	s15, [r6, #4]
 8016714:	ed94 6a01 	vldr	s12, [r4, #4]
 8016718:	ee67 7a86 	vmul.f32	s15, s15, s12
 801671c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[2] * filter[2];
 8016720:	ed96 7a02 	vldr	s14, [r6, #8]
 8016724:	ed94 6a02 	vldr	s12, [r4, #8]
 8016728:	ee27 7a06 	vmul.f32	s14, s14, s12
 801672c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[3] * filter[3];
 8016730:	edd6 7a03 	vldr	s15, [r6, #12]
 8016734:	ed94 6a03 	vldr	s12, [r4, #12]
 8016738:	ee67 7a86 	vmul.f32	s15, s15, s12
 801673c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[4] * filter[4];
 8016740:	ed96 7a04 	vldr	s14, [r6, #16]
 8016744:	ed94 6a04 	vldr	s12, [r4, #16]
 8016748:	ee27 7a06 	vmul.f32	s14, s14, s12
 801674c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[5] * filter[5];
 8016750:	edd6 7a05 	vldr	s15, [r6, #20]
 8016754:	ed94 6a05 	vldr	s12, [r4, #20]
 8016758:	ee67 7a86 	vmul.f32	s15, s15, s12
 801675c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[6] * filter[6];
 8016760:	ed96 7a06 	vldr	s14, [r6, #24]
 8016764:	ed94 6a06 	vldr	s12, [r4, #24]
 8016768:	ee27 7a06 	vmul.f32	s14, s14, s12
 801676c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[7] * filter[7];
 8016770:	edd6 7a07 	vldr	s15, [r6, #28]
 8016774:	ed94 6a07 	vldr	s12, [r4, #28]
 8016778:	ee67 7a86 	vmul.f32	s15, s15, s12
 801677c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[8] * filter[8];
 8016780:	ed96 7a08 	vldr	s14, [r6, #32]
 8016784:	ed94 6a08 	vldr	s12, [r4, #32]
 8016788:	ee27 7a06 	vmul.f32	s14, s14, s12
 801678c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[9] * filter[9];
 8016790:	edd6 7a09 	vldr	s15, [r6, #36]	@ 0x24
 8016794:	ed94 6a09 	vldr	s12, [r4, #36]	@ 0x24
 8016798:	ee67 7a86 	vmul.f32	s15, s15, s12
 801679c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[10] * filter[10];
 80167a0:	ed96 7a0a 	vldr	s14, [r6, #40]	@ 0x28
 80167a4:	ed94 6a0a 	vldr	s12, [r4, #40]	@ 0x28
 80167a8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80167ac:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[11] * filter[11];
 80167b0:	edd6 7a0b 	vldr	s15, [r6, #44]	@ 0x2c
 80167b4:	ed94 6a0b 	vldr	s12, [r4, #44]	@ 0x2c
 80167b8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80167bc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[12] * filter[12];
 80167c0:	ed96 7a0c 	vldr	s14, [r6, #48]	@ 0x30
 80167c4:	ed94 6a0c 	vldr	s12, [r4, #48]	@ 0x30
 80167c8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80167cc:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[13] * filter[13];
 80167d0:	edd6 7a0d 	vldr	s15, [r6, #52]	@ 0x34
 80167d4:	ed94 6a0d 	vldr	s12, [r4, #52]	@ 0x34
 80167d8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80167dc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[14] * filter[14];
 80167e0:	ed96 7a0e 	vldr	s14, [r6, #56]	@ 0x38
 80167e4:	ed94 6a0e 	vldr	s12, [r4, #56]	@ 0x38
 80167e8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80167ec:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[15] * filter[15];
 80167f0:	edd6 7a0f 	vldr	s15, [r6, #60]	@ 0x3c
 80167f4:	ed94 6a0f 	vldr	s12, [r4, #60]	@ 0x3c
 80167f8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80167fc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[16] * filter[16];
 8016800:	ed96 7a10 	vldr	s14, [r6, #64]	@ 0x40
 8016804:	ed94 6a10 	vldr	s12, [r4, #64]	@ 0x40
 8016808:	ee27 7a06 	vmul.f32	s14, s14, s12
 801680c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[17] * filter[17];
 8016810:	edd6 7a11 	vldr	s15, [r6, #68]	@ 0x44
 8016814:	ed94 6a11 	vldr	s12, [r4, #68]	@ 0x44
 8016818:	ee67 7a86 	vmul.f32	s15, s15, s12
 801681c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[18] * filter[18];
 8016820:	ed96 7a12 	vldr	s14, [r6, #72]	@ 0x48
 8016824:	ed94 6a12 	vldr	s12, [r4, #72]	@ 0x48
 8016828:	ee27 7a06 	vmul.f32	s14, s14, s12
 801682c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[19] * filter[19];
 8016830:	edd6 7a13 	vldr	s15, [r6, #76]	@ 0x4c
 8016834:	ed94 6a13 	vldr	s12, [r4, #76]	@ 0x4c
 8016838:	ee67 7a86 	vmul.f32	s15, s15, s12
 801683c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[20] * filter[20];
 8016840:	ed96 7a14 	vldr	s14, [r6, #80]	@ 0x50
 8016844:	ed94 6a14 	vldr	s12, [r4, #80]	@ 0x50
 8016848:	ee27 7a06 	vmul.f32	s14, s14, s12
 801684c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[21] * filter[21];
 8016850:	edd6 7a15 	vldr	s15, [r6, #84]	@ 0x54
 8016854:	ed94 6a15 	vldr	s12, [r4, #84]	@ 0x54
 8016858:	ee67 7a86 	vmul.f32	s15, s15, s12
 801685c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[22] * filter[22];
 8016860:	ed96 7a16 	vldr	s14, [r6, #88]	@ 0x58
 8016864:	ed94 6a16 	vldr	s12, [r4, #88]	@ 0x58
 8016868:	ee27 7a06 	vmul.f32	s14, s14, s12
 801686c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[23] * filter[23];
 8016870:	edd6 7a17 	vldr	s15, [r6, #92]	@ 0x5c
 8016874:	ed94 6a17 	vldr	s12, [r4, #92]	@ 0x5c
 8016878:	ee67 7a86 	vmul.f32	s15, s15, s12
 801687c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[24] * filter[24];
 8016880:	ed96 7a18 	vldr	s14, [r6, #96]	@ 0x60
 8016884:	ed94 6a18 	vldr	s12, [r4, #96]	@ 0x60
 8016888:	ee27 7a06 	vmul.f32	s14, s14, s12
 801688c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[25] * filter[25];
 8016890:	edd6 7a19 	vldr	s15, [r6, #100]	@ 0x64
 8016894:	ed94 6a19 	vldr	s12, [r4, #100]	@ 0x64
 8016898:	ee67 7a86 	vmul.f32	s15, s15, s12
 801689c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[26] * filter[26];
 80168a0:	ed96 7a1a 	vldr	s14, [r6, #104]	@ 0x68
 80168a4:	ed94 6a1a 	vldr	s12, [r4, #104]	@ 0x68
 80168a8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80168ac:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[27] * filter[27];
 80168b0:	edd6 7a1b 	vldr	s15, [r6, #108]	@ 0x6c
 80168b4:	ed94 6a1b 	vldr	s12, [r4, #108]	@ 0x6c
 80168b8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80168bc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[28] * filter[28];
 80168c0:	ed96 7a1c 	vldr	s14, [r6, #112]	@ 0x70
 80168c4:	ed94 6a1c 	vldr	s12, [r4, #112]	@ 0x70
 80168c8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80168cc:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[29] * filter[29];
 80168d0:	edd6 7a1d 	vldr	s15, [r6, #116]	@ 0x74
 80168d4:	ed94 6a1d 	vldr	s12, [r4, #116]	@ 0x74
 80168d8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80168dc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[30] * filter[30];
 80168e0:	ed96 7a1e 	vldr	s14, [r6, #120]	@ 0x78
 80168e4:	ed94 6a1e 	vldr	s12, [r4, #120]	@ 0x78
 80168e8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80168ec:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[31] * filter[31];
 80168f0:	edd6 7a1f 	vldr	s15, [r6, #124]	@ 0x7c
 80168f4:	ed94 6a1f 	vldr	s12, [r4, #124]	@ 0x7c
 80168f8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80168fc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[32] * filter[32];
 8016900:	ed96 7a20 	vldr	s14, [r6, #128]	@ 0x80
 8016904:	ed94 6a20 	vldr	s12, [r4, #128]	@ 0x80
 8016908:	ee27 7a06 	vmul.f32	s14, s14, s12
 801690c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[33] * filter[33];
 8016910:	edd6 7a21 	vldr	s15, [r6, #132]	@ 0x84
 8016914:	ed94 6a21 	vldr	s12, [r4, #132]	@ 0x84
 8016918:	ee67 7a86 	vmul.f32	s15, s15, s12
 801691c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[34] * filter[34];
 8016920:	ed96 7a22 	vldr	s14, [r6, #136]	@ 0x88
 8016924:	ed94 6a22 	vldr	s12, [r4, #136]	@ 0x88
 8016928:	ee27 7a06 	vmul.f32	s14, s14, s12
 801692c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[35] * filter[35];
 8016930:	edd6 7a23 	vldr	s15, [r6, #140]	@ 0x8c
 8016934:	ed94 6a23 	vldr	s12, [r4, #140]	@ 0x8c
 8016938:	ee67 7a86 	vmul.f32	s15, s15, s12
 801693c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[36] * filter[36];
 8016940:	ed96 7a24 	vldr	s14, [r6, #144]	@ 0x90
 8016944:	ed94 6a24 	vldr	s12, [r4, #144]	@ 0x90
 8016948:	ee27 7a06 	vmul.f32	s14, s14, s12
 801694c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[37] * filter[37];
 8016950:	edd6 7a25 	vldr	s15, [r6, #148]	@ 0x94
 8016954:	ed94 6a25 	vldr	s12, [r4, #148]	@ 0x94
 8016958:	ee67 7a86 	vmul.f32	s15, s15, s12
 801695c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[38] * filter[38];
 8016960:	ed96 7a26 	vldr	s14, [r6, #152]	@ 0x98
 8016964:	ed94 6a26 	vldr	s12, [r4, #152]	@ 0x98
 8016968:	ee27 7a06 	vmul.f32	s14, s14, s12
 801696c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[39] * filter[39];
 8016970:	edd6 7a27 	vldr	s15, [r6, #156]	@ 0x9c
 8016974:	ed94 6a27 	vldr	s12, [r4, #156]	@ 0x9c
 8016978:	ee67 7a86 	vmul.f32	s15, s15, s12
 801697c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[40] * filter[40];
 8016980:	ed96 7a28 	vldr	s14, [r6, #160]	@ 0xa0
 8016984:	ed94 6a28 	vldr	s12, [r4, #160]	@ 0xa0
 8016988:	ee27 7a06 	vmul.f32	s14, s14, s12
 801698c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[41] * filter[41];
 8016990:	edd6 7a29 	vldr	s15, [r6, #164]	@ 0xa4
 8016994:	ed94 6a29 	vldr	s12, [r4, #164]	@ 0xa4
 8016998:	ee67 7a86 	vmul.f32	s15, s15, s12
 801699c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[42] * filter[42];
 80169a0:	ed96 7a2a 	vldr	s14, [r6, #168]	@ 0xa8
 80169a4:	ed94 6a2a 	vldr	s12, [r4, #168]	@ 0xa8
 80169a8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80169ac:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[43] * filter[43];
 80169b0:	edd6 7a2b 	vldr	s15, [r6, #172]	@ 0xac
 80169b4:	ed94 6a2b 	vldr	s12, [r4, #172]	@ 0xac
 80169b8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80169bc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[44] * filter[44];
 80169c0:	ed96 7a2c 	vldr	s14, [r6, #176]	@ 0xb0
 80169c4:	ed94 6a2c 	vldr	s12, [r4, #176]	@ 0xb0
 80169c8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80169cc:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[45] * filter[45];
 80169d0:	edd6 7a2d 	vldr	s15, [r6, #180]	@ 0xb4
 80169d4:	ed94 6a2d 	vldr	s12, [r4, #180]	@ 0xb4
 80169d8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80169dc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[46] * filter[46];
 80169e0:	ed96 7a2e 	vldr	s14, [r6, #184]	@ 0xb8
 80169e4:	ed94 6a2e 	vldr	s12, [r4, #184]	@ 0xb8
 80169e8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80169ec:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[47] * filter[47];
 80169f0:	edd6 7a2f 	vldr	s15, [r6, #188]	@ 0xbc
 80169f4:	ed94 6a2f 	vldr	s12, [r4, #188]	@ 0xbc
 80169f8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80169fc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[48] * filter[48];
 8016a00:	ed96 7a30 	vldr	s14, [r6, #192]	@ 0xc0
 8016a04:	ed94 6a30 	vldr	s12, [r4, #192]	@ 0xc0
 8016a08:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016a0c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[49] * filter[49];
 8016a10:	edd6 7a31 	vldr	s15, [r6, #196]	@ 0xc4
 8016a14:	ed94 6a31 	vldr	s12, [r4, #196]	@ 0xc4
 8016a18:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016a1c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[50] * filter[50];
 8016a20:	ed96 7a32 	vldr	s14, [r6, #200]	@ 0xc8
 8016a24:	ed94 6a32 	vldr	s12, [r4, #200]	@ 0xc8
 8016a28:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016a2c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[51] * filter[51];
 8016a30:	edd6 7a33 	vldr	s15, [r6, #204]	@ 0xcc
 8016a34:	ed94 6a33 	vldr	s12, [r4, #204]	@ 0xcc
 8016a38:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016a3c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[52] * filter[52];
 8016a40:	ed96 7a34 	vldr	s14, [r6, #208]	@ 0xd0
 8016a44:	ed94 6a34 	vldr	s12, [r4, #208]	@ 0xd0
 8016a48:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016a4c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[53] * filter[53];
 8016a50:	edd6 7a35 	vldr	s15, [r6, #212]	@ 0xd4
 8016a54:	ed94 6a35 	vldr	s12, [r4, #212]	@ 0xd4
 8016a58:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016a5c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[54] * filter[54];
 8016a60:	ed96 7a36 	vldr	s14, [r6, #216]	@ 0xd8
 8016a64:	ed94 6a36 	vldr	s12, [r4, #216]	@ 0xd8
 8016a68:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016a6c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[55] * filter[55];
 8016a70:	edd6 7a37 	vldr	s15, [r6, #220]	@ 0xdc
 8016a74:	ed94 6a37 	vldr	s12, [r4, #220]	@ 0xdc
 8016a78:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016a7c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[56] * filter[56];
 8016a80:	ed96 7a38 	vldr	s14, [r6, #224]	@ 0xe0
 8016a84:	ed94 6a38 	vldr	s12, [r4, #224]	@ 0xe0
 8016a88:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016a8c:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[57] * filter[57];
 8016a90:	edd6 7a39 	vldr	s15, [r6, #228]	@ 0xe4
 8016a94:	ed94 6a39 	vldr	s12, [r4, #228]	@ 0xe4
 8016a98:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016a9c:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[58] * filter[58];
 8016aa0:	ed96 7a3a 	vldr	s14, [r6, #232]	@ 0xe8
 8016aa4:	ed94 6a3a 	vldr	s12, [r4, #232]	@ 0xe8
 8016aa8:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016aac:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[59] * filter[59];
 8016ab0:	edd6 7a3b 	vldr	s15, [r6, #236]	@ 0xec
 8016ab4:	ed94 6a3b 	vldr	s12, [r4, #236]	@ 0xec
 8016ab8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016abc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[60] * filter[60];
 8016ac0:	ed96 7a3c 	vldr	s14, [r6, #240]	@ 0xf0
 8016ac4:	ed94 6a3c 	vldr	s12, [r4, #240]	@ 0xf0
 8016ac8:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016acc:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[61] * filter[61];
 8016ad0:	edd6 7a3d 	vldr	s15, [r6, #244]	@ 0xf4
 8016ad4:	ed94 6a3d 	vldr	s12, [r4, #244]	@ 0xf4
 8016ad8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016adc:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_2[62] * filter[62];
 8016ae0:	ed96 7a3e 	vldr	s14, [r6, #248]	@ 0xf8
 8016ae4:	ed94 6a3e 	vldr	s12, [r4, #248]	@ 0xf8
 8016ae8:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016aec:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_2[63] * filter[63];
 8016af0:	edd6 7a3f 	vldr	s15, [r6, #252]	@ 0xfc
 8016af4:	ed94 6a3f 	vldr	s12, [r4, #252]	@ 0xfc
 8016af8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016afc:	ee77 7a87 	vadd.f32	s15, s15, s14
    *sum_2 += tmp;
 8016b00:	ed92 7a00 	vldr	s14, [r2]
 8016b04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016b08:	edc2 7a00 	vstr	s15, [r2]
    tmp = 0;
    tmp += input_3[0] * filter[0];
 8016b0c:	ed95 7a00 	vldr	s14, [r5]
 8016b10:	edd4 7a00 	vldr	s15, [r4]
 8016b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016b18:	ee37 7a26 	vadd.f32	s14, s14, s13
    tmp += input_3[1] * filter[1];
 8016b1c:	edd5 7a01 	vldr	s15, [r5, #4]
 8016b20:	edd4 6a01 	vldr	s13, [r4, #4]
 8016b24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016b28:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[2] * filter[2];
 8016b2c:	ed95 7a02 	vldr	s14, [r5, #8]
 8016b30:	edd4 6a02 	vldr	s13, [r4, #8]
 8016b34:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016b38:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[3] * filter[3];
 8016b3c:	edd5 7a03 	vldr	s15, [r5, #12]
 8016b40:	edd4 6a03 	vldr	s13, [r4, #12]
 8016b44:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016b48:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[4] * filter[4];
 8016b4c:	ed95 7a04 	vldr	s14, [r5, #16]
 8016b50:	edd4 6a04 	vldr	s13, [r4, #16]
 8016b54:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016b58:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[5] * filter[5];
 8016b5c:	edd5 7a05 	vldr	s15, [r5, #20]
 8016b60:	edd4 6a05 	vldr	s13, [r4, #20]
 8016b64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016b68:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[6] * filter[6];
 8016b6c:	ed95 7a06 	vldr	s14, [r5, #24]
 8016b70:	edd4 6a06 	vldr	s13, [r4, #24]
 8016b74:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016b78:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[7] * filter[7];
 8016b7c:	edd5 7a07 	vldr	s15, [r5, #28]
 8016b80:	edd4 6a07 	vldr	s13, [r4, #28]
 8016b84:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016b88:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[8] * filter[8];
 8016b8c:	ed95 7a08 	vldr	s14, [r5, #32]
 8016b90:	edd4 6a08 	vldr	s13, [r4, #32]
 8016b94:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016b98:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[9] * filter[9];
 8016b9c:	edd5 7a09 	vldr	s15, [r5, #36]	@ 0x24
 8016ba0:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 8016ba4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016ba8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[10] * filter[10];
 8016bac:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 8016bb0:	edd4 6a0a 	vldr	s13, [r4, #40]	@ 0x28
 8016bb4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016bb8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[11] * filter[11];
 8016bbc:	edd5 7a0b 	vldr	s15, [r5, #44]	@ 0x2c
 8016bc0:	edd4 6a0b 	vldr	s13, [r4, #44]	@ 0x2c
 8016bc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016bc8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[12] * filter[12];
 8016bcc:	ed95 7a0c 	vldr	s14, [r5, #48]	@ 0x30
 8016bd0:	edd4 6a0c 	vldr	s13, [r4, #48]	@ 0x30
 8016bd4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016bd8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[13] * filter[13];
 8016bdc:	edd5 7a0d 	vldr	s15, [r5, #52]	@ 0x34
 8016be0:	edd4 6a0d 	vldr	s13, [r4, #52]	@ 0x34
 8016be4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016be8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[14] * filter[14];
 8016bec:	ed95 7a0e 	vldr	s14, [r5, #56]	@ 0x38
 8016bf0:	edd4 6a0e 	vldr	s13, [r4, #56]	@ 0x38
 8016bf4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016bf8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[15] * filter[15];
 8016bfc:	edd5 7a0f 	vldr	s15, [r5, #60]	@ 0x3c
 8016c00:	edd4 6a0f 	vldr	s13, [r4, #60]	@ 0x3c
 8016c04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016c08:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[16] * filter[16];
 8016c0c:	ed95 7a10 	vldr	s14, [r5, #64]	@ 0x40
 8016c10:	edd4 6a10 	vldr	s13, [r4, #64]	@ 0x40
 8016c14:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016c18:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[17] * filter[17];
 8016c1c:	edd5 7a11 	vldr	s15, [r5, #68]	@ 0x44
 8016c20:	edd4 6a11 	vldr	s13, [r4, #68]	@ 0x44
 8016c24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016c28:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[18] * filter[18];
 8016c2c:	ed95 7a12 	vldr	s14, [r5, #72]	@ 0x48
 8016c30:	edd4 6a12 	vldr	s13, [r4, #72]	@ 0x48
 8016c34:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016c38:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[19] * filter[19];
 8016c3c:	edd5 7a13 	vldr	s15, [r5, #76]	@ 0x4c
 8016c40:	edd4 6a13 	vldr	s13, [r4, #76]	@ 0x4c
 8016c44:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016c48:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[20] * filter[20];
 8016c4c:	ed95 7a14 	vldr	s14, [r5, #80]	@ 0x50
 8016c50:	edd4 6a14 	vldr	s13, [r4, #80]	@ 0x50
 8016c54:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016c58:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[21] * filter[21];
 8016c5c:	edd5 7a15 	vldr	s15, [r5, #84]	@ 0x54
 8016c60:	edd4 6a15 	vldr	s13, [r4, #84]	@ 0x54
 8016c64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016c68:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[22] * filter[22];
 8016c6c:	ed95 7a16 	vldr	s14, [r5, #88]	@ 0x58
 8016c70:	edd4 6a16 	vldr	s13, [r4, #88]	@ 0x58
 8016c74:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016c78:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[23] * filter[23];
 8016c7c:	edd5 7a17 	vldr	s15, [r5, #92]	@ 0x5c
 8016c80:	edd4 6a17 	vldr	s13, [r4, #92]	@ 0x5c
 8016c84:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016c88:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[24] * filter[24];
 8016c8c:	ed95 7a18 	vldr	s14, [r5, #96]	@ 0x60
 8016c90:	edd4 6a18 	vldr	s13, [r4, #96]	@ 0x60
 8016c94:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016c98:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[25] * filter[25];
 8016c9c:	edd5 7a19 	vldr	s15, [r5, #100]	@ 0x64
 8016ca0:	edd4 6a19 	vldr	s13, [r4, #100]	@ 0x64
 8016ca4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016ca8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[26] * filter[26];
 8016cac:	ed95 7a1a 	vldr	s14, [r5, #104]	@ 0x68
 8016cb0:	edd4 6a1a 	vldr	s13, [r4, #104]	@ 0x68
 8016cb4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016cb8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[27] * filter[27];
 8016cbc:	edd5 7a1b 	vldr	s15, [r5, #108]	@ 0x6c
 8016cc0:	edd4 6a1b 	vldr	s13, [r4, #108]	@ 0x6c
 8016cc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016cc8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[28] * filter[28];
 8016ccc:	ed95 7a1c 	vldr	s14, [r5, #112]	@ 0x70
 8016cd0:	edd4 6a1c 	vldr	s13, [r4, #112]	@ 0x70
 8016cd4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016cd8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[29] * filter[29];
 8016cdc:	edd5 7a1d 	vldr	s15, [r5, #116]	@ 0x74
 8016ce0:	edd4 6a1d 	vldr	s13, [r4, #116]	@ 0x74
 8016ce4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016ce8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[30] * filter[30];
 8016cec:	ed95 7a1e 	vldr	s14, [r5, #120]	@ 0x78
 8016cf0:	edd4 6a1e 	vldr	s13, [r4, #120]	@ 0x78
 8016cf4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016cf8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[31] * filter[31];
 8016cfc:	edd5 7a1f 	vldr	s15, [r5, #124]	@ 0x7c
 8016d00:	edd4 6a1f 	vldr	s13, [r4, #124]	@ 0x7c
 8016d04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016d08:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[32] * filter[32];
 8016d0c:	ed95 7a20 	vldr	s14, [r5, #128]	@ 0x80
 8016d10:	edd4 6a20 	vldr	s13, [r4, #128]	@ 0x80
 8016d14:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016d18:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[33] * filter[33];
 8016d1c:	edd5 7a21 	vldr	s15, [r5, #132]	@ 0x84
 8016d20:	edd4 6a21 	vldr	s13, [r4, #132]	@ 0x84
 8016d24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016d28:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[34] * filter[34];
 8016d2c:	ed95 7a22 	vldr	s14, [r5, #136]	@ 0x88
 8016d30:	edd4 6a22 	vldr	s13, [r4, #136]	@ 0x88
 8016d34:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016d38:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[35] * filter[35];
 8016d3c:	edd5 7a23 	vldr	s15, [r5, #140]	@ 0x8c
 8016d40:	edd4 6a23 	vldr	s13, [r4, #140]	@ 0x8c
 8016d44:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016d48:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[36] * filter[36];
 8016d4c:	ed95 7a24 	vldr	s14, [r5, #144]	@ 0x90
 8016d50:	edd4 6a24 	vldr	s13, [r4, #144]	@ 0x90
 8016d54:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016d58:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[37] * filter[37];
 8016d5c:	edd5 7a25 	vldr	s15, [r5, #148]	@ 0x94
 8016d60:	edd4 6a25 	vldr	s13, [r4, #148]	@ 0x94
 8016d64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016d68:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[38] * filter[38];
 8016d6c:	ed95 7a26 	vldr	s14, [r5, #152]	@ 0x98
 8016d70:	edd4 6a26 	vldr	s13, [r4, #152]	@ 0x98
 8016d74:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016d78:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[39] * filter[39];
 8016d7c:	edd5 7a27 	vldr	s15, [r5, #156]	@ 0x9c
 8016d80:	edd4 6a27 	vldr	s13, [r4, #156]	@ 0x9c
 8016d84:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016d88:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[40] * filter[40];
 8016d8c:	ed95 7a28 	vldr	s14, [r5, #160]	@ 0xa0
 8016d90:	edd4 6a28 	vldr	s13, [r4, #160]	@ 0xa0
 8016d94:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016d98:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[41] * filter[41];
 8016d9c:	edd5 7a29 	vldr	s15, [r5, #164]	@ 0xa4
 8016da0:	edd4 6a29 	vldr	s13, [r4, #164]	@ 0xa4
 8016da4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016da8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[42] * filter[42];
 8016dac:	ed95 7a2a 	vldr	s14, [r5, #168]	@ 0xa8
 8016db0:	edd4 6a2a 	vldr	s13, [r4, #168]	@ 0xa8
 8016db4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016db8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[43] * filter[43];
 8016dbc:	edd5 7a2b 	vldr	s15, [r5, #172]	@ 0xac
 8016dc0:	edd4 6a2b 	vldr	s13, [r4, #172]	@ 0xac
 8016dc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016dc8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[44] * filter[44];
 8016dcc:	ed95 7a2c 	vldr	s14, [r5, #176]	@ 0xb0
 8016dd0:	edd4 6a2c 	vldr	s13, [r4, #176]	@ 0xb0
 8016dd4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016dd8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[45] * filter[45];
 8016ddc:	edd5 7a2d 	vldr	s15, [r5, #180]	@ 0xb4
 8016de0:	edd4 6a2d 	vldr	s13, [r4, #180]	@ 0xb4
 8016de4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016de8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[46] * filter[46];
 8016dec:	ed95 7a2e 	vldr	s14, [r5, #184]	@ 0xb8
 8016df0:	edd4 6a2e 	vldr	s13, [r4, #184]	@ 0xb8
 8016df4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016df8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[47] * filter[47];
 8016dfc:	edd5 7a2f 	vldr	s15, [r5, #188]	@ 0xbc
 8016e00:	edd4 6a2f 	vldr	s13, [r4, #188]	@ 0xbc
 8016e04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016e08:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[48] * filter[48];
 8016e0c:	ed95 7a30 	vldr	s14, [r5, #192]	@ 0xc0
 8016e10:	edd4 6a30 	vldr	s13, [r4, #192]	@ 0xc0
 8016e14:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016e18:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[49] * filter[49];
 8016e1c:	edd5 7a31 	vldr	s15, [r5, #196]	@ 0xc4
 8016e20:	edd4 6a31 	vldr	s13, [r4, #196]	@ 0xc4
 8016e24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016e28:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[50] * filter[50];
 8016e2c:	ed95 7a32 	vldr	s14, [r5, #200]	@ 0xc8
 8016e30:	edd4 6a32 	vldr	s13, [r4, #200]	@ 0xc8
 8016e34:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016e38:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[51] * filter[51];
 8016e3c:	edd5 7a33 	vldr	s15, [r5, #204]	@ 0xcc
 8016e40:	edd4 6a33 	vldr	s13, [r4, #204]	@ 0xcc
 8016e44:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016e48:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[52] * filter[52];
 8016e4c:	ed95 7a34 	vldr	s14, [r5, #208]	@ 0xd0
 8016e50:	edd4 6a34 	vldr	s13, [r4, #208]	@ 0xd0
 8016e54:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016e58:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[53] * filter[53];
 8016e5c:	edd5 7a35 	vldr	s15, [r5, #212]	@ 0xd4
 8016e60:	edd4 6a35 	vldr	s13, [r4, #212]	@ 0xd4
 8016e64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016e68:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[54] * filter[54];
 8016e6c:	ed95 7a36 	vldr	s14, [r5, #216]	@ 0xd8
 8016e70:	edd4 6a36 	vldr	s13, [r4, #216]	@ 0xd8
 8016e74:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016e78:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[55] * filter[55];
 8016e7c:	edd5 7a37 	vldr	s15, [r5, #220]	@ 0xdc
 8016e80:	edd4 6a37 	vldr	s13, [r4, #220]	@ 0xdc
 8016e84:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016e88:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[56] * filter[56];
 8016e8c:	ed95 7a38 	vldr	s14, [r5, #224]	@ 0xe0
 8016e90:	edd4 6a38 	vldr	s13, [r4, #224]	@ 0xe0
 8016e94:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016e98:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[57] * filter[57];
 8016e9c:	edd5 7a39 	vldr	s15, [r5, #228]	@ 0xe4
 8016ea0:	edd4 6a39 	vldr	s13, [r4, #228]	@ 0xe4
 8016ea4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016ea8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[58] * filter[58];
 8016eac:	ed95 7a3a 	vldr	s14, [r5, #232]	@ 0xe8
 8016eb0:	edd4 6a3a 	vldr	s13, [r4, #232]	@ 0xe8
 8016eb4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016eb8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[59] * filter[59];
 8016ebc:	edd5 7a3b 	vldr	s15, [r5, #236]	@ 0xec
 8016ec0:	edd4 6a3b 	vldr	s13, [r4, #236]	@ 0xec
 8016ec4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016ec8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[60] * filter[60];
 8016ecc:	ed95 7a3c 	vldr	s14, [r5, #240]	@ 0xf0
 8016ed0:	edd4 6a3c 	vldr	s13, [r4, #240]	@ 0xf0
 8016ed4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016ed8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[61] * filter[61];
 8016edc:	edd5 7a3d 	vldr	s15, [r5, #244]	@ 0xf4
 8016ee0:	edd4 6a3d 	vldr	s13, [r4, #244]	@ 0xf4
 8016ee4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016ee8:	ee77 7a87 	vadd.f32	s15, s15, s14
    tmp += input_3[62] * filter[62];
 8016eec:	ed95 7a3e 	vldr	s14, [r5, #248]	@ 0xf8
 8016ef0:	edd4 6a3e 	vldr	s13, [r4, #248]	@ 0xf8
 8016ef4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016ef8:	ee37 7a27 	vadd.f32	s14, s14, s15
    tmp += input_3[63] * filter[63];
 8016efc:	edd5 7a3f 	vldr	s15, [r5, #252]	@ 0xfc
 8016f00:	edd4 6a3f 	vldr	s13, [r4, #252]	@ 0xfc
 8016f04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016f08:	ee77 7a87 	vadd.f32	s15, s15, s14
    *sum_3 += tmp;
 8016f0c:	ed93 7a00 	vldr	s14, [r3]
 8016f10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016f14:	edc3 7a00 	vstr	s15, [r3]
}
 8016f18:	bcf0      	pop	{r4, r5, r6, r7}
 8016f1a:	4770      	bx	lr

08016f1c <assign_sum_to_group_output_4row16col>:
/* START: Assign Output Functions */
/* START: For Group Conv */
static inline void assign_sum_to_group_output_4row16col(int8_t* out_0, int8_t* out_1, int8_t* out_2, int8_t* out_3, int8_t* out_4, int8_t* out_5, int8_t* out_6, int8_t* out_7,
                      int8_t* out_8, int8_t* out_9, int8_t* out_10, int8_t* out_11, int8_t* out_12, int8_t* out_13, int8_t* out_14, int8_t* out_15,
                      const float* sum_0, const float* sum_1, const float* sum_2, const float* sum_3,
                      const float output_activation_min, const float output_activation_max, const float* scales, const float learning_rate, const int i_output_depth) {
 8016f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f20:	b08f      	sub	sp, #60	@ 0x3c
 8016f22:	4606      	mov	r6, r0
 8016f24:	9003      	str	r0, [sp, #12]
 8016f26:	9101      	str	r1, [sp, #4]
 8016f28:	9202      	str	r2, [sp, #8]
 8016f2a:	469c      	mov	ip, r3
 8016f2c:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8016f2e:	9825      	ldr	r0, [sp, #148]	@ 0x94
 8016f30:	9926      	ldr	r1, [sp, #152]	@ 0x98
 8016f32:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8016f34:	9c28      	ldr	r4, [sp, #160]	@ 0xa0
 8016f36:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
  *out_0++ -= TN_MIN(TN_MAX(sum_0[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 8016f38:	f996 6000 	ldrsb.w	r6, [r6]
 8016f3c:	ee07 6a90 	vmov	s15, r6
 8016f40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016f44:	edd5 6a00 	vldr	s13, [r5]
 8016f48:	eef4 6ac0 	vcmpe.f32	s13, s0
 8016f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f50:	dc01      	bgt.n	8016f56 <assign_sum_to_group_output_4row16col+0x3a>
 8016f52:	eef0 6a40 	vmov.f32	s13, s0
 8016f56:	eef4 6ae0 	vcmpe.f32	s13, s1
 8016f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f5e:	d401      	bmi.n	8016f64 <assign_sum_to_group_output_4row16col+0x48>
 8016f60:	eef0 6a60 	vmov.f32	s13, s1
 8016f64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8016f68:	9604      	str	r6, [sp, #16]
 8016f6a:	ed96 7a00 	vldr	s14, [r6]
 8016f6e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016f72:	ee27 7a01 	vmul.f32	s14, s14, s2
 8016f76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016f7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016f7e:	ee17 6a90 	vmov	r6, s15
 8016f82:	9f03      	ldr	r7, [sp, #12]
 8016f84:	703e      	strb	r6, [r7, #0]
  *out_1++ -= TN_MIN(TN_MAX(sum_0[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 8016f86:	9e01      	ldr	r6, [sp, #4]
 8016f88:	f996 6000 	ldrsb.w	r6, [r6]
 8016f8c:	ee07 6a90 	vmov	s15, r6
 8016f90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016f94:	edd5 6a01 	vldr	s13, [r5, #4]
 8016f98:	eef4 6ac0 	vcmpe.f32	s13, s0
 8016f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016fa0:	dc01      	bgt.n	8016fa6 <assign_sum_to_group_output_4row16col+0x8a>
 8016fa2:	eef0 6a40 	vmov.f32	s13, s0
 8016fa6:	eef4 6ae0 	vcmpe.f32	s13, s1
 8016faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016fae:	d401      	bmi.n	8016fb4 <assign_sum_to_group_output_4row16col+0x98>
 8016fb0:	eef0 6a60 	vmov.f32	s13, s1
 8016fb4:	1c5e      	adds	r6, r3, #1
 8016fb6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8016fba:	9605      	str	r6, [sp, #20]
 8016fbc:	ed96 7a00 	vldr	s14, [r6]
 8016fc0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016fc4:	ee27 7a01 	vmul.f32	s14, s14, s2
 8016fc8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016fcc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016fd0:	ee17 6a90 	vmov	r6, s15
 8016fd4:	9f01      	ldr	r7, [sp, #4]
 8016fd6:	703e      	strb	r6, [r7, #0]
  *out_2++ -= TN_MIN(TN_MAX(sum_0[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 8016fd8:	9e02      	ldr	r6, [sp, #8]
 8016fda:	f996 6000 	ldrsb.w	r6, [r6]
 8016fde:	ee07 6a90 	vmov	s15, r6
 8016fe2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016fe6:	edd5 6a02 	vldr	s13, [r5, #8]
 8016fea:	eef4 6ac0 	vcmpe.f32	s13, s0
 8016fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016ff2:	dc01      	bgt.n	8016ff8 <assign_sum_to_group_output_4row16col+0xdc>
 8016ff4:	eef0 6a40 	vmov.f32	s13, s0
 8016ff8:	eef4 6ae0 	vcmpe.f32	s13, s1
 8016ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017000:	d401      	bmi.n	8017006 <assign_sum_to_group_output_4row16col+0xea>
 8017002:	eef0 6a60 	vmov.f32	s13, s1
 8017006:	1c9e      	adds	r6, r3, #2
 8017008:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801700c:	9606      	str	r6, [sp, #24]
 801700e:	ed96 7a00 	vldr	s14, [r6]
 8017012:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017016:	ee27 7a01 	vmul.f32	s14, s14, s2
 801701a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801701e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017022:	ee17 6a90 	vmov	r6, s15
 8017026:	9f02      	ldr	r7, [sp, #8]
 8017028:	703e      	strb	r6, [r7, #0]
  *out_3++ -= TN_MIN(TN_MAX(sum_0[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801702a:	f99c 6000 	ldrsb.w	r6, [ip]
 801702e:	ee07 6a90 	vmov	s15, r6
 8017032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017036:	edd5 6a03 	vldr	s13, [r5, #12]
 801703a:	eef4 6ac0 	vcmpe.f32	s13, s0
 801703e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017042:	dc01      	bgt.n	8017048 <assign_sum_to_group_output_4row16col+0x12c>
 8017044:	eef0 6a40 	vmov.f32	s13, s0
 8017048:	eef4 6ae0 	vcmpe.f32	s13, s1
 801704c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017050:	d401      	bmi.n	8017056 <assign_sum_to_group_output_4row16col+0x13a>
 8017052:	eef0 6a60 	vmov.f32	s13, s1
 8017056:	1cde      	adds	r6, r3, #3
 8017058:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801705c:	9607      	str	r6, [sp, #28]
 801705e:	ed96 7a00 	vldr	s14, [r6]
 8017062:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017066:	ee27 7a01 	vmul.f32	s14, s14, s2
 801706a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801706e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017072:	ee17 6a90 	vmov	r6, s15
 8017076:	f88c 6000 	strb.w	r6, [ip]
  *out_4++ -= TN_MIN(TN_MAX(sum_0[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 801707a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 801707c:	f996 6000 	ldrsb.w	r6, [r6]
 8017080:	ee07 6a90 	vmov	s15, r6
 8017084:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017088:	edd5 6a04 	vldr	s13, [r5, #16]
 801708c:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017094:	dc01      	bgt.n	801709a <assign_sum_to_group_output_4row16col+0x17e>
 8017096:	eef0 6a40 	vmov.f32	s13, s0
 801709a:	eef4 6ae0 	vcmpe.f32	s13, s1
 801709e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80170a2:	d401      	bmi.n	80170a8 <assign_sum_to_group_output_4row16col+0x18c>
 80170a4:	eef0 6a60 	vmov.f32	s13, s1
 80170a8:	1d1e      	adds	r6, r3, #4
 80170aa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80170ae:	9608      	str	r6, [sp, #32]
 80170b0:	ed96 7a00 	vldr	s14, [r6]
 80170b4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80170b8:	ee27 7a01 	vmul.f32	s14, s14, s2
 80170bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80170c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80170c4:	ee17 6a90 	vmov	r6, s15
 80170c8:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 80170ca:	703e      	strb	r6, [r7, #0]
  *out_5++ -= TN_MIN(TN_MAX(sum_0[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 80170cc:	9e19      	ldr	r6, [sp, #100]	@ 0x64
 80170ce:	f996 6000 	ldrsb.w	r6, [r6]
 80170d2:	ee07 6a90 	vmov	s15, r6
 80170d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80170da:	edd5 6a05 	vldr	s13, [r5, #20]
 80170de:	eef4 6ac0 	vcmpe.f32	s13, s0
 80170e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80170e6:	dc01      	bgt.n	80170ec <assign_sum_to_group_output_4row16col+0x1d0>
 80170e8:	eef0 6a40 	vmov.f32	s13, s0
 80170ec:	eef4 6ae0 	vcmpe.f32	s13, s1
 80170f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80170f4:	d401      	bmi.n	80170fa <assign_sum_to_group_output_4row16col+0x1de>
 80170f6:	eef0 6a60 	vmov.f32	s13, s1
 80170fa:	1d5e      	adds	r6, r3, #5
 80170fc:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017100:	9609      	str	r6, [sp, #36]	@ 0x24
 8017102:	ed96 7a00 	vldr	s14, [r6]
 8017106:	ee27 7a26 	vmul.f32	s14, s14, s13
 801710a:	ee27 7a01 	vmul.f32	s14, s14, s2
 801710e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017112:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017116:	ee17 6a90 	vmov	r6, s15
 801711a:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 801711c:	703e      	strb	r6, [r7, #0]
  *out_6++ -= TN_MIN(TN_MAX(sum_0[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801711e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8017120:	f996 6000 	ldrsb.w	r6, [r6]
 8017124:	ee07 6a90 	vmov	s15, r6
 8017128:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801712c:	edd5 6a06 	vldr	s13, [r5, #24]
 8017130:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017138:	dc01      	bgt.n	801713e <assign_sum_to_group_output_4row16col+0x222>
 801713a:	eef0 6a40 	vmov.f32	s13, s0
 801713e:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017146:	d401      	bmi.n	801714c <assign_sum_to_group_output_4row16col+0x230>
 8017148:	eef0 6a60 	vmov.f32	s13, s1
 801714c:	1d9e      	adds	r6, r3, #6
 801714e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017152:	960a      	str	r6, [sp, #40]	@ 0x28
 8017154:	ed96 7a00 	vldr	s14, [r6]
 8017158:	ee27 7a26 	vmul.f32	s14, s14, s13
 801715c:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017160:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017164:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017168:	ee17 6a90 	vmov	r6, s15
 801716c:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801716e:	703e      	strb	r6, [r7, #0]
  *out_7++ -= TN_MIN(TN_MAX(sum_0[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 8017170:	9e1b      	ldr	r6, [sp, #108]	@ 0x6c
 8017172:	f996 6000 	ldrsb.w	r6, [r6]
 8017176:	ee07 6a90 	vmov	s15, r6
 801717a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801717e:	edd5 6a07 	vldr	s13, [r5, #28]
 8017182:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801718a:	dc01      	bgt.n	8017190 <assign_sum_to_group_output_4row16col+0x274>
 801718c:	eef0 6a40 	vmov.f32	s13, s0
 8017190:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017198:	d401      	bmi.n	801719e <assign_sum_to_group_output_4row16col+0x282>
 801719a:	eef0 6a60 	vmov.f32	s13, s1
 801719e:	f103 0b07 	add.w	fp, r3, #7
 80171a2:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 80171a6:	ed9b 7a00 	vldr	s14, [fp]
 80171aa:	ee27 7a26 	vmul.f32	s14, s14, s13
 80171ae:	ee27 7a01 	vmul.f32	s14, s14, s2
 80171b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80171b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80171ba:	ee17 6a90 	vmov	r6, s15
 80171be:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 80171c0:	703e      	strb	r6, [r7, #0]
  *out_8++ -= TN_MIN(TN_MAX(sum_0[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 80171c2:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80171c4:	f996 6000 	ldrsb.w	r6, [r6]
 80171c8:	ee07 6a90 	vmov	s15, r6
 80171cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80171d0:	edd5 6a08 	vldr	s13, [r5, #32]
 80171d4:	eef4 6ac0 	vcmpe.f32	s13, s0
 80171d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80171dc:	dc01      	bgt.n	80171e2 <assign_sum_to_group_output_4row16col+0x2c6>
 80171de:	eef0 6a40 	vmov.f32	s13, s0
 80171e2:	eef4 6ae0 	vcmpe.f32	s13, s1
 80171e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80171ea:	d401      	bmi.n	80171f0 <assign_sum_to_group_output_4row16col+0x2d4>
 80171ec:	eef0 6a60 	vmov.f32	s13, s1
 80171f0:	f103 0a08 	add.w	sl, r3, #8
 80171f4:	eb04 0a8a 	add.w	sl, r4, sl, lsl #2
 80171f8:	ed9a 7a00 	vldr	s14, [sl]
 80171fc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017200:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017204:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017208:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801720c:	ee17 6a90 	vmov	r6, s15
 8017210:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
 8017212:	703e      	strb	r6, [r7, #0]
  *out_9++ -= TN_MIN(TN_MAX(sum_0[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 8017214:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 8017216:	f996 6000 	ldrsb.w	r6, [r6]
 801721a:	ee07 6a90 	vmov	s15, r6
 801721e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017222:	edd5 6a09 	vldr	s13, [r5, #36]	@ 0x24
 8017226:	eef4 6ac0 	vcmpe.f32	s13, s0
 801722a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801722e:	dc01      	bgt.n	8017234 <assign_sum_to_group_output_4row16col+0x318>
 8017230:	eef0 6a40 	vmov.f32	s13, s0
 8017234:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801723c:	d401      	bmi.n	8017242 <assign_sum_to_group_output_4row16col+0x326>
 801723e:	eef0 6a60 	vmov.f32	s13, s1
 8017242:	f103 0609 	add.w	r6, r3, #9
 8017246:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801724a:	960b      	str	r6, [sp, #44]	@ 0x2c
 801724c:	ed96 7a00 	vldr	s14, [r6]
 8017250:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017254:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017258:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801725c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017260:	ee17 6a90 	vmov	r6, s15
 8017264:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8017266:	703e      	strb	r6, [r7, #0]
  *out_10++ -= TN_MIN(TN_MAX(sum_0[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 8017268:	9e1e      	ldr	r6, [sp, #120]	@ 0x78
 801726a:	f996 6000 	ldrsb.w	r6, [r6]
 801726e:	ee07 6a90 	vmov	s15, r6
 8017272:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017276:	edd5 6a0a 	vldr	s13, [r5, #40]	@ 0x28
 801727a:	eef4 6ac0 	vcmpe.f32	s13, s0
 801727e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017282:	dc01      	bgt.n	8017288 <assign_sum_to_group_output_4row16col+0x36c>
 8017284:	eef0 6a40 	vmov.f32	s13, s0
 8017288:	eef4 6ae0 	vcmpe.f32	s13, s1
 801728c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017290:	d401      	bmi.n	8017296 <assign_sum_to_group_output_4row16col+0x37a>
 8017292:	eef0 6a60 	vmov.f32	s13, s1
 8017296:	f103 090a 	add.w	r9, r3, #10
 801729a:	eb04 0989 	add.w	r9, r4, r9, lsl #2
 801729e:	ed99 7a00 	vldr	s14, [r9]
 80172a2:	ee27 7a26 	vmul.f32	s14, s14, s13
 80172a6:	ee27 7a01 	vmul.f32	s14, s14, s2
 80172aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80172ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80172b2:	ee17 6a90 	vmov	r6, s15
 80172b6:	9f1e      	ldr	r7, [sp, #120]	@ 0x78
 80172b8:	703e      	strb	r6, [r7, #0]
  *out_11++ -= TN_MIN(TN_MAX(sum_0[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 80172ba:	9e1f      	ldr	r6, [sp, #124]	@ 0x7c
 80172bc:	f996 6000 	ldrsb.w	r6, [r6]
 80172c0:	ee07 6a90 	vmov	s15, r6
 80172c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80172c8:	edd5 6a0b 	vldr	s13, [r5, #44]	@ 0x2c
 80172cc:	eef4 6ac0 	vcmpe.f32	s13, s0
 80172d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80172d4:	dc01      	bgt.n	80172da <assign_sum_to_group_output_4row16col+0x3be>
 80172d6:	eef0 6a40 	vmov.f32	s13, s0
 80172da:	eef4 6ae0 	vcmpe.f32	s13, s1
 80172de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80172e2:	d401      	bmi.n	80172e8 <assign_sum_to_group_output_4row16col+0x3cc>
 80172e4:	eef0 6a60 	vmov.f32	s13, s1
 80172e8:	f103 080b 	add.w	r8, r3, #11
 80172ec:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 80172f0:	ed98 7a00 	vldr	s14, [r8]
 80172f4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80172f8:	ee27 7a01 	vmul.f32	s14, s14, s2
 80172fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017300:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017304:	ee17 6a90 	vmov	r6, s15
 8017308:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 801730a:	703e      	strb	r6, [r7, #0]
  *out_12++ -= TN_MIN(TN_MAX(sum_0[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 801730c:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801730e:	f996 6000 	ldrsb.w	r6, [r6]
 8017312:	ee07 6a90 	vmov	s15, r6
 8017316:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801731a:	edd5 6a0c 	vldr	s13, [r5, #48]	@ 0x30
 801731e:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017326:	dc01      	bgt.n	801732c <assign_sum_to_group_output_4row16col+0x410>
 8017328:	eef0 6a40 	vmov.f32	s13, s0
 801732c:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017334:	d401      	bmi.n	801733a <assign_sum_to_group_output_4row16col+0x41e>
 8017336:	eef0 6a60 	vmov.f32	s13, s1
 801733a:	f103 070c 	add.w	r7, r3, #12
 801733e:	eb04 0687 	add.w	r6, r4, r7, lsl #2
 8017342:	960c      	str	r6, [sp, #48]	@ 0x30
 8017344:	ed96 7a00 	vldr	s14, [r6]
 8017348:	ee27 7a26 	vmul.f32	s14, s14, s13
 801734c:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017350:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017358:	ee17 6a90 	vmov	r6, s15
 801735c:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 801735e:	703e      	strb	r6, [r7, #0]
  *out_13++ -= TN_MIN(TN_MAX(sum_0[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 8017360:	9e21      	ldr	r6, [sp, #132]	@ 0x84
 8017362:	f996 6000 	ldrsb.w	r6, [r6]
 8017366:	ee07 6a90 	vmov	s15, r6
 801736a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801736e:	edd5 6a0d 	vldr	s13, [r5, #52]	@ 0x34
 8017372:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801737a:	dc01      	bgt.n	8017380 <assign_sum_to_group_output_4row16col+0x464>
 801737c:	eef0 6a40 	vmov.f32	s13, s0
 8017380:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017388:	d401      	bmi.n	801738e <assign_sum_to_group_output_4row16col+0x472>
 801738a:	eef0 6a60 	vmov.f32	s13, s1
 801738e:	f103 060d 	add.w	r6, r3, #13
 8017392:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017396:	960d      	str	r6, [sp, #52]	@ 0x34
 8017398:	ed96 7a00 	vldr	s14, [r6]
 801739c:	ee27 7a26 	vmul.f32	s14, s14, s13
 80173a0:	ee27 7a01 	vmul.f32	s14, s14, s2
 80173a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80173a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80173ac:	ee17 ea90 	vmov	lr, s15
 80173b0:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 80173b2:	f887 e000 	strb.w	lr, [r7]
  *out_14++ -= TN_MIN(TN_MAX(sum_0[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 80173b6:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 80173b8:	f997 6000 	ldrsb.w	r6, [r7]
 80173bc:	ee07 6a90 	vmov	s15, r6
 80173c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80173c4:	edd5 6a0e 	vldr	s13, [r5, #56]	@ 0x38
 80173c8:	eef4 6ac0 	vcmpe.f32	s13, s0
 80173cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80173d0:	dc01      	bgt.n	80173d6 <assign_sum_to_group_output_4row16col+0x4ba>
 80173d2:	eef0 6a40 	vmov.f32	s13, s0
 80173d6:	eef4 6ae0 	vcmpe.f32	s13, s1
 80173da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80173de:	d401      	bmi.n	80173e4 <assign_sum_to_group_output_4row16col+0x4c8>
 80173e0:	eef0 6a60 	vmov.f32	s13, s1
 80173e4:	f103 0e0e 	add.w	lr, r3, #14
 80173e8:	eb04 0e8e 	add.w	lr, r4, lr, lsl #2
 80173ec:	ed9e 7a00 	vldr	s14, [lr]
 80173f0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80173f4:	ee27 7a01 	vmul.f32	s14, s14, s2
 80173f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80173fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017400:	ee17 6a90 	vmov	r6, s15
 8017404:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 8017406:	703e      	strb	r6, [r7, #0]
  *out_15++ -= TN_MIN(TN_MAX(sum_0[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 8017408:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 801740a:	f996 6000 	ldrsb.w	r6, [r6]
 801740e:	ee07 6a90 	vmov	s15, r6
 8017412:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017416:	edd5 6a0f 	vldr	s13, [r5, #60]	@ 0x3c
 801741a:	eef4 6ac0 	vcmpe.f32	s13, s0
 801741e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017422:	dc01      	bgt.n	8017428 <assign_sum_to_group_output_4row16col+0x50c>
 8017424:	eef0 6a40 	vmov.f32	s13, s0
 8017428:	eef4 6ae0 	vcmpe.f32	s13, s1
 801742c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017430:	d401      	bmi.n	8017436 <assign_sum_to_group_output_4row16col+0x51a>
 8017432:	eef0 6a60 	vmov.f32	s13, s1
 8017436:	330f      	adds	r3, #15
 8017438:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801743c:	ed93 7a00 	vldr	s14, [r3]
 8017440:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017444:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017448:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801744c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017450:	ee17 4a90 	vmov	r4, s15
 8017454:	9d23      	ldr	r5, [sp, #140]	@ 0x8c
 8017456:	702c      	strb	r4, [r5, #0]

  *out_0++ -= TN_MIN(TN_MAX(sum_1[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 8017458:	9c03      	ldr	r4, [sp, #12]
 801745a:	f994 4001 	ldrsb.w	r4, [r4, #1]
 801745e:	ee07 4a90 	vmov	s15, r4
 8017462:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017466:	edd0 6a00 	vldr	s13, [r0]
 801746a:	eef4 6ac0 	vcmpe.f32	s13, s0
 801746e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017472:	dc01      	bgt.n	8017478 <assign_sum_to_group_output_4row16col+0x55c>
 8017474:	eef0 6a40 	vmov.f32	s13, s0
 8017478:	eef4 6ae0 	vcmpe.f32	s13, s1
 801747c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017480:	d401      	bmi.n	8017486 <assign_sum_to_group_output_4row16col+0x56a>
 8017482:	eef0 6a60 	vmov.f32	s13, s1
 8017486:	9c04      	ldr	r4, [sp, #16]
 8017488:	ed94 7a00 	vldr	s14, [r4]
 801748c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017490:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017494:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017498:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801749c:	ee17 4a90 	vmov	r4, s15
 80174a0:	9d03      	ldr	r5, [sp, #12]
 80174a2:	706c      	strb	r4, [r5, #1]
  *out_1++ -= TN_MIN(TN_MAX(sum_1[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 80174a4:	9c01      	ldr	r4, [sp, #4]
 80174a6:	f994 4001 	ldrsb.w	r4, [r4, #1]
 80174aa:	ee07 4a90 	vmov	s15, r4
 80174ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80174b2:	edd0 6a01 	vldr	s13, [r0, #4]
 80174b6:	eef4 6ac0 	vcmpe.f32	s13, s0
 80174ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80174be:	dc01      	bgt.n	80174c4 <assign_sum_to_group_output_4row16col+0x5a8>
 80174c0:	eef0 6a40 	vmov.f32	s13, s0
 80174c4:	eef4 6ae0 	vcmpe.f32	s13, s1
 80174c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80174cc:	d401      	bmi.n	80174d2 <assign_sum_to_group_output_4row16col+0x5b6>
 80174ce:	eef0 6a60 	vmov.f32	s13, s1
 80174d2:	9c05      	ldr	r4, [sp, #20]
 80174d4:	ed94 7a00 	vldr	s14, [r4]
 80174d8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80174dc:	ee27 7a01 	vmul.f32	s14, s14, s2
 80174e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80174e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80174e8:	ee17 4a90 	vmov	r4, s15
 80174ec:	9d01      	ldr	r5, [sp, #4]
 80174ee:	706c      	strb	r4, [r5, #1]
  *out_2++ -= TN_MIN(TN_MAX(sum_1[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 80174f0:	9c02      	ldr	r4, [sp, #8]
 80174f2:	f994 4001 	ldrsb.w	r4, [r4, #1]
 80174f6:	ee07 4a90 	vmov	s15, r4
 80174fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80174fe:	edd0 6a02 	vldr	s13, [r0, #8]
 8017502:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801750a:	dc01      	bgt.n	8017510 <assign_sum_to_group_output_4row16col+0x5f4>
 801750c:	eef0 6a40 	vmov.f32	s13, s0
 8017510:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017518:	d401      	bmi.n	801751e <assign_sum_to_group_output_4row16col+0x602>
 801751a:	eef0 6a60 	vmov.f32	s13, s1
 801751e:	9c06      	ldr	r4, [sp, #24]
 8017520:	ed94 7a00 	vldr	s14, [r4]
 8017524:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017528:	ee27 7a01 	vmul.f32	s14, s14, s2
 801752c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017530:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017534:	ee17 4a90 	vmov	r4, s15
 8017538:	9d02      	ldr	r5, [sp, #8]
 801753a:	706c      	strb	r4, [r5, #1]
  *out_3++ -= TN_MIN(TN_MAX(sum_1[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 801753c:	f99c 4001 	ldrsb.w	r4, [ip, #1]
 8017540:	ee07 4a90 	vmov	s15, r4
 8017544:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017548:	edd0 6a03 	vldr	s13, [r0, #12]
 801754c:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017554:	dc01      	bgt.n	801755a <assign_sum_to_group_output_4row16col+0x63e>
 8017556:	eef0 6a40 	vmov.f32	s13, s0
 801755a:	eef4 6ae0 	vcmpe.f32	s13, s1
 801755e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017562:	d401      	bmi.n	8017568 <assign_sum_to_group_output_4row16col+0x64c>
 8017564:	eef0 6a60 	vmov.f32	s13, s1
 8017568:	9c07      	ldr	r4, [sp, #28]
 801756a:	ed94 7a00 	vldr	s14, [r4]
 801756e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017572:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017576:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801757a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801757e:	ee17 4a90 	vmov	r4, s15
 8017582:	f88c 4001 	strb.w	r4, [ip, #1]
  *out_4++ -= TN_MIN(TN_MAX(sum_1[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 8017586:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8017588:	f994 4001 	ldrsb.w	r4, [r4, #1]
 801758c:	ee07 4a90 	vmov	s15, r4
 8017590:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017594:	edd0 6a04 	vldr	s13, [r0, #16]
 8017598:	eef4 6ac0 	vcmpe.f32	s13, s0
 801759c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175a0:	dc01      	bgt.n	80175a6 <assign_sum_to_group_output_4row16col+0x68a>
 80175a2:	eef0 6a40 	vmov.f32	s13, s0
 80175a6:	eef4 6ae0 	vcmpe.f32	s13, s1
 80175aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175ae:	d401      	bmi.n	80175b4 <assign_sum_to_group_output_4row16col+0x698>
 80175b0:	eef0 6a60 	vmov.f32	s13, s1
 80175b4:	9c08      	ldr	r4, [sp, #32]
 80175b6:	ed94 7a00 	vldr	s14, [r4]
 80175ba:	ee27 7a26 	vmul.f32	s14, s14, s13
 80175be:	ee27 7a01 	vmul.f32	s14, s14, s2
 80175c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80175c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80175ca:	ee17 4a90 	vmov	r4, s15
 80175ce:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 80175d0:	706c      	strb	r4, [r5, #1]
  *out_5++ -= TN_MIN(TN_MAX(sum_1[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 80175d2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80175d4:	f994 4001 	ldrsb.w	r4, [r4, #1]
 80175d8:	ee07 4a90 	vmov	s15, r4
 80175dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80175e0:	edd0 6a05 	vldr	s13, [r0, #20]
 80175e4:	eef4 6ac0 	vcmpe.f32	s13, s0
 80175e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175ec:	dc01      	bgt.n	80175f2 <assign_sum_to_group_output_4row16col+0x6d6>
 80175ee:	eef0 6a40 	vmov.f32	s13, s0
 80175f2:	eef4 6ae0 	vcmpe.f32	s13, s1
 80175f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175fa:	d401      	bmi.n	8017600 <assign_sum_to_group_output_4row16col+0x6e4>
 80175fc:	eef0 6a60 	vmov.f32	s13, s1
 8017600:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8017602:	ed94 7a00 	vldr	s14, [r4]
 8017606:	ee27 7a26 	vmul.f32	s14, s14, s13
 801760a:	ee27 7a01 	vmul.f32	s14, s14, s2
 801760e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017612:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017616:	ee17 4a90 	vmov	r4, s15
 801761a:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801761c:	706c      	strb	r4, [r5, #1]
  *out_6++ -= TN_MIN(TN_MAX(sum_1[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 801761e:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8017620:	f994 4001 	ldrsb.w	r4, [r4, #1]
 8017624:	ee07 4a90 	vmov	s15, r4
 8017628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801762c:	edd0 6a06 	vldr	s13, [r0, #24]
 8017630:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017638:	dc01      	bgt.n	801763e <assign_sum_to_group_output_4row16col+0x722>
 801763a:	eef0 6a40 	vmov.f32	s13, s0
 801763e:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017646:	d401      	bmi.n	801764c <assign_sum_to_group_output_4row16col+0x730>
 8017648:	eef0 6a60 	vmov.f32	s13, s1
 801764c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801764e:	ed94 7a00 	vldr	s14, [r4]
 8017652:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017656:	ee27 7a01 	vmul.f32	s14, s14, s2
 801765a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801765e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017662:	ee17 4a90 	vmov	r4, s15
 8017666:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8017668:	706c      	strb	r4, [r5, #1]
  *out_7++ -= TN_MIN(TN_MAX(sum_1[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 801766a:	9c1b      	ldr	r4, [sp, #108]	@ 0x6c
 801766c:	f994 4001 	ldrsb.w	r4, [r4, #1]
 8017670:	ee07 4a90 	vmov	s15, r4
 8017674:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017678:	edd0 6a07 	vldr	s13, [r0, #28]
 801767c:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017684:	dc01      	bgt.n	801768a <assign_sum_to_group_output_4row16col+0x76e>
 8017686:	eef0 6a40 	vmov.f32	s13, s0
 801768a:	eef4 6ae0 	vcmpe.f32	s13, s1
 801768e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017692:	d401      	bmi.n	8017698 <assign_sum_to_group_output_4row16col+0x77c>
 8017694:	eef0 6a60 	vmov.f32	s13, s1
 8017698:	ed9b 7a00 	vldr	s14, [fp]
 801769c:	ee27 7a26 	vmul.f32	s14, s14, s13
 80176a0:	ee27 7a01 	vmul.f32	s14, s14, s2
 80176a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80176a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80176ac:	ee17 4a90 	vmov	r4, s15
 80176b0:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80176b2:	706c      	strb	r4, [r5, #1]
  *out_8++ -= TN_MIN(TN_MAX(sum_1[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 80176b4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80176b6:	f994 4001 	ldrsb.w	r4, [r4, #1]
 80176ba:	ee07 4a90 	vmov	s15, r4
 80176be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80176c2:	edd0 6a08 	vldr	s13, [r0, #32]
 80176c6:	eef4 6ac0 	vcmpe.f32	s13, s0
 80176ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80176ce:	dc01      	bgt.n	80176d4 <assign_sum_to_group_output_4row16col+0x7b8>
 80176d0:	eef0 6a40 	vmov.f32	s13, s0
 80176d4:	eef4 6ae0 	vcmpe.f32	s13, s1
 80176d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80176dc:	d401      	bmi.n	80176e2 <assign_sum_to_group_output_4row16col+0x7c6>
 80176de:	eef0 6a60 	vmov.f32	s13, s1
 80176e2:	ed9a 7a00 	vldr	s14, [sl]
 80176e6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80176ea:	ee27 7a01 	vmul.f32	s14, s14, s2
 80176ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80176f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80176f6:	ee17 4a90 	vmov	r4, s15
 80176fa:	9d1c      	ldr	r5, [sp, #112]	@ 0x70
 80176fc:	706c      	strb	r4, [r5, #1]
  *out_9++ -= TN_MIN(TN_MAX(sum_1[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 80176fe:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 8017700:	f994 4001 	ldrsb.w	r4, [r4, #1]
 8017704:	ee07 4a90 	vmov	s15, r4
 8017708:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801770c:	edd0 6a09 	vldr	s13, [r0, #36]	@ 0x24
 8017710:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017718:	dc01      	bgt.n	801771e <assign_sum_to_group_output_4row16col+0x802>
 801771a:	eef0 6a40 	vmov.f32	s13, s0
 801771e:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017726:	d401      	bmi.n	801772c <assign_sum_to_group_output_4row16col+0x810>
 8017728:	eef0 6a60 	vmov.f32	s13, s1
 801772c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801772e:	ed94 7a00 	vldr	s14, [r4]
 8017732:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017736:	ee27 7a01 	vmul.f32	s14, s14, s2
 801773a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801773e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017742:	ee17 4a90 	vmov	r4, s15
 8017746:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8017748:	706c      	strb	r4, [r5, #1]
  *out_10++ -= TN_MIN(TN_MAX(sum_1[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 801774a:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 801774c:	f994 4001 	ldrsb.w	r4, [r4, #1]
 8017750:	ee07 4a90 	vmov	s15, r4
 8017754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017758:	edd0 6a0a 	vldr	s13, [r0, #40]	@ 0x28
 801775c:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017764:	dc01      	bgt.n	801776a <assign_sum_to_group_output_4row16col+0x84e>
 8017766:	eef0 6a40 	vmov.f32	s13, s0
 801776a:	eef4 6ae0 	vcmpe.f32	s13, s1
 801776e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017772:	d401      	bmi.n	8017778 <assign_sum_to_group_output_4row16col+0x85c>
 8017774:	eef0 6a60 	vmov.f32	s13, s1
 8017778:	ed99 7a00 	vldr	s14, [r9]
 801777c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017780:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017784:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017788:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801778c:	ee17 4a90 	vmov	r4, s15
 8017790:	9d1e      	ldr	r5, [sp, #120]	@ 0x78
 8017792:	706c      	strb	r4, [r5, #1]
  *out_11++ -= TN_MIN(TN_MAX(sum_1[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 8017794:	9c1f      	ldr	r4, [sp, #124]	@ 0x7c
 8017796:	f994 4001 	ldrsb.w	r4, [r4, #1]
 801779a:	ee07 4a90 	vmov	s15, r4
 801779e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80177a2:	edd0 6a0b 	vldr	s13, [r0, #44]	@ 0x2c
 80177a6:	eef4 6ac0 	vcmpe.f32	s13, s0
 80177aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80177ae:	dc01      	bgt.n	80177b4 <assign_sum_to_group_output_4row16col+0x898>
 80177b0:	eef0 6a40 	vmov.f32	s13, s0
 80177b4:	eef4 6ae0 	vcmpe.f32	s13, s1
 80177b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80177bc:	d401      	bmi.n	80177c2 <assign_sum_to_group_output_4row16col+0x8a6>
 80177be:	eef0 6a60 	vmov.f32	s13, s1
 80177c2:	ed98 7a00 	vldr	s14, [r8]
 80177c6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80177ca:	ee27 7a01 	vmul.f32	s14, s14, s2
 80177ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80177d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80177d6:	ee17 4a90 	vmov	r4, s15
 80177da:	9d1f      	ldr	r5, [sp, #124]	@ 0x7c
 80177dc:	706c      	strb	r4, [r5, #1]
  *out_12++ -= TN_MIN(TN_MAX(sum_1[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 80177de:	9c20      	ldr	r4, [sp, #128]	@ 0x80
 80177e0:	f994 4001 	ldrsb.w	r4, [r4, #1]
 80177e4:	ee07 4a90 	vmov	s15, r4
 80177e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80177ec:	edd0 6a0c 	vldr	s13, [r0, #48]	@ 0x30
 80177f0:	eef4 6ac0 	vcmpe.f32	s13, s0
 80177f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80177f8:	dc01      	bgt.n	80177fe <assign_sum_to_group_output_4row16col+0x8e2>
 80177fa:	eef0 6a40 	vmov.f32	s13, s0
 80177fe:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017806:	d401      	bmi.n	801780c <assign_sum_to_group_output_4row16col+0x8f0>
 8017808:	eef0 6a60 	vmov.f32	s13, s1
 801780c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801780e:	ed94 7a00 	vldr	s14, [r4]
 8017812:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017816:	ee27 7a01 	vmul.f32	s14, s14, s2
 801781a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801781e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017822:	ee17 4a90 	vmov	r4, s15
 8017826:	9d20      	ldr	r5, [sp, #128]	@ 0x80
 8017828:	706c      	strb	r4, [r5, #1]
  *out_13++ -= TN_MIN(TN_MAX(sum_1[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801782a:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 801782c:	f994 4001 	ldrsb.w	r4, [r4, #1]
 8017830:	ee07 4a90 	vmov	s15, r4
 8017834:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017838:	edd0 6a0d 	vldr	s13, [r0, #52]	@ 0x34
 801783c:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017844:	dc01      	bgt.n	801784a <assign_sum_to_group_output_4row16col+0x92e>
 8017846:	eef0 6a40 	vmov.f32	s13, s0
 801784a:	eef4 6ae0 	vcmpe.f32	s13, s1
 801784e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017852:	d401      	bmi.n	8017858 <assign_sum_to_group_output_4row16col+0x93c>
 8017854:	eef0 6a60 	vmov.f32	s13, s1
 8017858:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 801785a:	ed94 7a00 	vldr	s14, [r4]
 801785e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017862:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017866:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801786a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801786e:	ee17 4a90 	vmov	r4, s15
 8017872:	9d21      	ldr	r5, [sp, #132]	@ 0x84
 8017874:	706c      	strb	r4, [r5, #1]
  *out_14++ -= TN_MIN(TN_MAX(sum_1[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 8017876:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 8017878:	f994 4001 	ldrsb.w	r4, [r4, #1]
 801787c:	ee07 4a90 	vmov	s15, r4
 8017880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017884:	edd0 6a0e 	vldr	s13, [r0, #56]	@ 0x38
 8017888:	eef4 6ac0 	vcmpe.f32	s13, s0
 801788c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017890:	dc01      	bgt.n	8017896 <assign_sum_to_group_output_4row16col+0x97a>
 8017892:	eef0 6a40 	vmov.f32	s13, s0
 8017896:	eef4 6ae0 	vcmpe.f32	s13, s1
 801789a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801789e:	d401      	bmi.n	80178a4 <assign_sum_to_group_output_4row16col+0x988>
 80178a0:	eef0 6a60 	vmov.f32	s13, s1
 80178a4:	ed9e 7a00 	vldr	s14, [lr]
 80178a8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80178ac:	ee27 7a01 	vmul.f32	s14, s14, s2
 80178b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80178b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80178b8:	ee17 4a90 	vmov	r4, s15
 80178bc:	9d22      	ldr	r5, [sp, #136]	@ 0x88
 80178be:	706c      	strb	r4, [r5, #1]
  *out_15++ -= TN_MIN(TN_MAX(sum_1[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 80178c0:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 80178c2:	f994 4001 	ldrsb.w	r4, [r4, #1]
 80178c6:	ee07 4a90 	vmov	s15, r4
 80178ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80178ce:	edd0 6a0f 	vldr	s13, [r0, #60]	@ 0x3c
 80178d2:	eef4 6ac0 	vcmpe.f32	s13, s0
 80178d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80178da:	dc01      	bgt.n	80178e0 <assign_sum_to_group_output_4row16col+0x9c4>
 80178dc:	eef0 6a40 	vmov.f32	s13, s0
 80178e0:	eef4 6ae0 	vcmpe.f32	s13, s1
 80178e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80178e8:	d401      	bmi.n	80178ee <assign_sum_to_group_output_4row16col+0x9d2>
 80178ea:	eef0 6a60 	vmov.f32	s13, s1
 80178ee:	ed93 7a00 	vldr	s14, [r3]
 80178f2:	ee27 7a26 	vmul.f32	s14, s14, s13
 80178f6:	ee27 7a01 	vmul.f32	s14, s14, s2
 80178fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80178fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017902:	ee17 0a90 	vmov	r0, s15
 8017906:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8017908:	7060      	strb	r0, [r4, #1]

  *out_0++ -= TN_MIN(TN_MAX(sum_2[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 801790a:	9803      	ldr	r0, [sp, #12]
 801790c:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017910:	ee07 0a90 	vmov	s15, r0
 8017914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017918:	edd1 6a00 	vldr	s13, [r1]
 801791c:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017924:	dc01      	bgt.n	801792a <assign_sum_to_group_output_4row16col+0xa0e>
 8017926:	eef0 6a40 	vmov.f32	s13, s0
 801792a:	eef4 6ae0 	vcmpe.f32	s13, s1
 801792e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017932:	d401      	bmi.n	8017938 <assign_sum_to_group_output_4row16col+0xa1c>
 8017934:	eef0 6a60 	vmov.f32	s13, s1
 8017938:	9804      	ldr	r0, [sp, #16]
 801793a:	ed90 7a00 	vldr	s14, [r0]
 801793e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017942:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017946:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801794a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801794e:	ee17 0a90 	vmov	r0, s15
 8017952:	9c03      	ldr	r4, [sp, #12]
 8017954:	70a0      	strb	r0, [r4, #2]
  *out_1++ -= TN_MIN(TN_MAX(sum_2[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 8017956:	9801      	ldr	r0, [sp, #4]
 8017958:	f990 0002 	ldrsb.w	r0, [r0, #2]
 801795c:	ee07 0a90 	vmov	s15, r0
 8017960:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017964:	edd1 6a01 	vldr	s13, [r1, #4]
 8017968:	eef4 6ac0 	vcmpe.f32	s13, s0
 801796c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017970:	dc01      	bgt.n	8017976 <assign_sum_to_group_output_4row16col+0xa5a>
 8017972:	eef0 6a40 	vmov.f32	s13, s0
 8017976:	eef4 6ae0 	vcmpe.f32	s13, s1
 801797a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801797e:	d401      	bmi.n	8017984 <assign_sum_to_group_output_4row16col+0xa68>
 8017980:	eef0 6a60 	vmov.f32	s13, s1
 8017984:	9805      	ldr	r0, [sp, #20]
 8017986:	ed90 7a00 	vldr	s14, [r0]
 801798a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801798e:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017992:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017996:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801799a:	ee17 0a90 	vmov	r0, s15
 801799e:	9c01      	ldr	r4, [sp, #4]
 80179a0:	70a0      	strb	r0, [r4, #2]
  *out_2++ -= TN_MIN(TN_MAX(sum_2[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 80179a2:	9802      	ldr	r0, [sp, #8]
 80179a4:	f990 0002 	ldrsb.w	r0, [r0, #2]
 80179a8:	ee07 0a90 	vmov	s15, r0
 80179ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80179b0:	edd1 6a02 	vldr	s13, [r1, #8]
 80179b4:	eef4 6ac0 	vcmpe.f32	s13, s0
 80179b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80179bc:	dc01      	bgt.n	80179c2 <assign_sum_to_group_output_4row16col+0xaa6>
 80179be:	eef0 6a40 	vmov.f32	s13, s0
 80179c2:	eef4 6ae0 	vcmpe.f32	s13, s1
 80179c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80179ca:	d401      	bmi.n	80179d0 <assign_sum_to_group_output_4row16col+0xab4>
 80179cc:	eef0 6a60 	vmov.f32	s13, s1
 80179d0:	9806      	ldr	r0, [sp, #24]
 80179d2:	ed90 7a00 	vldr	s14, [r0]
 80179d6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80179da:	ee27 7a01 	vmul.f32	s14, s14, s2
 80179de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80179e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80179e6:	ee17 0a90 	vmov	r0, s15
 80179ea:	9c02      	ldr	r4, [sp, #8]
 80179ec:	70a0      	strb	r0, [r4, #2]
  *out_3++ -= TN_MIN(TN_MAX(sum_2[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 80179ee:	f99c 0002 	ldrsb.w	r0, [ip, #2]
 80179f2:	ee07 0a90 	vmov	s15, r0
 80179f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80179fa:	edd1 6a03 	vldr	s13, [r1, #12]
 80179fe:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a06:	dc01      	bgt.n	8017a0c <assign_sum_to_group_output_4row16col+0xaf0>
 8017a08:	eef0 6a40 	vmov.f32	s13, s0
 8017a0c:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a14:	d401      	bmi.n	8017a1a <assign_sum_to_group_output_4row16col+0xafe>
 8017a16:	eef0 6a60 	vmov.f32	s13, s1
 8017a1a:	9807      	ldr	r0, [sp, #28]
 8017a1c:	ed90 7a00 	vldr	s14, [r0]
 8017a20:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017a24:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017a28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017a2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017a30:	ee17 0a90 	vmov	r0, s15
 8017a34:	f88c 0002 	strb.w	r0, [ip, #2]
  *out_4++ -= TN_MIN(TN_MAX(sum_2[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 8017a38:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8017a3a:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017a3e:	ee07 0a90 	vmov	s15, r0
 8017a42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017a46:	edd1 6a04 	vldr	s13, [r1, #16]
 8017a4a:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a52:	dc01      	bgt.n	8017a58 <assign_sum_to_group_output_4row16col+0xb3c>
 8017a54:	eef0 6a40 	vmov.f32	s13, s0
 8017a58:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a60:	d401      	bmi.n	8017a66 <assign_sum_to_group_output_4row16col+0xb4a>
 8017a62:	eef0 6a60 	vmov.f32	s13, s1
 8017a66:	9808      	ldr	r0, [sp, #32]
 8017a68:	ed90 7a00 	vldr	s14, [r0]
 8017a6c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017a70:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017a74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017a78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017a7c:	ee17 0a90 	vmov	r0, s15
 8017a80:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8017a82:	70a0      	strb	r0, [r4, #2]
  *out_5++ -= TN_MIN(TN_MAX(sum_2[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 8017a84:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8017a86:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017a8a:	ee07 0a90 	vmov	s15, r0
 8017a8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017a92:	edd1 6a05 	vldr	s13, [r1, #20]
 8017a96:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a9e:	dc01      	bgt.n	8017aa4 <assign_sum_to_group_output_4row16col+0xb88>
 8017aa0:	eef0 6a40 	vmov.f32	s13, s0
 8017aa4:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017aac:	d401      	bmi.n	8017ab2 <assign_sum_to_group_output_4row16col+0xb96>
 8017aae:	eef0 6a60 	vmov.f32	s13, s1
 8017ab2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017ab4:	ed90 7a00 	vldr	s14, [r0]
 8017ab8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017abc:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017ac0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017ac4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017ac8:	ee17 0a90 	vmov	r0, s15
 8017acc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8017ace:	70a0      	strb	r0, [r4, #2]
  *out_6++ -= TN_MIN(TN_MAX(sum_2[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 8017ad0:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8017ad2:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017ad6:	ee07 0a90 	vmov	s15, r0
 8017ada:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017ade:	edd1 6a06 	vldr	s13, [r1, #24]
 8017ae2:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017aea:	dc01      	bgt.n	8017af0 <assign_sum_to_group_output_4row16col+0xbd4>
 8017aec:	eef0 6a40 	vmov.f32	s13, s0
 8017af0:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017af8:	d401      	bmi.n	8017afe <assign_sum_to_group_output_4row16col+0xbe2>
 8017afa:	eef0 6a60 	vmov.f32	s13, s1
 8017afe:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8017b00:	ed90 7a00 	vldr	s14, [r0]
 8017b04:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017b08:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017b0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017b10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017b14:	ee17 0a90 	vmov	r0, s15
 8017b18:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8017b1a:	70a0      	strb	r0, [r4, #2]
  *out_7++ -= TN_MIN(TN_MAX(sum_2[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 8017b1c:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8017b1e:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017b22:	ee07 0a90 	vmov	s15, r0
 8017b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017b2a:	edd1 6a07 	vldr	s13, [r1, #28]
 8017b2e:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b36:	dc01      	bgt.n	8017b3c <assign_sum_to_group_output_4row16col+0xc20>
 8017b38:	eef0 6a40 	vmov.f32	s13, s0
 8017b3c:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b44:	d401      	bmi.n	8017b4a <assign_sum_to_group_output_4row16col+0xc2e>
 8017b46:	eef0 6a60 	vmov.f32	s13, s1
 8017b4a:	ed9b 7a00 	vldr	s14, [fp]
 8017b4e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017b52:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017b56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017b5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017b5e:	ee17 0a90 	vmov	r0, s15
 8017b62:	9c1b      	ldr	r4, [sp, #108]	@ 0x6c
 8017b64:	70a0      	strb	r0, [r4, #2]
  *out_8++ -= TN_MIN(TN_MAX(sum_2[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 8017b66:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8017b68:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017b6c:	ee07 0a90 	vmov	s15, r0
 8017b70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017b74:	edd1 6a08 	vldr	s13, [r1, #32]
 8017b78:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b80:	dc01      	bgt.n	8017b86 <assign_sum_to_group_output_4row16col+0xc6a>
 8017b82:	eef0 6a40 	vmov.f32	s13, s0
 8017b86:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b8e:	d401      	bmi.n	8017b94 <assign_sum_to_group_output_4row16col+0xc78>
 8017b90:	eef0 6a60 	vmov.f32	s13, s1
 8017b94:	ed9a 7a00 	vldr	s14, [sl]
 8017b98:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017b9c:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017ba0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017ba4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017ba8:	ee17 0a90 	vmov	r0, s15
 8017bac:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8017bae:	70a0      	strb	r0, [r4, #2]
  *out_9++ -= TN_MIN(TN_MAX(sum_2[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 8017bb0:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8017bb2:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017bb6:	ee07 0a90 	vmov	s15, r0
 8017bba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017bbe:	edd1 6a09 	vldr	s13, [r1, #36]	@ 0x24
 8017bc2:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017bca:	dc01      	bgt.n	8017bd0 <assign_sum_to_group_output_4row16col+0xcb4>
 8017bcc:	eef0 6a40 	vmov.f32	s13, s0
 8017bd0:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017bd8:	d401      	bmi.n	8017bde <assign_sum_to_group_output_4row16col+0xcc2>
 8017bda:	eef0 6a60 	vmov.f32	s13, s1
 8017bde:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8017be0:	ed90 7a00 	vldr	s14, [r0]
 8017be4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017be8:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017bec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017bf0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017bf4:	ee17 0a90 	vmov	r0, s15
 8017bf8:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 8017bfa:	70a0      	strb	r0, [r4, #2]
  *out_10++ -= TN_MIN(TN_MAX(sum_2[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 8017bfc:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8017bfe:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017c02:	ee07 0a90 	vmov	s15, r0
 8017c06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017c0a:	edd1 6a0a 	vldr	s13, [r1, #40]	@ 0x28
 8017c0e:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c16:	dc01      	bgt.n	8017c1c <assign_sum_to_group_output_4row16col+0xd00>
 8017c18:	eef0 6a40 	vmov.f32	s13, s0
 8017c1c:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c24:	d401      	bmi.n	8017c2a <assign_sum_to_group_output_4row16col+0xd0e>
 8017c26:	eef0 6a60 	vmov.f32	s13, s1
 8017c2a:	ed99 7a00 	vldr	s14, [r9]
 8017c2e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017c32:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017c36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017c3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017c3e:	ee17 0a90 	vmov	r0, s15
 8017c42:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 8017c44:	70a0      	strb	r0, [r4, #2]
  *out_11++ -= TN_MIN(TN_MAX(sum_2[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 8017c46:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 8017c48:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017c4c:	ee07 0a90 	vmov	s15, r0
 8017c50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017c54:	edd1 6a0b 	vldr	s13, [r1, #44]	@ 0x2c
 8017c58:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c60:	dc01      	bgt.n	8017c66 <assign_sum_to_group_output_4row16col+0xd4a>
 8017c62:	eef0 6a40 	vmov.f32	s13, s0
 8017c66:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c6e:	d401      	bmi.n	8017c74 <assign_sum_to_group_output_4row16col+0xd58>
 8017c70:	eef0 6a60 	vmov.f32	s13, s1
 8017c74:	ed98 7a00 	vldr	s14, [r8]
 8017c78:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017c7c:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017c80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017c84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017c88:	ee17 0a90 	vmov	r0, s15
 8017c8c:	9c1f      	ldr	r4, [sp, #124]	@ 0x7c
 8017c8e:	70a0      	strb	r0, [r4, #2]
  *out_12++ -= TN_MIN(TN_MAX(sum_2[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 8017c90:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8017c92:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017c96:	ee07 0a90 	vmov	s15, r0
 8017c9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017c9e:	edd1 6a0c 	vldr	s13, [r1, #48]	@ 0x30
 8017ca2:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017caa:	dc01      	bgt.n	8017cb0 <assign_sum_to_group_output_4row16col+0xd94>
 8017cac:	eef0 6a40 	vmov.f32	s13, s0
 8017cb0:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017cb8:	d401      	bmi.n	8017cbe <assign_sum_to_group_output_4row16col+0xda2>
 8017cba:	eef0 6a60 	vmov.f32	s13, s1
 8017cbe:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8017cc0:	ed90 7a00 	vldr	s14, [r0]
 8017cc4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017cc8:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017ccc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017cd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017cd4:	ee17 0a90 	vmov	r0, s15
 8017cd8:	9c20      	ldr	r4, [sp, #128]	@ 0x80
 8017cda:	70a0      	strb	r0, [r4, #2]
  *out_13++ -= TN_MIN(TN_MAX(sum_2[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 8017cdc:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8017cde:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017ce2:	ee07 0a90 	vmov	s15, r0
 8017ce6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017cea:	edd1 6a0d 	vldr	s13, [r1, #52]	@ 0x34
 8017cee:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017cf6:	dc01      	bgt.n	8017cfc <assign_sum_to_group_output_4row16col+0xde0>
 8017cf8:	eef0 6a40 	vmov.f32	s13, s0
 8017cfc:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017d04:	d401      	bmi.n	8017d0a <assign_sum_to_group_output_4row16col+0xdee>
 8017d06:	eef0 6a60 	vmov.f32	s13, s1
 8017d0a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8017d0c:	ed90 7a00 	vldr	s14, [r0]
 8017d10:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017d14:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017d18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017d1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017d20:	ee17 0a90 	vmov	r0, s15
 8017d24:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 8017d26:	70a0      	strb	r0, [r4, #2]
  *out_14++ -= TN_MIN(TN_MAX(sum_2[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 8017d28:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8017d2a:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017d2e:	ee07 0a90 	vmov	s15, r0
 8017d32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017d36:	edd1 6a0e 	vldr	s13, [r1, #56]	@ 0x38
 8017d3a:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017d42:	dc01      	bgt.n	8017d48 <assign_sum_to_group_output_4row16col+0xe2c>
 8017d44:	eef0 6a40 	vmov.f32	s13, s0
 8017d48:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017d50:	d401      	bmi.n	8017d56 <assign_sum_to_group_output_4row16col+0xe3a>
 8017d52:	eef0 6a60 	vmov.f32	s13, s1
 8017d56:	ed9e 7a00 	vldr	s14, [lr]
 8017d5a:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017d5e:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017d62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017d66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017d6a:	ee17 0a90 	vmov	r0, s15
 8017d6e:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 8017d70:	70a0      	strb	r0, [r4, #2]
  *out_15++ -= TN_MIN(TN_MAX(sum_2[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 8017d72:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8017d74:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8017d78:	ee07 0a90 	vmov	s15, r0
 8017d7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017d80:	edd1 6a0f 	vldr	s13, [r1, #60]	@ 0x3c
 8017d84:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017d8c:	dc01      	bgt.n	8017d92 <assign_sum_to_group_output_4row16col+0xe76>
 8017d8e:	eef0 6a40 	vmov.f32	s13, s0
 8017d92:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017d9a:	d401      	bmi.n	8017da0 <assign_sum_to_group_output_4row16col+0xe84>
 8017d9c:	eef0 6a60 	vmov.f32	s13, s1
 8017da0:	ed93 7a00 	vldr	s14, [r3]
 8017da4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017da8:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017dac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017db0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017db4:	ee17 1a90 	vmov	r1, s15
 8017db8:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8017dba:	7081      	strb	r1, [r0, #2]

  *out_0++ -= TN_MIN(TN_MAX(sum_3[0], output_activation_min), output_activation_max) * scales[i_output_depth] * learning_rate;
 8017dbc:	9903      	ldr	r1, [sp, #12]
 8017dbe:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8017dc2:	ee07 1a90 	vmov	s15, r1
 8017dc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017dca:	edd2 6a00 	vldr	s13, [r2]
 8017dce:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017dd6:	dc01      	bgt.n	8017ddc <assign_sum_to_group_output_4row16col+0xec0>
 8017dd8:	eef0 6a40 	vmov.f32	s13, s0
 8017ddc:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017de4:	d401      	bmi.n	8017dea <assign_sum_to_group_output_4row16col+0xece>
 8017de6:	eef0 6a60 	vmov.f32	s13, s1
 8017dea:	9904      	ldr	r1, [sp, #16]
 8017dec:	ed91 7a00 	vldr	s14, [r1]
 8017df0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017df4:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017df8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017dfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017e00:	ee17 1a90 	vmov	r1, s15
 8017e04:	9803      	ldr	r0, [sp, #12]
 8017e06:	70c1      	strb	r1, [r0, #3]
  *out_1++ -= TN_MIN(TN_MAX(sum_3[1], output_activation_min), output_activation_max) * scales[i_output_depth + 1] * learning_rate;
 8017e08:	9901      	ldr	r1, [sp, #4]
 8017e0a:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8017e0e:	ee07 1a90 	vmov	s15, r1
 8017e12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017e16:	edd2 6a01 	vldr	s13, [r2, #4]
 8017e1a:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e22:	dc01      	bgt.n	8017e28 <assign_sum_to_group_output_4row16col+0xf0c>
 8017e24:	eef0 6a40 	vmov.f32	s13, s0
 8017e28:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e30:	d401      	bmi.n	8017e36 <assign_sum_to_group_output_4row16col+0xf1a>
 8017e32:	eef0 6a60 	vmov.f32	s13, s1
 8017e36:	9905      	ldr	r1, [sp, #20]
 8017e38:	ed91 7a00 	vldr	s14, [r1]
 8017e3c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017e40:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017e44:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017e48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017e4c:	ee17 1a90 	vmov	r1, s15
 8017e50:	9801      	ldr	r0, [sp, #4]
 8017e52:	70c1      	strb	r1, [r0, #3]
  *out_2++ -= TN_MIN(TN_MAX(sum_3[2], output_activation_min), output_activation_max) * scales[i_output_depth + 2] * learning_rate;
 8017e54:	9902      	ldr	r1, [sp, #8]
 8017e56:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8017e5a:	ee07 1a90 	vmov	s15, r1
 8017e5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017e62:	edd2 6a02 	vldr	s13, [r2, #8]
 8017e66:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e6e:	dc01      	bgt.n	8017e74 <assign_sum_to_group_output_4row16col+0xf58>
 8017e70:	eef0 6a40 	vmov.f32	s13, s0
 8017e74:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e7c:	d401      	bmi.n	8017e82 <assign_sum_to_group_output_4row16col+0xf66>
 8017e7e:	eef0 6a60 	vmov.f32	s13, s1
 8017e82:	9906      	ldr	r1, [sp, #24]
 8017e84:	ed91 7a00 	vldr	s14, [r1]
 8017e88:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017e8c:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017e90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017e94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017e98:	ee17 1a90 	vmov	r1, s15
 8017e9c:	9802      	ldr	r0, [sp, #8]
 8017e9e:	70c1      	strb	r1, [r0, #3]
  *out_3++ -= TN_MIN(TN_MAX(sum_3[3], output_activation_min), output_activation_max) * scales[i_output_depth + 3] * learning_rate;
 8017ea0:	f99c 1003 	ldrsb.w	r1, [ip, #3]
 8017ea4:	ee07 1a90 	vmov	s15, r1
 8017ea8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017eac:	edd2 6a03 	vldr	s13, [r2, #12]
 8017eb0:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017eb8:	dc01      	bgt.n	8017ebe <assign_sum_to_group_output_4row16col+0xfa2>
 8017eba:	eef0 6a40 	vmov.f32	s13, s0
 8017ebe:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017ec6:	d401      	bmi.n	8017ecc <assign_sum_to_group_output_4row16col+0xfb0>
 8017ec8:	eef0 6a60 	vmov.f32	s13, s1
 8017ecc:	9907      	ldr	r1, [sp, #28]
 8017ece:	ed91 7a00 	vldr	s14, [r1]
 8017ed2:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017ed6:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017eda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017ede:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017ee2:	ee17 1a90 	vmov	r1, s15
 8017ee6:	f88c 1003 	strb.w	r1, [ip, #3]
  *out_4++ -= TN_MIN(TN_MAX(sum_3[4], output_activation_min), output_activation_max) * scales[i_output_depth + 4] * learning_rate;
 8017eea:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017eec:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8017ef0:	ee07 1a90 	vmov	s15, r1
 8017ef4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017ef8:	edd2 6a04 	vldr	s13, [r2, #16]
 8017efc:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f04:	dc01      	bgt.n	8017f0a <assign_sum_to_group_output_4row16col+0xfee>
 8017f06:	eef0 6a40 	vmov.f32	s13, s0
 8017f0a:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f12:	d401      	bmi.n	8017f18 <assign_sum_to_group_output_4row16col+0xffc>
 8017f14:	eef0 6a60 	vmov.f32	s13, s1
 8017f18:	9908      	ldr	r1, [sp, #32]
 8017f1a:	ed91 7a00 	vldr	s14, [r1]
 8017f1e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017f22:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017f26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017f2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017f2e:	ee17 1a90 	vmov	r1, s15
 8017f32:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8017f34:	70c1      	strb	r1, [r0, #3]
  *out_5++ -= TN_MIN(TN_MAX(sum_3[5], output_activation_min), output_activation_max) * scales[i_output_depth + 5] * learning_rate;
 8017f36:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8017f38:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8017f3c:	ee07 1a90 	vmov	s15, r1
 8017f40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017f44:	edd2 6a05 	vldr	s13, [r2, #20]
 8017f48:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f50:	dc01      	bgt.n	8017f56 <assign_sum_to_group_output_4row16col+0x103a>
 8017f52:	eef0 6a40 	vmov.f32	s13, s0
 8017f56:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f5e:	d401      	bmi.n	8017f64 <assign_sum_to_group_output_4row16col+0x1048>
 8017f60:	eef0 6a60 	vmov.f32	s13, s1
 8017f64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017f66:	ed91 7a00 	vldr	s14, [r1]
 8017f6a:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017f6e:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017f72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017f76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017f7a:	ee17 1a90 	vmov	r1, s15
 8017f7e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8017f80:	70c1      	strb	r1, [r0, #3]
  *out_6++ -= TN_MIN(TN_MAX(sum_3[6], output_activation_min), output_activation_max) * scales[i_output_depth + 6] * learning_rate;
 8017f82:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017f84:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8017f88:	ee07 1a90 	vmov	s15, r1
 8017f8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017f90:	edd2 6a06 	vldr	s13, [r2, #24]
 8017f94:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f9c:	dc01      	bgt.n	8017fa2 <assign_sum_to_group_output_4row16col+0x1086>
 8017f9e:	eef0 6a40 	vmov.f32	s13, s0
 8017fa2:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017faa:	d401      	bmi.n	8017fb0 <assign_sum_to_group_output_4row16col+0x1094>
 8017fac:	eef0 6a60 	vmov.f32	s13, s1
 8017fb0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8017fb2:	ed91 7a00 	vldr	s14, [r1]
 8017fb6:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017fba:	ee27 7a01 	vmul.f32	s14, s14, s2
 8017fbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017fc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017fc6:	ee17 1a90 	vmov	r1, s15
 8017fca:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8017fcc:	70c1      	strb	r1, [r0, #3]
  *out_7++ -= TN_MIN(TN_MAX(sum_3[7], output_activation_min), output_activation_max) * scales[i_output_depth + 7] * learning_rate;
 8017fce:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8017fd0:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8017fd4:	ee07 1a90 	vmov	s15, r1
 8017fd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017fdc:	edd2 6a07 	vldr	s13, [r2, #28]
 8017fe0:	eef4 6ac0 	vcmpe.f32	s13, s0
 8017fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017fe8:	dc01      	bgt.n	8017fee <assign_sum_to_group_output_4row16col+0x10d2>
 8017fea:	eef0 6a40 	vmov.f32	s13, s0
 8017fee:	eef4 6ae0 	vcmpe.f32	s13, s1
 8017ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017ff6:	d401      	bmi.n	8017ffc <assign_sum_to_group_output_4row16col+0x10e0>
 8017ff8:	eef0 6a60 	vmov.f32	s13, s1
 8017ffc:	ed9b 7a00 	vldr	s14, [fp]
 8018000:	ee27 7a26 	vmul.f32	s14, s14, s13
 8018004:	ee27 7a01 	vmul.f32	s14, s14, s2
 8018008:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801800c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018010:	ee17 1a90 	vmov	r1, s15
 8018014:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8018016:	70c1      	strb	r1, [r0, #3]
  *out_8++ -= TN_MIN(TN_MAX(sum_3[8], output_activation_min), output_activation_max) * scales[i_output_depth + 8] * learning_rate;
 8018018:	991c      	ldr	r1, [sp, #112]	@ 0x70
 801801a:	f991 1003 	ldrsb.w	r1, [r1, #3]
 801801e:	ee07 1a90 	vmov	s15, r1
 8018022:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018026:	edd2 6a08 	vldr	s13, [r2, #32]
 801802a:	eef4 6ac0 	vcmpe.f32	s13, s0
 801802e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018032:	dc01      	bgt.n	8018038 <assign_sum_to_group_output_4row16col+0x111c>
 8018034:	eef0 6a40 	vmov.f32	s13, s0
 8018038:	eef4 6ae0 	vcmpe.f32	s13, s1
 801803c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018040:	d401      	bmi.n	8018046 <assign_sum_to_group_output_4row16col+0x112a>
 8018042:	eef0 6a60 	vmov.f32	s13, s1
 8018046:	ed9a 7a00 	vldr	s14, [sl]
 801804a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801804e:	ee27 7a01 	vmul.f32	s14, s14, s2
 8018052:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018056:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801805a:	ee17 1a90 	vmov	r1, s15
 801805e:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8018060:	70c1      	strb	r1, [r0, #3]
  *out_9++ -= TN_MIN(TN_MAX(sum_3[9], output_activation_min), output_activation_max) * scales[i_output_depth + 9] * learning_rate;
 8018062:	991d      	ldr	r1, [sp, #116]	@ 0x74
 8018064:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8018068:	ee07 1a90 	vmov	s15, r1
 801806c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018070:	edd2 6a09 	vldr	s13, [r2, #36]	@ 0x24
 8018074:	eef4 6ac0 	vcmpe.f32	s13, s0
 8018078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801807c:	dc01      	bgt.n	8018082 <assign_sum_to_group_output_4row16col+0x1166>
 801807e:	eef0 6a40 	vmov.f32	s13, s0
 8018082:	eef4 6ae0 	vcmpe.f32	s13, s1
 8018086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801808a:	d401      	bmi.n	8018090 <assign_sum_to_group_output_4row16col+0x1174>
 801808c:	eef0 6a60 	vmov.f32	s13, s1
 8018090:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8018092:	ed91 7a00 	vldr	s14, [r1]
 8018096:	ee27 7a26 	vmul.f32	s14, s14, s13
 801809a:	ee27 7a01 	vmul.f32	s14, s14, s2
 801809e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80180a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80180a6:	ee17 1a90 	vmov	r1, s15
 80180aa:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80180ac:	70c1      	strb	r1, [r0, #3]
  *out_10++ -= TN_MIN(TN_MAX(sum_3[10], output_activation_min), output_activation_max) * scales[i_output_depth + 10] * learning_rate;
 80180ae:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80180b0:	f991 1003 	ldrsb.w	r1, [r1, #3]
 80180b4:	ee07 1a90 	vmov	s15, r1
 80180b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80180bc:	edd2 6a0a 	vldr	s13, [r2, #40]	@ 0x28
 80180c0:	eef4 6ac0 	vcmpe.f32	s13, s0
 80180c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80180c8:	dc01      	bgt.n	80180ce <assign_sum_to_group_output_4row16col+0x11b2>
 80180ca:	eef0 6a40 	vmov.f32	s13, s0
 80180ce:	eef4 6ae0 	vcmpe.f32	s13, s1
 80180d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80180d6:	d401      	bmi.n	80180dc <assign_sum_to_group_output_4row16col+0x11c0>
 80180d8:	eef0 6a60 	vmov.f32	s13, s1
 80180dc:	ed99 7a00 	vldr	s14, [r9]
 80180e0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80180e4:	ee27 7a01 	vmul.f32	s14, s14, s2
 80180e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80180ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80180f0:	ee17 1a90 	vmov	r1, s15
 80180f4:	981e      	ldr	r0, [sp, #120]	@ 0x78
 80180f6:	70c1      	strb	r1, [r0, #3]
  *out_11++ -= TN_MIN(TN_MAX(sum_3[11], output_activation_min), output_activation_max) * scales[i_output_depth + 11] * learning_rate;
 80180f8:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 80180fa:	f991 1003 	ldrsb.w	r1, [r1, #3]
 80180fe:	ee07 1a90 	vmov	s15, r1
 8018102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018106:	edd2 6a0b 	vldr	s13, [r2, #44]	@ 0x2c
 801810a:	eef4 6ac0 	vcmpe.f32	s13, s0
 801810e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018112:	dc01      	bgt.n	8018118 <assign_sum_to_group_output_4row16col+0x11fc>
 8018114:	eef0 6a40 	vmov.f32	s13, s0
 8018118:	eef4 6ae0 	vcmpe.f32	s13, s1
 801811c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018120:	d401      	bmi.n	8018126 <assign_sum_to_group_output_4row16col+0x120a>
 8018122:	eef0 6a60 	vmov.f32	s13, s1
 8018126:	ed98 7a00 	vldr	s14, [r8]
 801812a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801812e:	ee27 7a01 	vmul.f32	s14, s14, s2
 8018132:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018136:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801813a:	ee17 1a90 	vmov	r1, s15
 801813e:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 8018140:	70c1      	strb	r1, [r0, #3]
  *out_12++ -= TN_MIN(TN_MAX(sum_3[12], output_activation_min), output_activation_max) * scales[i_output_depth + 12] * learning_rate;
 8018142:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8018144:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8018148:	ee07 1a90 	vmov	s15, r1
 801814c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018150:	edd2 6a0c 	vldr	s13, [r2, #48]	@ 0x30
 8018154:	eef4 6ac0 	vcmpe.f32	s13, s0
 8018158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801815c:	dc01      	bgt.n	8018162 <assign_sum_to_group_output_4row16col+0x1246>
 801815e:	eef0 6a40 	vmov.f32	s13, s0
 8018162:	eef4 6ae0 	vcmpe.f32	s13, s1
 8018166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801816a:	d401      	bmi.n	8018170 <assign_sum_to_group_output_4row16col+0x1254>
 801816c:	eef0 6a60 	vmov.f32	s13, s1
 8018170:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8018172:	ed91 7a00 	vldr	s14, [r1]
 8018176:	ee27 7a26 	vmul.f32	s14, s14, s13
 801817a:	ee27 7a01 	vmul.f32	s14, s14, s2
 801817e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018182:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018186:	ee17 1a90 	vmov	r1, s15
 801818a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 801818c:	70c1      	strb	r1, [r0, #3]
  *out_13++ -= TN_MIN(TN_MAX(sum_3[13], output_activation_min), output_activation_max) * scales[i_output_depth + 13] * learning_rate;
 801818e:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8018190:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8018194:	ee07 1a90 	vmov	s15, r1
 8018198:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801819c:	edd2 6a0d 	vldr	s13, [r2, #52]	@ 0x34
 80181a0:	eef4 6ac0 	vcmpe.f32	s13, s0
 80181a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80181a8:	dc01      	bgt.n	80181ae <assign_sum_to_group_output_4row16col+0x1292>
 80181aa:	eef0 6a40 	vmov.f32	s13, s0
 80181ae:	eef4 6ae0 	vcmpe.f32	s13, s1
 80181b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80181b6:	d401      	bmi.n	80181bc <assign_sum_to_group_output_4row16col+0x12a0>
 80181b8:	eef0 6a60 	vmov.f32	s13, s1
 80181bc:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80181be:	ed91 7a00 	vldr	s14, [r1]
 80181c2:	ee27 7a26 	vmul.f32	s14, s14, s13
 80181c6:	ee27 7a01 	vmul.f32	s14, s14, s2
 80181ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80181ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80181d2:	ee17 1a90 	vmov	r1, s15
 80181d6:	9821      	ldr	r0, [sp, #132]	@ 0x84
 80181d8:	70c1      	strb	r1, [r0, #3]
  *out_14++ -= TN_MIN(TN_MAX(sum_3[14], output_activation_min), output_activation_max) * scales[i_output_depth + 14] * learning_rate;
 80181da:	9922      	ldr	r1, [sp, #136]	@ 0x88
 80181dc:	f991 1003 	ldrsb.w	r1, [r1, #3]
 80181e0:	ee07 1a90 	vmov	s15, r1
 80181e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181e8:	edd2 6a0e 	vldr	s13, [r2, #56]	@ 0x38
 80181ec:	eef4 6ac0 	vcmpe.f32	s13, s0
 80181f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80181f4:	dc01      	bgt.n	80181fa <assign_sum_to_group_output_4row16col+0x12de>
 80181f6:	eef0 6a40 	vmov.f32	s13, s0
 80181fa:	eef4 6ae0 	vcmpe.f32	s13, s1
 80181fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018202:	d401      	bmi.n	8018208 <assign_sum_to_group_output_4row16col+0x12ec>
 8018204:	eef0 6a60 	vmov.f32	s13, s1
 8018208:	ed9e 7a00 	vldr	s14, [lr]
 801820c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8018210:	ee27 7a01 	vmul.f32	s14, s14, s2
 8018214:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018218:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801821c:	ee17 1a90 	vmov	r1, s15
 8018220:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8018222:	70c1      	strb	r1, [r0, #3]
  *out_15++ -= TN_MIN(TN_MAX(sum_3[15], output_activation_min), output_activation_max) * scales[i_output_depth + 15] * learning_rate;
 8018224:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8018226:	f991 1003 	ldrsb.w	r1, [r1, #3]
 801822a:	ee07 1a90 	vmov	s15, r1
 801822e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018232:	edd2 6a0f 	vldr	s13, [r2, #60]	@ 0x3c
 8018236:	eef4 6ac0 	vcmpe.f32	s13, s0
 801823a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801823e:	dc01      	bgt.n	8018244 <assign_sum_to_group_output_4row16col+0x1328>
 8018240:	eef0 6a40 	vmov.f32	s13, s0
 8018244:	eef4 6ae0 	vcmpe.f32	s13, s1
 8018248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801824c:	d401      	bmi.n	8018252 <assign_sum_to_group_output_4row16col+0x1336>
 801824e:	eef0 6a60 	vmov.f32	s13, s1
 8018252:	ed93 7a00 	vldr	s14, [r3]
 8018256:	ee27 7a26 	vmul.f32	s14, s14, s13
 801825a:	ee27 7a01 	vmul.f32	s14, s14, s2
 801825e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018262:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018266:	ee17 3a90 	vmov	r3, s15
 801826a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801826c:	70d3      	strb	r3, [r2, #3]
}
 801826e:	b00f      	add	sp, #60	@ 0x3c
 8018270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018274 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace>:
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const float* filter_data, const float* bias_data, 
                 int8_t* output_weight_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const uint16_t groups,
                 const float* scales, const float learning_rate) {
 8018274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018278:	ed2d 8b04 	vpush	{d8-d9}
 801827c:	f5ad 7d07 	sub.w	sp, sp, #540	@ 0x21c
 8018280:	9042      	str	r0, [sp, #264]	@ 0x108
 8018282:	913f      	str	r1, [sp, #252]	@ 0xfc
 8018284:	9243      	str	r2, [sp, #268]	@ 0x10c
 8018286:	9344      	str	r3, [sp, #272]	@ 0x110
 8018288:	9a94      	ldr	r2, [sp, #592]	@ 0x250
 801828a:	eeb0 9a40 	vmov.f32	s18, s0
 801828e:	eef0 8a60 	vmov.f32	s17, s1
 8018292:	f8bd 6270 	ldrh.w	r6, [sp, #624]	@ 0x270
 8018296:	eeb0 8a41 	vmov.f32	s16, s2
  int i_output_depth, i , j;
  int output_depth_per_group = output_depth / groups;
 801829a:	f8bd 3264 	ldrh.w	r3, [sp, #612]	@ 0x264
 801829e:	fbb3 f3f6 	udiv	r3, r3, r6
 80182a2:	9340      	str	r3, [sp, #256]	@ 0x100

  for (i_output_depth = 0; i_output_depth < output_depth_per_group; i_output_depth += 16) {
 80182a4:	2300      	movs	r3, #0
 80182a6:	932f      	str	r3, [sp, #188]	@ 0xbc
 80182a8:	4613      	mov	r3, r2
 80182aa:	e2d3      	b.n	8018854 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x5e0>
    const float* src_8 = filter_data++; const float* src_9 = filter_data++; const float* src_10 = filter_data++; const float* src_11 = filter_data++;
    const float* src_12 = filter_data++; const float* src_13 = filter_data++; const float* src_14 = filter_data++; const float* src_15 = filter_data++;

    for (i = 0; i < DIM_KER_X; i++) {
      for (j = 0; j < DIM_KER_Y; j++) {
        *two_column_buffer_0++ = *src_0; src_0 += output_depth_per_group;
 80182ac:	9f2c      	ldr	r7, [sp, #176]	@ 0xb0
 80182ae:	9a94      	ldr	r2, [sp, #592]	@ 0x250
 80182b0:	edd2 7a00 	vldr	s15, [r2]
 80182b4:	ece7 7a01 	vstmia	r7!, {s15}
 80182b8:	972c      	str	r7, [sp, #176]	@ 0xb0
 80182ba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80182be:	9294      	str	r2, [sp, #592]	@ 0x250
        *two_column_buffer_1++ = *src_1; src_1 += output_depth_per_group;
 80182c0:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 80182c2:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 80182c4:	edd2 7a00 	vldr	s15, [r2]
 80182c8:	ece7 7a01 	vstmia	r7!, {s15}
 80182cc:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80182d0:	9229      	str	r2, [sp, #164]	@ 0xa4
        *two_column_buffer_2++ = *src_2; src_2 += output_depth_per_group;
 80182d2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80182d4:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 80182d6:	edd1 7a00 	vldr	s15, [r1]
 80182da:	ece2 7a01 	vstmia	r2!, {s15}
 80182de:	921a      	str	r2, [sp, #104]	@ 0x68
 80182e0:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 80182e4:	922a      	str	r2, [sp, #168]	@ 0xa8
        *two_column_buffer_3++ = *src_3; src_3 += output_depth_per_group;
 80182e6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80182e8:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 80182ea:	edd2 7a00 	vldr	s15, [r2]
 80182ee:	ece1 7a01 	vstmia	r1!, {s15}
 80182f2:	911b      	str	r1, [sp, #108]	@ 0x6c
 80182f4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80182f8:	922b      	str	r2, [sp, #172]	@ 0xac
        *two_column_buffer_4++ = *src_4; src_4 += output_depth_per_group;
 80182fa:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80182fc:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80182fe:	edd1 7a00 	vldr	s15, [r1]
 8018302:	ece2 7a01 	vstmia	r2!, {s15}
 8018306:	921c      	str	r2, [sp, #112]	@ 0x70
 8018308:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 801830c:	9215      	str	r2, [sp, #84]	@ 0x54
        *two_column_buffer_5++ = *src_5; src_5 += output_depth_per_group;
 801830e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8018310:	eddc 7a00 	vldr	s15, [ip]
 8018314:	ece2 7a01 	vstmia	r2!, {s15}
 8018318:	921d      	str	r2, [sp, #116]	@ 0x74
 801831a:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
        *two_column_buffer_6++ = *src_6; src_6 += output_depth_per_group;
 801831e:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8018320:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8018322:	edd1 7a00 	vldr	s15, [r1]
 8018326:	ece2 7a01 	vstmia	r2!, {s15}
 801832a:	922d      	str	r2, [sp, #180]	@ 0xb4
 801832c:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8018330:	9216      	str	r2, [sp, #88]	@ 0x58
        *two_column_buffer_7++ = *src_7; src_7 += output_depth_per_group;
 8018332:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8018334:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018336:	edd2 7a00 	vldr	s15, [r2]
 801833a:	ece1 7a01 	vstmia	r1!, {s15}
 801833e:	911e      	str	r1, [sp, #120]	@ 0x78
 8018340:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8018344:	9214      	str	r2, [sp, #80]	@ 0x50
        *two_column_buffer_8++ = *src_8; src_8 += output_depth_per_group;
 8018346:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8018348:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801834a:	edd2 7a00 	vldr	s15, [r2]
 801834e:	ece1 7a01 	vstmia	r1!, {s15}
 8018352:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8018356:	9217      	str	r2, [sp, #92]	@ 0x5c
        *two_column_buffer_9++ = *src_9; src_9 += output_depth_per_group;
 8018358:	9822      	ldr	r0, [sp, #136]	@ 0x88
 801835a:	edde 7a00 	vldr	s15, [lr]
 801835e:	ece0 7a01 	vstmia	r0!, {s15}
 8018362:	901f      	str	r0, [sp, #124]	@ 0x7c
 8018364:	eb0e 0e83 	add.w	lr, lr, r3, lsl #2
        *two_column_buffer_10++ = *src_10; src_10 += output_depth_per_group;
 8018368:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 801836a:	edd8 7a00 	vldr	s15, [r8]
 801836e:	ece0 7a01 	vstmia	r0!, {s15}
 8018372:	eb08 0883 	add.w	r8, r8, r3, lsl #2
        *two_column_buffer_11++ = *src_11; src_11 += output_depth_per_group;
 8018376:	9c24      	ldr	r4, [sp, #144]	@ 0x90
 8018378:	edd9 7a00 	vldr	s15, [r9]
 801837c:	ece4 7a01 	vstmia	r4!, {s15}
 8018380:	9420      	str	r4, [sp, #128]	@ 0x80
 8018382:	eb09 0983 	add.w	r9, r9, r3, lsl #2
        *two_column_buffer_12++ = *src_12; src_12 += output_depth_per_group;
 8018386:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 8018388:	edda 7a00 	vldr	s15, [sl]
 801838c:	ece4 7a01 	vstmia	r4!, {s15}
 8018390:	eb0a 0a83 	add.w	sl, sl, r3, lsl #2
        *two_column_buffer_13++ = *src_13; src_13 += output_depth_per_group;
 8018394:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 8018396:	eddb 7a00 	vldr	s15, [fp]
 801839a:	ece5 7a01 	vstmia	r5!, {s15}
 801839e:	9521      	str	r5, [sp, #132]	@ 0x84
 80183a0:	eb0b 0b83 	add.w	fp, fp, r3, lsl #2
        *two_column_buffer_14++ = *src_14; src_14 += output_depth_per_group;
 80183a4:	9d27      	ldr	r5, [sp, #156]	@ 0x9c
 80183a6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80183a8:	edd2 7a00 	vldr	s15, [r2]
 80183ac:	ece5 7a01 	vstmia	r5!, {s15}
 80183b0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80183b4:	9218      	str	r2, [sp, #96]	@ 0x60
        *two_column_buffer_15++ = *src_15; src_15 += output_depth_per_group;
 80183b6:	9e28      	ldr	r6, [sp, #160]	@ 0xa0
 80183b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80183ba:	edd2 7a00 	vldr	s15, [r2]
 80183be:	ece6 7a01 	vstmia	r6!, {s15}
 80183c2:	9622      	str	r6, [sp, #136]	@ 0x88
 80183c4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80183c8:	9219      	str	r2, [sp, #100]	@ 0x64
      for (j = 0; j < DIM_KER_Y; j++) {
 80183ca:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80183cc:	3601      	adds	r6, #1
 80183ce:	9613      	str	r6, [sp, #76]	@ 0x4c
        *two_column_buffer_15++ = *src_15; src_15 += output_depth_per_group;
 80183d0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80183d2:	9628      	str	r6, [sp, #160]	@ 0xa0
        *two_column_buffer_14++ = *src_14; src_14 += output_depth_per_group;
 80183d4:	9527      	str	r5, [sp, #156]	@ 0x9c
        *two_column_buffer_13++ = *src_13; src_13 += output_depth_per_group;
 80183d6:	9d21      	ldr	r5, [sp, #132]	@ 0x84
 80183d8:	9526      	str	r5, [sp, #152]	@ 0x98
        *two_column_buffer_12++ = *src_12; src_12 += output_depth_per_group;
 80183da:	9425      	str	r4, [sp, #148]	@ 0x94
        *two_column_buffer_11++ = *src_11; src_11 += output_depth_per_group;
 80183dc:	9c20      	ldr	r4, [sp, #128]	@ 0x80
 80183de:	9424      	str	r4, [sp, #144]	@ 0x90
        *two_column_buffer_10++ = *src_10; src_10 += output_depth_per_group;
 80183e0:	9023      	str	r0, [sp, #140]	@ 0x8c
        *two_column_buffer_9++ = *src_9; src_9 += output_depth_per_group;
 80183e2:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 80183e4:	9022      	str	r0, [sp, #136]	@ 0x88
        *two_column_buffer_8++ = *src_8; src_8 += output_depth_per_group;
 80183e6:	9121      	str	r1, [sp, #132]	@ 0x84
        *two_column_buffer_7++ = *src_7; src_7 += output_depth_per_group;
 80183e8:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80183ea:	9120      	str	r1, [sp, #128]	@ 0x80
        *two_column_buffer_6++ = *src_6; src_6 += output_depth_per_group;
 80183ec:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 80183ee:	921f      	str	r2, [sp, #124]	@ 0x7c
        *two_column_buffer_5++ = *src_5; src_5 += output_depth_per_group;
 80183f0:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80183f2:	921e      	str	r2, [sp, #120]	@ 0x78
        *two_column_buffer_4++ = *src_4; src_4 += output_depth_per_group;
 80183f4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80183f6:	921d      	str	r2, [sp, #116]	@ 0x74
        *two_column_buffer_3++ = *src_3; src_3 += output_depth_per_group;
 80183f8:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 80183fa:	911c      	str	r1, [sp, #112]	@ 0x70
        *two_column_buffer_2++ = *src_2; src_2 += output_depth_per_group;
 80183fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80183fe:	921b      	str	r2, [sp, #108]	@ 0x6c
        *two_column_buffer_1++ = *src_1; src_1 += output_depth_per_group;
 8018400:	971a      	str	r7, [sp, #104]	@ 0x68
      for (j = 0; j < DIM_KER_Y; j++) {
 8018402:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018404:	2a07      	cmp	r2, #7
 8018406:	f67f af51 	bls.w	80182ac <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x38>
    for (i = 0; i < DIM_KER_X; i++) {
 801840a:	9c15      	ldr	r4, [sp, #84]	@ 0x54
 801840c:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 801840e:	4665      	mov	r5, ip
 8018410:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8018412:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8018414:	9894      	ldr	r0, [sp, #592]	@ 0x250
 8018416:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8018418:	46bc      	mov	ip, r7
 801841a:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 801841c:	3701      	adds	r7, #1
 801841e:	972e      	str	r7, [sp, #184]	@ 0xb8
 8018420:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 8018422:	2f07      	cmp	r7, #7
 8018424:	d80a      	bhi.n	801843c <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x1c8>
      for (j = 0; j < DIM_KER_Y; j++) {
 8018426:	2700      	movs	r7, #0
 8018428:	9713      	str	r7, [sp, #76]	@ 0x4c
 801842a:	9415      	str	r4, [sp, #84]	@ 0x54
 801842c:	4664      	mov	r4, ip
 801842e:	46ac      	mov	ip, r5
 8018430:	9218      	str	r2, [sp, #96]	@ 0x60
 8018432:	9119      	str	r1, [sp, #100]	@ 0x64
 8018434:	9094      	str	r0, [sp, #592]	@ 0x250
 8018436:	9616      	str	r6, [sp, #88]	@ 0x58
 8018438:	9417      	str	r4, [sp, #92]	@ 0x5c
 801843a:	e7e2      	b.n	8018402 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x18e>
      }
    }

    /* Setup output_weight_data */
    int8_t* out_0 = &output_weight_data[i_output_depth * groups]; int8_t* out_1 = &output_weight_data[(i_output_depth + 1) * groups];
 801843c:	9e45      	ldr	r6, [sp, #276]	@ 0x114
 801843e:	9b96      	ldr	r3, [sp, #600]	@ 0x258
 8018440:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8018442:	fb02 3306 	mla	r3, r2, r6, r3
 8018446:	9320      	str	r3, [sp, #128]	@ 0x80
 8018448:	fb02 6306 	mla	r3, r2, r6, r6
 801844c:	9996      	ldr	r1, [sp, #600]	@ 0x258
 801844e:	18cb      	adds	r3, r1, r3
 8018450:	9321      	str	r3, [sp, #132]	@ 0x84
    int8_t* out_2 = &output_weight_data[(i_output_depth + 2) * groups]; int8_t* out_3 = &output_weight_data[(i_output_depth + 3) * groups];
 8018452:	1c93      	adds	r3, r2, #2
 8018454:	fb03 1306 	mla	r3, r3, r6, r1
 8018458:	9322      	str	r3, [sp, #136]	@ 0x88
 801845a:	1cd3      	adds	r3, r2, #3
 801845c:	fb03 1306 	mla	r3, r3, r6, r1
 8018460:	9323      	str	r3, [sp, #140]	@ 0x8c
    int8_t* out_4 = &output_weight_data[(i_output_depth + 4) * groups]; int8_t* out_5 = &output_weight_data[(i_output_depth + 5) * groups];
 8018462:	1d13      	adds	r3, r2, #4
 8018464:	fb03 1306 	mla	r3, r3, r6, r1
 8018468:	9315      	str	r3, [sp, #84]	@ 0x54
 801846a:	1d53      	adds	r3, r2, #5
 801846c:	fb03 1306 	mla	r3, r3, r6, r1
 8018470:	9316      	str	r3, [sp, #88]	@ 0x58
    int8_t* out_6 = &output_weight_data[(i_output_depth + 6) * groups]; int8_t* out_7 = &output_weight_data[(i_output_depth + 7) * groups];
 8018472:	1d93      	adds	r3, r2, #6
 8018474:	fb03 1306 	mla	r3, r3, r6, r1
 8018478:	9317      	str	r3, [sp, #92]	@ 0x5c
 801847a:	1dd3      	adds	r3, r2, #7
 801847c:	fb03 1306 	mla	r3, r3, r6, r1
 8018480:	9318      	str	r3, [sp, #96]	@ 0x60
    int8_t* out_8 = &output_weight_data[(i_output_depth + 8) * groups]; int8_t* out_9 = &output_weight_data[(i_output_depth + 9) * groups];
 8018482:	f102 0308 	add.w	r3, r2, #8
 8018486:	fb03 1306 	mla	r3, r3, r6, r1
 801848a:	9319      	str	r3, [sp, #100]	@ 0x64
 801848c:	f102 0309 	add.w	r3, r2, #9
 8018490:	fb03 1306 	mla	r3, r3, r6, r1
 8018494:	931a      	str	r3, [sp, #104]	@ 0x68
    int8_t* out_10 = &output_weight_data[(i_output_depth + 10) * groups]; int8_t* out_11 = &output_weight_data[(i_output_depth + 11) * groups];
 8018496:	f102 030a 	add.w	r3, r2, #10
 801849a:	fb03 1306 	mla	r3, r3, r6, r1
 801849e:	931b      	str	r3, [sp, #108]	@ 0x6c
 80184a0:	f102 030b 	add.w	r3, r2, #11
 80184a4:	fb03 1306 	mla	r3, r3, r6, r1
 80184a8:	931c      	str	r3, [sp, #112]	@ 0x70
    int8_t* out_12 = &output_weight_data[(i_output_depth + 12) * groups]; int8_t* out_13 = &output_weight_data[(i_output_depth + 13) * groups];
 80184aa:	f102 030c 	add.w	r3, r2, #12
 80184ae:	fb03 1306 	mla	r3, r3, r6, r1
 80184b2:	931d      	str	r3, [sp, #116]	@ 0x74
 80184b4:	f102 030d 	add.w	r3, r2, #13
 80184b8:	fb03 1306 	mla	r3, r3, r6, r1
 80184bc:	931e      	str	r3, [sp, #120]	@ 0x78
    int8_t* out_14 = &output_weight_data[(i_output_depth + 14) * groups]; int8_t* out_15 = &output_weight_data[(i_output_depth + 15) * groups];
 80184be:	f102 030e 	add.w	r3, r2, #14
 80184c2:	fb03 1306 	mla	r3, r3, r6, r1
 80184c6:	9324      	str	r3, [sp, #144]	@ 0x90
 80184c8:	f102 030f 	add.w	r3, r2, #15
 80184cc:	fb03 1306 	mla	r3, r3, r6, r1
 80184d0:	9325      	str	r3, [sp, #148]	@ 0x94

    const float* input = input_data;

    /* Calculate 4 rows(input channels) at a time */
    uint16_t group_cnt = groups >> 2;
 80184d2:	08b3      	lsrs	r3, r6, #2
    const float* input = input_data;
 80184d4:	f8dd e108 	ldr.w	lr, [sp, #264]	@ 0x108
 80184d8:	9d43      	ldr	r5, [sp, #268]	@ 0x10c
 80184da:	9c44      	ldr	r4, [sp, #272]	@ 0x110
 80184dc:	9628      	str	r6, [sp, #160]	@ 0xa0
    while (group_cnt--) {
 80184de:	e195      	b.n	801880c <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x598>
      src_2 = input++;
      src_3 = input++;

      for (i = 0; i < input_height; i++) {
        for (j = 0; j < input_width; j++) {
          *two_column_buffer_0++ = *src_0;
 80184e0:	edde 7a00 	vldr	s15, [lr]
 80184e4:	ece3 7a01 	vstmia	r3!, {s15}
          src_0 += input_depth;
 80184e8:	eb0e 0e84 	add.w	lr, lr, r4, lsl #2
          *two_column_buffer_1++ = *src_1;
 80184ec:	edd9 7a00 	vldr	s15, [r9]
 80184f0:	ece2 7a01 	vstmia	r2!, {s15}
          src_1 += input_depth;
 80184f4:	eb09 0984 	add.w	r9, r9, r4, lsl #2
          *two_column_buffer_2++ = *src_2;
 80184f8:	edd8 7a00 	vldr	s15, [r8]
 80184fc:	ece1 7a01 	vstmia	r1!, {s15}
          src_2 += input_depth;
 8018500:	eb08 0884 	add.w	r8, r8, r4, lsl #2
          *two_column_buffer_3++ = *src_3;
 8018504:	eddc 7a00 	vldr	s15, [ip]
 8018508:	ece0 7a01 	vstmia	r0!, {s15}
          src_3 += input_depth;
 801850c:	eb0c 0c84 	add.w	ip, ip, r4, lsl #2
        for (j = 0; j < input_width; j++) {
 8018510:	3601      	adds	r6, #1
 8018512:	42b5      	cmp	r5, r6
 8018514:	dce4      	bgt.n	80184e0 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x26c>
      for (i = 0; i < input_height; i++) {
 8018516:	f10a 0a01 	add.w	sl, sl, #1
 801851a:	4557      	cmp	r7, sl
 801851c:	dd01      	ble.n	8018522 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x2ae>
        for (j = 0; j < input_width; j++) {
 801851e:	2600      	movs	r6, #0
 8018520:	e7f7      	b.n	8018512 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x29e>
      const float* input_3 = &im2col_data[DIM_KER_X * DIM_KER_Y * 19];

      const float* filter = im2col_data;

      // We assume bias_data as zeros.
      float sum_0[16] = {};
 8018522:	9f27      	ldr	r7, [sp, #156]	@ 0x9c
 8018524:	ae46      	add	r6, sp, #280	@ 0x118
 8018526:	f04f 0840 	mov.w	r8, #64	@ 0x40
 801852a:	4642      	mov	r2, r8
 801852c:	2100      	movs	r1, #0
 801852e:	4630      	mov	r0, r6
 8018530:	f00b fa78 	bl	8023a24 <memset>
      float sum_1[16] = {};
 8018534:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8018538:	4642      	mov	r2, r8
 801853a:	2100      	movs	r1, #0
 801853c:	4648      	mov	r0, r9
 801853e:	f00b fa71 	bl	8023a24 <memset>
      float sum_2[16] = {};
 8018542:	f50d 7acc 	add.w	sl, sp, #408	@ 0x198
 8018546:	4642      	mov	r2, r8
 8018548:	2100      	movs	r1, #0
 801854a:	4650      	mov	r0, sl
 801854c:	f00b fa6a 	bl	8023a24 <memset>
      float sum_3[16] = {};
 8018550:	4642      	mov	r2, r8
 8018552:	2100      	movs	r1, #0
 8018554:	a876      	add	r0, sp, #472	@ 0x1d8
 8018556:	f00b fa65 	bl	8023a24 <memset>
      
      /* Group Conv Computation */
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[0], &sum_1[0], &sum_2[0], &sum_3[0], input_0, input_1, input_2, input_3, filter);
 801855a:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 801855c:	9304      	str	r3, [sp, #16]
 801855e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018560:	9303      	str	r3, [sp, #12]
 8018562:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018564:	9202      	str	r2, [sp, #8]
 8018566:	f8cd b004 	str.w	fp, [sp, #4]
 801856a:	9700      	str	r7, [sp, #0]
 801856c:	a976      	add	r1, sp, #472	@ 0x1d8
 801856e:	460b      	mov	r3, r1
 8018570:	4652      	mov	r2, sl
 8018572:	4649      	mov	r1, r9
 8018574:	4630      	mov	r0, r6
 8018576:	f7fd fcab 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[1], &sum_1[1], &sum_2[1], &sum_3[1], input_0, input_1, input_2, input_3, filter);
 801857a:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 801857c:	9104      	str	r1, [sp, #16]
 801857e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018580:	9303      	str	r3, [sp, #12]
 8018582:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018584:	9202      	str	r2, [sp, #8]
 8018586:	f8cd b004 	str.w	fp, [sp, #4]
 801858a:	9700      	str	r7, [sp, #0]
 801858c:	ab77      	add	r3, sp, #476	@ 0x1dc
 801858e:	aa67      	add	r2, sp, #412	@ 0x19c
 8018590:	a957      	add	r1, sp, #348	@ 0x15c
 8018592:	a847      	add	r0, sp, #284	@ 0x11c
 8018594:	f7fd fc9c 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[2], &sum_1[2], &sum_2[2], &sum_3[2], input_0, input_1, input_2, input_3, filter);
 8018598:	9931      	ldr	r1, [sp, #196]	@ 0xc4
 801859a:	9104      	str	r1, [sp, #16]
 801859c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801859e:	9303      	str	r3, [sp, #12]
 80185a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80185a2:	9202      	str	r2, [sp, #8]
 80185a4:	f8cd b004 	str.w	fp, [sp, #4]
 80185a8:	9700      	str	r7, [sp, #0]
 80185aa:	ab78      	add	r3, sp, #480	@ 0x1e0
 80185ac:	aa68      	add	r2, sp, #416	@ 0x1a0
 80185ae:	a958      	add	r1, sp, #352	@ 0x160
 80185b0:	a848      	add	r0, sp, #288	@ 0x120
 80185b2:	f7fd fc8d 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[3], &sum_1[3], &sum_2[3], &sum_3[3], input_0, input_1, input_2, input_3, filter);
 80185b6:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 80185b8:	9104      	str	r1, [sp, #16]
 80185ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80185bc:	9303      	str	r3, [sp, #12]
 80185be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80185c0:	9202      	str	r2, [sp, #8]
 80185c2:	f8cd b004 	str.w	fp, [sp, #4]
 80185c6:	9700      	str	r7, [sp, #0]
 80185c8:	ab79      	add	r3, sp, #484	@ 0x1e4
 80185ca:	aa69      	add	r2, sp, #420	@ 0x1a4
 80185cc:	a959      	add	r1, sp, #356	@ 0x164
 80185ce:	a849      	add	r0, sp, #292	@ 0x124
 80185d0:	f7fd fc7e 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[4], &sum_1[4], &sum_2[4], &sum_3[4], input_0, input_1, input_2, input_3, filter);
 80185d4:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 80185d6:	9104      	str	r1, [sp, #16]
 80185d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80185da:	9303      	str	r3, [sp, #12]
 80185dc:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80185de:	9202      	str	r2, [sp, #8]
 80185e0:	f8cd b004 	str.w	fp, [sp, #4]
 80185e4:	9700      	str	r7, [sp, #0]
 80185e6:	ab7a      	add	r3, sp, #488	@ 0x1e8
 80185e8:	aa6a      	add	r2, sp, #424	@ 0x1a8
 80185ea:	a95a      	add	r1, sp, #360	@ 0x168
 80185ec:	a84a      	add	r0, sp, #296	@ 0x128
 80185ee:	f7fd fc6f 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[5], &sum_1[5], &sum_2[5], &sum_3[5], input_0, input_1, input_2, input_3, filter);
 80185f2:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 80185f4:	9104      	str	r1, [sp, #16]
 80185f6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80185f8:	9303      	str	r3, [sp, #12]
 80185fa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80185fc:	9202      	str	r2, [sp, #8]
 80185fe:	f8cd b004 	str.w	fp, [sp, #4]
 8018602:	9700      	str	r7, [sp, #0]
 8018604:	ab7b      	add	r3, sp, #492	@ 0x1ec
 8018606:	aa6b      	add	r2, sp, #428	@ 0x1ac
 8018608:	a95b      	add	r1, sp, #364	@ 0x16c
 801860a:	a84b      	add	r0, sp, #300	@ 0x12c
 801860c:	f7fd fc60 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[6], &sum_1[6], &sum_2[6], &sum_3[6], input_0, input_1, input_2, input_3, filter);
 8018610:	993a      	ldr	r1, [sp, #232]	@ 0xe8
 8018612:	9104      	str	r1, [sp, #16]
 8018614:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018616:	9303      	str	r3, [sp, #12]
 8018618:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801861a:	9202      	str	r2, [sp, #8]
 801861c:	f8cd b004 	str.w	fp, [sp, #4]
 8018620:	9700      	str	r7, [sp, #0]
 8018622:	ab7c      	add	r3, sp, #496	@ 0x1f0
 8018624:	aa6c      	add	r2, sp, #432	@ 0x1b0
 8018626:	a95c      	add	r1, sp, #368	@ 0x170
 8018628:	a84c      	add	r0, sp, #304	@ 0x130
 801862a:	f7fd fc51 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[7], &sum_1[7], &sum_2[7], &sum_3[7], input_0, input_1, input_2, input_3, filter);
 801862e:	9935      	ldr	r1, [sp, #212]	@ 0xd4
 8018630:	9104      	str	r1, [sp, #16]
 8018632:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018634:	9303      	str	r3, [sp, #12]
 8018636:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018638:	9202      	str	r2, [sp, #8]
 801863a:	f8cd b004 	str.w	fp, [sp, #4]
 801863e:	9700      	str	r7, [sp, #0]
 8018640:	ab7d      	add	r3, sp, #500	@ 0x1f4
 8018642:	aa6d      	add	r2, sp, #436	@ 0x1b4
 8018644:	a95d      	add	r1, sp, #372	@ 0x174
 8018646:	a84d      	add	r0, sp, #308	@ 0x134
 8018648:	f7fd fc42 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[8], &sum_1[8], &sum_2[8], &sum_3[8], input_0, input_1, input_2, input_3, filter);
 801864c:	993b      	ldr	r1, [sp, #236]	@ 0xec
 801864e:	9104      	str	r1, [sp, #16]
 8018650:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018652:	9303      	str	r3, [sp, #12]
 8018654:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018656:	9202      	str	r2, [sp, #8]
 8018658:	f8cd b004 	str.w	fp, [sp, #4]
 801865c:	9700      	str	r7, [sp, #0]
 801865e:	ab7e      	add	r3, sp, #504	@ 0x1f8
 8018660:	aa6e      	add	r2, sp, #440	@ 0x1b8
 8018662:	a95e      	add	r1, sp, #376	@ 0x178
 8018664:	a84e      	add	r0, sp, #312	@ 0x138
 8018666:	f7fd fc33 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[9], &sum_1[9], &sum_2[9], &sum_3[9], input_0, input_1, input_2, input_3, filter);
 801866a:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 801866c:	9104      	str	r1, [sp, #16]
 801866e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018670:	9303      	str	r3, [sp, #12]
 8018672:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018674:	9202      	str	r2, [sp, #8]
 8018676:	f8cd b004 	str.w	fp, [sp, #4]
 801867a:	9700      	str	r7, [sp, #0]
 801867c:	ab7f      	add	r3, sp, #508	@ 0x1fc
 801867e:	aa6f      	add	r2, sp, #444	@ 0x1bc
 8018680:	a95f      	add	r1, sp, #380	@ 0x17c
 8018682:	a84f      	add	r0, sp, #316	@ 0x13c
 8018684:	f7fd fc24 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[10], &sum_1[10], &sum_2[10], &sum_3[10], input_0, input_1, input_2, input_3, filter);
 8018688:	993c      	ldr	r1, [sp, #240]	@ 0xf0
 801868a:	9104      	str	r1, [sp, #16]
 801868c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801868e:	9303      	str	r3, [sp, #12]
 8018690:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018692:	9202      	str	r2, [sp, #8]
 8018694:	f8cd b004 	str.w	fp, [sp, #4]
 8018698:	9700      	str	r7, [sp, #0]
 801869a:	ab80      	add	r3, sp, #512	@ 0x200
 801869c:	aa70      	add	r2, sp, #448	@ 0x1c0
 801869e:	a960      	add	r1, sp, #384	@ 0x180
 80186a0:	a850      	add	r0, sp, #320	@ 0x140
 80186a2:	f7fd fc15 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[11], &sum_1[11], &sum_2[11], &sum_3[11], input_0, input_1, input_2, input_3, filter);
 80186a6:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 80186a8:	9104      	str	r1, [sp, #16]
 80186aa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80186ac:	9303      	str	r3, [sp, #12]
 80186ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80186b0:	9202      	str	r2, [sp, #8]
 80186b2:	f8cd b004 	str.w	fp, [sp, #4]
 80186b6:	9700      	str	r7, [sp, #0]
 80186b8:	ab81      	add	r3, sp, #516	@ 0x204
 80186ba:	aa71      	add	r2, sp, #452	@ 0x1c4
 80186bc:	a961      	add	r1, sp, #388	@ 0x184
 80186be:	a851      	add	r0, sp, #324	@ 0x144
 80186c0:	f7fd fc06 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[12], &sum_1[12], &sum_2[12], &sum_3[12], input_0, input_1, input_2, input_3, filter);
 80186c4:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 80186c6:	9104      	str	r1, [sp, #16]
 80186c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80186ca:	9303      	str	r3, [sp, #12]
 80186cc:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80186ce:	9202      	str	r2, [sp, #8]
 80186d0:	f8cd b004 	str.w	fp, [sp, #4]
 80186d4:	9700      	str	r7, [sp, #0]
 80186d6:	ab82      	add	r3, sp, #520	@ 0x208
 80186d8:	aa72      	add	r2, sp, #456	@ 0x1c8
 80186da:	a962      	add	r1, sp, #392	@ 0x188
 80186dc:	a852      	add	r0, sp, #328	@ 0x148
 80186de:	f7fd fbf7 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[13], &sum_1[13], &sum_2[13], &sum_3[13], input_0, input_1, input_2, input_3, filter);
 80186e2:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 80186e4:	9104      	str	r1, [sp, #16]
 80186e6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80186e8:	9303      	str	r3, [sp, #12]
 80186ea:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80186ec:	9202      	str	r2, [sp, #8]
 80186ee:	f8cd b004 	str.w	fp, [sp, #4]
 80186f2:	9700      	str	r7, [sp, #0]
 80186f4:	ab83      	add	r3, sp, #524	@ 0x20c
 80186f6:	aa73      	add	r2, sp, #460	@ 0x1cc
 80186f8:	a963      	add	r1, sp, #396	@ 0x18c
 80186fa:	a853      	add	r0, sp, #332	@ 0x14c
 80186fc:	f7fd fbe8 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[14], &sum_1[14], &sum_2[14], &sum_3[14], input_0, input_1, input_2, input_3, filter);
 8018700:	993e      	ldr	r1, [sp, #248]	@ 0xf8
 8018702:	9104      	str	r1, [sp, #16]
 8018704:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018706:	9303      	str	r3, [sp, #12]
 8018708:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801870a:	9202      	str	r2, [sp, #8]
 801870c:	f8cd b004 	str.w	fp, [sp, #4]
 8018710:	9700      	str	r7, [sp, #0]
 8018712:	ab84      	add	r3, sp, #528	@ 0x210
 8018714:	aa74      	add	r2, sp, #464	@ 0x1d0
 8018716:	a964      	add	r1, sp, #400	@ 0x190
 8018718:	a854      	add	r0, sp, #336	@ 0x150
 801871a:	f7fd fbd9 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;
      group_mac_kernel8_4row_fp_uniweight_reuse_output_input(&sum_0[15], &sum_1[15], &sum_2[15], &sum_3[15], input_0, input_1, input_2, input_3, filter);
 801871e:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 8018720:	9104      	str	r1, [sp, #16]
 8018722:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018724:	9303      	str	r3, [sp, #12]
 8018726:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018728:	9202      	str	r2, [sp, #8]
 801872a:	f8cd b004 	str.w	fp, [sp, #4]
 801872e:	9700      	str	r7, [sp, #0]
 8018730:	ab85      	add	r3, sp, #532	@ 0x214
 8018732:	aa75      	add	r2, sp, #468	@ 0x1d4
 8018734:	a965      	add	r1, sp, #404	@ 0x194
 8018736:	a855      	add	r0, sp, #340	@ 0x154
 8018738:	f7fd fbca 	bl	8015ed0 <group_mac_kernel8_4row_fp_uniweight_reuse_output_input>
      filter += DIM_KER_X * DIM_KER_Y;

      /* Calculate outputs */      
      assign_sum_to_group_output_4row16col(out_0, out_1, out_2, out_3, out_4, out_5, out_6, out_7, out_8, out_9, out_10, out_11, out_12, out_13, out_14, out_15, 
 801873c:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801873e:	9311      	str	r3, [sp, #68]	@ 0x44
 8018740:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 8018742:	9310      	str	r3, [sp, #64]	@ 0x40
 8018744:	ab76      	add	r3, sp, #472	@ 0x1d8
 8018746:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018748:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
 801874c:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 8018750:	960c      	str	r6, [sp, #48]	@ 0x30
 8018752:	9e25      	ldr	r6, [sp, #148]	@ 0x94
 8018754:	960b      	str	r6, [sp, #44]	@ 0x2c
 8018756:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 8018758:	970a      	str	r7, [sp, #40]	@ 0x28
 801875a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801875c:	9309      	str	r3, [sp, #36]	@ 0x24
 801875e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8018760:	9208      	str	r2, [sp, #32]
 8018762:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8018764:	9107      	str	r1, [sp, #28]
 8018766:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8018768:	9006      	str	r0, [sp, #24]
 801876a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801876c:	9305      	str	r3, [sp, #20]
 801876e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018770:	9204      	str	r2, [sp, #16]
 8018772:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018774:	9103      	str	r1, [sp, #12]
 8018776:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8018778:	9002      	str	r0, [sp, #8]
 801877a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801877c:	9301      	str	r3, [sp, #4]
 801877e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8018780:	9200      	str	r2, [sp, #0]
 8018782:	eeb0 1a48 	vmov.f32	s2, s16
 8018786:	eef0 0a68 	vmov.f32	s1, s17
 801878a:	eeb0 0a49 	vmov.f32	s0, s18
 801878e:	f8dd b08c 	ldr.w	fp, [sp, #140]	@ 0x8c
 8018792:	465b      	mov	r3, fp
 8018794:	f8dd a088 	ldr.w	sl, [sp, #136]	@ 0x88
 8018798:	4652      	mov	r2, sl
 801879a:	f8dd 9084 	ldr.w	r9, [sp, #132]	@ 0x84
 801879e:	4649      	mov	r1, r9
 80187a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	@ 0x80
 80187a4:	4640      	mov	r0, r8
 80187a6:	f7fe fbb9 	bl	8016f1c <assign_sum_to_group_output_4row16col>
                                    sum_0, sum_1, sum_2, sum_3, output_activation_min, output_activation_max, scales, learning_rate, i_output_depth);
      out_0 += 4; out_1 += 4; out_2 += 4; out_3 += 4; out_4 += 4; out_5 += 4; out_6 += 4; out_7 += 4; 
 80187aa:	4640      	mov	r0, r8
 80187ac:	3004      	adds	r0, #4
 80187ae:	9020      	str	r0, [sp, #128]	@ 0x80
 80187b0:	4649      	mov	r1, r9
 80187b2:	3104      	adds	r1, #4
 80187b4:	9121      	str	r1, [sp, #132]	@ 0x84
 80187b6:	4651      	mov	r1, sl
 80187b8:	3104      	adds	r1, #4
 80187ba:	9122      	str	r1, [sp, #136]	@ 0x88
 80187bc:	4659      	mov	r1, fp
 80187be:	3104      	adds	r1, #4
 80187c0:	9123      	str	r1, [sp, #140]	@ 0x8c
 80187c2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80187c4:	3204      	adds	r2, #4
 80187c6:	9215      	str	r2, [sp, #84]	@ 0x54
 80187c8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80187ca:	3304      	adds	r3, #4
 80187cc:	9316      	str	r3, [sp, #88]	@ 0x58
 80187ce:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80187d0:	3004      	adds	r0, #4
 80187d2:	9017      	str	r0, [sp, #92]	@ 0x5c
 80187d4:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80187d6:	3104      	adds	r1, #4
 80187d8:	9118      	str	r1, [sp, #96]	@ 0x60
      out_8 += 4; out_9 += 4; out_10 += 4; out_11 += 4; out_12 += 4; out_13 += 4; out_14 += 4; out_15 += 4; 
 80187da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80187dc:	3204      	adds	r2, #4
 80187de:	9219      	str	r2, [sp, #100]	@ 0x64
 80187e0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80187e2:	3304      	adds	r3, #4
 80187e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80187e6:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 80187e8:	3004      	adds	r0, #4
 80187ea:	901b      	str	r0, [sp, #108]	@ 0x6c
 80187ec:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80187ee:	3104      	adds	r1, #4
 80187f0:	911c      	str	r1, [sp, #112]	@ 0x70
 80187f2:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80187f4:	3204      	adds	r2, #4
 80187f6:	921d      	str	r2, [sp, #116]	@ 0x74
 80187f8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80187fa:	3304      	adds	r3, #4
 80187fc:	931e      	str	r3, [sp, #120]	@ 0x78
 80187fe:	1d3b      	adds	r3, r7, #4
 8018800:	9324      	str	r3, [sp, #144]	@ 0x90
 8018802:	1d33      	adds	r3, r6, #4
 8018804:	9325      	str	r3, [sp, #148]	@ 0x94
    while (group_cnt--) {
 8018806:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
      src_3 = input++;
 8018808:	f8dd e098 	ldr.w	lr, [sp, #152]	@ 0x98
    while (group_cnt--) {
 801880c:	1e5a      	subs	r2, r3, #1
 801880e:	b292      	uxth	r2, r2
 8018810:	921f      	str	r2, [sp, #124]	@ 0x7c
 8018812:	b1d3      	cbz	r3, 801884a <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x5d6>
      two_column_buffer_0 = &im2col_data[DIM_KER_X * DIM_KER_Y * 16];
 8018814:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 8018816:	f503 5780 	add.w	r7, r3, #4096	@ 0x1000
      two_column_buffer_1 = &im2col_data[DIM_KER_X * DIM_KER_Y * 17];
 801881a:	f503 5b88 	add.w	fp, r3, #4352	@ 0x1100
      two_column_buffer_2 = &im2col_data[DIM_KER_X * DIM_KER_Y * 18];
 801881e:	f503 5190 	add.w	r1, r3, #4608	@ 0x1200
 8018822:	9113      	str	r1, [sp, #76]	@ 0x4c
      two_column_buffer_3 = &im2col_data[DIM_KER_X * DIM_KER_Y * 19];
 8018824:	f503 5098 	add.w	r0, r3, #4864	@ 0x1300
 8018828:	9014      	str	r0, [sp, #80]	@ 0x50
      src_0 = input++;
 801882a:	f10e 0904 	add.w	r9, lr, #4
      src_1 = input++;
 801882e:	f10e 0808 	add.w	r8, lr, #8
      src_2 = input++;
 8018832:	f10e 0c0c 	add.w	ip, lr, #12
      src_3 = input++;
 8018836:	f10e 0310 	add.w	r3, lr, #16
 801883a:	9326      	str	r3, [sp, #152]	@ 0x98
      two_column_buffer_1 = &im2col_data[DIM_KER_X * DIM_KER_Y * 17];
 801883c:	465a      	mov	r2, fp
      two_column_buffer_0 = &im2col_data[DIM_KER_X * DIM_KER_Y * 16];
 801883e:	463b      	mov	r3, r7
      for (i = 0; i < input_height; i++) {
 8018840:	f04f 0a00 	mov.w	sl, #0
 8018844:	9727      	str	r7, [sp, #156]	@ 0x9c
 8018846:	9f3f      	ldr	r7, [sp, #252]	@ 0xfc
 8018848:	e667      	b.n	801851a <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x2a6>
  for (i_output_depth = 0; i_output_depth < output_depth_per_group; i_output_depth += 16) {
 801884a:	9e28      	ldr	r6, [sp, #160]	@ 0xa0
 801884c:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 801884e:	3310      	adds	r3, #16
 8018850:	932f      	str	r3, [sp, #188]	@ 0xbc
    const float* src_12 = filter_data++; const float* src_13 = filter_data++; const float* src_14 = filter_data++; const float* src_15 = filter_data++;
 8018852:	9b41      	ldr	r3, [sp, #260]	@ 0x104
  for (i_output_depth = 0; i_output_depth < output_depth_per_group; i_output_depth += 16) {
 8018854:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8018856:	9940      	ldr	r1, [sp, #256]	@ 0x100
 8018858:	428a      	cmp	r2, r1
 801885a:	f280 809c 	bge.w	8018996 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x722>
    float* two_column_buffer_0 = im2col_data; float* two_column_buffer_1 = &im2col_data[DIM_KER_X * DIM_KER_Y];
 801885e:	9a9a      	ldr	r2, [sp, #616]	@ 0x268
 8018860:	f502 7780 	add.w	r7, r2, #256	@ 0x100
 8018864:	9730      	str	r7, [sp, #192]	@ 0xc0
    float* two_column_buffer_2 = &im2col_data[DIM_KER_X * DIM_KER_Y * 2]; float* two_column_buffer_3 = &im2col_data[DIM_KER_X * DIM_KER_Y * 3];
 8018866:	f502 7500 	add.w	r5, r2, #512	@ 0x200
 801886a:	9531      	str	r5, [sp, #196]	@ 0xc4
 801886c:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8018870:	9232      	str	r2, [sp, #200]	@ 0xc8
    float* two_column_buffer_4 = &im2col_data[DIM_KER_X * DIM_KER_Y * 4]; float* two_column_buffer_5 = &im2col_data[DIM_KER_X * DIM_KER_Y * 5];
 8018872:	999a      	ldr	r1, [sp, #616]	@ 0x268
 8018874:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8018878:	9133      	str	r1, [sp, #204]	@ 0xcc
 801887a:	999a      	ldr	r1, [sp, #616]	@ 0x268
 801887c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8018880:	9134      	str	r1, [sp, #208]	@ 0xd0
    float* two_column_buffer_6 = &im2col_data[DIM_KER_X * DIM_KER_Y * 6]; float* two_column_buffer_7 = &im2col_data[DIM_KER_X * DIM_KER_Y * 7];
 8018882:	989a      	ldr	r0, [sp, #616]	@ 0x268
 8018884:	f500 60c0 	add.w	r0, r0, #1536	@ 0x600
 8018888:	4601      	mov	r1, r0
 801888a:	903a      	str	r0, [sp, #232]	@ 0xe8
 801888c:	989a      	ldr	r0, [sp, #616]	@ 0x268
 801888e:	f500 60e0 	add.w	r0, r0, #1792	@ 0x700
 8018892:	9035      	str	r0, [sp, #212]	@ 0xd4
    float* two_column_buffer_8 = &im2col_data[DIM_KER_X * DIM_KER_Y * 8]; float* two_column_buffer_9 = &im2col_data[DIM_KER_X * DIM_KER_Y * 9];
 8018894:	9c9a      	ldr	r4, [sp, #616]	@ 0x268
 8018896:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 801889a:	4620      	mov	r0, r4
 801889c:	943b      	str	r4, [sp, #236]	@ 0xec
 801889e:	9c9a      	ldr	r4, [sp, #616]	@ 0x268
 80188a0:	f504 6410 	add.w	r4, r4, #2304	@ 0x900
 80188a4:	9436      	str	r4, [sp, #216]	@ 0xd8
    float* two_column_buffer_10 = &im2col_data[DIM_KER_X * DIM_KER_Y * 10]; float* two_column_buffer_11 = &im2col_data[DIM_KER_X * DIM_KER_Y * 11];
 80188a6:	9d9a      	ldr	r5, [sp, #616]	@ 0x268
 80188a8:	f505 6420 	add.w	r4, r5, #2560	@ 0xa00
 80188ac:	943c      	str	r4, [sp, #240]	@ 0xf0
 80188ae:	f505 6730 	add.w	r7, r5, #2816	@ 0xb00
 80188b2:	9737      	str	r7, [sp, #220]	@ 0xdc
    float* two_column_buffer_12 = &im2col_data[DIM_KER_X * DIM_KER_Y * 12]; float* two_column_buffer_13 = &im2col_data[DIM_KER_X * DIM_KER_Y * 13];
 80188b4:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80188b8:	462f      	mov	r7, r5
 80188ba:	953d      	str	r5, [sp, #244]	@ 0xf4
 80188bc:	9d9a      	ldr	r5, [sp, #616]	@ 0x268
 80188be:	f505 6550 	add.w	r5, r5, #3328	@ 0xd00
 80188c2:	9538      	str	r5, [sp, #224]	@ 0xe0
    float* two_column_buffer_14 = &im2col_data[DIM_KER_X * DIM_KER_Y * 14]; float* two_column_buffer_15 = &im2col_data[DIM_KER_X * DIM_KER_Y * 15];
 80188c4:	9a9a      	ldr	r2, [sp, #616]	@ 0x268
 80188c6:	f502 6560 	add.w	r5, r2, #3584	@ 0xe00
 80188ca:	953e      	str	r5, [sp, #248]	@ 0xf8
 80188cc:	f502 6c70 	add.w	ip, r2, #3840	@ 0xf00
 80188d0:	f8cd c0e4 	str.w	ip, [sp, #228]	@ 0xe4
    const float* src_0 = filter_data++; const float* src_1 = filter_data++; const float* src_2 = filter_data++; const float* src_3 = filter_data++;
 80188d4:	1d1a      	adds	r2, r3, #4
 80188d6:	9229      	str	r2, [sp, #164]	@ 0xa4
 80188d8:	f103 0c08 	add.w	ip, r3, #8
 80188dc:	f8cd c0a8 	str.w	ip, [sp, #168]	@ 0xa8
 80188e0:	f103 0c0c 	add.w	ip, r3, #12
 80188e4:	f8cd c0ac 	str.w	ip, [sp, #172]	@ 0xac
 80188e8:	f103 0c10 	add.w	ip, r3, #16
 80188ec:	f8cd c04c 	str.w	ip, [sp, #76]	@ 0x4c
    const float* src_4 = filter_data++; const float* src_5 = filter_data++; const float* src_6 = filter_data++; const float* src_7 = filter_data++;
 80188f0:	f103 0c14 	add.w	ip, r3, #20
 80188f4:	f8cd c050 	str.w	ip, [sp, #80]	@ 0x50
 80188f8:	f103 0b18 	add.w	fp, r3, #24
 80188fc:	f103 0a1c 	add.w	sl, r3, #28
 8018900:	f103 0920 	add.w	r9, r3, #32
    const float* src_8 = filter_data++; const float* src_9 = filter_data++; const float* src_10 = filter_data++; const float* src_11 = filter_data++;
 8018904:	f103 0824 	add.w	r8, r3, #36	@ 0x24
 8018908:	f103 0e28 	add.w	lr, r3, #40	@ 0x28
 801890c:	f103 0c2c 	add.w	ip, r3, #44	@ 0x2c
 8018910:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8018914:	9215      	str	r2, [sp, #84]	@ 0x54
    const float* src_12 = filter_data++; const float* src_13 = filter_data++; const float* src_14 = filter_data++; const float* src_15 = filter_data++;
 8018916:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801891a:	9216      	str	r2, [sp, #88]	@ 0x58
 801891c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8018920:	9217      	str	r2, [sp, #92]	@ 0x5c
 8018922:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8018926:	9218      	str	r2, [sp, #96]	@ 0x60
 8018928:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 801892c:	9241      	str	r2, [sp, #260]	@ 0x104
    float* two_column_buffer_14 = &im2col_data[DIM_KER_X * DIM_KER_Y * 14]; float* two_column_buffer_15 = &im2col_data[DIM_KER_X * DIM_KER_Y * 15];
 801892e:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 8018930:	9228      	str	r2, [sp, #160]	@ 0xa0
 8018932:	9527      	str	r5, [sp, #156]	@ 0x9c
    float* two_column_buffer_12 = &im2col_data[DIM_KER_X * DIM_KER_Y * 12]; float* two_column_buffer_13 = &im2col_data[DIM_KER_X * DIM_KER_Y * 13];
 8018934:	9d38      	ldr	r5, [sp, #224]	@ 0xe0
 8018936:	9526      	str	r5, [sp, #152]	@ 0x98
 8018938:	9725      	str	r7, [sp, #148]	@ 0x94
    float* two_column_buffer_10 = &im2col_data[DIM_KER_X * DIM_KER_Y * 10]; float* two_column_buffer_11 = &im2col_data[DIM_KER_X * DIM_KER_Y * 11];
 801893a:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 801893c:	9724      	str	r7, [sp, #144]	@ 0x90
 801893e:	9423      	str	r4, [sp, #140]	@ 0x8c
    float* two_column_buffer_8 = &im2col_data[DIM_KER_X * DIM_KER_Y * 8]; float* two_column_buffer_9 = &im2col_data[DIM_KER_X * DIM_KER_Y * 9];
 8018940:	9c36      	ldr	r4, [sp, #216]	@ 0xd8
 8018942:	9422      	str	r4, [sp, #136]	@ 0x88
 8018944:	9021      	str	r0, [sp, #132]	@ 0x84
    float* two_column_buffer_6 = &im2col_data[DIM_KER_X * DIM_KER_Y * 6]; float* two_column_buffer_7 = &im2col_data[DIM_KER_X * DIM_KER_Y * 7];
 8018946:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8018948:	9020      	str	r0, [sp, #128]	@ 0x80
 801894a:	911f      	str	r1, [sp, #124]	@ 0x7c
    float* two_column_buffer_4 = &im2col_data[DIM_KER_X * DIM_KER_Y * 4]; float* two_column_buffer_5 = &im2col_data[DIM_KER_X * DIM_KER_Y * 5];
 801894c:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 801894e:	911e      	str	r1, [sp, #120]	@ 0x78
 8018950:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8018952:	921d      	str	r2, [sp, #116]	@ 0x74
    float* two_column_buffer_2 = &im2col_data[DIM_KER_X * DIM_KER_Y * 2]; float* two_column_buffer_3 = &im2col_data[DIM_KER_X * DIM_KER_Y * 3];
 8018954:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8018956:	921c      	str	r2, [sp, #112]	@ 0x70
 8018958:	9d31      	ldr	r5, [sp, #196]	@ 0xc4
 801895a:	951b      	str	r5, [sp, #108]	@ 0x6c
    float* two_column_buffer_0 = im2col_data; float* two_column_buffer_1 = &im2col_data[DIM_KER_X * DIM_KER_Y];
 801895c:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 801895e:	971a      	str	r7, [sp, #104]	@ 0x68
 8018960:	9f9a      	ldr	r7, [sp, #616]	@ 0x268
    for (i = 0; i < DIM_KER_X; i++) {
 8018962:	2100      	movs	r1, #0
 8018964:	912e      	str	r1, [sp, #184]	@ 0xb8
 8018966:	972c      	str	r7, [sp, #176]	@ 0xb0
 8018968:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 801896a:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 801896e:	f8cd e064 	str.w	lr, [sp, #100]	@ 0x64
 8018972:	46c6      	mov	lr, r8
 8018974:	4667      	mov	r7, ip
 8018976:	46cc      	mov	ip, r9
 8018978:	f8dd a054 	ldr.w	sl, [sp, #84]	@ 0x54
 801897c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 801897e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018980:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8018982:	9645      	str	r6, [sp, #276]	@ 0x114
 8018984:	465e      	mov	r6, fp
 8018986:	f8dd b058 	ldr.w	fp, [sp, #88]	@ 0x58
 801898a:	4618      	mov	r0, r3
 801898c:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 801898e:	46b9      	mov	r9, r7
 8018990:	f8dd 8064 	ldr.w	r8, [sp, #100]	@ 0x64
 8018994:	e544      	b.n	8018420 <group_conv_fp_kernel8_stride1_pad0_in8x8_out1x1_uniweight_4row16col_inplace+0x1ac>
    }
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 8018996:	2000      	movs	r0, #0
 8018998:	f50d 7d07 	add.w	sp, sp, #540	@ 0x21c
 801899c:	ecbd 8b04 	vpop	{d8-d9}
 80189a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080189a4 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace>:
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const float* filter_data, const float* bias_data, 
                 int8_t* output_weight_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const uint16_t groups,
                 const float* scales, const float learning_rate) {
 80189a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189a8:	ed2d 8b0e 	vpush	{d8-d14}
 80189ac:	b0a1      	sub	sp, #132	@ 0x84
 80189ae:	900b      	str	r0, [sp, #44]	@ 0x2c
 80189b0:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 80189b2:	f8dd 80e8 	ldr.w	r8, [sp, #232]	@ 0xe8
 80189b6:	eef0 8a40 	vmov.f32	s17, s0
 80189ba:	eeb0 8a60 	vmov.f32	s16, s1
 80189be:	f8bd 5100 	ldrh.w	r5, [sp, #256]	@ 0x100
 80189c2:	9f41      	ldr	r7, [sp, #260]	@ 0x104
 80189c4:	eef0 9a41 	vmov.f32	s19, s2
  (void) input_height;
  (void) input_width;

  int group;
  int output_depth_per_group = output_depth / groups;
 80189c8:	f8bd 20f4 	ldrh.w	r2, [sp, #244]	@ 0xf4
 80189cc:	fbb2 f9f5 	udiv	r9, r2, r5

  for (group = 0; group < groups; group++) {
 80189d0:	2600      	movs	r6, #0
 80189d2:	4634      	mov	r4, r6
 80189d4:	462e      	mov	r6, r5
 80189d6:	4645      	mov	r5, r8
 80189d8:	e241      	b.n	8018e5e <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x4ba>
        output_weight_data[(i_ch_out + 4) * groups + group] -= TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max) * scales[i_ch_out + 4] * learning_rate;
        output_weight_data[(i_ch_out + 5) * groups + group] -= TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max) * scales[i_ch_out + 5] * learning_rate;
        output_weight_data[(i_ch_out + 6) * groups + group] -= TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max) * scales[i_ch_out + 6] * learning_rate;
        output_weight_data[(i_ch_out + 7) * groups + group] -= TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max) * scales[i_ch_out + 7] * learning_rate;
        output_weight_data[(i_ch_out + 8) * groups + group] -= TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max) * scales[i_ch_out + 8] * learning_rate;
        output_weight_data[(i_ch_out + 9) * groups + group] -= TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max) * scales[i_ch_out + 9] * learning_rate;
 80189da:	eb07 020b 	add.w	r2, r7, fp
 80189de:	edd2 6a00 	vldr	s13, [r2]
 80189e2:	ee26 7a87 	vmul.f32	s14, s13, s14
 80189e6:	ee27 7a29 	vmul.f32	s14, s14, s19
 80189ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80189ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80189f2:	ee17 2a90 	vmov	r2, s15
 80189f6:	54ea      	strb	r2, [r5, r3]
      while (col_count_div10--) {
 80189f8:	4649      	mov	r1, r9
 80189fa:	f101 39ff 	add.w	r9, r1, #4294967295	@ 0xffffffff
 80189fe:	fa1f f989 	uxth.w	r9, r9
 8018a02:	2900      	cmp	r1, #0
 8018a04:	f000 81b2 	beq.w	8018d6c <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x3c8>
        float sum[10] = {};
 8018a08:	2228      	movs	r2, #40	@ 0x28
 8018a0a:	2100      	movs	r1, #0
 8018a0c:	a816      	add	r0, sp, #88	@ 0x58
 8018a0e:	f00b f809 	bl	8023a24 <memset>
        sum[0] += input_0 * filter[0];
 8018a12:	ee6e 2a89 	vmul.f32	s5, s29, s18
 8018a16:	eddf 7ad4 	vldr	s15, [pc, #848]	@ 8018d68 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x3c4>
 8018a1a:	ee72 2aa7 	vadd.f32	s5, s5, s15
 8018a1e:	edcd 2a16 	vstr	s5, [sp, #88]	@ 0x58
        sum[1] += input_0 * filter[1];
 8018a22:	ee2e 3a09 	vmul.f32	s6, s28, s18
 8018a26:	ee33 3a27 	vadd.f32	s6, s6, s15
 8018a2a:	ed8d 3a17 	vstr	s6, [sp, #92]	@ 0x5c
        sum[2] += input_0 * filter[2];
 8018a2e:	ee6d 3a89 	vmul.f32	s7, s27, s18
 8018a32:	ee73 3aa7 	vadd.f32	s7, s7, s15
 8018a36:	edcd 3a18 	vstr	s7, [sp, #96]	@ 0x60
        sum[3] += input_0 * filter[3];
 8018a3a:	ee2d 4a09 	vmul.f32	s8, s26, s18
 8018a3e:	ee34 4a27 	vadd.f32	s8, s8, s15
 8018a42:	ed8d 4a19 	vstr	s8, [sp, #100]	@ 0x64
        sum[4] += input_0 * filter[4];
 8018a46:	ee6c 4a89 	vmul.f32	s9, s25, s18
 8018a4a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8018a4e:	edcd 4a1a 	vstr	s9, [sp, #104]	@ 0x68
        sum[5] += input_0 * filter[5];
 8018a52:	ee2c 5a09 	vmul.f32	s10, s24, s18
 8018a56:	ee35 5a27 	vadd.f32	s10, s10, s15
 8018a5a:	ed8d 5a1b 	vstr	s10, [sp, #108]	@ 0x6c
        sum[6] += input_0 * filter[6];
 8018a5e:	ee6b 5a89 	vmul.f32	s11, s23, s18
 8018a62:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8018a66:	edcd 5a1c 	vstr	s11, [sp, #112]	@ 0x70
        sum[7] += input_0 * filter[7];
 8018a6a:	ee2b 6a09 	vmul.f32	s12, s22, s18
 8018a6e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8018a72:	ed8d 6a1d 	vstr	s12, [sp, #116]	@ 0x74
        sum[8] += input_0 * filter[8];
 8018a76:	ee6a 6a89 	vmul.f32	s13, s21, s18
 8018a7a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8018a7e:	edcd 6a1e 	vstr	s13, [sp, #120]	@ 0x78
        sum[9] += input_0 * filter[9];
 8018a82:	ee2a 7a09 	vmul.f32	s14, s20, s18
 8018a86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8018a8a:	ed8d 7a1f 	vstr	s14, [sp, #124]	@ 0x7c
        output_weight_data[i_ch_out + group] -= TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max) * scales[i_ch_out] * learning_rate;
 8018a8e:	eb04 0208 	add.w	r2, r4, r8
 8018a92:	56ab      	ldrsb	r3, [r5, r2]
 8018a94:	ee07 3a90 	vmov	s15, r3
 8018a98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018a9c:	eef4 2ae8 	vcmpe.f32	s5, s17
 8018aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018aa4:	dc01      	bgt.n	8018aaa <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x106>
 8018aa6:	eef0 2a68 	vmov.f32	s5, s17
 8018aaa:	eef4 2ac8 	vcmpe.f32	s5, s16
 8018aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018ab2:	d401      	bmi.n	8018ab8 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x114>
 8018ab4:	eef0 2a48 	vmov.f32	s5, s16
 8018ab8:	9b01      	ldr	r3, [sp, #4]
 8018aba:	18fb      	adds	r3, r7, r3
 8018abc:	ed93 2a00 	vldr	s4, [r3]
 8018ac0:	ee62 2a22 	vmul.f32	s5, s4, s5
 8018ac4:	ee62 2aa9 	vmul.f32	s5, s5, s19
 8018ac8:	ee77 7ae2 	vsub.f32	s15, s15, s5
 8018acc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018ad0:	ee17 3a90 	vmov	r3, s15
 8018ad4:	54ab      	strb	r3, [r5, r2]
        output_weight_data[(i_ch_out + 1) * groups + group] -= TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max) * scales[i_ch_out + 1] * learning_rate;
 8018ad6:	fb08 6306 	mla	r3, r8, r6, r6
 8018ada:	4423      	add	r3, r4
 8018adc:	56ea      	ldrsb	r2, [r5, r3]
 8018ade:	ee07 2a90 	vmov	s15, r2
 8018ae2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018ae6:	eeb4 3ae8 	vcmpe.f32	s6, s17
 8018aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018aee:	dc01      	bgt.n	8018af4 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x150>
 8018af0:	eeb0 3a68 	vmov.f32	s6, s17
 8018af4:	eeb4 3ac8 	vcmpe.f32	s6, s16
 8018af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018afc:	d401      	bmi.n	8018b02 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x15e>
 8018afe:	eeb0 3a48 	vmov.f32	s6, s16
 8018b02:	9a02      	ldr	r2, [sp, #8]
 8018b04:	18ba      	adds	r2, r7, r2
 8018b06:	edd2 2a00 	vldr	s5, [r2]
 8018b0a:	ee22 3a83 	vmul.f32	s6, s5, s6
 8018b0e:	ee23 3a29 	vmul.f32	s6, s6, s19
 8018b12:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8018b16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018b1a:	ee17 2a90 	vmov	r2, s15
 8018b1e:	54ea      	strb	r2, [r5, r3]
        output_weight_data[(i_ch_out + 2) * groups + group] -= TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max) * scales[i_ch_out + 2] * learning_rate;
 8018b20:	f108 0302 	add.w	r3, r8, #2
 8018b24:	fb06 4303 	mla	r3, r6, r3, r4
 8018b28:	56ea      	ldrsb	r2, [r5, r3]
 8018b2a:	ee07 2a90 	vmov	s15, r2
 8018b2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018b32:	eef4 3ae8 	vcmpe.f32	s7, s17
 8018b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018b3a:	dc01      	bgt.n	8018b40 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x19c>
 8018b3c:	eef0 3a68 	vmov.f32	s7, s17
 8018b40:	eef4 3ac8 	vcmpe.f32	s7, s16
 8018b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018b48:	d401      	bmi.n	8018b4e <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x1aa>
 8018b4a:	eef0 3a48 	vmov.f32	s7, s16
 8018b4e:	9a03      	ldr	r2, [sp, #12]
 8018b50:	18ba      	adds	r2, r7, r2
 8018b52:	ed92 3a00 	vldr	s6, [r2]
 8018b56:	ee63 3a23 	vmul.f32	s7, s6, s7
 8018b5a:	ee63 3aa9 	vmul.f32	s7, s7, s19
 8018b5e:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8018b62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018b66:	ee17 2a90 	vmov	r2, s15
 8018b6a:	54ea      	strb	r2, [r5, r3]
        output_weight_data[(i_ch_out + 3) * groups + group] -= TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max) * scales[i_ch_out + 3] * learning_rate;
 8018b6c:	f108 0303 	add.w	r3, r8, #3
 8018b70:	fb06 4303 	mla	r3, r6, r3, r4
 8018b74:	56ea      	ldrsb	r2, [r5, r3]
 8018b76:	ee07 2a90 	vmov	s15, r2
 8018b7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018b7e:	eeb4 4ae8 	vcmpe.f32	s8, s17
 8018b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018b86:	dc01      	bgt.n	8018b8c <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x1e8>
 8018b88:	eeb0 4a68 	vmov.f32	s8, s17
 8018b8c:	eeb4 4ac8 	vcmpe.f32	s8, s16
 8018b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018b94:	d401      	bmi.n	8018b9a <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x1f6>
 8018b96:	eeb0 4a48 	vmov.f32	s8, s16
 8018b9a:	9a04      	ldr	r2, [sp, #16]
 8018b9c:	18ba      	adds	r2, r7, r2
 8018b9e:	edd2 3a00 	vldr	s7, [r2]
 8018ba2:	ee23 4a84 	vmul.f32	s8, s7, s8
 8018ba6:	ee24 4a29 	vmul.f32	s8, s8, s19
 8018baa:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8018bae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018bb2:	ee17 2a90 	vmov	r2, s15
 8018bb6:	54ea      	strb	r2, [r5, r3]
        output_weight_data[(i_ch_out + 4) * groups + group] -= TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max) * scales[i_ch_out + 4] * learning_rate;
 8018bb8:	f108 0304 	add.w	r3, r8, #4
 8018bbc:	fb06 4303 	mla	r3, r6, r3, r4
 8018bc0:	56ea      	ldrsb	r2, [r5, r3]
 8018bc2:	ee07 2a90 	vmov	s15, r2
 8018bc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018bca:	eef4 4ae8 	vcmpe.f32	s9, s17
 8018bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018bd2:	dc01      	bgt.n	8018bd8 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x234>
 8018bd4:	eef0 4a68 	vmov.f32	s9, s17
 8018bd8:	eef4 4ac8 	vcmpe.f32	s9, s16
 8018bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018be0:	d401      	bmi.n	8018be6 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x242>
 8018be2:	eef0 4a48 	vmov.f32	s9, s16
 8018be6:	9a05      	ldr	r2, [sp, #20]
 8018be8:	18ba      	adds	r2, r7, r2
 8018bea:	ed92 4a00 	vldr	s8, [r2]
 8018bee:	ee64 4a24 	vmul.f32	s9, s8, s9
 8018bf2:	ee64 4aa9 	vmul.f32	s9, s9, s19
 8018bf6:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8018bfa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018bfe:	ee17 2a90 	vmov	r2, s15
 8018c02:	54ea      	strb	r2, [r5, r3]
        output_weight_data[(i_ch_out + 5) * groups + group] -= TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max) * scales[i_ch_out + 5] * learning_rate;
 8018c04:	f108 0305 	add.w	r3, r8, #5
 8018c08:	fb06 4303 	mla	r3, r6, r3, r4
 8018c0c:	56ea      	ldrsb	r2, [r5, r3]
 8018c0e:	ee07 2a90 	vmov	s15, r2
 8018c12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018c16:	eeb4 5ae8 	vcmpe.f32	s10, s17
 8018c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c1e:	dc01      	bgt.n	8018c24 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x280>
 8018c20:	eeb0 5a68 	vmov.f32	s10, s17
 8018c24:	eeb4 5ac8 	vcmpe.f32	s10, s16
 8018c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c2c:	d401      	bmi.n	8018c32 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x28e>
 8018c2e:	eeb0 5a48 	vmov.f32	s10, s16
 8018c32:	9a06      	ldr	r2, [sp, #24]
 8018c34:	18ba      	adds	r2, r7, r2
 8018c36:	edd2 4a00 	vldr	s9, [r2]
 8018c3a:	ee24 5a85 	vmul.f32	s10, s9, s10
 8018c3e:	ee25 5a29 	vmul.f32	s10, s10, s19
 8018c42:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8018c46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018c4a:	ee17 2a90 	vmov	r2, s15
 8018c4e:	54ea      	strb	r2, [r5, r3]
        output_weight_data[(i_ch_out + 6) * groups + group] -= TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max) * scales[i_ch_out + 6] * learning_rate;
 8018c50:	f108 0306 	add.w	r3, r8, #6
 8018c54:	fb06 4303 	mla	r3, r6, r3, r4
 8018c58:	56ea      	ldrsb	r2, [r5, r3]
 8018c5a:	ee07 2a90 	vmov	s15, r2
 8018c5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018c62:	eef4 5ae8 	vcmpe.f32	s11, s17
 8018c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c6a:	dc01      	bgt.n	8018c70 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x2cc>
 8018c6c:	eef0 5a68 	vmov.f32	s11, s17
 8018c70:	eef4 5ac8 	vcmpe.f32	s11, s16
 8018c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c78:	d401      	bmi.n	8018c7e <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x2da>
 8018c7a:	eef0 5a48 	vmov.f32	s11, s16
 8018c7e:	9a07      	ldr	r2, [sp, #28]
 8018c80:	18ba      	adds	r2, r7, r2
 8018c82:	ed92 5a00 	vldr	s10, [r2]
 8018c86:	ee65 5a25 	vmul.f32	s11, s10, s11
 8018c8a:	ee65 5aa9 	vmul.f32	s11, s11, s19
 8018c8e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8018c92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018c96:	ee17 2a90 	vmov	r2, s15
 8018c9a:	54ea      	strb	r2, [r5, r3]
        output_weight_data[(i_ch_out + 7) * groups + group] -= TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max) * scales[i_ch_out + 7] * learning_rate;
 8018c9c:	f108 0307 	add.w	r3, r8, #7
 8018ca0:	fb06 4303 	mla	r3, r6, r3, r4
 8018ca4:	56ea      	ldrsb	r2, [r5, r3]
 8018ca6:	ee07 2a90 	vmov	s15, r2
 8018caa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018cae:	eeb4 6ae8 	vcmpe.f32	s12, s17
 8018cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018cb6:	dc01      	bgt.n	8018cbc <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x318>
 8018cb8:	eeb0 6a68 	vmov.f32	s12, s17
 8018cbc:	eeb4 6ac8 	vcmpe.f32	s12, s16
 8018cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018cc4:	d401      	bmi.n	8018cca <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x326>
 8018cc6:	eeb0 6a48 	vmov.f32	s12, s16
 8018cca:	eb07 020a 	add.w	r2, r7, sl
 8018cce:	edd2 5a00 	vldr	s11, [r2]
 8018cd2:	ee25 6a86 	vmul.f32	s12, s11, s12
 8018cd6:	ee26 6a29 	vmul.f32	s12, s12, s19
 8018cda:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8018cde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018ce2:	ee17 2a90 	vmov	r2, s15
 8018ce6:	54ea      	strb	r2, [r5, r3]
        output_weight_data[(i_ch_out + 8) * groups + group] -= TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max) * scales[i_ch_out + 8] * learning_rate;
 8018ce8:	f108 0308 	add.w	r3, r8, #8
 8018cec:	fb06 4303 	mla	r3, r6, r3, r4
 8018cf0:	56ea      	ldrsb	r2, [r5, r3]
 8018cf2:	ee07 2a90 	vmov	s15, r2
 8018cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018cfa:	eef4 6ae8 	vcmpe.f32	s13, s17
 8018cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018d02:	dc01      	bgt.n	8018d08 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x364>
 8018d04:	eef0 6a68 	vmov.f32	s13, s17
 8018d08:	eef4 6ac8 	vcmpe.f32	s13, s16
 8018d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018d10:	d401      	bmi.n	8018d16 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x372>
 8018d12:	eef0 6a48 	vmov.f32	s13, s16
 8018d16:	9a08      	ldr	r2, [sp, #32]
 8018d18:	18ba      	adds	r2, r7, r2
 8018d1a:	ed92 6a00 	vldr	s12, [r2]
 8018d1e:	ee66 6a26 	vmul.f32	s13, s12, s13
 8018d22:	ee66 6aa9 	vmul.f32	s13, s13, s19
 8018d26:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8018d2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018d2e:	ee17 2a90 	vmov	r2, s15
 8018d32:	54ea      	strb	r2, [r5, r3]
        output_weight_data[(i_ch_out + 9) * groups + group] -= TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max) * scales[i_ch_out + 9] * learning_rate;
 8018d34:	f108 0309 	add.w	r3, r8, #9
 8018d38:	fb06 4303 	mla	r3, r6, r3, r4
 8018d3c:	56ea      	ldrsb	r2, [r5, r3]
 8018d3e:	ee07 2a90 	vmov	s15, r2
 8018d42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018d46:	eeb4 7ae8 	vcmpe.f32	s14, s17
 8018d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018d4e:	dc01      	bgt.n	8018d54 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x3b0>
 8018d50:	eeb0 7a68 	vmov.f32	s14, s17
 8018d54:	eeb4 7ac8 	vcmpe.f32	s14, s16
 8018d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018d5c:	f53f ae3d 	bmi.w	80189da <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x36>
 8018d60:	eeb0 7a48 	vmov.f32	s14, s16
 8018d64:	e639      	b.n	80189da <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x36>
 8018d66:	bf00      	nop
 8018d68:	00000000 	.word	0x00000000
    for (i_ch_out = 0; i_ch_out < output_depth_per_group; i_ch_out+=10) {
 8018d6c:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8018d70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018d72:	f108 080a 	add.w	r8, r8, #10
 8018d76:	45c8      	cmp	r8, r9
 8018d78:	da70      	bge.n	8018e5c <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x4b8>
      const float input_0 = (float)input_data[group];
 8018d7a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018d7c:	5712      	ldrsb	r2, [r2, r4]
 8018d7e:	ee09 2a10 	vmov	s18, r2
 8018d82:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
      const float filter[10] = {filter_data[i_ch_out], filter_data[i_ch_out + 1], filter_data[i_ch_out + 2], filter_data[i_ch_out + 3], filter_data[i_ch_out + 4], 
 8018d86:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8018d8a:	9201      	str	r2, [sp, #4]
 8018d8c:	eb03 0188 	add.w	r1, r3, r8, lsl #2
 8018d90:	edd1 ea00 	vldr	s29, [r1]
 8018d94:	edcd ea0c 	vstr	s29, [sp, #48]	@ 0x30
 8018d98:	f108 0101 	add.w	r1, r8, #1
 8018d9c:	008a      	lsls	r2, r1, #2
 8018d9e:	9202      	str	r2, [sp, #8]
 8018da0:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8018da4:	ed91 ea00 	vldr	s28, [r1]
 8018da8:	ed8d ea0d 	vstr	s28, [sp, #52]	@ 0x34
 8018dac:	f108 0102 	add.w	r1, r8, #2
 8018db0:	008a      	lsls	r2, r1, #2
 8018db2:	9203      	str	r2, [sp, #12]
 8018db4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8018db8:	edd1 da00 	vldr	s27, [r1]
 8018dbc:	edcd da0e 	vstr	s27, [sp, #56]	@ 0x38
 8018dc0:	f108 0103 	add.w	r1, r8, #3
 8018dc4:	008a      	lsls	r2, r1, #2
 8018dc6:	9204      	str	r2, [sp, #16]
 8018dc8:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8018dcc:	ed91 da00 	vldr	s26, [r1]
 8018dd0:	ed8d da0f 	vstr	s26, [sp, #60]	@ 0x3c
 8018dd4:	f108 0104 	add.w	r1, r8, #4
 8018dd8:	008a      	lsls	r2, r1, #2
 8018dda:	9205      	str	r2, [sp, #20]
 8018ddc:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8018de0:	edd1 ca00 	vldr	s25, [r1]
 8018de4:	edcd ca10 	vstr	s25, [sp, #64]	@ 0x40
                      filter_data[i_ch_out + 5], filter_data[i_ch_out + 6], filter_data[i_ch_out + 7], filter_data[i_ch_out + 8], filter_data[i_ch_out + 9]};
 8018de8:	f108 0105 	add.w	r1, r8, #5
 8018dec:	008a      	lsls	r2, r1, #2
 8018dee:	9206      	str	r2, [sp, #24]
 8018df0:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8018df4:	ed91 ca00 	vldr	s24, [r1]
      const float filter[10] = {filter_data[i_ch_out], filter_data[i_ch_out + 1], filter_data[i_ch_out + 2], filter_data[i_ch_out + 3], filter_data[i_ch_out + 4], 
 8018df8:	ed8d ca11 	vstr	s24, [sp, #68]	@ 0x44
                      filter_data[i_ch_out + 5], filter_data[i_ch_out + 6], filter_data[i_ch_out + 7], filter_data[i_ch_out + 8], filter_data[i_ch_out + 9]};
 8018dfc:	f108 0106 	add.w	r1, r8, #6
 8018e00:	008a      	lsls	r2, r1, #2
 8018e02:	9207      	str	r2, [sp, #28]
 8018e04:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8018e08:	edd1 ba00 	vldr	s23, [r1]
      const float filter[10] = {filter_data[i_ch_out], filter_data[i_ch_out + 1], filter_data[i_ch_out + 2], filter_data[i_ch_out + 3], filter_data[i_ch_out + 4], 
 8018e0c:	edcd ba12 	vstr	s23, [sp, #72]	@ 0x48
                      filter_data[i_ch_out + 5], filter_data[i_ch_out + 6], filter_data[i_ch_out + 7], filter_data[i_ch_out + 8], filter_data[i_ch_out + 9]};
 8018e10:	f108 0107 	add.w	r1, r8, #7
 8018e14:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8018e18:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8018e1c:	ed91 ba00 	vldr	s22, [r1]
      const float filter[10] = {filter_data[i_ch_out], filter_data[i_ch_out + 1], filter_data[i_ch_out + 2], filter_data[i_ch_out + 3], filter_data[i_ch_out + 4], 
 8018e20:	ed8d ba13 	vstr	s22, [sp, #76]	@ 0x4c
                      filter_data[i_ch_out + 5], filter_data[i_ch_out + 6], filter_data[i_ch_out + 7], filter_data[i_ch_out + 8], filter_data[i_ch_out + 9]};
 8018e24:	f108 0108 	add.w	r1, r8, #8
 8018e28:	008a      	lsls	r2, r1, #2
 8018e2a:	9208      	str	r2, [sp, #32]
 8018e2c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8018e30:	edd1 aa00 	vldr	s21, [r1]
      const float filter[10] = {filter_data[i_ch_out], filter_data[i_ch_out + 1], filter_data[i_ch_out + 2], filter_data[i_ch_out + 3], filter_data[i_ch_out + 4], 
 8018e34:	edcd aa14 	vstr	s21, [sp, #80]	@ 0x50
                      filter_data[i_ch_out + 5], filter_data[i_ch_out + 6], filter_data[i_ch_out + 7], filter_data[i_ch_out + 8], filter_data[i_ch_out + 9]};
 8018e38:	f108 0109 	add.w	r1, r8, #9
 8018e3c:	ea4f 0b81 	mov.w	fp, r1, lsl #2
 8018e40:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8018e44:	ed91 aa00 	vldr	s20, [r1]
      const float filter[10] = {filter_data[i_ch_out], filter_data[i_ch_out + 1], filter_data[i_ch_out + 2], filter_data[i_ch_out + 3], filter_data[i_ch_out + 4], 
 8018e48:	ed8d aa15 	vstr	s20, [sp, #84]	@ 0x54
      uint16_t col_count_div10 = (output_depth_per_group * DIM_KER_X * DIM_KER_Y) / 10;
 8018e4c:	4909      	ldr	r1, [pc, #36]	@ (8018e74 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x4d0>)
 8018e4e:	fba1 0109 	umull	r0, r1, r1, r9
 8018e52:	08c9      	lsrs	r1, r1, #3
      while (col_count_div10--) {
 8018e54:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8018e58:	930a      	str	r3, [sp, #40]	@ 0x28
 8018e5a:	e5ce      	b.n	80189fa <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x56>
  for (group = 0; group < groups; group++) {
 8018e5c:	3401      	adds	r4, #1
 8018e5e:	42a6      	cmp	r6, r4
 8018e60:	dd02      	ble.n	8018e68 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x4c4>
    for (i_ch_out = 0; i_ch_out < output_depth_per_group; i_ch_out+=10) {
 8018e62:	f04f 0800 	mov.w	r8, #0
 8018e66:	e786      	b.n	8018d76 <group_pointwise_conv_fp_in1x1_out1x1_1row10col_uniweight_int8input_inplace+0x3d2>
    }
  }

  /* Return to application */
  return STATE_SUCCESS_fp;
}
 8018e68:	2000      	movs	r0, #0
 8018e6a:	b021      	add	sp, #132	@ 0x84
 8018e6c:	ecbd 8b0e 	vpop	{d8-d14}
 8018e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e74:	cccccccd 	.word	0xcccccccd

08018e78 <LogSoftmax>:

#include "tinyengine_function_fp.h"
#include "tinyengine_function.h"

tinyengine_status_fp LogSoftmax(const float* input_data, const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                       float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth) {
 8018e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e7c:	ed2d 8b02 	vpush	{d8}
 8018e80:	b083      	sub	sp, #12
 8018e82:	4682      	mov	sl, r0
 8018e84:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
  const int outer_size = input_height * input_width;
 8018e88:	fb02 f201 	mul.w	r2, r2, r1
 8018e8c:	9201      	str	r2, [sp, #4]
  const int depth = TN_MIN(input_depth, output_depth);
 8018e8e:	f8bd 4044 	ldrh.w	r4, [sp, #68]	@ 0x44
 8018e92:	429c      	cmp	r4, r3
 8018e94:	bf28      	it	cs
 8018e96:	461c      	movcs	r4, r3

  for (int i = 0; i < outer_size; ++i) {
 8018e98:	2700      	movs	r7, #0
 8018e9a:	e053      	b.n	8018f44 <LogSoftmax+0xcc>
    float max = FLT_MIN;
    for (int c = 0; c < depth; ++c) {
 8018e9c:	3301      	adds	r3, #1
 8018e9e:	42a3      	cmp	r3, r4
 8018ea0:	da0d      	bge.n	8018ebe <LogSoftmax+0x46>
      max = TN_MAX(max, input_data[i * depth + c]);
 8018ea2:	fb04 3207 	mla	r2, r4, r7, r3
 8018ea6:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8018eaa:	edd2 7a00 	vldr	s15, [r2]
 8018eae:	eef4 7ac8 	vcmpe.f32	s15, s16
 8018eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018eb6:	d4f1      	bmi.n	8018e9c <LogSoftmax+0x24>
 8018eb8:	eeb0 8a67 	vmov.f32	s16, s15
 8018ebc:	e7ee      	b.n	8018e9c <LogSoftmax+0x24>
    }

    float sum = 0.f;
    for (int c = 0; c < depth; ++c) {
 8018ebe:	2600      	movs	r6, #0
    float sum = 0.f;
 8018ec0:	2500      	movs	r5, #0
 8018ec2:	e01c      	b.n	8018efe <LogSoftmax+0x86>
      sum += exp(input_data[i * depth + c] - max);
 8018ec4:	fb04 6307 	mla	r3, r4, r7, r6
 8018ec8:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8018ecc:	edd3 7a00 	vldr	s15, [r3]
 8018ed0:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8018ed4:	ee17 0a90 	vmov	r0, s15
 8018ed8:	f7ed fb4e 	bl	8006578 <__aeabi_f2d>
 8018edc:	ec41 0b10 	vmov	d0, r0, r1
 8018ee0:	f009 f99a 	bl	8022218 <exp>
 8018ee4:	ec59 8b10 	vmov	r8, r9, d0
 8018ee8:	4628      	mov	r0, r5
 8018eea:	f7ed fb45 	bl	8006578 <__aeabi_f2d>
 8018eee:	4642      	mov	r2, r8
 8018ef0:	464b      	mov	r3, r9
 8018ef2:	f7ed f9e3 	bl	80062bc <__adddf3>
 8018ef6:	f7ed fe6f 	bl	8006bd8 <__aeabi_d2f>
 8018efa:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
 8018efc:	3601      	adds	r6, #1
 8018efe:	42a6      	cmp	r6, r4
 8018f00:	dbe0      	blt.n	8018ec4 <LogSoftmax+0x4c>
    }

    const float log_sum = log(sum);
 8018f02:	4628      	mov	r0, r5
 8018f04:	f7ed fb38 	bl	8006578 <__aeabi_f2d>
 8018f08:	ec41 0b10 	vmov	d0, r0, r1
 8018f0c:	f009 f9cc 	bl	80222a8 <log>
 8018f10:	ec51 0b10 	vmov	r0, r1, d0
 8018f14:	f7ed fe60 	bl	8006bd8 <__aeabi_d2f>
 8018f18:	ee07 0a10 	vmov	s14, r0
    for (int c = 0; c < depth; ++c) {
 8018f1c:	2200      	movs	r2, #0
 8018f1e:	e00e      	b.n	8018f3e <LogSoftmax+0xc6>
      output_data[i * depth + c] = input_data[i * depth + c] - max - log_sum;
 8018f20:	fb04 2307 	mla	r3, r4, r7, r2
 8018f24:	eb0a 0183 	add.w	r1, sl, r3, lsl #2
 8018f28:	edd1 7a00 	vldr	s15, [r1]
 8018f2c:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8018f30:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8018f34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018f38:	edc3 7a00 	vstr	s15, [r3]
    for (int c = 0; c < depth; ++c) {
 8018f3c:	3201      	adds	r2, #1
 8018f3e:	42a2      	cmp	r2, r4
 8018f40:	dbee      	blt.n	8018f20 <LogSoftmax+0xa8>
  for (int i = 0; i < outer_size; ++i) {
 8018f42:	3701      	adds	r7, #1
 8018f44:	9b01      	ldr	r3, [sp, #4]
 8018f46:	429f      	cmp	r7, r3
 8018f48:	da03      	bge.n	8018f52 <LogSoftmax+0xda>
    for (int c = 0; c < depth; ++c) {
 8018f4a:	2300      	movs	r3, #0
    float max = FLT_MIN;
 8018f4c:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8018f60 <LogSoftmax+0xe8>
 8018f50:	e7a5      	b.n	8018e9e <LogSoftmax+0x26>
    }
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 8018f52:	2000      	movs	r0, #0
 8018f54:	b003      	add	sp, #12
 8018f56:	ecbd 8b02 	vpop	{d8}
 8018f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f5e:	bf00      	nop
 8018f60:	00800000 	.word	0x00800000

08018f64 <mul>:

tinyengine_status_fp mul(const uint16_t size, const float* input1_data,
			               const float* input2_data, float* output_data) {
  int i;
  
  for (i = 0; i < size; ++i) {
 8018f64:	f04f 0c00 	mov.w	ip, #0
 8018f68:	4560      	cmp	r0, ip
 8018f6a:	dd15      	ble.n	8018f98 <mul+0x34>
			               const float* input2_data, float* output_data) {
 8018f6c:	b500      	push	{lr}
    output_data[i] = input1_data[i] * input2_data[i];
 8018f6e:	eb01 0e8c 	add.w	lr, r1, ip, lsl #2
 8018f72:	edde 7a00 	vldr	s15, [lr]
 8018f76:	eb02 0e8c 	add.w	lr, r2, ip, lsl #2
 8018f7a:	ed9e 7a00 	vldr	s14, [lr]
 8018f7e:	eb03 0e8c 	add.w	lr, r3, ip, lsl #2
 8018f82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018f86:	edce 7a00 	vstr	s15, [lr]
  for (i = 0; i < size; ++i) {
 8018f8a:	f10c 0c01 	add.w	ip, ip, #1
 8018f8e:	4560      	cmp	r0, ip
 8018f90:	dced      	bgt.n	8018f6e <mul+0xa>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 8018f92:	2000      	movs	r0, #0
 8018f94:	f85d fb04 	ldr.w	pc, [sp], #4
 8018f98:	2000      	movs	r0, #0
 8018f9a:	4770      	bx	lr

08018f9c <nll_loss>:
 * -------------------------------------------------------------------- */

#include "tinyengine_function_fp.h"

tinyengine_status_fp nll_loss(const float* input_data, const uint16_t input_dim, const uint16_t input_depth, 
                       const float* target, const uint16_t target_size, float* output_data) {
 8018f9c:	b500      	push	{lr}
 8018f9e:	f8bd c004 	ldrh.w	ip, [sp, #4]
  int idx;

  for(int i = 0; i < target_size; i++){
 8018fa2:	2200      	movs	r2, #0
 8018fa4:	e000      	b.n	8018fa8 <nll_loss+0xc>
 8018fa6:	3201      	adds	r2, #1
 8018fa8:	4594      	cmp	ip, r2
 8018faa:	dd09      	ble.n	8018fc0 <nll_loss+0x24>
	  if (target[i] > 0){
 8018fac:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 8018fb0:	edd1 7a00 	vldr	s15, [r1]
 8018fb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8018fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018fbc:	ddf3      	ble.n	8018fa6 <nll_loss+0xa>
		  idx = i;
 8018fbe:	4696      	mov	lr, r2
		  break;
	  }
  }

  output_data[0] = -input_data[idx];
 8018fc0:	eb00 008e 	add.w	r0, r0, lr, lsl #2
 8018fc4:	edd0 7a00 	vldr	s15, [r0]
 8018fc8:	eef1 7a67 	vneg.f32	s15, s15
 8018fcc:	9b02      	ldr	r3, [sp, #8]
 8018fce:	edc3 7a00 	vstr	s15, [r3]
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 8018fd2:	2000      	movs	r0, #0
 8018fd4:	f85d fb04 	ldr.w	pc, [sp], #4

08018fd8 <mac_1row_10col_fp_IOHW_forint8w>:
  *sum += *input_0++ * filter_0;
 8018fd8:	edd1 7a00 	vldr	s15, [r1]
 8018fdc:	ee67 7a80 	vmul.f32	s15, s15, s0
 8018fe0:	ed90 0a00 	vldr	s0, [r0]
 8018fe4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018fe8:	ed80 0a00 	vstr	s0, [r0]
  *sum += *input_0++ * filter_1;
 8018fec:	edd1 7a01 	vldr	s15, [r1, #4]
 8018ff0:	ee67 7aa0 	vmul.f32	s15, s15, s1
 8018ff4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018ff8:	ed80 0a00 	vstr	s0, [r0]
  *sum += *input_0++ * filter_2;
 8018ffc:	edd1 7a02 	vldr	s15, [r1, #8]
 8019000:	ee67 7a81 	vmul.f32	s15, s15, s2
 8019004:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019008:	ed80 0a00 	vstr	s0, [r0]
  *sum += *input_0++ * filter_3;
 801900c:	edd1 7a03 	vldr	s15, [r1, #12]
 8019010:	ee67 7aa1 	vmul.f32	s15, s15, s3
 8019014:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019018:	ed80 0a00 	vstr	s0, [r0]
  *sum += *input_0++ * filter_4;
 801901c:	edd1 7a04 	vldr	s15, [r1, #16]
 8019020:	ee67 7a82 	vmul.f32	s15, s15, s4
 8019024:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019028:	ed80 0a00 	vstr	s0, [r0]
  *sum += *input_0++ * filter_5;
 801902c:	edd1 7a05 	vldr	s15, [r1, #20]
 8019030:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8019034:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019038:	ed80 0a00 	vstr	s0, [r0]
  *sum += *input_0++ * filter_6;
 801903c:	edd1 7a06 	vldr	s15, [r1, #24]
 8019040:	ee67 7a83 	vmul.f32	s15, s15, s6
 8019044:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019048:	ed80 0a00 	vstr	s0, [r0]
  *sum += *input_0++ * filter_7;
 801904c:	edd1 7a07 	vldr	s15, [r1, #28]
 8019050:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8019054:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019058:	ed80 0a00 	vstr	s0, [r0]
  *sum += *input_0++ * filter_8;
 801905c:	edd1 7a08 	vldr	s15, [r1, #32]
 8019060:	ee67 7a84 	vmul.f32	s15, s15, s8
 8019064:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019068:	ed80 0a00 	vstr	s0, [r0]
  *sum += *input_0++ * filter_9;
 801906c:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 8019070:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8019074:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019078:	ed80 0a00 	vstr	s0, [r0]
}
 801907c:	4770      	bx	lr

0801907e <mac_4row_4col_fp_IOHW_forint8w>:
                      const float filter_0, const float filter_1, const float filter_2, const float filter_3) {
 801907e:	b410      	push	{r4}
 8019080:	9c01      	ldr	r4, [sp, #4]
  *sum += *input_0++ * filter_0;
 8019082:	ed91 7a00 	vldr	s14, [r1]
 8019086:	ee27 7a00 	vmul.f32	s14, s14, s0
 801908a:	edd0 7a00 	vldr	s15, [r0]
 801908e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019092:	edc0 7a00 	vstr	s15, [r0]
  *sum += *input_0++ * filter_1;
 8019096:	ed91 7a01 	vldr	s14, [r1, #4]
 801909a:	ee27 7a20 	vmul.f32	s14, s14, s1
 801909e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80190a2:	edc0 7a00 	vstr	s15, [r0]
  *sum += *input_0++ * filter_2;
 80190a6:	ed91 7a02 	vldr	s14, [r1, #8]
 80190aa:	ee27 7a01 	vmul.f32	s14, s14, s2
 80190ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80190b2:	edc0 7a00 	vstr	s15, [r0]
  *sum++ += *input_0++ * filter_3;
 80190b6:	ed91 7a03 	vldr	s14, [r1, #12]
 80190ba:	ee27 7a21 	vmul.f32	s14, s14, s3
 80190be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80190c2:	edc0 7a00 	vstr	s15, [r0]
  *sum += *input_1++ * filter_0;
 80190c6:	ed92 7a00 	vldr	s14, [r2]
 80190ca:	ee27 7a00 	vmul.f32	s14, s14, s0
 80190ce:	edd0 7a01 	vldr	s15, [r0, #4]
 80190d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80190d6:	edc0 7a01 	vstr	s15, [r0, #4]
  *sum += *input_1++ * filter_1;
 80190da:	ed92 7a01 	vldr	s14, [r2, #4]
 80190de:	ee27 7a20 	vmul.f32	s14, s14, s1
 80190e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80190e6:	edc0 7a01 	vstr	s15, [r0, #4]
  *sum += *input_1++ * filter_2;
 80190ea:	ed92 7a02 	vldr	s14, [r2, #8]
 80190ee:	ee27 7a01 	vmul.f32	s14, s14, s2
 80190f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80190f6:	edc0 7a01 	vstr	s15, [r0, #4]
  *sum++ += *input_1++ * filter_3;
 80190fa:	ed92 7a03 	vldr	s14, [r2, #12]
 80190fe:	ee27 7a21 	vmul.f32	s14, s14, s3
 8019102:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019106:	edc0 7a01 	vstr	s15, [r0, #4]
  *sum += *input_2++ * filter_0;
 801910a:	ed93 7a00 	vldr	s14, [r3]
 801910e:	ee27 7a00 	vmul.f32	s14, s14, s0
 8019112:	edd0 7a02 	vldr	s15, [r0, #8]
 8019116:	ee77 7a87 	vadd.f32	s15, s15, s14
 801911a:	edc0 7a02 	vstr	s15, [r0, #8]
  *sum += *input_2++ * filter_1;
 801911e:	ed93 7a01 	vldr	s14, [r3, #4]
 8019122:	ee27 7a20 	vmul.f32	s14, s14, s1
 8019126:	ee77 7a87 	vadd.f32	s15, s15, s14
 801912a:	edc0 7a02 	vstr	s15, [r0, #8]
  *sum += *input_2++ * filter_2;
 801912e:	ed93 7a02 	vldr	s14, [r3, #8]
 8019132:	ee27 7a01 	vmul.f32	s14, s14, s2
 8019136:	ee77 7a87 	vadd.f32	s15, s15, s14
 801913a:	edc0 7a02 	vstr	s15, [r0, #8]
  *sum++ += *input_2++ * filter_3;
 801913e:	ed93 7a03 	vldr	s14, [r3, #12]
 8019142:	ee27 7a21 	vmul.f32	s14, s14, s3
 8019146:	ee77 7a87 	vadd.f32	s15, s15, s14
 801914a:	edc0 7a02 	vstr	s15, [r0, #8]
  *sum += *input_3++ * filter_0;
 801914e:	edd4 7a00 	vldr	s15, [r4]
 8019152:	ee67 7a80 	vmul.f32	s15, s15, s0
 8019156:	ed90 0a03 	vldr	s0, [r0, #12]
 801915a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801915e:	ed80 0a03 	vstr	s0, [r0, #12]
  *sum += *input_3++ * filter_1;
 8019162:	edd4 7a01 	vldr	s15, [r4, #4]
 8019166:	ee67 7aa0 	vmul.f32	s15, s15, s1
 801916a:	ee70 0a27 	vadd.f32	s1, s0, s15
 801916e:	edc0 0a03 	vstr	s1, [r0, #12]
  *sum += *input_3++ * filter_2;
 8019172:	edd4 7a02 	vldr	s15, [r4, #8]
 8019176:	ee67 7a81 	vmul.f32	s15, s15, s2
 801917a:	ee30 1aa7 	vadd.f32	s2, s1, s15
 801917e:	ed80 1a03 	vstr	s2, [r0, #12]
  *sum++ += *input_3++ * filter_3;
 8019182:	edd4 7a03 	vldr	s15, [r4, #12]
 8019186:	ee67 7aa1 	vmul.f32	s15, s15, s3
 801918a:	ee31 1a27 	vadd.f32	s2, s2, s15
 801918e:	ed80 1a03 	vstr	s2, [r0, #12]
}
 8019192:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019196:	4770      	bx	lr

08019198 <assign_sum_to_pointwise_output_4row8col>:
}
/* END: For Group Conv */

/* START: For Pointwise Conv */
static inline void assign_sum_to_pointwise_output_4row8col(float* out_0, float* out_1, float* out_2, float* out_3, 
                      const float* sum, const float output_activation_min, const float output_activation_max) {
 8019198:	b410      	push	{r4}
 801919a:	9c01      	ldr	r4, [sp, #4]
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801919c:	ed90 7a00 	vldr	s14, [r0]
 80191a0:	edd4 7a00 	vldr	s15, [r4]
 80191a4:	eef4 7ac0 	vcmpe.f32	s15, s0
 80191a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191ac:	dc01      	bgt.n	80191b2 <assign_sum_to_pointwise_output_4row8col+0x1a>
 80191ae:	eef0 7a40 	vmov.f32	s15, s0
 80191b2:	eef4 7ae0 	vcmpe.f32	s15, s1
 80191b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191ba:	d401      	bmi.n	80191c0 <assign_sum_to_pointwise_output_4row8col+0x28>
 80191bc:	eef0 7a60 	vmov.f32	s15, s1
 80191c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80191c4:	edc0 7a00 	vstr	s15, [r0]
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 80191c8:	ed91 7a00 	vldr	s14, [r1]
 80191cc:	edd4 7a01 	vldr	s15, [r4, #4]
 80191d0:	eef4 7ac0 	vcmpe.f32	s15, s0
 80191d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191d8:	dc01      	bgt.n	80191de <assign_sum_to_pointwise_output_4row8col+0x46>
 80191da:	eef0 7a40 	vmov.f32	s15, s0
 80191de:	eef4 7ae0 	vcmpe.f32	s15, s1
 80191e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191e6:	d401      	bmi.n	80191ec <assign_sum_to_pointwise_output_4row8col+0x54>
 80191e8:	eef0 7a60 	vmov.f32	s15, s1
 80191ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80191f0:	edc1 7a00 	vstr	s15, [r1]
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 80191f4:	ed92 7a00 	vldr	s14, [r2]
 80191f8:	edd4 7a02 	vldr	s15, [r4, #8]
 80191fc:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019204:	dc01      	bgt.n	801920a <assign_sum_to_pointwise_output_4row8col+0x72>
 8019206:	eef0 7a40 	vmov.f32	s15, s0
 801920a:	eef4 7ae0 	vcmpe.f32	s15, s1
 801920e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019212:	d401      	bmi.n	8019218 <assign_sum_to_pointwise_output_4row8col+0x80>
 8019214:	eef0 7a60 	vmov.f32	s15, s1
 8019218:	ee77 7a27 	vadd.f32	s15, s14, s15
 801921c:	edc2 7a00 	vstr	s15, [r2]
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8019220:	ed93 7a00 	vldr	s14, [r3]
 8019224:	edd4 7a03 	vldr	s15, [r4, #12]
 8019228:	eef4 7ac0 	vcmpe.f32	s15, s0
 801922c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019230:	dc01      	bgt.n	8019236 <assign_sum_to_pointwise_output_4row8col+0x9e>
 8019232:	eef0 7a40 	vmov.f32	s15, s0
 8019236:	eef4 7ae0 	vcmpe.f32	s15, s1
 801923a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801923e:	d401      	bmi.n	8019244 <assign_sum_to_pointwise_output_4row8col+0xac>
 8019240:	eef0 7a60 	vmov.f32	s15, s1
 8019244:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019248:	edc3 7a00 	vstr	s15, [r3]
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801924c:	ed90 7a01 	vldr	s14, [r0, #4]
 8019250:	edd4 7a04 	vldr	s15, [r4, #16]
 8019254:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801925c:	dc01      	bgt.n	8019262 <assign_sum_to_pointwise_output_4row8col+0xca>
 801925e:	eef0 7a40 	vmov.f32	s15, s0
 8019262:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801926a:	d401      	bmi.n	8019270 <assign_sum_to_pointwise_output_4row8col+0xd8>
 801926c:	eef0 7a60 	vmov.f32	s15, s1
 8019270:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019274:	edc0 7a01 	vstr	s15, [r0, #4]
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8019278:	ed91 7a01 	vldr	s14, [r1, #4]
 801927c:	edd4 7a05 	vldr	s15, [r4, #20]
 8019280:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019288:	dc01      	bgt.n	801928e <assign_sum_to_pointwise_output_4row8col+0xf6>
 801928a:	eef0 7a40 	vmov.f32	s15, s0
 801928e:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019296:	d401      	bmi.n	801929c <assign_sum_to_pointwise_output_4row8col+0x104>
 8019298:	eef0 7a60 	vmov.f32	s15, s1
 801929c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80192a0:	edc1 7a01 	vstr	s15, [r1, #4]
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 80192a4:	ed92 7a01 	vldr	s14, [r2, #4]
 80192a8:	edd4 7a06 	vldr	s15, [r4, #24]
 80192ac:	eef4 7ac0 	vcmpe.f32	s15, s0
 80192b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192b4:	dc01      	bgt.n	80192ba <assign_sum_to_pointwise_output_4row8col+0x122>
 80192b6:	eef0 7a40 	vmov.f32	s15, s0
 80192ba:	eef4 7ae0 	vcmpe.f32	s15, s1
 80192be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192c2:	d401      	bmi.n	80192c8 <assign_sum_to_pointwise_output_4row8col+0x130>
 80192c4:	eef0 7a60 	vmov.f32	s15, s1
 80192c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80192cc:	edc2 7a01 	vstr	s15, [r2, #4]
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 80192d0:	ed93 7a01 	vldr	s14, [r3, #4]
 80192d4:	edd4 7a07 	vldr	s15, [r4, #28]
 80192d8:	eef4 7ac0 	vcmpe.f32	s15, s0
 80192dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192e0:	dc01      	bgt.n	80192e6 <assign_sum_to_pointwise_output_4row8col+0x14e>
 80192e2:	eef0 7a40 	vmov.f32	s15, s0
 80192e6:	eef4 7ae0 	vcmpe.f32	s15, s1
 80192ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192ee:	d401      	bmi.n	80192f4 <assign_sum_to_pointwise_output_4row8col+0x15c>
 80192f0:	eef0 7a60 	vmov.f32	s15, s1
 80192f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80192f8:	edc3 7a01 	vstr	s15, [r3, #4]
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 80192fc:	ed90 7a02 	vldr	s14, [r0, #8]
 8019300:	edd4 7a08 	vldr	s15, [r4, #32]
 8019304:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801930c:	dc01      	bgt.n	8019312 <assign_sum_to_pointwise_output_4row8col+0x17a>
 801930e:	eef0 7a40 	vmov.f32	s15, s0
 8019312:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801931a:	d401      	bmi.n	8019320 <assign_sum_to_pointwise_output_4row8col+0x188>
 801931c:	eef0 7a60 	vmov.f32	s15, s1
 8019320:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019324:	edc0 7a02 	vstr	s15, [r0, #8]
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 8019328:	ed91 7a02 	vldr	s14, [r1, #8]
 801932c:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
 8019330:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019338:	dc01      	bgt.n	801933e <assign_sum_to_pointwise_output_4row8col+0x1a6>
 801933a:	eef0 7a40 	vmov.f32	s15, s0
 801933e:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019346:	d401      	bmi.n	801934c <assign_sum_to_pointwise_output_4row8col+0x1b4>
 8019348:	eef0 7a60 	vmov.f32	s15, s1
 801934c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019350:	edc1 7a02 	vstr	s15, [r1, #8]
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 8019354:	ed92 7a02 	vldr	s14, [r2, #8]
 8019358:	edd4 7a0a 	vldr	s15, [r4, #40]	@ 0x28
 801935c:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019364:	dc01      	bgt.n	801936a <assign_sum_to_pointwise_output_4row8col+0x1d2>
 8019366:	eef0 7a40 	vmov.f32	s15, s0
 801936a:	eef4 7ae0 	vcmpe.f32	s15, s1
 801936e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019372:	d401      	bmi.n	8019378 <assign_sum_to_pointwise_output_4row8col+0x1e0>
 8019374:	eef0 7a60 	vmov.f32	s15, s1
 8019378:	ee77 7a27 	vadd.f32	s15, s14, s15
 801937c:	edc2 7a02 	vstr	s15, [r2, #8]
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 8019380:	ed93 7a02 	vldr	s14, [r3, #8]
 8019384:	edd4 7a0b 	vldr	s15, [r4, #44]	@ 0x2c
 8019388:	eef4 7ac0 	vcmpe.f32	s15, s0
 801938c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019390:	dc01      	bgt.n	8019396 <assign_sum_to_pointwise_output_4row8col+0x1fe>
 8019392:	eef0 7a40 	vmov.f32	s15, s0
 8019396:	eef4 7ae0 	vcmpe.f32	s15, s1
 801939a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801939e:	d401      	bmi.n	80193a4 <assign_sum_to_pointwise_output_4row8col+0x20c>
 80193a0:	eef0 7a60 	vmov.f32	s15, s1
 80193a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80193a8:	edc3 7a02 	vstr	s15, [r3, #8]
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 80193ac:	ed90 7a03 	vldr	s14, [r0, #12]
 80193b0:	edd4 7a0c 	vldr	s15, [r4, #48]	@ 0x30
 80193b4:	eef4 7ac0 	vcmpe.f32	s15, s0
 80193b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193bc:	dc01      	bgt.n	80193c2 <assign_sum_to_pointwise_output_4row8col+0x22a>
 80193be:	eef0 7a40 	vmov.f32	s15, s0
 80193c2:	eef4 7ae0 	vcmpe.f32	s15, s1
 80193c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193ca:	d401      	bmi.n	80193d0 <assign_sum_to_pointwise_output_4row8col+0x238>
 80193cc:	eef0 7a60 	vmov.f32	s15, s1
 80193d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80193d4:	edc0 7a03 	vstr	s15, [r0, #12]
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 80193d8:	ed91 7a03 	vldr	s14, [r1, #12]
 80193dc:	edd4 7a0d 	vldr	s15, [r4, #52]	@ 0x34
 80193e0:	eef4 7ac0 	vcmpe.f32	s15, s0
 80193e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193e8:	dc01      	bgt.n	80193ee <assign_sum_to_pointwise_output_4row8col+0x256>
 80193ea:	eef0 7a40 	vmov.f32	s15, s0
 80193ee:	eef4 7ae0 	vcmpe.f32	s15, s1
 80193f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193f6:	d401      	bmi.n	80193fc <assign_sum_to_pointwise_output_4row8col+0x264>
 80193f8:	eef0 7a60 	vmov.f32	s15, s1
 80193fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019400:	edc1 7a03 	vstr	s15, [r1, #12]
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 8019404:	ed92 7a03 	vldr	s14, [r2, #12]
 8019408:	edd4 7a0e 	vldr	s15, [r4, #56]	@ 0x38
 801940c:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019414:	dc01      	bgt.n	801941a <assign_sum_to_pointwise_output_4row8col+0x282>
 8019416:	eef0 7a40 	vmov.f32	s15, s0
 801941a:	eef4 7ae0 	vcmpe.f32	s15, s1
 801941e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019422:	d401      	bmi.n	8019428 <assign_sum_to_pointwise_output_4row8col+0x290>
 8019424:	eef0 7a60 	vmov.f32	s15, s1
 8019428:	ee77 7a27 	vadd.f32	s15, s14, s15
 801942c:	edc2 7a03 	vstr	s15, [r2, #12]
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 8019430:	ed93 7a03 	vldr	s14, [r3, #12]
 8019434:	edd4 7a0f 	vldr	s15, [r4, #60]	@ 0x3c
 8019438:	eef4 7ac0 	vcmpe.f32	s15, s0
 801943c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019440:	dc01      	bgt.n	8019446 <assign_sum_to_pointwise_output_4row8col+0x2ae>
 8019442:	eef0 7a40 	vmov.f32	s15, s0
 8019446:	eef4 7ae0 	vcmpe.f32	s15, s1
 801944a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801944e:	d401      	bmi.n	8019454 <assign_sum_to_pointwise_output_4row8col+0x2bc>
 8019450:	eef0 7a60 	vmov.f32	s15, s1
 8019454:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019458:	edc3 7a03 	vstr	s15, [r3, #12]
    *out_0++ += TN_MIN(TN_MAX(sum[16], output_activation_min), output_activation_max);
 801945c:	ed90 7a04 	vldr	s14, [r0, #16]
 8019460:	edd4 7a10 	vldr	s15, [r4, #64]	@ 0x40
 8019464:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801946c:	dc01      	bgt.n	8019472 <assign_sum_to_pointwise_output_4row8col+0x2da>
 801946e:	eef0 7a40 	vmov.f32	s15, s0
 8019472:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801947a:	d401      	bmi.n	8019480 <assign_sum_to_pointwise_output_4row8col+0x2e8>
 801947c:	eef0 7a60 	vmov.f32	s15, s1
 8019480:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019484:	edc0 7a04 	vstr	s15, [r0, #16]
    *out_1++ += TN_MIN(TN_MAX(sum[17], output_activation_min), output_activation_max);
 8019488:	ed91 7a04 	vldr	s14, [r1, #16]
 801948c:	edd4 7a11 	vldr	s15, [r4, #68]	@ 0x44
 8019490:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019498:	dc01      	bgt.n	801949e <assign_sum_to_pointwise_output_4row8col+0x306>
 801949a:	eef0 7a40 	vmov.f32	s15, s0
 801949e:	eef4 7ae0 	vcmpe.f32	s15, s1
 80194a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194a6:	d401      	bmi.n	80194ac <assign_sum_to_pointwise_output_4row8col+0x314>
 80194a8:	eef0 7a60 	vmov.f32	s15, s1
 80194ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80194b0:	edc1 7a04 	vstr	s15, [r1, #16]
    *out_2++ += TN_MIN(TN_MAX(sum[18], output_activation_min), output_activation_max);
 80194b4:	ed92 7a04 	vldr	s14, [r2, #16]
 80194b8:	edd4 7a12 	vldr	s15, [r4, #72]	@ 0x48
 80194bc:	eef4 7ac0 	vcmpe.f32	s15, s0
 80194c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194c4:	dc01      	bgt.n	80194ca <assign_sum_to_pointwise_output_4row8col+0x332>
 80194c6:	eef0 7a40 	vmov.f32	s15, s0
 80194ca:	eef4 7ae0 	vcmpe.f32	s15, s1
 80194ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194d2:	d401      	bmi.n	80194d8 <assign_sum_to_pointwise_output_4row8col+0x340>
 80194d4:	eef0 7a60 	vmov.f32	s15, s1
 80194d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80194dc:	edc2 7a04 	vstr	s15, [r2, #16]
    *out_3++ += TN_MIN(TN_MAX(sum[19], output_activation_min), output_activation_max);
 80194e0:	ed93 7a04 	vldr	s14, [r3, #16]
 80194e4:	edd4 7a13 	vldr	s15, [r4, #76]	@ 0x4c
 80194e8:	eef4 7ac0 	vcmpe.f32	s15, s0
 80194ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194f0:	dc01      	bgt.n	80194f6 <assign_sum_to_pointwise_output_4row8col+0x35e>
 80194f2:	eef0 7a40 	vmov.f32	s15, s0
 80194f6:	eef4 7ae0 	vcmpe.f32	s15, s1
 80194fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194fe:	d401      	bmi.n	8019504 <assign_sum_to_pointwise_output_4row8col+0x36c>
 8019500:	eef0 7a60 	vmov.f32	s15, s1
 8019504:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019508:	edc3 7a04 	vstr	s15, [r3, #16]
    *out_0++ += TN_MIN(TN_MAX(sum[20], output_activation_min), output_activation_max);
 801950c:	ed90 7a05 	vldr	s14, [r0, #20]
 8019510:	edd4 7a14 	vldr	s15, [r4, #80]	@ 0x50
 8019514:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801951c:	dc01      	bgt.n	8019522 <assign_sum_to_pointwise_output_4row8col+0x38a>
 801951e:	eef0 7a40 	vmov.f32	s15, s0
 8019522:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801952a:	d401      	bmi.n	8019530 <assign_sum_to_pointwise_output_4row8col+0x398>
 801952c:	eef0 7a60 	vmov.f32	s15, s1
 8019530:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019534:	edc0 7a05 	vstr	s15, [r0, #20]
    *out_1++ += TN_MIN(TN_MAX(sum[21], output_activation_min), output_activation_max);
 8019538:	ed91 7a05 	vldr	s14, [r1, #20]
 801953c:	edd4 7a15 	vldr	s15, [r4, #84]	@ 0x54
 8019540:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019548:	dc01      	bgt.n	801954e <assign_sum_to_pointwise_output_4row8col+0x3b6>
 801954a:	eef0 7a40 	vmov.f32	s15, s0
 801954e:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019556:	d401      	bmi.n	801955c <assign_sum_to_pointwise_output_4row8col+0x3c4>
 8019558:	eef0 7a60 	vmov.f32	s15, s1
 801955c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019560:	edc1 7a05 	vstr	s15, [r1, #20]
    *out_2++ += TN_MIN(TN_MAX(sum[22], output_activation_min), output_activation_max);
 8019564:	ed92 7a05 	vldr	s14, [r2, #20]
 8019568:	edd4 7a16 	vldr	s15, [r4, #88]	@ 0x58
 801956c:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019574:	dc01      	bgt.n	801957a <assign_sum_to_pointwise_output_4row8col+0x3e2>
 8019576:	eef0 7a40 	vmov.f32	s15, s0
 801957a:	eef4 7ae0 	vcmpe.f32	s15, s1
 801957e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019582:	d401      	bmi.n	8019588 <assign_sum_to_pointwise_output_4row8col+0x3f0>
 8019584:	eef0 7a60 	vmov.f32	s15, s1
 8019588:	ee77 7a27 	vadd.f32	s15, s14, s15
 801958c:	edc2 7a05 	vstr	s15, [r2, #20]
    *out_3++ += TN_MIN(TN_MAX(sum[23], output_activation_min), output_activation_max);
 8019590:	ed93 7a05 	vldr	s14, [r3, #20]
 8019594:	edd4 7a17 	vldr	s15, [r4, #92]	@ 0x5c
 8019598:	eef4 7ac0 	vcmpe.f32	s15, s0
 801959c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195a0:	dc01      	bgt.n	80195a6 <assign_sum_to_pointwise_output_4row8col+0x40e>
 80195a2:	eef0 7a40 	vmov.f32	s15, s0
 80195a6:	eef4 7ae0 	vcmpe.f32	s15, s1
 80195aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195ae:	d401      	bmi.n	80195b4 <assign_sum_to_pointwise_output_4row8col+0x41c>
 80195b0:	eef0 7a60 	vmov.f32	s15, s1
 80195b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80195b8:	edc3 7a05 	vstr	s15, [r3, #20]
    *out_0++ += TN_MIN(TN_MAX(sum[24], output_activation_min), output_activation_max);
 80195bc:	ed90 7a06 	vldr	s14, [r0, #24]
 80195c0:	edd4 7a18 	vldr	s15, [r4, #96]	@ 0x60
 80195c4:	eef4 7ac0 	vcmpe.f32	s15, s0
 80195c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195cc:	dc01      	bgt.n	80195d2 <assign_sum_to_pointwise_output_4row8col+0x43a>
 80195ce:	eef0 7a40 	vmov.f32	s15, s0
 80195d2:	eef4 7ae0 	vcmpe.f32	s15, s1
 80195d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195da:	d401      	bmi.n	80195e0 <assign_sum_to_pointwise_output_4row8col+0x448>
 80195dc:	eef0 7a60 	vmov.f32	s15, s1
 80195e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80195e4:	edc0 7a06 	vstr	s15, [r0, #24]
    *out_1++ += TN_MIN(TN_MAX(sum[25], output_activation_min), output_activation_max);
 80195e8:	ed91 7a06 	vldr	s14, [r1, #24]
 80195ec:	edd4 7a19 	vldr	s15, [r4, #100]	@ 0x64
 80195f0:	eef4 7ac0 	vcmpe.f32	s15, s0
 80195f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195f8:	dc01      	bgt.n	80195fe <assign_sum_to_pointwise_output_4row8col+0x466>
 80195fa:	eef0 7a40 	vmov.f32	s15, s0
 80195fe:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019606:	d401      	bmi.n	801960c <assign_sum_to_pointwise_output_4row8col+0x474>
 8019608:	eef0 7a60 	vmov.f32	s15, s1
 801960c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019610:	edc1 7a06 	vstr	s15, [r1, #24]
    *out_2++ += TN_MIN(TN_MAX(sum[26], output_activation_min), output_activation_max);
 8019614:	ed92 7a06 	vldr	s14, [r2, #24]
 8019618:	edd4 7a1a 	vldr	s15, [r4, #104]	@ 0x68
 801961c:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019624:	dc01      	bgt.n	801962a <assign_sum_to_pointwise_output_4row8col+0x492>
 8019626:	eef0 7a40 	vmov.f32	s15, s0
 801962a:	eef4 7ae0 	vcmpe.f32	s15, s1
 801962e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019632:	d401      	bmi.n	8019638 <assign_sum_to_pointwise_output_4row8col+0x4a0>
 8019634:	eef0 7a60 	vmov.f32	s15, s1
 8019638:	ee77 7a27 	vadd.f32	s15, s14, s15
 801963c:	edc2 7a06 	vstr	s15, [r2, #24]
    *out_3++ += TN_MIN(TN_MAX(sum[27], output_activation_min), output_activation_max);
 8019640:	ed93 7a06 	vldr	s14, [r3, #24]
 8019644:	edd4 7a1b 	vldr	s15, [r4, #108]	@ 0x6c
 8019648:	eef4 7ac0 	vcmpe.f32	s15, s0
 801964c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019650:	dc01      	bgt.n	8019656 <assign_sum_to_pointwise_output_4row8col+0x4be>
 8019652:	eef0 7a40 	vmov.f32	s15, s0
 8019656:	eef4 7ae0 	vcmpe.f32	s15, s1
 801965a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801965e:	d401      	bmi.n	8019664 <assign_sum_to_pointwise_output_4row8col+0x4cc>
 8019660:	eef0 7a60 	vmov.f32	s15, s1
 8019664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019668:	edc3 7a06 	vstr	s15, [r3, #24]
    *out_0++ += TN_MIN(TN_MAX(sum[28], output_activation_min), output_activation_max);
 801966c:	ed90 7a07 	vldr	s14, [r0, #28]
 8019670:	edd4 7a1c 	vldr	s15, [r4, #112]	@ 0x70
 8019674:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801967c:	dc01      	bgt.n	8019682 <assign_sum_to_pointwise_output_4row8col+0x4ea>
 801967e:	eef0 7a40 	vmov.f32	s15, s0
 8019682:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801968a:	d401      	bmi.n	8019690 <assign_sum_to_pointwise_output_4row8col+0x4f8>
 801968c:	eef0 7a60 	vmov.f32	s15, s1
 8019690:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019694:	edc0 7a07 	vstr	s15, [r0, #28]
    *out_1++ += TN_MIN(TN_MAX(sum[29], output_activation_min), output_activation_max);
 8019698:	ed91 7a07 	vldr	s14, [r1, #28]
 801969c:	edd4 7a1d 	vldr	s15, [r4, #116]	@ 0x74
 80196a0:	eef4 7ac0 	vcmpe.f32	s15, s0
 80196a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196a8:	dc01      	bgt.n	80196ae <assign_sum_to_pointwise_output_4row8col+0x516>
 80196aa:	eef0 7a40 	vmov.f32	s15, s0
 80196ae:	eef4 7ae0 	vcmpe.f32	s15, s1
 80196b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196b6:	d401      	bmi.n	80196bc <assign_sum_to_pointwise_output_4row8col+0x524>
 80196b8:	eef0 7a60 	vmov.f32	s15, s1
 80196bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80196c0:	edc1 7a07 	vstr	s15, [r1, #28]
    *out_2++ += TN_MIN(TN_MAX(sum[30], output_activation_min), output_activation_max);
 80196c4:	ed92 7a07 	vldr	s14, [r2, #28]
 80196c8:	edd4 7a1e 	vldr	s15, [r4, #120]	@ 0x78
 80196cc:	eef4 7ac0 	vcmpe.f32	s15, s0
 80196d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196d4:	dc01      	bgt.n	80196da <assign_sum_to_pointwise_output_4row8col+0x542>
 80196d6:	eef0 7a40 	vmov.f32	s15, s0
 80196da:	eef4 7ae0 	vcmpe.f32	s15, s1
 80196de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196e2:	d401      	bmi.n	80196e8 <assign_sum_to_pointwise_output_4row8col+0x550>
 80196e4:	eef0 7a60 	vmov.f32	s15, s1
 80196e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80196ec:	edc2 7a07 	vstr	s15, [r2, #28]
    *out_3++ += TN_MIN(TN_MAX(sum[31], output_activation_min), output_activation_max);
 80196f0:	ed93 7a07 	vldr	s14, [r3, #28]
 80196f4:	edd4 7a1f 	vldr	s15, [r4, #124]	@ 0x7c
 80196f8:	eef4 7ac0 	vcmpe.f32	s15, s0
 80196fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019700:	dc01      	bgt.n	8019706 <assign_sum_to_pointwise_output_4row8col+0x56e>
 8019702:	eef0 7a40 	vmov.f32	s15, s0
 8019706:	eef4 7ae0 	vcmpe.f32	s15, s1
 801970a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801970e:	d401      	bmi.n	8019714 <assign_sum_to_pointwise_output_4row8col+0x57c>
 8019710:	eef0 7a60 	vmov.f32	s15, s1
 8019714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019718:	edc3 7a07 	vstr	s15, [r3, #28]
}
 801971c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019720:	4770      	bx	lr

08019722 <assign_sum_to_pointwise_output_1row8col>:

static inline void assign_sum_to_pointwise_output_1row8col(float* out_0, 
                      const float* sum, const float output_activation_min, const float output_activation_max) {
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8019722:	ed90 7a00 	vldr	s14, [r0]
 8019726:	edd1 7a00 	vldr	s15, [r1]
 801972a:	eef4 7ac0 	vcmpe.f32	s15, s0
 801972e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019732:	dc01      	bgt.n	8019738 <assign_sum_to_pointwise_output_1row8col+0x16>
 8019734:	eef0 7a40 	vmov.f32	s15, s0
 8019738:	eef4 7ae0 	vcmpe.f32	s15, s1
 801973c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019740:	d401      	bmi.n	8019746 <assign_sum_to_pointwise_output_1row8col+0x24>
 8019742:	eef0 7a60 	vmov.f32	s15, s1
 8019746:	ee77 7a27 	vadd.f32	s15, s14, s15
 801974a:	edc0 7a00 	vstr	s15, [r0]
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801974e:	ed90 7a01 	vldr	s14, [r0, #4]
 8019752:	edd1 7a01 	vldr	s15, [r1, #4]
 8019756:	eef4 7ac0 	vcmpe.f32	s15, s0
 801975a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801975e:	dc01      	bgt.n	8019764 <assign_sum_to_pointwise_output_1row8col+0x42>
 8019760:	eef0 7a40 	vmov.f32	s15, s0
 8019764:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801976c:	d401      	bmi.n	8019772 <assign_sum_to_pointwise_output_1row8col+0x50>
 801976e:	eef0 7a60 	vmov.f32	s15, s1
 8019772:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019776:	edc0 7a01 	vstr	s15, [r0, #4]
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801977a:	ed90 7a02 	vldr	s14, [r0, #8]
 801977e:	edd1 7a02 	vldr	s15, [r1, #8]
 8019782:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801978a:	dc01      	bgt.n	8019790 <assign_sum_to_pointwise_output_1row8col+0x6e>
 801978c:	eef0 7a40 	vmov.f32	s15, s0
 8019790:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019798:	d401      	bmi.n	801979e <assign_sum_to_pointwise_output_1row8col+0x7c>
 801979a:	eef0 7a60 	vmov.f32	s15, s1
 801979e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80197a2:	edc0 7a02 	vstr	s15, [r0, #8]
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 80197a6:	ed90 7a03 	vldr	s14, [r0, #12]
 80197aa:	edd1 7a03 	vldr	s15, [r1, #12]
 80197ae:	eef4 7ac0 	vcmpe.f32	s15, s0
 80197b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197b6:	dc01      	bgt.n	80197bc <assign_sum_to_pointwise_output_1row8col+0x9a>
 80197b8:	eef0 7a40 	vmov.f32	s15, s0
 80197bc:	eef4 7ae0 	vcmpe.f32	s15, s1
 80197c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197c4:	d401      	bmi.n	80197ca <assign_sum_to_pointwise_output_1row8col+0xa8>
 80197c6:	eef0 7a60 	vmov.f32	s15, s1
 80197ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80197ce:	edc0 7a03 	vstr	s15, [r0, #12]
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 80197d2:	ed90 7a04 	vldr	s14, [r0, #16]
 80197d6:	edd1 7a04 	vldr	s15, [r1, #16]
 80197da:	eef4 7ac0 	vcmpe.f32	s15, s0
 80197de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197e2:	dc01      	bgt.n	80197e8 <assign_sum_to_pointwise_output_1row8col+0xc6>
 80197e4:	eef0 7a40 	vmov.f32	s15, s0
 80197e8:	eef4 7ae0 	vcmpe.f32	s15, s1
 80197ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197f0:	d401      	bmi.n	80197f6 <assign_sum_to_pointwise_output_1row8col+0xd4>
 80197f2:	eef0 7a60 	vmov.f32	s15, s1
 80197f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80197fa:	edc0 7a04 	vstr	s15, [r0, #16]
    *out_0++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 80197fe:	ed90 7a05 	vldr	s14, [r0, #20]
 8019802:	edd1 7a05 	vldr	s15, [r1, #20]
 8019806:	eef4 7ac0 	vcmpe.f32	s15, s0
 801980a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801980e:	dc01      	bgt.n	8019814 <assign_sum_to_pointwise_output_1row8col+0xf2>
 8019810:	eef0 7a40 	vmov.f32	s15, s0
 8019814:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801981c:	d401      	bmi.n	8019822 <assign_sum_to_pointwise_output_1row8col+0x100>
 801981e:	eef0 7a60 	vmov.f32	s15, s1
 8019822:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019826:	edc0 7a05 	vstr	s15, [r0, #20]
    *out_0++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801982a:	ed90 7a06 	vldr	s14, [r0, #24]
 801982e:	edd1 7a06 	vldr	s15, [r1, #24]
 8019832:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801983a:	dc01      	bgt.n	8019840 <assign_sum_to_pointwise_output_1row8col+0x11e>
 801983c:	eef0 7a40 	vmov.f32	s15, s0
 8019840:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019848:	d401      	bmi.n	801984e <assign_sum_to_pointwise_output_1row8col+0x12c>
 801984a:	eef0 7a60 	vmov.f32	s15, s1
 801984e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019852:	edc0 7a06 	vstr	s15, [r0, #24]
    *out_0++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8019856:	ed90 7a07 	vldr	s14, [r0, #28]
 801985a:	edd1 7a07 	vldr	s15, [r1, #28]
 801985e:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019866:	dc01      	bgt.n	801986c <assign_sum_to_pointwise_output_1row8col+0x14a>
 8019868:	eef0 7a40 	vmov.f32	s15, s0
 801986c:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019874:	d401      	bmi.n	801987a <assign_sum_to_pointwise_output_1row8col+0x158>
 8019876:	eef0 7a60 	vmov.f32	s15, s1
 801987a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801987e:	edc0 7a07 	vstr	s15, [r0, #28]
}
 8019882:	4770      	bx	lr

08019884 <assign_sum_to_pointwise_output_4row4col>:
    *out_0++ += sum[6];
    *out_0++ += sum[7];
}

static inline void assign_sum_to_pointwise_output_4row4col(float* out_0, float* out_1, float* out_2, float* out_3, 
                      const float* sum, const float output_activation_min, const float output_activation_max) {
 8019884:	b410      	push	{r4}
 8019886:	9c01      	ldr	r4, [sp, #4]
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8019888:	ed90 7a00 	vldr	s14, [r0]
 801988c:	edd4 7a00 	vldr	s15, [r4]
 8019890:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019898:	dc01      	bgt.n	801989e <assign_sum_to_pointwise_output_4row4col+0x1a>
 801989a:	eef0 7a40 	vmov.f32	s15, s0
 801989e:	eef4 7ae0 	vcmpe.f32	s15, s1
 80198a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198a6:	d401      	bmi.n	80198ac <assign_sum_to_pointwise_output_4row4col+0x28>
 80198a8:	eef0 7a60 	vmov.f32	s15, s1
 80198ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80198b0:	edc0 7a00 	vstr	s15, [r0]
    *out_1++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 80198b4:	ed91 7a00 	vldr	s14, [r1]
 80198b8:	edd4 7a01 	vldr	s15, [r4, #4]
 80198bc:	eef4 7ac0 	vcmpe.f32	s15, s0
 80198c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198c4:	dc01      	bgt.n	80198ca <assign_sum_to_pointwise_output_4row4col+0x46>
 80198c6:	eef0 7a40 	vmov.f32	s15, s0
 80198ca:	eef4 7ae0 	vcmpe.f32	s15, s1
 80198ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198d2:	d401      	bmi.n	80198d8 <assign_sum_to_pointwise_output_4row4col+0x54>
 80198d4:	eef0 7a60 	vmov.f32	s15, s1
 80198d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80198dc:	edc1 7a00 	vstr	s15, [r1]
    *out_2++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 80198e0:	ed92 7a00 	vldr	s14, [r2]
 80198e4:	edd4 7a02 	vldr	s15, [r4, #8]
 80198e8:	eef4 7ac0 	vcmpe.f32	s15, s0
 80198ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198f0:	dc01      	bgt.n	80198f6 <assign_sum_to_pointwise_output_4row4col+0x72>
 80198f2:	eef0 7a40 	vmov.f32	s15, s0
 80198f6:	eef4 7ae0 	vcmpe.f32	s15, s1
 80198fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198fe:	d401      	bmi.n	8019904 <assign_sum_to_pointwise_output_4row4col+0x80>
 8019900:	eef0 7a60 	vmov.f32	s15, s1
 8019904:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019908:	edc2 7a00 	vstr	s15, [r2]
    *out_3++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801990c:	ed93 7a00 	vldr	s14, [r3]
 8019910:	edd4 7a03 	vldr	s15, [r4, #12]
 8019914:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801991c:	dc01      	bgt.n	8019922 <assign_sum_to_pointwise_output_4row4col+0x9e>
 801991e:	eef0 7a40 	vmov.f32	s15, s0
 8019922:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801992a:	d401      	bmi.n	8019930 <assign_sum_to_pointwise_output_4row4col+0xac>
 801992c:	eef0 7a60 	vmov.f32	s15, s1
 8019930:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019934:	edc3 7a00 	vstr	s15, [r3]
    *out_0++ += TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 8019938:	ed90 7a01 	vldr	s14, [r0, #4]
 801993c:	edd4 7a04 	vldr	s15, [r4, #16]
 8019940:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019948:	dc01      	bgt.n	801994e <assign_sum_to_pointwise_output_4row4col+0xca>
 801994a:	eef0 7a40 	vmov.f32	s15, s0
 801994e:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019956:	d401      	bmi.n	801995c <assign_sum_to_pointwise_output_4row4col+0xd8>
 8019958:	eef0 7a60 	vmov.f32	s15, s1
 801995c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019960:	edc0 7a01 	vstr	s15, [r0, #4]
    *out_1++ += TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 8019964:	ed91 7a01 	vldr	s14, [r1, #4]
 8019968:	edd4 7a05 	vldr	s15, [r4, #20]
 801996c:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019974:	dc01      	bgt.n	801997a <assign_sum_to_pointwise_output_4row4col+0xf6>
 8019976:	eef0 7a40 	vmov.f32	s15, s0
 801997a:	eef4 7ae0 	vcmpe.f32	s15, s1
 801997e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019982:	d401      	bmi.n	8019988 <assign_sum_to_pointwise_output_4row4col+0x104>
 8019984:	eef0 7a60 	vmov.f32	s15, s1
 8019988:	ee77 7a27 	vadd.f32	s15, s14, s15
 801998c:	edc1 7a01 	vstr	s15, [r1, #4]
    *out_2++ += TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 8019990:	ed92 7a01 	vldr	s14, [r2, #4]
 8019994:	edd4 7a06 	vldr	s15, [r4, #24]
 8019998:	eef4 7ac0 	vcmpe.f32	s15, s0
 801999c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199a0:	dc01      	bgt.n	80199a6 <assign_sum_to_pointwise_output_4row4col+0x122>
 80199a2:	eef0 7a40 	vmov.f32	s15, s0
 80199a6:	eef4 7ae0 	vcmpe.f32	s15, s1
 80199aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199ae:	d401      	bmi.n	80199b4 <assign_sum_to_pointwise_output_4row4col+0x130>
 80199b0:	eef0 7a60 	vmov.f32	s15, s1
 80199b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80199b8:	edc2 7a01 	vstr	s15, [r2, #4]
    *out_3++ += TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 80199bc:	ed93 7a01 	vldr	s14, [r3, #4]
 80199c0:	edd4 7a07 	vldr	s15, [r4, #28]
 80199c4:	eef4 7ac0 	vcmpe.f32	s15, s0
 80199c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199cc:	dc01      	bgt.n	80199d2 <assign_sum_to_pointwise_output_4row4col+0x14e>
 80199ce:	eef0 7a40 	vmov.f32	s15, s0
 80199d2:	eef4 7ae0 	vcmpe.f32	s15, s1
 80199d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199da:	d401      	bmi.n	80199e0 <assign_sum_to_pointwise_output_4row4col+0x15c>
 80199dc:	eef0 7a60 	vmov.f32	s15, s1
 80199e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80199e4:	edc3 7a01 	vstr	s15, [r3, #4]
    *out_0++ += TN_MIN(TN_MAX(sum[8], output_activation_min), output_activation_max);
 80199e8:	ed90 7a02 	vldr	s14, [r0, #8]
 80199ec:	edd4 7a08 	vldr	s15, [r4, #32]
 80199f0:	eef4 7ac0 	vcmpe.f32	s15, s0
 80199f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199f8:	dc01      	bgt.n	80199fe <assign_sum_to_pointwise_output_4row4col+0x17a>
 80199fa:	eef0 7a40 	vmov.f32	s15, s0
 80199fe:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a06:	d401      	bmi.n	8019a0c <assign_sum_to_pointwise_output_4row4col+0x188>
 8019a08:	eef0 7a60 	vmov.f32	s15, s1
 8019a0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019a10:	edc0 7a02 	vstr	s15, [r0, #8]
    *out_1++ += TN_MIN(TN_MAX(sum[9], output_activation_min), output_activation_max);
 8019a14:	ed91 7a02 	vldr	s14, [r1, #8]
 8019a18:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
 8019a1c:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a24:	dc01      	bgt.n	8019a2a <assign_sum_to_pointwise_output_4row4col+0x1a6>
 8019a26:	eef0 7a40 	vmov.f32	s15, s0
 8019a2a:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a32:	d401      	bmi.n	8019a38 <assign_sum_to_pointwise_output_4row4col+0x1b4>
 8019a34:	eef0 7a60 	vmov.f32	s15, s1
 8019a38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019a3c:	edc1 7a02 	vstr	s15, [r1, #8]
    *out_2++ += TN_MIN(TN_MAX(sum[10], output_activation_min), output_activation_max);
 8019a40:	ed92 7a02 	vldr	s14, [r2, #8]
 8019a44:	edd4 7a0a 	vldr	s15, [r4, #40]	@ 0x28
 8019a48:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a50:	dc01      	bgt.n	8019a56 <assign_sum_to_pointwise_output_4row4col+0x1d2>
 8019a52:	eef0 7a40 	vmov.f32	s15, s0
 8019a56:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a5e:	d401      	bmi.n	8019a64 <assign_sum_to_pointwise_output_4row4col+0x1e0>
 8019a60:	eef0 7a60 	vmov.f32	s15, s1
 8019a64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019a68:	edc2 7a02 	vstr	s15, [r2, #8]
    *out_3++ += TN_MIN(TN_MAX(sum[11], output_activation_min), output_activation_max);
 8019a6c:	ed93 7a02 	vldr	s14, [r3, #8]
 8019a70:	edd4 7a0b 	vldr	s15, [r4, #44]	@ 0x2c
 8019a74:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a7c:	dc01      	bgt.n	8019a82 <assign_sum_to_pointwise_output_4row4col+0x1fe>
 8019a7e:	eef0 7a40 	vmov.f32	s15, s0
 8019a82:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a8a:	d401      	bmi.n	8019a90 <assign_sum_to_pointwise_output_4row4col+0x20c>
 8019a8c:	eef0 7a60 	vmov.f32	s15, s1
 8019a90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019a94:	edc3 7a02 	vstr	s15, [r3, #8]
    *out_0++ += TN_MIN(TN_MAX(sum[12], output_activation_min), output_activation_max);
 8019a98:	ed90 7a03 	vldr	s14, [r0, #12]
 8019a9c:	edd4 7a0c 	vldr	s15, [r4, #48]	@ 0x30
 8019aa0:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019aa8:	dc01      	bgt.n	8019aae <assign_sum_to_pointwise_output_4row4col+0x22a>
 8019aaa:	eef0 7a40 	vmov.f32	s15, s0
 8019aae:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ab6:	d401      	bmi.n	8019abc <assign_sum_to_pointwise_output_4row4col+0x238>
 8019ab8:	eef0 7a60 	vmov.f32	s15, s1
 8019abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019ac0:	edc0 7a03 	vstr	s15, [r0, #12]
    *out_1++ += TN_MIN(TN_MAX(sum[13], output_activation_min), output_activation_max);
 8019ac4:	ed91 7a03 	vldr	s14, [r1, #12]
 8019ac8:	edd4 7a0d 	vldr	s15, [r4, #52]	@ 0x34
 8019acc:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ad4:	dc01      	bgt.n	8019ada <assign_sum_to_pointwise_output_4row4col+0x256>
 8019ad6:	eef0 7a40 	vmov.f32	s15, s0
 8019ada:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ae2:	d401      	bmi.n	8019ae8 <assign_sum_to_pointwise_output_4row4col+0x264>
 8019ae4:	eef0 7a60 	vmov.f32	s15, s1
 8019ae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019aec:	edc1 7a03 	vstr	s15, [r1, #12]
    *out_2++ += TN_MIN(TN_MAX(sum[14], output_activation_min), output_activation_max);
 8019af0:	ed92 7a03 	vldr	s14, [r2, #12]
 8019af4:	edd4 7a0e 	vldr	s15, [r4, #56]	@ 0x38
 8019af8:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b00:	dc01      	bgt.n	8019b06 <assign_sum_to_pointwise_output_4row4col+0x282>
 8019b02:	eef0 7a40 	vmov.f32	s15, s0
 8019b06:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b0e:	d401      	bmi.n	8019b14 <assign_sum_to_pointwise_output_4row4col+0x290>
 8019b10:	eef0 7a60 	vmov.f32	s15, s1
 8019b14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019b18:	edc2 7a03 	vstr	s15, [r2, #12]
    *out_3++ += TN_MIN(TN_MAX(sum[15], output_activation_min), output_activation_max);
 8019b1c:	ed93 7a03 	vldr	s14, [r3, #12]
 8019b20:	edd4 7a0f 	vldr	s15, [r4, #60]	@ 0x3c
 8019b24:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b2c:	dc01      	bgt.n	8019b32 <assign_sum_to_pointwise_output_4row4col+0x2ae>
 8019b2e:	eef0 7a40 	vmov.f32	s15, s0
 8019b32:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b3a:	d401      	bmi.n	8019b40 <assign_sum_to_pointwise_output_4row4col+0x2bc>
 8019b3c:	eef0 7a60 	vmov.f32	s15, s1
 8019b40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019b44:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8019b48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019b4c:	4770      	bx	lr

08019b4e <assign_sum_to_pointwise_output_1row4col>:

static inline void assign_sum_to_pointwise_output_1row4col(float* out_0, 
                      const float* sum, const float output_activation_min, const float output_activation_max) {
    *out_0++ += TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 8019b4e:	ed90 7a00 	vldr	s14, [r0]
 8019b52:	edd1 7a00 	vldr	s15, [r1]
 8019b56:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b5e:	dc01      	bgt.n	8019b64 <assign_sum_to_pointwise_output_1row4col+0x16>
 8019b60:	eef0 7a40 	vmov.f32	s15, s0
 8019b64:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b6c:	d401      	bmi.n	8019b72 <assign_sum_to_pointwise_output_1row4col+0x24>
 8019b6e:	eef0 7a60 	vmov.f32	s15, s1
 8019b72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019b76:	edc0 7a00 	vstr	s15, [r0]
    *out_0++ += TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 8019b7a:	ed90 7a01 	vldr	s14, [r0, #4]
 8019b7e:	edd1 7a01 	vldr	s15, [r1, #4]
 8019b82:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b8a:	dc01      	bgt.n	8019b90 <assign_sum_to_pointwise_output_1row4col+0x42>
 8019b8c:	eef0 7a40 	vmov.f32	s15, s0
 8019b90:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b98:	d401      	bmi.n	8019b9e <assign_sum_to_pointwise_output_1row4col+0x50>
 8019b9a:	eef0 7a60 	vmov.f32	s15, s1
 8019b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019ba2:	edc0 7a01 	vstr	s15, [r0, #4]
    *out_0++ += TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 8019ba6:	ed90 7a02 	vldr	s14, [r0, #8]
 8019baa:	edd1 7a02 	vldr	s15, [r1, #8]
 8019bae:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019bb6:	dc01      	bgt.n	8019bbc <assign_sum_to_pointwise_output_1row4col+0x6e>
 8019bb8:	eef0 7a40 	vmov.f32	s15, s0
 8019bbc:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019bc4:	d401      	bmi.n	8019bca <assign_sum_to_pointwise_output_1row4col+0x7c>
 8019bc6:	eef0 7a60 	vmov.f32	s15, s1
 8019bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019bce:	edc0 7a02 	vstr	s15, [r0, #8]
    *out_0++ += TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 8019bd2:	ed90 7a03 	vldr	s14, [r0, #12]
 8019bd6:	edd1 7a03 	vldr	s15, [r1, #12]
 8019bda:	eef4 7ac0 	vcmpe.f32	s15, s0
 8019bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019be2:	dc01      	bgt.n	8019be8 <assign_sum_to_pointwise_output_1row4col+0x9a>
 8019be4:	eef0 7a40 	vmov.f32	s15, s0
 8019be8:	eef4 7ae0 	vcmpe.f32	s15, s1
 8019bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019bf0:	d401      	bmi.n	8019bf6 <assign_sum_to_pointwise_output_1row4col+0xa8>
 8019bf2:	eef0 7a60 	vmov.f32	s15, s1
 8019bf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019bfa:	edc0 7a03 	vstr	s15, [r0, #12]
}
 8019bfe:	4770      	bx	lr

08019c00 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight>:
tinyengine_status_fp pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight(const float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches) {
 8019c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c04:	ed2d 8b02 	vpush	{d8}
 8019c08:	b099      	sub	sp, #100	@ 0x64
 8019c0a:	900e      	str	r0, [sp, #56]	@ 0x38
 8019c0c:	469c      	mov	ip, r3
 8019c0e:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8019c10:	f8bd 10a4 	ldrh.w	r1, [sp, #164]	@ 0xa4
 8019c14:	eef0 8a40 	vmov.f32	s17, s0
 8019c18:	eeb0 8a60 	vmov.f32	s16, s1
  (void) input_width;

  float* out = output_data;

  int i_element;
  const int num_elements = output_height * output_width;
 8019c1c:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 8019c20:	f8bd 20a0 	ldrh.w	r2, [sp, #160]	@ 0xa0
 8019c24:	fb02 f403 	mul.w	r4, r2, r3

  for (i_element = 0; i_element < num_elements; i_element++) {
 8019c28:	f04f 0e00 	mov.w	lr, #0
 8019c2c:	940f      	str	r4, [sp, #60]	@ 0x3c
 8019c2e:	e321      	b.n	801a274 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x674>
        *out++ = TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
        *out++ = TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
        *out++ = TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
        *out++ = TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
        *out++ = TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
        *out++ = TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8019c30:	edcb 7a07 	vstr	s15, [fp, #28]
      while (col_count_div8--) {
 8019c34:	9b05      	ldr	r3, [sp, #20]
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 8019c36:	f8cd 8008 	str.w	r8, [sp, #8]
 8019c3a:	9401      	str	r4, [sp, #4]
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 8019c3c:	463c      	mov	r4, r7
 8019c3e:	9603      	str	r6, [sp, #12]
 8019c40:	46a8      	mov	r8, r5
 8019c42:	464f      	mov	r7, r9
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8019c44:	4656      	mov	r6, sl
 8019c46:	9d08      	ldr	r5, [sp, #32]
 8019c48:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8019c4c:	f8dd a018 	ldr.w	sl, [sp, #24]
        *out++ = TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 8019c50:	f10b 0b20 	add.w	fp, fp, #32
      while (col_count_div8--) {
 8019c54:	1e5a      	subs	r2, r3, #1
 8019c56:	b292      	uxth	r2, r2
 8019c58:	9205      	str	r2, [sp, #20]
 8019c5a:	2b00      	cmp	r3, #0
 8019c5c:	f000 82c7 	beq.w	801a1ee <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x5ee>
        float sum[8] = {};
 8019c60:	2220      	movs	r2, #32
 8019c62:	2100      	movs	r1, #0
 8019c64:	a810      	add	r0, sp, #64	@ 0x40
 8019c66:	f009 fedd 	bl	8023a24 <memset>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8019c6a:	f99a 3000 	ldrsb.w	r3, [sl]
 8019c6e:	ee00 3a10 	vmov	s0, r3
 8019c72:	f999 3000 	ldrsb.w	r3, [r9]
 8019c76:	ee00 3a90 	vmov	s1, r3
 8019c7a:	f995 3000 	ldrsb.w	r3, [r5]
 8019c7e:	ee01 3a10 	vmov	s2, r3
 8019c82:	f996 3000 	ldrsb.w	r3, [r6]
 8019c86:	ee01 3a90 	vmov	s3, r3
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 8019c8a:	f997 3000 	ldrsb.w	r3, [r7]
 8019c8e:	ee02 3a10 	vmov	s4, r3
 8019c92:	f998 3000 	ldrsb.w	r3, [r8]
 8019c96:	ee02 3a90 	vmov	s5, r3
 8019c9a:	9b03      	ldr	r3, [sp, #12]
 8019c9c:	f993 2000 	ldrsb.w	r2, [r3]
 8019ca0:	ee03 2a10 	vmov	s6, r2
 8019ca4:	f994 2000 	ldrsb.w	r2, [r4]
 8019ca8:	ee03 2a90 	vmov	s7, r2
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 8019cac:	9a01      	ldr	r2, [sp, #4]
 8019cae:	f992 1000 	ldrsb.w	r1, [r2]
 8019cb2:	ee04 1a10 	vmov	s8, r1
 8019cb6:	9902      	ldr	r1, [sp, #8]
 8019cb8:	f991 c000 	ldrsb.w	ip, [r1]
 8019cbc:	ee04 ca90 	vmov	s9, ip
        mac_1row_10col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);
 8019cc0:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8019cc4:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8019cc8:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 8019ccc:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 8019cd0:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8019cd4:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019cd8:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 8019cdc:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 8019ce0:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8019ce4:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8019ce8:	9904      	ldr	r1, [sp, #16]
 8019cea:	a810      	add	r0, sp, #64	@ 0x40
 8019cec:	f7ff f974 	bl	8018fd8 <mac_1row_10col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8019cf0:	f99a c001 	ldrsb.w	ip, [sl, #1]
 8019cf4:	ee00 ca10 	vmov	s0, ip
 8019cf8:	f999 c001 	ldrsb.w	ip, [r9, #1]
 8019cfc:	ee00 ca90 	vmov	s1, ip
 8019d00:	f995 c001 	ldrsb.w	ip, [r5, #1]
 8019d04:	ee01 ca10 	vmov	s2, ip
 8019d08:	f996 c001 	ldrsb.w	ip, [r6, #1]
 8019d0c:	ee01 ca90 	vmov	s3, ip
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 8019d10:	f997 c001 	ldrsb.w	ip, [r7, #1]
 8019d14:	ee02 ca10 	vmov	s4, ip
 8019d18:	f998 c001 	ldrsb.w	ip, [r8, #1]
 8019d1c:	ee02 ca90 	vmov	s5, ip
 8019d20:	9b03      	ldr	r3, [sp, #12]
 8019d22:	f993 c001 	ldrsb.w	ip, [r3, #1]
 8019d26:	ee03 ca10 	vmov	s6, ip
 8019d2a:	f994 c001 	ldrsb.w	ip, [r4, #1]
 8019d2e:	ee03 ca90 	vmov	s7, ip
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 8019d32:	9a01      	ldr	r2, [sp, #4]
 8019d34:	f992 c001 	ldrsb.w	ip, [r2, #1]
 8019d38:	ee04 ca10 	vmov	s8, ip
 8019d3c:	9802      	ldr	r0, [sp, #8]
 8019d3e:	f990 c001 	ldrsb.w	ip, [r0, #1]
 8019d42:	ee04 ca90 	vmov	s9, ip
        mac_1row_10col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);
 8019d46:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8019d4a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8019d4e:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 8019d52:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 8019d56:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8019d5a:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019d5e:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 8019d62:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 8019d66:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8019d6a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8019d6e:	9904      	ldr	r1, [sp, #16]
 8019d70:	a811      	add	r0, sp, #68	@ 0x44
 8019d72:	f7ff f931 	bl	8018fd8 <mac_1row_10col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8019d76:	f99a c002 	ldrsb.w	ip, [sl, #2]
 8019d7a:	ee00 ca10 	vmov	s0, ip
 8019d7e:	f999 c002 	ldrsb.w	ip, [r9, #2]
 8019d82:	ee00 ca90 	vmov	s1, ip
 8019d86:	f995 c002 	ldrsb.w	ip, [r5, #2]
 8019d8a:	ee01 ca10 	vmov	s2, ip
 8019d8e:	f996 c002 	ldrsb.w	ip, [r6, #2]
 8019d92:	ee01 ca90 	vmov	s3, ip
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 8019d96:	f997 c002 	ldrsb.w	ip, [r7, #2]
 8019d9a:	ee02 ca10 	vmov	s4, ip
 8019d9e:	f998 c002 	ldrsb.w	ip, [r8, #2]
 8019da2:	ee02 ca90 	vmov	s5, ip
 8019da6:	9b03      	ldr	r3, [sp, #12]
 8019da8:	f993 c002 	ldrsb.w	ip, [r3, #2]
 8019dac:	ee03 ca10 	vmov	s6, ip
 8019db0:	f994 c002 	ldrsb.w	ip, [r4, #2]
 8019db4:	ee03 ca90 	vmov	s7, ip
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 8019db8:	9a01      	ldr	r2, [sp, #4]
 8019dba:	f992 c002 	ldrsb.w	ip, [r2, #2]
 8019dbe:	ee04 ca10 	vmov	s8, ip
 8019dc2:	9802      	ldr	r0, [sp, #8]
 8019dc4:	f990 c002 	ldrsb.w	ip, [r0, #2]
 8019dc8:	ee04 ca90 	vmov	s9, ip
        mac_1row_10col_fp_IOHW_forint8w(&sum[2], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);
 8019dcc:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8019dd0:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8019dd4:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 8019dd8:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 8019ddc:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8019de0:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019de4:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 8019de8:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 8019dec:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8019df0:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8019df4:	9904      	ldr	r1, [sp, #16]
 8019df6:	a812      	add	r0, sp, #72	@ 0x48
 8019df8:	f7ff f8ee 	bl	8018fd8 <mac_1row_10col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8019dfc:	f99a c003 	ldrsb.w	ip, [sl, #3]
 8019e00:	ee00 ca10 	vmov	s0, ip
 8019e04:	f999 c003 	ldrsb.w	ip, [r9, #3]
 8019e08:	ee00 ca90 	vmov	s1, ip
 8019e0c:	f995 c003 	ldrsb.w	ip, [r5, #3]
 8019e10:	ee01 ca10 	vmov	s2, ip
 8019e14:	f996 c003 	ldrsb.w	ip, [r6, #3]
 8019e18:	ee01 ca90 	vmov	s3, ip
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 8019e1c:	f997 c003 	ldrsb.w	ip, [r7, #3]
 8019e20:	ee02 ca10 	vmov	s4, ip
 8019e24:	f998 c003 	ldrsb.w	ip, [r8, #3]
 8019e28:	ee02 ca90 	vmov	s5, ip
 8019e2c:	9b03      	ldr	r3, [sp, #12]
 8019e2e:	f993 c003 	ldrsb.w	ip, [r3, #3]
 8019e32:	ee03 ca10 	vmov	s6, ip
 8019e36:	f994 c003 	ldrsb.w	ip, [r4, #3]
 8019e3a:	ee03 ca90 	vmov	s7, ip
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 8019e3e:	9a01      	ldr	r2, [sp, #4]
 8019e40:	f992 c003 	ldrsb.w	ip, [r2, #3]
 8019e44:	ee04 ca10 	vmov	s8, ip
 8019e48:	9802      	ldr	r0, [sp, #8]
 8019e4a:	f990 c003 	ldrsb.w	ip, [r0, #3]
 8019e4e:	ee04 ca90 	vmov	s9, ip
        mac_1row_10col_fp_IOHW_forint8w(&sum[3], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);
 8019e52:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8019e56:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8019e5a:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 8019e5e:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 8019e62:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8019e66:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019e6a:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 8019e6e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 8019e72:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8019e76:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8019e7a:	9904      	ldr	r1, [sp, #16]
 8019e7c:	a813      	add	r0, sp, #76	@ 0x4c
 8019e7e:	f7ff f8ab 	bl	8018fd8 <mac_1row_10col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8019e82:	f99a c004 	ldrsb.w	ip, [sl, #4]
 8019e86:	ee00 ca10 	vmov	s0, ip
 8019e8a:	f999 c004 	ldrsb.w	ip, [r9, #4]
 8019e8e:	ee00 ca90 	vmov	s1, ip
 8019e92:	f995 c004 	ldrsb.w	ip, [r5, #4]
 8019e96:	ee01 ca10 	vmov	s2, ip
 8019e9a:	f996 c004 	ldrsb.w	ip, [r6, #4]
 8019e9e:	ee01 ca90 	vmov	s3, ip
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 8019ea2:	f997 c004 	ldrsb.w	ip, [r7, #4]
 8019ea6:	ee02 ca10 	vmov	s4, ip
 8019eaa:	f998 c004 	ldrsb.w	ip, [r8, #4]
 8019eae:	ee02 ca90 	vmov	s5, ip
 8019eb2:	9b03      	ldr	r3, [sp, #12]
 8019eb4:	f993 c004 	ldrsb.w	ip, [r3, #4]
 8019eb8:	ee03 ca10 	vmov	s6, ip
 8019ebc:	f994 c004 	ldrsb.w	ip, [r4, #4]
 8019ec0:	ee03 ca90 	vmov	s7, ip
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 8019ec4:	9a01      	ldr	r2, [sp, #4]
 8019ec6:	f992 c004 	ldrsb.w	ip, [r2, #4]
 8019eca:	ee04 ca10 	vmov	s8, ip
 8019ece:	9802      	ldr	r0, [sp, #8]
 8019ed0:	f990 c004 	ldrsb.w	ip, [r0, #4]
 8019ed4:	ee04 ca90 	vmov	s9, ip
        mac_1row_10col_fp_IOHW_forint8w(&sum[4], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);
 8019ed8:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8019edc:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8019ee0:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 8019ee4:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 8019ee8:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8019eec:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019ef0:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 8019ef4:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 8019ef8:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8019efc:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8019f00:	9904      	ldr	r1, [sp, #16]
 8019f02:	a814      	add	r0, sp, #80	@ 0x50
 8019f04:	f7ff f868 	bl	8018fd8 <mac_1row_10col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8019f08:	f99a c005 	ldrsb.w	ip, [sl, #5]
 8019f0c:	ee00 ca10 	vmov	s0, ip
 8019f10:	f999 c005 	ldrsb.w	ip, [r9, #5]
 8019f14:	ee00 ca90 	vmov	s1, ip
 8019f18:	f995 c005 	ldrsb.w	ip, [r5, #5]
 8019f1c:	ee01 ca10 	vmov	s2, ip
 8019f20:	f996 c005 	ldrsb.w	ip, [r6, #5]
 8019f24:	ee01 ca90 	vmov	s3, ip
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 8019f28:	f997 c005 	ldrsb.w	ip, [r7, #5]
 8019f2c:	ee02 ca10 	vmov	s4, ip
 8019f30:	f998 c005 	ldrsb.w	ip, [r8, #5]
 8019f34:	ee02 ca90 	vmov	s5, ip
 8019f38:	9b03      	ldr	r3, [sp, #12]
 8019f3a:	f993 c005 	ldrsb.w	ip, [r3, #5]
 8019f3e:	ee03 ca10 	vmov	s6, ip
 8019f42:	f994 c005 	ldrsb.w	ip, [r4, #5]
 8019f46:	ee03 ca90 	vmov	s7, ip
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 8019f4a:	9a01      	ldr	r2, [sp, #4]
 8019f4c:	f992 c005 	ldrsb.w	ip, [r2, #5]
 8019f50:	ee04 ca10 	vmov	s8, ip
 8019f54:	9802      	ldr	r0, [sp, #8]
 8019f56:	f990 c005 	ldrsb.w	ip, [r0, #5]
 8019f5a:	ee04 ca90 	vmov	s9, ip
        mac_1row_10col_fp_IOHW_forint8w(&sum[5], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);
 8019f5e:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8019f62:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8019f66:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 8019f6a:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 8019f6e:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8019f72:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019f76:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 8019f7a:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 8019f7e:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8019f82:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8019f86:	9904      	ldr	r1, [sp, #16]
 8019f88:	a815      	add	r0, sp, #84	@ 0x54
 8019f8a:	f7ff f825 	bl	8018fd8 <mac_1row_10col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 8019f8e:	f99a c006 	ldrsb.w	ip, [sl, #6]
 8019f92:	ee00 ca10 	vmov	s0, ip
 8019f96:	f999 c006 	ldrsb.w	ip, [r9, #6]
 8019f9a:	ee00 ca90 	vmov	s1, ip
 8019f9e:	f995 c006 	ldrsb.w	ip, [r5, #6]
 8019fa2:	ee01 ca10 	vmov	s2, ip
 8019fa6:	f996 c006 	ldrsb.w	ip, [r6, #6]
 8019faa:	ee01 ca90 	vmov	s3, ip
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 8019fae:	f997 c006 	ldrsb.w	ip, [r7, #6]
 8019fb2:	ee02 ca10 	vmov	s4, ip
 8019fb6:	f998 c006 	ldrsb.w	ip, [r8, #6]
 8019fba:	ee02 ca90 	vmov	s5, ip
 8019fbe:	9b03      	ldr	r3, [sp, #12]
 8019fc0:	f993 c006 	ldrsb.w	ip, [r3, #6]
 8019fc4:	ee03 ca10 	vmov	s6, ip
 8019fc8:	f994 c006 	ldrsb.w	ip, [r4, #6]
 8019fcc:	ee03 ca90 	vmov	s7, ip
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 8019fd0:	9a01      	ldr	r2, [sp, #4]
 8019fd2:	f992 c006 	ldrsb.w	ip, [r2, #6]
 8019fd6:	ee04 ca10 	vmov	s8, ip
 8019fda:	9802      	ldr	r0, [sp, #8]
 8019fdc:	f990 c006 	ldrsb.w	ip, [r0, #6]
 8019fe0:	ee04 ca90 	vmov	s9, ip
        mac_1row_10col_fp_IOHW_forint8w(&sum[6], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);
 8019fe4:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8019fe8:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8019fec:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 8019ff0:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 8019ff4:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8019ff8:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019ffc:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a000:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a004:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a008:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a00c:	9904      	ldr	r1, [sp, #16]
 801a00e:	a816      	add	r0, sp, #88	@ 0x58
 801a010:	f7fe ffe2 	bl	8018fd8 <mac_1row_10col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a014:	f10a 0c08 	add.w	ip, sl, #8
 801a018:	f8cd c018 	str.w	ip, [sp, #24]
 801a01c:	f99a c007 	ldrsb.w	ip, [sl, #7]
 801a020:	ee00 ca10 	vmov	s0, ip
 801a024:	f109 0c08 	add.w	ip, r9, #8
 801a028:	f8cd c01c 	str.w	ip, [sp, #28]
 801a02c:	f999 c007 	ldrsb.w	ip, [r9, #7]
 801a030:	ee00 ca90 	vmov	s1, ip
 801a034:	f105 0c08 	add.w	ip, r5, #8
 801a038:	f8cd c020 	str.w	ip, [sp, #32]
 801a03c:	f995 5007 	ldrsb.w	r5, [r5, #7]
 801a040:	ee01 5a10 	vmov	s2, r5
 801a044:	f106 0a08 	add.w	sl, r6, #8
 801a048:	f996 5007 	ldrsb.w	r5, [r6, #7]
 801a04c:	ee01 5a90 	vmov	s3, r5
        filter_4 = (float)*filter_4_int8++; filter_5 = (float)*filter_5_int8++; filter_6 = (float)*filter_6_int8++; filter_7 = (float)*filter_7_int8++;
 801a050:	f107 0908 	add.w	r9, r7, #8
 801a054:	f997 5007 	ldrsb.w	r5, [r7, #7]
 801a058:	ee02 5a10 	vmov	s4, r5
 801a05c:	f108 0508 	add.w	r5, r8, #8
 801a060:	f998 6007 	ldrsb.w	r6, [r8, #7]
 801a064:	ee02 6a90 	vmov	s5, r6
 801a068:	9b03      	ldr	r3, [sp, #12]
 801a06a:	f103 0608 	add.w	r6, r3, #8
 801a06e:	f993 7007 	ldrsb.w	r7, [r3, #7]
 801a072:	ee03 7a10 	vmov	s6, r7
 801a076:	f104 0708 	add.w	r7, r4, #8
 801a07a:	f994 4007 	ldrsb.w	r4, [r4, #7]
 801a07e:	ee03 4a90 	vmov	s7, r4
        filter_8 = (float)*filter_8_int8++; filter_9 = (float)*filter_9_int8++;
 801a082:	9b01      	ldr	r3, [sp, #4]
 801a084:	f103 0408 	add.w	r4, r3, #8
 801a088:	f993 2007 	ldrsb.w	r2, [r3, #7]
 801a08c:	ee04 2a10 	vmov	s8, r2
 801a090:	9b02      	ldr	r3, [sp, #8]
 801a092:	f103 0808 	add.w	r8, r3, #8
 801a096:	f993 3007 	ldrsb.w	r3, [r3, #7]
 801a09a:	ee04 3a90 	vmov	s9, r3
        mac_1row_10col_fp_IOHW_forint8w(&sum[7], input_0, filter_0, filter_1, filter_2, filter_3, filter_4, filter_5, filter_6, filter_7, filter_8, filter_9);
 801a09e:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 801a0a2:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801a0a6:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801a0aa:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 801a0ae:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 801a0b2:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 801a0b6:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a0ba:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a0be:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a0c2:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a0c6:	9904      	ldr	r1, [sp, #16]
 801a0c8:	a817      	add	r0, sp, #92	@ 0x5c
 801a0ca:	f7fe ff85 	bl	8018fd8 <mac_1row_10col_fp_IOHW_forint8w>
        *out++ = TN_MIN(TN_MAX(sum[0], output_activation_min), output_activation_max);
 801a0ce:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 801a0d2:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a0d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a0da:	dc01      	bgt.n	801a0e0 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x4e0>
 801a0dc:	eef0 7a68 	vmov.f32	s15, s17
 801a0e0:	eef4 7ac8 	vcmpe.f32	s15, s16
 801a0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a0e8:	d401      	bmi.n	801a0ee <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x4ee>
 801a0ea:	eef0 7a48 	vmov.f32	s15, s16
 801a0ee:	edcb 7a00 	vstr	s15, [fp]
        *out++ = TN_MIN(TN_MAX(sum[1], output_activation_min), output_activation_max);
 801a0f2:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 801a0f6:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a0fe:	dc01      	bgt.n	801a104 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x504>
 801a100:	eef0 7a68 	vmov.f32	s15, s17
 801a104:	eef4 7ac8 	vcmpe.f32	s15, s16
 801a108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a10c:	d401      	bmi.n	801a112 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x512>
 801a10e:	eef0 7a48 	vmov.f32	s15, s16
 801a112:	edcb 7a01 	vstr	s15, [fp, #4]
        *out++ = TN_MIN(TN_MAX(sum[2], output_activation_min), output_activation_max);
 801a116:	eddd 7a12 	vldr	s15, [sp, #72]	@ 0x48
 801a11a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a11e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a122:	dc01      	bgt.n	801a128 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x528>
 801a124:	eef0 7a68 	vmov.f32	s15, s17
 801a128:	eef4 7ac8 	vcmpe.f32	s15, s16
 801a12c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a130:	d401      	bmi.n	801a136 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x536>
 801a132:	eef0 7a48 	vmov.f32	s15, s16
 801a136:	edcb 7a02 	vstr	s15, [fp, #8]
        *out++ = TN_MIN(TN_MAX(sum[3], output_activation_min), output_activation_max);
 801a13a:	eddd 7a13 	vldr	s15, [sp, #76]	@ 0x4c
 801a13e:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a146:	dc01      	bgt.n	801a14c <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x54c>
 801a148:	eef0 7a68 	vmov.f32	s15, s17
 801a14c:	eef4 7ac8 	vcmpe.f32	s15, s16
 801a150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a154:	d401      	bmi.n	801a15a <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x55a>
 801a156:	eef0 7a48 	vmov.f32	s15, s16
 801a15a:	edcb 7a03 	vstr	s15, [fp, #12]
        *out++ = TN_MIN(TN_MAX(sum[4], output_activation_min), output_activation_max);
 801a15e:	eddd 7a14 	vldr	s15, [sp, #80]	@ 0x50
 801a162:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a16a:	dc01      	bgt.n	801a170 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x570>
 801a16c:	eef0 7a68 	vmov.f32	s15, s17
 801a170:	eef4 7ac8 	vcmpe.f32	s15, s16
 801a174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a178:	d401      	bmi.n	801a17e <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x57e>
 801a17a:	eef0 7a48 	vmov.f32	s15, s16
 801a17e:	edcb 7a04 	vstr	s15, [fp, #16]
        *out++ = TN_MIN(TN_MAX(sum[5], output_activation_min), output_activation_max);
 801a182:	eddd 7a15 	vldr	s15, [sp, #84]	@ 0x54
 801a186:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a18a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a18e:	dc01      	bgt.n	801a194 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x594>
 801a190:	eef0 7a68 	vmov.f32	s15, s17
 801a194:	eef4 7ac8 	vcmpe.f32	s15, s16
 801a198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a19c:	d401      	bmi.n	801a1a2 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x5a2>
 801a19e:	eef0 7a48 	vmov.f32	s15, s16
 801a1a2:	edcb 7a05 	vstr	s15, [fp, #20]
        *out++ = TN_MIN(TN_MAX(sum[6], output_activation_min), output_activation_max);
 801a1a6:	eddd 7a16 	vldr	s15, [sp, #88]	@ 0x58
 801a1aa:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a1ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1b2:	dc01      	bgt.n	801a1b8 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x5b8>
 801a1b4:	eef0 7a68 	vmov.f32	s15, s17
 801a1b8:	eef4 7ac8 	vcmpe.f32	s15, s16
 801a1bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1c0:	d401      	bmi.n	801a1c6 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x5c6>
 801a1c2:	eef0 7a48 	vmov.f32	s15, s16
 801a1c6:	edcb 7a06 	vstr	s15, [fp, #24]
        *out++ = TN_MIN(TN_MAX(sum[7], output_activation_min), output_activation_max);
 801a1ca:	eddd 7a17 	vldr	s15, [sp, #92]	@ 0x5c
 801a1ce:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a1d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1d6:	dc01      	bgt.n	801a1dc <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x5dc>
 801a1d8:	eef0 7a68 	vmov.f32	s15, s17
 801a1dc:	eef4 7ac8 	vcmpe.f32	s15, s16
 801a1e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1e4:	f53f ad24 	bmi.w	8019c30 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x30>
 801a1e8:	eef0 7a48 	vmov.f32	s15, s16
 801a1ec:	e520      	b.n	8019c30 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x30>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=10) {
 801a1ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a1f0:	f8dd c028 	ldr.w	ip, [sp, #40]	@ 0x28
 801a1f4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801a1f6:	465c      	mov	r4, fp
 801a1f8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801a1fa:	320a      	adds	r2, #10
 801a1fc:	4594      	cmp	ip, r2
 801a1fe:	dd34      	ble.n	801a26a <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x66a>
      const float* input_0 = &input_data[i_element * input_depth];
 801a200:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a202:	fb03 f30c 	mul.w	r3, r3, ip
 801a206:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 801a208:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801a20c:	9304      	str	r3, [sp, #16]
      const int8_t* filter_0_int8 = &filter_data[i_ch_in * output_depth];
 801a20e:	fb02 0a01 	mla	sl, r2, r1, r0
      const int8_t* filter_1_int8 = &filter_data[(i_ch_in + 1) * output_depth];
 801a212:	fb02 1901 	mla	r9, r2, r1, r1
 801a216:	4481      	add	r9, r0
      const int8_t* filter_2_int8 = &filter_data[(i_ch_in + 2) * output_depth];
 801a218:	1c95      	adds	r5, r2, #2
 801a21a:	fb05 0501 	mla	r5, r5, r1, r0
      const int8_t* filter_3_int8 = &filter_data[(i_ch_in + 3) * output_depth];
 801a21e:	1cd6      	adds	r6, r2, #3
 801a220:	fb06 0601 	mla	r6, r6, r1, r0
      const int8_t* filter_4_int8 = &filter_data[(i_ch_in + 4) * output_depth];
 801a224:	1d17      	adds	r7, r2, #4
 801a226:	fb07 0701 	mla	r7, r7, r1, r0
      const int8_t* filter_5_int8 = &filter_data[(i_ch_in + 5) * output_depth];
 801a22a:	f102 0805 	add.w	r8, r2, #5
 801a22e:	fb08 0801 	mla	r8, r8, r1, r0
      const int8_t* filter_6_int8 = &filter_data[(i_ch_in + 6) * output_depth];
 801a232:	1d93      	adds	r3, r2, #6
 801a234:	fb03 0b01 	mla	fp, r3, r1, r0
      const int8_t* filter_7_int8 = &filter_data[(i_ch_in + 7) * output_depth];
 801a238:	1dd3      	adds	r3, r2, #7
 801a23a:	fb03 0301 	mla	r3, r3, r1, r0
 801a23e:	9305      	str	r3, [sp, #20]
      const int8_t* filter_8_int8 = &filter_data[(i_ch_in + 8) * output_depth];
 801a240:	f102 0308 	add.w	r3, r2, #8
 801a244:	fb03 0301 	mla	r3, r3, r1, r0
 801a248:	9301      	str	r3, [sp, #4]
      const int8_t* filter_9_int8 = &filter_data[(i_ch_in + 9) * output_depth];
 801a24a:	f102 0309 	add.w	r3, r2, #9
 801a24e:	fb03 0301 	mla	r3, r3, r1, r0
 801a252:	9302      	str	r3, [sp, #8]
      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;
 801a254:	08cb      	lsrs	r3, r1, #3
      while (col_count_div8--) {
 801a256:	9209      	str	r2, [sp, #36]	@ 0x24
 801a258:	f8cd b00c 	str.w	fp, [sp, #12]
 801a25c:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 801a260:	900b      	str	r0, [sp, #44]	@ 0x2c
 801a262:	46a3      	mov	fp, r4
 801a264:	9c05      	ldr	r4, [sp, #20]
 801a266:	910c      	str	r1, [sp, #48]	@ 0x30
 801a268:	e4f4      	b.n	8019c54 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x54>
  for (i_element = 0; i_element < num_elements; i_element++) {
 801a26a:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
 801a26e:	9426      	str	r4, [sp, #152]	@ 0x98
 801a270:	f10e 0e01 	add.w	lr, lr, #1
 801a274:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a276:	459e      	cmp	lr, r3
 801a278:	da04      	bge.n	801a284 <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x684>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=10) {
 801a27a:	2200      	movs	r2, #0
 801a27c:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
 801a280:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 801a282:	e7bb      	b.n	801a1fc <pointwise_conv_fp_1row10col_10inputdepth_IOHW_int8weight+0x5fc>
      }
    }
  }
}
 801a284:	b019      	add	sp, #100	@ 0x64
 801a286:	ecbd 8b02 	vpop	{d8}
 801a28a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0801a290 <pointwise_conv_fp_4row4col_IOHW_int8weight>:
tinyengine_status_fp pointwise_conv_fp_4row4col_IOHW_int8weight(const float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches) {
 801a290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a294:	ed2d 8b02 	vpush	{d8}
 801a298:	b0b1      	sub	sp, #196	@ 0xc4
 801a29a:	9009      	str	r0, [sp, #36]	@ 0x24
 801a29c:	4618      	mov	r0, r3
 801a29e:	f8dd e0f0 	ldr.w	lr, [sp, #240]	@ 0xf0
 801a2a2:	f8bd 2104 	ldrh.w	r2, [sp, #260]	@ 0x104
 801a2a6:	eeb0 8a40 	vmov.f32	s16, s0
 801a2aa:	eef0 8a60 	vmov.f32	s17, s1
  (void) input_height;
  (void) input_width;

  int i_element;
  const int num_elements = output_height * output_width;
 801a2ae:	f8bd 30fc 	ldrh.w	r3, [sp, #252]	@ 0xfc
 801a2b2:	f8bd 1100 	ldrh.w	r1, [sp, #256]	@ 0x100
 801a2b6:	fb01 f503 	mul.w	r5, r1, r3
 801a2ba:	950e      	str	r5, [sp, #56]	@ 0x38

  /* Initialize output data as 0 (assume bias == NULL) */
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801a2bc:	2300      	movs	r3, #0
 801a2be:	9e3e      	ldr	r6, [sp, #248]	@ 0xf8
 801a2c0:	e004      	b.n	801a2cc <pointwise_conv_fp_4row4col_IOHW_int8weight+0x3c>
    output_data[i_element] = 0;
 801a2c2:	eb06 0183 	add.w	r1, r6, r3, lsl #2
 801a2c6:	2400      	movs	r4, #0
 801a2c8:	600c      	str	r4, [r1, #0]
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801a2ca:	3301      	adds	r3, #1
 801a2cc:	fb05 f102 	mul.w	r1, r5, r2
 801a2d0:	4299      	cmp	r1, r3
 801a2d2:	dcf6      	bgt.n	801a2c2 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x32>
  }

  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801a2d4:	f04f 0c00 	mov.w	ip, #0
 801a2d8:	920f      	str	r2, [sp, #60]	@ 0x3c
 801a2da:	e180      	b.n	801a5de <pointwise_conv_fp_4row4col_IOHW_int8weight+0x34e>

      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;

      while (col_count_div8--) {
        /* Initialize partial sum (assume bias == NULL) */
        float sum[32] = {};
 801a2dc:	2280      	movs	r2, #128	@ 0x80
 801a2de:	2100      	movs	r1, #0
 801a2e0:	a810      	add	r0, sp, #64	@ 0x40
 801a2e2:	f009 fb9f 	bl	8023a24 <memset>

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a2e6:	f997 3000 	ldrsb.w	r3, [r7]
 801a2ea:	ee00 3a10 	vmov	s0, r3
 801a2ee:	f996 3000 	ldrsb.w	r3, [r6]
 801a2f2:	ee00 3a90 	vmov	s1, r3
 801a2f6:	f995 3000 	ldrsb.w	r3, [r5]
 801a2fa:	ee01 3a10 	vmov	s2, r3
 801a2fe:	f994 3000 	ldrsb.w	r3, [r4]
 801a302:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[0], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801a306:	f8cd 8000 	str.w	r8, [sp]
 801a30a:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a30e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a312:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a316:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a31a:	465b      	mov	r3, fp
 801a31c:	464a      	mov	r2, r9
 801a31e:	4651      	mov	r1, sl
 801a320:	a810      	add	r0, sp, #64	@ 0x40
 801a322:	f7fe feac 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a326:	f997 3001 	ldrsb.w	r3, [r7, #1]
 801a32a:	ee00 3a10 	vmov	s0, r3
 801a32e:	f996 3001 	ldrsb.w	r3, [r6, #1]
 801a332:	ee00 3a90 	vmov	s1, r3
 801a336:	f995 3001 	ldrsb.w	r3, [r5, #1]
 801a33a:	ee01 3a10 	vmov	s2, r3
 801a33e:	f994 3001 	ldrsb.w	r3, [r4, #1]
 801a342:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[4], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801a346:	f8cd 8000 	str.w	r8, [sp]
 801a34a:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a34e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a352:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a356:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a35a:	465b      	mov	r3, fp
 801a35c:	464a      	mov	r2, r9
 801a35e:	4651      	mov	r1, sl
 801a360:	a814      	add	r0, sp, #80	@ 0x50
 801a362:	f7fe fe8c 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a366:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801a36a:	ee00 3a10 	vmov	s0, r3
 801a36e:	f996 3002 	ldrsb.w	r3, [r6, #2]
 801a372:	ee00 3a90 	vmov	s1, r3
 801a376:	f995 3002 	ldrsb.w	r3, [r5, #2]
 801a37a:	ee01 3a10 	vmov	s2, r3
 801a37e:	f994 3002 	ldrsb.w	r3, [r4, #2]
 801a382:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[8], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801a386:	f8cd 8000 	str.w	r8, [sp]
 801a38a:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a38e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a392:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a396:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a39a:	465b      	mov	r3, fp
 801a39c:	464a      	mov	r2, r9
 801a39e:	4651      	mov	r1, sl
 801a3a0:	a818      	add	r0, sp, #96	@ 0x60
 801a3a2:	f7fe fe6c 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a3a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801a3aa:	ee00 3a10 	vmov	s0, r3
 801a3ae:	f996 3003 	ldrsb.w	r3, [r6, #3]
 801a3b2:	ee00 3a90 	vmov	s1, r3
 801a3b6:	f995 3003 	ldrsb.w	r3, [r5, #3]
 801a3ba:	ee01 3a10 	vmov	s2, r3
 801a3be:	f994 3003 	ldrsb.w	r3, [r4, #3]
 801a3c2:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[12], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801a3c6:	f8cd 8000 	str.w	r8, [sp]
 801a3ca:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a3ce:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a3d2:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a3d6:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a3da:	465b      	mov	r3, fp
 801a3dc:	464a      	mov	r2, r9
 801a3de:	4651      	mov	r1, sl
 801a3e0:	a81c      	add	r0, sp, #112	@ 0x70
 801a3e2:	f7fe fe4c 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a3e6:	f997 3004 	ldrsb.w	r3, [r7, #4]
 801a3ea:	ee00 3a10 	vmov	s0, r3
 801a3ee:	f996 3004 	ldrsb.w	r3, [r6, #4]
 801a3f2:	ee00 3a90 	vmov	s1, r3
 801a3f6:	f995 3004 	ldrsb.w	r3, [r5, #4]
 801a3fa:	ee01 3a10 	vmov	s2, r3
 801a3fe:	f994 3004 	ldrsb.w	r3, [r4, #4]
 801a402:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[16], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801a406:	f8cd 8000 	str.w	r8, [sp]
 801a40a:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a40e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a412:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a416:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a41a:	465b      	mov	r3, fp
 801a41c:	464a      	mov	r2, r9
 801a41e:	4651      	mov	r1, sl
 801a420:	a820      	add	r0, sp, #128	@ 0x80
 801a422:	f7fe fe2c 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a426:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801a42a:	ee00 3a10 	vmov	s0, r3
 801a42e:	f996 3005 	ldrsb.w	r3, [r6, #5]
 801a432:	ee00 3a90 	vmov	s1, r3
 801a436:	f995 3005 	ldrsb.w	r3, [r5, #5]
 801a43a:	ee01 3a10 	vmov	s2, r3
 801a43e:	f994 3005 	ldrsb.w	r3, [r4, #5]
 801a442:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[20], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801a446:	f8cd 8000 	str.w	r8, [sp]
 801a44a:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a44e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a452:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a456:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a45a:	465b      	mov	r3, fp
 801a45c:	464a      	mov	r2, r9
 801a45e:	4651      	mov	r1, sl
 801a460:	a824      	add	r0, sp, #144	@ 0x90
 801a462:	f7fe fe0c 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a466:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a46a:	ee00 3a10 	vmov	s0, r3
 801a46e:	f996 3006 	ldrsb.w	r3, [r6, #6]
 801a472:	ee00 3a90 	vmov	s1, r3
 801a476:	f995 3006 	ldrsb.w	r3, [r5, #6]
 801a47a:	ee01 3a10 	vmov	s2, r3
 801a47e:	f994 3006 	ldrsb.w	r3, [r4, #6]
 801a482:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[24], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801a486:	f8cd 8000 	str.w	r8, [sp]
 801a48a:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a48e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a492:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a496:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a49a:	465b      	mov	r3, fp
 801a49c:	464a      	mov	r2, r9
 801a49e:	4651      	mov	r1, sl
 801a4a0:	a828      	add	r0, sp, #160	@ 0xa0
 801a4a2:	f7fe fdec 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a4a6:	f107 0308 	add.w	r3, r7, #8
 801a4aa:	9307      	str	r3, [sp, #28]
 801a4ac:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801a4b0:	ee00 2a10 	vmov	s0, r2
 801a4b4:	f106 0708 	add.w	r7, r6, #8
 801a4b8:	f996 2007 	ldrsb.w	r2, [r6, #7]
 801a4bc:	ee00 2a90 	vmov	s1, r2
 801a4c0:	f105 0608 	add.w	r6, r5, #8
 801a4c4:	f995 2007 	ldrsb.w	r2, [r5, #7]
 801a4c8:	ee01 2a10 	vmov	s2, r2
 801a4cc:	f104 0508 	add.w	r5, r4, #8
 801a4d0:	f994 2007 	ldrsb.w	r2, [r4, #7]
 801a4d4:	ee01 2a90 	vmov	s3, r2
        mac_4row_4col_fp_IOHW_forint8w(&sum[28], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801a4d8:	f8cd 8000 	str.w	r8, [sp]
 801a4dc:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801a4e0:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801a4e4:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801a4e8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801a4ec:	465b      	mov	r3, fp
 801a4ee:	464a      	mov	r2, r9
 801a4f0:	4651      	mov	r1, sl
 801a4f2:	a82c      	add	r0, sp, #176	@ 0xb0
 801a4f4:	f7fe fdc3 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_4row8col(out_0, out_1, out_2, out_3, sum, output_activation_min, output_activation_max);
 801a4f8:	aa10      	add	r2, sp, #64	@ 0x40
 801a4fa:	9200      	str	r2, [sp, #0]
 801a4fc:	eef0 0a68 	vmov.f32	s1, s17
 801a500:	eeb0 0a48 	vmov.f32	s0, s16
 801a504:	9b04      	ldr	r3, [sp, #16]
 801a506:	9a03      	ldr	r2, [sp, #12]
 801a508:	9902      	ldr	r1, [sp, #8]
 801a50a:	9c05      	ldr	r4, [sp, #20]
 801a50c:	4620      	mov	r0, r4
 801a50e:	f7fe fe43 	bl	8019198 <assign_sum_to_pointwise_output_4row8col>
        out_0 += 8; out_1 += 8; out_2 += 8; out_3 += 8;
 801a512:	4620      	mov	r0, r4
 801a514:	3020      	adds	r0, #32
 801a516:	9005      	str	r0, [sp, #20]
 801a518:	9902      	ldr	r1, [sp, #8]
 801a51a:	3120      	adds	r1, #32
 801a51c:	9102      	str	r1, [sp, #8]
 801a51e:	9a03      	ldr	r2, [sp, #12]
 801a520:	3220      	adds	r2, #32
 801a522:	9203      	str	r2, [sp, #12]
 801a524:	9b04      	ldr	r3, [sp, #16]
 801a526:	3320      	adds	r3, #32
 801a528:	9304      	str	r3, [sp, #16]
      while (col_count_div8--) {
 801a52a:	9b06      	ldr	r3, [sp, #24]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a52c:	462c      	mov	r4, r5
 801a52e:	4635      	mov	r5, r6
 801a530:	463e      	mov	r6, r7
 801a532:	9f07      	ldr	r7, [sp, #28]
      while (col_count_div8--) {
 801a534:	1e5a      	subs	r2, r3, #1
 801a536:	b292      	uxth	r2, r2
 801a538:	9206      	str	r2, [sp, #24]
 801a53a:	2b00      	cmp	r3, #0
 801a53c:	f47f aece 	bne.w	801a2dc <pointwise_conv_fp_4row4col_IOHW_int8weight+0x4c>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801a540:	f8dd c028 	ldr.w	ip, [sp, #40]	@ 0x28
 801a544:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801a546:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
 801a54a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a54c:	9b08      	ldr	r3, [sp, #32]
 801a54e:	3304      	adds	r3, #4
 801a550:	9308      	str	r3, [sp, #32]
 801a552:	9b08      	ldr	r3, [sp, #32]
 801a554:	4298      	cmp	r0, r3
 801a556:	dd40      	ble.n	801a5da <pointwise_conv_fp_4row4col_IOHW_int8weight+0x34a>
      float* out_0 = &output_data[i_element * output_depth];
 801a558:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 801a55a:	fb0c f304 	mul.w	r3, ip, r4
 801a55e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a562:	9305      	str	r3, [sp, #20]
      float* out_1 = &output_data[(i_element + 1) * output_depth];
 801a564:	fb0c 4304 	mla	r3, ip, r4, r4
 801a568:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a56c:	9302      	str	r3, [sp, #8]
      float* out_2 = &output_data[(i_element + 2) * output_depth];
 801a56e:	f10c 0302 	add.w	r3, ip, #2
 801a572:	fb03 f104 	mul.w	r1, r3, r4
 801a576:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 801a57a:	9103      	str	r1, [sp, #12]
      float* out_3 = &output_data[(i_element + 3) * output_depth];
 801a57c:	f10c 0803 	add.w	r8, ip, #3
 801a580:	fb08 f104 	mul.w	r1, r8, r4
 801a584:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 801a588:	9104      	str	r1, [sp, #16]
      const float* input_0 = &input_data[i_element * input_depth + i_ch_in];
 801a58a:	9d08      	ldr	r5, [sp, #32]
 801a58c:	fb0c 5100 	mla	r1, ip, r0, r5
 801a590:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801a592:	eb06 0a81 	add.w	sl, r6, r1, lsl #2
      const float* input_1 = &input_data[(i_element + 1) * input_depth + i_ch_in];
 801a596:	fb0c 0100 	mla	r1, ip, r0, r0
 801a59a:	4429      	add	r1, r5
 801a59c:	eb06 0981 	add.w	r9, r6, r1, lsl #2
      const float* input_2 = &input_data[(i_element + 2) * input_depth + i_ch_in];
 801a5a0:	4629      	mov	r1, r5
 801a5a2:	fb00 5303 	mla	r3, r0, r3, r5
 801a5a6:	eb06 0b83 	add.w	fp, r6, r3, lsl #2
      const float* input_3 = &input_data[(i_element + 3) * input_depth + i_ch_in];
 801a5aa:	fb00 5808 	mla	r8, r0, r8, r5
 801a5ae:	eb06 0888 	add.w	r8, r6, r8, lsl #2
      const int8_t* filter_0_int8 = &filter_data[i_ch_in * output_depth];
 801a5b2:	fb05 e704 	mla	r7, r5, r4, lr
      const int8_t* filter_1_int8 = &filter_data[(i_ch_in + 1) * output_depth];
 801a5b6:	fb05 4604 	mla	r6, r5, r4, r4
 801a5ba:	4476      	add	r6, lr
      const int8_t* filter_2_int8 = &filter_data[(i_ch_in + 2) * output_depth];
 801a5bc:	3502      	adds	r5, #2
 801a5be:	4623      	mov	r3, r4
 801a5c0:	fb05 e504 	mla	r5, r5, r4, lr
      const int8_t* filter_3_int8 = &filter_data[(i_ch_in + 3) * output_depth];
 801a5c4:	1ccc      	adds	r4, r1, #3
 801a5c6:	fb04 e403 	mla	r4, r4, r3, lr
      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;
 801a5ca:	08db      	lsrs	r3, r3, #3
      while (col_count_div8--) {
 801a5cc:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 801a5d0:	900b      	str	r0, [sp, #44]	@ 0x2c
 801a5d2:	f8cd e030 	str.w	lr, [sp, #48]	@ 0x30
 801a5d6:	920d      	str	r2, [sp, #52]	@ 0x34
 801a5d8:	e7ac      	b.n	801a534 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x2a4>
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801a5da:	f10c 0c04 	add.w	ip, ip, #4
 801a5de:	4663      	mov	r3, ip
 801a5e0:	f1bc 0f00 	cmp.w	ip, #0
 801a5e4:	db0b      	blt.n	801a5fe <pointwise_conv_fp_4row4col_IOHW_int8weight+0x36e>
 801a5e6:	109b      	asrs	r3, r3, #2
 801a5e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a5ea:	4611      	mov	r1, r2
 801a5ec:	2a00      	cmp	r2, #0
 801a5ee:	db09      	blt.n	801a604 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x374>
 801a5f0:	ebb3 0fa1 	cmp.w	r3, r1, asr #2
 801a5f4:	da08      	bge.n	801a608 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x378>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801a5f6:	2100      	movs	r1, #0
 801a5f8:	9108      	str	r1, [sp, #32]
 801a5fa:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 801a5fc:	e7a9      	b.n	801a552 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x2c2>
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801a5fe:	f10c 0303 	add.w	r3, ip, #3
 801a602:	e7f0      	b.n	801a5e6 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x356>
 801a604:	1cd1      	adds	r1, r2, #3
 801a606:	e7f3      	b.n	801a5f0 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x360>
      }
    }
  }

  /* Handle left-over part */
  int leftover_elements = num_elements & 0x3;
 801a608:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a60a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a60c:	f003 0103 	and.w	r1, r3, #3

  while (leftover_elements) {
 801a610:	e1d6      	b.n	801a9c0 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x730>

      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;

      while (col_count_div8--) {
        /* Initialize partial sum (assume bias == NULL) */
        float sum[8] = {};
 801a612:	2220      	movs	r2, #32
 801a614:	2100      	movs	r1, #0
 801a616:	a810      	add	r0, sp, #64	@ 0x40
 801a618:	f009 fa04 	bl	8023a24 <memset>

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a61c:	f997 3000 	ldrsb.w	r3, [r7]
 801a620:	ee07 3a90 	vmov	s15, r3
 801a624:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801a628:	f996 3000 	ldrsb.w	r3, [r6]
 801a62c:	ee06 3a90 	vmov	s13, r3
 801a630:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801a634:	f995 3000 	ldrsb.w	r3, [r5]
 801a638:	ee07 3a10 	vmov	s14, r3
 801a63c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801a640:	f994 3000 	ldrsb.w	r3, [r4]
 801a644:	ee04 3a90 	vmov	s9, r3
 801a648:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801a64c:	ed98 5a00 	vldr	s10, [r8]
 801a650:	ee67 7a85 	vmul.f32	s15, s15, s10
 801a654:	eddf 5ae0 	vldr	s11, [pc, #896]	@ 801a9d8 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x748>
 801a658:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801a65c:	edcd 7a10 	vstr	s15, [sp, #64]	@ 0x40
  *sum += *input_0++ * filter_1;
 801a660:	ed98 6a01 	vldr	s12, [r8, #4]
 801a664:	ee66 6a86 	vmul.f32	s13, s13, s12
 801a668:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801a66c:	edcd 7a10 	vstr	s15, [sp, #64]	@ 0x40
  *sum += *input_0++ * filter_2;
 801a670:	edd8 6a02 	vldr	s13, [r8, #8]
 801a674:	ee27 7a26 	vmul.f32	s14, s14, s13
 801a678:	ee77 7a87 	vadd.f32	s15, s15, s14
 801a67c:	edcd 7a10 	vstr	s15, [sp, #64]	@ 0x40
  *sum += *input_0++ * filter_3;
 801a680:	ed98 7a03 	vldr	s14, [r8, #12]
 801a684:	ee64 4a87 	vmul.f32	s9, s9, s14
 801a688:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801a68c:	edcd 7a10 	vstr	s15, [sp, #64]	@ 0x40
        mac_1row_4col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a690:	f997 3001 	ldrsb.w	r3, [r7, #1]
 801a694:	ee07 3a90 	vmov	s15, r3
 801a698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801a69c:	f996 3001 	ldrsb.w	r3, [r6, #1]
 801a6a0:	ee03 3a90 	vmov	s7, r3
 801a6a4:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801a6a8:	f995 3001 	ldrsb.w	r3, [r5, #1]
 801a6ac:	ee04 3a10 	vmov	s8, r3
 801a6b0:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801a6b4:	f994 3001 	ldrsb.w	r3, [r4, #1]
 801a6b8:	ee04 3a90 	vmov	s9, r3
 801a6bc:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801a6c0:	ee67 7a85 	vmul.f32	s15, s15, s10
 801a6c4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801a6c8:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
  *sum += *input_0++ * filter_1;
 801a6cc:	ee63 3a86 	vmul.f32	s7, s7, s12
 801a6d0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801a6d4:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
  *sum += *input_0++ * filter_2;
 801a6d8:	ee24 4a26 	vmul.f32	s8, s8, s13
 801a6dc:	ee77 7a84 	vadd.f32	s15, s15, s8
 801a6e0:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
  *sum += *input_0++ * filter_3;
 801a6e4:	ee64 4a87 	vmul.f32	s9, s9, s14
 801a6e8:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801a6ec:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
        mac_1row_4col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a6f0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801a6f4:	ee07 3a90 	vmov	s15, r3
 801a6f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801a6fc:	f996 3002 	ldrsb.w	r3, [r6, #2]
 801a700:	ee03 3a90 	vmov	s7, r3
 801a704:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801a708:	f995 3002 	ldrsb.w	r3, [r5, #2]
 801a70c:	ee04 3a10 	vmov	s8, r3
 801a710:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801a714:	f994 3002 	ldrsb.w	r3, [r4, #2]
 801a718:	ee04 3a90 	vmov	s9, r3
 801a71c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801a720:	ee67 7a85 	vmul.f32	s15, s15, s10
 801a724:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801a728:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
  *sum += *input_0++ * filter_1;
 801a72c:	ee63 3a86 	vmul.f32	s7, s7, s12
 801a730:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801a734:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
  *sum += *input_0++ * filter_2;
 801a738:	ee24 4a26 	vmul.f32	s8, s8, s13
 801a73c:	ee77 7a84 	vadd.f32	s15, s15, s8
 801a740:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
  *sum += *input_0++ * filter_3;
 801a744:	ee64 4a87 	vmul.f32	s9, s9, s14
 801a748:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801a74c:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
        mac_1row_4col_fp_IOHW_forint8w(&sum[2], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a750:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801a754:	ee07 3a90 	vmov	s15, r3
 801a758:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801a75c:	f996 3003 	ldrsb.w	r3, [r6, #3]
 801a760:	ee03 3a90 	vmov	s7, r3
 801a764:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801a768:	f995 3003 	ldrsb.w	r3, [r5, #3]
 801a76c:	ee04 3a10 	vmov	s8, r3
 801a770:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801a774:	f994 3003 	ldrsb.w	r3, [r4, #3]
 801a778:	ee04 3a90 	vmov	s9, r3
 801a77c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801a780:	ee67 7a85 	vmul.f32	s15, s15, s10
 801a784:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801a788:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
  *sum += *input_0++ * filter_1;
 801a78c:	ee63 3a86 	vmul.f32	s7, s7, s12
 801a790:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801a794:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
  *sum += *input_0++ * filter_2;
 801a798:	ee24 4a26 	vmul.f32	s8, s8, s13
 801a79c:	ee77 7a84 	vadd.f32	s15, s15, s8
 801a7a0:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
  *sum += *input_0++ * filter_3;
 801a7a4:	ee64 4a87 	vmul.f32	s9, s9, s14
 801a7a8:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801a7ac:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
        mac_1row_4col_fp_IOHW_forint8w(&sum[3], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a7b0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 801a7b4:	ee07 3a90 	vmov	s15, r3
 801a7b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801a7bc:	f996 3004 	ldrsb.w	r3, [r6, #4]
 801a7c0:	ee03 3a90 	vmov	s7, r3
 801a7c4:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801a7c8:	f995 3004 	ldrsb.w	r3, [r5, #4]
 801a7cc:	ee04 3a10 	vmov	s8, r3
 801a7d0:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801a7d4:	f994 3004 	ldrsb.w	r3, [r4, #4]
 801a7d8:	ee04 3a90 	vmov	s9, r3
 801a7dc:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801a7e0:	ee67 7a85 	vmul.f32	s15, s15, s10
 801a7e4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801a7e8:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
  *sum += *input_0++ * filter_1;
 801a7ec:	ee63 3a86 	vmul.f32	s7, s7, s12
 801a7f0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801a7f4:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
  *sum += *input_0++ * filter_2;
 801a7f8:	ee24 4a26 	vmul.f32	s8, s8, s13
 801a7fc:	ee77 7a84 	vadd.f32	s15, s15, s8
 801a800:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
  *sum += *input_0++ * filter_3;
 801a804:	ee64 4a87 	vmul.f32	s9, s9, s14
 801a808:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801a80c:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
        mac_1row_4col_fp_IOHW_forint8w(&sum[4], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a810:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801a814:	ee07 3a90 	vmov	s15, r3
 801a818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801a81c:	f996 3005 	ldrsb.w	r3, [r6, #5]
 801a820:	ee03 3a90 	vmov	s7, r3
 801a824:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801a828:	f995 3005 	ldrsb.w	r3, [r5, #5]
 801a82c:	ee04 3a10 	vmov	s8, r3
 801a830:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801a834:	f994 3005 	ldrsb.w	r3, [r4, #5]
 801a838:	ee04 3a90 	vmov	s9, r3
 801a83c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801a840:	ee67 7a85 	vmul.f32	s15, s15, s10
 801a844:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801a848:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
  *sum += *input_0++ * filter_1;
 801a84c:	ee63 3a86 	vmul.f32	s7, s7, s12
 801a850:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801a854:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
  *sum += *input_0++ * filter_2;
 801a858:	ee24 4a26 	vmul.f32	s8, s8, s13
 801a85c:	ee77 7a84 	vadd.f32	s15, s15, s8
 801a860:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
  *sum += *input_0++ * filter_3;
 801a864:	ee64 4a87 	vmul.f32	s9, s9, s14
 801a868:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801a86c:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
        mac_1row_4col_fp_IOHW_forint8w(&sum[5], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a870:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a874:	ee07 3a90 	vmov	s15, r3
 801a878:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801a87c:	f996 3006 	ldrsb.w	r3, [r6, #6]
 801a880:	ee03 3a90 	vmov	s7, r3
 801a884:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801a888:	f995 3006 	ldrsb.w	r3, [r5, #6]
 801a88c:	ee04 3a10 	vmov	s8, r3
 801a890:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801a894:	f994 3006 	ldrsb.w	r3, [r4, #6]
 801a898:	ee04 3a90 	vmov	s9, r3
 801a89c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801a8a0:	ee67 7a85 	vmul.f32	s15, s15, s10
 801a8a4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801a8a8:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_1;
 801a8ac:	ee63 3a86 	vmul.f32	s7, s7, s12
 801a8b0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801a8b4:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_2;
 801a8b8:	ee24 4a26 	vmul.f32	s8, s8, s13
 801a8bc:	ee77 7a84 	vadd.f32	s15, s15, s8
 801a8c0:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_3;
 801a8c4:	ee64 4a87 	vmul.f32	s9, s9, s14
 801a8c8:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801a8cc:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
        mac_1row_4col_fp_IOHW_forint8w(&sum[6], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a8d0:	f107 0b08 	add.w	fp, r7, #8
 801a8d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a8d8:	ee07 3a90 	vmov	s15, r3
 801a8dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801a8e0:	f106 0708 	add.w	r7, r6, #8
 801a8e4:	f996 3007 	ldrsb.w	r3, [r6, #7]
 801a8e8:	ee03 3a90 	vmov	s7, r3
 801a8ec:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801a8f0:	f105 0608 	add.w	r6, r5, #8
 801a8f4:	f995 3007 	ldrsb.w	r3, [r5, #7]
 801a8f8:	ee04 3a10 	vmov	s8, r3
 801a8fc:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801a900:	f104 0508 	add.w	r5, r4, #8
 801a904:	f994 3007 	ldrsb.w	r3, [r4, #7]
 801a908:	ee04 3a90 	vmov	s9, r3
 801a90c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801a910:	ee67 7a85 	vmul.f32	s15, s15, s10
 801a914:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801a918:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_1;
 801a91c:	ee23 6a86 	vmul.f32	s12, s7, s12
 801a920:	ee77 7a86 	vadd.f32	s15, s15, s12
 801a924:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_2;
 801a928:	ee64 6a26 	vmul.f32	s13, s8, s13
 801a92c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801a930:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_3;
 801a934:	ee24 7a87 	vmul.f32	s14, s9, s14
 801a938:	ee77 7a87 	vadd.f32	s15, s15, s14
 801a93c:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
        mac_1row_4col_fp_IOHW_forint8w(&sum[7], input_0, filter_0, filter_1, filter_2, filter_3);

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_1row8col(out_0, sum, output_activation_min, output_activation_max);
 801a940:	eef0 0a68 	vmov.f32	s1, s17
 801a944:	eeb0 0a48 	vmov.f32	s0, s16
 801a948:	a910      	add	r1, sp, #64	@ 0x40
 801a94a:	4650      	mov	r0, sl
 801a94c:	f7fe fee9 	bl	8019722 <assign_sum_to_pointwise_output_1row8col>
        out_0 += 8;
 801a950:	f10a 0a20 	add.w	sl, sl, #32
      while (col_count_div8--) {
 801a954:	464b      	mov	r3, r9
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801a956:	462c      	mov	r4, r5
 801a958:	4635      	mov	r5, r6
 801a95a:	463e      	mov	r6, r7
 801a95c:	465f      	mov	r7, fp
      while (col_count_div8--) {
 801a95e:	f103 39ff 	add.w	r9, r3, #4294967295	@ 0xffffffff
 801a962:	fa1f f989 	uxth.w	r9, r9
 801a966:	2b00      	cmp	r3, #0
 801a968:	f47f ae53 	bne.w	801a612 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x382>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801a96c:	9902      	ldr	r1, [sp, #8]
 801a96e:	9803      	ldr	r0, [sp, #12]
 801a970:	f8dd e010 	ldr.w	lr, [sp, #16]
 801a974:	9a05      	ldr	r2, [sp, #20]
 801a976:	3104      	adds	r1, #4
 801a978:	4288      	cmp	r0, r1
 801a97a:	dd1f      	ble.n	801a9bc <pointwise_conv_fp_4row4col_IOHW_int8weight+0x72c>
      float* out_0 = &output_data[(num_elements - leftover_elements) * output_depth];
 801a97c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a97e:	9c06      	ldr	r4, [sp, #24]
 801a980:	eba3 0804 	sub.w	r8, r3, r4
 801a984:	fb08 fa02 	mul.w	sl, r8, r2
 801a988:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 801a98a:	eb03 0a8a 	add.w	sl, r3, sl, lsl #2
      const float* input_0 = &input_data[(num_elements - leftover_elements) * input_depth + i_ch_in];
 801a98e:	fb00 1808 	mla	r8, r0, r8, r1
 801a992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a994:	eb03 0888 	add.w	r8, r3, r8, lsl #2
      const int8_t* filter_0_int8 = &filter_data[i_ch_in * output_depth];
 801a998:	fb01 e702 	mla	r7, r1, r2, lr
      const int8_t* filter_1_int8 = &filter_data[(i_ch_in + 1) * output_depth];
 801a99c:	fb01 2602 	mla	r6, r1, r2, r2
 801a9a0:	4476      	add	r6, lr
      const int8_t* filter_2_int8 = &filter_data[(i_ch_in + 2) * output_depth];
 801a9a2:	1c8d      	adds	r5, r1, #2
 801a9a4:	fb05 e502 	mla	r5, r5, r2, lr
      const int8_t* filter_3_int8 = &filter_data[(i_ch_in + 3) * output_depth];
 801a9a8:	1ccc      	adds	r4, r1, #3
 801a9aa:	fb04 e402 	mla	r4, r4, r2, lr
      uint16_t col_count_div8 = (output_depth * DIM_KER_X * DIM_KER_Y) >> 3;
 801a9ae:	08d3      	lsrs	r3, r2, #3
      while (col_count_div8--) {
 801a9b0:	9102      	str	r1, [sp, #8]
 801a9b2:	9003      	str	r0, [sp, #12]
 801a9b4:	f8cd e010 	str.w	lr, [sp, #16]
 801a9b8:	9205      	str	r2, [sp, #20]
 801a9ba:	e7d0      	b.n	801a95e <pointwise_conv_fp_4row4col_IOHW_int8weight+0x6ce>
      }
    }

    leftover_elements--;
 801a9bc:	9906      	ldr	r1, [sp, #24]
 801a9be:	3901      	subs	r1, #1
  while (leftover_elements) {
 801a9c0:	b121      	cbz	r1, 801a9cc <pointwise_conv_fp_4row4col_IOHW_int8weight+0x73c>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801a9c2:	f04f 0c00 	mov.w	ip, #0
 801a9c6:	9106      	str	r1, [sp, #24]
 801a9c8:	4661      	mov	r1, ip
 801a9ca:	e7d5      	b.n	801a978 <pointwise_conv_fp_4row4col_IOHW_int8weight+0x6e8>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801a9cc:	2000      	movs	r0, #0
 801a9ce:	b031      	add	sp, #196	@ 0xc4
 801a9d0:	ecbd 8b02 	vpop	{d8}
 801a9d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9d8:	00000000 	.word	0x00000000

0801a9dc <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol>:
tinyengine_status_fp pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol(const float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_sram, const int8_t* filter_flash, const uint16_t first_k_channel, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches) {
 801a9dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a9e0:	ed2d 8b02 	vpush	{d8}
 801a9e4:	b0b5      	sub	sp, #212	@ 0xd4
 801a9e6:	900c      	str	r0, [sp, #48]	@ 0x30
 801a9e8:	930a      	str	r3, [sp, #40]	@ 0x28
 801a9ea:	f8bd 0108 	ldrh.w	r0, [sp, #264]	@ 0x108
 801a9ee:	f8bd c11c 	ldrh.w	ip, [sp, #284]	@ 0x11c
 801a9f2:	eeb0 8a40 	vmov.f32	s16, s0
 801a9f6:	eef0 8a60 	vmov.f32	s17, s1
  (void) input_height;
  (void) input_width;

  int i_element;
  const int num_elements = output_height * output_width;
 801a9fa:	f8bd 3114 	ldrh.w	r3, [sp, #276]	@ 0x114
 801a9fe:	f8bd 2118 	ldrh.w	r2, [sp, #280]	@ 0x118
 801aa02:	fb02 f403 	mul.w	r4, r2, r3
 801aa06:	9413      	str	r4, [sp, #76]	@ 0x4c

  /* Initialize output data as 0 (assume bias == NULL) */
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801aa08:	2300      	movs	r3, #0
 801aa0a:	9d44      	ldr	r5, [sp, #272]	@ 0x110
 801aa0c:	e004      	b.n	801aa18 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x3c>
    output_data[i_element] = 0;
 801aa0e:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 801aa12:	2100      	movs	r1, #0
 801aa14:	6011      	str	r1, [r2, #0]
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801aa16:	3301      	adds	r3, #1
 801aa18:	fb04 f20c 	mul.w	r2, r4, ip
 801aa1c:	429a      	cmp	r2, r3
 801aa1e:	dcf6      	bgt.n	801aa0e <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x32>
  }

  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801aa20:	f04f 0e00 	mov.w	lr, #0
 801aa24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801aa26:	900b      	str	r0, [sp, #44]	@ 0x2c
 801aa28:	4660      	mov	r0, ip
 801aa2a:	46f4      	mov	ip, lr
 801aa2c:	e2ca      	b.n	801afc4 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x5e8>

      /* Compute weights in SRAM */
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
      while (col_count_div8--) {
        /* Initialize partial sum (assume bias == NULL) */
        float sum[32] = {};
 801aa2e:	2280      	movs	r2, #128	@ 0x80
 801aa30:	2100      	movs	r1, #0
 801aa32:	a814      	add	r0, sp, #80	@ 0x50
 801aa34:	f008 fff6 	bl	8023a24 <memset>

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801aa38:	f998 3000 	ldrsb.w	r3, [r8]
 801aa3c:	ee00 3a10 	vmov	s0, r3
 801aa40:	f995 3000 	ldrsb.w	r3, [r5]
 801aa44:	ee00 3a90 	vmov	s1, r3
 801aa48:	f997 3000 	ldrsb.w	r3, [r7]
 801aa4c:	ee01 3a10 	vmov	s2, r3
 801aa50:	f996 3000 	ldrsb.w	r3, [r6]
 801aa54:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[0], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801aa58:	9400      	str	r4, [sp, #0]
 801aa5a:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801aa5e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801aa62:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801aa66:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801aa6a:	4653      	mov	r3, sl
 801aa6c:	465a      	mov	r2, fp
 801aa6e:	4649      	mov	r1, r9
 801aa70:	a814      	add	r0, sp, #80	@ 0x50
 801aa72:	f7fe fb04 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801aa76:	f998 3001 	ldrsb.w	r3, [r8, #1]
 801aa7a:	ee00 3a10 	vmov	s0, r3
 801aa7e:	f995 3001 	ldrsb.w	r3, [r5, #1]
 801aa82:	ee00 3a90 	vmov	s1, r3
 801aa86:	f997 3001 	ldrsb.w	r3, [r7, #1]
 801aa8a:	ee01 3a10 	vmov	s2, r3
 801aa8e:	f996 3001 	ldrsb.w	r3, [r6, #1]
 801aa92:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[4], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801aa96:	9400      	str	r4, [sp, #0]
 801aa98:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801aa9c:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801aaa0:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801aaa4:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801aaa8:	4653      	mov	r3, sl
 801aaaa:	465a      	mov	r2, fp
 801aaac:	4649      	mov	r1, r9
 801aaae:	a818      	add	r0, sp, #96	@ 0x60
 801aab0:	f7fe fae5 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801aab4:	f998 3002 	ldrsb.w	r3, [r8, #2]
 801aab8:	ee00 3a10 	vmov	s0, r3
 801aabc:	f995 3002 	ldrsb.w	r3, [r5, #2]
 801aac0:	ee00 3a90 	vmov	s1, r3
 801aac4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801aac8:	ee01 3a10 	vmov	s2, r3
 801aacc:	f996 3002 	ldrsb.w	r3, [r6, #2]
 801aad0:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[8], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801aad4:	9400      	str	r4, [sp, #0]
 801aad6:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801aada:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801aade:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801aae2:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801aae6:	4653      	mov	r3, sl
 801aae8:	465a      	mov	r2, fp
 801aaea:	4649      	mov	r1, r9
 801aaec:	a81c      	add	r0, sp, #112	@ 0x70
 801aaee:	f7fe fac6 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801aaf2:	f998 3003 	ldrsb.w	r3, [r8, #3]
 801aaf6:	ee00 3a10 	vmov	s0, r3
 801aafa:	f995 3003 	ldrsb.w	r3, [r5, #3]
 801aafe:	ee00 3a90 	vmov	s1, r3
 801ab02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801ab06:	ee01 3a10 	vmov	s2, r3
 801ab0a:	f996 3003 	ldrsb.w	r3, [r6, #3]
 801ab0e:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[12], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ab12:	9400      	str	r4, [sp, #0]
 801ab14:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ab18:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ab1c:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801ab20:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801ab24:	4653      	mov	r3, sl
 801ab26:	465a      	mov	r2, fp
 801ab28:	4649      	mov	r1, r9
 801ab2a:	a820      	add	r0, sp, #128	@ 0x80
 801ab2c:	f7fe faa7 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ab30:	f998 3004 	ldrsb.w	r3, [r8, #4]
 801ab34:	ee00 3a10 	vmov	s0, r3
 801ab38:	f995 3004 	ldrsb.w	r3, [r5, #4]
 801ab3c:	ee00 3a90 	vmov	s1, r3
 801ab40:	f997 3004 	ldrsb.w	r3, [r7, #4]
 801ab44:	ee01 3a10 	vmov	s2, r3
 801ab48:	f996 3004 	ldrsb.w	r3, [r6, #4]
 801ab4c:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[16], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ab50:	9400      	str	r4, [sp, #0]
 801ab52:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ab56:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ab5a:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801ab5e:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801ab62:	4653      	mov	r3, sl
 801ab64:	465a      	mov	r2, fp
 801ab66:	4649      	mov	r1, r9
 801ab68:	a824      	add	r0, sp, #144	@ 0x90
 801ab6a:	f7fe fa88 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ab6e:	f998 3005 	ldrsb.w	r3, [r8, #5]
 801ab72:	ee00 3a10 	vmov	s0, r3
 801ab76:	f995 3005 	ldrsb.w	r3, [r5, #5]
 801ab7a:	ee00 3a90 	vmov	s1, r3
 801ab7e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801ab82:	ee01 3a10 	vmov	s2, r3
 801ab86:	f996 3005 	ldrsb.w	r3, [r6, #5]
 801ab8a:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[20], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ab8e:	9400      	str	r4, [sp, #0]
 801ab90:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ab94:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ab98:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801ab9c:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801aba0:	4653      	mov	r3, sl
 801aba2:	465a      	mov	r2, fp
 801aba4:	4649      	mov	r1, r9
 801aba6:	a828      	add	r0, sp, #160	@ 0xa0
 801aba8:	f7fe fa69 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801abac:	f998 3006 	ldrsb.w	r3, [r8, #6]
 801abb0:	ee00 3a10 	vmov	s0, r3
 801abb4:	f995 3006 	ldrsb.w	r3, [r5, #6]
 801abb8:	ee00 3a90 	vmov	s1, r3
 801abbc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801abc0:	ee01 3a10 	vmov	s2, r3
 801abc4:	f996 3006 	ldrsb.w	r3, [r6, #6]
 801abc8:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[24], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801abcc:	9400      	str	r4, [sp, #0]
 801abce:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801abd2:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801abd6:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801abda:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801abde:	4653      	mov	r3, sl
 801abe0:	465a      	mov	r2, fp
 801abe2:	4649      	mov	r1, r9
 801abe4:	a82c      	add	r0, sp, #176	@ 0xb0
 801abe6:	f7fe fa4a 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801abea:	f108 0308 	add.w	r3, r8, #8
 801abee:	9308      	str	r3, [sp, #32]
 801abf0:	f998 2007 	ldrsb.w	r2, [r8, #7]
 801abf4:	ee00 2a10 	vmov	s0, r2
 801abf8:	f105 0808 	add.w	r8, r5, #8
 801abfc:	f995 2007 	ldrsb.w	r2, [r5, #7]
 801ac00:	ee00 2a90 	vmov	s1, r2
 801ac04:	f107 0508 	add.w	r5, r7, #8
 801ac08:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801ac0c:	ee01 2a10 	vmov	s2, r2
 801ac10:	f106 0708 	add.w	r7, r6, #8
 801ac14:	f996 2007 	ldrsb.w	r2, [r6, #7]
 801ac18:	ee01 2a90 	vmov	s3, r2
        mac_4row_4col_fp_IOHW_forint8w(&sum[28], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ac1c:	9400      	str	r4, [sp, #0]
 801ac1e:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ac22:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ac26:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801ac2a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801ac2e:	4653      	mov	r3, sl
 801ac30:	465a      	mov	r2, fp
 801ac32:	4649      	mov	r1, r9
 801ac34:	a830      	add	r0, sp, #192	@ 0xc0
 801ac36:	f7fe fa22 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_4row8col(out_0, out_1, out_2, out_3, sum, output_activation_min, output_activation_max);
 801ac3a:	aa14      	add	r2, sp, #80	@ 0x50
 801ac3c:	9200      	str	r2, [sp, #0]
 801ac3e:	eef0 0a68 	vmov.f32	s1, s17
 801ac42:	eeb0 0a48 	vmov.f32	s0, s16
 801ac46:	9b05      	ldr	r3, [sp, #20]
 801ac48:	9a04      	ldr	r2, [sp, #16]
 801ac4a:	9903      	ldr	r1, [sp, #12]
 801ac4c:	9e06      	ldr	r6, [sp, #24]
 801ac4e:	4630      	mov	r0, r6
 801ac50:	f7fe faa2 	bl	8019198 <assign_sum_to_pointwise_output_4row8col>
        out_0 += 8; out_1 += 8; out_2 += 8; out_3 += 8;
 801ac54:	4630      	mov	r0, r6
 801ac56:	3020      	adds	r0, #32
 801ac58:	9006      	str	r0, [sp, #24]
 801ac5a:	9903      	ldr	r1, [sp, #12]
 801ac5c:	3120      	adds	r1, #32
 801ac5e:	9103      	str	r1, [sp, #12]
 801ac60:	9a04      	ldr	r2, [sp, #16]
 801ac62:	3220      	adds	r2, #32
 801ac64:	9204      	str	r2, [sp, #16]
 801ac66:	9b05      	ldr	r3, [sp, #20]
 801ac68:	3320      	adds	r3, #32
 801ac6a:	9305      	str	r3, [sp, #20]
      while (col_count_div8--) {
 801ac6c:	9b07      	ldr	r3, [sp, #28]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ac6e:	463e      	mov	r6, r7
 801ac70:	462f      	mov	r7, r5
 801ac72:	4645      	mov	r5, r8
 801ac74:	f8dd 8020 	ldr.w	r8, [sp, #32]
      while (col_count_div8--) {
 801ac78:	1e5a      	subs	r2, r3, #1
 801ac7a:	b292      	uxth	r2, r2
 801ac7c:	9207      	str	r2, [sp, #28]
 801ac7e:	2b00      	cmp	r3, #0
 801ac80:	f47f aed5 	bne.w	801aa2e <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x52>
      }

      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 801ac84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ac86:	f8dd e03c 	ldr.w	lr, [sp, #60]	@ 0x3c
 801ac8a:	f8dd c040 	ldr.w	ip, [sp, #64]	@ 0x40
 801ac8e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801ac90:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801ac92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ac94:	1ac3      	subs	r3, r0, r3
 801ac96:	9d41      	ldr	r5, [sp, #260]	@ 0x104
 801ac98:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801ac9a:	fb06 5803 	mla	r8, r6, r3, r5
      filter_1_int8 = &filter_flash[(i_ch_in + 1) * (output_depth - first_k_channel)];
 801ac9e:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 801aca0:	fb03 5706 	mla	r7, r3, r6, r5
      filter_2_int8 = &filter_flash[(i_ch_in + 2) * (output_depth - first_k_channel)];
 801aca4:	fb03 5602 	mla	r6, r3, r2, r5
      filter_3_int8 = &filter_flash[(i_ch_in + 3) * (output_depth - first_k_channel)];
 801aca8:	fb03 550e 	mla	r5, r3, lr, r5

      /* Compute weights in FLASH */
      col_count_div8 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 3;
 801acac:	f3c3 03cf 	ubfx	r3, r3, #3, #16
      while (col_count_div8--) {
 801acb0:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 801acb4:	910e      	str	r1, [sp, #56]	@ 0x38
 801acb6:	900f      	str	r0, [sp, #60]	@ 0x3c
 801acb8:	e124      	b.n	801af04 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x528>
        /* Initialize partial sum (assume bias == NULL) */
        float sum[32] = {};
 801acba:	2280      	movs	r2, #128	@ 0x80
 801acbc:	2100      	movs	r1, #0
 801acbe:	a814      	add	r0, sp, #80	@ 0x50
 801acc0:	f008 feb0 	bl	8023a24 <memset>

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801acc4:	f998 3000 	ldrsb.w	r3, [r8]
 801acc8:	ee00 3a10 	vmov	s0, r3
 801accc:	f997 3000 	ldrsb.w	r3, [r7]
 801acd0:	ee00 3a90 	vmov	s1, r3
 801acd4:	f996 3000 	ldrsb.w	r3, [r6]
 801acd8:	ee01 3a10 	vmov	s2, r3
 801acdc:	f995 3000 	ldrsb.w	r3, [r5]
 801ace0:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[0], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ace4:	9400      	str	r4, [sp, #0]
 801ace6:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801acea:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801acee:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801acf2:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801acf6:	4653      	mov	r3, sl
 801acf8:	465a      	mov	r2, fp
 801acfa:	4649      	mov	r1, r9
 801acfc:	a814      	add	r0, sp, #80	@ 0x50
 801acfe:	f7fe f9be 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ad02:	f998 3001 	ldrsb.w	r3, [r8, #1]
 801ad06:	ee00 3a10 	vmov	s0, r3
 801ad0a:	f997 3001 	ldrsb.w	r3, [r7, #1]
 801ad0e:	ee00 3a90 	vmov	s1, r3
 801ad12:	f996 3001 	ldrsb.w	r3, [r6, #1]
 801ad16:	ee01 3a10 	vmov	s2, r3
 801ad1a:	f995 3001 	ldrsb.w	r3, [r5, #1]
 801ad1e:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[4], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ad22:	9400      	str	r4, [sp, #0]
 801ad24:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ad28:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ad2c:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801ad30:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801ad34:	4653      	mov	r3, sl
 801ad36:	465a      	mov	r2, fp
 801ad38:	4649      	mov	r1, r9
 801ad3a:	a818      	add	r0, sp, #96	@ 0x60
 801ad3c:	f7fe f99f 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ad40:	f998 3002 	ldrsb.w	r3, [r8, #2]
 801ad44:	ee00 3a10 	vmov	s0, r3
 801ad48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801ad4c:	ee00 3a90 	vmov	s1, r3
 801ad50:	f996 3002 	ldrsb.w	r3, [r6, #2]
 801ad54:	ee01 3a10 	vmov	s2, r3
 801ad58:	f995 3002 	ldrsb.w	r3, [r5, #2]
 801ad5c:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[8], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ad60:	9400      	str	r4, [sp, #0]
 801ad62:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ad66:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ad6a:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801ad6e:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801ad72:	4653      	mov	r3, sl
 801ad74:	465a      	mov	r2, fp
 801ad76:	4649      	mov	r1, r9
 801ad78:	a81c      	add	r0, sp, #112	@ 0x70
 801ad7a:	f7fe f980 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ad7e:	f998 3003 	ldrsb.w	r3, [r8, #3]
 801ad82:	ee00 3a10 	vmov	s0, r3
 801ad86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801ad8a:	ee00 3a90 	vmov	s1, r3
 801ad8e:	f996 3003 	ldrsb.w	r3, [r6, #3]
 801ad92:	ee01 3a10 	vmov	s2, r3
 801ad96:	f995 3003 	ldrsb.w	r3, [r5, #3]
 801ad9a:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[12], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ad9e:	9400      	str	r4, [sp, #0]
 801ada0:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ada4:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ada8:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801adac:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801adb0:	4653      	mov	r3, sl
 801adb2:	465a      	mov	r2, fp
 801adb4:	4649      	mov	r1, r9
 801adb6:	a820      	add	r0, sp, #128	@ 0x80
 801adb8:	f7fe f961 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801adbc:	f998 3004 	ldrsb.w	r3, [r8, #4]
 801adc0:	ee00 3a10 	vmov	s0, r3
 801adc4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 801adc8:	ee00 3a90 	vmov	s1, r3
 801adcc:	f996 3004 	ldrsb.w	r3, [r6, #4]
 801add0:	ee01 3a10 	vmov	s2, r3
 801add4:	f995 3004 	ldrsb.w	r3, [r5, #4]
 801add8:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[16], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801addc:	9400      	str	r4, [sp, #0]
 801adde:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ade2:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ade6:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801adea:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801adee:	4653      	mov	r3, sl
 801adf0:	465a      	mov	r2, fp
 801adf2:	4649      	mov	r1, r9
 801adf4:	a824      	add	r0, sp, #144	@ 0x90
 801adf6:	f7fe f942 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801adfa:	f998 3005 	ldrsb.w	r3, [r8, #5]
 801adfe:	ee00 3a10 	vmov	s0, r3
 801ae02:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801ae06:	ee00 3a90 	vmov	s1, r3
 801ae0a:	f996 3005 	ldrsb.w	r3, [r6, #5]
 801ae0e:	ee01 3a10 	vmov	s2, r3
 801ae12:	f995 3005 	ldrsb.w	r3, [r5, #5]
 801ae16:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[20], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ae1a:	9400      	str	r4, [sp, #0]
 801ae1c:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ae20:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ae24:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801ae28:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801ae2c:	4653      	mov	r3, sl
 801ae2e:	465a      	mov	r2, fp
 801ae30:	4649      	mov	r1, r9
 801ae32:	a828      	add	r0, sp, #160	@ 0xa0
 801ae34:	f7fe f923 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ae38:	f998 3006 	ldrsb.w	r3, [r8, #6]
 801ae3c:	ee00 3a10 	vmov	s0, r3
 801ae40:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ae44:	ee00 3a90 	vmov	s1, r3
 801ae48:	f996 3006 	ldrsb.w	r3, [r6, #6]
 801ae4c:	ee01 3a10 	vmov	s2, r3
 801ae50:	f995 3006 	ldrsb.w	r3, [r5, #6]
 801ae54:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[24], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ae58:	9400      	str	r4, [sp, #0]
 801ae5a:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ae5e:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ae62:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801ae66:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801ae6a:	4653      	mov	r3, sl
 801ae6c:	465a      	mov	r2, fp
 801ae6e:	4649      	mov	r1, r9
 801ae70:	a82c      	add	r0, sp, #176	@ 0xb0
 801ae72:	f7fe f904 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ae76:	f108 0308 	add.w	r3, r8, #8
 801ae7a:	9308      	str	r3, [sp, #32]
 801ae7c:	f998 2007 	ldrsb.w	r2, [r8, #7]
 801ae80:	ee00 2a10 	vmov	s0, r2
 801ae84:	f107 0808 	add.w	r8, r7, #8
 801ae88:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801ae8c:	ee00 2a90 	vmov	s1, r2
 801ae90:	f106 0708 	add.w	r7, r6, #8
 801ae94:	f996 2007 	ldrsb.w	r2, [r6, #7]
 801ae98:	ee01 2a10 	vmov	s2, r2
 801ae9c:	f105 0608 	add.w	r6, r5, #8
 801aea0:	f995 2007 	ldrsb.w	r2, [r5, #7]
 801aea4:	ee01 2a90 	vmov	s3, r2
        mac_4row_4col_fp_IOHW_forint8w(&sum[28], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801aea8:	9400      	str	r4, [sp, #0]
 801aeaa:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801aeae:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801aeb2:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801aeb6:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801aeba:	4653      	mov	r3, sl
 801aebc:	465a      	mov	r2, fp
 801aebe:	4649      	mov	r1, r9
 801aec0:	a830      	add	r0, sp, #192	@ 0xc0
 801aec2:	f7fe f8dc 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_4row8col(out_0, out_1, out_2, out_3, sum, output_activation_min, output_activation_max);
 801aec6:	aa14      	add	r2, sp, #80	@ 0x50
 801aec8:	9200      	str	r2, [sp, #0]
 801aeca:	eef0 0a68 	vmov.f32	s1, s17
 801aece:	eeb0 0a48 	vmov.f32	s0, s16
 801aed2:	9b05      	ldr	r3, [sp, #20]
 801aed4:	9a04      	ldr	r2, [sp, #16]
 801aed6:	9903      	ldr	r1, [sp, #12]
 801aed8:	9d06      	ldr	r5, [sp, #24]
 801aeda:	4628      	mov	r0, r5
 801aedc:	f7fe f95c 	bl	8019198 <assign_sum_to_pointwise_output_4row8col>
        out_0 += 8; out_1 += 8; out_2 += 8; out_3 += 8;
 801aee0:	4628      	mov	r0, r5
 801aee2:	3020      	adds	r0, #32
 801aee4:	9006      	str	r0, [sp, #24]
 801aee6:	9903      	ldr	r1, [sp, #12]
 801aee8:	3120      	adds	r1, #32
 801aeea:	9103      	str	r1, [sp, #12]
 801aeec:	9a04      	ldr	r2, [sp, #16]
 801aeee:	3220      	adds	r2, #32
 801aef0:	9204      	str	r2, [sp, #16]
 801aef2:	9b05      	ldr	r3, [sp, #20]
 801aef4:	3320      	adds	r3, #32
 801aef6:	9305      	str	r3, [sp, #20]
      while (col_count_div8--) {
 801aef8:	9b07      	ldr	r3, [sp, #28]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801aefa:	4635      	mov	r5, r6
 801aefc:	463e      	mov	r6, r7
 801aefe:	4647      	mov	r7, r8
 801af00:	f8dd 8020 	ldr.w	r8, [sp, #32]
      while (col_count_div8--) {
 801af04:	1e5a      	subs	r2, r3, #1
 801af06:	b292      	uxth	r2, r2
 801af08:	9207      	str	r2, [sp, #28]
 801af0a:	2b00      	cmp	r3, #0
 801af0c:	f47f aed5 	bne.w	801acba <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x2de>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801af10:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 801af14:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801af16:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801af18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801af1a:	3304      	adds	r3, #4
 801af1c:	9309      	str	r3, [sp, #36]	@ 0x24
 801af1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801af20:	4299      	cmp	r1, r3
 801af22:	dd4d      	ble.n	801afc0 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x5e4>
      float* out_0 = &output_data[i_element * output_depth];
 801af24:	fb0c f300 	mul.w	r3, ip, r0
 801af28:	9a44      	ldr	r2, [sp, #272]	@ 0x110
 801af2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801af2e:	9306      	str	r3, [sp, #24]
      float* out_1 = &output_data[(i_element + 1) * output_depth];
 801af30:	fb0c 0300 	mla	r3, ip, r0, r0
 801af34:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801af38:	9303      	str	r3, [sp, #12]
      float* out_2 = &output_data[(i_element + 2) * output_depth];
 801af3a:	f10c 0302 	add.w	r3, ip, #2
 801af3e:	fb03 f200 	mul.w	r2, r3, r0
 801af42:	9c44      	ldr	r4, [sp, #272]	@ 0x110
 801af44:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801af48:	9204      	str	r2, [sp, #16]
      float* out_3 = &output_data[(i_element + 3) * output_depth];
 801af4a:	f10c 0403 	add.w	r4, ip, #3
 801af4e:	fb04 f200 	mul.w	r2, r4, r0
 801af52:	9d44      	ldr	r5, [sp, #272]	@ 0x110
 801af54:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 801af58:	9205      	str	r2, [sp, #20]
      const float* input_0 = &input_data[i_element * input_depth + i_ch_in];
 801af5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801af5c:	fb0c 5201 	mla	r2, ip, r1, r5
 801af60:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801af62:	eb06 0982 	add.w	r9, r6, r2, lsl #2
      const float* input_1 = &input_data[(i_element + 1) * input_depth + i_ch_in];
 801af66:	fb0c 1201 	mla	r2, ip, r1, r1
 801af6a:	442a      	add	r2, r5
 801af6c:	eb06 0b82 	add.w	fp, r6, r2, lsl #2
      const float* input_2 = &input_data[(i_element + 2) * input_depth + i_ch_in];
 801af70:	fb01 5303 	mla	r3, r1, r3, r5
 801af74:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
      const float* input_3 = &input_data[(i_element + 3) * input_depth + i_ch_in];
 801af78:	462b      	mov	r3, r5
 801af7a:	fb01 5404 	mla	r4, r1, r4, r5
 801af7e:	eb06 0484 	add.w	r4, r6, r4, lsl #2
      const int8_t* filter_0_int8 = &filter_sram[i_ch_in * first_k_channel];
 801af82:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 801af84:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801af86:	fb05 2806 	mla	r8, r5, r6, r2
      const int8_t* filter_1_int8 = &filter_sram[(i_ch_in + 1) * first_k_channel];
 801af8a:	1c6a      	adds	r2, r5, #1
 801af8c:	920d      	str	r2, [sp, #52]	@ 0x34
 801af8e:	fb05 6506 	mla	r5, r5, r6, r6
 801af92:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 801af94:	18aa      	adds	r2, r5, r2
 801af96:	9207      	str	r2, [sp, #28]
      const int8_t* filter_2_int8 = &filter_sram[(i_ch_in + 2) * first_k_channel];
 801af98:	1c9a      	adds	r2, r3, #2
 801af9a:	9f40      	ldr	r7, [sp, #256]	@ 0x100
 801af9c:	fb02 7706 	mla	r7, r2, r6, r7
      const int8_t* filter_3_int8 = &filter_sram[(i_ch_in + 3) * first_k_channel];
 801afa0:	f103 0e03 	add.w	lr, r3, #3
 801afa4:	9d40      	ldr	r5, [sp, #256]	@ 0x100
 801afa6:	4633      	mov	r3, r6
 801afa8:	fb0e 5606 	mla	r6, lr, r6, r5
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
 801afac:	08db      	lsrs	r3, r3, #3
      while (col_count_div8--) {
 801afae:	920e      	str	r2, [sp, #56]	@ 0x38
 801afb0:	f8cd e03c 	str.w	lr, [sp, #60]	@ 0x3c
 801afb4:	f8cd c040 	str.w	ip, [sp, #64]	@ 0x40
 801afb8:	9d07      	ldr	r5, [sp, #28]
 801afba:	9111      	str	r1, [sp, #68]	@ 0x44
 801afbc:	9012      	str	r0, [sp, #72]	@ 0x48
 801afbe:	e65b      	b.n	801ac78 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x29c>
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801afc0:	f10c 0c04 	add.w	ip, ip, #4
 801afc4:	4663      	mov	r3, ip
 801afc6:	f1bc 0f00 	cmp.w	ip, #0
 801afca:	db0a      	blt.n	801afe2 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x606>
 801afcc:	109b      	asrs	r3, r3, #2
 801afce:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 801afd0:	4622      	mov	r2, r4
 801afd2:	2c00      	cmp	r4, #0
 801afd4:	db08      	blt.n	801afe8 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x60c>
 801afd6:	ebb3 0fa2 	cmp.w	r3, r2, asr #2
 801afda:	da07      	bge.n	801afec <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x610>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801afdc:	2300      	movs	r3, #0
 801afde:	9309      	str	r3, [sp, #36]	@ 0x24
 801afe0:	e79d      	b.n	801af1e <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x542>
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801afe2:	f10c 0303 	add.w	r3, ip, #3
 801afe6:	e7f1      	b.n	801afcc <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x5f0>
 801afe8:	1ce2      	adds	r2, r4, #3
 801afea:	e7f4      	b.n	801afd6 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x5fa>
      }
    }
  }

  /* Handle left-over part */
  int leftover_elements = num_elements & 0x3;
 801afec:	4684      	mov	ip, r0
 801afee:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801aff0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801aff2:	f003 0e03 	and.w	lr, r3, #3

  while (leftover_elements) {
 801aff6:	f8cd c00c 	str.w	ip, [sp, #12]
 801affa:	e39c      	b.n	801b736 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0xd5a>

      /* Compute weights in SRAM */
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
      while (col_count_div8--) {
        /* Initialize partial sum (assume bias == NULL) */
        float sum[8] = {};
 801affc:	2220      	movs	r2, #32
 801affe:	2100      	movs	r1, #0
 801b000:	a814      	add	r0, sp, #80	@ 0x50
 801b002:	f008 fd0f 	bl	8023a24 <memset>

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b006:	f994 3000 	ldrsb.w	r3, [r4]
 801b00a:	ee07 3a90 	vmov	s15, r3
 801b00e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b012:	f997 3000 	ldrsb.w	r3, [r7]
 801b016:	ee06 3a90 	vmov	s13, r3
 801b01a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801b01e:	f99b 3000 	ldrsb.w	r3, [fp]
 801b022:	ee07 3a10 	vmov	s14, r3
 801b026:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801b02a:	f998 3000 	ldrsb.w	r3, [r8]
 801b02e:	ee04 3a90 	vmov	s9, r3
 801b032:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b036:	ed99 5a00 	vldr	s10, [r9]
 801b03a:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b03e:	eddf 5acf 	vldr	s11, [pc, #828]	@ 801b37c <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x9a0>
 801b042:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b046:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
  *sum += *input_0++ * filter_1;
 801b04a:	ed99 6a01 	vldr	s12, [r9, #4]
 801b04e:	ee66 6a86 	vmul.f32	s13, s13, s12
 801b052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801b056:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
  *sum += *input_0++ * filter_2;
 801b05a:	edd9 6a02 	vldr	s13, [r9, #8]
 801b05e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801b062:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b066:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
  *sum += *input_0++ * filter_3;
 801b06a:	ed99 7a03 	vldr	s14, [r9, #12]
 801b06e:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b072:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b076:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
        mac_1row_4col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b07a:	f994 3001 	ldrsb.w	r3, [r4, #1]
 801b07e:	ee07 3a90 	vmov	s15, r3
 801b082:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b086:	f997 3001 	ldrsb.w	r3, [r7, #1]
 801b08a:	ee03 3a90 	vmov	s7, r3
 801b08e:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b092:	f99b 3001 	ldrsb.w	r3, [fp, #1]
 801b096:	ee04 3a10 	vmov	s8, r3
 801b09a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b09e:	f998 3001 	ldrsb.w	r3, [r8, #1]
 801b0a2:	ee04 3a90 	vmov	s9, r3
 801b0a6:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b0aa:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b0ae:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b0b2:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
  *sum += *input_0++ * filter_1;
 801b0b6:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b0ba:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b0be:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
  *sum += *input_0++ * filter_2;
 801b0c2:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b0c6:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b0ca:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
  *sum += *input_0++ * filter_3;
 801b0ce:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b0d2:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b0d6:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
        mac_1row_4col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b0da:	f994 3002 	ldrsb.w	r3, [r4, #2]
 801b0de:	ee07 3a90 	vmov	s15, r3
 801b0e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b0e6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801b0ea:	ee03 3a90 	vmov	s7, r3
 801b0ee:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b0f2:	f99b 3002 	ldrsb.w	r3, [fp, #2]
 801b0f6:	ee04 3a10 	vmov	s8, r3
 801b0fa:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b0fe:	f998 3002 	ldrsb.w	r3, [r8, #2]
 801b102:	ee04 3a90 	vmov	s9, r3
 801b106:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b10a:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b10e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b112:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_1;
 801b116:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b11a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b11e:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_2;
 801b122:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b126:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b12a:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_3;
 801b12e:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b132:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b136:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
        mac_1row_4col_fp_IOHW_forint8w(&sum[2], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b13a:	f994 3003 	ldrsb.w	r3, [r4, #3]
 801b13e:	ee07 3a90 	vmov	s15, r3
 801b142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b146:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801b14a:	ee03 3a90 	vmov	s7, r3
 801b14e:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b152:	f99b 3003 	ldrsb.w	r3, [fp, #3]
 801b156:	ee04 3a10 	vmov	s8, r3
 801b15a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b15e:	f998 3003 	ldrsb.w	r3, [r8, #3]
 801b162:	ee04 3a90 	vmov	s9, r3
 801b166:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b16a:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b16e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b172:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_1;
 801b176:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b17a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b17e:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_2;
 801b182:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b186:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b18a:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_3;
 801b18e:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b192:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b196:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
        mac_1row_4col_fp_IOHW_forint8w(&sum[3], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b19a:	f994 3004 	ldrsb.w	r3, [r4, #4]
 801b19e:	ee07 3a90 	vmov	s15, r3
 801b1a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b1a6:	f997 3004 	ldrsb.w	r3, [r7, #4]
 801b1aa:	ee03 3a90 	vmov	s7, r3
 801b1ae:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b1b2:	f99b 3004 	ldrsb.w	r3, [fp, #4]
 801b1b6:	ee04 3a10 	vmov	s8, r3
 801b1ba:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b1be:	f998 3004 	ldrsb.w	r3, [r8, #4]
 801b1c2:	ee04 3a90 	vmov	s9, r3
 801b1c6:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b1ca:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b1ce:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b1d2:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_1;
 801b1d6:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b1da:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b1de:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_2;
 801b1e2:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b1e6:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b1ea:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_3;
 801b1ee:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b1f2:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b1f6:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
        mac_1row_4col_fp_IOHW_forint8w(&sum[4], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b1fa:	f994 3005 	ldrsb.w	r3, [r4, #5]
 801b1fe:	ee07 3a90 	vmov	s15, r3
 801b202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b206:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801b20a:	ee03 3a90 	vmov	s7, r3
 801b20e:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b212:	f99b 3005 	ldrsb.w	r3, [fp, #5]
 801b216:	ee04 3a10 	vmov	s8, r3
 801b21a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b21e:	f998 3005 	ldrsb.w	r3, [r8, #5]
 801b222:	ee04 3a90 	vmov	s9, r3
 801b226:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b22a:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b22e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b232:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_1;
 801b236:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b23a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b23e:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_2;
 801b242:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b246:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b24a:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_3;
 801b24e:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b252:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b256:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
        mac_1row_4col_fp_IOHW_forint8w(&sum[5], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b25a:	f994 3006 	ldrsb.w	r3, [r4, #6]
 801b25e:	ee07 3a90 	vmov	s15, r3
 801b262:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b266:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b26a:	ee03 3a90 	vmov	s7, r3
 801b26e:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b272:	f99b 3006 	ldrsb.w	r3, [fp, #6]
 801b276:	ee04 3a10 	vmov	s8, r3
 801b27a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b27e:	f998 3006 	ldrsb.w	r3, [r8, #6]
 801b282:	ee04 3a90 	vmov	s9, r3
 801b286:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b28a:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b28e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b292:	edcd 7a1a 	vstr	s15, [sp, #104]	@ 0x68
  *sum += *input_0++ * filter_1;
 801b296:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b29a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b29e:	edcd 7a1a 	vstr	s15, [sp, #104]	@ 0x68
  *sum += *input_0++ * filter_2;
 801b2a2:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b2a6:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b2aa:	edcd 7a1a 	vstr	s15, [sp, #104]	@ 0x68
  *sum += *input_0++ * filter_3;
 801b2ae:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b2b2:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b2b6:	edcd 7a1a 	vstr	s15, [sp, #104]	@ 0x68
        mac_1row_4col_fp_IOHW_forint8w(&sum[6], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b2ba:	f104 0608 	add.w	r6, r4, #8
 801b2be:	f994 3007 	ldrsb.w	r3, [r4, #7]
 801b2c2:	ee07 3a90 	vmov	s15, r3
 801b2c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b2ca:	f107 0408 	add.w	r4, r7, #8
 801b2ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b2d2:	ee03 3a90 	vmov	s7, r3
 801b2d6:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b2da:	f10b 0708 	add.w	r7, fp, #8
 801b2de:	f99b 3007 	ldrsb.w	r3, [fp, #7]
 801b2e2:	ee04 3a10 	vmov	s8, r3
 801b2e6:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b2ea:	f108 0b08 	add.w	fp, r8, #8
 801b2ee:	f998 3007 	ldrsb.w	r3, [r8, #7]
 801b2f2:	ee04 3a90 	vmov	s9, r3
 801b2f6:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b2fa:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b2fe:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b302:	edcd 7a1b 	vstr	s15, [sp, #108]	@ 0x6c
  *sum += *input_0++ * filter_1;
 801b306:	ee23 6a86 	vmul.f32	s12, s7, s12
 801b30a:	ee77 7a86 	vadd.f32	s15, s15, s12
 801b30e:	edcd 7a1b 	vstr	s15, [sp, #108]	@ 0x6c
  *sum += *input_0++ * filter_2;
 801b312:	ee64 6a26 	vmul.f32	s13, s8, s13
 801b316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801b31a:	edcd 7a1b 	vstr	s15, [sp, #108]	@ 0x6c
  *sum += *input_0++ * filter_3;
 801b31e:	ee24 7a87 	vmul.f32	s14, s9, s14
 801b322:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b326:	edcd 7a1b 	vstr	s15, [sp, #108]	@ 0x6c
        mac_1row_4col_fp_IOHW_forint8w(&sum[7], input_0, filter_0, filter_1, filter_2, filter_3);

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_1row8col(out_0, sum, output_activation_min, output_activation_max);
 801b32a:	eef0 0a68 	vmov.f32	s1, s17
 801b32e:	eeb0 0a48 	vmov.f32	s0, s16
 801b332:	a914      	add	r1, sp, #80	@ 0x50
 801b334:	4650      	mov	r0, sl
 801b336:	f7fe f9f4 	bl	8019722 <assign_sum_to_pointwise_output_1row8col>
        out_0 += 8;
 801b33a:	f10a 0a20 	add.w	sl, sl, #32
      while (col_count_div8--) {
 801b33e:	462b      	mov	r3, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b340:	46d8      	mov	r8, fp
 801b342:	46bb      	mov	fp, r7
 801b344:	4627      	mov	r7, r4
 801b346:	4634      	mov	r4, r6
      while (col_count_div8--) {
 801b348:	1e5d      	subs	r5, r3, #1
 801b34a:	b2ad      	uxth	r5, r5
 801b34c:	2b00      	cmp	r3, #0
 801b34e:	f47f ae55 	bne.w	801affc <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x620>
      }

      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 801b352:	9e04      	ldr	r6, [sp, #16]
 801b354:	9d05      	ldr	r5, [sp, #20]
 801b356:	9906      	ldr	r1, [sp, #24]
 801b358:	9a07      	ldr	r2, [sp, #28]
 801b35a:	9808      	ldr	r0, [sp, #32]
 801b35c:	9b03      	ldr	r3, [sp, #12]
 801b35e:	1a1b      	subs	r3, r3, r0
 801b360:	9c41      	ldr	r4, [sp, #260]	@ 0x104
 801b362:	fb02 4703 	mla	r7, r2, r3, r4
      filter_1_int8 = &filter_flash[(i_ch_in + 1) * (output_depth - first_k_channel)];
 801b366:	fb03 4606 	mla	r6, r3, r6, r4
      filter_2_int8 = &filter_flash[(i_ch_in + 2) * (output_depth - first_k_channel)];
 801b36a:	fb03 4505 	mla	r5, r3, r5, r4
      filter_3_int8 = &filter_flash[(i_ch_in + 3) * (output_depth - first_k_channel)];
 801b36e:	fb03 4401 	mla	r4, r3, r1, r4

      /* Compute weights in FLASH */
      col_count_div8 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 3;
 801b372:	f3c3 03cf 	ubfx	r3, r3, #3, #16
      while (col_count_div8--) {
 801b376:	9204      	str	r2, [sp, #16]
 801b378:	9005      	str	r0, [sp, #20]
 801b37a:	e1a7      	b.n	801b6cc <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0xcf0>
 801b37c:	00000000 	.word	0x00000000
        /* Initialize partial sum (assume bias == NULL) */
        float sum[8] = {};
 801b380:	2220      	movs	r2, #32
 801b382:	2100      	movs	r1, #0
 801b384:	a814      	add	r0, sp, #80	@ 0x50
 801b386:	f008 fb4d 	bl	8023a24 <memset>

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b38a:	f997 3000 	ldrsb.w	r3, [r7]
 801b38e:	ee07 3a90 	vmov	s15, r3
 801b392:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b396:	f996 3000 	ldrsb.w	r3, [r6]
 801b39a:	ee06 3a90 	vmov	s13, r3
 801b39e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801b3a2:	f995 3000 	ldrsb.w	r3, [r5]
 801b3a6:	ee07 3a10 	vmov	s14, r3
 801b3aa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801b3ae:	f994 3000 	ldrsb.w	r3, [r4]
 801b3b2:	ee04 3a90 	vmov	s9, r3
 801b3b6:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b3ba:	ed99 5a00 	vldr	s10, [r9]
 801b3be:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b3c2:	ed5f 5a12 	vldr	s11, [pc, #-72]	@ 801b37c <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x9a0>
 801b3c6:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b3ca:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
  *sum += *input_0++ * filter_1;
 801b3ce:	ed99 6a01 	vldr	s12, [r9, #4]
 801b3d2:	ee66 6a86 	vmul.f32	s13, s13, s12
 801b3d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801b3da:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
  *sum += *input_0++ * filter_2;
 801b3de:	edd9 6a02 	vldr	s13, [r9, #8]
 801b3e2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801b3e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b3ea:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
  *sum += *input_0++ * filter_3;
 801b3ee:	ed99 7a03 	vldr	s14, [r9, #12]
 801b3f2:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b3f6:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b3fa:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
        mac_1row_4col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b3fe:	f997 3001 	ldrsb.w	r3, [r7, #1]
 801b402:	ee07 3a90 	vmov	s15, r3
 801b406:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b40a:	f996 3001 	ldrsb.w	r3, [r6, #1]
 801b40e:	ee03 3a90 	vmov	s7, r3
 801b412:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b416:	f995 3001 	ldrsb.w	r3, [r5, #1]
 801b41a:	ee04 3a10 	vmov	s8, r3
 801b41e:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b422:	f994 3001 	ldrsb.w	r3, [r4, #1]
 801b426:	ee04 3a90 	vmov	s9, r3
 801b42a:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b42e:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b432:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b436:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
  *sum += *input_0++ * filter_1;
 801b43a:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b43e:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b442:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
  *sum += *input_0++ * filter_2;
 801b446:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b44a:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b44e:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
  *sum += *input_0++ * filter_3;
 801b452:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b456:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b45a:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
        mac_1row_4col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b45e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801b462:	ee07 3a90 	vmov	s15, r3
 801b466:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b46a:	f996 3002 	ldrsb.w	r3, [r6, #2]
 801b46e:	ee03 3a90 	vmov	s7, r3
 801b472:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b476:	f995 3002 	ldrsb.w	r3, [r5, #2]
 801b47a:	ee04 3a10 	vmov	s8, r3
 801b47e:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b482:	f994 3002 	ldrsb.w	r3, [r4, #2]
 801b486:	ee04 3a90 	vmov	s9, r3
 801b48a:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b48e:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b492:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b496:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_1;
 801b49a:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b49e:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b4a2:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_2;
 801b4a6:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b4aa:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b4ae:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_3;
 801b4b2:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b4b6:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b4ba:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
        mac_1row_4col_fp_IOHW_forint8w(&sum[2], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b4be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801b4c2:	ee07 3a90 	vmov	s15, r3
 801b4c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b4ca:	f996 3003 	ldrsb.w	r3, [r6, #3]
 801b4ce:	ee03 3a90 	vmov	s7, r3
 801b4d2:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b4d6:	f995 3003 	ldrsb.w	r3, [r5, #3]
 801b4da:	ee04 3a10 	vmov	s8, r3
 801b4de:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b4e2:	f994 3003 	ldrsb.w	r3, [r4, #3]
 801b4e6:	ee04 3a90 	vmov	s9, r3
 801b4ea:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b4ee:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b4f2:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b4f6:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_1;
 801b4fa:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b4fe:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b502:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_2;
 801b506:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b50a:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b50e:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_3;
 801b512:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b516:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b51a:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
        mac_1row_4col_fp_IOHW_forint8w(&sum[3], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b51e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 801b522:	ee07 3a90 	vmov	s15, r3
 801b526:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b52a:	f996 3004 	ldrsb.w	r3, [r6, #4]
 801b52e:	ee03 3a90 	vmov	s7, r3
 801b532:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b536:	f995 3004 	ldrsb.w	r3, [r5, #4]
 801b53a:	ee04 3a10 	vmov	s8, r3
 801b53e:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b542:	f994 3004 	ldrsb.w	r3, [r4, #4]
 801b546:	ee04 3a90 	vmov	s9, r3
 801b54a:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b54e:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b552:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b556:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_1;
 801b55a:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b55e:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b562:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_2;
 801b566:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b56a:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b56e:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_3;
 801b572:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b576:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b57a:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
        mac_1row_4col_fp_IOHW_forint8w(&sum[4], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b57e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801b582:	ee07 3a90 	vmov	s15, r3
 801b586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b58a:	f996 3005 	ldrsb.w	r3, [r6, #5]
 801b58e:	ee03 3a90 	vmov	s7, r3
 801b592:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b596:	f995 3005 	ldrsb.w	r3, [r5, #5]
 801b59a:	ee04 3a10 	vmov	s8, r3
 801b59e:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b5a2:	f994 3005 	ldrsb.w	r3, [r4, #5]
 801b5a6:	ee04 3a90 	vmov	s9, r3
 801b5aa:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b5ae:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b5b2:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b5b6:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_1;
 801b5ba:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b5be:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b5c2:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_2;
 801b5c6:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b5ca:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b5ce:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_3;
 801b5d2:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b5d6:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b5da:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
        mac_1row_4col_fp_IOHW_forint8w(&sum[5], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b5de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b5e2:	ee07 3a90 	vmov	s15, r3
 801b5e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b5ea:	f996 3006 	ldrsb.w	r3, [r6, #6]
 801b5ee:	ee03 3a90 	vmov	s7, r3
 801b5f2:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b5f6:	f995 3006 	ldrsb.w	r3, [r5, #6]
 801b5fa:	ee04 3a10 	vmov	s8, r3
 801b5fe:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b602:	f994 3006 	ldrsb.w	r3, [r4, #6]
 801b606:	ee04 3a90 	vmov	s9, r3
 801b60a:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b60e:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b612:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b616:	edcd 7a1a 	vstr	s15, [sp, #104]	@ 0x68
  *sum += *input_0++ * filter_1;
 801b61a:	ee63 3a86 	vmul.f32	s7, s7, s12
 801b61e:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801b622:	edcd 7a1a 	vstr	s15, [sp, #104]	@ 0x68
  *sum += *input_0++ * filter_2;
 801b626:	ee24 4a26 	vmul.f32	s8, s8, s13
 801b62a:	ee77 7a84 	vadd.f32	s15, s15, s8
 801b62e:	edcd 7a1a 	vstr	s15, [sp, #104]	@ 0x68
  *sum += *input_0++ * filter_3;
 801b632:	ee64 4a87 	vmul.f32	s9, s9, s14
 801b636:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801b63a:	edcd 7a1a 	vstr	s15, [sp, #104]	@ 0x68
        mac_1row_4col_fp_IOHW_forint8w(&sum[6], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b63e:	f107 0b08 	add.w	fp, r7, #8
 801b642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b646:	ee07 3a90 	vmov	s15, r3
 801b64a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b64e:	f106 0708 	add.w	r7, r6, #8
 801b652:	f996 3007 	ldrsb.w	r3, [r6, #7]
 801b656:	ee03 3a90 	vmov	s7, r3
 801b65a:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801b65e:	f105 0608 	add.w	r6, r5, #8
 801b662:	f995 3007 	ldrsb.w	r3, [r5, #7]
 801b666:	ee04 3a10 	vmov	s8, r3
 801b66a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 801b66e:	f104 0508 	add.w	r5, r4, #8
 801b672:	f994 3007 	ldrsb.w	r3, [r4, #7]
 801b676:	ee04 3a90 	vmov	s9, r3
 801b67a:	eef8 4ae4 	vcvt.f32.s32	s9, s9
  *sum += *input_0++ * filter_0;
 801b67e:	ee67 7a85 	vmul.f32	s15, s15, s10
 801b682:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801b686:	edcd 7a1b 	vstr	s15, [sp, #108]	@ 0x6c
  *sum += *input_0++ * filter_1;
 801b68a:	ee23 6a86 	vmul.f32	s12, s7, s12
 801b68e:	ee77 7a86 	vadd.f32	s15, s15, s12
 801b692:	edcd 7a1b 	vstr	s15, [sp, #108]	@ 0x6c
  *sum += *input_0++ * filter_2;
 801b696:	ee64 6a26 	vmul.f32	s13, s8, s13
 801b69a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801b69e:	edcd 7a1b 	vstr	s15, [sp, #108]	@ 0x6c
  *sum += *input_0++ * filter_3;
 801b6a2:	ee24 7a87 	vmul.f32	s14, s9, s14
 801b6a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b6aa:	edcd 7a1b 	vstr	s15, [sp, #108]	@ 0x6c
        mac_1row_4col_fp_IOHW_forint8w(&sum[7], input_0, filter_0, filter_1, filter_2, filter_3);

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_1row8col(out_0, sum, output_activation_min, output_activation_max);
 801b6ae:	eef0 0a68 	vmov.f32	s1, s17
 801b6b2:	eeb0 0a48 	vmov.f32	s0, s16
 801b6b6:	a914      	add	r1, sp, #80	@ 0x50
 801b6b8:	4650      	mov	r0, sl
 801b6ba:	f7fe f832 	bl	8019722 <assign_sum_to_pointwise_output_1row8col>
        out_0 += 8;
 801b6be:	f10a 0a20 	add.w	sl, sl, #32
      while (col_count_div8--) {
 801b6c2:	4643      	mov	r3, r8
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b6c4:	462c      	mov	r4, r5
 801b6c6:	4635      	mov	r5, r6
 801b6c8:	463e      	mov	r6, r7
 801b6ca:	465f      	mov	r7, fp
      while (col_count_div8--) {
 801b6cc:	f103 38ff 	add.w	r8, r3, #4294967295	@ 0xffffffff
 801b6d0:	fa1f f888 	uxth.w	r8, r8
 801b6d4:	2b00      	cmp	r3, #0
 801b6d6:	f47f ae53 	bne.w	801b380 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x9a4>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801b6da:	9a04      	ldr	r2, [sp, #16]
 801b6dc:	9805      	ldr	r0, [sp, #20]
 801b6de:	3204      	adds	r2, #4
 801b6e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b6e2:	4293      	cmp	r3, r2
 801b6e4:	dd23      	ble.n	801b72e <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0xd52>
      float* out_0 = &output_data[(num_elements - leftover_elements) * output_depth];
 801b6e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b6e8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801b6ea:	eba3 0901 	sub.w	r9, r3, r1
 801b6ee:	9b03      	ldr	r3, [sp, #12]
 801b6f0:	fb09 fa03 	mul.w	sl, r9, r3
 801b6f4:	9b44      	ldr	r3, [sp, #272]	@ 0x110
 801b6f6:	eb03 0a8a 	add.w	sl, r3, sl, lsl #2
      const float* input_0 = &input_data[(num_elements - leftover_elements) * input_depth + i_ch_in];
 801b6fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b6fc:	fb03 2909 	mla	r9, r3, r9, r2
 801b700:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b702:	eb03 0989 	add.w	r9, r3, r9, lsl #2
      const int8_t* filter_0_int8 = &filter_sram[i_ch_in * first_k_channel];
 801b706:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 801b708:	fb02 3400 	mla	r4, r2, r0, r3
      const int8_t* filter_1_int8 = &filter_sram[(i_ch_in + 1) * first_k_channel];
 801b70c:	1c56      	adds	r6, r2, #1
 801b70e:	fb02 0700 	mla	r7, r2, r0, r0
 801b712:	441f      	add	r7, r3
      const int8_t* filter_2_int8 = &filter_sram[(i_ch_in + 2) * first_k_channel];
 801b714:	1c95      	adds	r5, r2, #2
 801b716:	fb05 3b00 	mla	fp, r5, r0, r3
      const int8_t* filter_3_int8 = &filter_sram[(i_ch_in + 3) * first_k_channel];
 801b71a:	1cd1      	adds	r1, r2, #3
 801b71c:	fb01 3800 	mla	r8, r1, r0, r3
      uint16_t col_count_div8 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 3;
 801b720:	08c3      	lsrs	r3, r0, #3
      while (col_count_div8--) {
 801b722:	9604      	str	r6, [sp, #16]
 801b724:	9505      	str	r5, [sp, #20]
 801b726:	9106      	str	r1, [sp, #24]
 801b728:	9207      	str	r2, [sp, #28]
 801b72a:	9008      	str	r0, [sp, #32]
 801b72c:	e60c      	b.n	801b348 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0x96c>
      }
    }

    leftover_elements--;
 801b72e:	f8dd e024 	ldr.w	lr, [sp, #36]	@ 0x24
 801b732:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
  while (leftover_elements) {
 801b736:	f1be 0f00 	cmp.w	lr, #0
 801b73a:	d003      	beq.n	801b744 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0xd68>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801b73c:	2200      	movs	r2, #0
 801b73e:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 801b742:	e7cd      	b.n	801b6e0 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_8innercol+0xd04>
  }

  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801b744:	2000      	movs	r0, #0
 801b746:	b035      	add	sp, #212	@ 0xd4
 801b748:	ecbd 8b02 	vpop	{d8}
 801b74c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801b750 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol>:
tinyengine_status_fp pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol(const float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_sram, const int8_t* filter_flash, const uint16_t first_k_channel, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches) {
 801b750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b754:	ed2d 8b02 	vpush	{d8}
 801b758:	b0a7      	sub	sp, #156	@ 0x9c
 801b75a:	900d      	str	r0, [sp, #52]	@ 0x34
 801b75c:	930a      	str	r3, [sp, #40]	@ 0x28
 801b75e:	f8bd 20d0 	ldrh.w	r2, [sp, #208]	@ 0xd0
 801b762:	f8bd 50e4 	ldrh.w	r5, [sp, #228]	@ 0xe4
 801b766:	950b      	str	r5, [sp, #44]	@ 0x2c
 801b768:	eeb0 8a40 	vmov.f32	s16, s0
 801b76c:	eef0 8a60 	vmov.f32	s17, s1
  (void) input_height;
  (void) input_width;

  int i_element;
  const int num_elements = output_height * output_width;
 801b770:	f8bd 30dc 	ldrh.w	r3, [sp, #220]	@ 0xdc
 801b774:	f8bd 10e0 	ldrh.w	r1, [sp, #224]	@ 0xe0
 801b778:	fb01 f403 	mul.w	r4, r1, r3
 801b77c:	9415      	str	r4, [sp, #84]	@ 0x54

  /* Initialize output data as 0 (assume bias == NULL) */
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801b77e:	2300      	movs	r3, #0
 801b780:	9e36      	ldr	r6, [sp, #216]	@ 0xd8
 801b782:	e004      	b.n	801b78e <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x3e>
    output_data[i_element] = 0;
 801b784:	eb06 0183 	add.w	r1, r6, r3, lsl #2
 801b788:	2000      	movs	r0, #0
 801b78a:	6008      	str	r0, [r1, #0]
  for(i_element = 0; i_element < output_depth*num_elements; i_element++) {
 801b78c:	3301      	adds	r3, #1
 801b78e:	fb04 f105 	mul.w	r1, r4, r5
 801b792:	4299      	cmp	r1, r3
 801b794:	dcf6      	bgt.n	801b784 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x34>
  }

  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801b796:	f04f 0e00 	mov.w	lr, #0
 801b79a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801b79c:	920c      	str	r2, [sp, #48]	@ 0x30
 801b79e:	f8dd c02c 	ldr.w	ip, [sp, #44]	@ 0x2c
 801b7a2:	e1db      	b.n	801bb5c <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x40c>

      /* Compute weights in SRAM */
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
      while (col_count_div4--) {
        /* Initialize partial sum (assume bias == NULL) */
        float sum[16] = {};
 801b7a4:	f10d 0a58 	add.w	sl, sp, #88	@ 0x58
 801b7a8:	2240      	movs	r2, #64	@ 0x40
 801b7aa:	2100      	movs	r1, #0
 801b7ac:	4650      	mov	r0, sl
 801b7ae:	f008 f939 	bl	8023a24 <memset>

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b7b2:	f998 3000 	ldrsb.w	r3, [r8]
 801b7b6:	ee00 3a10 	vmov	s0, r3
 801b7ba:	f995 3000 	ldrsb.w	r3, [r5]
 801b7be:	ee00 3a90 	vmov	s1, r3
 801b7c2:	f997 3000 	ldrsb.w	r3, [r7]
 801b7c6:	ee01 3a10 	vmov	s2, r3
 801b7ca:	f996 3000 	ldrsb.w	r3, [r6]
 801b7ce:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[0], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801b7d2:	9400      	str	r4, [sp, #0]
 801b7d4:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801b7d8:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801b7dc:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801b7e0:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801b7e4:	9b03      	ldr	r3, [sp, #12]
 801b7e6:	465a      	mov	r2, fp
 801b7e8:	4649      	mov	r1, r9
 801b7ea:	4650      	mov	r0, sl
 801b7ec:	f7fd fc47 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b7f0:	f998 2001 	ldrsb.w	r2, [r8, #1]
 801b7f4:	ee00 2a10 	vmov	s0, r2
 801b7f8:	f995 2001 	ldrsb.w	r2, [r5, #1]
 801b7fc:	ee00 2a90 	vmov	s1, r2
 801b800:	f997 2001 	ldrsb.w	r2, [r7, #1]
 801b804:	ee01 2a10 	vmov	s2, r2
 801b808:	f996 2001 	ldrsb.w	r2, [r6, #1]
 801b80c:	ee01 2a90 	vmov	s3, r2
        mac_4row_4col_fp_IOHW_forint8w(&sum[4], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801b810:	9400      	str	r4, [sp, #0]
 801b812:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801b816:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801b81a:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801b81e:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801b822:	9b03      	ldr	r3, [sp, #12]
 801b824:	465a      	mov	r2, fp
 801b826:	4649      	mov	r1, r9
 801b828:	a81a      	add	r0, sp, #104	@ 0x68
 801b82a:	f7fd fc28 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b82e:	f998 2002 	ldrsb.w	r2, [r8, #2]
 801b832:	ee00 2a10 	vmov	s0, r2
 801b836:	f995 2002 	ldrsb.w	r2, [r5, #2]
 801b83a:	ee00 2a90 	vmov	s1, r2
 801b83e:	f997 2002 	ldrsb.w	r2, [r7, #2]
 801b842:	ee01 2a10 	vmov	s2, r2
 801b846:	f996 2002 	ldrsb.w	r2, [r6, #2]
 801b84a:	ee01 2a90 	vmov	s3, r2
        mac_4row_4col_fp_IOHW_forint8w(&sum[8], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801b84e:	9400      	str	r4, [sp, #0]
 801b850:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801b854:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801b858:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801b85c:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801b860:	9b03      	ldr	r3, [sp, #12]
 801b862:	465a      	mov	r2, fp
 801b864:	4649      	mov	r1, r9
 801b866:	a81e      	add	r0, sp, #120	@ 0x78
 801b868:	f7fd fc09 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b86c:	f108 0204 	add.w	r2, r8, #4
 801b870:	9209      	str	r2, [sp, #36]	@ 0x24
 801b872:	f998 1003 	ldrsb.w	r1, [r8, #3]
 801b876:	ee00 1a10 	vmov	s0, r1
 801b87a:	f105 0804 	add.w	r8, r5, #4
 801b87e:	f995 1003 	ldrsb.w	r1, [r5, #3]
 801b882:	ee00 1a90 	vmov	s1, r1
 801b886:	1d3d      	adds	r5, r7, #4
 801b888:	f997 1003 	ldrsb.w	r1, [r7, #3]
 801b88c:	ee01 1a10 	vmov	s2, r1
 801b890:	1d37      	adds	r7, r6, #4
 801b892:	f996 1003 	ldrsb.w	r1, [r6, #3]
 801b896:	ee01 1a90 	vmov	s3, r1
        mac_4row_4col_fp_IOHW_forint8w(&sum[12], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801b89a:	9400      	str	r4, [sp, #0]
 801b89c:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801b8a0:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801b8a4:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801b8a8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801b8ac:	9b03      	ldr	r3, [sp, #12]
 801b8ae:	465a      	mov	r2, fp
 801b8b0:	4649      	mov	r1, r9
 801b8b2:	a822      	add	r0, sp, #136	@ 0x88
 801b8b4:	f7fd fbe3 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_4row4col(out_0, out_1, out_2, out_3, sum, output_activation_min, output_activation_max);
 801b8b8:	f8cd a000 	str.w	sl, [sp]
 801b8bc:	eef0 0a68 	vmov.f32	s1, s17
 801b8c0:	eeb0 0a48 	vmov.f32	s0, s16
 801b8c4:	9b05      	ldr	r3, [sp, #20]
 801b8c6:	9a04      	ldr	r2, [sp, #16]
 801b8c8:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801b8cc:	4651      	mov	r1, sl
 801b8ce:	9e06      	ldr	r6, [sp, #24]
 801b8d0:	4630      	mov	r0, r6
 801b8d2:	f7fd ffd7 	bl	8019884 <assign_sum_to_pointwise_output_4row4col>
        out_0 += 4; out_1 += 4; out_2 += 4; out_3 += 4;
 801b8d6:	4630      	mov	r0, r6
 801b8d8:	3010      	adds	r0, #16
 801b8da:	9006      	str	r0, [sp, #24]
 801b8dc:	4651      	mov	r1, sl
 801b8de:	3110      	adds	r1, #16
 801b8e0:	9107      	str	r1, [sp, #28]
 801b8e2:	9a04      	ldr	r2, [sp, #16]
 801b8e4:	3210      	adds	r2, #16
 801b8e6:	9204      	str	r2, [sp, #16]
 801b8e8:	9b05      	ldr	r3, [sp, #20]
 801b8ea:	3310      	adds	r3, #16
 801b8ec:	9305      	str	r3, [sp, #20]
      while (col_count_div4--) {
 801b8ee:	9b08      	ldr	r3, [sp, #32]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b8f0:	463e      	mov	r6, r7
 801b8f2:	462f      	mov	r7, r5
 801b8f4:	4645      	mov	r5, r8
 801b8f6:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
      while (col_count_div4--) {
 801b8fa:	1e5a      	subs	r2, r3, #1
 801b8fc:	b292      	uxth	r2, r2
 801b8fe:	9208      	str	r2, [sp, #32]
 801b900:	2b00      	cmp	r3, #0
 801b902:	f47f af4f 	bne.w	801b7a4 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x54>
      }

      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 801b906:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b908:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801b90a:	f8dd e044 	ldr.w	lr, [sp, #68]	@ 0x44
 801b90e:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 801b912:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801b914:	f8dd c050 	ldr.w	ip, [sp, #80]	@ 0x50
 801b918:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b91a:	ebac 0303 	sub.w	r3, ip, r3
 801b91e:	9d33      	ldr	r5, [sp, #204]	@ 0xcc
 801b920:	fb0a 5803 	mla	r8, sl, r3, r5
      filter_1_int8 = &filter_flash[(i_ch_in + 1) * (output_depth - first_k_channel)];
 801b924:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801b926:	fb03 5706 	mla	r7, r3, r6, r5
      filter_2_int8 = &filter_flash[(i_ch_in + 2) * (output_depth - first_k_channel)];
 801b92a:	fb03 5602 	mla	r6, r3, r2, r5
      filter_3_int8 = &filter_flash[(i_ch_in + 3) * (output_depth - first_k_channel)];
 801b92e:	fb03 5501 	mla	r5, r3, r1, r5

      /* Compute weights in FLASH */
      col_count_div4 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 2;
 801b932:	f3c3 038f 	ubfx	r3, r3, #2, #16
      while (col_count_div4--) {
 801b936:	f8cd e038 	str.w	lr, [sp, #56]	@ 0x38
 801b93a:	f8cd a03c 	str.w	sl, [sp, #60]	@ 0x3c
 801b93e:	9010      	str	r0, [sp, #64]	@ 0x40
 801b940:	f8cd c044 	str.w	ip, [sp, #68]	@ 0x44
 801b944:	e0aa      	b.n	801ba9c <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x34c>
        /* Initialize partial sum (assume bias == NULL) */
        float sum[16] = {};
 801b946:	f10d 0a58 	add.w	sl, sp, #88	@ 0x58
 801b94a:	2240      	movs	r2, #64	@ 0x40
 801b94c:	2100      	movs	r1, #0
 801b94e:	4650      	mov	r0, sl
 801b950:	f008 f868 	bl	8023a24 <memset>

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b954:	f998 3000 	ldrsb.w	r3, [r8]
 801b958:	ee00 3a10 	vmov	s0, r3
 801b95c:	f997 3000 	ldrsb.w	r3, [r7]
 801b960:	ee00 3a90 	vmov	s1, r3
 801b964:	f996 3000 	ldrsb.w	r3, [r6]
 801b968:	ee01 3a10 	vmov	s2, r3
 801b96c:	f995 3000 	ldrsb.w	r3, [r5]
 801b970:	ee01 3a90 	vmov	s3, r3
        mac_4row_4col_fp_IOHW_forint8w(&sum[0], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801b974:	9400      	str	r4, [sp, #0]
 801b976:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801b97a:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801b97e:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801b982:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801b986:	9b03      	ldr	r3, [sp, #12]
 801b988:	465a      	mov	r2, fp
 801b98a:	4649      	mov	r1, r9
 801b98c:	4650      	mov	r0, sl
 801b98e:	f7fd fb76 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b992:	f998 2001 	ldrsb.w	r2, [r8, #1]
 801b996:	ee00 2a10 	vmov	s0, r2
 801b99a:	f997 2001 	ldrsb.w	r2, [r7, #1]
 801b99e:	ee00 2a90 	vmov	s1, r2
 801b9a2:	f996 2001 	ldrsb.w	r2, [r6, #1]
 801b9a6:	ee01 2a10 	vmov	s2, r2
 801b9aa:	f995 2001 	ldrsb.w	r2, [r5, #1]
 801b9ae:	ee01 2a90 	vmov	s3, r2
        mac_4row_4col_fp_IOHW_forint8w(&sum[4], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801b9b2:	9400      	str	r4, [sp, #0]
 801b9b4:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801b9b8:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801b9bc:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801b9c0:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801b9c4:	9b03      	ldr	r3, [sp, #12]
 801b9c6:	465a      	mov	r2, fp
 801b9c8:	4649      	mov	r1, r9
 801b9ca:	a81a      	add	r0, sp, #104	@ 0x68
 801b9cc:	f7fd fb57 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801b9d0:	f998 2002 	ldrsb.w	r2, [r8, #2]
 801b9d4:	ee00 2a10 	vmov	s0, r2
 801b9d8:	f997 2002 	ldrsb.w	r2, [r7, #2]
 801b9dc:	ee00 2a90 	vmov	s1, r2
 801b9e0:	f996 2002 	ldrsb.w	r2, [r6, #2]
 801b9e4:	ee01 2a10 	vmov	s2, r2
 801b9e8:	f995 2002 	ldrsb.w	r2, [r5, #2]
 801b9ec:	ee01 2a90 	vmov	s3, r2
        mac_4row_4col_fp_IOHW_forint8w(&sum[8], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801b9f0:	9400      	str	r4, [sp, #0]
 801b9f2:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801b9f6:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801b9fa:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801b9fe:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801ba02:	9b03      	ldr	r3, [sp, #12]
 801ba04:	465a      	mov	r2, fp
 801ba06:	4649      	mov	r1, r9
 801ba08:	a81e      	add	r0, sp, #120	@ 0x78
 801ba0a:	f7fd fb38 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ba0e:	f108 0204 	add.w	r2, r8, #4
 801ba12:	9209      	str	r2, [sp, #36]	@ 0x24
 801ba14:	f998 1003 	ldrsb.w	r1, [r8, #3]
 801ba18:	ee00 1a10 	vmov	s0, r1
 801ba1c:	f107 0804 	add.w	r8, r7, #4
 801ba20:	f997 1003 	ldrsb.w	r1, [r7, #3]
 801ba24:	ee00 1a90 	vmov	s1, r1
 801ba28:	1d37      	adds	r7, r6, #4
 801ba2a:	f996 1003 	ldrsb.w	r1, [r6, #3]
 801ba2e:	ee01 1a10 	vmov	s2, r1
 801ba32:	1d2e      	adds	r6, r5, #4
 801ba34:	f995 1003 	ldrsb.w	r1, [r5, #3]
 801ba38:	ee01 1a90 	vmov	s3, r1
        mac_4row_4col_fp_IOHW_forint8w(&sum[12], input_0, input_1, input_2, input_3, filter_0, filter_1, filter_2, filter_3);
 801ba3c:	9400      	str	r4, [sp, #0]
 801ba3e:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 801ba42:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 801ba46:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 801ba4a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801ba4e:	9b03      	ldr	r3, [sp, #12]
 801ba50:	465a      	mov	r2, fp
 801ba52:	4649      	mov	r1, r9
 801ba54:	a822      	add	r0, sp, #136	@ 0x88
 801ba56:	f7fd fb12 	bl	801907e <mac_4row_4col_fp_IOHW_forint8w>

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_4row4col(out_0, out_1, out_2, out_3, sum, output_activation_min, output_activation_max);
 801ba5a:	f8cd a000 	str.w	sl, [sp]
 801ba5e:	eef0 0a68 	vmov.f32	s1, s17
 801ba62:	eeb0 0a48 	vmov.f32	s0, s16
 801ba66:	9b05      	ldr	r3, [sp, #20]
 801ba68:	9a04      	ldr	r2, [sp, #16]
 801ba6a:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801ba6e:	4651      	mov	r1, sl
 801ba70:	9d06      	ldr	r5, [sp, #24]
 801ba72:	4628      	mov	r0, r5
 801ba74:	f7fd ff06 	bl	8019884 <assign_sum_to_pointwise_output_4row4col>
        out_0 += 4; out_1 += 4; out_2 += 4; out_3 += 4;
 801ba78:	4628      	mov	r0, r5
 801ba7a:	3010      	adds	r0, #16
 801ba7c:	9006      	str	r0, [sp, #24]
 801ba7e:	4651      	mov	r1, sl
 801ba80:	3110      	adds	r1, #16
 801ba82:	9107      	str	r1, [sp, #28]
 801ba84:	9a04      	ldr	r2, [sp, #16]
 801ba86:	3210      	adds	r2, #16
 801ba88:	9204      	str	r2, [sp, #16]
 801ba8a:	9b05      	ldr	r3, [sp, #20]
 801ba8c:	3310      	adds	r3, #16
 801ba8e:	9305      	str	r3, [sp, #20]
      while (col_count_div4--) {
 801ba90:	9b08      	ldr	r3, [sp, #32]
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801ba92:	4635      	mov	r5, r6
 801ba94:	463e      	mov	r6, r7
 801ba96:	4647      	mov	r7, r8
 801ba98:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
      while (col_count_div4--) {
 801ba9c:	1e5a      	subs	r2, r3, #1
 801ba9e:	b292      	uxth	r2, r2
 801baa0:	9208      	str	r2, [sp, #32]
 801baa2:	2b00      	cmp	r3, #0
 801baa4:	f47f af4f 	bne.w	801b946 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x1f6>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801baa8:	f8dd e038 	ldr.w	lr, [sp, #56]	@ 0x38
 801baac:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 801bab0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801bab2:	f8dd c044 	ldr.w	ip, [sp, #68]	@ 0x44
 801bab6:	f10a 0a04 	add.w	sl, sl, #4
 801baba:	4550      	cmp	r0, sl
 801babc:	dd4c      	ble.n	801bb58 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x408>
      float* out_0 = &output_data[i_element * output_depth];
 801babe:	fb0e f30c 	mul.w	r3, lr, ip
 801bac2:	9a36      	ldr	r2, [sp, #216]	@ 0xd8
 801bac4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801bac8:	9306      	str	r3, [sp, #24]
      float* out_1 = &output_data[(i_element + 1) * output_depth];
 801baca:	fb0e c30c 	mla	r3, lr, ip, ip
 801bace:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801bad2:	9307      	str	r3, [sp, #28]
      float* out_2 = &output_data[(i_element + 2) * output_depth];
 801bad4:	f10e 0302 	add.w	r3, lr, #2
 801bad8:	fb03 f20c 	mul.w	r2, r3, ip
 801badc:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 801bade:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801bae2:	9204      	str	r2, [sp, #16]
      float* out_3 = &output_data[(i_element + 3) * output_depth];
 801bae4:	f10e 0403 	add.w	r4, lr, #3
 801bae8:	fb04 f20c 	mul.w	r2, r4, ip
 801baec:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801baf0:	9205      	str	r2, [sp, #20]
      const float* input_0 = &input_data[i_element * input_depth + i_ch_in];
 801baf2:	fb0e a200 	mla	r2, lr, r0, sl
 801baf6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801baf8:	eb01 0982 	add.w	r9, r1, r2, lsl #2
      const float* input_1 = &input_data[(i_element + 1) * input_depth + i_ch_in];
 801bafc:	fb0e 0200 	mla	r2, lr, r0, r0
 801bb00:	4452      	add	r2, sl
 801bb02:	eb01 0b82 	add.w	fp, r1, r2, lsl #2
      const float* input_2 = &input_data[(i_element + 2) * input_depth + i_ch_in];
 801bb06:	fb00 a303 	mla	r3, r0, r3, sl
 801bb0a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801bb0e:	9303      	str	r3, [sp, #12]
      const float* input_3 = &input_data[(i_element + 3) * input_depth + i_ch_in];
 801bb10:	fb00 a404 	mla	r4, r0, r4, sl
 801bb14:	eb01 0484 	add.w	r4, r1, r4, lsl #2
      const int8_t* filter_0_int8 = &filter_sram[i_ch_in * first_k_channel];
 801bb18:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 801bb1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801bb1c:	fb0a 2803 	mla	r8, sl, r3, r2
      const int8_t* filter_1_int8 = &filter_sram[(i_ch_in + 1) * first_k_channel];
 801bb20:	f10a 0201 	add.w	r2, sl, #1
 801bb24:	920e      	str	r2, [sp, #56]	@ 0x38
 801bb26:	fb0a 3503 	mla	r5, sl, r3, r3
 801bb2a:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 801bb2c:	4415      	add	r5, r2
      const int8_t* filter_2_int8 = &filter_sram[(i_ch_in + 2) * first_k_channel];
 801bb2e:	f10a 0202 	add.w	r2, sl, #2
 801bb32:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 801bb34:	fb02 1703 	mla	r7, r2, r3, r1
      const int8_t* filter_3_int8 = &filter_sram[(i_ch_in + 3) * first_k_channel];
 801bb38:	f10a 0103 	add.w	r1, sl, #3
 801bb3c:	9e32      	ldr	r6, [sp, #200]	@ 0xc8
 801bb3e:	fb01 6603 	mla	r6, r1, r3, r6
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
 801bb42:	089b      	lsrs	r3, r3, #2
      while (col_count_div4--) {
 801bb44:	920f      	str	r2, [sp, #60]	@ 0x3c
 801bb46:	9110      	str	r1, [sp, #64]	@ 0x40
 801bb48:	f8cd e044 	str.w	lr, [sp, #68]	@ 0x44
 801bb4c:	f8cd a048 	str.w	sl, [sp, #72]	@ 0x48
 801bb50:	9013      	str	r0, [sp, #76]	@ 0x4c
 801bb52:	f8cd c050 	str.w	ip, [sp, #80]	@ 0x50
 801bb56:	e6d0      	b.n	801b8fa <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x1aa>
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801bb58:	f10e 0e04 	add.w	lr, lr, #4
 801bb5c:	4673      	mov	r3, lr
 801bb5e:	f1be 0f00 	cmp.w	lr, #0
 801bb62:	db0a      	blt.n	801bb7a <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x42a>
 801bb64:	109b      	asrs	r3, r3, #2
 801bb66:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801bb68:	4611      	mov	r1, r2
 801bb6a:	2a00      	cmp	r2, #0
 801bb6c:	db08      	blt.n	801bb80 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x430>
 801bb6e:	ebb3 0fa1 	cmp.w	r3, r1, asr #2
 801bb72:	da07      	bge.n	801bb84 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x434>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801bb74:	2100      	movs	r1, #0
 801bb76:	468a      	mov	sl, r1
 801bb78:	e79f      	b.n	801baba <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x36a>
  for (i_element = 0; i_element/4 < num_elements/4; i_element+=4) {
 801bb7a:	f10e 0303 	add.w	r3, lr, #3
 801bb7e:	e7f1      	b.n	801bb64 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x414>
 801bb80:	1cd1      	adds	r1, r2, #3
 801bb82:	e7f4      	b.n	801bb6e <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x41e>
      }
    }
  }

  /* Handle left-over part */
  int leftover_elements = num_elements & 0x3;
 801bb84:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801bb86:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801bb88:	f003 0603 	and.w	r6, r3, #3

  while (leftover_elements) {
 801bb8c:	46b6      	mov	lr, r6
 801bb8e:	f8dd 80cc 	ldr.w	r8, [sp, #204]	@ 0xcc
 801bb92:	4693      	mov	fp, r2
 801bb94:	e224      	b.n	801bfe0 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x890>

      /* Compute weights in SRAM */
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
      while (col_count_div4--) {
        /* Initialize partial sum (assume bias == NULL) */
        float sum[4] = {};
 801bb96:	2200      	movs	r2, #0
 801bb98:	9216      	str	r2, [sp, #88]	@ 0x58
 801bb9a:	9217      	str	r2, [sp, #92]	@ 0x5c
 801bb9c:	9218      	str	r2, [sp, #96]	@ 0x60
 801bb9e:	9219      	str	r2, [sp, #100]	@ 0x64

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801bba0:	f99c 2000 	ldrsb.w	r2, [ip]
 801bba4:	ee07 2a90 	vmov	s15, r2
 801bba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801bbac:	f990 2000 	ldrsb.w	r2, [r0]
 801bbb0:	ee06 2a10 	vmov	s12, r2
 801bbb4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 801bbb8:	f991 2000 	ldrsb.w	r2, [r1]
 801bbbc:	ee06 2a90 	vmov	s13, r2
 801bbc0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801bbc4:	f993 2000 	ldrsb.w	r2, [r3]
 801bbc8:	ee07 2a10 	vmov	s14, r2
 801bbcc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_0++ * filter_0;
 801bbd0:	ed94 4a00 	vldr	s8, [r4]
 801bbd4:	ee67 7a84 	vmul.f32	s15, s15, s8
 801bbd8:	eddf 4a70 	vldr	s9, [pc, #448]	@ 801bd9c <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x64c>
 801bbdc:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801bbe0:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_1;
 801bbe4:	ed94 5a01 	vldr	s10, [r4, #4]
 801bbe8:	ee26 6a05 	vmul.f32	s12, s12, s10
 801bbec:	ee77 7a86 	vadd.f32	s15, s15, s12
 801bbf0:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_2;
 801bbf4:	edd4 5a02 	vldr	s11, [r4, #8]
 801bbf8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801bbfc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801bc00:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_3;
 801bc04:	ed94 6a03 	vldr	s12, [r4, #12]
 801bc08:	ee27 7a06 	vmul.f32	s14, s14, s12
 801bc0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801bc10:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
        mac_1row_4col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801bc14:	f99c 2001 	ldrsb.w	r2, [ip, #1]
 801bc18:	ee07 2a90 	vmov	s15, r2
 801bc1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801bc20:	f990 2001 	ldrsb.w	r2, [r0, #1]
 801bc24:	ee03 2a90 	vmov	s7, r2
 801bc28:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801bc2c:	f991 2001 	ldrsb.w	r2, [r1, #1]
 801bc30:	ee06 2a90 	vmov	s13, r2
 801bc34:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801bc38:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801bc3c:	ee07 2a10 	vmov	s14, r2
 801bc40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_0++ * filter_0;
 801bc44:	ee67 7a84 	vmul.f32	s15, s15, s8
 801bc48:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801bc4c:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_1;
 801bc50:	ee63 3a85 	vmul.f32	s7, s7, s10
 801bc54:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801bc58:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_2;
 801bc5c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801bc60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801bc64:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_3;
 801bc68:	ee27 7a06 	vmul.f32	s14, s14, s12
 801bc6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801bc70:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
        mac_1row_4col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801bc74:	f99c 2002 	ldrsb.w	r2, [ip, #2]
 801bc78:	ee07 2a90 	vmov	s15, r2
 801bc7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801bc80:	f990 2002 	ldrsb.w	r2, [r0, #2]
 801bc84:	ee03 2a90 	vmov	s7, r2
 801bc88:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801bc8c:	f991 2002 	ldrsb.w	r2, [r1, #2]
 801bc90:	ee06 2a90 	vmov	s13, r2
 801bc94:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801bc98:	f993 2002 	ldrsb.w	r2, [r3, #2]
 801bc9c:	ee07 2a10 	vmov	s14, r2
 801bca0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_0++ * filter_0;
 801bca4:	ee67 7a84 	vmul.f32	s15, s15, s8
 801bca8:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801bcac:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_1;
 801bcb0:	ee63 3a85 	vmul.f32	s7, s7, s10
 801bcb4:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801bcb8:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_2;
 801bcbc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801bcc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801bcc4:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_3;
 801bcc8:	ee27 7a06 	vmul.f32	s14, s14, s12
 801bccc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801bcd0:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
        mac_1row_4col_fp_IOHW_forint8w(&sum[2], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801bcd4:	f10c 0704 	add.w	r7, ip, #4
 801bcd8:	f99c 2003 	ldrsb.w	r2, [ip, #3]
 801bcdc:	ee07 2a90 	vmov	s15, r2
 801bce0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801bce4:	f100 0804 	add.w	r8, r0, #4
 801bce8:	f990 2003 	ldrsb.w	r2, [r0, #3]
 801bcec:	ee03 2a90 	vmov	s7, r2
 801bcf0:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801bcf4:	f101 0904 	add.w	r9, r1, #4
 801bcf8:	f991 2003 	ldrsb.w	r2, [r1, #3]
 801bcfc:	ee06 2a90 	vmov	s13, r2
 801bd00:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801bd04:	f103 0a04 	add.w	sl, r3, #4
 801bd08:	f993 3003 	ldrsb.w	r3, [r3, #3]
 801bd0c:	ee07 3a10 	vmov	s14, r3
 801bd10:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_0++ * filter_0;
 801bd14:	ee67 7a84 	vmul.f32	s15, s15, s8
 801bd18:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801bd1c:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_1;
 801bd20:	ee23 5a85 	vmul.f32	s10, s7, s10
 801bd24:	ee77 7a85 	vadd.f32	s15, s15, s10
 801bd28:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_2;
 801bd2c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801bd30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801bd34:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_3;
 801bd38:	ee27 7a06 	vmul.f32	s14, s14, s12
 801bd3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801bd40:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
        mac_1row_4col_fp_IOHW_forint8w(&sum[3], input_0, filter_0, filter_1, filter_2, filter_3);

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_1row4col(out_0, sum, output_activation_min, output_activation_max);
 801bd44:	eef0 0a68 	vmov.f32	s1, s17
 801bd48:	eeb0 0a48 	vmov.f32	s0, s16
 801bd4c:	a916      	add	r1, sp, #88	@ 0x58
 801bd4e:	4630      	mov	r0, r6
 801bd50:	f7fd fefd 	bl	8019b4e <assign_sum_to_pointwise_output_1row4col>
        out_0 += 4;
 801bd54:	3610      	adds	r6, #16
      while (col_count_div4--) {
 801bd56:	462a      	mov	r2, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801bd58:	4653      	mov	r3, sl
 801bd5a:	4649      	mov	r1, r9
 801bd5c:	4640      	mov	r0, r8
 801bd5e:	46bc      	mov	ip, r7
      while (col_count_div4--) {
 801bd60:	1e55      	subs	r5, r2, #1
 801bd62:	b2ad      	uxth	r5, r5
 801bd64:	2a00      	cmp	r2, #0
 801bd66:	f47f af16 	bne.w	801bb96 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x446>
      }

      filter_0_int8 = &filter_flash[i_ch_in * (output_depth - first_k_channel)];
 801bd6a:	9d03      	ldr	r5, [sp, #12]
 801bd6c:	f8dd a010 	ldr.w	sl, [sp, #16]
 801bd70:	f8dd e014 	ldr.w	lr, [sp, #20]
 801bd74:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801bd78:	9f07      	ldr	r7, [sp, #28]
 801bd7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801bd7c:	eba3 010b 	sub.w	r1, r3, fp
 801bd80:	fb08 7001 	mla	r0, r8, r1, r7
      filter_1_int8 = &filter_flash[(i_ch_in + 1) * (output_depth - first_k_channel)];
 801bd84:	fb01 7205 	mla	r2, r1, r5, r7
      filter_2_int8 = &filter_flash[(i_ch_in + 2) * (output_depth - first_k_channel)];
 801bd88:	fb01 7a0a 	mla	sl, r1, sl, r7
      filter_3_int8 = &filter_flash[(i_ch_in + 3) * (output_depth - first_k_channel)];
 801bd8c:	fb01 730e 	mla	r3, r1, lr, r7

      /* Compute weights in FLASH */
      col_count_div4 = ((output_depth - first_k_channel) * DIM_KER_X * DIM_KER_Y) >> 2;
 801bd90:	f3c1 018f 	ubfx	r1, r1, #2, #16
      while (col_count_div4--) {
 801bd94:	f8cd 800c 	str.w	r8, [sp, #12]
 801bd98:	9704      	str	r7, [sp, #16]
 801bd9a:	e0e5      	b.n	801bf68 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x818>
 801bd9c:	00000000 	.word	0x00000000
        /* Initialize partial sum (assume bias == NULL) */
        float sum[4] = {};
 801bda0:	2100      	movs	r1, #0
 801bda2:	9116      	str	r1, [sp, #88]	@ 0x58
 801bda4:	9117      	str	r1, [sp, #92]	@ 0x5c
 801bda6:	9118      	str	r1, [sp, #96]	@ 0x60
 801bda8:	9119      	str	r1, [sp, #100]	@ 0x64

        /* MAC computation */
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801bdaa:	f990 1000 	ldrsb.w	r1, [r0]
 801bdae:	ee07 1a90 	vmov	s15, r1
 801bdb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801bdb6:	f992 1000 	ldrsb.w	r1, [r2]
 801bdba:	ee06 1a10 	vmov	s12, r1
 801bdbe:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 801bdc2:	f99a 1000 	ldrsb.w	r1, [sl]
 801bdc6:	ee06 1a90 	vmov	s13, r1
 801bdca:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801bdce:	f993 1000 	ldrsb.w	r1, [r3]
 801bdd2:	ee07 1a10 	vmov	s14, r1
 801bdd6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_0++ * filter_0;
 801bdda:	ed94 4a00 	vldr	s8, [r4]
 801bdde:	ee67 7a84 	vmul.f32	s15, s15, s8
 801bde2:	ed5f 4a12 	vldr	s9, [pc, #-72]	@ 801bd9c <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x64c>
 801bde6:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801bdea:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_1;
 801bdee:	ed94 5a01 	vldr	s10, [r4, #4]
 801bdf2:	ee26 6a05 	vmul.f32	s12, s12, s10
 801bdf6:	ee77 7a86 	vadd.f32	s15, s15, s12
 801bdfa:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_2;
 801bdfe:	edd4 5a02 	vldr	s11, [r4, #8]
 801be02:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801be06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801be0a:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
  *sum += *input_0++ * filter_3;
 801be0e:	ed94 6a03 	vldr	s12, [r4, #12]
 801be12:	ee27 7a06 	vmul.f32	s14, s14, s12
 801be16:	ee77 7a87 	vadd.f32	s15, s15, s14
 801be1a:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
        mac_1row_4col_fp_IOHW_forint8w(&sum[0], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801be1e:	f990 1001 	ldrsb.w	r1, [r0, #1]
 801be22:	ee07 1a90 	vmov	s15, r1
 801be26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801be2a:	f992 1001 	ldrsb.w	r1, [r2, #1]
 801be2e:	ee03 1a90 	vmov	s7, r1
 801be32:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801be36:	f99a 1001 	ldrsb.w	r1, [sl, #1]
 801be3a:	ee06 1a90 	vmov	s13, r1
 801be3e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801be42:	f993 1001 	ldrsb.w	r1, [r3, #1]
 801be46:	ee07 1a10 	vmov	s14, r1
 801be4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_0++ * filter_0;
 801be4e:	ee67 7a84 	vmul.f32	s15, s15, s8
 801be52:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801be56:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_1;
 801be5a:	ee63 3a85 	vmul.f32	s7, s7, s10
 801be5e:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801be62:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_2;
 801be66:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801be6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801be6e:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
  *sum += *input_0++ * filter_3;
 801be72:	ee27 7a06 	vmul.f32	s14, s14, s12
 801be76:	ee77 7a87 	vadd.f32	s15, s15, s14
 801be7a:	edcd 7a17 	vstr	s15, [sp, #92]	@ 0x5c
        mac_1row_4col_fp_IOHW_forint8w(&sum[1], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801be7e:	f990 1002 	ldrsb.w	r1, [r0, #2]
 801be82:	ee07 1a90 	vmov	s15, r1
 801be86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801be8a:	f992 1002 	ldrsb.w	r1, [r2, #2]
 801be8e:	ee03 1a90 	vmov	s7, r1
 801be92:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801be96:	f99a 1002 	ldrsb.w	r1, [sl, #2]
 801be9a:	ee06 1a90 	vmov	s13, r1
 801be9e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801bea2:	f993 1002 	ldrsb.w	r1, [r3, #2]
 801bea6:	ee07 1a10 	vmov	s14, r1
 801beaa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_0++ * filter_0;
 801beae:	ee67 7a84 	vmul.f32	s15, s15, s8
 801beb2:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801beb6:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_1;
 801beba:	ee63 3a85 	vmul.f32	s7, s7, s10
 801bebe:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801bec2:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_2;
 801bec6:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801beca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801bece:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
  *sum += *input_0++ * filter_3;
 801bed2:	ee27 7a06 	vmul.f32	s14, s14, s12
 801bed6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801beda:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
        mac_1row_4col_fp_IOHW_forint8w(&sum[2], input_0, filter_0, filter_1, filter_2, filter_3);
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801bede:	1d07      	adds	r7, r0, #4
 801bee0:	f990 1003 	ldrsb.w	r1, [r0, #3]
 801bee4:	ee07 1a90 	vmov	s15, r1
 801bee8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801beec:	f102 0804 	add.w	r8, r2, #4
 801bef0:	f992 2003 	ldrsb.w	r2, [r2, #3]
 801bef4:	ee03 2a90 	vmov	s7, r2
 801bef8:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 801befc:	f10a 0904 	add.w	r9, sl, #4
 801bf00:	f99a 2003 	ldrsb.w	r2, [sl, #3]
 801bf04:	ee06 2a90 	vmov	s13, r2
 801bf08:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801bf0c:	f103 0a04 	add.w	sl, r3, #4
 801bf10:	f993 3003 	ldrsb.w	r3, [r3, #3]
 801bf14:	ee07 3a10 	vmov	s14, r3
 801bf18:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *sum += *input_0++ * filter_0;
 801bf1c:	ee67 7a84 	vmul.f32	s15, s15, s8
 801bf20:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801bf24:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_1;
 801bf28:	ee23 5a85 	vmul.f32	s10, s7, s10
 801bf2c:	ee77 7a85 	vadd.f32	s15, s15, s10
 801bf30:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_2;
 801bf34:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801bf38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801bf3c:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
  *sum += *input_0++ * filter_3;
 801bf40:	ee27 7a06 	vmul.f32	s14, s14, s12
 801bf44:	ee77 7a87 	vadd.f32	s15, s15, s14
 801bf48:	edcd 7a19 	vstr	s15, [sp, #100]	@ 0x64
        mac_1row_4col_fp_IOHW_forint8w(&sum[3], input_0, filter_0, filter_1, filter_2, filter_3);

        /* Accumulate partial sum into output data */
        assign_sum_to_pointwise_output_1row4col(out_0, sum, output_activation_min, output_activation_max);
 801bf4c:	eef0 0a68 	vmov.f32	s1, s17
 801bf50:	eeb0 0a48 	vmov.f32	s0, s16
 801bf54:	a916      	add	r1, sp, #88	@ 0x58
 801bf56:	4630      	mov	r0, r6
 801bf58:	f7fd fdf9 	bl	8019b4e <assign_sum_to_pointwise_output_1row4col>
        out_0 += 4;
 801bf5c:	3610      	adds	r6, #16
      while (col_count_div4--) {
 801bf5e:	4629      	mov	r1, r5
        filter_0 = (float)*filter_0_int8++; filter_1 = (float)*filter_1_int8++; filter_2 = (float)*filter_2_int8++; filter_3 = (float)*filter_3_int8++;
 801bf60:	4653      	mov	r3, sl
 801bf62:	46ca      	mov	sl, r9
 801bf64:	4642      	mov	r2, r8
 801bf66:	4638      	mov	r0, r7
      while (col_count_div4--) {
 801bf68:	1e4d      	subs	r5, r1, #1
 801bf6a:	b2ad      	uxth	r5, r5
 801bf6c:	2900      	cmp	r1, #0
 801bf6e:	f47f af17 	bne.w	801bda0 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x650>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801bf72:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801bf76:	9f04      	ldr	r7, [sp, #16]
 801bf78:	f108 0804 	add.w	r8, r8, #4
 801bf7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801bf7e:	4543      	cmp	r3, r8
 801bf80:	dd29      	ble.n	801bfd6 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x886>
      float* out_0 = &output_data[(num_elements - leftover_elements) * output_depth];
 801bf82:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801bf84:	9a08      	ldr	r2, [sp, #32]
 801bf86:	1a9c      	subs	r4, r3, r2
 801bf88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801bf8a:	fb04 f603 	mul.w	r6, r4, r3
 801bf8e:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 801bf90:	eb03 0686 	add.w	r6, r3, r6, lsl #2
      const float* input_0 = &input_data[(num_elements - leftover_elements) * input_depth + i_ch_in];
 801bf94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801bf96:	fb03 8404 	mla	r4, r3, r4, r8
 801bf9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801bf9c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
      const int8_t* filter_0_int8 = &filter_sram[i_ch_in * first_k_channel];
 801bfa0:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 801bfa2:	fb08 3c0b 	mla	ip, r8, fp, r3
      const int8_t* filter_1_int8 = &filter_sram[(i_ch_in + 1) * first_k_channel];
 801bfa6:	f108 0501 	add.w	r5, r8, #1
 801bfaa:	fb08 b00b 	mla	r0, r8, fp, fp
 801bfae:	4418      	add	r0, r3
      const int8_t* filter_2_int8 = &filter_sram[(i_ch_in + 2) * first_k_channel];
 801bfb0:	f108 0a02 	add.w	sl, r8, #2
 801bfb4:	fb0a 310b 	mla	r1, sl, fp, r3
      const int8_t* filter_3_int8 = &filter_sram[(i_ch_in + 3) * first_k_channel];
 801bfb8:	f108 0e03 	add.w	lr, r8, #3
 801bfbc:	fb0e 330b 	mla	r3, lr, fp, r3
      uint16_t col_count_div4 = (first_k_channel * DIM_KER_X * DIM_KER_Y) >> 2;
 801bfc0:	ea4f 029b 	mov.w	r2, fp, lsr #2
      while (col_count_div4--) {
 801bfc4:	9503      	str	r5, [sp, #12]
 801bfc6:	f8cd a010 	str.w	sl, [sp, #16]
 801bfca:	f8cd e014 	str.w	lr, [sp, #20]
 801bfce:	f8cd 8018 	str.w	r8, [sp, #24]
 801bfd2:	9707      	str	r7, [sp, #28]
 801bfd4:	e6c4      	b.n	801bd60 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x610>
      }
    }

    leftover_elements--;
 801bfd6:	f8dd e020 	ldr.w	lr, [sp, #32]
 801bfda:	46b8      	mov	r8, r7
 801bfdc:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
  while (leftover_elements) {
 801bfe0:	f1be 0f00 	cmp.w	lr, #0
 801bfe4:	d006      	beq.n	801bff4 <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x8a4>
    for (i_ch_in = 0; i_ch_in < input_depth; i_ch_in+=4) {
 801bfe6:	f04f 0a00 	mov.w	sl, #0
 801bfea:	f8cd e020 	str.w	lr, [sp, #32]
 801bfee:	4647      	mov	r7, r8
 801bff0:	46d0      	mov	r8, sl
 801bff2:	e7c3      	b.n	801bf7c <pointwise_conv_fp_4row4col_IOHW_int8weight_partialCH_4innercol+0x82c>
  }

  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801bff4:	2000      	movs	r0, #0
 801bff6:	b027      	add	sp, #156	@ 0x9c
 801bff8:	ecbd 8b02 	vpop	{d8}
 801bffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c000 <strided_slice_4Dto4D>:

#include "tinyengine_function_fp.h"

tinyengine_status_fp strided_slice_4Dto4D(const float* input, const uint16_t inn, const uint16_t inc, const uint16_t inh, const uint16_t inw,
                                          const uint16_t* begin, const uint16_t* end, const uint16_t* stride,
                                          float* output, const uint16_t on, const uint16_t oc, const uint16_t oh, const uint16_t ow) {
 801c000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c004:	b083      	sub	sp, #12
 801c006:	4607      	mov	r7, r0
 801c008:	4616      	mov	r6, r2
 801c00a:	9301      	str	r3, [sp, #4]
 801c00c:	f8bd b030 	ldrh.w	fp, [sp, #48]	@ 0x30
 801c010:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801c012:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801c014:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 801c016:	f8bd a048 	ldrh.w	sl, [sp, #72]	@ 0x48
 801c01a:	f8bd 904c 	ldrh.w	r9, [sp, #76]	@ 0x4c
 801c01e:	f8bd 8050 	ldrh.w	r8, [sp, #80]	@ 0x50
  int n, c, h, w;
  //begin and end are in [n, c, h, w]
  for(n = begin[0]; n < end[0]; n += stride[0]){
 801c022:	f8b2 e000 	ldrh.w	lr, [r2]
 801c026:	e02e      	b.n	801c086 <strided_slice_4Dto4D+0x86>
		for(h = begin[2]; h < end[2]; h += stride[0]){
		  for(w = begin[3]; w < end[3]; w += stride[0]){
				for(c = begin[1]; c < end[1]; c += stride[0]){
					output[((h + n * oh) * ow + w) * oc + c] = input[((h + n * inh) * inw + w) * inc + c];
 801c028:	9b01      	ldr	r3, [sp, #4]
 801c02a:	fb0e c203 	mla	r2, lr, r3, ip
 801c02e:	fb02 020b 	mla	r2, r2, fp, r0
 801c032:	fb02 1206 	mla	r2, r2, r6, r1
 801c036:	fb0e c309 	mla	r3, lr, r9, ip
 801c03a:	fb03 0308 	mla	r3, r3, r8, r0
 801c03e:	fb03 130a 	mla	r3, r3, sl, r1
 801c042:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801c044:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801c048:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 801c04c:	6812      	ldr	r2, [r2, #0]
 801c04e:	601a      	str	r2, [r3, #0]
				for(c = begin[1]; c < end[1]; c += stride[0]){
 801c050:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c052:	881b      	ldrh	r3, [r3, #0]
 801c054:	4419      	add	r1, r3
 801c056:	8863      	ldrh	r3, [r4, #2]
 801c058:	428b      	cmp	r3, r1
 801c05a:	dce5      	bgt.n	801c028 <strided_slice_4Dto4D+0x28>
		  for(w = begin[3]; w < end[3]; w += stride[0]){
 801c05c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 801c05e:	882b      	ldrh	r3, [r5, #0]
 801c060:	4418      	add	r0, r3
 801c062:	88e3      	ldrh	r3, [r4, #6]
 801c064:	4283      	cmp	r3, r0
 801c066:	dd03      	ble.n	801c070 <strided_slice_4Dto4D+0x70>
				for(c = begin[1]; c < end[1]; c += stride[0]){
 801c068:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c06a:	8859      	ldrh	r1, [r3, #2]
 801c06c:	950f      	str	r5, [sp, #60]	@ 0x3c
 801c06e:	e7f2      	b.n	801c056 <strided_slice_4Dto4D+0x56>
		for(h = begin[2]; h < end[2]; h += stride[0]){
 801c070:	882b      	ldrh	r3, [r5, #0]
 801c072:	449c      	add	ip, r3
 801c074:	88a3      	ldrh	r3, [r4, #4]
 801c076:	4563      	cmp	r3, ip
 801c078:	dd02      	ble.n	801c080 <strided_slice_4Dto4D+0x80>
		  for(w = begin[3]; w < end[3]; w += stride[0]){
 801c07a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c07c:	88d8      	ldrh	r0, [r3, #6]
 801c07e:	e7f0      	b.n	801c062 <strided_slice_4Dto4D+0x62>
  for(n = begin[0]; n < end[0]; n += stride[0]){
 801c080:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801c082:	882b      	ldrh	r3, [r5, #0]
 801c084:	449e      	add	lr, r3
 801c086:	8823      	ldrh	r3, [r4, #0]
 801c088:	4573      	cmp	r3, lr
 801c08a:	dd03      	ble.n	801c094 <strided_slice_4Dto4D+0x94>
		for(h = begin[2]; h < end[2]; h += stride[0]){
 801c08c:	f8b2 c004 	ldrh.w	ip, [r2, #4]
 801c090:	920d      	str	r2, [sp, #52]	@ 0x34
 801c092:	e7ef      	b.n	801c074 <strided_slice_4Dto4D+0x74>
	  }
	}
	
	/* Return to application */
	return STATE_SUCCESS_fp;
}
 801c094:	2000      	movs	r0, #0
 801c096:	b003      	add	sp, #12
 801c098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c09c <sub>:

tinyengine_status_fp sub(const uint16_t size, const float* input1_data,
			               const float* input2_data, float* output_data) {
  int i;
  
  for (i = 0; i < size; ++i) {
 801c09c:	f04f 0c00 	mov.w	ip, #0
 801c0a0:	4560      	cmp	r0, ip
 801c0a2:	dd15      	ble.n	801c0d0 <sub+0x34>
			               const float* input2_data, float* output_data) {
 801c0a4:	b500      	push	{lr}
    output_data[i] = input1_data[i] - input2_data[i];
 801c0a6:	eb01 0e8c 	add.w	lr, r1, ip, lsl #2
 801c0aa:	edde 7a00 	vldr	s15, [lr]
 801c0ae:	eb02 0e8c 	add.w	lr, r2, ip, lsl #2
 801c0b2:	ed9e 7a00 	vldr	s14, [lr]
 801c0b6:	eb03 0e8c 	add.w	lr, r3, ip, lsl #2
 801c0ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c0be:	edce 7a00 	vstr	s15, [lr]
  for (i = 0; i < size; ++i) {
 801c0c2:	f10c 0c01 	add.w	ip, ip, #1
 801c0c6:	4560      	cmp	r0, ip
 801c0c8:	dced      	bgt.n	801c0a6 <sub+0xa>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801c0ca:	2000      	movs	r0, #0
 801c0cc:	f85d fb04 	ldr.w	pc, [sp], #4
 801c0d0:	2000      	movs	r0, #0
 801c0d2:	4770      	bx	lr

0801c0d4 <sum_3D>:
 * -------------------------------------------------------------------- */

#include "tinyengine_function_fp.h"

tinyengine_status_fp sum_3D(const float* input_data, const uint16_t input_w, const uint16_t input_h,
                      const uint16_t input_c, const uint16_t axis, float* output_data) {
 801c0d4:	b570      	push	{r4, r5, r6, lr}
 801c0d6:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 801c0da:	9c05      	ldr	r4, [sp, #20]
  int c, h, w, i;
  float sum;

  if (axis == 2){
 801c0dc:	2d02      	cmp	r5, #2
 801c0de:	d024      	beq.n	801c12a <sum_3D+0x56>

        output_data[c + (h * input_c)] = sum;
      }
    }
  }
  else if (axis == 1){
 801c0e0:	2d01      	cmp	r5, #1
 801c0e2:	d045      	beq.n	801c170 <sum_3D+0x9c>
        output_data[c + (w * input_c)] = sum;
      }
    }
  }
  else{ /* axis == 0 */
    for (h = 0; h < input_h; ++h) {
 801c0e4:	2600      	movs	r6, #0
 801c0e6:	e062      	b.n	801c1ae <sum_3D+0xda>
          sum += input_data[(w + h * input_w) * input_c + c];
 801c0e8:	fb05 ec01 	mla	ip, r5, r1, lr
 801c0ec:	fb03 6c0c 	mla	ip, r3, ip, r6
 801c0f0:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 801c0f4:	ed9c 7a00 	vldr	s14, [ip]
 801c0f8:	ee77 7a87 	vadd.f32	s15, s15, s14
        for (w = 0; w < input_w; ++w) {
 801c0fc:	f10e 0e01 	add.w	lr, lr, #1
 801c100:	4571      	cmp	r1, lr
 801c102:	dcf1      	bgt.n	801c0e8 <sum_3D+0x14>
        output_data[c + (h * input_c)] = sum;
 801c104:	fb05 6c03 	mla	ip, r5, r3, r6
 801c108:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 801c10c:	edcc 7a00 	vstr	s15, [ip]
      for (h = 0; h < input_h; ++h) {
 801c110:	3501      	adds	r5, #1
 801c112:	42aa      	cmp	r2, r5
 801c114:	dd04      	ble.n	801c120 <sum_3D+0x4c>
        sum = 0;
 801c116:	eddf 7a29 	vldr	s15, [pc, #164]	@ 801c1bc <sum_3D+0xe8>
        for (w = 0; w < input_w; ++w) {
 801c11a:	f04f 0e00 	mov.w	lr, #0
 801c11e:	e7ef      	b.n	801c100 <sum_3D+0x2c>
    for (c = 0; c < input_c; ++c) {
 801c120:	3601      	adds	r6, #1
 801c122:	42b3      	cmp	r3, r6
 801c124:	dd47      	ble.n	801c1b6 <sum_3D+0xe2>
      for (h = 0; h < input_h; ++h) {
 801c126:	2500      	movs	r5, #0
 801c128:	e7f3      	b.n	801c112 <sum_3D+0x3e>
    for (c = 0; c < input_c; ++c) {
 801c12a:	2600      	movs	r6, #0
 801c12c:	e7f9      	b.n	801c122 <sum_3D+0x4e>
        output_data[c + (w * input_c)] = sum;
 801c12e:	fb05 6c03 	mla	ip, r5, r3, r6
 801c132:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 801c136:	edcc 7a00 	vstr	s15, [ip]
      for (w = 0; w < input_w; ++w) {
 801c13a:	3501      	adds	r5, #1
 801c13c:	42a9      	cmp	r1, r5
 801c13e:	dd12      	ble.n	801c166 <sum_3D+0x92>
        sum = 0;
 801c140:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 801c1bc <sum_3D+0xe8>
        for (h = 0; h < input_h; ++h) {
 801c144:	f04f 0e00 	mov.w	lr, #0
 801c148:	4572      	cmp	r2, lr
 801c14a:	ddf0      	ble.n	801c12e <sum_3D+0x5a>
          sum += input_data[(w + h * input_w) * input_c + c];
 801c14c:	fb0e 5c01 	mla	ip, lr, r1, r5
 801c150:	fb03 6c0c 	mla	ip, r3, ip, r6
 801c154:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 801c158:	ed9c 7a00 	vldr	s14, [ip]
 801c15c:	ee77 7a87 	vadd.f32	s15, s15, s14
        for (h = 0; h < input_h; ++h) {
 801c160:	f10e 0e01 	add.w	lr, lr, #1
 801c164:	e7f0      	b.n	801c148 <sum_3D+0x74>
    for (c = 0; c < input_c; ++c) {
 801c166:	3601      	adds	r6, #1
 801c168:	42b3      	cmp	r3, r6
 801c16a:	dd24      	ble.n	801c1b6 <sum_3D+0xe2>
      for (w = 0; w < input_w; ++w) {
 801c16c:	2500      	movs	r5, #0
 801c16e:	e7e5      	b.n	801c13c <sum_3D+0x68>
    for (c = 0; c < input_c; ++c) {
 801c170:	2600      	movs	r6, #0
 801c172:	e7f9      	b.n	801c168 <sum_3D+0x94>
      for (w = 0; w < input_w; ++w) {
        sum = 0;

        for (c = 0; c < input_c; ++c) {
          sum += input_data[(w + h * input_w) * input_c + c];
 801c174:	fb06 5c01 	mla	ip, r6, r1, r5
 801c178:	fb03 ec0c 	mla	ip, r3, ip, lr
 801c17c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 801c180:	ed9c 7a00 	vldr	s14, [ip]
 801c184:	ee77 7a87 	vadd.f32	s15, s15, s14
        for (c = 0; c < input_c; ++c) {
 801c188:	f10e 0e01 	add.w	lr, lr, #1
 801c18c:	4573      	cmp	r3, lr
 801c18e:	dcf1      	bgt.n	801c174 <sum_3D+0xa0>
      }

        output_data[w + (h * input_w)] = sum;
 801c190:	fb06 5c01 	mla	ip, r6, r1, r5
 801c194:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 801c198:	edcc 7a00 	vstr	s15, [ip]
      for (w = 0; w < input_w; ++w) {
 801c19c:	3501      	adds	r5, #1
 801c19e:	42a9      	cmp	r1, r5
 801c1a0:	dd04      	ble.n	801c1ac <sum_3D+0xd8>
        sum = 0;
 801c1a2:	eddf 7a06 	vldr	s15, [pc, #24]	@ 801c1bc <sum_3D+0xe8>
        for (c = 0; c < input_c; ++c) {
 801c1a6:	f04f 0e00 	mov.w	lr, #0
 801c1aa:	e7ef      	b.n	801c18c <sum_3D+0xb8>
    for (h = 0; h < input_h; ++h) {
 801c1ac:	3601      	adds	r6, #1
 801c1ae:	42b2      	cmp	r2, r6
 801c1b0:	dd01      	ble.n	801c1b6 <sum_3D+0xe2>
      for (w = 0; w < input_w; ++w) {
 801c1b2:	2500      	movs	r5, #0
 801c1b4:	e7f3      	b.n	801c19e <sum_3D+0xca>
    }
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801c1b6:	2000      	movs	r0, #0
 801c1b8:	bd70      	pop	{r4, r5, r6, pc}
 801c1ba:	bf00      	nop
 801c1bc:	00000000 	.word	0x00000000

0801c1c0 <sum_4D_exclude>:
 * -------------------------------------------------------------------- */

#include "tinyengine_function_fp.h"

tinyengine_status_fp sum_4D_exclude(const float* input_data, const uint16_t d1, const uint16_t d2,
                      const uint16_t d3, const uint16_t d4, const uint16_t axis, float* output_data) {
 801c1c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c1c4:	468c      	mov	ip, r1
 801c1c6:	4696      	mov	lr, r2
 801c1c8:	4619      	mov	r1, r3
 801c1ca:	f8bd 2018 	ldrh.w	r2, [sp, #24]
 801c1ce:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801c1d2:	9c08      	ldr	r4, [sp, #32]
  int i, j, m, n;

  if (axis == 0){
 801c1d4:	2b03      	cmp	r3, #3
 801c1d6:	f200 80a4 	bhi.w	801c322 <sum_4D_exclude+0x162>
 801c1da:	e8df f003 	tbb	[pc, r3]
 801c1de:	4f27      	.short	0x4f27
 801c1e0:	9f77      	.short	0x9f77
    for (i = 0; i < d1; i++){
      float sum = 0;
      for (j = 0; j < d2; j++){
        for (m = 0; m < d3; m++) {
          for (n = 0; n < d4; n++){
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 801c1e2:	fb08 730e 	mla	r3, r8, lr, r7
 801c1e6:	fb01 6303 	mla	r3, r1, r3, r6
 801c1ea:	fb02 5303 	mla	r3, r2, r3, r5
 801c1ee:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801c1f2:	ed93 7a00 	vldr	s14, [r3]
 801c1f6:	ee77 7a87 	vadd.f32	s15, s15, s14
          for (n = 0; n < d4; n++){
 801c1fa:	3501      	adds	r5, #1
 801c1fc:	42aa      	cmp	r2, r5
 801c1fe:	dcf0      	bgt.n	801c1e2 <sum_4D_exclude+0x22>
        for (m = 0; m < d3; m++) {
 801c200:	3601      	adds	r6, #1
 801c202:	42b1      	cmp	r1, r6
 801c204:	dd01      	ble.n	801c20a <sum_4D_exclude+0x4a>
          for (n = 0; n < d4; n++){
 801c206:	2500      	movs	r5, #0
 801c208:	e7f8      	b.n	801c1fc <sum_4D_exclude+0x3c>
      for (j = 0; j < d2; j++){
 801c20a:	3701      	adds	r7, #1
 801c20c:	45be      	cmp	lr, r7
 801c20e:	dd01      	ble.n	801c214 <sum_4D_exclude+0x54>
        for (m = 0; m < d3; m++) {
 801c210:	2600      	movs	r6, #0
 801c212:	e7f6      	b.n	801c202 <sum_4D_exclude+0x42>
          }
        }
      }
      output_data[i] = sum;
 801c214:	eb04 0388 	add.w	r3, r4, r8, lsl #2
 801c218:	edc3 7a00 	vstr	s15, [r3]
    for (i = 0; i < d1; i++){
 801c21c:	f108 0801 	add.w	r8, r8, #1
 801c220:	45c4      	cmp	ip, r8
 801c222:	dd7e      	ble.n	801c322 <sum_4D_exclude+0x162>
      float sum = 0;
 801c224:	eddf 7a40 	vldr	s15, [pc, #256]	@ 801c328 <sum_4D_exclude+0x168>
      for (j = 0; j < d2; j++){
 801c228:	2700      	movs	r7, #0
 801c22a:	e7ef      	b.n	801c20c <sum_4D_exclude+0x4c>
 801c22c:	f04f 0800 	mov.w	r8, #0
 801c230:	e7f6      	b.n	801c220 <sum_4D_exclude+0x60>
    for (j = 0; j < d2; j++){
      float sum = 0;
      for (i = 0; i < d1; i++){
        for (m = 0; m < d3; m++) {
          for (n = 0; n < d4; n++){
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 801c232:	fb07 830e 	mla	r3, r7, lr, r8
 801c236:	fb01 6303 	mla	r3, r1, r3, r6
 801c23a:	fb02 5303 	mla	r3, r2, r3, r5
 801c23e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801c242:	ed93 7a00 	vldr	s14, [r3]
 801c246:	ee77 7a87 	vadd.f32	s15, s15, s14
          for (n = 0; n < d4; n++){
 801c24a:	3501      	adds	r5, #1
 801c24c:	42aa      	cmp	r2, r5
 801c24e:	dcf0      	bgt.n	801c232 <sum_4D_exclude+0x72>
        for (m = 0; m < d3; m++) {
 801c250:	3601      	adds	r6, #1
 801c252:	42b1      	cmp	r1, r6
 801c254:	dd01      	ble.n	801c25a <sum_4D_exclude+0x9a>
          for (n = 0; n < d4; n++){
 801c256:	2500      	movs	r5, #0
 801c258:	e7f8      	b.n	801c24c <sum_4D_exclude+0x8c>
      for (i = 0; i < d1; i++){
 801c25a:	3701      	adds	r7, #1
 801c25c:	45bc      	cmp	ip, r7
 801c25e:	dd01      	ble.n	801c264 <sum_4D_exclude+0xa4>
        for (m = 0; m < d3; m++) {
 801c260:	2600      	movs	r6, #0
 801c262:	e7f6      	b.n	801c252 <sum_4D_exclude+0x92>
          }
        }
      }
      output_data[j] = sum;
 801c264:	eb04 0388 	add.w	r3, r4, r8, lsl #2
 801c268:	edc3 7a00 	vstr	s15, [r3]
    for (j = 0; j < d2; j++){
 801c26c:	f108 0801 	add.w	r8, r8, #1
 801c270:	45c6      	cmp	lr, r8
 801c272:	dd56      	ble.n	801c322 <sum_4D_exclude+0x162>
      float sum = 0;
 801c274:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 801c328 <sum_4D_exclude+0x168>
      for (i = 0; i < d1; i++){
 801c278:	2700      	movs	r7, #0
 801c27a:	e7ef      	b.n	801c25c <sum_4D_exclude+0x9c>
 801c27c:	f04f 0800 	mov.w	r8, #0
 801c280:	e7f6      	b.n	801c270 <sum_4D_exclude+0xb0>
    for (m = 0; m < d3; m++) {
      float sum = 0;
        for (i = 0; i < d1; i++){
          for (j = 0; j < d2; j++){
          for (n = 0; n < d4; n++){
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 801c282:	fb07 630e 	mla	r3, r7, lr, r6
 801c286:	fb01 8303 	mla	r3, r1, r3, r8
 801c28a:	fb02 5303 	mla	r3, r2, r3, r5
 801c28e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801c292:	ed93 7a00 	vldr	s14, [r3]
 801c296:	ee77 7a87 	vadd.f32	s15, s15, s14
          for (n = 0; n < d4; n++){
 801c29a:	3501      	adds	r5, #1
 801c29c:	42aa      	cmp	r2, r5
 801c29e:	dcf0      	bgt.n	801c282 <sum_4D_exclude+0xc2>
          for (j = 0; j < d2; j++){
 801c2a0:	3601      	adds	r6, #1
 801c2a2:	45b6      	cmp	lr, r6
 801c2a4:	dd01      	ble.n	801c2aa <sum_4D_exclude+0xea>
          for (n = 0; n < d4; n++){
 801c2a6:	2500      	movs	r5, #0
 801c2a8:	e7f8      	b.n	801c29c <sum_4D_exclude+0xdc>
        for (i = 0; i < d1; i++){
 801c2aa:	3701      	adds	r7, #1
 801c2ac:	45bc      	cmp	ip, r7
 801c2ae:	dd01      	ble.n	801c2b4 <sum_4D_exclude+0xf4>
          for (j = 0; j < d2; j++){
 801c2b0:	2600      	movs	r6, #0
 801c2b2:	e7f6      	b.n	801c2a2 <sum_4D_exclude+0xe2>
          }
        }
      }
      output_data[m] = sum;
 801c2b4:	eb04 0388 	add.w	r3, r4, r8, lsl #2
 801c2b8:	edc3 7a00 	vstr	s15, [r3]
    for (m = 0; m < d3; m++) {
 801c2bc:	f108 0801 	add.w	r8, r8, #1
 801c2c0:	4541      	cmp	r1, r8
 801c2c2:	dd2e      	ble.n	801c322 <sum_4D_exclude+0x162>
      float sum = 0;
 801c2c4:	eddf 7a18 	vldr	s15, [pc, #96]	@ 801c328 <sum_4D_exclude+0x168>
        for (i = 0; i < d1; i++){
 801c2c8:	2700      	movs	r7, #0
 801c2ca:	e7ef      	b.n	801c2ac <sum_4D_exclude+0xec>
 801c2cc:	f04f 0800 	mov.w	r8, #0
 801c2d0:	e7f6      	b.n	801c2c0 <sum_4D_exclude+0x100>
    for (n = 0; n < d4; n++){
      float sum = 0;
        for (i = 0; i < d1; i++){
          for (j = 0; j < d2; j++){
            for (m = 0; m < d3; m++) {
            sum += input_data[((i * d2 + j) * d3 + m) * d4 + n];
 801c2d2:	fb07 630e 	mla	r3, r7, lr, r6
 801c2d6:	fb01 5303 	mla	r3, r1, r3, r5
 801c2da:	fb02 8303 	mla	r3, r2, r3, r8
 801c2de:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801c2e2:	ed93 7a00 	vldr	s14, [r3]
 801c2e6:	ee77 7a87 	vadd.f32	s15, s15, s14
            for (m = 0; m < d3; m++) {
 801c2ea:	3501      	adds	r5, #1
 801c2ec:	42a9      	cmp	r1, r5
 801c2ee:	dcf0      	bgt.n	801c2d2 <sum_4D_exclude+0x112>
          for (j = 0; j < d2; j++){
 801c2f0:	3601      	adds	r6, #1
 801c2f2:	45b6      	cmp	lr, r6
 801c2f4:	dd01      	ble.n	801c2fa <sum_4D_exclude+0x13a>
            for (m = 0; m < d3; m++) {
 801c2f6:	2500      	movs	r5, #0
 801c2f8:	e7f8      	b.n	801c2ec <sum_4D_exclude+0x12c>
        for (i = 0; i < d1; i++){
 801c2fa:	3701      	adds	r7, #1
 801c2fc:	45bc      	cmp	ip, r7
 801c2fe:	dd01      	ble.n	801c304 <sum_4D_exclude+0x144>
          for (j = 0; j < d2; j++){
 801c300:	2600      	movs	r6, #0
 801c302:	e7f6      	b.n	801c2f2 <sum_4D_exclude+0x132>
          }
        }
      }
      output_data[n] = sum;
 801c304:	eb04 0388 	add.w	r3, r4, r8, lsl #2
 801c308:	edc3 7a00 	vstr	s15, [r3]
    for (n = 0; n < d4; n++){
 801c30c:	f108 0801 	add.w	r8, r8, #1
 801c310:	4542      	cmp	r2, r8
 801c312:	dd06      	ble.n	801c322 <sum_4D_exclude+0x162>
      float sum = 0;
 801c314:	eddf 7a04 	vldr	s15, [pc, #16]	@ 801c328 <sum_4D_exclude+0x168>
        for (i = 0; i < d1; i++){
 801c318:	2700      	movs	r7, #0
 801c31a:	e7ef      	b.n	801c2fc <sum_4D_exclude+0x13c>
 801c31c:	f04f 0800 	mov.w	r8, #0
 801c320:	e7f6      	b.n	801c310 <sum_4D_exclude+0x150>
    }
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
 801c322:	2000      	movs	r0, #0
 801c324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c328:	00000000 	.word	0x00000000

0801c32c <transpose_depthwise_mac_kernel3_2row_fp_uniweight>:
                      const uint16_t STRIDE, const uint16_t IN_PAD, const uint16_t OUT_PAD) {
 801c32c:	b500      	push	{lr}
    *sum_0 += two_column_buffer[0] * ksrc_transposed[0];
 801c32e:	edd0 7a00 	vldr	s15, [r0]
 801c332:	ed92 7a00 	vldr	s14, [r2]
 801c336:	edd3 6a00 	vldr	s13, [r3]
 801c33a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c33e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c342:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[0];
 801c346:	edd1 7a00 	vldr	s15, [r1]
 801c34a:	ed92 7a01 	vldr	s14, [r2, #4]
 801c34e:	edd3 6a00 	vldr	s13, [r3]
 801c352:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c356:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c35a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 801c35e:	edd0 7a00 	vldr	s15, [r0]
 801c362:	ed92 7a01 	vldr	s14, [r2, #4]
 801c366:	edd3 6a01 	vldr	s13, [r3, #4]
 801c36a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c36e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c372:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 801c376:	edd1 7a00 	vldr	s15, [r1]
 801c37a:	ed92 7a02 	vldr	s14, [r2, #8]
 801c37e:	edd3 6a01 	vldr	s13, [r3, #4]
 801c382:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c386:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c38a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 801c38e:	edd0 7a00 	vldr	s15, [r0]
 801c392:	ed92 7a02 	vldr	s14, [r2, #8]
 801c396:	edd3 6a02 	vldr	s13, [r3, #8]
 801c39a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c39e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c3a2:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 801c3a6:	edd1 7a00 	vldr	s15, [r1]
 801c3aa:	ed92 7a03 	vldr	s14, [r2, #12]
 801c3ae:	edd3 6a02 	vldr	s13, [r3, #8]
 801c3b2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c3b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c3ba:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801c3be:	f8bd e004 	ldrh.w	lr, [sp, #4]
 801c3c2:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
 801c3c6:	f8bd c008 	ldrh.w	ip, [sp, #8]
 801c3ca:	fb0e fc0c 	mul.w	ip, lr, ip
 801c3ce:	f10c 0c01 	add.w	ip, ip, #1
 801c3d2:	f8bd e00c 	ldrh.w	lr, [sp, #12]
 801c3d6:	eb0c 0c4e 	add.w	ip, ip, lr, lsl #1
 801c3da:	f8bd e010 	ldrh.w	lr, [sp, #16]
 801c3de:	44f4      	add	ip, lr
 801c3e0:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[3];
 801c3e4:	edd0 7a00 	vldr	s15, [r0]
 801c3e8:	ed92 7a00 	vldr	s14, [r2]
 801c3ec:	edd3 6a03 	vldr	s13, [r3, #12]
 801c3f0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c3f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c3f8:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[3];
 801c3fc:	edd1 7a00 	vldr	s15, [r1]
 801c400:	ed92 7a01 	vldr	s14, [r2, #4]
 801c404:	edd3 6a03 	vldr	s13, [r3, #12]
 801c408:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c40c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c410:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[4];
 801c414:	edd0 7a00 	vldr	s15, [r0]
 801c418:	ed92 7a01 	vldr	s14, [r2, #4]
 801c41c:	edd3 6a04 	vldr	s13, [r3, #16]
 801c420:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c424:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c428:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[4];
 801c42c:	edd1 7a00 	vldr	s15, [r1]
 801c430:	ed92 7a02 	vldr	s14, [r2, #8]
 801c434:	edd3 6a04 	vldr	s13, [r3, #16]
 801c438:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c43c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c440:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[5];
 801c444:	edd0 7a00 	vldr	s15, [r0]
 801c448:	ed92 7a02 	vldr	s14, [r2, #8]
 801c44c:	edd3 6a05 	vldr	s13, [r3, #20]
 801c450:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c454:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c458:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[5];
 801c45c:	edd1 7a00 	vldr	s15, [r1]
 801c460:	ed92 7a03 	vldr	s14, [r2, #12]
 801c464:	edd3 6a05 	vldr	s13, [r3, #20]
 801c468:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c46c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c470:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801c474:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[6];
 801c478:	edd0 7a00 	vldr	s15, [r0]
 801c47c:	ed92 7a00 	vldr	s14, [r2]
 801c480:	edd3 6a06 	vldr	s13, [r3, #24]
 801c484:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c488:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c48c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[6];
 801c490:	edd1 7a00 	vldr	s15, [r1]
 801c494:	ed92 7a01 	vldr	s14, [r2, #4]
 801c498:	edd3 6a06 	vldr	s13, [r3, #24]
 801c49c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c4a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c4a4:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[7];
 801c4a8:	edd0 7a00 	vldr	s15, [r0]
 801c4ac:	ed92 7a01 	vldr	s14, [r2, #4]
 801c4b0:	edd3 6a07 	vldr	s13, [r3, #28]
 801c4b4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c4b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c4bc:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[7];
 801c4c0:	edd1 7a00 	vldr	s15, [r1]
 801c4c4:	ed92 7a02 	vldr	s14, [r2, #8]
 801c4c8:	edd3 6a07 	vldr	s13, [r3, #28]
 801c4cc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c4d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c4d4:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[8];
 801c4d8:	edd0 7a00 	vldr	s15, [r0]
 801c4dc:	ed92 7a02 	vldr	s14, [r2, #8]
 801c4e0:	edd3 6a08 	vldr	s13, [r3, #32]
 801c4e4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c4e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c4ec:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[8];
 801c4f0:	edd1 7a00 	vldr	s15, [r1]
 801c4f4:	ed92 7a03 	vldr	s14, [r2, #12]
 801c4f8:	edd3 6a08 	vldr	s13, [r3, #32]
 801c4fc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c500:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c504:	edc1 7a00 	vstr	s15, [r1]
}
 801c508:	f85d fb04 	ldr.w	pc, [sp], #4

0801c50c <transpose_depthwise_mac_kernel3_1row_fp_uniweight>:
    *sum_0 += two_column_buffer[0] * ksrc_transposed[0];
 801c50c:	edd0 7a00 	vldr	s15, [r0]
 801c510:	ed91 7a00 	vldr	s14, [r1]
 801c514:	edd2 6a00 	vldr	s13, [r2]
 801c518:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c51c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c520:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 801c524:	ed91 7a01 	vldr	s14, [r1, #4]
 801c528:	edd2 6a01 	vldr	s13, [r2, #4]
 801c52c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c530:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c534:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 801c538:	ed91 7a02 	vldr	s14, [r1, #8]
 801c53c:	edd2 6a02 	vldr	s13, [r2, #8]
 801c540:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c544:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c548:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801c54c:	f103 3cff 	add.w	ip, r3, #4294967295	@ 0xffffffff
 801c550:	f8bd 3000 	ldrh.w	r3, [sp]
 801c554:	fb0c f303 	mul.w	r3, ip, r3
 801c558:	3301      	adds	r3, #1
 801c55a:	f8bd c004 	ldrh.w	ip, [sp, #4]
 801c55e:	eb03 034c 	add.w	r3, r3, ip, lsl #1
 801c562:	f8bd c008 	ldrh.w	ip, [sp, #8]
 801c566:	4463      	add	r3, ip
 801c568:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[3];
 801c56c:	ed91 7a00 	vldr	s14, [r1]
 801c570:	edd2 6a03 	vldr	s13, [r2, #12]
 801c574:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c578:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c57c:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[4];
 801c580:	ed91 7a01 	vldr	s14, [r1, #4]
 801c584:	edd2 6a04 	vldr	s13, [r2, #16]
 801c588:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c58c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c590:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[5];
 801c594:	ed91 7a02 	vldr	s14, [r1, #8]
 801c598:	edd2 6a05 	vldr	s13, [r2, #20]
 801c59c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c5a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c5a4:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801c5a8:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[6];
 801c5ac:	ed91 7a00 	vldr	s14, [r1]
 801c5b0:	edd2 6a06 	vldr	s13, [r2, #24]
 801c5b4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c5b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c5bc:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[7];
 801c5c0:	ed91 7a01 	vldr	s14, [r1, #4]
 801c5c4:	edd2 6a07 	vldr	s13, [r2, #28]
 801c5c8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c5cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c5d0:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[8];
 801c5d4:	ed91 7a02 	vldr	s14, [r1, #8]
 801c5d8:	edd2 6a08 	vldr	s13, [r2, #32]
 801c5dc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c5e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c5e4:	edc0 7a00 	vstr	s15, [r0]
}
 801c5e8:	4770      	bx	lr

0801c5ea <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight>:
tinyengine_status_fp transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight(float* input_output_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 801c5ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c5ee:	ed2d 8b02 	vpush	{d8}
 801c5f2:	b095      	sub	sp, #84	@ 0x54
 801c5f4:	4683      	mov	fp, r0
 801c5f6:	4690      	mov	r8, r2
 801c5f8:	461a      	mov	r2, r3
 801c5fa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 801c5fc:	f8bd a08c 	ldrh.w	sl, [sp, #140]	@ 0x8c
 801c600:	f8bd 7090 	ldrh.w	r7, [sp, #144]	@ 0x90
 801c604:	f8bd 6094 	ldrh.w	r6, [sp, #148]	@ 0x94
 801c608:	eeb0 8a40 	vmov.f32	s16, s0
 801c60c:	eef0 8a60 	vmov.f32	s17, s1
 801c610:	eddd 7a28 	vldr	s15, [sp, #160]	@ 0xa0
  float* two_column_buffer = im2col_data;
 801c614:	9b26      	ldr	r3, [sp, #152]	@ 0x98
  int i, j, c;

  /* Setup the padding regions for the buffer */
  // Top region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad_value
  for (i = 0; i < input_width + 2; i++) {
 801c616:	2500      	movs	r5, #0
 801c618:	e004      	b.n	801c624 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x3a>
    *two_column_buffer++ = pad_value;
 801c61a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c61e:	eca3 7a01 	vstmia	r3!, {s14}
  for (i = 0; i < input_width + 2; i++) {
 801c622:	3501      	adds	r5, #1
 801c624:	f108 0401 	add.w	r4, r8, #1
 801c628:	42ac      	cmp	r4, r5
 801c62a:	daf6      	bge.n	801c61a <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x30>
  }
  // Middle regions: left and right regions
  for (i = 0; i < input_height; i++) {
 801c62c:	2500      	movs	r5, #0
 801c62e:	e00a      	b.n	801c646 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x5c>
    *two_column_buffer++ = pad_value; // left
 801c630:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c634:	ed83 7a00 	vstr	s14, [r3]
    two_column_buffer += input_width; // skip middle
 801c638:	f108 0c01 	add.w	ip, r8, #1
    *two_column_buffer++ = pad_value; // right
 801c63c:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 801c640:	eca3 7a01 	vstmia	r3!, {s14}
  for (i = 0; i < input_height; i++) {
 801c644:	3501      	adds	r5, #1
 801c646:	42a9      	cmp	r1, r5
 801c648:	dcf2      	bgt.n	801c630 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x46>
  }
  // Bottom region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad_value
  for (i = 0; i < input_width + 2; i++) {
 801c64a:	2500      	movs	r5, #0
 801c64c:	e004      	b.n	801c658 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x6e>
    *two_column_buffer++ = pad_value;
 801c64e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c652:	eca3 7a01 	vstmia	r3!, {s14}
  for (i = 0; i < input_width + 2; i++) {
 801c656:	3501      	adds	r5, #1
 801c658:	42ac      	cmp	r4, r5
 801c65a:	daf8      	bge.n	801c64e <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x64>
  /* Setup the input_output_data regions for HWC->CHW buffers */
  const float* src;
  const int8_t* ksrc;
  float ksrc_transposed[9];

  for (c = 0; c < input_depth; c++) {
 801c65c:	2400      	movs	r4, #0
 801c65e:	4625      	mov	r5, r4
 801c660:	4644      	mov	r4, r8
 801c662:	4684      	mov	ip, r0
 801c664:	e0b0      	b.n	801c7c8 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x1de>
    // Place input data into two_column_buffer
    for (i = 0; i < input_height; i++) {
      two_column_buffer++;

      for (j = 0; j < input_width; j++) {
        *two_column_buffer++ = *src;
 801c666:	f8d8 e000 	ldr.w	lr, [r8]
 801c66a:	f843 eb04 	str.w	lr, [r3], #4
        src += input_depth;
 801c66e:	eb08 0882 	add.w	r8, r8, r2, lsl #2
      for (j = 0; j < input_width; j++) {
 801c672:	f10c 0c01 	add.w	ip, ip, #1
 801c676:	4564      	cmp	r4, ip
 801c678:	dcf5      	bgt.n	801c666 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x7c>
      }

      two_column_buffer++;
 801c67a:	3304      	adds	r3, #4
    for (i = 0; i < input_height; i++) {
 801c67c:	f109 0901 	add.w	r9, r9, #1
 801c680:	4549      	cmp	r1, r9
 801c682:	dd03      	ble.n	801c68c <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0xa2>
      two_column_buffer++;
 801c684:	3304      	adds	r3, #4
      for (j = 0; j < input_width; j++) {
 801c686:	f04f 0c00 	mov.w	ip, #0
 801c68a:	e7f4      	b.n	801c676 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x8c>
    }

    // Transpose filter data
    ksrc = filter_data++;
 801c68c:	1c43      	adds	r3, r0, #1
 801c68e:	9304      	str	r3, [sp, #16]
    for (i = 0; i < DIM_KER_Y * DIM_KER_X; i++) {
 801c690:	2300      	movs	r3, #0
 801c692:	e00f      	b.n	801c6b4 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0xca>
      ksrc_transposed[8 - i] = (float)*ksrc;
 801c694:	f990 c000 	ldrsb.w	ip, [r0]
 801c698:	ee07 ca90 	vmov	s15, ip
 801c69c:	f1c3 0c08 	rsb	ip, r3, #8
 801c6a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c6a4:	f10d 0e50 	add.w	lr, sp, #80	@ 0x50
 801c6a8:	eb0e 0c8c 	add.w	ip, lr, ip, lsl #2
 801c6ac:	ed4c 7a09 	vstr	s15, [ip, #-36]	@ 0xffffffdc
      ksrc += input_depth;
 801c6b0:	4410      	add	r0, r2
    for (i = 0; i < DIM_KER_Y * DIM_KER_X; i++) {
 801c6b2:	3301      	adds	r3, #1
 801c6b4:	2b08      	cmp	r3, #8
 801c6b6:	d9ed      	bls.n	801c694 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0xaa>
    }

    float* inplace_output = input_output_data;
    float* two_column_buffer_start = im2col_data;
 801c6b8:	f8dd 9098 	ldr.w	r9, [sp, #152]	@ 0x98

    /* MAC Computation */
    for (i = 0; i < output_height; i++) {
 801c6bc:	f04f 0800 	mov.w	r8, #0
 801c6c0:	9505      	str	r5, [sp, #20]
 801c6c2:	9106      	str	r1, [sp, #24]
 801c6c4:	9207      	str	r2, [sp, #28]
 801c6c6:	e04a      	b.n	801c75e <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x174>
        // We assume bias_data as zeros.
        float sum_0 = 0.0f;
        float sum_1 = 0.0f;
        transpose_depthwise_mac_kernel3_2row_fp_uniweight(&sum_0, &sum_1, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 801c6c8:	fb03 6306 	mla	r3, r3, r6, r6
 801c6cc:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 801c6d0:	edc3 7a00 	vstr	s15, [r3]

        two_column_buffer_start += 2;
 801c6d4:	f109 0908 	add.w	r9, r9, #8
      for (j = 0; j < output_width - 1; j+=2) {
 801c6d8:	3502      	adds	r5, #2
 801c6da:	1e7b      	subs	r3, r7, #1
 801c6dc:	42ab      	cmp	r3, r5
 801c6de:	dd37      	ble.n	801c750 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x166>
        float sum_0 = 0.0f;
 801c6e0:	2300      	movs	r3, #0
 801c6e2:	9309      	str	r3, [sp, #36]	@ 0x24
        float sum_1 = 0.0f;
 801c6e4:	930a      	str	r3, [sp, #40]	@ 0x28
        transpose_depthwise_mac_kernel3_2row_fp_uniweight(&sum_0, &sum_1, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
 801c6e6:	2300      	movs	r3, #0
 801c6e8:	9303      	str	r3, [sp, #12]
 801c6ea:	2301      	movs	r3, #1
 801c6ec:	9302      	str	r3, [sp, #8]
 801c6ee:	9301      	str	r3, [sp, #4]
 801c6f0:	9400      	str	r4, [sp, #0]
 801c6f2:	ab0b      	add	r3, sp, #44	@ 0x2c
 801c6f4:	464a      	mov	r2, r9
 801c6f6:	a90a      	add	r1, sp, #40	@ 0x28
 801c6f8:	a809      	add	r0, sp, #36	@ 0x24
 801c6fa:	f7ff fe17 	bl	801c32c <transpose_depthwise_mac_kernel3_2row_fp_uniweight>
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 801c6fe:	eddd 7a09 	vldr	s15, [sp, #36]	@ 0x24
 801c702:	eef4 7ac8 	vcmpe.f32	s15, s16
 801c706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c70a:	dc01      	bgt.n	801c710 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x126>
 801c70c:	eef0 7a48 	vmov.f32	s15, s16
 801c710:	eef4 7ae8 	vcmpe.f32	s15, s17
 801c714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c718:	d401      	bmi.n	801c71e <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x134>
 801c71a:	eef0 7a68 	vmov.f32	s15, s17
 801c71e:	fb08 5307 	mla	r3, r8, r7, r5
 801c722:	fb06 f203 	mul.w	r2, r6, r3
 801c726:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 801c72a:	edc2 7a00 	vstr	s15, [r2]
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 801c72e:	eddd 7a0a 	vldr	s15, [sp, #40]	@ 0x28
 801c732:	eef4 7ac8 	vcmpe.f32	s15, s16
 801c736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c73a:	dc01      	bgt.n	801c740 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x156>
 801c73c:	eef0 7a48 	vmov.f32	s15, s16
 801c740:	eef4 7ae8 	vcmpe.f32	s15, s17
 801c744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c748:	d4be      	bmi.n	801c6c8 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0xde>
 801c74a:	eef0 7a68 	vmov.f32	s15, s17
 801c74e:	e7bb      	b.n	801c6c8 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0xde>
      }

      /* left-over because odd number of output pixels */
      if (output_width & 0x1) {
 801c750:	f017 0f01 	tst.w	r7, #1
 801c754:	d107      	bne.n	801c766 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x17c>

        two_column_buffer_start++;
      }
      /* End of MAC Computation */

      two_column_buffer_start += 2;
 801c756:	f109 0908 	add.w	r9, r9, #8
    for (i = 0; i < output_height; i++) {
 801c75a:	f108 0801 	add.w	r8, r8, #1
 801c75e:	45c2      	cmp	sl, r8
 801c760:	dd2a      	ble.n	801c7b8 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x1ce>
      for (j = 0; j < output_width - 1; j+=2) {
 801c762:	2500      	movs	r5, #0
 801c764:	e7b9      	b.n	801c6da <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0xf0>
        float sum_0 = 0.0f;
 801c766:	2300      	movs	r3, #0
 801c768:	930a      	str	r3, [sp, #40]	@ 0x28
        transpose_depthwise_mac_kernel3_1row_fp_uniweight(&sum_0, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
 801c76a:	2300      	movs	r3, #0
 801c76c:	9302      	str	r3, [sp, #8]
 801c76e:	2301      	movs	r3, #1
 801c770:	9301      	str	r3, [sp, #4]
 801c772:	9300      	str	r3, [sp, #0]
 801c774:	4623      	mov	r3, r4
 801c776:	aa0b      	add	r2, sp, #44	@ 0x2c
 801c778:	4649      	mov	r1, r9
 801c77a:	a80a      	add	r0, sp, #40	@ 0x28
 801c77c:	f7ff fec6 	bl	801c50c <transpose_depthwise_mac_kernel3_1row_fp_uniweight>
        inplace_output[(i * output_width + output_width - 1) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 801c780:	eddd 7a0a 	vldr	s15, [sp, #40]	@ 0x28
 801c784:	eef4 7ac8 	vcmpe.f32	s15, s16
 801c788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c78c:	dc01      	bgt.n	801c792 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x1a8>
 801c78e:	eef0 7a48 	vmov.f32	s15, s16
 801c792:	eef4 7ae8 	vcmpe.f32	s15, s17
 801c796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c79a:	d401      	bmi.n	801c7a0 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x1b6>
 801c79c:	eef0 7a68 	vmov.f32	s15, s17
 801c7a0:	fb08 7307 	mla	r3, r8, r7, r7
 801c7a4:	3b01      	subs	r3, #1
 801c7a6:	fb06 f303 	mul.w	r3, r6, r3
 801c7aa:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 801c7ae:	edc3 7a00 	vstr	s15, [r3]
        two_column_buffer_start++;
 801c7b2:	f109 0904 	add.w	r9, r9, #4
 801c7b6:	e7ce      	b.n	801c756 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x16c>
    }

    bias_data++;
    input_output_data++;
 801c7b8:	9d05      	ldr	r5, [sp, #20]
 801c7ba:	9906      	ldr	r1, [sp, #24]
 801c7bc:	9a07      	ldr	r2, [sp, #28]
 801c7be:	f10b 0b04 	add.w	fp, fp, #4
  for (c = 0; c < input_depth; c++) {
 801c7c2:	3501      	adds	r5, #1
    ksrc = filter_data++;
 801c7c4:	f8dd c010 	ldr.w	ip, [sp, #16]
  for (c = 0; c < input_depth; c++) {
 801c7c8:	42aa      	cmp	r2, r5
 801c7ca:	dd08      	ble.n	801c7de <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x1f4>
    two_column_buffer = im2col_data + input_width + 2;
 801c7cc:	1ca3      	adds	r3, r4, #2
 801c7ce:	9826      	ldr	r0, [sp, #152]	@ 0x98
 801c7d0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    src = input_output_data;
 801c7d4:	46d8      	mov	r8, fp
    for (i = 0; i < input_height; i++) {
 801c7d6:	f04f 0900 	mov.w	r9, #0
 801c7da:	4660      	mov	r0, ip
 801c7dc:	e750      	b.n	801c680 <transpose_depthwise_conv_fp_kernel3_stride1_inpad1_outpad0_IOHW_int8weight+0x96>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
} 
 801c7de:	2000      	movs	r0, #0
 801c7e0:	b015      	add	sp, #84	@ 0x54
 801c7e2:	ecbd 8b02 	vpop	{d8}
 801c7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c7ea <transpose_depthwise_mac_kernel5_2row_fp_uniweight>:
                      const uint16_t STRIDE, const uint16_t IN_PAD, const uint16_t OUT_PAD) {
 801c7ea:	b500      	push	{lr}
    *sum_0 += two_column_buffer[0] * ksrc_transposed[0];
 801c7ec:	edd0 7a00 	vldr	s15, [r0]
 801c7f0:	ed92 7a00 	vldr	s14, [r2]
 801c7f4:	edd3 6a00 	vldr	s13, [r3]
 801c7f8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c7fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c800:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[0];
 801c804:	edd1 7a00 	vldr	s15, [r1]
 801c808:	ed92 7a01 	vldr	s14, [r2, #4]
 801c80c:	edd3 6a00 	vldr	s13, [r3]
 801c810:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c814:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c818:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 801c81c:	edd0 7a00 	vldr	s15, [r0]
 801c820:	ed92 7a01 	vldr	s14, [r2, #4]
 801c824:	edd3 6a01 	vldr	s13, [r3, #4]
 801c828:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c82c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c830:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 801c834:	edd1 7a00 	vldr	s15, [r1]
 801c838:	ed92 7a02 	vldr	s14, [r2, #8]
 801c83c:	edd3 6a01 	vldr	s13, [r3, #4]
 801c840:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c844:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c848:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 801c84c:	edd0 7a00 	vldr	s15, [r0]
 801c850:	ed92 7a02 	vldr	s14, [r2, #8]
 801c854:	edd3 6a02 	vldr	s13, [r3, #8]
 801c858:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c85c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c860:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 801c864:	edd1 7a00 	vldr	s15, [r1]
 801c868:	ed92 7a03 	vldr	s14, [r2, #12]
 801c86c:	edd3 6a02 	vldr	s13, [r3, #8]
 801c870:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c874:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c878:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 801c87c:	edd0 7a00 	vldr	s15, [r0]
 801c880:	ed92 7a03 	vldr	s14, [r2, #12]
 801c884:	edd3 6a03 	vldr	s13, [r3, #12]
 801c888:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c88c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c890:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[3];
 801c894:	edd1 7a00 	vldr	s15, [r1]
 801c898:	ed92 7a04 	vldr	s14, [r2, #16]
 801c89c:	edd3 6a03 	vldr	s13, [r3, #12]
 801c8a0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c8a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c8a8:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 801c8ac:	edd0 7a00 	vldr	s15, [r0]
 801c8b0:	ed92 7a04 	vldr	s14, [r2, #16]
 801c8b4:	edd3 6a04 	vldr	s13, [r3, #16]
 801c8b8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c8bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c8c0:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[4];
 801c8c4:	edd1 7a00 	vldr	s15, [r1]
 801c8c8:	ed92 7a05 	vldr	s14, [r2, #20]
 801c8cc:	edd3 6a04 	vldr	s13, [r3, #16]
 801c8d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c8d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c8d8:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801c8dc:	f8bd e004 	ldrh.w	lr, [sp, #4]
 801c8e0:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
 801c8e4:	f8bd c008 	ldrh.w	ip, [sp, #8]
 801c8e8:	fb0e fc0c 	mul.w	ip, lr, ip
 801c8ec:	f10c 0c01 	add.w	ip, ip, #1
 801c8f0:	f8bd e00c 	ldrh.w	lr, [sp, #12]
 801c8f4:	eb0c 0c4e 	add.w	ip, ip, lr, lsl #1
 801c8f8:	f8bd e010 	ldrh.w	lr, [sp, #16]
 801c8fc:	44f4      	add	ip, lr
 801c8fe:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[5];
 801c902:	edd0 7a00 	vldr	s15, [r0]
 801c906:	ed92 7a00 	vldr	s14, [r2]
 801c90a:	edd3 6a05 	vldr	s13, [r3, #20]
 801c90e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c912:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c916:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[5];
 801c91a:	edd1 7a00 	vldr	s15, [r1]
 801c91e:	ed92 7a01 	vldr	s14, [r2, #4]
 801c922:	edd3 6a05 	vldr	s13, [r3, #20]
 801c926:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c92a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c92e:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[6];
 801c932:	edd0 7a00 	vldr	s15, [r0]
 801c936:	ed92 7a01 	vldr	s14, [r2, #4]
 801c93a:	edd3 6a06 	vldr	s13, [r3, #24]
 801c93e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c942:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c946:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[6];
 801c94a:	edd1 7a00 	vldr	s15, [r1]
 801c94e:	ed92 7a02 	vldr	s14, [r2, #8]
 801c952:	edd3 6a06 	vldr	s13, [r3, #24]
 801c956:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c95a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c95e:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[7];
 801c962:	edd0 7a00 	vldr	s15, [r0]
 801c966:	ed92 7a02 	vldr	s14, [r2, #8]
 801c96a:	edd3 6a07 	vldr	s13, [r3, #28]
 801c96e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c972:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c976:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[7];
 801c97a:	edd1 7a00 	vldr	s15, [r1]
 801c97e:	ed92 7a03 	vldr	s14, [r2, #12]
 801c982:	edd3 6a07 	vldr	s13, [r3, #28]
 801c986:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c98a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c98e:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[8];
 801c992:	edd0 7a00 	vldr	s15, [r0]
 801c996:	ed92 7a03 	vldr	s14, [r2, #12]
 801c99a:	edd3 6a08 	vldr	s13, [r3, #32]
 801c99e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c9a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c9a6:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[8];
 801c9aa:	edd1 7a00 	vldr	s15, [r1]
 801c9ae:	ed92 7a04 	vldr	s14, [r2, #16]
 801c9b2:	edd3 6a08 	vldr	s13, [r3, #32]
 801c9b6:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c9ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c9be:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[9];
 801c9c2:	edd0 7a00 	vldr	s15, [r0]
 801c9c6:	ed92 7a04 	vldr	s14, [r2, #16]
 801c9ca:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 801c9ce:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c9d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c9d6:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[9];
 801c9da:	edd1 7a00 	vldr	s15, [r1]
 801c9de:	ed92 7a05 	vldr	s14, [r2, #20]
 801c9e2:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 801c9e6:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c9ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c9ee:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801c9f2:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[10];
 801c9f6:	edd0 7a00 	vldr	s15, [r0]
 801c9fa:	ed92 7a00 	vldr	s14, [r2]
 801c9fe:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 801ca02:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ca06:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ca0a:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[10];
 801ca0e:	edd1 7a00 	vldr	s15, [r1]
 801ca12:	ed92 7a01 	vldr	s14, [r2, #4]
 801ca16:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 801ca1a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ca1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ca22:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[11];
 801ca26:	edd0 7a00 	vldr	s15, [r0]
 801ca2a:	ed92 7a01 	vldr	s14, [r2, #4]
 801ca2e:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 801ca32:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ca36:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ca3a:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[11];
 801ca3e:	edd1 7a00 	vldr	s15, [r1]
 801ca42:	ed92 7a02 	vldr	s14, [r2, #8]
 801ca46:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 801ca4a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ca4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ca52:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[12];
 801ca56:	edd0 7a00 	vldr	s15, [r0]
 801ca5a:	ed92 7a02 	vldr	s14, [r2, #8]
 801ca5e:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 801ca62:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ca66:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ca6a:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[12];
 801ca6e:	edd1 7a00 	vldr	s15, [r1]
 801ca72:	ed92 7a03 	vldr	s14, [r2, #12]
 801ca76:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 801ca7a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ca7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ca82:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[13];
 801ca86:	edd0 7a00 	vldr	s15, [r0]
 801ca8a:	ed92 7a03 	vldr	s14, [r2, #12]
 801ca8e:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 801ca92:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ca96:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ca9a:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[13];
 801ca9e:	edd1 7a00 	vldr	s15, [r1]
 801caa2:	ed92 7a04 	vldr	s14, [r2, #16]
 801caa6:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 801caaa:	ee27 7a26 	vmul.f32	s14, s14, s13
 801caae:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cab2:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[14];
 801cab6:	edd0 7a00 	vldr	s15, [r0]
 801caba:	ed92 7a04 	vldr	s14, [r2, #16]
 801cabe:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 801cac2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cac6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801caca:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[14];
 801cace:	edd1 7a00 	vldr	s15, [r1]
 801cad2:	ed92 7a05 	vldr	s14, [r2, #20]
 801cad6:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 801cada:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cade:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cae2:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801cae6:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[15];
 801caea:	edd0 7a00 	vldr	s15, [r0]
 801caee:	ed92 7a00 	vldr	s14, [r2]
 801caf2:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 801caf6:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cafa:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cafe:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[15];
 801cb02:	edd1 7a00 	vldr	s15, [r1]
 801cb06:	ed92 7a01 	vldr	s14, [r2, #4]
 801cb0a:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 801cb0e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cb12:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cb16:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[16];
 801cb1a:	edd0 7a00 	vldr	s15, [r0]
 801cb1e:	ed92 7a01 	vldr	s14, [r2, #4]
 801cb22:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 801cb26:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cb2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cb2e:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[16];
 801cb32:	edd1 7a00 	vldr	s15, [r1]
 801cb36:	ed92 7a02 	vldr	s14, [r2, #8]
 801cb3a:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 801cb3e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cb42:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cb46:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[17];
 801cb4a:	edd0 7a00 	vldr	s15, [r0]
 801cb4e:	ed92 7a02 	vldr	s14, [r2, #8]
 801cb52:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 801cb56:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cb5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cb5e:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[17];
 801cb62:	edd1 7a00 	vldr	s15, [r1]
 801cb66:	ed92 7a03 	vldr	s14, [r2, #12]
 801cb6a:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 801cb6e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cb72:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cb76:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[18];
 801cb7a:	edd0 7a00 	vldr	s15, [r0]
 801cb7e:	ed92 7a03 	vldr	s14, [r2, #12]
 801cb82:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 801cb86:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cb8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cb8e:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[18];
 801cb92:	edd1 7a00 	vldr	s15, [r1]
 801cb96:	ed92 7a04 	vldr	s14, [r2, #16]
 801cb9a:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 801cb9e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cba2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cba6:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[19];
 801cbaa:	edd0 7a00 	vldr	s15, [r0]
 801cbae:	ed92 7a04 	vldr	s14, [r2, #16]
 801cbb2:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 801cbb6:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cbba:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cbbe:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[19];
 801cbc2:	edd1 7a00 	vldr	s15, [r1]
 801cbc6:	ed92 7a05 	vldr	s14, [r2, #20]
 801cbca:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 801cbce:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cbd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cbd6:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801cbda:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[20];
 801cbde:	edd0 7a00 	vldr	s15, [r0]
 801cbe2:	ed92 7a00 	vldr	s14, [r2]
 801cbe6:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 801cbea:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cbee:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cbf2:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[20];
 801cbf6:	edd1 7a00 	vldr	s15, [r1]
 801cbfa:	ed92 7a01 	vldr	s14, [r2, #4]
 801cbfe:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 801cc02:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cc06:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cc0a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[21];
 801cc0e:	edd0 7a00 	vldr	s15, [r0]
 801cc12:	ed92 7a01 	vldr	s14, [r2, #4]
 801cc16:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 801cc1a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cc1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cc22:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[21];
 801cc26:	edd1 7a00 	vldr	s15, [r1]
 801cc2a:	ed92 7a02 	vldr	s14, [r2, #8]
 801cc2e:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 801cc32:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cc36:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cc3a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[22];
 801cc3e:	edd0 7a00 	vldr	s15, [r0]
 801cc42:	ed92 7a02 	vldr	s14, [r2, #8]
 801cc46:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 801cc4a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cc4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cc52:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[22];
 801cc56:	edd1 7a00 	vldr	s15, [r1]
 801cc5a:	ed92 7a03 	vldr	s14, [r2, #12]
 801cc5e:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 801cc62:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cc66:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cc6a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[23];
 801cc6e:	edd0 7a00 	vldr	s15, [r0]
 801cc72:	ed92 7a03 	vldr	s14, [r2, #12]
 801cc76:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 801cc7a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cc7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cc82:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[23];
 801cc86:	edd1 7a00 	vldr	s15, [r1]
 801cc8a:	ed92 7a04 	vldr	s14, [r2, #16]
 801cc8e:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 801cc92:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cc96:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cc9a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[24];
 801cc9e:	edd0 7a00 	vldr	s15, [r0]
 801cca2:	ed92 7a04 	vldr	s14, [r2, #16]
 801cca6:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 801ccaa:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ccae:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ccb2:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[24];
 801ccb6:	edd1 7a00 	vldr	s15, [r1]
 801ccba:	ed92 7a05 	vldr	s14, [r2, #20]
 801ccbe:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 801ccc2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ccc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ccca:	edc1 7a00 	vstr	s15, [r1]
}
 801ccce:	f85d fb04 	ldr.w	pc, [sp], #4

0801ccd2 <transpose_depthwise_mac_kernel5_1row_fp_uniweight>:
    *sum_0 += two_column_buffer[0] * ksrc_transposed[0];
 801ccd2:	edd0 7a00 	vldr	s15, [r0]
 801ccd6:	ed91 7a00 	vldr	s14, [r1]
 801ccda:	edd2 6a00 	vldr	s13, [r2]
 801ccde:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cce2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cce6:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 801ccea:	ed91 7a01 	vldr	s14, [r1, #4]
 801ccee:	edd2 6a01 	vldr	s13, [r2, #4]
 801ccf2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ccf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ccfa:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 801ccfe:	ed91 7a02 	vldr	s14, [r1, #8]
 801cd02:	edd2 6a02 	vldr	s13, [r2, #8]
 801cd06:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cd0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cd0e:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 801cd12:	ed91 7a03 	vldr	s14, [r1, #12]
 801cd16:	edd2 6a03 	vldr	s13, [r2, #12]
 801cd1a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cd1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cd22:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 801cd26:	ed91 7a04 	vldr	s14, [r1, #16]
 801cd2a:	edd2 6a04 	vldr	s13, [r2, #16]
 801cd2e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cd32:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cd36:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801cd3a:	f103 3cff 	add.w	ip, r3, #4294967295	@ 0xffffffff
 801cd3e:	f8bd 3000 	ldrh.w	r3, [sp]
 801cd42:	fb0c f303 	mul.w	r3, ip, r3
 801cd46:	3301      	adds	r3, #1
 801cd48:	f8bd c004 	ldrh.w	ip, [sp, #4]
 801cd4c:	eb03 034c 	add.w	r3, r3, ip, lsl #1
 801cd50:	f8bd c008 	ldrh.w	ip, [sp, #8]
 801cd54:	4463      	add	r3, ip
 801cd56:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[5];
 801cd5a:	ed91 7a00 	vldr	s14, [r1]
 801cd5e:	edd2 6a05 	vldr	s13, [r2, #20]
 801cd62:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cd66:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cd6a:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[6];
 801cd6e:	ed91 7a01 	vldr	s14, [r1, #4]
 801cd72:	edd2 6a06 	vldr	s13, [r2, #24]
 801cd76:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cd7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cd7e:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[7];
 801cd82:	ed91 7a02 	vldr	s14, [r1, #8]
 801cd86:	edd2 6a07 	vldr	s13, [r2, #28]
 801cd8a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cd8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cd92:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[8];
 801cd96:	ed91 7a03 	vldr	s14, [r1, #12]
 801cd9a:	edd2 6a08 	vldr	s13, [r2, #32]
 801cd9e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cda2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cda6:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[9];
 801cdaa:	ed91 7a04 	vldr	s14, [r1, #16]
 801cdae:	edd2 6a09 	vldr	s13, [r2, #36]	@ 0x24
 801cdb2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cdb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cdba:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801cdbe:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[10];
 801cdc2:	ed91 7a00 	vldr	s14, [r1]
 801cdc6:	edd2 6a0a 	vldr	s13, [r2, #40]	@ 0x28
 801cdca:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cdce:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cdd2:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[11];
 801cdd6:	ed91 7a01 	vldr	s14, [r1, #4]
 801cdda:	edd2 6a0b 	vldr	s13, [r2, #44]	@ 0x2c
 801cdde:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cde2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cde6:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[12];
 801cdea:	ed91 7a02 	vldr	s14, [r1, #8]
 801cdee:	edd2 6a0c 	vldr	s13, [r2, #48]	@ 0x30
 801cdf2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cdf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cdfa:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[13];
 801cdfe:	ed91 7a03 	vldr	s14, [r1, #12]
 801ce02:	edd2 6a0d 	vldr	s13, [r2, #52]	@ 0x34
 801ce06:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ce0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ce0e:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[14];
 801ce12:	ed91 7a04 	vldr	s14, [r1, #16]
 801ce16:	edd2 6a0e 	vldr	s13, [r2, #56]	@ 0x38
 801ce1a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ce1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ce22:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801ce26:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[15];
 801ce2a:	ed91 7a00 	vldr	s14, [r1]
 801ce2e:	edd2 6a0f 	vldr	s13, [r2, #60]	@ 0x3c
 801ce32:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ce36:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ce3a:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[16];
 801ce3e:	ed91 7a01 	vldr	s14, [r1, #4]
 801ce42:	edd2 6a10 	vldr	s13, [r2, #64]	@ 0x40
 801ce46:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ce4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ce4e:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[17];
 801ce52:	ed91 7a02 	vldr	s14, [r1, #8]
 801ce56:	edd2 6a11 	vldr	s13, [r2, #68]	@ 0x44
 801ce5a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ce5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ce62:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[18];
 801ce66:	ed91 7a03 	vldr	s14, [r1, #12]
 801ce6a:	edd2 6a12 	vldr	s13, [r2, #72]	@ 0x48
 801ce6e:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ce72:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ce76:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[19];
 801ce7a:	ed91 7a04 	vldr	s14, [r1, #16]
 801ce7e:	edd2 6a13 	vldr	s13, [r2, #76]	@ 0x4c
 801ce82:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ce86:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ce8a:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801ce8e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[20];
 801ce92:	ed91 7a00 	vldr	s14, [r1]
 801ce96:	edd2 6a14 	vldr	s13, [r2, #80]	@ 0x50
 801ce9a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ce9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cea2:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[21];
 801cea6:	ed91 7a01 	vldr	s14, [r1, #4]
 801ceaa:	edd2 6a15 	vldr	s13, [r2, #84]	@ 0x54
 801ceae:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ceb2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ceb6:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[22];
 801ceba:	ed91 7a02 	vldr	s14, [r1, #8]
 801cebe:	edd2 6a16 	vldr	s13, [r2, #88]	@ 0x58
 801cec2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cec6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ceca:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[23];
 801cece:	ed91 7a03 	vldr	s14, [r1, #12]
 801ced2:	edd2 6a17 	vldr	s13, [r2, #92]	@ 0x5c
 801ced6:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ceda:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cede:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[24];
 801cee2:	ed91 7a04 	vldr	s14, [r1, #16]
 801cee6:	edd2 6a18 	vldr	s13, [r2, #96]	@ 0x60
 801ceea:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ceee:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cef2:	edc0 7a00 	vstr	s15, [r0]
}
 801cef6:	4770      	bx	lr

0801cef8 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight>:
tinyengine_status_fp transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight(float* input_output_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 801cef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cefc:	ed2d 8b02 	vpush	{d8}
 801cf00:	b0a5      	sub	sp, #148	@ 0x94
 801cf02:	4683      	mov	fp, r0
 801cf04:	4690      	mov	r8, r2
 801cf06:	461a      	mov	r2, r3
 801cf08:	9830      	ldr	r0, [sp, #192]	@ 0xc0
 801cf0a:	f8bd a0cc 	ldrh.w	sl, [sp, #204]	@ 0xcc
 801cf0e:	f8bd 70d0 	ldrh.w	r7, [sp, #208]	@ 0xd0
 801cf12:	f8bd 60d4 	ldrh.w	r6, [sp, #212]	@ 0xd4
 801cf16:	eeb0 8a40 	vmov.f32	s16, s0
 801cf1a:	eef0 8a60 	vmov.f32	s17, s1
 801cf1e:	ed9d 7a38 	vldr	s14, [sp, #224]	@ 0xe0
  float* two_column_buffer = im2col_data;
 801cf22:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
  int i, j, c;

  /* Setup the padding regions for the buffer */
  // Top region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad_value
  for (i = 0; i < input_width + 4; i++) {
 801cf24:	f04f 0c00 	mov.w	ip, #0
 801cf28:	e00a      	b.n	801cf40 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x48>
    *two_column_buffer++ = pad_value;
 801cf2a:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 801cf2e:	461c      	mov	r4, r3
 801cf30:	3408      	adds	r4, #8
 801cf32:	edc3 7a00 	vstr	s15, [r3]
    *two_column_buffer++ = pad_value;
 801cf36:	edc3 7a01 	vstr	s15, [r3, #4]
  for (i = 0; i < input_width + 4; i++) {
 801cf3a:	f10c 0c01 	add.w	ip, ip, #1
    *two_column_buffer++ = pad_value;
 801cf3e:	4623      	mov	r3, r4
  for (i = 0; i < input_width + 4; i++) {
 801cf40:	f108 0503 	add.w	r5, r8, #3
 801cf44:	4565      	cmp	r5, ip
 801cf46:	daf0      	bge.n	801cf2a <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x32>
  }
  // Middle regions: left and right regions
  for (i = 0; i < input_height; i++) {
 801cf48:	f04f 0c00 	mov.w	ip, #0
 801cf4c:	e012      	b.n	801cf74 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x7c>
    *two_column_buffer++ = pad_value; // left 1
 801cf4e:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 801cf52:	edc3 7a00 	vstr	s15, [r3]
    *two_column_buffer++ = pad_value; // left 2
 801cf56:	edc3 7a01 	vstr	s15, [r3, #4]
    two_column_buffer += input_width; // skip middle
 801cf5a:	ea4f 0488 	mov.w	r4, r8, lsl #2
 801cf5e:	3408      	adds	r4, #8
 801cf60:	441c      	add	r4, r3
    *two_column_buffer++ = pad_value; // right 1
 801cf62:	4623      	mov	r3, r4
 801cf64:	46a6      	mov	lr, r4
 801cf66:	3308      	adds	r3, #8
 801cf68:	edc4 7a00 	vstr	s15, [r4]
    *two_column_buffer++ = pad_value; // right 2
 801cf6c:	edc4 7a01 	vstr	s15, [r4, #4]
  for (i = 0; i < input_height; i++) {
 801cf70:	f10c 0c01 	add.w	ip, ip, #1
 801cf74:	4561      	cmp	r1, ip
 801cf76:	dcea      	bgt.n	801cf4e <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x56>
  }
  // Bottom region: 8bit x (input_x + pad_w * 2) x pad_h: unroll by pad_value
  for (i = 0; i < input_width + 4; i++) {
 801cf78:	f04f 0c00 	mov.w	ip, #0
 801cf7c:	e00b      	b.n	801cf96 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x9e>
    *two_column_buffer++ = pad_value;
 801cf7e:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 801cf82:	461c      	mov	r4, r3
 801cf84:	469e      	mov	lr, r3
 801cf86:	3408      	adds	r4, #8
 801cf88:	edc3 7a00 	vstr	s15, [r3]
    *two_column_buffer++ = pad_value;
 801cf8c:	edc3 7a01 	vstr	s15, [r3, #4]
  for (i = 0; i < input_width + 4; i++) {
 801cf90:	f10c 0c01 	add.w	ip, ip, #1
    *two_column_buffer++ = pad_value;
 801cf94:	4623      	mov	r3, r4
  for (i = 0; i < input_width + 4; i++) {
 801cf96:	4565      	cmp	r5, ip
 801cf98:	daf1      	bge.n	801cf7e <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x86>
  /* Setup the input_output_data regions for HWC->CHW buffers */
  const float* src;
  const int8_t* ksrc;
  float ksrc_transposed[25];

  for (c = 0; c < input_depth; c++) {
 801cf9a:	2400      	movs	r4, #0
 801cf9c:	4625      	mov	r5, r4
 801cf9e:	4644      	mov	r4, r8
 801cfa0:	4684      	mov	ip, r0
 801cfa2:	e0b2      	b.n	801d10a <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x212>
    // Place input data into two_column_buffer
    for (i = 0; i < input_height; i++) {
      two_column_buffer += 2;

      for (j = 0; j < input_width; j++) {
        *two_column_buffer++ = *src;
 801cfa4:	f8d8 e000 	ldr.w	lr, [r8]
 801cfa8:	f843 eb04 	str.w	lr, [r3], #4
        src += input_depth;
 801cfac:	eb08 0882 	add.w	r8, r8, r2, lsl #2
      for (j = 0; j < input_width; j++) {
 801cfb0:	f10c 0c01 	add.w	ip, ip, #1
 801cfb4:	4564      	cmp	r4, ip
 801cfb6:	dcf5      	bgt.n	801cfa4 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0xac>
      }

      two_column_buffer += 2;
 801cfb8:	3308      	adds	r3, #8
    for (i = 0; i < input_height; i++) {
 801cfba:	f109 0901 	add.w	r9, r9, #1
 801cfbe:	4549      	cmp	r1, r9
 801cfc0:	dd03      	ble.n	801cfca <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0xd2>
      two_column_buffer += 2;
 801cfc2:	3308      	adds	r3, #8
      for (j = 0; j < input_width; j++) {
 801cfc4:	f04f 0c00 	mov.w	ip, #0
 801cfc8:	e7f4      	b.n	801cfb4 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0xbc>
    }

    // Transpose filter data
    ksrc = filter_data++;
 801cfca:	1c43      	adds	r3, r0, #1
 801cfcc:	9304      	str	r3, [sp, #16]
    for (i = 0; i < DIM_KER_Y * DIM_KER_X; i++) {
 801cfce:	2300      	movs	r3, #0
 801cfd0:	e00f      	b.n	801cff2 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0xfa>
      ksrc_transposed[24 - i] = (float)*ksrc;
 801cfd2:	f990 c000 	ldrsb.w	ip, [r0]
 801cfd6:	ee07 ca90 	vmov	s15, ip
 801cfda:	f1c3 0c18 	rsb	ip, r3, #24
 801cfde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801cfe2:	f10d 0e90 	add.w	lr, sp, #144	@ 0x90
 801cfe6:	eb0e 0c8c 	add.w	ip, lr, ip, lsl #2
 801cfea:	ed4c 7a19 	vstr	s15, [ip, #-100]	@ 0xffffff9c
      ksrc += input_depth;
 801cfee:	4410      	add	r0, r2
    for (i = 0; i < DIM_KER_Y * DIM_KER_X; i++) {
 801cff0:	3301      	adds	r3, #1
 801cff2:	2b18      	cmp	r3, #24
 801cff4:	d9ed      	bls.n	801cfd2 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0xda>
    }

    float* inplace_output = input_output_data;
    float* two_column_buffer_start = im2col_data;
 801cff6:	f8dd 90d8 	ldr.w	r9, [sp, #216]	@ 0xd8

    /* MAC Computation */
    for (i = 0; i < output_height; i++) {
 801cffa:	f04f 0800 	mov.w	r8, #0
 801cffe:	9505      	str	r5, [sp, #20]
 801d000:	9106      	str	r1, [sp, #24]
 801d002:	9207      	str	r2, [sp, #28]
 801d004:	e04b      	b.n	801d09e <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x1a6>
        // We assume bias_data as zeros.
        float sum_0 = 0.0f;
        float sum_1 = 0.0f;
        transpose_depthwise_mac_kernel5_2row_fp_uniweight(&sum_0, &sum_1, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 801d006:	fb03 6306 	mla	r3, r3, r6, r6
 801d00a:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 801d00e:	edc3 7a00 	vstr	s15, [r3]

        two_column_buffer_start += 2;
 801d012:	f109 0908 	add.w	r9, r9, #8
      for (j = 0; j < output_width - 1; j+=2) {
 801d016:	3502      	adds	r5, #2
 801d018:	1e7b      	subs	r3, r7, #1
 801d01a:	42ab      	cmp	r3, r5
 801d01c:	dd38      	ble.n	801d090 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x198>
        float sum_0 = 0.0f;
 801d01e:	2300      	movs	r3, #0
 801d020:	9309      	str	r3, [sp, #36]	@ 0x24
        float sum_1 = 0.0f;
 801d022:	930a      	str	r3, [sp, #40]	@ 0x28
        transpose_depthwise_mac_kernel5_2row_fp_uniweight(&sum_0, &sum_1, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
 801d024:	2300      	movs	r3, #0
 801d026:	9303      	str	r3, [sp, #12]
 801d028:	2302      	movs	r3, #2
 801d02a:	9302      	str	r3, [sp, #8]
 801d02c:	2301      	movs	r3, #1
 801d02e:	9301      	str	r3, [sp, #4]
 801d030:	9400      	str	r4, [sp, #0]
 801d032:	ab0b      	add	r3, sp, #44	@ 0x2c
 801d034:	464a      	mov	r2, r9
 801d036:	a90a      	add	r1, sp, #40	@ 0x28
 801d038:	a809      	add	r0, sp, #36	@ 0x24
 801d03a:	f7ff fbd6 	bl	801c7ea <transpose_depthwise_mac_kernel5_2row_fp_uniweight>
        inplace_output[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 801d03e:	eddd 7a09 	vldr	s15, [sp, #36]	@ 0x24
 801d042:	eef4 7ac8 	vcmpe.f32	s15, s16
 801d046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d04a:	dc01      	bgt.n	801d050 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x158>
 801d04c:	eef0 7a48 	vmov.f32	s15, s16
 801d050:	eef4 7ae8 	vcmpe.f32	s15, s17
 801d054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d058:	d401      	bmi.n	801d05e <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x166>
 801d05a:	eef0 7a68 	vmov.f32	s15, s17
 801d05e:	fb08 5307 	mla	r3, r8, r7, r5
 801d062:	fb06 f203 	mul.w	r2, r6, r3
 801d066:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 801d06a:	edc2 7a00 	vstr	s15, [r2]
        inplace_output[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 801d06e:	eddd 7a0a 	vldr	s15, [sp, #40]	@ 0x28
 801d072:	eef4 7ac8 	vcmpe.f32	s15, s16
 801d076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d07a:	dc01      	bgt.n	801d080 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x188>
 801d07c:	eef0 7a48 	vmov.f32	s15, s16
 801d080:	eef4 7ae8 	vcmpe.f32	s15, s17
 801d084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d088:	d4bd      	bmi.n	801d006 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x10e>
 801d08a:	eef0 7a68 	vmov.f32	s15, s17
 801d08e:	e7ba      	b.n	801d006 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x10e>
      }

      /* left-over because odd number of output pixels */
      if (output_width & 0x1) {
 801d090:	f017 0f01 	tst.w	r7, #1
 801d094:	d107      	bne.n	801d0a6 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x1ae>

        two_column_buffer_start++;
      }
      /* End of MAC Computation */

      two_column_buffer_start += 4;
 801d096:	f109 0910 	add.w	r9, r9, #16
    for (i = 0; i < output_height; i++) {
 801d09a:	f108 0801 	add.w	r8, r8, #1
 801d09e:	45c2      	cmp	sl, r8
 801d0a0:	dd2b      	ble.n	801d0fa <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x202>
      for (j = 0; j < output_width - 1; j+=2) {
 801d0a2:	2500      	movs	r5, #0
 801d0a4:	e7b8      	b.n	801d018 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x120>
        float sum_0 = 0.0f;
 801d0a6:	2300      	movs	r3, #0
 801d0a8:	930a      	str	r3, [sp, #40]	@ 0x28
        transpose_depthwise_mac_kernel5_1row_fp_uniweight(&sum_0, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
 801d0aa:	2300      	movs	r3, #0
 801d0ac:	9302      	str	r3, [sp, #8]
 801d0ae:	2302      	movs	r3, #2
 801d0b0:	9301      	str	r3, [sp, #4]
 801d0b2:	2301      	movs	r3, #1
 801d0b4:	9300      	str	r3, [sp, #0]
 801d0b6:	4623      	mov	r3, r4
 801d0b8:	aa0b      	add	r2, sp, #44	@ 0x2c
 801d0ba:	4649      	mov	r1, r9
 801d0bc:	a80a      	add	r0, sp, #40	@ 0x28
 801d0be:	f7ff fe08 	bl	801ccd2 <transpose_depthwise_mac_kernel5_1row_fp_uniweight>
        inplace_output[(i * output_width + output_width - 1) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 801d0c2:	eddd 7a0a 	vldr	s15, [sp, #40]	@ 0x28
 801d0c6:	eef4 7ac8 	vcmpe.f32	s15, s16
 801d0ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0ce:	dc01      	bgt.n	801d0d4 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x1dc>
 801d0d0:	eef0 7a48 	vmov.f32	s15, s16
 801d0d4:	eef4 7ae8 	vcmpe.f32	s15, s17
 801d0d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0dc:	d401      	bmi.n	801d0e2 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x1ea>
 801d0de:	eef0 7a68 	vmov.f32	s15, s17
 801d0e2:	fb08 7307 	mla	r3, r8, r7, r7
 801d0e6:	3b01      	subs	r3, #1
 801d0e8:	fb06 f303 	mul.w	r3, r6, r3
 801d0ec:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 801d0f0:	edc3 7a00 	vstr	s15, [r3]
        two_column_buffer_start++;
 801d0f4:	f109 0904 	add.w	r9, r9, #4
 801d0f8:	e7cd      	b.n	801d096 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x19e>
    }

    bias_data++;
    input_output_data++;
 801d0fa:	9d05      	ldr	r5, [sp, #20]
 801d0fc:	9906      	ldr	r1, [sp, #24]
 801d0fe:	9a07      	ldr	r2, [sp, #28]
 801d100:	f10b 0b04 	add.w	fp, fp, #4
  for (c = 0; c < input_depth; c++) {
 801d104:	3501      	adds	r5, #1
    ksrc = filter_data++;
 801d106:	f8dd c010 	ldr.w	ip, [sp, #16]
  for (c = 0; c < input_depth; c++) {
 801d10a:	42aa      	cmp	r2, r5
 801d10c:	dd08      	ble.n	801d120 <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0x228>
    two_column_buffer = im2col_data + (input_width + 4) * 2;
 801d10e:	1d23      	adds	r3, r4, #4
 801d110:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 801d112:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
    src = input_output_data;
 801d116:	46d8      	mov	r8, fp
    for (i = 0; i < input_height; i++) {
 801d118:	f04f 0900 	mov.w	r9, #0
 801d11c:	4660      	mov	r0, ip
 801d11e:	e74e      	b.n	801cfbe <transpose_depthwise_conv_fp_kernel5_stride1_inpad2_outpad0_IOHW_int8weight+0xc6>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
} 
 801d120:	2000      	movs	r0, #0
 801d122:	b025      	add	sp, #148	@ 0x94
 801d124:	ecbd 8b02 	vpop	{d8}
 801d128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d12c <transpose_depthwise_mac_kernel7_2row_fp_uniweight>:
                      const uint16_t STRIDE, const uint16_t IN_PAD, const uint16_t OUT_PAD) {
 801d12c:	b500      	push	{lr}
    *sum_0 += two_column_buffer[0] * ksrc_transposed[0];
 801d12e:	edd0 7a00 	vldr	s15, [r0]
 801d132:	ed92 7a00 	vldr	s14, [r2]
 801d136:	edd3 6a00 	vldr	s13, [r3]
 801d13a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d13e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d142:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[0];
 801d146:	edd1 7a00 	vldr	s15, [r1]
 801d14a:	ed92 7a01 	vldr	s14, [r2, #4]
 801d14e:	edd3 6a00 	vldr	s13, [r3]
 801d152:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d156:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d15a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 801d15e:	edd0 7a00 	vldr	s15, [r0]
 801d162:	ed92 7a01 	vldr	s14, [r2, #4]
 801d166:	edd3 6a01 	vldr	s13, [r3, #4]
 801d16a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d16e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d172:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[1];
 801d176:	edd1 7a00 	vldr	s15, [r1]
 801d17a:	ed92 7a02 	vldr	s14, [r2, #8]
 801d17e:	edd3 6a01 	vldr	s13, [r3, #4]
 801d182:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d186:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d18a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 801d18e:	edd0 7a00 	vldr	s15, [r0]
 801d192:	ed92 7a02 	vldr	s14, [r2, #8]
 801d196:	edd3 6a02 	vldr	s13, [r3, #8]
 801d19a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d19e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d1a2:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[2];
 801d1a6:	edd1 7a00 	vldr	s15, [r1]
 801d1aa:	ed92 7a03 	vldr	s14, [r2, #12]
 801d1ae:	edd3 6a02 	vldr	s13, [r3, #8]
 801d1b2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d1b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d1ba:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 801d1be:	edd0 7a00 	vldr	s15, [r0]
 801d1c2:	ed92 7a03 	vldr	s14, [r2, #12]
 801d1c6:	edd3 6a03 	vldr	s13, [r3, #12]
 801d1ca:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d1ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d1d2:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[3];
 801d1d6:	edd1 7a00 	vldr	s15, [r1]
 801d1da:	ed92 7a04 	vldr	s14, [r2, #16]
 801d1de:	edd3 6a03 	vldr	s13, [r3, #12]
 801d1e2:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d1e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d1ea:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 801d1ee:	edd0 7a00 	vldr	s15, [r0]
 801d1f2:	ed92 7a04 	vldr	s14, [r2, #16]
 801d1f6:	edd3 6a04 	vldr	s13, [r3, #16]
 801d1fa:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d1fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d202:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[4];
 801d206:	edd1 7a00 	vldr	s15, [r1]
 801d20a:	ed92 7a05 	vldr	s14, [r2, #20]
 801d20e:	edd3 6a04 	vldr	s13, [r3, #16]
 801d212:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d216:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d21a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[5];
 801d21e:	edd0 7a00 	vldr	s15, [r0]
 801d222:	ed92 7a05 	vldr	s14, [r2, #20]
 801d226:	edd3 6a05 	vldr	s13, [r3, #20]
 801d22a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d22e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d232:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[5];
 801d236:	edd1 7a00 	vldr	s15, [r1]
 801d23a:	ed92 7a06 	vldr	s14, [r2, #24]
 801d23e:	edd3 6a05 	vldr	s13, [r3, #20]
 801d242:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d246:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d24a:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[6];
 801d24e:	edd0 7a00 	vldr	s15, [r0]
 801d252:	ed92 7a06 	vldr	s14, [r2, #24]
 801d256:	edd3 6a06 	vldr	s13, [r3, #24]
 801d25a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d25e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d262:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[7] * ksrc_transposed[6];
 801d266:	edd1 7a00 	vldr	s15, [r1]
 801d26a:	ed92 7a07 	vldr	s14, [r2, #28]
 801d26e:	edd3 6a06 	vldr	s13, [r3, #24]
 801d272:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d276:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d27a:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801d27e:	f8bd c004 	ldrh.w	ip, [sp, #4]
 801d282:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 801d286:	f8bd e008 	ldrh.w	lr, [sp, #8]
 801d28a:	fb0c fe0e 	mul.w	lr, ip, lr
 801d28e:	f10e 0e01 	add.w	lr, lr, #1
 801d292:	f8bd c00c 	ldrh.w	ip, [sp, #12]
 801d296:	eb0e 0e4c 	add.w	lr, lr, ip, lsl #1
 801d29a:	f8bd c010 	ldrh.w	ip, [sp, #16]
 801d29e:	44f4      	add	ip, lr
 801d2a0:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 801d2a4:	edd0 7a00 	vldr	s15, [r0]
 801d2a8:	ed92 7a00 	vldr	s14, [r2]
 801d2ac:	edd3 6a07 	vldr	s13, [r3, #28]
 801d2b0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d2b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d2b8:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[7];
 801d2bc:	edd1 7a00 	vldr	s15, [r1]
 801d2c0:	ed92 7a01 	vldr	s14, [r2, #4]
 801d2c4:	edd3 6a07 	vldr	s13, [r3, #28]
 801d2c8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d2cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d2d0:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[8];
 801d2d4:	edd0 7a00 	vldr	s15, [r0]
 801d2d8:	ed92 7a01 	vldr	s14, [r2, #4]
 801d2dc:	edd3 6a08 	vldr	s13, [r3, #32]
 801d2e0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d2e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d2e8:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[8];
 801d2ec:	edd1 7a00 	vldr	s15, [r1]
 801d2f0:	ed92 7a02 	vldr	s14, [r2, #8]
 801d2f4:	edd3 6a08 	vldr	s13, [r3, #32]
 801d2f8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d2fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d300:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[9];
 801d304:	edd0 7a00 	vldr	s15, [r0]
 801d308:	ed92 7a02 	vldr	s14, [r2, #8]
 801d30c:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 801d310:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d314:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d318:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[9];
 801d31c:	edd1 7a00 	vldr	s15, [r1]
 801d320:	ed92 7a03 	vldr	s14, [r2, #12]
 801d324:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 801d328:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d32c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d330:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[10];
 801d334:	edd0 7a00 	vldr	s15, [r0]
 801d338:	ed92 7a03 	vldr	s14, [r2, #12]
 801d33c:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 801d340:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d344:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d348:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[10];
 801d34c:	edd1 7a00 	vldr	s15, [r1]
 801d350:	ed92 7a04 	vldr	s14, [r2, #16]
 801d354:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 801d358:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d35c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d360:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[11];
 801d364:	edd0 7a00 	vldr	s15, [r0]
 801d368:	ed92 7a04 	vldr	s14, [r2, #16]
 801d36c:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 801d370:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d374:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d378:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[11];
 801d37c:	edd1 7a00 	vldr	s15, [r1]
 801d380:	ed92 7a05 	vldr	s14, [r2, #20]
 801d384:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 801d388:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d38c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d390:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[12];
 801d394:	edd0 7a00 	vldr	s15, [r0]
 801d398:	ed92 7a05 	vldr	s14, [r2, #20]
 801d39c:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 801d3a0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d3a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d3a8:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[12];
 801d3ac:	edd1 7a00 	vldr	s15, [r1]
 801d3b0:	ed92 7a06 	vldr	s14, [r2, #24]
 801d3b4:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 801d3b8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d3bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d3c0:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[13];
 801d3c4:	edd0 7a00 	vldr	s15, [r0]
 801d3c8:	ed92 7a06 	vldr	s14, [r2, #24]
 801d3cc:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 801d3d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d3d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d3d8:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[7] * ksrc_transposed[13];
 801d3dc:	edd1 7a00 	vldr	s15, [r1]
 801d3e0:	ed92 7a07 	vldr	s14, [r2, #28]
 801d3e4:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 801d3e8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d3ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d3f0:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801d3f4:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 801d3f8:	edd0 7a00 	vldr	s15, [r0]
 801d3fc:	ed92 7a00 	vldr	s14, [r2]
 801d400:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 801d404:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d408:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d40c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[14];
 801d410:	edd1 7a00 	vldr	s15, [r1]
 801d414:	ed92 7a01 	vldr	s14, [r2, #4]
 801d418:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 801d41c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d420:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d424:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[15];
 801d428:	edd0 7a00 	vldr	s15, [r0]
 801d42c:	ed92 7a01 	vldr	s14, [r2, #4]
 801d430:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 801d434:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d438:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d43c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[15];
 801d440:	edd1 7a00 	vldr	s15, [r1]
 801d444:	ed92 7a02 	vldr	s14, [r2, #8]
 801d448:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 801d44c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d450:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d454:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[16];
 801d458:	edd0 7a00 	vldr	s15, [r0]
 801d45c:	ed92 7a02 	vldr	s14, [r2, #8]
 801d460:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 801d464:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d468:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d46c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[16];
 801d470:	edd1 7a00 	vldr	s15, [r1]
 801d474:	ed92 7a03 	vldr	s14, [r2, #12]
 801d478:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 801d47c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d480:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d484:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[17];
 801d488:	edd0 7a00 	vldr	s15, [r0]
 801d48c:	ed92 7a03 	vldr	s14, [r2, #12]
 801d490:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 801d494:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d498:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d49c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[17];
 801d4a0:	edd1 7a00 	vldr	s15, [r1]
 801d4a4:	ed92 7a04 	vldr	s14, [r2, #16]
 801d4a8:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 801d4ac:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d4b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d4b4:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[18];
 801d4b8:	edd0 7a00 	vldr	s15, [r0]
 801d4bc:	ed92 7a04 	vldr	s14, [r2, #16]
 801d4c0:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 801d4c4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d4c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d4cc:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[18];
 801d4d0:	edd1 7a00 	vldr	s15, [r1]
 801d4d4:	ed92 7a05 	vldr	s14, [r2, #20]
 801d4d8:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 801d4dc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d4e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d4e4:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[19];
 801d4e8:	edd0 7a00 	vldr	s15, [r0]
 801d4ec:	ed92 7a05 	vldr	s14, [r2, #20]
 801d4f0:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 801d4f4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d4f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d4fc:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[19];
 801d500:	edd1 7a00 	vldr	s15, [r1]
 801d504:	ed92 7a06 	vldr	s14, [r2, #24]
 801d508:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 801d50c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d510:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d514:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[20];
 801d518:	edd0 7a00 	vldr	s15, [r0]
 801d51c:	ed92 7a06 	vldr	s14, [r2, #24]
 801d520:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 801d524:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d528:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d52c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[7] * ksrc_transposed[20];
 801d530:	edd1 7a00 	vldr	s15, [r1]
 801d534:	ed92 7a07 	vldr	s14, [r2, #28]
 801d538:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 801d53c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d540:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d544:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801d548:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 801d54c:	edd0 7a00 	vldr	s15, [r0]
 801d550:	ed92 7a00 	vldr	s14, [r2]
 801d554:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 801d558:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d55c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d560:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[21];
 801d564:	edd1 7a00 	vldr	s15, [r1]
 801d568:	ed92 7a01 	vldr	s14, [r2, #4]
 801d56c:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 801d570:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d574:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d578:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[22];
 801d57c:	edd0 7a00 	vldr	s15, [r0]
 801d580:	ed92 7a01 	vldr	s14, [r2, #4]
 801d584:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 801d588:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d58c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d590:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[22];
 801d594:	edd1 7a00 	vldr	s15, [r1]
 801d598:	ed92 7a02 	vldr	s14, [r2, #8]
 801d59c:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 801d5a0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d5a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d5a8:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[23];
 801d5ac:	edd0 7a00 	vldr	s15, [r0]
 801d5b0:	ed92 7a02 	vldr	s14, [r2, #8]
 801d5b4:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 801d5b8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d5bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d5c0:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[23];
 801d5c4:	edd1 7a00 	vldr	s15, [r1]
 801d5c8:	ed92 7a03 	vldr	s14, [r2, #12]
 801d5cc:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 801d5d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d5d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d5d8:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[24];
 801d5dc:	edd0 7a00 	vldr	s15, [r0]
 801d5e0:	ed92 7a03 	vldr	s14, [r2, #12]
 801d5e4:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 801d5e8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d5ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d5f0:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[24];
 801d5f4:	edd1 7a00 	vldr	s15, [r1]
 801d5f8:	ed92 7a04 	vldr	s14, [r2, #16]
 801d5fc:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 801d600:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d604:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d608:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[25];
 801d60c:	edd0 7a00 	vldr	s15, [r0]
 801d610:	ed92 7a04 	vldr	s14, [r2, #16]
 801d614:	edd3 6a19 	vldr	s13, [r3, #100]	@ 0x64
 801d618:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d61c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d620:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[25];
 801d624:	edd1 7a00 	vldr	s15, [r1]
 801d628:	ed92 7a05 	vldr	s14, [r2, #20]
 801d62c:	edd3 6a19 	vldr	s13, [r3, #100]	@ 0x64
 801d630:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d634:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d638:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[26];
 801d63c:	edd0 7a00 	vldr	s15, [r0]
 801d640:	ed92 7a05 	vldr	s14, [r2, #20]
 801d644:	edd3 6a1a 	vldr	s13, [r3, #104]	@ 0x68
 801d648:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d64c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d650:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[26];
 801d654:	edd1 7a00 	vldr	s15, [r1]
 801d658:	ed92 7a06 	vldr	s14, [r2, #24]
 801d65c:	edd3 6a1a 	vldr	s13, [r3, #104]	@ 0x68
 801d660:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d664:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d668:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[27];
 801d66c:	edd0 7a00 	vldr	s15, [r0]
 801d670:	ed92 7a06 	vldr	s14, [r2, #24]
 801d674:	edd3 6a1b 	vldr	s13, [r3, #108]	@ 0x6c
 801d678:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d67c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d680:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[7] * ksrc_transposed[27];
 801d684:	edd1 7a00 	vldr	s15, [r1]
 801d688:	ed92 7a07 	vldr	s14, [r2, #28]
 801d68c:	edd3 6a1b 	vldr	s13, [r3, #108]	@ 0x6c
 801d690:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d694:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d698:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801d69c:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 801d6a0:	edd0 7a00 	vldr	s15, [r0]
 801d6a4:	ed92 7a00 	vldr	s14, [r2]
 801d6a8:	edd3 6a1c 	vldr	s13, [r3, #112]	@ 0x70
 801d6ac:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d6b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d6b4:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[28];
 801d6b8:	edd1 7a00 	vldr	s15, [r1]
 801d6bc:	ed92 7a01 	vldr	s14, [r2, #4]
 801d6c0:	edd3 6a1c 	vldr	s13, [r3, #112]	@ 0x70
 801d6c4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d6c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d6cc:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[29];
 801d6d0:	edd0 7a00 	vldr	s15, [r0]
 801d6d4:	ed92 7a01 	vldr	s14, [r2, #4]
 801d6d8:	edd3 6a1d 	vldr	s13, [r3, #116]	@ 0x74
 801d6dc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d6e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d6e4:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[29];
 801d6e8:	edd1 7a00 	vldr	s15, [r1]
 801d6ec:	ed92 7a02 	vldr	s14, [r2, #8]
 801d6f0:	edd3 6a1d 	vldr	s13, [r3, #116]	@ 0x74
 801d6f4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d6f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d6fc:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[30];
 801d700:	edd0 7a00 	vldr	s15, [r0]
 801d704:	ed92 7a02 	vldr	s14, [r2, #8]
 801d708:	edd3 6a1e 	vldr	s13, [r3, #120]	@ 0x78
 801d70c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d710:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d714:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[30];
 801d718:	edd1 7a00 	vldr	s15, [r1]
 801d71c:	ed92 7a03 	vldr	s14, [r2, #12]
 801d720:	edd3 6a1e 	vldr	s13, [r3, #120]	@ 0x78
 801d724:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d728:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d72c:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[31];
 801d730:	edd0 7a00 	vldr	s15, [r0]
 801d734:	ed92 7a03 	vldr	s14, [r2, #12]
 801d738:	edd3 6a1f 	vldr	s13, [r3, #124]	@ 0x7c
 801d73c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d740:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d744:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[31];
 801d748:	edd1 7a00 	vldr	s15, [r1]
 801d74c:	ed92 7a04 	vldr	s14, [r2, #16]
 801d750:	edd3 6a1f 	vldr	s13, [r3, #124]	@ 0x7c
 801d754:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d758:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d75c:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[32];
 801d760:	edd0 7a00 	vldr	s15, [r0]
 801d764:	ed92 7a04 	vldr	s14, [r2, #16]
 801d768:	edd3 6a20 	vldr	s13, [r3, #128]	@ 0x80
 801d76c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d770:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d774:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[32];
 801d778:	edd1 7a00 	vldr	s15, [r1]
 801d77c:	ed92 7a05 	vldr	s14, [r2, #20]
 801d780:	edd3 6a20 	vldr	s13, [r3, #128]	@ 0x80
 801d784:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d788:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d78c:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[33];
 801d790:	edd0 7a00 	vldr	s15, [r0]
 801d794:	ed92 7a05 	vldr	s14, [r2, #20]
 801d798:	edd3 6a21 	vldr	s13, [r3, #132]	@ 0x84
 801d79c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d7a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d7a4:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[33];
 801d7a8:	edd1 7a00 	vldr	s15, [r1]
 801d7ac:	ed92 7a06 	vldr	s14, [r2, #24]
 801d7b0:	edd3 6a21 	vldr	s13, [r3, #132]	@ 0x84
 801d7b4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d7b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d7bc:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[34];
 801d7c0:	edd0 7a00 	vldr	s15, [r0]
 801d7c4:	ed92 7a06 	vldr	s14, [r2, #24]
 801d7c8:	edd3 6a22 	vldr	s13, [r3, #136]	@ 0x88
 801d7cc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d7d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d7d4:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[7] * ksrc_transposed[34];
 801d7d8:	edd1 7a00 	vldr	s15, [r1]
 801d7dc:	ed92 7a07 	vldr	s14, [r2, #28]
 801d7e0:	edd3 6a22 	vldr	s13, [r3, #136]	@ 0x88
 801d7e4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d7e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d7ec:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801d7f0:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 801d7f4:	edd0 7a00 	vldr	s15, [r0]
 801d7f8:	ed92 7a00 	vldr	s14, [r2]
 801d7fc:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
 801d800:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d804:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d808:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[35];
 801d80c:	edd1 7a00 	vldr	s15, [r1]
 801d810:	ed92 7a01 	vldr	s14, [r2, #4]
 801d814:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
 801d818:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d81c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d820:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[36];
 801d824:	edd0 7a00 	vldr	s15, [r0]
 801d828:	ed92 7a01 	vldr	s14, [r2, #4]
 801d82c:	edd3 6a24 	vldr	s13, [r3, #144]	@ 0x90
 801d830:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d834:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d838:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[36];
 801d83c:	edd1 7a00 	vldr	s15, [r1]
 801d840:	ed92 7a02 	vldr	s14, [r2, #8]
 801d844:	edd3 6a24 	vldr	s13, [r3, #144]	@ 0x90
 801d848:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d84c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d850:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[37];
 801d854:	edd0 7a00 	vldr	s15, [r0]
 801d858:	ed92 7a02 	vldr	s14, [r2, #8]
 801d85c:	edd3 6a25 	vldr	s13, [r3, #148]	@ 0x94
 801d860:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d864:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d868:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[37];
 801d86c:	edd1 7a00 	vldr	s15, [r1]
 801d870:	ed92 7a03 	vldr	s14, [r2, #12]
 801d874:	edd3 6a25 	vldr	s13, [r3, #148]	@ 0x94
 801d878:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d87c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d880:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[38];
 801d884:	edd0 7a00 	vldr	s15, [r0]
 801d888:	ed92 7a03 	vldr	s14, [r2, #12]
 801d88c:	edd3 6a26 	vldr	s13, [r3, #152]	@ 0x98
 801d890:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d894:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d898:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[38];
 801d89c:	edd1 7a00 	vldr	s15, [r1]
 801d8a0:	ed92 7a04 	vldr	s14, [r2, #16]
 801d8a4:	edd3 6a26 	vldr	s13, [r3, #152]	@ 0x98
 801d8a8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d8ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d8b0:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[39];
 801d8b4:	edd0 7a00 	vldr	s15, [r0]
 801d8b8:	ed92 7a04 	vldr	s14, [r2, #16]
 801d8bc:	edd3 6a27 	vldr	s13, [r3, #156]	@ 0x9c
 801d8c0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d8c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d8c8:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[39];
 801d8cc:	edd1 7a00 	vldr	s15, [r1]
 801d8d0:	ed92 7a05 	vldr	s14, [r2, #20]
 801d8d4:	edd3 6a27 	vldr	s13, [r3, #156]	@ 0x9c
 801d8d8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d8dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d8e0:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[40];
 801d8e4:	edd0 7a00 	vldr	s15, [r0]
 801d8e8:	ed92 7a05 	vldr	s14, [r2, #20]
 801d8ec:	edd3 6a28 	vldr	s13, [r3, #160]	@ 0xa0
 801d8f0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d8f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d8f8:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[40];
 801d8fc:	edd1 7a00 	vldr	s15, [r1]
 801d900:	ed92 7a06 	vldr	s14, [r2, #24]
 801d904:	edd3 6a28 	vldr	s13, [r3, #160]	@ 0xa0
 801d908:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d90c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d910:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[41];
 801d914:	edd0 7a00 	vldr	s15, [r0]
 801d918:	ed92 7a06 	vldr	s14, [r2, #24]
 801d91c:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 801d920:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d924:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d928:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[7] * ksrc_transposed[41];
 801d92c:	edd1 7a00 	vldr	s15, [r1]
 801d930:	ed92 7a07 	vldr	s14, [r2, #28]
 801d934:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 801d938:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d93c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d940:	edc1 7a00 	vstr	s15, [r1]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801d944:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[42];
 801d948:	edd0 7a00 	vldr	s15, [r0]
 801d94c:	ed92 7a00 	vldr	s14, [r2]
 801d950:	edd3 6a2a 	vldr	s13, [r3, #168]	@ 0xa8
 801d954:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d958:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d95c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[1] * ksrc_transposed[42];
 801d960:	edd1 7a00 	vldr	s15, [r1]
 801d964:	ed92 7a01 	vldr	s14, [r2, #4]
 801d968:	edd3 6a2a 	vldr	s13, [r3, #168]	@ 0xa8
 801d96c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d970:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d974:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[43];
 801d978:	edd0 7a00 	vldr	s15, [r0]
 801d97c:	ed92 7a01 	vldr	s14, [r2, #4]
 801d980:	edd3 6a2b 	vldr	s13, [r3, #172]	@ 0xac
 801d984:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d988:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d98c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[2] * ksrc_transposed[43];
 801d990:	edd1 7a00 	vldr	s15, [r1]
 801d994:	ed92 7a02 	vldr	s14, [r2, #8]
 801d998:	edd3 6a2b 	vldr	s13, [r3, #172]	@ 0xac
 801d99c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d9a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d9a4:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[44];
 801d9a8:	edd0 7a00 	vldr	s15, [r0]
 801d9ac:	ed92 7a02 	vldr	s14, [r2, #8]
 801d9b0:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 801d9b4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d9b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d9bc:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[3] * ksrc_transposed[44];
 801d9c0:	edd1 7a00 	vldr	s15, [r1]
 801d9c4:	ed92 7a03 	vldr	s14, [r2, #12]
 801d9c8:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 801d9cc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d9d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d9d4:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[45];
 801d9d8:	edd0 7a00 	vldr	s15, [r0]
 801d9dc:	ed92 7a03 	vldr	s14, [r2, #12]
 801d9e0:	edd3 6a2d 	vldr	s13, [r3, #180]	@ 0xb4
 801d9e4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801d9e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d9ec:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[4] * ksrc_transposed[45];
 801d9f0:	edd1 7a00 	vldr	s15, [r1]
 801d9f4:	ed92 7a04 	vldr	s14, [r2, #16]
 801d9f8:	edd3 6a2d 	vldr	s13, [r3, #180]	@ 0xb4
 801d9fc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801da00:	ee77 7a87 	vadd.f32	s15, s15, s14
 801da04:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[46];
 801da08:	edd0 7a00 	vldr	s15, [r0]
 801da0c:	ed92 7a04 	vldr	s14, [r2, #16]
 801da10:	edd3 6a2e 	vldr	s13, [r3, #184]	@ 0xb8
 801da14:	ee27 7a26 	vmul.f32	s14, s14, s13
 801da18:	ee77 7a87 	vadd.f32	s15, s15, s14
 801da1c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[5] * ksrc_transposed[46];
 801da20:	edd1 7a00 	vldr	s15, [r1]
 801da24:	ed92 7a05 	vldr	s14, [r2, #20]
 801da28:	edd3 6a2e 	vldr	s13, [r3, #184]	@ 0xb8
 801da2c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801da30:	ee77 7a87 	vadd.f32	s15, s15, s14
 801da34:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[47];
 801da38:	edd0 7a00 	vldr	s15, [r0]
 801da3c:	ed92 7a05 	vldr	s14, [r2, #20]
 801da40:	edd3 6a2f 	vldr	s13, [r3, #188]	@ 0xbc
 801da44:	ee27 7a26 	vmul.f32	s14, s14, s13
 801da48:	ee77 7a87 	vadd.f32	s15, s15, s14
 801da4c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[6] * ksrc_transposed[47];
 801da50:	edd1 7a00 	vldr	s15, [r1]
 801da54:	ed92 7a06 	vldr	s14, [r2, #24]
 801da58:	edd3 6a2f 	vldr	s13, [r3, #188]	@ 0xbc
 801da5c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801da60:	ee77 7a87 	vadd.f32	s15, s15, s14
 801da64:	edc1 7a00 	vstr	s15, [r1]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[48];
 801da68:	edd0 7a00 	vldr	s15, [r0]
 801da6c:	ed92 7a06 	vldr	s14, [r2, #24]
 801da70:	edd3 6a30 	vldr	s13, [r3, #192]	@ 0xc0
 801da74:	ee27 7a26 	vmul.f32	s14, s14, s13
 801da78:	ee77 7a87 	vadd.f32	s15, s15, s14
 801da7c:	edc0 7a00 	vstr	s15, [r0]
    *sum_1 += two_column_buffer[7] * ksrc_transposed[48];
 801da80:	edd1 7a00 	vldr	s15, [r1]
 801da84:	ed92 7a07 	vldr	s14, [r2, #28]
 801da88:	edd3 6a30 	vldr	s13, [r3, #192]	@ 0xc0
 801da8c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801da90:	ee77 7a87 	vadd.f32	s15, s15, s14
 801da94:	edc1 7a00 	vstr	s15, [r1]
}
 801da98:	f85d fb04 	ldr.w	pc, [sp], #4

0801da9c <transpose_depthwise_mac_kernel7_1row_fp_uniweight>:
    *sum_0 += two_column_buffer[0] * ksrc_transposed[0];
 801da9c:	edd0 7a00 	vldr	s15, [r0]
 801daa0:	ed91 7a00 	vldr	s14, [r1]
 801daa4:	edd2 6a00 	vldr	s13, [r2]
 801daa8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801daac:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dab0:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[1];
 801dab4:	ed91 7a01 	vldr	s14, [r1, #4]
 801dab8:	edd2 6a01 	vldr	s13, [r2, #4]
 801dabc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dac0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dac4:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[2];
 801dac8:	ed91 7a02 	vldr	s14, [r1, #8]
 801dacc:	edd2 6a02 	vldr	s13, [r2, #8]
 801dad0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dad4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dad8:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[3];
 801dadc:	ed91 7a03 	vldr	s14, [r1, #12]
 801dae0:	edd2 6a03 	vldr	s13, [r2, #12]
 801dae4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dae8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801daec:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[4];
 801daf0:	ed91 7a04 	vldr	s14, [r1, #16]
 801daf4:	edd2 6a04 	vldr	s13, [r2, #16]
 801daf8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dafc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801db00:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[5];
 801db04:	ed91 7a05 	vldr	s14, [r1, #20]
 801db08:	edd2 6a05 	vldr	s13, [r2, #20]
 801db0c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801db10:	ee77 7a87 	vadd.f32	s15, s15, s14
 801db14:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[6];
 801db18:	ed91 7a06 	vldr	s14, [r1, #24]
 801db1c:	edd2 6a06 	vldr	s13, [r2, #24]
 801db20:	ee27 7a26 	vmul.f32	s14, s14, s13
 801db24:	ee77 7a87 	vadd.f32	s15, s15, s14
 801db28:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801db2c:	f103 3cff 	add.w	ip, r3, #4294967295	@ 0xffffffff
 801db30:	f8bd 3000 	ldrh.w	r3, [sp]
 801db34:	fb0c f303 	mul.w	r3, ip, r3
 801db38:	3301      	adds	r3, #1
 801db3a:	f8bd c004 	ldrh.w	ip, [sp, #4]
 801db3e:	eb03 034c 	add.w	r3, r3, ip, lsl #1
 801db42:	f8bd c008 	ldrh.w	ip, [sp, #8]
 801db46:	449c      	add	ip, r3
 801db48:	eb01 038c 	add.w	r3, r1, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[7];
 801db4c:	ed93 7a00 	vldr	s14, [r3]
 801db50:	edd2 6a07 	vldr	s13, [r2, #28]
 801db54:	ee27 7a26 	vmul.f32	s14, s14, s13
 801db58:	ee77 7a87 	vadd.f32	s15, s15, s14
 801db5c:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[8];
 801db60:	ed93 7a01 	vldr	s14, [r3, #4]
 801db64:	edd2 6a08 	vldr	s13, [r2, #32]
 801db68:	ee27 7a26 	vmul.f32	s14, s14, s13
 801db6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801db70:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[9];
 801db74:	ed93 7a02 	vldr	s14, [r3, #8]
 801db78:	edd2 6a09 	vldr	s13, [r2, #36]	@ 0x24
 801db7c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801db80:	ee77 7a87 	vadd.f32	s15, s15, s14
 801db84:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[10];
 801db88:	ed93 7a03 	vldr	s14, [r3, #12]
 801db8c:	edd2 6a0a 	vldr	s13, [r2, #40]	@ 0x28
 801db90:	ee27 7a26 	vmul.f32	s14, s14, s13
 801db94:	ee77 7a87 	vadd.f32	s15, s15, s14
 801db98:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[11];
 801db9c:	ed93 7a04 	vldr	s14, [r3, #16]
 801dba0:	edd2 6a0b 	vldr	s13, [r2, #44]	@ 0x2c
 801dba4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dba8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dbac:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[12];
 801dbb0:	ed93 7a05 	vldr	s14, [r3, #20]
 801dbb4:	edd2 6a0c 	vldr	s13, [r2, #48]	@ 0x30
 801dbb8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dbbc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dbc0:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[13];
 801dbc4:	ed93 7a06 	vldr	s14, [r3, #24]
 801dbc8:	edd2 6a0d 	vldr	s13, [r2, #52]	@ 0x34
 801dbcc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dbd0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dbd4:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801dbd8:	eb03 038c 	add.w	r3, r3, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[14];
 801dbdc:	ed93 7a00 	vldr	s14, [r3]
 801dbe0:	edd2 6a0e 	vldr	s13, [r2, #56]	@ 0x38
 801dbe4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dbe8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dbec:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[15];
 801dbf0:	ed93 7a01 	vldr	s14, [r3, #4]
 801dbf4:	edd2 6a0f 	vldr	s13, [r2, #60]	@ 0x3c
 801dbf8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dbfc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dc00:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[16];
 801dc04:	ed93 7a02 	vldr	s14, [r3, #8]
 801dc08:	edd2 6a10 	vldr	s13, [r2, #64]	@ 0x40
 801dc0c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dc10:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dc14:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[17];
 801dc18:	ed93 7a03 	vldr	s14, [r3, #12]
 801dc1c:	edd2 6a11 	vldr	s13, [r2, #68]	@ 0x44
 801dc20:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dc24:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dc28:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[18];
 801dc2c:	ed93 7a04 	vldr	s14, [r3, #16]
 801dc30:	edd2 6a12 	vldr	s13, [r2, #72]	@ 0x48
 801dc34:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dc38:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dc3c:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[19];
 801dc40:	ed93 7a05 	vldr	s14, [r3, #20]
 801dc44:	edd2 6a13 	vldr	s13, [r2, #76]	@ 0x4c
 801dc48:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dc4c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dc50:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[20];
 801dc54:	ed93 7a06 	vldr	s14, [r3, #24]
 801dc58:	edd2 6a14 	vldr	s13, [r2, #80]	@ 0x50
 801dc5c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dc60:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dc64:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801dc68:	eb03 038c 	add.w	r3, r3, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[21];
 801dc6c:	ed93 7a00 	vldr	s14, [r3]
 801dc70:	edd2 6a15 	vldr	s13, [r2, #84]	@ 0x54
 801dc74:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dc78:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dc7c:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[22];
 801dc80:	ed93 7a01 	vldr	s14, [r3, #4]
 801dc84:	edd2 6a16 	vldr	s13, [r2, #88]	@ 0x58
 801dc88:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dc8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dc90:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[23];
 801dc94:	ed93 7a02 	vldr	s14, [r3, #8]
 801dc98:	edd2 6a17 	vldr	s13, [r2, #92]	@ 0x5c
 801dc9c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dca0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dca4:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[24];
 801dca8:	ed93 7a03 	vldr	s14, [r3, #12]
 801dcac:	edd2 6a18 	vldr	s13, [r2, #96]	@ 0x60
 801dcb0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dcb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dcb8:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[25];
 801dcbc:	ed93 7a04 	vldr	s14, [r3, #16]
 801dcc0:	edd2 6a19 	vldr	s13, [r2, #100]	@ 0x64
 801dcc4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dcc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dccc:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[26];
 801dcd0:	ed93 7a05 	vldr	s14, [r3, #20]
 801dcd4:	edd2 6a1a 	vldr	s13, [r2, #104]	@ 0x68
 801dcd8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dcdc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dce0:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[27];
 801dce4:	ed93 7a06 	vldr	s14, [r3, #24]
 801dce8:	edd2 6a1b 	vldr	s13, [r2, #108]	@ 0x6c
 801dcec:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dcf0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dcf4:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801dcf8:	eb03 038c 	add.w	r3, r3, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[28];
 801dcfc:	ed93 7a00 	vldr	s14, [r3]
 801dd00:	edd2 6a1c 	vldr	s13, [r2, #112]	@ 0x70
 801dd04:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dd08:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dd0c:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[29];
 801dd10:	ed93 7a01 	vldr	s14, [r3, #4]
 801dd14:	edd2 6a1d 	vldr	s13, [r2, #116]	@ 0x74
 801dd18:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dd1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dd20:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[30];
 801dd24:	ed93 7a02 	vldr	s14, [r3, #8]
 801dd28:	edd2 6a1e 	vldr	s13, [r2, #120]	@ 0x78
 801dd2c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dd30:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dd34:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[31];
 801dd38:	ed93 7a03 	vldr	s14, [r3, #12]
 801dd3c:	edd2 6a1f 	vldr	s13, [r2, #124]	@ 0x7c
 801dd40:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dd44:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dd48:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[32];
 801dd4c:	ed93 7a04 	vldr	s14, [r3, #16]
 801dd50:	edd2 6a20 	vldr	s13, [r2, #128]	@ 0x80
 801dd54:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dd58:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dd5c:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[33];
 801dd60:	ed93 7a05 	vldr	s14, [r3, #20]
 801dd64:	edd2 6a21 	vldr	s13, [r2, #132]	@ 0x84
 801dd68:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dd6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dd70:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[34];
 801dd74:	ed93 7a06 	vldr	s14, [r3, #24]
 801dd78:	edd2 6a22 	vldr	s13, [r2, #136]	@ 0x88
 801dd7c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dd80:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dd84:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801dd88:	eb03 038c 	add.w	r3, r3, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[35];
 801dd8c:	ed93 7a00 	vldr	s14, [r3]
 801dd90:	edd2 6a23 	vldr	s13, [r2, #140]	@ 0x8c
 801dd94:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dd98:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dd9c:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[36];
 801dda0:	ed93 7a01 	vldr	s14, [r3, #4]
 801dda4:	edd2 6a24 	vldr	s13, [r2, #144]	@ 0x90
 801dda8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ddac:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ddb0:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[37];
 801ddb4:	ed93 7a02 	vldr	s14, [r3, #8]
 801ddb8:	edd2 6a25 	vldr	s13, [r2, #148]	@ 0x94
 801ddbc:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ddc0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ddc4:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[38];
 801ddc8:	ed93 7a03 	vldr	s14, [r3, #12]
 801ddcc:	edd2 6a26 	vldr	s13, [r2, #152]	@ 0x98
 801ddd0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ddd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ddd8:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[39];
 801dddc:	ed93 7a04 	vldr	s14, [r3, #16]
 801dde0:	edd2 6a27 	vldr	s13, [r2, #156]	@ 0x9c
 801dde4:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dde8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ddec:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[40];
 801ddf0:	ed93 7a05 	vldr	s14, [r3, #20]
 801ddf4:	edd2 6a28 	vldr	s13, [r2, #160]	@ 0xa0
 801ddf8:	ee27 7a26 	vmul.f32	s14, s14, s13
 801ddfc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801de00:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[41];
 801de04:	ed93 7a06 	vldr	s14, [r3, #24]
 801de08:	edd2 6a29 	vldr	s13, [r2, #164]	@ 0xa4
 801de0c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801de10:	ee77 7a87 	vadd.f32	s15, s15, s14
 801de14:	edc0 7a00 	vstr	s15, [r0]
    two_column_buffer += (input_width - 1) * STRIDE + 1 + IN_PAD * 2 + OUT_PAD;
 801de18:	eb03 038c 	add.w	r3, r3, ip, lsl #2
    *sum_0 += two_column_buffer[0] * ksrc_transposed[42];
 801de1c:	ed93 7a00 	vldr	s14, [r3]
 801de20:	edd2 6a2a 	vldr	s13, [r2, #168]	@ 0xa8
 801de24:	ee27 7a26 	vmul.f32	s14, s14, s13
 801de28:	ee77 7a87 	vadd.f32	s15, s15, s14
 801de2c:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[1] * ksrc_transposed[43];
 801de30:	ed93 7a01 	vldr	s14, [r3, #4]
 801de34:	edd2 6a2b 	vldr	s13, [r2, #172]	@ 0xac
 801de38:	ee27 7a26 	vmul.f32	s14, s14, s13
 801de3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801de40:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[2] * ksrc_transposed[44];
 801de44:	ed93 7a02 	vldr	s14, [r3, #8]
 801de48:	edd2 6a2c 	vldr	s13, [r2, #176]	@ 0xb0
 801de4c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801de50:	ee77 7a87 	vadd.f32	s15, s15, s14
 801de54:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[3] * ksrc_transposed[45];
 801de58:	ed93 7a03 	vldr	s14, [r3, #12]
 801de5c:	edd2 6a2d 	vldr	s13, [r2, #180]	@ 0xb4
 801de60:	ee27 7a26 	vmul.f32	s14, s14, s13
 801de64:	ee77 7a87 	vadd.f32	s15, s15, s14
 801de68:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[4] * ksrc_transposed[46];
 801de6c:	ed93 7a04 	vldr	s14, [r3, #16]
 801de70:	edd2 6a2e 	vldr	s13, [r2, #184]	@ 0xb8
 801de74:	ee27 7a26 	vmul.f32	s14, s14, s13
 801de78:	ee77 7a87 	vadd.f32	s15, s15, s14
 801de7c:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[5] * ksrc_transposed[47];
 801de80:	ed93 7a05 	vldr	s14, [r3, #20]
 801de84:	edd2 6a2f 	vldr	s13, [r2, #188]	@ 0xbc
 801de88:	ee27 7a26 	vmul.f32	s14, s14, s13
 801de8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801de90:	edc0 7a00 	vstr	s15, [r0]
    *sum_0 += two_column_buffer[6] * ksrc_transposed[48];
 801de94:	ed93 7a06 	vldr	s14, [r3, #24]
 801de98:	edd2 6a30 	vldr	s13, [r2, #192]	@ 0xc0
 801de9c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801dea0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801dea4:	edc0 7a00 	vstr	s15, [r0]
}
 801dea8:	4770      	bx	lr

0801deaa <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight>:
tinyengine_status_fp transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight(float* input_data, 
                 const uint16_t input_height, const uint16_t input_width, const uint16_t input_depth, 
                 const int8_t* filter_data, const float* bias_data, 
                 float* output_data, const uint16_t output_height, const uint16_t output_width, const uint16_t output_depth, 
                 const float output_activation_min, const float output_activation_max,
                 float* im2col_data, const uint16_t batches, const int pad_value) {
 801deaa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801deae:	ed2d 8b02 	vpush	{d8}
 801deb2:	b0bf      	sub	sp, #252	@ 0xfc
 801deb4:	9004      	str	r0, [sp, #16]
 801deb6:	4608      	mov	r0, r1
 801deb8:	4617      	mov	r7, r2
 801deba:	4619      	mov	r1, r3
 801debc:	9b4a      	ldr	r3, [sp, #296]	@ 0x128
 801debe:	f8dd 9130 	ldr.w	r9, [sp, #304]	@ 0x130
 801dec2:	f8bd b134 	ldrh.w	fp, [sp, #308]	@ 0x134
 801dec6:	f8bd 8138 	ldrh.w	r8, [sp, #312]	@ 0x138
 801deca:	f8bd 613c 	ldrh.w	r6, [sp, #316]	@ 0x13c
 801dece:	eeb0 8a40 	vmov.f32	s16, s0
 801ded2:	eef0 8a60 	vmov.f32	s17, s1
 801ded6:	ed9d 7a52 	vldr	s14, [sp, #328]	@ 0x148
  float* two_column_buffer = im2col_data;
 801deda:	9a50      	ldr	r2, [sp, #320]	@ 0x140
  int i, j, c;

  /* Setup the padding regions for the buffer */
  // Top region
  for (i = 0; i < input_width * 2 + 6; i++) {
 801dedc:	2500      	movs	r5, #0
 801dede:	e009      	b.n	801def4 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x4a>
    *two_column_buffer++ = pad_value;
 801dee0:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 801dee4:	edc2 7a00 	vstr	s15, [r2]
    *two_column_buffer++ = pad_value;
 801dee8:	edc2 7a01 	vstr	s15, [r2, #4]
    *two_column_buffer++ = pad_value;
 801deec:	edc2 7a02 	vstr	s15, [r2, #8]
  for (i = 0; i < input_width * 2 + 6; i++) {
 801def0:	3501      	adds	r5, #1
    *two_column_buffer++ = pad_value;
 801def2:	320c      	adds	r2, #12
  for (i = 0; i < input_width * 2 + 6; i++) {
 801def4:	1cfc      	adds	r4, r7, #3
 801def6:	ea4f 0c44 	mov.w	ip, r4, lsl #1
 801defa:	ebb5 0f44 	cmp.w	r5, r4, lsl #1
 801defe:	dbef      	blt.n	801dee0 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x36>
  }
  // Middle regions: Pad the size of (input_height * 2) * (input_width * 2 + 2)
  for (i = 0; i < input_height; i++) {
 801df00:	f04f 0e00 	mov.w	lr, #0
 801df04:	e019      	b.n	801df3a <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x90>
    // First type of middle
    *two_column_buffer++ = pad_value;
    *two_column_buffer++ = pad_value;
    for (j = 0; j < input_width; j++) {
      *two_column_buffer = pad_value;
 801df06:	46aa      	mov	sl, r5
 801df08:	3508      	adds	r5, #8
 801df0a:	edca 7a00 	vstr	s15, [sl]
    for (j = 0; j < input_width; j++) {
 801df0e:	3201      	adds	r2, #1
 801df10:	4297      	cmp	r7, r2
 801df12:	dcf8      	bgt.n	801df06 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x5c>
      two_column_buffer += 2;
    }
    *two_column_buffer++ = pad_value;
 801df14:	edc5 7a00 	vstr	s15, [r5]
    *two_column_buffer++ = pad_value;
 801df18:	edc5 7a01 	vstr	s15, [r5, #4]
    *two_column_buffer++ = pad_value;
 801df1c:	edc5 7a02 	vstr	s15, [r5, #8]
    *two_column_buffer++ = pad_value;
 801df20:	f105 0210 	add.w	r2, r5, #16
 801df24:	edc5 7a03 	vstr	s15, [r5, #12]

    // Second type of middle
    for (j = 0; j < input_width * 2 + 6; j++) {
 801df28:	2500      	movs	r5, #0
 801df2a:	e002      	b.n	801df32 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x88>
      *two_column_buffer++ = pad_value;
 801df2c:	ece2 7a01 	vstmia	r2!, {s15}
    for (j = 0; j < input_width * 2 + 6; j++) {
 801df30:	3501      	adds	r5, #1
 801df32:	45ac      	cmp	ip, r5
 801df34:	dcfa      	bgt.n	801df2c <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x82>
  for (i = 0; i < input_height; i++) {
 801df36:	f10e 0e01 	add.w	lr, lr, #1
 801df3a:	4570      	cmp	r0, lr
 801df3c:	dd09      	ble.n	801df52 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xa8>
    *two_column_buffer++ = pad_value;
 801df3e:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 801df42:	4615      	mov	r5, r2
 801df44:	3508      	adds	r5, #8
 801df46:	edc2 7a00 	vstr	s15, [r2]
    *two_column_buffer++ = pad_value;
 801df4a:	edc2 7a01 	vstr	s15, [r2, #4]
    for (j = 0; j < input_width; j++) {
 801df4e:	2200      	movs	r2, #0
 801df50:	e7de      	b.n	801df10 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x66>
    }
  }
  // Bottom region
  for (i = 0; i < input_width * 2 + 6; i++) {
 801df52:	2500      	movs	r5, #0
 801df54:	e009      	b.n	801df6a <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xc0>
    *two_column_buffer++ = pad_value;
 801df56:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 801df5a:	edc2 7a00 	vstr	s15, [r2]
    *two_column_buffer++ = pad_value;
 801df5e:	edc2 7a01 	vstr	s15, [r2, #4]
    *two_column_buffer++ = pad_value;
 801df62:	edc2 7a02 	vstr	s15, [r2, #8]
  for (i = 0; i < input_width * 2 + 6; i++) {
 801df66:	3501      	adds	r5, #1
    *two_column_buffer++ = pad_value;
 801df68:	320c      	adds	r2, #12
  for (i = 0; i < input_width * 2 + 6; i++) {
 801df6a:	45ac      	cmp	ip, r5
 801df6c:	dcf3      	bgt.n	801df56 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xac>
  /* Setup the input_data regions for HWC->CHW buffers */
  const float* src;
  const int8_t* ksrc;
  float ksrc_transposed[49];

  for (c = 0; c < input_depth; c++) {
 801df6e:	f04f 0c00 	mov.w	ip, #0
 801df72:	4625      	mov	r5, r4
 801df74:	e0be      	b.n	801e0f4 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x24a>
    // Place input data into two_column_buffer
    for (i = 0; i < input_height; i++) {
      two_column_buffer += 3;

      for (j = 0; j < input_width; j++) {
        *two_column_buffer = *src;
 801df76:	edd4 7a00 	vldr	s15, [r4]
 801df7a:	4673      	mov	r3, lr
 801df7c:	f10e 0e08 	add.w	lr, lr, #8
 801df80:	edc3 7a00 	vstr	s15, [r3]
        two_column_buffer += 2;
        src += input_depth;
 801df84:	eb04 0481 	add.w	r4, r4, r1, lsl #2
      for (j = 0; j < input_width; j++) {
 801df88:	3201      	adds	r2, #1
 801df8a:	4297      	cmp	r7, r2
 801df8c:	dcf3      	bgt.n	801df76 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xcc>
      }

      two_column_buffer += input_width * 2 + 9;
 801df8e:	9b4a      	ldr	r3, [sp, #296]	@ 0x128
 801df90:	00fa      	lsls	r2, r7, #3
 801df92:	3224      	adds	r2, #36	@ 0x24
 801df94:	4496      	add	lr, r2
    for (i = 0; i < input_height; i++) {
 801df96:	f10a 0a01 	add.w	sl, sl, #1
 801df9a:	4550      	cmp	r0, sl
 801df9c:	dd04      	ble.n	801dfa8 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xfe>
      two_column_buffer += 3;
 801df9e:	f10e 0e0c 	add.w	lr, lr, #12
      for (j = 0; j < input_width; j++) {
 801dfa2:	2200      	movs	r2, #0
 801dfa4:	934a      	str	r3, [sp, #296]	@ 0x128
 801dfa6:	e7f0      	b.n	801df8a <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xe0>
    }

    // Transpose filter data
    ksrc = filter_data++;
 801dfa8:	1c5a      	adds	r2, r3, #1
 801dfaa:	9205      	str	r2, [sp, #20]
    for (i = 0; i < DIM_KER_Y * DIM_KER_X; i++) {
 801dfac:	2200      	movs	r2, #0
 801dfae:	e00f      	b.n	801dfd0 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x126>
      ksrc_transposed[48 - i] = (float)*ksrc;
 801dfb0:	f993 4000 	ldrsb.w	r4, [r3]
 801dfb4:	ee07 4a90 	vmov	s15, r4
 801dfb8:	f1c2 0430 	rsb	r4, r2, #48	@ 0x30
 801dfbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801dfc0:	f10d 0ef8 	add.w	lr, sp, #248	@ 0xf8
 801dfc4:	eb0e 0484 	add.w	r4, lr, r4, lsl #2
 801dfc8:	ed44 7a31 	vstr	s15, [r4, #-196]	@ 0xffffff3c
      ksrc += input_depth;
 801dfcc:	440b      	add	r3, r1
    for (i = 0; i < DIM_KER_Y * DIM_KER_X; i++) {
 801dfce:	3201      	adds	r2, #1
 801dfd0:	2a30      	cmp	r2, #48	@ 0x30
 801dfd2:	d9ed      	bls.n	801dfb0 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x106>
    }

    float* out = output_data;
    float* two_column_buffer_start = im2col_data;
 801dfd4:	f8dd a140 	ldr.w	sl, [sp, #320]	@ 0x140

    /* MAC Computation */
    for (i = 0; i < output_height; i++) {
 801dfd8:	2400      	movs	r4, #0
 801dfda:	9506      	str	r5, [sp, #24]
 801dfdc:	f8cd c01c 	str.w	ip, [sp, #28]
 801dfe0:	9008      	str	r0, [sp, #32]
 801dfe2:	9109      	str	r1, [sp, #36]	@ 0x24
 801dfe4:	e04b      	b.n	801e07e <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x1d4>
        // We assume bias_data as zeros.
        float sum_0 = 0.0f;
        float sum_1 = 0.0f;
        transpose_depthwise_mac_kernel7_2row_fp_uniweight(&sum_0, &sum_1, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
        out[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
        out[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 801dfe6:	fb03 6306 	mla	r3, r3, r6, r6
 801dfea:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 801dfee:	edc3 7a00 	vstr	s15, [r3]

        two_column_buffer_start += 2;
 801dff2:	f10a 0a08 	add.w	sl, sl, #8
      for (j = 0; j < output_width - 1; j+=2) {
 801dff6:	3502      	adds	r5, #2
 801dff8:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801dffc:	42ab      	cmp	r3, r5
 801dffe:	dd38      	ble.n	801e072 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x1c8>
        float sum_0 = 0.0f;
 801e000:	2300      	movs	r3, #0
 801e002:	930b      	str	r3, [sp, #44]	@ 0x2c
        float sum_1 = 0.0f;
 801e004:	930c      	str	r3, [sp, #48]	@ 0x30
        transpose_depthwise_mac_kernel7_2row_fp_uniweight(&sum_0, &sum_1, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
 801e006:	2301      	movs	r3, #1
 801e008:	9303      	str	r3, [sp, #12]
 801e00a:	2303      	movs	r3, #3
 801e00c:	9302      	str	r3, [sp, #8]
 801e00e:	2302      	movs	r3, #2
 801e010:	9301      	str	r3, [sp, #4]
 801e012:	9700      	str	r7, [sp, #0]
 801e014:	ab0d      	add	r3, sp, #52	@ 0x34
 801e016:	4652      	mov	r2, sl
 801e018:	a90c      	add	r1, sp, #48	@ 0x30
 801e01a:	a80b      	add	r0, sp, #44	@ 0x2c
 801e01c:	f7ff f886 	bl	801d12c <transpose_depthwise_mac_kernel7_2row_fp_uniweight>
        out[(i * output_width + j) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 801e020:	eddd 7a0b 	vldr	s15, [sp, #44]	@ 0x2c
 801e024:	eef4 7ac8 	vcmpe.f32	s15, s16
 801e028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e02c:	dc01      	bgt.n	801e032 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x188>
 801e02e:	eef0 7a48 	vmov.f32	s15, s16
 801e032:	eef4 7ae8 	vcmpe.f32	s15, s17
 801e036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e03a:	d401      	bmi.n	801e040 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x196>
 801e03c:	eef0 7a68 	vmov.f32	s15, s17
 801e040:	fb04 5308 	mla	r3, r4, r8, r5
 801e044:	fb06 f203 	mul.w	r2, r6, r3
 801e048:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 801e04c:	edc2 7a00 	vstr	s15, [r2]
        out[(i * output_width + j + 1) * output_depth] = TN_MIN(TN_MAX(sum_1, output_activation_min), output_activation_max);
 801e050:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 801e054:	eef4 7ac8 	vcmpe.f32	s15, s16
 801e058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e05c:	dc01      	bgt.n	801e062 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x1b8>
 801e05e:	eef0 7a48 	vmov.f32	s15, s16
 801e062:	eef4 7ae8 	vcmpe.f32	s15, s17
 801e066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e06a:	d4bc      	bmi.n	801dfe6 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x13c>
 801e06c:	eef0 7a68 	vmov.f32	s15, s17
 801e070:	e7b9      	b.n	801dfe6 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x13c>
      }

      /* left-over because odd number of output pixels */
      if (output_width & 0x1) {
 801e072:	f018 0f01 	tst.w	r8, #1
 801e076:	d106      	bne.n	801e086 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x1dc>

        two_column_buffer_start++;
      }
      /* End of MAC Computation */

      two_column_buffer_start += 6;
 801e078:	f10a 0a18 	add.w	sl, sl, #24
    for (i = 0; i < output_height; i++) {
 801e07c:	3401      	adds	r4, #1
 801e07e:	45a3      	cmp	fp, r4
 801e080:	dd2b      	ble.n	801e0da <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x230>
      for (j = 0; j < output_width - 1; j+=2) {
 801e082:	2500      	movs	r5, #0
 801e084:	e7b8      	b.n	801dff8 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x14e>
        float sum_0 = 0.0f;
 801e086:	2300      	movs	r3, #0
 801e088:	930c      	str	r3, [sp, #48]	@ 0x30
        transpose_depthwise_mac_kernel7_1row_fp_uniweight(&sum_0, two_column_buffer, ksrc_transposed, input_width, STRIDE, IN_PAD, OUT_PAD);
 801e08a:	2301      	movs	r3, #1
 801e08c:	9302      	str	r3, [sp, #8]
 801e08e:	2303      	movs	r3, #3
 801e090:	9301      	str	r3, [sp, #4]
 801e092:	2302      	movs	r3, #2
 801e094:	9300      	str	r3, [sp, #0]
 801e096:	463b      	mov	r3, r7
 801e098:	aa0d      	add	r2, sp, #52	@ 0x34
 801e09a:	4651      	mov	r1, sl
 801e09c:	a80c      	add	r0, sp, #48	@ 0x30
 801e09e:	f7ff fcfd 	bl	801da9c <transpose_depthwise_mac_kernel7_1row_fp_uniweight>
        out[(i * output_width + output_width - 1) * output_depth] = TN_MIN(TN_MAX(sum_0, output_activation_min), output_activation_max);
 801e0a2:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 801e0a6:	eef4 7ac8 	vcmpe.f32	s15, s16
 801e0aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e0ae:	dc01      	bgt.n	801e0b4 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x20a>
 801e0b0:	eef0 7a48 	vmov.f32	s15, s16
 801e0b4:	eef4 7ae8 	vcmpe.f32	s15, s17
 801e0b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e0bc:	d401      	bmi.n	801e0c2 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x218>
 801e0be:	eef0 7a68 	vmov.f32	s15, s17
 801e0c2:	fb04 8308 	mla	r3, r4, r8, r8
 801e0c6:	3b01      	subs	r3, #1
 801e0c8:	fb06 f303 	mul.w	r3, r6, r3
 801e0cc:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 801e0d0:	edc3 7a00 	vstr	s15, [r3]
        two_column_buffer_start++;
 801e0d4:	f10a 0a04 	add.w	sl, sl, #4
 801e0d8:	e7ce      	b.n	801e078 <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x1ce>
    }

    bias_data++;
    input_data++;
 801e0da:	9d06      	ldr	r5, [sp, #24]
 801e0dc:	f8dd c01c 	ldr.w	ip, [sp, #28]
 801e0e0:	9808      	ldr	r0, [sp, #32]
 801e0e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801e0e4:	9b04      	ldr	r3, [sp, #16]
 801e0e6:	3304      	adds	r3, #4
 801e0e8:	9304      	str	r3, [sp, #16]
    output_data++;
 801e0ea:	f109 0904 	add.w	r9, r9, #4
  for (c = 0; c < input_depth; c++) {
 801e0ee:	f10c 0c01 	add.w	ip, ip, #1
    ksrc = filter_data++;
 801e0f2:	9b05      	ldr	r3, [sp, #20]
  for (c = 0; c < input_depth; c++) {
 801e0f4:	4561      	cmp	r1, ip
 801e0f6:	dd08      	ble.n	801e10a <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0x260>
    two_column_buffer = im2col_data + (input_width * 2 + 6) * 3;
 801e0f8:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 801e0fc:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 801e0fe:	eb02 0ece 	add.w	lr, r2, lr, lsl #3
    src = input_data;
 801e102:	9c04      	ldr	r4, [sp, #16]
    for (i = 0; i < input_height; i++) {
 801e104:	f04f 0a00 	mov.w	sl, #0
 801e108:	e747      	b.n	801df9a <transpose_depthwise_conv_fp_kernel7_stride2_inpad3_outpad1_IOHW_int8weight+0xf0>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
} 
 801e10a:	2000      	movs	r0, #0
 801e10c:	b03f      	add	sp, #252	@ 0xfc
 801e10e:	ecbd 8b02 	vpop	{d8}
 801e112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e116 <tte_exp>:
 * Target ISA:  ARMv7E-M
 * -------------------------------------------------------------------- */

#include "tinyengine_function_fp.h"

tinyengine_status_fp tte_exp(const uint16_t size, const float* input_data, float* output_data) {
 801e116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e11a:	4606      	mov	r6, r0
 801e11c:	4688      	mov	r8, r1
 801e11e:	4617      	mov	r7, r2
  int i;
  
  for (i = 0; i < size; ++i) {
 801e120:	2400      	movs	r4, #0
 801e122:	e010      	b.n	801e146 <tte_exp+0x30>
    output_data[i] = exp(input_data[i]);
 801e124:	00a5      	lsls	r5, r4, #2
 801e126:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 801e12a:	6818      	ldr	r0, [r3, #0]
 801e12c:	f7e8 fa24 	bl	8006578 <__aeabi_f2d>
 801e130:	ec41 0b10 	vmov	d0, r0, r1
 801e134:	f004 f870 	bl	8022218 <exp>
 801e138:	ec51 0b10 	vmov	r0, r1, d0
 801e13c:	443d      	add	r5, r7
 801e13e:	f7e8 fd4b 	bl	8006bd8 <__aeabi_d2f>
 801e142:	6028      	str	r0, [r5, #0]
  for (i = 0; i < size; ++i) {
 801e144:	3401      	adds	r4, #1
 801e146:	42a6      	cmp	r6, r4
 801e148:	dcec      	bgt.n	801e124 <tte_exp+0xe>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801e14a:	2000      	movs	r0, #0
 801e14c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801e150 <where_zeros_inplace_bit>:
}

tinyengine_status_fp where_zeros_inplace_bit(const unsigned char* inMask, const uint16_t size, float* input1_data) {
  int i;

  for (i = 0; i < size; ++i) {
 801e150:	2300      	movs	r3, #0
 801e152:	4299      	cmp	r1, r3
 801e154:	dd23      	ble.n	801e19e <where_zeros_inplace_bit+0x4e>
tinyengine_status_fp where_zeros_inplace_bit(const unsigned char* inMask, const uint16_t size, float* input1_data) {
 801e156:	b500      	push	{lr}
 801e158:	e00b      	b.n	801e172 <where_zeros_inplace_bit+0x22>
	  int bit_starting_idx = i % 8;
	  int mask = BIT_CHECK(inMask[i/8], bit_starting_idx);
 801e15a:	f103 0c07 	add.w	ip, r3, #7
 801e15e:	e00b      	b.n	801e178 <where_zeros_inplace_bit+0x28>
	  input1_data[i] = mask > 0 ? input1_data[i] : 0;
 801e160:	f04f 0e00 	mov.w	lr, #0
 801e164:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 801e168:	f8cc e000 	str.w	lr, [ip]
  for (i = 0; i < size; ++i) {
 801e16c:	3301      	adds	r3, #1
 801e16e:	4299      	cmp	r1, r3
 801e170:	dd12      	ble.n	801e198 <where_zeros_inplace_bit+0x48>
	  int mask = BIT_CHECK(inMask[i/8], bit_starting_idx);
 801e172:	469c      	mov	ip, r3
 801e174:	2b00      	cmp	r3, #0
 801e176:	dbf0      	blt.n	801e15a <where_zeros_inplace_bit+0xa>
 801e178:	ea4f 0cec 	mov.w	ip, ip, asr #3
 801e17c:	f810 c00c 	ldrb.w	ip, [r0, ip]
 801e180:	f003 0e07 	and.w	lr, r3, #7
 801e184:	fa2c fc0e 	lsr.w	ip, ip, lr
	  input1_data[i] = mask > 0 ? input1_data[i] : 0;
 801e188:	f01c 0f01 	tst.w	ip, #1
 801e18c:	d0e8      	beq.n	801e160 <where_zeros_inplace_bit+0x10>
 801e18e:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 801e192:	f8dc e000 	ldr.w	lr, [ip]
 801e196:	e7e5      	b.n	801e164 <where_zeros_inplace_bit+0x14>
  }
  
  /* Return to application */
  return STATE_SUCCESS_fp;
}
 801e198:	2000      	movs	r0, #0
 801e19a:	f85d fb04 	ldr.w	pc, [sp], #4
 801e19e:	2000      	movs	r0, #0
 801e1a0:	4770      	bx	lr

0801e1a2 <add_fpreq>:
#include "arm_math.h"
#include "tinyengine_function.h"

tinyengine_status add_fpreq(int size, const int8_t* input1_data, const float input1_scale, const float input1_zero,
			const int8_t* input2_data, const float input2_scale, const float input2_zero, const float output_scale,
			const float zero_y, int8_t* output_data) {
 801e1a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e1a6:	ed2d 8b06 	vpush	{d8-d10}
 801e1aa:	4607      	mov	r7, r0
 801e1ac:	460d      	mov	r5, r1
 801e1ae:	eef0 aa40 	vmov.f32	s21, s0
 801e1b2:	eeb0 aa60 	vmov.f32	s20, s1
 801e1b6:	4614      	mov	r4, r2
 801e1b8:	eef0 9a41 	vmov.f32	s19, s2
 801e1bc:	eeb0 9a61 	vmov.f32	s18, s3
 801e1c0:	eef0 8a42 	vmov.f32	s17, s4
 801e1c4:	eeb0 8a62 	vmov.f32	s16, s5
 801e1c8:	4698      	mov	r8, r3
  for (int i = 0; i < size; ++i) {
 801e1ca:	2600      	movs	r6, #0
 801e1cc:	e030      	b.n	801e230 <add_fpreq+0x8e>
	  float input1_fp = ((float)*input1_data++ - input1_zero) * input1_scale;
 801e1ce:	f915 3b01 	ldrsb.w	r3, [r5], #1
 801e1d2:	ee07 3a90 	vmov	s15, r3
 801e1d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e1da:	ee77 7aca 	vsub.f32	s15, s15, s20
 801e1de:	ee67 7aaa 	vmul.f32	s15, s15, s21
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 801e1e2:	f914 3b01 	ldrsb.w	r3, [r4], #1
 801e1e6:	ee07 3a10 	vmov	s14, r3
 801e1ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801e1ee:	ee37 7a49 	vsub.f32	s14, s14, s18
 801e1f2:	ee27 7a29 	vmul.f32	s14, s14, s19
      int clamped_output = (int)round((input1_fp + input2_fp) / output_scale + zero_y); // to align with tvm implementation
 801e1f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801e1fa:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 801e1fe:	ee77 7a08 	vadd.f32	s15, s14, s16
 801e202:	ee17 0a90 	vmov	r0, s15
 801e206:	f7e8 f9b7 	bl	8006578 <__aeabi_f2d>
 801e20a:	ec41 0b10 	vmov	d0, r0, r1
 801e20e:	f004 fa11 	bl	8022634 <round>
 801e212:	ec51 0b10 	vmov	r0, r1, d0
 801e216:	f7e8 fcb7 	bl	8006b88 <__aeabi_d2iz>
      clamped_output = TN_MAX(clamped_output, -128);
 801e21a:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 801e21e:	4298      	cmp	r0, r3
 801e220:	bfb8      	it	lt
 801e222:	4618      	movlt	r0, r3
      clamped_output = TN_MIN(clamped_output, 127);
 801e224:	287f      	cmp	r0, #127	@ 0x7f
 801e226:	bfa8      	it	ge
 801e228:	207f      	movge	r0, #127	@ 0x7f
      output_data[i] = (int8_t)(clamped_output);
 801e22a:	f808 0006 	strb.w	r0, [r8, r6]
  for (int i = 0; i < size; ++i) {
 801e22e:	3601      	adds	r6, #1
 801e230:	42be      	cmp	r6, r7
 801e232:	dbcc      	blt.n	801e1ce <add_fpreq+0x2c>
  }
}
 801e234:	ecbd 8b06 	vpop	{d8-d10}
 801e238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801e23c <add_fpreq_bitmask>:
}


tinyengine_status add_fpreq_bitmask(int size, const int8_t* input1_data, const float input1_scale, const float input1_zero,
			const int8_t* input2_data, const float input2_scale, const float input2_zero, const float output_scale,
			const float zero_y, int8_t* output_data, int8_t* output_mask) {
 801e23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e240:	ed2d 8b06 	vpush	{d8-d10}
 801e244:	4680      	mov	r8, r0
 801e246:	460c      	mov	r4, r1
 801e248:	eef0 aa40 	vmov.f32	s21, s0
 801e24c:	eeb0 aa60 	vmov.f32	s20, s1
 801e250:	4692      	mov	sl, r2
 801e252:	eef0 9a41 	vmov.f32	s19, s2
 801e256:	eeb0 9a61 	vmov.f32	s18, s3
 801e25a:	eef0 8a42 	vmov.f32	s17, s4
 801e25e:	eeb0 8a62 	vmov.f32	s16, s5
 801e262:	4699      	mov	r9, r3
 801e264:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
  int mask_idx = 0;
  for (int i = 0; i < size; ++i) {
 801e266:	2600      	movs	r6, #0
  int mask_idx = 0;
 801e268:	4635      	mov	r5, r6
  for (int i = 0; i < size; ++i) {
 801e26a:	e011      	b.n	801e290 <add_fpreq_bitmask+0x54>
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
      int clamped_output = (int)round((input1_fp + input2_fp) / output_scale + zero_y); // to align with tvm implementation
      int8_t mask_value = 1;
	  if (clamped_output < activation_min){
		  clamped_output = activation_min;
		  mask_value = 0;
 801e26c:	2300      	movs	r3, #0
		  clamped_output = activation_min;
 801e26e:	f06f 007f 	mvn.w	r0, #127	@ 0x7f
	  }
	  if (clamped_output > activation_max){
		  clamped_output = activation_max;
		  mask_value = 0;
	  }
      output_data[i] = (int8_t)(clamped_output);
 801e272:	f809 0006 	strb.w	r0, [r9, r6]
	  if (mask_value == 1)
 801e276:	bbeb      	cbnz	r3, 801e2f4 <add_fpreq_bitmask+0xb8>
		  BIT_SET(*output_mask, mask_idx);
	  else
		  BIT_CLEAR(*output_mask, mask_idx);
 801e278:	f997 2000 	ldrsb.w	r2, [r7]
 801e27c:	2301      	movs	r3, #1
 801e27e:	40ab      	lsls	r3, r5
 801e280:	43db      	mvns	r3, r3
 801e282:	b2db      	uxtb	r3, r3
 801e284:	4013      	ands	r3, r2
 801e286:	703b      	strb	r3, [r7, #0]
	  mask_idx++;
 801e288:	3501      	adds	r5, #1
	  if (mask_idx == 8){
 801e28a:	2d08      	cmp	r5, #8
 801e28c:	d039      	beq.n	801e302 <add_fpreq_bitmask+0xc6>
  for (int i = 0; i < size; ++i) {
 801e28e:	3601      	adds	r6, #1
 801e290:	4546      	cmp	r6, r8
 801e292:	da39      	bge.n	801e308 <add_fpreq_bitmask+0xcc>
	  float input1_fp = ((float)*input1_data++ - input1_zero) * input1_scale;
 801e294:	f914 3b01 	ldrsb.w	r3, [r4], #1
 801e298:	ee07 3a90 	vmov	s15, r3
 801e29c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e2a0:	ee77 7aca 	vsub.f32	s15, s15, s20
 801e2a4:	ee67 7aaa 	vmul.f32	s15, s15, s21
	  float input2_fp = ((float)*input2_data++ - input2_zero) * input2_scale;
 801e2a8:	f91a 3b01 	ldrsb.w	r3, [sl], #1
 801e2ac:	ee07 3a10 	vmov	s14, r3
 801e2b0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801e2b4:	ee37 7a49 	vsub.f32	s14, s14, s18
 801e2b8:	ee27 7a29 	vmul.f32	s14, s14, s19
      int clamped_output = (int)round((input1_fp + input2_fp) / output_scale + zero_y); // to align with tvm implementation
 801e2bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801e2c0:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 801e2c4:	ee77 7a08 	vadd.f32	s15, s14, s16
 801e2c8:	ee17 0a90 	vmov	r0, s15
 801e2cc:	f7e8 f954 	bl	8006578 <__aeabi_f2d>
 801e2d0:	ec41 0b10 	vmov	d0, r0, r1
 801e2d4:	f004 f9ae 	bl	8022634 <round>
 801e2d8:	ec51 0b10 	vmov	r0, r1, d0
 801e2dc:	f7e8 fc54 	bl	8006b88 <__aeabi_d2iz>
	  if (clamped_output < activation_min){
 801e2e0:	f110 0f80 	cmn.w	r0, #128	@ 0x80
 801e2e4:	dbc2      	blt.n	801e26c <add_fpreq_bitmask+0x30>
	  if (clamped_output > activation_max){
 801e2e6:	287f      	cmp	r0, #127	@ 0x7f
 801e2e8:	dc01      	bgt.n	801e2ee <add_fpreq_bitmask+0xb2>
      int8_t mask_value = 1;
 801e2ea:	2301      	movs	r3, #1
 801e2ec:	e7c1      	b.n	801e272 <add_fpreq_bitmask+0x36>
		  mask_value = 0;
 801e2ee:	2300      	movs	r3, #0
		  clamped_output = activation_max;
 801e2f0:	207f      	movs	r0, #127	@ 0x7f
 801e2f2:	e7be      	b.n	801e272 <add_fpreq_bitmask+0x36>
		  BIT_SET(*output_mask, mask_idx);
 801e2f4:	f997 3000 	ldrsb.w	r3, [r7]
 801e2f8:	2201      	movs	r2, #1
 801e2fa:	40aa      	lsls	r2, r5
 801e2fc:	4313      	orrs	r3, r2
 801e2fe:	703b      	strb	r3, [r7, #0]
 801e300:	e7c2      	b.n	801e288 <add_fpreq_bitmask+0x4c>
		  mask_idx = 0;
		  output_mask++;
 801e302:	3701      	adds	r7, #1
		  mask_idx = 0;
 801e304:	2500      	movs	r5, #0
 801e306:	e7c2      	b.n	801e28e <add_fpreq_bitmask+0x52>
	  }
  }
}
 801e308:	ecbd 8b06 	vpop	{d8-d10}
 801e30c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801e310 <convolve_1x1_s8_ch16_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 801e310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e314:	b08b      	sub	sp, #44	@ 0x2c
 801e316:	4604      	mov	r4, r0
 801e318:	9008      	str	r0, [sp, #32]
 801e31a:	4698      	mov	r8, r3
 801e31c:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 801e320:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801e322:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 801e324:	f8bd 2078 	ldrh.w	r2, [sp, #120]	@ 0x78
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 801e328:	f8bd a070 	ldrh.w	sl, [sp, #112]	@ 0x70
 801e32c:	f8bd 1074 	ldrh.w	r1, [sp, #116]	@ 0x74
 801e330:	fb01 fa0a 	mul.w	sl, r1, sl
	const int channel_div4 = (input_ch >> 2);
 801e334:	ea4f 0b98 	mov.w	fp, r8, lsr #2

	const int16_t inoff16 = input_offset;
 801e338:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	@ 0x60
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 801e33c:	eac5 4505 	pkhbt	r5, r5, r5, lsl #16

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e340:	2700      	movs	r7, #0
 801e342:	f8cd b01c 	str.w	fp, [sp, #28]
 801e346:	46a3      	mov	fp, r4
 801e348:	4644      	mov	r4, r8
 801e34a:	461e      	mov	r6, r3
 801e34c:	4690      	mov	r8, r2
 801e34e:	e037      	b.n	801e3c0 <convolve_1x1_s8_ch16_fpreq+0xb0>
  @return        q31 value
 */
__STATIC_FORCEINLINE q31_t arm_nn_read_q7x4_ia(const q7_t **in_q7)
{
    q31_t val;
    memcpy(&val, *in_q7, 4);
 801e350:	f8dc 3000 	ldr.w	r3, [ip]
  op2 %= 32U;
  if (op2 == 0U)
  {
    return op1;
  }
  return (op1 >> op2) | (op1 << (32U - op2));
 801e354:	ea4f 2133 	mov.w	r1, r3, ror #8

__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e358:	fa2f f181 	sxtb16	r1, r1
 801e35c:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e360:	fa91 f105 	sadd16	r1, r1, r5
 801e364:	fa93 f305 	sadd16	r3, r3, r5
  q15_t ** pQ15,
  q31_t    value)
{
  q31_t val = value;
#ifdef __ARM_FEATURE_UNALIGNED
  memcpy (*pQ15, &val, 4);
 801e368:	6013      	str	r3, [r2, #0]
 801e36a:	6051      	str	r1, [r2, #4]
 801e36c:	f8dc 3004 	ldr.w	r3, [ip, #4]
    *in_q7 += 4;
 801e370:	f10c 0c08 	add.w	ip, ip, #8
  return (op1 >> op2) | (op1 << (32U - op2));
 801e374:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e378:	fa2f f181 	sxtb16	r1, r1
 801e37c:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e380:	fa91 f105 	sadd16	r1, r1, r5
 801e384:	fa93 f305 	sadd16	r3, r3, r5
 801e388:	6093      	str	r3, [r2, #8]
 801e38a:	60d1      	str	r1, [r2, #12]
#else
  (*pQ15)[0] = (val & 0x0FFFF);
  (*pQ15)[1] = (val >> 16) & 0x0FFFF;
#endif

 *pQ15 += 2;
 801e38c:	3210      	adds	r2, #16

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801e38e:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801e392:	f1be 0f00 	cmp.w	lr, #0
 801e396:	dcdb      	bgt.n	801e350 <convolve_1x1_s8_ch16_fpreq+0x40>
		}

		out = mat_mult_kernel_s8_s16_reordered_ch16_fpreq(kernel,
				two_column_buffer, output_ch, scales, (q7_t) out_offset,
 801e398:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801e39a:	b25b      	sxtb	r3, r3
		out = mat_mult_kernel_s8_s16_reordered_ch16_fpreq(kernel,
 801e39c:	9005      	str	r0, [sp, #20]
 801e39e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801e3a0:	9204      	str	r2, [sp, #16]
 801e3a2:	9403      	str	r4, [sp, #12]
 801e3a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801e3a6:	b212      	sxth	r2, r2
 801e3a8:	9202      	str	r2, [sp, #8]
 801e3aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801e3ac:	b212      	sxth	r2, r2
 801e3ae:	9201      	str	r2, [sp, #4]
 801e3b0:	9300      	str	r3, [sp, #0]
 801e3b2:	4633      	mov	r3, r6
 801e3b4:	4642      	mov	r2, r8
 801e3b6:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 801e3b8:	4648      	mov	r0, r9
 801e3ba:	f001 fc77 	bl	801fcac <mat_mult_kernel_s8_s16_reordered_ch16_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e3be:	3701      	adds	r7, #1
 801e3c0:	4653      	mov	r3, sl
 801e3c2:	f1ba 0f00 	cmp.w	sl, #0
 801e3c6:	db0a      	blt.n	801e3de <convolve_1x1_s8_ch16_fpreq+0xce>
 801e3c8:	ebb7 0f63 	cmp.w	r7, r3, asr #1
 801e3cc:	da0a      	bge.n	801e3e4 <convolve_1x1_s8_ch16_fpreq+0xd4>
		q7_t *src = &input[i_element * input_ch * 2];
 801e3ce:	fb07 fc04 	mul.w	ip, r7, r4
 801e3d2:	eb0b 0c4c 	add.w	ip, fp, ip, lsl #1
		q15_t *dst = two_column_buffer;
 801e3d6:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
		int cnt = channel_div4;	//two columns
 801e3d8:	f8dd e01c 	ldr.w	lr, [sp, #28]
		while (cnt > 0) {
 801e3dc:	e7d9      	b.n	801e392 <convolve_1x1_s8_ch16_fpreq+0x82>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e3de:	f10a 0301 	add.w	r3, sl, #1
 801e3e2:	e7f1      	b.n	801e3c8 <convolve_1x1_s8_ch16_fpreq+0xb8>
				out_activation_min, out_activation_max,
				input_ch * DIM_KER_Y * DIM_KER_X, bias, out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 801e3e4:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801e3e8:	4633      	mov	r3, r6
 801e3ea:	4642      	mov	r2, r8
 801e3ec:	46a0      	mov	r8, r4
 801e3ee:	f01a 0f01 	tst.w	sl, #1
 801e3f2:	d063      	beq.n	801e4bc <convolve_1x1_s8_ch16_fpreq+0x1ac>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 801e3f4:	f10a 31ff 	add.w	r1, sl, #4294967295	@ 0xffffffff
 801e3f8:	9c08      	ldr	r4, [sp, #32]
 801e3fa:	fb01 4108 	mla	r1, r1, r8, r4
		q15_t *dst = two_column_buffer;
 801e3fe:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 801e400:	e010      	b.n	801e424 <convolve_1x1_s8_ch16_fpreq+0x114>
    memcpy(&val, *in_q7, 4);
 801e402:	f851 4b04 	ldr.w	r4, [r1], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801e406:	ea4f 2634 	mov.w	r6, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e40a:	fa2f f686 	sxtb16	r6, r6
 801e40e:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e412:	fa96 f605 	sadd16	r6, r6, r5
 801e416:	fa94 f405 	sadd16	r4, r4, r5
  memcpy (*pQ15, &val, 4);
 801e41a:	603c      	str	r4, [r7, #0]
 801e41c:	607e      	str	r6, [r7, #4]
 *pQ15 += 2;
 801e41e:	3708      	adds	r7, #8
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801e420:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801e424:	f1bb 0f00 	cmp.w	fp, #0
 801e428:	dceb      	bgt.n	801e402 <convolve_1x1_s8_ch16_fpreq+0xf2>
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801e42a:	f04f 0c00 	mov.w	ip, #0
 801e42e:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 801e432:	9c15      	ldr	r4, [sp, #84]	@ 0x54
 801e434:	f8dd b05c 	ldr.w	fp, [sp, #92]	@ 0x5c
 801e438:	f8dd e064 	ldr.w	lr, [sp, #100]	@ 0x64
 801e43c:	f8dd a068 	ldr.w	sl, [sp, #104]	@ 0x68
 801e440:	e01a      	b.n	801e478 <convolve_1x1_s8_ch16_fpreq+0x168>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (float) sum * scales[i_ch_out];
 801e442:	9f07      	ldr	r7, [sp, #28]
 801e444:	f8dd c020 	ldr.w	ip, [sp, #32]
 801e448:	ee07 1a90 	vmov	s15, r1
 801e44c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e450:	441f      	add	r7, r3
 801e452:	ed97 7a00 	vldr	s14, [r7]
 801e456:	ee67 7a87 	vmul.f32	s15, s15, s14
 801e45a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e45e:	ee17 1a90 	vmov	r1, s15
			sum += out_offset;
 801e462:	4459      	add	r1, fp
			sum = MAX(sum, out_activation_min);
 801e464:	4571      	cmp	r1, lr
 801e466:	bfb8      	it	lt
 801e468:	4671      	movlt	r1, lr
			sum = MIN(sum, out_activation_max);
 801e46a:	4551      	cmp	r1, sl
 801e46c:	bfa8      	it	ge
 801e46e:	4651      	movge	r1, sl
			*out++ = (q7_t) sum;
 801e470:	f800 1b01 	strb.w	r1, [r0], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801e474:	f10c 0c01 	add.w	ip, ip, #1
 801e478:	4562      	cmp	r2, ip
 801e47a:	dd1f      	ble.n	801e4bc <convolve_1x1_s8_ch16_fpreq+0x1ac>
			q31_t sum = bias[i_ch_out];
 801e47c:	ea4f 078c 	mov.w	r7, ip, lsl #2
 801e480:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;
 801e484:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801e486:	08ad      	lsrs	r5, r5, #2
			const q15_t *ip_as_col = runtime_buf;
 801e488:	9e1f      	ldr	r6, [sp, #124]	@ 0x7c
 801e48a:	9707      	str	r7, [sp, #28]
 801e48c:	f8cd c020 	str.w	ip, [sp, #32]
			while (col_count) {
 801e490:	2d00      	cmp	r5, #0
 801e492:	d0d6      	beq.n	801e442 <convolve_1x1_s8_ch16_fpreq+0x132>
 801e494:	f859 7b04 	ldr.w	r7, [r9], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801e498:	ea4f 2c37 	mov.w	ip, r7, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e49c:	fa2f fc8c 	sxtb16	ip, ip
 801e4a0:	fa2f f787 	sxtb16	r7, r7
    memcpy(&val, *in_q15, 4);
 801e4a4:	f8d6 8000 	ldr.w	r8, [r6]

__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801e4a8:	fb27 1708 	smlad	r7, r7, r8, r1
 801e4ac:	6871      	ldr	r1, [r6, #4]
    *in_q15 += 2;
 801e4ae:	3608      	adds	r6, #8
 801e4b0:	fb2c 7c01 	smlad	ip, ip, r1, r7
				sum = __SMLAD(ker_a2, in_b2, sum);
 801e4b4:	4661      	mov	r1, ip
				col_count--;
 801e4b6:	3d01      	subs	r5, #1
 801e4b8:	b2ad      	uxth	r5, r5
 801e4ba:	e7e9      	b.n	801e490 <convolve_1x1_s8_ch16_fpreq+0x180>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 801e4bc:	2000      	movs	r0, #0
 801e4be:	b00b      	add	sp, #44	@ 0x2c
 801e4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e4c4 <convolve_1x1_s8_ch24_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 801e4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e4c8:	b08b      	sub	sp, #44	@ 0x2c
 801e4ca:	4604      	mov	r4, r0
 801e4cc:	9008      	str	r0, [sp, #32]
 801e4ce:	4698      	mov	r8, r3
 801e4d0:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 801e4d4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801e4d6:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 801e4d8:	f8bd 2078 	ldrh.w	r2, [sp, #120]	@ 0x78
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 801e4dc:	f8bd a070 	ldrh.w	sl, [sp, #112]	@ 0x70
 801e4e0:	f8bd 1074 	ldrh.w	r1, [sp, #116]	@ 0x74
 801e4e4:	fb01 fa0a 	mul.w	sl, r1, sl
	const int channel_div4 = (input_ch >> 2);
 801e4e8:	ea4f 0b98 	mov.w	fp, r8, lsr #2

	const int16_t inoff16 = input_offset;
 801e4ec:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	@ 0x60
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 801e4f0:	eac5 4505 	pkhbt	r5, r5, r5, lsl #16

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e4f4:	2700      	movs	r7, #0
 801e4f6:	f8cd b01c 	str.w	fp, [sp, #28]
 801e4fa:	46a3      	mov	fp, r4
 801e4fc:	4644      	mov	r4, r8
 801e4fe:	461e      	mov	r6, r3
 801e500:	4690      	mov	r8, r2
 801e502:	e037      	b.n	801e574 <convolve_1x1_s8_ch24_fpreq+0xb0>
    memcpy(&val, *in_q7, 4);
 801e504:	f8dc 3000 	ldr.w	r3, [ip]
  return (op1 >> op2) | (op1 << (32U - op2));
 801e508:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e50c:	fa2f f181 	sxtb16	r1, r1
 801e510:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e514:	fa91 f105 	sadd16	r1, r1, r5
 801e518:	fa93 f305 	sadd16	r3, r3, r5
  memcpy (*pQ15, &val, 4);
 801e51c:	6013      	str	r3, [r2, #0]
 801e51e:	6051      	str	r1, [r2, #4]
 801e520:	f8dc 3004 	ldr.w	r3, [ip, #4]
    *in_q7 += 4;
 801e524:	f10c 0c08 	add.w	ip, ip, #8
  return (op1 >> op2) | (op1 << (32U - op2));
 801e528:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e52c:	fa2f f181 	sxtb16	r1, r1
 801e530:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e534:	fa91 f105 	sadd16	r1, r1, r5
 801e538:	fa93 f305 	sadd16	r3, r3, r5
 801e53c:	6093      	str	r3, [r2, #8]
 801e53e:	60d1      	str	r1, [r2, #12]
 *pQ15 += 2;
 801e540:	3210      	adds	r2, #16

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801e542:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801e546:	f1be 0f00 	cmp.w	lr, #0
 801e54a:	dcdb      	bgt.n	801e504 <convolve_1x1_s8_ch24_fpreq+0x40>
		}

		out = mat_mult_kernel_s8_s16_reordered_ch24_fpreq(kernel,
				two_column_buffer, output_ch, scales, (q7_t) out_offset,
 801e54c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801e54e:	b25b      	sxtb	r3, r3
		out = mat_mult_kernel_s8_s16_reordered_ch24_fpreq(kernel,
 801e550:	9005      	str	r0, [sp, #20]
 801e552:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801e554:	9204      	str	r2, [sp, #16]
 801e556:	9403      	str	r4, [sp, #12]
 801e558:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801e55a:	b212      	sxth	r2, r2
 801e55c:	9202      	str	r2, [sp, #8]
 801e55e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801e560:	b212      	sxth	r2, r2
 801e562:	9201      	str	r2, [sp, #4]
 801e564:	9300      	str	r3, [sp, #0]
 801e566:	4633      	mov	r3, r6
 801e568:	4642      	mov	r2, r8
 801e56a:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 801e56c:	4648      	mov	r0, r9
 801e56e:	f001 fcc4 	bl	801fefa <mat_mult_kernel_s8_s16_reordered_ch24_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e572:	3701      	adds	r7, #1
 801e574:	4653      	mov	r3, sl
 801e576:	f1ba 0f00 	cmp.w	sl, #0
 801e57a:	db0a      	blt.n	801e592 <convolve_1x1_s8_ch24_fpreq+0xce>
 801e57c:	ebb7 0f63 	cmp.w	r7, r3, asr #1
 801e580:	da0a      	bge.n	801e598 <convolve_1x1_s8_ch24_fpreq+0xd4>
		q7_t *src = &input[i_element * input_ch * 2];
 801e582:	fb07 fc04 	mul.w	ip, r7, r4
 801e586:	eb0b 0c4c 	add.w	ip, fp, ip, lsl #1
		q15_t *dst = two_column_buffer;
 801e58a:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
		int cnt = channel_div4;	//two columns
 801e58c:	f8dd e01c 	ldr.w	lr, [sp, #28]
		while (cnt > 0) {
 801e590:	e7d9      	b.n	801e546 <convolve_1x1_s8_ch24_fpreq+0x82>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e592:	f10a 0301 	add.w	r3, sl, #1
 801e596:	e7f1      	b.n	801e57c <convolve_1x1_s8_ch24_fpreq+0xb8>
				out_activation_min, out_activation_max,
				input_ch * DIM_KER_Y * DIM_KER_X, bias, out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 801e598:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801e59c:	4633      	mov	r3, r6
 801e59e:	4642      	mov	r2, r8
 801e5a0:	46a0      	mov	r8, r4
 801e5a2:	f01a 0f01 	tst.w	sl, #1
 801e5a6:	d063      	beq.n	801e670 <convolve_1x1_s8_ch24_fpreq+0x1ac>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 801e5a8:	f10a 31ff 	add.w	r1, sl, #4294967295	@ 0xffffffff
 801e5ac:	9c08      	ldr	r4, [sp, #32]
 801e5ae:	fb01 4108 	mla	r1, r1, r8, r4
		q15_t *dst = two_column_buffer;
 801e5b2:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 801e5b4:	e010      	b.n	801e5d8 <convolve_1x1_s8_ch24_fpreq+0x114>
    memcpy(&val, *in_q7, 4);
 801e5b6:	f851 4b04 	ldr.w	r4, [r1], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801e5ba:	ea4f 2634 	mov.w	r6, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e5be:	fa2f f686 	sxtb16	r6, r6
 801e5c2:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e5c6:	fa96 f605 	sadd16	r6, r6, r5
 801e5ca:	fa94 f405 	sadd16	r4, r4, r5
  memcpy (*pQ15, &val, 4);
 801e5ce:	603c      	str	r4, [r7, #0]
 801e5d0:	607e      	str	r6, [r7, #4]
 *pQ15 += 2;
 801e5d2:	3708      	adds	r7, #8
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801e5d4:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801e5d8:	f1bb 0f00 	cmp.w	fp, #0
 801e5dc:	dceb      	bgt.n	801e5b6 <convolve_1x1_s8_ch24_fpreq+0xf2>
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801e5de:	f04f 0c00 	mov.w	ip, #0
 801e5e2:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 801e5e6:	9c15      	ldr	r4, [sp, #84]	@ 0x54
 801e5e8:	f8dd b05c 	ldr.w	fp, [sp, #92]	@ 0x5c
 801e5ec:	f8dd e064 	ldr.w	lr, [sp, #100]	@ 0x64
 801e5f0:	f8dd a068 	ldr.w	sl, [sp, #104]	@ 0x68
 801e5f4:	e01a      	b.n	801e62c <convolve_1x1_s8_ch24_fpreq+0x168>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (float) sum * scales[i_ch_out];
 801e5f6:	9f07      	ldr	r7, [sp, #28]
 801e5f8:	f8dd c020 	ldr.w	ip, [sp, #32]
 801e5fc:	ee07 1a90 	vmov	s15, r1
 801e600:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e604:	441f      	add	r7, r3
 801e606:	ed97 7a00 	vldr	s14, [r7]
 801e60a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801e60e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e612:	ee17 1a90 	vmov	r1, s15
			sum += out_offset;
 801e616:	4459      	add	r1, fp
			sum = MAX(sum, out_activation_min);
 801e618:	4571      	cmp	r1, lr
 801e61a:	bfb8      	it	lt
 801e61c:	4671      	movlt	r1, lr
			sum = MIN(sum, out_activation_max);
 801e61e:	4551      	cmp	r1, sl
 801e620:	bfa8      	it	ge
 801e622:	4651      	movge	r1, sl
			*out++ = (q7_t) sum;
 801e624:	f800 1b01 	strb.w	r1, [r0], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801e628:	f10c 0c01 	add.w	ip, ip, #1
 801e62c:	4562      	cmp	r2, ip
 801e62e:	dd1f      	ble.n	801e670 <convolve_1x1_s8_ch24_fpreq+0x1ac>
			q31_t sum = bias[i_ch_out];
 801e630:	ea4f 078c 	mov.w	r7, ip, lsl #2
 801e634:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;
 801e638:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801e63a:	08ad      	lsrs	r5, r5, #2
			const q15_t *ip_as_col = runtime_buf;
 801e63c:	9e1f      	ldr	r6, [sp, #124]	@ 0x7c
 801e63e:	9707      	str	r7, [sp, #28]
 801e640:	f8cd c020 	str.w	ip, [sp, #32]
			while (col_count) {
 801e644:	2d00      	cmp	r5, #0
 801e646:	d0d6      	beq.n	801e5f6 <convolve_1x1_s8_ch24_fpreq+0x132>
 801e648:	f859 7b04 	ldr.w	r7, [r9], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801e64c:	ea4f 2c37 	mov.w	ip, r7, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e650:	fa2f fc8c 	sxtb16	ip, ip
 801e654:	fa2f f787 	sxtb16	r7, r7
    memcpy(&val, *in_q15, 4);
 801e658:	f8d6 8000 	ldr.w	r8, [r6]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801e65c:	fb27 1708 	smlad	r7, r7, r8, r1
 801e660:	6871      	ldr	r1, [r6, #4]
    *in_q15 += 2;
 801e662:	3608      	adds	r6, #8
 801e664:	fb2c 7c01 	smlad	ip, ip, r1, r7
				sum = __SMLAD(ker_a2, in_b2, sum);
 801e668:	4661      	mov	r1, ip
				col_count--;
 801e66a:	3d01      	subs	r5, #1
 801e66c:	b2ad      	uxth	r5, r5
 801e66e:	e7e9      	b.n	801e644 <convolve_1x1_s8_ch24_fpreq+0x180>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 801e670:	2000      	movs	r0, #0
 801e672:	b00b      	add	sp, #44	@ 0x2c
 801e674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e678 <convolve_1x1_s8_ch48_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 801e678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e67c:	b08b      	sub	sp, #44	@ 0x2c
 801e67e:	4604      	mov	r4, r0
 801e680:	9008      	str	r0, [sp, #32]
 801e682:	4698      	mov	r8, r3
 801e684:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 801e688:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801e68a:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 801e68c:	f8bd 2078 	ldrh.w	r2, [sp, #120]	@ 0x78
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 801e690:	f8bd a070 	ldrh.w	sl, [sp, #112]	@ 0x70
 801e694:	f8bd 1074 	ldrh.w	r1, [sp, #116]	@ 0x74
 801e698:	fb01 fa0a 	mul.w	sl, r1, sl
	const int channel_div4 = (input_ch >> 2);
 801e69c:	ea4f 0b98 	mov.w	fp, r8, lsr #2

	const int16_t inoff16 = input_offset;
 801e6a0:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	@ 0x60
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 801e6a4:	eac5 4505 	pkhbt	r5, r5, r5, lsl #16

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e6a8:	2700      	movs	r7, #0
 801e6aa:	f8cd b01c 	str.w	fp, [sp, #28]
 801e6ae:	46a3      	mov	fp, r4
 801e6b0:	4644      	mov	r4, r8
 801e6b2:	461e      	mov	r6, r3
 801e6b4:	4690      	mov	r8, r2
 801e6b6:	e037      	b.n	801e728 <convolve_1x1_s8_ch48_fpreq+0xb0>
    memcpy(&val, *in_q7, 4);
 801e6b8:	f8dc 3000 	ldr.w	r3, [ip]
  return (op1 >> op2) | (op1 << (32U - op2));
 801e6bc:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e6c0:	fa2f f181 	sxtb16	r1, r1
 801e6c4:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e6c8:	fa91 f105 	sadd16	r1, r1, r5
 801e6cc:	fa93 f305 	sadd16	r3, r3, r5
  memcpy (*pQ15, &val, 4);
 801e6d0:	6013      	str	r3, [r2, #0]
 801e6d2:	6051      	str	r1, [r2, #4]
 801e6d4:	f8dc 3004 	ldr.w	r3, [ip, #4]
    *in_q7 += 4;
 801e6d8:	f10c 0c08 	add.w	ip, ip, #8
  return (op1 >> op2) | (op1 << (32U - op2));
 801e6dc:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e6e0:	fa2f f181 	sxtb16	r1, r1
 801e6e4:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e6e8:	fa91 f105 	sadd16	r1, r1, r5
 801e6ec:	fa93 f305 	sadd16	r3, r3, r5
 801e6f0:	6093      	str	r3, [r2, #8]
 801e6f2:	60d1      	str	r1, [r2, #12]
 *pQ15 += 2;
 801e6f4:	3210      	adds	r2, #16

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801e6f6:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801e6fa:	f1be 0f00 	cmp.w	lr, #0
 801e6fe:	dcdb      	bgt.n	801e6b8 <convolve_1x1_s8_ch48_fpreq+0x40>
		}

		out = mat_mult_kernel_s8_s16_reordered_ch48_fpreq(kernel,
				two_column_buffer, output_ch, scales, (q7_t) out_offset,
 801e700:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801e702:	b25b      	sxtb	r3, r3
		out = mat_mult_kernel_s8_s16_reordered_ch48_fpreq(kernel,
 801e704:	9005      	str	r0, [sp, #20]
 801e706:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801e708:	9204      	str	r2, [sp, #16]
 801e70a:	9403      	str	r4, [sp, #12]
 801e70c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801e70e:	b212      	sxth	r2, r2
 801e710:	9202      	str	r2, [sp, #8]
 801e712:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801e714:	b212      	sxth	r2, r2
 801e716:	9201      	str	r2, [sp, #4]
 801e718:	9300      	str	r3, [sp, #0]
 801e71a:	4633      	mov	r3, r6
 801e71c:	4642      	mov	r2, r8
 801e71e:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 801e720:	4648      	mov	r0, r9
 801e722:	f001 f86b 	bl	801f7fc <mat_mult_kernel_s8_s16_reordered_ch48_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e726:	3701      	adds	r7, #1
 801e728:	4653      	mov	r3, sl
 801e72a:	f1ba 0f00 	cmp.w	sl, #0
 801e72e:	db0a      	blt.n	801e746 <convolve_1x1_s8_ch48_fpreq+0xce>
 801e730:	ebb7 0f63 	cmp.w	r7, r3, asr #1
 801e734:	da0a      	bge.n	801e74c <convolve_1x1_s8_ch48_fpreq+0xd4>
		q7_t *src = &input[i_element * input_ch * 2];
 801e736:	fb07 fc04 	mul.w	ip, r7, r4
 801e73a:	eb0b 0c4c 	add.w	ip, fp, ip, lsl #1
		q15_t *dst = two_column_buffer;
 801e73e:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
		int cnt = channel_div4;	//two columns
 801e740:	f8dd e01c 	ldr.w	lr, [sp, #28]
		while (cnt > 0) {
 801e744:	e7d9      	b.n	801e6fa <convolve_1x1_s8_ch48_fpreq+0x82>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e746:	f10a 0301 	add.w	r3, sl, #1
 801e74a:	e7f1      	b.n	801e730 <convolve_1x1_s8_ch48_fpreq+0xb8>
				out_activation_min, out_activation_max,
				input_ch * DIM_KER_Y * DIM_KER_X, bias, out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 801e74c:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801e750:	4633      	mov	r3, r6
 801e752:	4642      	mov	r2, r8
 801e754:	46a0      	mov	r8, r4
 801e756:	f01a 0f01 	tst.w	sl, #1
 801e75a:	d063      	beq.n	801e824 <convolve_1x1_s8_ch48_fpreq+0x1ac>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 801e75c:	f10a 31ff 	add.w	r1, sl, #4294967295	@ 0xffffffff
 801e760:	9c08      	ldr	r4, [sp, #32]
 801e762:	fb01 4108 	mla	r1, r1, r8, r4
		q15_t *dst = two_column_buffer;
 801e766:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 801e768:	e010      	b.n	801e78c <convolve_1x1_s8_ch48_fpreq+0x114>
    memcpy(&val, *in_q7, 4);
 801e76a:	f851 4b04 	ldr.w	r4, [r1], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801e76e:	ea4f 2634 	mov.w	r6, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e772:	fa2f f686 	sxtb16	r6, r6
 801e776:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e77a:	fa96 f605 	sadd16	r6, r6, r5
 801e77e:	fa94 f405 	sadd16	r4, r4, r5
  memcpy (*pQ15, &val, 4);
 801e782:	603c      	str	r4, [r7, #0]
 801e784:	607e      	str	r6, [r7, #4]
 *pQ15 += 2;
 801e786:	3708      	adds	r7, #8
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801e788:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801e78c:	f1bb 0f00 	cmp.w	fp, #0
 801e790:	dceb      	bgt.n	801e76a <convolve_1x1_s8_ch48_fpreq+0xf2>
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801e792:	f04f 0c00 	mov.w	ip, #0
 801e796:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 801e79a:	9c15      	ldr	r4, [sp, #84]	@ 0x54
 801e79c:	f8dd b05c 	ldr.w	fp, [sp, #92]	@ 0x5c
 801e7a0:	f8dd e064 	ldr.w	lr, [sp, #100]	@ 0x64
 801e7a4:	f8dd a068 	ldr.w	sl, [sp, #104]	@ 0x68
 801e7a8:	e01a      	b.n	801e7e0 <convolve_1x1_s8_ch48_fpreq+0x168>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (float) sum * scales[i_ch_out];
 801e7aa:	9f07      	ldr	r7, [sp, #28]
 801e7ac:	f8dd c020 	ldr.w	ip, [sp, #32]
 801e7b0:	ee07 1a90 	vmov	s15, r1
 801e7b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e7b8:	441f      	add	r7, r3
 801e7ba:	ed97 7a00 	vldr	s14, [r7]
 801e7be:	ee67 7a87 	vmul.f32	s15, s15, s14
 801e7c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e7c6:	ee17 1a90 	vmov	r1, s15
			sum += out_offset;
 801e7ca:	4459      	add	r1, fp
			sum = MAX(sum, out_activation_min);
 801e7cc:	4571      	cmp	r1, lr
 801e7ce:	bfb8      	it	lt
 801e7d0:	4671      	movlt	r1, lr
			sum = MIN(sum, out_activation_max);
 801e7d2:	4551      	cmp	r1, sl
 801e7d4:	bfa8      	it	ge
 801e7d6:	4651      	movge	r1, sl
			*out++ = (q7_t) sum;
 801e7d8:	f800 1b01 	strb.w	r1, [r0], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801e7dc:	f10c 0c01 	add.w	ip, ip, #1
 801e7e0:	4562      	cmp	r2, ip
 801e7e2:	dd1f      	ble.n	801e824 <convolve_1x1_s8_ch48_fpreq+0x1ac>
			q31_t sum = bias[i_ch_out];
 801e7e4:	ea4f 078c 	mov.w	r7, ip, lsl #2
 801e7e8:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;
 801e7ec:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801e7ee:	08ad      	lsrs	r5, r5, #2
			const q15_t *ip_as_col = runtime_buf;
 801e7f0:	9e1f      	ldr	r6, [sp, #124]	@ 0x7c
 801e7f2:	9707      	str	r7, [sp, #28]
 801e7f4:	f8cd c020 	str.w	ip, [sp, #32]
			while (col_count) {
 801e7f8:	2d00      	cmp	r5, #0
 801e7fa:	d0d6      	beq.n	801e7aa <convolve_1x1_s8_ch48_fpreq+0x132>
 801e7fc:	f859 7b04 	ldr.w	r7, [r9], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801e800:	ea4f 2c37 	mov.w	ip, r7, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e804:	fa2f fc8c 	sxtb16	ip, ip
 801e808:	fa2f f787 	sxtb16	r7, r7
    memcpy(&val, *in_q15, 4);
 801e80c:	f8d6 8000 	ldr.w	r8, [r6]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801e810:	fb27 1708 	smlad	r7, r7, r8, r1
 801e814:	6871      	ldr	r1, [r6, #4]
    *in_q15 += 2;
 801e816:	3608      	adds	r6, #8
 801e818:	fb2c 7c01 	smlad	ip, ip, r1, r7
				sum = __SMLAD(ker_a2, in_b2, sum);
 801e81c:	4661      	mov	r1, ip
				col_count--;
 801e81e:	3d01      	subs	r5, #1
 801e820:	b2ad      	uxth	r5, r5
 801e822:	e7e9      	b.n	801e7f8 <convolve_1x1_s8_ch48_fpreq+0x180>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 801e824:	2000      	movs	r0, #0
 801e826:	b00b      	add	sp, #44	@ 0x2c
 801e828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e82c <convolve_1x1_s8_ch8_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 801e82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e830:	b08b      	sub	sp, #44	@ 0x2c
 801e832:	4604      	mov	r4, r0
 801e834:	9008      	str	r0, [sp, #32]
 801e836:	4698      	mov	r8, r3
 801e838:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 801e83c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801e83e:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 801e840:	f8bd 2078 	ldrh.w	r2, [sp, #120]	@ 0x78
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 801e844:	f8bd a070 	ldrh.w	sl, [sp, #112]	@ 0x70
 801e848:	f8bd 1074 	ldrh.w	r1, [sp, #116]	@ 0x74
 801e84c:	fb01 fa0a 	mul.w	sl, r1, sl
	const int channel_div4 = (input_ch >> 2);
 801e850:	ea4f 0b98 	mov.w	fp, r8, lsr #2

	const int16_t inoff16 = input_offset;
 801e854:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	@ 0x60
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 801e858:	eac5 4505 	pkhbt	r5, r5, r5, lsl #16

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e85c:	2700      	movs	r7, #0
 801e85e:	f8cd b01c 	str.w	fp, [sp, #28]
 801e862:	46a3      	mov	fp, r4
 801e864:	4644      	mov	r4, r8
 801e866:	461e      	mov	r6, r3
 801e868:	4690      	mov	r8, r2
 801e86a:	e037      	b.n	801e8dc <convolve_1x1_s8_ch8_fpreq+0xb0>
    memcpy(&val, *in_q7, 4);
 801e86c:	f8dc 3000 	ldr.w	r3, [ip]
  return (op1 >> op2) | (op1 << (32U - op2));
 801e870:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e874:	fa2f f181 	sxtb16	r1, r1
 801e878:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e87c:	fa91 f105 	sadd16	r1, r1, r5
 801e880:	fa93 f305 	sadd16	r3, r3, r5
  memcpy (*pQ15, &val, 4);
 801e884:	6013      	str	r3, [r2, #0]
 801e886:	6051      	str	r1, [r2, #4]
 801e888:	f8dc 3004 	ldr.w	r3, [ip, #4]
    *in_q7 += 4;
 801e88c:	f10c 0c08 	add.w	ip, ip, #8
  return (op1 >> op2) | (op1 << (32U - op2));
 801e890:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e894:	fa2f f181 	sxtb16	r1, r1
 801e898:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e89c:	fa91 f105 	sadd16	r1, r1, r5
 801e8a0:	fa93 f305 	sadd16	r3, r3, r5
 801e8a4:	6093      	str	r3, [r2, #8]
 801e8a6:	60d1      	str	r1, [r2, #12]
 *pQ15 += 2;
 801e8a8:	3210      	adds	r2, #16

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801e8aa:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801e8ae:	f1be 0f00 	cmp.w	lr, #0
 801e8b2:	dcdb      	bgt.n	801e86c <convolve_1x1_s8_ch8_fpreq+0x40>
		}

		out = mat_mult_kernel_s8_s16_reordered_fpreq(kernel, two_column_buffer,
				output_ch, scales, (q7_t) out_offset, out_activation_min,
 801e8b4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801e8b6:	b25b      	sxtb	r3, r3
		out = mat_mult_kernel_s8_s16_reordered_fpreq(kernel, two_column_buffer,
 801e8b8:	9005      	str	r0, [sp, #20]
 801e8ba:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801e8bc:	9204      	str	r2, [sp, #16]
 801e8be:	9403      	str	r4, [sp, #12]
 801e8c0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801e8c2:	b212      	sxth	r2, r2
 801e8c4:	9202      	str	r2, [sp, #8]
 801e8c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801e8c8:	b212      	sxth	r2, r2
 801e8ca:	9201      	str	r2, [sp, #4]
 801e8cc:	9300      	str	r3, [sp, #0]
 801e8ce:	4633      	mov	r3, r6
 801e8d0:	4642      	mov	r2, r8
 801e8d2:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 801e8d4:	4648      	mov	r0, r9
 801e8d6:	f001 fc81 	bl	80201dc <mat_mult_kernel_s8_s16_reordered_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e8da:	3701      	adds	r7, #1
 801e8dc:	4653      	mov	r3, sl
 801e8de:	f1ba 0f00 	cmp.w	sl, #0
 801e8e2:	db0a      	blt.n	801e8fa <convolve_1x1_s8_ch8_fpreq+0xce>
 801e8e4:	ebb7 0f63 	cmp.w	r7, r3, asr #1
 801e8e8:	da0a      	bge.n	801e900 <convolve_1x1_s8_ch8_fpreq+0xd4>
		q7_t *src = &input[i_element * input_ch * 2];
 801e8ea:	fb07 fc04 	mul.w	ip, r7, r4
 801e8ee:	eb0b 0c4c 	add.w	ip, fp, ip, lsl #1
		q15_t *dst = two_column_buffer;
 801e8f2:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
		int cnt = channel_div4;	//two columns
 801e8f4:	f8dd e01c 	ldr.w	lr, [sp, #28]
		while (cnt > 0) {
 801e8f8:	e7d9      	b.n	801e8ae <convolve_1x1_s8_ch8_fpreq+0x82>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801e8fa:	f10a 0301 	add.w	r3, sl, #1
 801e8fe:	e7f1      	b.n	801e8e4 <convolve_1x1_s8_ch8_fpreq+0xb8>
				out_activation_max, input_ch * DIM_KER_Y * DIM_KER_X, bias,
				out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 801e900:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801e904:	4633      	mov	r3, r6
 801e906:	4642      	mov	r2, r8
 801e908:	46a0      	mov	r8, r4
 801e90a:	f01a 0f01 	tst.w	sl, #1
 801e90e:	d063      	beq.n	801e9d8 <convolve_1x1_s8_ch8_fpreq+0x1ac>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 801e910:	f10a 31ff 	add.w	r1, sl, #4294967295	@ 0xffffffff
 801e914:	9c08      	ldr	r4, [sp, #32]
 801e916:	fb01 4108 	mla	r1, r1, r8, r4
		q15_t *dst = two_column_buffer;
 801e91a:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 801e91c:	e010      	b.n	801e940 <convolve_1x1_s8_ch8_fpreq+0x114>
    memcpy(&val, *in_q7, 4);
 801e91e:	f851 4b04 	ldr.w	r4, [r1], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801e922:	ea4f 2634 	mov.w	r6, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e926:	fa2f f686 	sxtb16	r6, r6
 801e92a:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801e92e:	fa96 f605 	sadd16	r6, r6, r5
 801e932:	fa94 f405 	sadd16	r4, r4, r5
  memcpy (*pQ15, &val, 4);
 801e936:	603c      	str	r4, [r7, #0]
 801e938:	607e      	str	r6, [r7, #4]
 *pQ15 += 2;
 801e93a:	3708      	adds	r7, #8
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801e93c:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801e940:	f1bb 0f00 	cmp.w	fp, #0
 801e944:	dceb      	bgt.n	801e91e <convolve_1x1_s8_ch8_fpreq+0xf2>
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801e946:	f04f 0c00 	mov.w	ip, #0
 801e94a:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 801e94e:	9c15      	ldr	r4, [sp, #84]	@ 0x54
 801e950:	f8dd b05c 	ldr.w	fp, [sp, #92]	@ 0x5c
 801e954:	f8dd e064 	ldr.w	lr, [sp, #100]	@ 0x64
 801e958:	f8dd a068 	ldr.w	sl, [sp, #104]	@ 0x68
 801e95c:	e01a      	b.n	801e994 <convolve_1x1_s8_ch8_fpreq+0x168>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (float) sum * scales[i_ch_out];
 801e95e:	9f07      	ldr	r7, [sp, #28]
 801e960:	f8dd c020 	ldr.w	ip, [sp, #32]
 801e964:	ee07 1a90 	vmov	s15, r1
 801e968:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e96c:	441f      	add	r7, r3
 801e96e:	ed97 7a00 	vldr	s14, [r7]
 801e972:	ee67 7a87 	vmul.f32	s15, s15, s14
 801e976:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e97a:	ee17 1a90 	vmov	r1, s15
			sum += out_offset;
 801e97e:	4459      	add	r1, fp
			sum = MAX(sum, out_activation_min);
 801e980:	4571      	cmp	r1, lr
 801e982:	bfb8      	it	lt
 801e984:	4671      	movlt	r1, lr
			sum = MIN(sum, out_activation_max);
 801e986:	4551      	cmp	r1, sl
 801e988:	bfa8      	it	ge
 801e98a:	4651      	movge	r1, sl
			*out++ = (q7_t) sum;
 801e98c:	f800 1b01 	strb.w	r1, [r0], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801e990:	f10c 0c01 	add.w	ip, ip, #1
 801e994:	4562      	cmp	r2, ip
 801e996:	dd1f      	ble.n	801e9d8 <convolve_1x1_s8_ch8_fpreq+0x1ac>
			q31_t sum = bias[i_ch_out];
 801e998:	ea4f 078c 	mov.w	r7, ip, lsl #2
 801e99c:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;
 801e9a0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801e9a2:	08ad      	lsrs	r5, r5, #2
			const q15_t *ip_as_col = runtime_buf;
 801e9a4:	9e1f      	ldr	r6, [sp, #124]	@ 0x7c
 801e9a6:	9707      	str	r7, [sp, #28]
 801e9a8:	f8cd c020 	str.w	ip, [sp, #32]
			while (col_count) {
 801e9ac:	2d00      	cmp	r5, #0
 801e9ae:	d0d6      	beq.n	801e95e <convolve_1x1_s8_ch8_fpreq+0x132>
 801e9b0:	f859 7b04 	ldr.w	r7, [r9], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801e9b4:	ea4f 2c37 	mov.w	ip, r7, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801e9b8:	fa2f fc8c 	sxtb16	ip, ip
 801e9bc:	fa2f f787 	sxtb16	r7, r7
    memcpy(&val, *in_q15, 4);
 801e9c0:	f8d6 8000 	ldr.w	r8, [r6]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801e9c4:	fb27 1708 	smlad	r7, r7, r8, r1
 801e9c8:	6871      	ldr	r1, [r6, #4]
    *in_q15 += 2;
 801e9ca:	3608      	adds	r6, #8
 801e9cc:	fb2c 7c01 	smlad	ip, ip, r1, r7
				sum = __SMLAD(ker_a2, in_b2, sum);
 801e9d0:	4661      	mov	r1, ip
				col_count--;
 801e9d2:	3d01      	subs	r5, #1
 801e9d4:	b2ad      	uxth	r5, r5
 801e9d6:	e7e9      	b.n	801e9ac <convolve_1x1_s8_ch8_fpreq+0x180>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 801e9d8:	2000      	movs	r0, #0
 801e9da:	b00b      	add	sp, #44	@ 0x2c
 801e9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e9e0 <convolve_1x1_s8_fpreq>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 801e9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e9e4:	b08b      	sub	sp, #44	@ 0x2c
 801e9e6:	4680      	mov	r8, r0
 801e9e8:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801e9ec:	f8dd e054 	ldr.w	lr, [sp, #84]	@ 0x54
 801e9f0:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 801e9f2:	f8bd 2078 	ldrh.w	r2, [sp, #120]	@ 0x78
	if (input_ch % 4 != 0 || input_ch % 2 != 0) {
 801e9f6:	f013 0f03 	tst.w	r3, #3
 801e9fa:	f040 80c7 	bne.w	801eb8c <convolve_1x1_s8_fpreq+0x1ac>
 801e9fe:	461f      	mov	r7, r3
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 801ea00:	f8bd b070 	ldrh.w	fp, [sp, #112]	@ 0x70
 801ea04:	f8bd 3074 	ldrh.w	r3, [sp, #116]	@ 0x74
 801ea08:	fb03 fb0b 	mul.w	fp, r3, fp
	const int channel_div4 = (input_ch >> 2);
 801ea0c:	08bb      	lsrs	r3, r7, #2

	const int16_t inoff16 = input_offset;
 801ea0e:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	@ 0x60
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 801ea12:	eac5 4505 	pkhbt	r5, r5, r5, lsl #16

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801ea16:	2600      	movs	r6, #0
 801ea18:	9307      	str	r3, [sp, #28]
 801ea1a:	4674      	mov	r4, lr
 801ea1c:	4691      	mov	r9, r2
 801ea1e:	e036      	b.n	801ea8e <convolve_1x1_s8_fpreq+0xae>
    memcpy(&val, *in_q7, 4);
 801ea20:	f8dc 3000 	ldr.w	r3, [ip]
  return (op1 >> op2) | (op1 << (32U - op2));
 801ea24:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ea28:	fa2f f181 	sxtb16	r1, r1
 801ea2c:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ea30:	fa91 f105 	sadd16	r1, r1, r5
 801ea34:	fa93 f305 	sadd16	r3, r3, r5
  memcpy (*pQ15, &val, 4);
 801ea38:	6013      	str	r3, [r2, #0]
 801ea3a:	6051      	str	r1, [r2, #4]
 801ea3c:	f8dc 3004 	ldr.w	r3, [ip, #4]
    *in_q7 += 4;
 801ea40:	f10c 0c08 	add.w	ip, ip, #8
  return (op1 >> op2) | (op1 << (32U - op2));
 801ea44:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ea48:	fa2f f181 	sxtb16	r1, r1
 801ea4c:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ea50:	fa91 f105 	sadd16	r1, r1, r5
 801ea54:	fa93 f305 	sadd16	r3, r3, r5
 801ea58:	6093      	str	r3, [r2, #8]
 801ea5a:	60d1      	str	r1, [r2, #12]
 *pQ15 += 2;
 801ea5c:	3210      	adds	r2, #16

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801ea5e:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801ea62:	f1be 0f00 	cmp.w	lr, #0
 801ea66:	dcdb      	bgt.n	801ea20 <convolve_1x1_s8_fpreq+0x40>
		}

		out = mat_mult_kernel_s8_s16_reordered_fpreq(kernel, two_column_buffer,
				output_ch, scales, (q7_t) out_offset, out_activation_min,
 801ea68:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801ea6a:	b25b      	sxtb	r3, r3
		out = mat_mult_kernel_s8_s16_reordered_fpreq(kernel, two_column_buffer,
 801ea6c:	9005      	str	r0, [sp, #20]
 801ea6e:	9404      	str	r4, [sp, #16]
 801ea70:	9703      	str	r7, [sp, #12]
 801ea72:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801ea74:	b212      	sxth	r2, r2
 801ea76:	9202      	str	r2, [sp, #8]
 801ea78:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ea7a:	b212      	sxth	r2, r2
 801ea7c:	9201      	str	r2, [sp, #4]
 801ea7e:	9300      	str	r3, [sp, #0]
 801ea80:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801ea82:	464a      	mov	r2, r9
 801ea84:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 801ea86:	4650      	mov	r0, sl
 801ea88:	f001 fba8 	bl	80201dc <mat_mult_kernel_s8_s16_reordered_fpreq>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801ea8c:	3601      	adds	r6, #1
 801ea8e:	465b      	mov	r3, fp
 801ea90:	f1bb 0f00 	cmp.w	fp, #0
 801ea94:	db0a      	blt.n	801eaac <convolve_1x1_s8_fpreq+0xcc>
 801ea96:	ebb6 0f63 	cmp.w	r6, r3, asr #1
 801ea9a:	da0a      	bge.n	801eab2 <convolve_1x1_s8_fpreq+0xd2>
		q7_t *src = &input[i_element * input_ch * 2];
 801ea9c:	fb06 fc07 	mul.w	ip, r6, r7
 801eaa0:	eb08 0c4c 	add.w	ip, r8, ip, lsl #1
		q15_t *dst = two_column_buffer;
 801eaa4:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
		int cnt = channel_div4;	//two columns
 801eaa6:	f8dd e01c 	ldr.w	lr, [sp, #28]
		while (cnt > 0) {
 801eaaa:	e7da      	b.n	801ea62 <convolve_1x1_s8_fpreq+0x82>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801eaac:	f10b 0301 	add.w	r3, fp, #1
 801eab0:	e7f1      	b.n	801ea96 <convolve_1x1_s8_fpreq+0xb6>
				out_activation_max, input_ch * DIM_KER_Y * DIM_KER_X, bias,
				out);
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 801eab2:	9b07      	ldr	r3, [sp, #28]
 801eab4:	46a6      	mov	lr, r4
 801eab6:	464a      	mov	r2, r9
 801eab8:	f01b 0f01 	tst.w	fp, #1
 801eabc:	d06a      	beq.n	801eb94 <convolve_1x1_s8_fpreq+0x1b4>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 801eabe:	f10b 31ff 	add.w	r1, fp, #4294967295	@ 0xffffffff
 801eac2:	fb01 8107 	mla	r1, r1, r7, r8
		q15_t *dst = two_column_buffer;
 801eac6:	f8dd c07c 	ldr.w	ip, [sp, #124]	@ 0x7c
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 801eaca:	e012      	b.n	801eaf2 <convolve_1x1_s8_fpreq+0x112>
    memcpy(&val, *in_q7, 4);
 801eacc:	f851 4b04 	ldr.w	r4, [r1], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801ead0:	ea4f 2634 	mov.w	r6, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ead4:	fa2f f686 	sxtb16	r6, r6
 801ead8:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801eadc:	fa96 f605 	sadd16	r6, r6, r5
 801eae0:	fa94 f405 	sadd16	r4, r4, r5
  memcpy (*pQ15, &val, 4);
 801eae4:	f8cc 4000 	str.w	r4, [ip]
 801eae8:	f8cc 6004 	str.w	r6, [ip, #4]
 *pQ15 += 2;
 801eaec:	f10c 0c08 	add.w	ip, ip, #8
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801eaf0:	3b01      	subs	r3, #1
		while (cnt > 0) {
 801eaf2:	2b00      	cmp	r3, #0
 801eaf4:	dcea      	bgt.n	801eacc <convolve_1x1_s8_fpreq+0xec>
		}

		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801eaf6:	f04f 0c00 	mov.w	ip, #0
 801eafa:	9709      	str	r7, [sp, #36]	@ 0x24
 801eafc:	f8dd b05c 	ldr.w	fp, [sp, #92]	@ 0x5c
 801eb00:	f8dd 8064 	ldr.w	r8, [sp, #100]	@ 0x64
 801eb04:	f8dd 9068 	ldr.w	r9, [sp, #104]	@ 0x68
 801eb08:	4601      	mov	r1, r0
 801eb0a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 801eb0c:	e01a      	b.n	801eb44 <convolve_1x1_s8_fpreq+0x164>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (q31_t) ((float) sum * scales[i_ch_out]);
 801eb0e:	9e07      	ldr	r6, [sp, #28]
 801eb10:	f8dd c020 	ldr.w	ip, [sp, #32]
 801eb14:	ee07 3a90 	vmov	s15, r3
 801eb18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801eb1c:	4406      	add	r6, r0
 801eb1e:	ed96 7a00 	vldr	s14, [r6]
 801eb22:	ee67 7a87 	vmul.f32	s15, s15, s14
 801eb26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801eb2a:	ee17 3a90 	vmov	r3, s15
			sum += out_offset;
 801eb2e:	445b      	add	r3, fp
			sum = MAX(sum, out_activation_min);
 801eb30:	4543      	cmp	r3, r8
 801eb32:	bfb8      	it	lt
 801eb34:	4643      	movlt	r3, r8
			sum = MIN(sum, out_activation_max);
 801eb36:	454b      	cmp	r3, r9
 801eb38:	bfa8      	it	ge
 801eb3a:	464b      	movge	r3, r9
			*out++ = (q7_t) sum;
 801eb3c:	f801 3b01 	strb.w	r3, [r1], #1
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801eb40:	f10c 0c01 	add.w	ip, ip, #1
 801eb44:	4562      	cmp	r2, ip
 801eb46:	dd1f      	ble.n	801eb88 <convolve_1x1_s8_fpreq+0x1a8>
			q31_t sum = bias[i_ch_out];
 801eb48:	ea4f 068c 	mov.w	r6, ip, lsl #2
 801eb4c:	f85e 302c 	ldr.w	r3, [lr, ip, lsl #2]
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;
 801eb50:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801eb52:	08a4      	lsrs	r4, r4, #2
			const q15_t *ip_as_col = runtime_buf;
 801eb54:	9d1f      	ldr	r5, [sp, #124]	@ 0x7c
 801eb56:	9607      	str	r6, [sp, #28]
 801eb58:	f8cd c020 	str.w	ip, [sp, #32]
			while (col_count) {
 801eb5c:	2c00      	cmp	r4, #0
 801eb5e:	d0d6      	beq.n	801eb0e <convolve_1x1_s8_fpreq+0x12e>
 801eb60:	f85a 6b04 	ldr.w	r6, [sl], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801eb64:	ea4f 2736 	mov.w	r7, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801eb68:	fa2f f787 	sxtb16	r7, r7
 801eb6c:	fa2f f686 	sxtb16	r6, r6
    memcpy(&val, *in_q15, 4);
 801eb70:	f8d5 c000 	ldr.w	ip, [r5]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801eb74:	fb26 360c 	smlad	r6, r6, ip, r3
 801eb78:	686b      	ldr	r3, [r5, #4]
    *in_q15 += 2;
 801eb7a:	3508      	adds	r5, #8
 801eb7c:	fb27 6703 	smlad	r7, r7, r3, r6
				sum = __SMLAD(ker_a2, in_b2, sum);
 801eb80:	463b      	mov	r3, r7
				col_count--;
 801eb82:	3c01      	subs	r4, #1
 801eb84:	b2a4      	uxth	r4, r4
 801eb86:	e7e9      	b.n	801eb5c <convolve_1x1_s8_fpreq+0x17c>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
 801eb88:	2000      	movs	r0, #0
 801eb8a:	e000      	b.n	801eb8e <convolve_1x1_s8_fpreq+0x1ae>
		return PARAM_NO_SUPPORT;
 801eb8c:	2001      	movs	r0, #1
}
 801eb8e:	b00b      	add	sp, #44	@ 0x2c
 801eb90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	return STATE_SUCCESS;
 801eb94:	2000      	movs	r0, #0
 801eb96:	e7fa      	b.n	801eb8e <convolve_1x1_s8_fpreq+0x1ae>

0801eb98 <convolve_1x1_s8_fpreq_bitmask>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, q7_t *mask, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 801eb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eb9c:	b08d      	sub	sp, #52	@ 0x34
 801eb9e:	f8dd a058 	ldr.w	sl, [sp, #88]	@ 0x58
 801eba2:	9d1e      	ldr	r5, [sp, #120]	@ 0x78
 801eba4:	f8bd 8084 	ldrh.w	r8, [sp, #132]	@ 0x84
	if (input_ch % 4 != 0 || input_ch % 2 != 0) {
 801eba8:	f013 0f03 	tst.w	r3, #3
 801ebac:	f040 80ed 	bne.w	801ed8a <convolve_1x1_s8_fpreq_bitmask+0x1f2>
 801ebb0:	4681      	mov	r9, r0
 801ebb2:	461f      	mov	r7, r3
		return PARAM_NO_SUPPORT;
	}
	if (output_ch % 8 != 0 && input_x > 1)
 801ebb4:	f018 0f07 	tst.w	r8, #7
 801ebb8:	d002      	beq.n	801ebc0 <convolve_1x1_s8_fpreq_bitmask+0x28>
 801ebba:	2901      	cmp	r1, #1
 801ebbc:	f200 80e9 	bhi.w	801ed92 <convolve_1x1_s8_fpreq_bitmask+0x1fa>
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 801ebc0:	f8bd b07c 	ldrh.w	fp, [sp, #124]	@ 0x7c
 801ebc4:	f8bd 3080 	ldrh.w	r3, [sp, #128]	@ 0x80
 801ebc8:	fb03 fb0b 	mul.w	fp, r3, fp
	const int channel_div4 = (input_ch >> 2);
 801ebcc:	08bb      	lsrs	r3, r7, #2

	const int16_t inoff16 = input_offset;
 801ebce:	f9bd 4068 	ldrsh.w	r4, [sp, #104]	@ 0x68
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 801ebd2:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801ebd6:	2600      	movs	r6, #0
 801ebd8:	9309      	str	r3, [sp, #36]	@ 0x24
 801ebda:	981d      	ldr	r0, [sp, #116]	@ 0x74
 801ebdc:	e038      	b.n	801ec50 <convolve_1x1_s8_fpreq_bitmask+0xb8>
    memcpy(&val, *in_q7, 4);
 801ebde:	f8dc 3000 	ldr.w	r3, [ip]
  return (op1 >> op2) | (op1 << (32U - op2));
 801ebe2:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ebe6:	fa2f f181 	sxtb16	r1, r1
 801ebea:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ebee:	fa91 f104 	sadd16	r1, r1, r4
 801ebf2:	fa93 f304 	sadd16	r3, r3, r4
  memcpy (*pQ15, &val, 4);
 801ebf6:	6013      	str	r3, [r2, #0]
 801ebf8:	6051      	str	r1, [r2, #4]
 801ebfa:	f8dc 3004 	ldr.w	r3, [ip, #4]
    *in_q7 += 4;
 801ebfe:	f10c 0c08 	add.w	ip, ip, #8
  return (op1 >> op2) | (op1 << (32U - op2));
 801ec02:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ec06:	fa2f f181 	sxtb16	r1, r1
 801ec0a:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ec0e:	fa91 f104 	sadd16	r1, r1, r4
 801ec12:	fa93 f304 	sadd16	r3, r3, r4
 801ec16:	6093      	str	r3, [r2, #8]
 801ec18:	60d1      	str	r1, [r2, #12]
 *pQ15 += 2;
 801ec1a:	3210      	adds	r2, #16

		int cnt = channel_div4;	//two columns
		while (cnt > 0) {
			q7_q15_offset_reordered_ele(src, dst)
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801ec1c:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
		while (cnt > 0) {
 801ec20:	f1be 0f00 	cmp.w	lr, #0
 801ec24:	dcdb      	bgt.n	801ebde <convolve_1x1_s8_fpreq_bitmask+0x46>
		}

		out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask(kernel, two_column_buffer,
				output_ch, scales, (q7_t) out_offset, out_activation_min,
 801ec26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ec28:	b25b      	sxtb	r3, r3
		out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask(kernel, two_column_buffer,
 801ec2a:	9506      	str	r5, [sp, #24]
 801ec2c:	9005      	str	r0, [sp, #20]
 801ec2e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801ec30:	9204      	str	r2, [sp, #16]
 801ec32:	9703      	str	r7, [sp, #12]
 801ec34:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801ec36:	9202      	str	r2, [sp, #8]
 801ec38:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801ec3a:	9201      	str	r2, [sp, #4]
 801ec3c:	9300      	str	r3, [sp, #0]
 801ec3e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801ec40:	4642      	mov	r2, r8
 801ec42:	9922      	ldr	r1, [sp, #136]	@ 0x88
 801ec44:	4650      	mov	r0, sl
 801ec46:	f001 fbfc 	bl	8020442 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask>
				out_activation_max, input_ch * DIM_KER_Y * DIM_KER_X, bias,
				out, mask);
		mask += output_ch / 4;
 801ec4a:	eb05 0598 	add.w	r5, r5, r8, lsr #2
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801ec4e:	3601      	adds	r6, #1
 801ec50:	465b      	mov	r3, fp
 801ec52:	f1bb 0f00 	cmp.w	fp, #0
 801ec56:	db0a      	blt.n	801ec6e <convolve_1x1_s8_fpreq_bitmask+0xd6>
 801ec58:	ebb6 0f63 	cmp.w	r6, r3, asr #1
 801ec5c:	da0a      	bge.n	801ec74 <convolve_1x1_s8_fpreq_bitmask+0xdc>
		q7_t *src = &input[i_element * input_ch * 2];
 801ec5e:	fb06 fc07 	mul.w	ip, r6, r7
 801ec62:	eb09 0c4c 	add.w	ip, r9, ip, lsl #1
		q15_t *dst = two_column_buffer;
 801ec66:	9a22      	ldr	r2, [sp, #136]	@ 0x88
		int cnt = channel_div4;	//two columns
 801ec68:	f8dd e024 	ldr.w	lr, [sp, #36]	@ 0x24
		while (cnt > 0) {
 801ec6c:	e7d8      	b.n	801ec20 <convolve_1x1_s8_fpreq_bitmask+0x88>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801ec6e:	f10b 0301 	add.w	r3, fp, #1
 801ec72:	e7f1      	b.n	801ec58 <convolve_1x1_s8_fpreq_bitmask+0xc0>
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 801ec74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ec76:	901d      	str	r0, [sp, #116]	@ 0x74
 801ec78:	f01b 0f01 	tst.w	fp, #1
 801ec7c:	f000 808b 	beq.w	801ed96 <convolve_1x1_s8_fpreq_bitmask+0x1fe>
		int32_t i_ch_out;
		const q7_t *ker_a = kernel;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 801ec80:	f10b 32ff 	add.w	r2, fp, #4294967295	@ 0xffffffff
 801ec84:	fb02 9207 	mla	r2, r2, r7, r9
		q15_t *dst = two_column_buffer;
 801ec88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
		q31_t in_q15x2_2;
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;

		int cnt = channel_div4;	//two * numof2col columns
		while (cnt > 0) {
 801ec8a:	2b00      	cmp	r3, #0
 801ec8c:	dd10      	ble.n	801ecb0 <convolve_1x1_s8_fpreq_bitmask+0x118>
    memcpy(&val, *in_q7, 4);
 801ec8e:	f852 1b04 	ldr.w	r1, [r2], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801ec92:	ea4f 2031 	mov.w	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ec96:	fa2f f080 	sxtb16	r0, r0
 801ec9a:	fa2f f181 	sxtb16	r1, r1
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ec9e:	fa90 f004 	sadd16	r0, r0, r4
 801eca2:	fa91 f104 	sadd16	r1, r1, r4
  memcpy (*pQ15, &val, 4);
 801eca6:	6031      	str	r1, [r6, #0]
 801eca8:	6070      	str	r0, [r6, #4]
 *pQ15 += 2;
 801ecaa:	3608      	adds	r6, #8
			q7_q15_offset_reordered_ele(src, dst)
			cnt--;
 801ecac:	3b01      	subs	r3, #1
 801ecae:	e7ec      	b.n	801ec8a <convolve_1x1_s8_fpreq_bitmask+0xf2>
		}

		int bit_starting_idx = 0;
 801ecb0:	f04f 0c00 	mov.w	ip, #0
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801ecb4:	4666      	mov	r6, ip
 801ecb6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801ecb8:	9919      	ldr	r1, [sp, #100]	@ 0x64
 801ecba:	f8dd b06c 	ldr.w	fp, [sp, #108]	@ 0x6c
 801ecbe:	f8dd 9070 	ldr.w	r9, [sp, #112]	@ 0x70
 801ecc2:	e02d      	b.n	801ed20 <convolve_1x1_s8_fpreq_bitmask+0x188>
				sum = __SMLAD(ker_a2, in_b2, sum);

				col_count--;
			}

			sum = (q31_t) ((float) sum * scales[i_ch_out]);
 801ecc4:	f8dd e024 	ldr.w	lr, [sp, #36]	@ 0x24
 801ecc8:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801ecca:	f8dd c02c 	ldr.w	ip, [sp, #44]	@ 0x2c
 801ecce:	ee07 3a90 	vmov	s15, r3
 801ecd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801ecd6:	4496      	add	lr, r2
 801ecd8:	ed9e 7a00 	vldr	s14, [lr]
 801ecdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 801ece0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801ece4:	ee17 3a90 	vmov	r3, s15
			sum += out_offset;
 801ece8:	440b      	add	r3, r1
			q7_t mask_value = 1;
			if (sum < out_activation_min){
 801ecea:	455b      	cmp	r3, fp
 801ecec:	db3c      	blt.n	801ed68 <convolve_1x1_s8_fpreq_bitmask+0x1d0>
			q7_t mask_value = 1;
 801ecee:	2001      	movs	r0, #1
				sum = out_activation_min;
				mask_value = 0;
			}
			if (sum > out_activation_max){
 801ecf0:	454b      	cmp	r3, r9
 801ecf2:	dd01      	ble.n	801ecf8 <convolve_1x1_s8_fpreq_bitmask+0x160>
				sum = out_activation_max;
 801ecf4:	464b      	mov	r3, r9
				mask_value = 0;
 801ecf6:	2000      	movs	r0, #0
			}
			*out++ = (q7_t) sum;
 801ecf8:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 801ecfa:	f804 3b01 	strb.w	r3, [r4], #1
			if (mask_value == 1)
 801ecfe:	bbb0      	cbnz	r0, 801ed6e <convolve_1x1_s8_fpreq_bitmask+0x1d6>
				BIT_SET(*mask, bit_starting_idx);
			else
				BIT_CLEAR(*mask, bit_starting_idx);
 801ed00:	f995 0000 	ldrsb.w	r0, [r5]
 801ed04:	2301      	movs	r3, #1
 801ed06:	fa03 f30c 	lsl.w	r3, r3, ip
 801ed0a:	43db      	mvns	r3, r3
 801ed0c:	b2db      	uxtb	r3, r3
 801ed0e:	4018      	ands	r0, r3
 801ed10:	7028      	strb	r0, [r5, #0]

			bit_starting_idx += 1;
 801ed12:	f10c 0c01 	add.w	ip, ip, #1
			if(bit_starting_idx == 8){
 801ed16:	f1bc 0f08 	cmp.w	ip, #8
 801ed1a:	d030      	beq.n	801ed7e <convolve_1x1_s8_fpreq_bitmask+0x1e6>
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801ed1c:	3601      	adds	r6, #1
			*out++ = (q7_t) sum;
 801ed1e:	941d      	str	r4, [sp, #116]	@ 0x74
		for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801ed20:	45b0      	cmp	r8, r6
 801ed22:	dd30      	ble.n	801ed86 <convolve_1x1_s8_fpreq_bitmask+0x1ee>
			q31_t sum = bias[i_ch_out];
 801ed24:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 801ed28:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801ed2a:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
			uint16_t col_count = (input_ch * DIM_KER_X * DIM_KER_Y) >> 2;
 801ed2e:	08b8      	lsrs	r0, r7, #2
			const q15_t *ip_as_col = runtime_buf;
 801ed30:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 801ed32:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 801ed36:	960a      	str	r6, [sp, #40]	@ 0x28
 801ed38:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
			while (col_count) {
 801ed3c:	2800      	cmp	r0, #0
 801ed3e:	d0c1      	beq.n	801ecc4 <convolve_1x1_s8_fpreq_bitmask+0x12c>
 801ed40:	f85a 6b04 	ldr.w	r6, [sl], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801ed44:	ea4f 2c36 	mov.w	ip, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ed48:	fa2f fc8c 	sxtb16	ip, ip
 801ed4c:	fa2f f686 	sxtb16	r6, r6
    memcpy(&val, *in_q15, 4);
 801ed50:	f8d4 e000 	ldr.w	lr, [r4]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801ed54:	fb26 360e 	smlad	r6, r6, lr, r3
 801ed58:	6863      	ldr	r3, [r4, #4]
    *in_q15 += 2;
 801ed5a:	3408      	adds	r4, #8
 801ed5c:	fb2c 6c03 	smlad	ip, ip, r3, r6
				sum = __SMLAD(ker_a2, in_b2, sum);
 801ed60:	4663      	mov	r3, ip
				col_count--;
 801ed62:	3801      	subs	r0, #1
 801ed64:	b280      	uxth	r0, r0
 801ed66:	e7e9      	b.n	801ed3c <convolve_1x1_s8_fpreq_bitmask+0x1a4>
				sum = out_activation_min;
 801ed68:	465b      	mov	r3, fp
				mask_value = 0;
 801ed6a:	2000      	movs	r0, #0
 801ed6c:	e7c0      	b.n	801ecf0 <convolve_1x1_s8_fpreq_bitmask+0x158>
				BIT_SET(*mask, bit_starting_idx);
 801ed6e:	f995 3000 	ldrsb.w	r3, [r5]
 801ed72:	2001      	movs	r0, #1
 801ed74:	fa00 f00c 	lsl.w	r0, r0, ip
 801ed78:	4303      	orrs	r3, r0
 801ed7a:	702b      	strb	r3, [r5, #0]
 801ed7c:	e7c9      	b.n	801ed12 <convolve_1x1_s8_fpreq_bitmask+0x17a>
				bit_starting_idx = 0;
				mask++;
 801ed7e:	3501      	adds	r5, #1
				bit_starting_idx = 0;
 801ed80:	f04f 0c00 	mov.w	ip, #0
 801ed84:	e7ca      	b.n	801ed1c <convolve_1x1_s8_fpreq_bitmask+0x184>
			}
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
 801ed86:	2000      	movs	r0, #0
 801ed88:	e000      	b.n	801ed8c <convolve_1x1_s8_fpreq_bitmask+0x1f4>
		return PARAM_NO_SUPPORT;
 801ed8a:	2001      	movs	r0, #1
}
 801ed8c:	b00d      	add	sp, #52	@ 0x34
 801ed8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return PARAM_NO_SUPPORT;
 801ed92:	2001      	movs	r0, #1
 801ed94:	e7fa      	b.n	801ed8c <convolve_1x1_s8_fpreq_bitmask+0x1f4>
	return STATE_SUCCESS;
 801ed96:	2000      	movs	r0, #0
 801ed98:	e7f8      	b.n	801ed8c <convolve_1x1_s8_fpreq_bitmask+0x1f4>

0801ed9a <convolve_1x1_s8_fpreq_bitmask_partialCH>:
		const uint16_t input_x, const uint16_t input_y, const uint16_t input_ch,
		const q7_t *kernel_sram, const q7_t *kernel_flash, const uint16_t first_k_channel, const int32_t *bias, const float *scales,
		const int32_t out_offset, const int32_t input_offset,
		const int32_t out_activation_min, const int32_t out_activation_max,
		q7_t *output, q7_t *mask, const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf) {
 801ed9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed9e:	b08f      	sub	sp, #60	@ 0x3c
 801eda0:	900b      	str	r0, [sp, #44]	@ 0x2c
 801eda2:	f8dd a064 	ldr.w	sl, [sp, #100]	@ 0x64
 801eda6:	f8bd 8068 	ldrh.w	r8, [sp, #104]	@ 0x68
 801edaa:	9d22      	ldr	r5, [sp, #136]	@ 0x88
 801edac:	f8bd 2094 	ldrh.w	r2, [sp, #148]	@ 0x94
 801edb0:	920d      	str	r2, [sp, #52]	@ 0x34
	if (input_ch % 4 != 0 || input_ch % 2 != 0) {
 801edb2:	f013 0f03 	tst.w	r3, #3
 801edb6:	f040 81f3 	bne.w	801f1a0 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x406>
 801edba:	461f      	mov	r7, r3
	(void) input_y;

	/* Partial(two columns) im2col buffer */
	q15_t *two_column_buffer = runtime_buf;
	q7_t *out = output;
	const int32_t num_elements = output_x * output_y;
 801edbc:	f8bd b08c 	ldrh.w	fp, [sp, #140]	@ 0x8c
 801edc0:	f8bd 3090 	ldrh.w	r3, [sp, #144]	@ 0x90
 801edc4:	fb03 fb0b 	mul.w	fp, r3, fp
	const int channel_div4 = (input_ch >> 2);
 801edc8:	ea4f 0e97 	mov.w	lr, r7, lsr #2

	const int16_t inoff16 = input_offset;
 801edcc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801edce:	b21c      	sxth	r4, r3
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 801edd0:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16

	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801edd4:	2600      	movs	r6, #0
 801edd6:	f8cd e030 	str.w	lr, [sp, #48]	@ 0x30
 801edda:	9821      	ldr	r0, [sp, #132]	@ 0x84
 801eddc:	4691      	mov	r9, r2
 801edde:	e03b      	b.n	801ee58 <convolve_1x1_s8_fpreq_bitmask_partialCH+0xbe>
    memcpy(&val, *in_q7, 4);
 801ede0:	681a      	ldr	r2, [r3, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 801ede2:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ede6:	fa2f fc8c 	sxtb16	ip, ip
 801edea:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801edee:	fa9c fc04 	sadd16	ip, ip, r4
 801edf2:	fa92 f204 	sadd16	r2, r2, r4
  memcpy (*pQ15, &val, 4);
 801edf6:	600a      	str	r2, [r1, #0]
 801edf8:	f8c1 c004 	str.w	ip, [r1, #4]
 801edfc:	685a      	ldr	r2, [r3, #4]
    *in_q7 += 4;
 801edfe:	3308      	adds	r3, #8
  return (op1 >> op2) | (op1 << (32U - op2));
 801ee00:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ee04:	fa2f fc8c 	sxtb16	ip, ip
 801ee08:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ee0c:	fa9c fc04 	sadd16	ip, ip, r4
 801ee10:	fa92 f204 	sadd16	r2, r2, r4
 801ee14:	608a      	str	r2, [r1, #8]
 801ee16:	f8c1 c00c 	str.w	ip, [r1, #12]
 *pQ15 += 2;
 801ee1a:	3110      	adds	r1, #16
		if (first_k_channel % 4 == 0){
			int cnt = channel_div4;	//two columns
			while (cnt > 0) {
				q7_q15_offset_reordered_ele(src, dst)
				q7_q15_offset_reordered_ele(src, dst)
				cnt--;
 801ee1c:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
			while (cnt > 0) {
 801ee20:	f1be 0f00 	cmp.w	lr, #0
 801ee24:	dcdc      	bgt.n	801ede0 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x46>
			}
			out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH(kernel_sram, kernel_flash, first_k_channel,
					two_column_buffer, output_ch, scales, (q7_t) out_offset, out_activation_min,
 801ee26:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ee28:	b25b      	sxtb	r3, r3
			out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH(kernel_sram, kernel_flash, first_k_channel,
 801ee2a:	9508      	str	r5, [sp, #32]
 801ee2c:	9007      	str	r0, [sp, #28]
 801ee2e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801ee30:	9206      	str	r2, [sp, #24]
 801ee32:	9705      	str	r7, [sp, #20]
 801ee34:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801ee36:	9204      	str	r2, [sp, #16]
 801ee38:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 801ee3a:	9203      	str	r2, [sp, #12]
 801ee3c:	9302      	str	r3, [sp, #8]
 801ee3e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801ee40:	9301      	str	r3, [sp, #4]
 801ee42:	f8cd 9000 	str.w	r9, [sp]
 801ee46:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801ee48:	4642      	mov	r2, r8
 801ee4a:	4651      	mov	r1, sl
 801ee4c:	9818      	ldr	r0, [sp, #96]	@ 0x60
 801ee4e:	f001 fc3d 	bl	80206cc <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH>
			out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2(kernel_sram, kernel_flash, first_k_channel,
					two_column_buffer, output_ch, scales, (q7_t) out_offset, out_activation_min,
					out_activation_max, input_ch * DIM_KER_Y * DIM_KER_X, bias,
					out, mask);
		}
		mask += output_ch / 4;
 801ee52:	eb05 0599 	add.w	r5, r5, r9, lsr #2
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801ee56:	3601      	adds	r6, #1
 801ee58:	465b      	mov	r3, fp
 801ee5a:	f1bb 0f00 	cmp.w	fp, #0
 801ee5e:	db61      	blt.n	801ef24 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x18a>
 801ee60:	ebb6 0f63 	cmp.w	r6, r3, asr #1
 801ee64:	da61      	bge.n	801ef2a <convolve_1x1_s8_fpreq_bitmask_partialCH+0x190>
		q7_t *src = &input[i_element * input_ch * 2];
 801ee66:	fb06 f307 	mul.w	r3, r6, r7
 801ee6a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801ee6c:	eb02 0343 	add.w	r3, r2, r3, lsl #1
		if (first_k_channel % 4 == 0){
 801ee70:	f018 0f03 	tst.w	r8, #3
 801ee74:	d003      	beq.n	801ee7e <convolve_1x1_s8_fpreq_bitmask_partialCH+0xe4>
		q15_t *dst = two_column_buffer;
 801ee76:	9a26      	ldr	r2, [sp, #152]	@ 0x98
			int cnt = channel_div4;	//two columns
 801ee78:	f8dd c030 	ldr.w	ip, [sp, #48]	@ 0x30
 801ee7c:	e038      	b.n	801eef0 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x156>
		q15_t *dst = two_column_buffer;
 801ee7e:	9926      	ldr	r1, [sp, #152]	@ 0x98
			int cnt = channel_div4;	//two columns
 801ee80:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
 801ee84:	e7cc      	b.n	801ee20 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x86>
				dst[0] = src[0] + input_offset;
 801ee86:	f993 e000 	ldrsb.w	lr, [r3]
 801ee8a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801ee8c:	b289      	uxth	r1, r1
 801ee8e:	fa11 fe8e 	uxtah	lr, r1, lr
 801ee92:	f8a2 e000 	strh.w	lr, [r2]
				dst[1] = src[1] + input_offset;
 801ee96:	f993 e001 	ldrsb.w	lr, [r3, #1]
 801ee9a:	fa11 fe8e 	uxtah	lr, r1, lr
 801ee9e:	f8a2 e002 	strh.w	lr, [r2, #2]
				dst[2] = src[2] + input_offset;
 801eea2:	f993 e002 	ldrsb.w	lr, [r3, #2]
 801eea6:	fa11 fe8e 	uxtah	lr, r1, lr
 801eeaa:	f8a2 e004 	strh.w	lr, [r2, #4]
				dst[3] = src[3] + input_offset;
 801eeae:	f993 e003 	ldrsb.w	lr, [r3, #3]
 801eeb2:	fa11 fe8e 	uxtah	lr, r1, lr
 801eeb6:	f8a2 e006 	strh.w	lr, [r2, #6]
				dst[4] = src[4] + input_offset;
 801eeba:	f993 e004 	ldrsb.w	lr, [r3, #4]
 801eebe:	fa11 fe8e 	uxtah	lr, r1, lr
 801eec2:	f8a2 e008 	strh.w	lr, [r2, #8]
				dst[5] = src[5] + input_offset;
 801eec6:	f993 e005 	ldrsb.w	lr, [r3, #5]
 801eeca:	fa11 fe8e 	uxtah	lr, r1, lr
 801eece:	f8a2 e00a 	strh.w	lr, [r2, #10]
				dst[6] = src[6] + input_offset;
 801eed2:	f993 e006 	ldrsb.w	lr, [r3, #6]
 801eed6:	fa11 fe8e 	uxtah	lr, r1, lr
 801eeda:	f8a2 e00c 	strh.w	lr, [r2, #12]
				dst[7] = src[7] + input_offset;
 801eede:	f993 e007 	ldrsb.w	lr, [r3, #7]
 801eee2:	fa11 f18e 	uxtah	r1, r1, lr
 801eee6:	81d1      	strh	r1, [r2, #14]
				src += 8;
 801eee8:	3308      	adds	r3, #8
				dst += 8;
 801eeea:	3210      	adds	r2, #16
				cnt--;
 801eeec:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
			while (cnt > 0) {
 801eef0:	f1bc 0f00 	cmp.w	ip, #0
 801eef4:	dcc7      	bgt.n	801ee86 <convolve_1x1_s8_fpreq_bitmask_partialCH+0xec>
					two_column_buffer, output_ch, scales, (q7_t) out_offset, out_activation_min,
 801eef6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801eef8:	b25b      	sxtb	r3, r3
			out = mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2(kernel_sram, kernel_flash, first_k_channel,
 801eefa:	9508      	str	r5, [sp, #32]
 801eefc:	9007      	str	r0, [sp, #28]
 801eefe:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801ef00:	9206      	str	r2, [sp, #24]
 801ef02:	9705      	str	r7, [sp, #20]
 801ef04:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801ef06:	9204      	str	r2, [sp, #16]
 801ef08:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 801ef0a:	9203      	str	r2, [sp, #12]
 801ef0c:	9302      	str	r3, [sp, #8]
 801ef0e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801ef10:	9301      	str	r3, [sp, #4]
 801ef12:	f8cd 9000 	str.w	r9, [sp]
 801ef16:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801ef18:	4642      	mov	r2, r8
 801ef1a:	4651      	mov	r1, sl
 801ef1c:	9818      	ldr	r0, [sp, #96]	@ 0x60
 801ef1e:	f001 fd6a 	bl	80209f6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2>
 801ef22:	e796      	b.n	801ee52 <convolve_1x1_s8_fpreq_bitmask_partialCH+0xb8>
	for (i_element = 0; i_element < num_elements / 2; i_element++) {
 801ef24:	f10b 0301 	add.w	r3, fp, #1
 801ef28:	e79a      	b.n	801ee60 <convolve_1x1_s8_fpreq_bitmask_partialCH+0xc6>
	}

	/* check if there is an odd column left-over for computation */
	if (num_elements & 0x1) {
 801ef2a:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
 801ef2e:	f8dd 9060 	ldr.w	r9, [sp, #96]	@ 0x60
 801ef32:	9021      	str	r0, [sp, #132]	@ 0x84
 801ef34:	f01b 0f01 	tst.w	fp, #1
 801ef38:	f000 8136 	beq.w	801f1a8 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x40e>
		int32_t i_ch_out;
		const q7_t *ker_sram = kernel_sram;
		const q7_t *ker_flash = kernel_flash;
		q7_t *src = &input[(num_elements - 1) * input_ch];
 801ef3c:	f10b 33ff 	add.w	r3, fp, #4294967295	@ 0xffffffff
 801ef40:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801ef42:	fb03 2307 	mla	r3, r3, r7, r2
		q31_t out_q15x2_1;
		q31_t out_q15x2_2;


		const uint16_t num_col_sram = first_k_channel;
		const uint16_t num_col_flash = input_ch - first_k_channel;
 801ef46:	eba7 0708 	sub.w	r7, r7, r8
 801ef4a:	fa1f fb87 	uxth.w	fp, r7

		int bit_starting_idx = 0;
		if (first_k_channel %4 == 0){
 801ef4e:	f018 0f03 	tst.w	r8, #3
 801ef52:	d01c      	beq.n	801ef8e <convolve_1x1_s8_fpreq_bitmask_partialCH+0x1f4>
		q15_t *dst = two_column_buffer;
 801ef54:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801ef56:	e0ab      	b.n	801f0b0 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x316>
    memcpy(&val, *in_q7, 4);
 801ef58:	f853 2b04 	ldr.w	r2, [r3], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801ef5c:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ef60:	fa2f f181 	sxtb16	r1, r1
 801ef64:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801ef68:	fa91 f104 	sadd16	r1, r1, r4
 801ef6c:	fa92 f204 	sadd16	r2, r2, r4
  memcpy (*pQ15, &val, 4);
 801ef70:	6002      	str	r2, [r0, #0]
 801ef72:	6041      	str	r1, [r0, #4]
 *pQ15 += 2;
 801ef74:	3008      	adds	r0, #8
			int cnt = channel_div4;	//two * numof2col columns
			while (cnt > 0) {
				q7_q15_offset_reordered_ele(src, dst)
				cnt--;
 801ef76:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
			while (cnt > 0) {
 801ef7a:	f1be 0f00 	cmp.w	lr, #0
 801ef7e:	dceb      	bgt.n	801ef58 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x1be>
		int bit_starting_idx = 0;
 801ef80:	2600      	movs	r6, #0
			}
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801ef82:	4634      	mov	r4, r6
 801ef84:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 801ef86:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801ef88:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
 801ef8c:	e044      	b.n	801f018 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x27e>
		q15_t *dst = two_column_buffer;
 801ef8e:	9826      	ldr	r0, [sp, #152]	@ 0x98
 801ef90:	e7f3      	b.n	801ef7a <convolve_1x1_s8_fpreq_bitmask_partialCH+0x1e0>
					sum = __SMLAD(ker_a2, in_b2, sum);

					col_count--;
				}

				col_count = num_col_flash / 4;
 801ef92:	ea4f 0c9b 	mov.w	ip, fp, lsr #2
				//Flash
				while (col_count) {
 801ef96:	4667      	mov	r7, ip
 801ef98:	b19f      	cbz	r7, 801efc2 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x228>
 801ef9a:	f85a 4b04 	ldr.w	r4, [sl], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801ef9e:	ea4f 2634 	mov.w	r6, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801efa2:	fa2f f686 	sxtb16	r6, r6
 801efa6:	fa2f f484 	sxtb16	r4, r4
    memcpy(&val, *in_q15, 4);
 801efaa:	f8d0 c000 	ldr.w	ip, [r0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801efae:	fb24 340c 	smlad	r4, r4, ip, r3
 801efb2:	6843      	ldr	r3, [r0, #4]
    *in_q15 += 2;
 801efb4:	3008      	adds	r0, #8
 801efb6:	fb26 4603 	smlad	r6, r6, r3, r4
					ker_flash = read_and_pad_reordered(ker_flash, &ker_a1, &ker_a2);

					in_b1 = arm_nn_read_q15x2_ia(&ip_as_col);
					sum = __SMLAD(ker_a1, in_b1, sum);
					in_b2 = arm_nn_read_q15x2_ia(&ip_as_col);
					sum = __SMLAD(ker_a2, in_b2, sum);
 801efba:	4633      	mov	r3, r6

					col_count--;
 801efbc:	3f01      	subs	r7, #1
 801efbe:	b2bf      	uxth	r7, r7
 801efc0:	e7ea      	b.n	801ef98 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x1fe>
				}

				sum = (q31_t) ((float) sum * scales[i_ch_out]);
 801efc2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801efc4:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801efc6:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 801efc8:	ee07 3a90 	vmov	s15, r3
 801efcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801efd0:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801efd2:	441f      	add	r7, r3
 801efd4:	ed97 7a00 	vldr	s14, [r7]
 801efd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 801efdc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801efe0:	ee17 3a90 	vmov	r3, s15
				sum += out_offset;
 801efe4:	981d      	ldr	r0, [sp, #116]	@ 0x74
 801efe6:	4403      	add	r3, r0
				q7_t mask_value = 1;
				if (sum < out_activation_min){
 801efe8:	4299      	cmp	r1, r3
 801efea:	dc38      	bgt.n	801f05e <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2c4>
				q7_t mask_value = 1;
 801efec:	2701      	movs	r7, #1
					sum = out_activation_min;
					mask_value = 0;
				}
				if (sum > out_activation_max){
 801efee:	4293      	cmp	r3, r2
 801eff0:	dd01      	ble.n	801eff6 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x25c>
					sum = out_activation_max;
 801eff2:	4613      	mov	r3, r2
					mask_value = 0;
 801eff4:	2700      	movs	r7, #0
				}
				*out++ = (q7_t) sum;
 801eff6:	9821      	ldr	r0, [sp, #132]	@ 0x84
 801eff8:	f800 3b01 	strb.w	r3, [r0], #1
				if (mask_value == 1)
 801effc:	bb97      	cbnz	r7, 801f064 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2ca>
					BIT_SET(*mask, bit_starting_idx);
				else
					BIT_CLEAR(*mask, bit_starting_idx);
 801effe:	f995 7000 	ldrsb.w	r7, [r5]
 801f002:	2301      	movs	r3, #1
 801f004:	40b3      	lsls	r3, r6
 801f006:	43db      	mvns	r3, r3
 801f008:	b2db      	uxtb	r3, r3
 801f00a:	401f      	ands	r7, r3
 801f00c:	702f      	strb	r7, [r5, #0]

				bit_starting_idx += 1;
 801f00e:	3601      	adds	r6, #1
				if(bit_starting_idx == 8){
 801f010:	2e08      	cmp	r6, #8
 801f012:	d02e      	beq.n	801f072 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2d8>
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801f014:	3401      	adds	r4, #1
				*out++ = (q7_t) sum;
 801f016:	9021      	str	r0, [sp, #132]	@ 0x84
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801f018:	45a6      	cmp	lr, r4
 801f01a:	dd2d      	ble.n	801f078 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2de>
				q31_t sum = bias[i_ch_out];
 801f01c:	00a7      	lsls	r7, r4, #2
 801f01e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801f020:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
				uint16_t col_count = num_col_sram / 4;
 801f024:	ea4f 0c98 	mov.w	ip, r8, lsr #2
				const q15_t *ip_as_col = runtime_buf;
 801f028:	9826      	ldr	r0, [sp, #152]	@ 0x98
 801f02a:	970b      	str	r7, [sp, #44]	@ 0x2c
 801f02c:	940c      	str	r4, [sp, #48]	@ 0x30
 801f02e:	960d      	str	r6, [sp, #52]	@ 0x34
 801f030:	4667      	mov	r7, ip
				while (col_count) {
 801f032:	2f00      	cmp	r7, #0
 801f034:	d0ad      	beq.n	801ef92 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x1f8>
    memcpy(&val, *in_q7, 4);
 801f036:	f859 4b04 	ldr.w	r4, [r9], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 801f03a:	ea4f 2634 	mov.w	r6, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f03e:	fa2f f686 	sxtb16	r6, r6
 801f042:	fa2f f484 	sxtb16	r4, r4
    memcpy(&val, *in_q15, 4);
 801f046:	f8d0 c000 	ldr.w	ip, [r0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f04a:	fb24 340c 	smlad	r4, r4, ip, r3
 801f04e:	6843      	ldr	r3, [r0, #4]
    *in_q15 += 2;
 801f050:	3008      	adds	r0, #8
 801f052:	fb26 4603 	smlad	r6, r6, r3, r4
					sum = __SMLAD(ker_a2, in_b2, sum);
 801f056:	4633      	mov	r3, r6
					col_count--;
 801f058:	3f01      	subs	r7, #1
 801f05a:	b2bf      	uxth	r7, r7
 801f05c:	e7e9      	b.n	801f032 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x298>
					sum = out_activation_min;
 801f05e:	460b      	mov	r3, r1
					mask_value = 0;
 801f060:	2700      	movs	r7, #0
 801f062:	e7c4      	b.n	801efee <convolve_1x1_s8_fpreq_bitmask_partialCH+0x254>
					BIT_SET(*mask, bit_starting_idx);
 801f064:	f995 3000 	ldrsb.w	r3, [r5]
 801f068:	2701      	movs	r7, #1
 801f06a:	40b7      	lsls	r7, r6
 801f06c:	433b      	orrs	r3, r7
 801f06e:	702b      	strb	r3, [r5, #0]
 801f070:	e7cd      	b.n	801f00e <convolve_1x1_s8_fpreq_bitmask_partialCH+0x274>
					bit_starting_idx = 0;
					mask++;
 801f072:	3501      	adds	r5, #1
					bit_starting_idx = 0;
 801f074:	2600      	movs	r6, #0
 801f076:	e7cd      	b.n	801f014 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x27a>
			}
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
 801f078:	2000      	movs	r0, #0
 801f07a:	e092      	b.n	801f1a2 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x408>
				dst[0] = src[0] + input_offset;
 801f07c:	f993 0000 	ldrsb.w	r0, [r3]
 801f080:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801f082:	b289      	uxth	r1, r1
 801f084:	fa11 f080 	uxtah	r0, r1, r0
 801f088:	8010      	strh	r0, [r2, #0]
				dst[1] = src[1] + input_offset;
 801f08a:	f993 0001 	ldrsb.w	r0, [r3, #1]
 801f08e:	fa11 f080 	uxtah	r0, r1, r0
 801f092:	8050      	strh	r0, [r2, #2]
				dst[2] = src[2] + input_offset;
 801f094:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801f098:	fa11 f080 	uxtah	r0, r1, r0
 801f09c:	8090      	strh	r0, [r2, #4]
				dst[3] = src[3] + input_offset;
 801f09e:	f993 0003 	ldrsb.w	r0, [r3, #3]
 801f0a2:	fa11 f180 	uxtah	r1, r1, r0
 801f0a6:	80d1      	strh	r1, [r2, #6]
				src += 4;
 801f0a8:	3304      	adds	r3, #4
				dst += 4;
 801f0aa:	3208      	adds	r2, #8
				cnt--;
 801f0ac:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
			while (cnt > 0) {
 801f0b0:	f1be 0f00 	cmp.w	lr, #0
 801f0b4:	dce2      	bgt.n	801f07c <convolve_1x1_s8_fpreq_bitmask_partialCH+0x2e2>
		int bit_starting_idx = 0;
 801f0b6:	2400      	movs	r4, #0
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801f0b8:	4620      	mov	r0, r4
 801f0ba:	f8dd e07c 	ldr.w	lr, [sp, #124]	@ 0x7c
 801f0be:	f8dd c080 	ldr.w	ip, [sp, #128]	@ 0x80
 801f0c2:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 801f0c4:	e03e      	b.n	801f144 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3aa>
				col_count = num_col_flash / 2;
 801f0c6:	ea4f 025b 	mov.w	r2, fp, lsr #1
				while (col_count) {
 801f0ca:	b18a      	cbz	r2, 801f0f0 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x356>
					sum += ip_as_col[0] * ker_flash[0];
 801f0cc:	f9b1 0000 	ldrsh.w	r0, [r1]
 801f0d0:	f99a 6000 	ldrsb.w	r6, [sl]
 801f0d4:	fb06 3300 	mla	r3, r6, r0, r3
					sum += ip_as_col[1] * ker_flash[1];
 801f0d8:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
 801f0dc:	f99a 6001 	ldrsb.w	r6, [sl, #1]
 801f0e0:	fb06 3300 	mla	r3, r6, r0, r3
					ip_as_col += 2;
 801f0e4:	3104      	adds	r1, #4
					ker_flash += 2;
 801f0e6:	f10a 0a02 	add.w	sl, sl, #2
					col_count--;
 801f0ea:	3a01      	subs	r2, #1
 801f0ec:	b292      	uxth	r2, r2
 801f0ee:	e7ec      	b.n	801f0ca <convolve_1x1_s8_fpreq_bitmask_partialCH+0x330>
				sum = (q31_t) ((float) sum * scales[i_ch_out]);
 801f0f0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801f0f2:	980c      	ldr	r0, [sp, #48]	@ 0x30
 801f0f4:	ee07 3a90 	vmov	s15, r3
 801f0f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801f0fc:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801f0fe:	441e      	add	r6, r3
 801f100:	ed96 7a00 	vldr	s14, [r6]
 801f104:	ee67 7a87 	vmul.f32	s15, s15, s14
 801f108:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801f10c:	ee17 3a90 	vmov	r3, s15
				sum += out_offset;
 801f110:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801f112:	4413      	add	r3, r2
				if (sum < out_activation_min){
 801f114:	4573      	cmp	r3, lr
 801f116:	db34      	blt.n	801f182 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3e8>
				q7_t mask_value = 1;
 801f118:	2101      	movs	r1, #1
				if (sum > out_activation_max){
 801f11a:	4563      	cmp	r3, ip
 801f11c:	dd01      	ble.n	801f122 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x388>
					sum = out_activation_max;
 801f11e:	4663      	mov	r3, ip
					mask_value = 0;
 801f120:	2100      	movs	r1, #0
				*out++ = (q7_t) sum;
 801f122:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801f124:	f802 3b01 	strb.w	r3, [r2], #1
				if (mask_value == 1)
 801f128:	bb71      	cbnz	r1, 801f188 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3ee>
					BIT_CLEAR(*mask, bit_starting_idx);
 801f12a:	f995 1000 	ldrsb.w	r1, [r5]
 801f12e:	2301      	movs	r3, #1
 801f130:	40a3      	lsls	r3, r4
 801f132:	43db      	mvns	r3, r3
 801f134:	b2db      	uxtb	r3, r3
 801f136:	4019      	ands	r1, r3
 801f138:	7029      	strb	r1, [r5, #0]
				bit_starting_idx += 1;
 801f13a:	3401      	adds	r4, #1
				if(bit_starting_idx == 8){
 801f13c:	2c08      	cmp	r4, #8
 801f13e:	d02a      	beq.n	801f196 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3fc>
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801f140:	3001      	adds	r0, #1
				*out++ = (q7_t) sum;
 801f142:	9221      	str	r2, [sp, #132]	@ 0x84
			for (i_ch_out = 0; i_ch_out < output_ch; i_ch_out++) {
 801f144:	4287      	cmp	r7, r0
 801f146:	dd29      	ble.n	801f19c <convolve_1x1_s8_fpreq_bitmask_partialCH+0x402>
				q31_t sum = bias[i_ch_out];
 801f148:	0086      	lsls	r6, r0, #2
 801f14a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801f14c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
				uint16_t col_count = num_col_sram / 2;
 801f150:	ea4f 0258 	mov.w	r2, r8, lsr #1
				const q15_t *ip_as_col = runtime_buf;
 801f154:	9926      	ldr	r1, [sp, #152]	@ 0x98
 801f156:	960b      	str	r6, [sp, #44]	@ 0x2c
 801f158:	900c      	str	r0, [sp, #48]	@ 0x30
				while (col_count) {
 801f15a:	2a00      	cmp	r2, #0
 801f15c:	d0b3      	beq.n	801f0c6 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x32c>
					sum += ip_as_col[0] * ker_sram[0];
 801f15e:	f9b1 0000 	ldrsh.w	r0, [r1]
 801f162:	f999 6000 	ldrsb.w	r6, [r9]
 801f166:	fb06 3300 	mla	r3, r6, r0, r3
					sum += ip_as_col[1] * ker_sram[1];
 801f16a:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
 801f16e:	f999 6001 	ldrsb.w	r6, [r9, #1]
 801f172:	fb06 3300 	mla	r3, r6, r0, r3
					ip_as_col += 2;
 801f176:	3104      	adds	r1, #4
					ker_sram += 2;
 801f178:	f109 0902 	add.w	r9, r9, #2
					col_count--;
 801f17c:	3a01      	subs	r2, #1
 801f17e:	b292      	uxth	r2, r2
 801f180:	e7eb      	b.n	801f15a <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3c0>
					sum = out_activation_min;
 801f182:	4673      	mov	r3, lr
					mask_value = 0;
 801f184:	2100      	movs	r1, #0
 801f186:	e7c8      	b.n	801f11a <convolve_1x1_s8_fpreq_bitmask_partialCH+0x380>
					BIT_SET(*mask, bit_starting_idx);
 801f188:	f995 3000 	ldrsb.w	r3, [r5]
 801f18c:	2101      	movs	r1, #1
 801f18e:	40a1      	lsls	r1, r4
 801f190:	430b      	orrs	r3, r1
 801f192:	702b      	strb	r3, [r5, #0]
 801f194:	e7d1      	b.n	801f13a <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3a0>
					mask++;
 801f196:	3501      	adds	r5, #1
					bit_starting_idx = 0;
 801f198:	2400      	movs	r4, #0
 801f19a:	e7d1      	b.n	801f140 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x3a6>
	return STATE_SUCCESS;
 801f19c:	2000      	movs	r0, #0
 801f19e:	e000      	b.n	801f1a2 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x408>
		return PARAM_NO_SUPPORT;
 801f1a0:	2001      	movs	r0, #1
}
 801f1a2:	b00f      	add	sp, #60	@ 0x3c
 801f1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	return STATE_SUCCESS;
 801f1a8:	2000      	movs	r0, #0
 801f1aa:	e7fa      	b.n	801f1a2 <convolve_1x1_s8_fpreq_bitmask_partialCH+0x408>

0801f1ac <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq>:
		const float *scales, const int32_t output_offset,
		const int32_t input_offset, const int32_t output_activation_min,
		const int32_t output_activation_max, q7_t *output,
		const uint16_t output_x, const uint16_t output_y,
		const uint16_t output_ch, q15_t *runtime_buf, q15_t *kbuf,
		q7_t pad_value) {
 801f1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f1b0:	b08f      	sub	sp, #60	@ 0x3c
 801f1b2:	4681      	mov	r9, r0
 801f1b4:	4688      	mov	r8, r1
 801f1b6:	930a      	str	r3, [sp, #40]	@ 0x28
 801f1b8:	f8bd 3080 	ldrh.w	r3, [sp, #128]	@ 0x80
 801f1bc:	9309      	str	r3, [sp, #36]	@ 0x24
 801f1be:	f8bd a084 	ldrh.w	sl, [sp, #132]	@ 0x84
 801f1c2:	f8bd 3088 	ldrh.w	r3, [sp, #136]	@ 0x88
 801f1c6:	930c      	str	r3, [sp, #48]	@ 0x30
	/* Generate two columns from the input tensor a GEMM computation */
	q15_t *two_column_buf = runtime_buf;
	q7_t *out = output;

	q15_t pad16 = pad_value;
	const int16_t inoff16 = input_offset;
 801f1c8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801f1ca:	b214      	sxth	r4, r2
	q15_t pad_out = pad16 + inoff16;
 801f1cc:	b296      	uxth	r6, r2
 801f1ce:	f99d 7094 	ldrsb.w	r7, [sp, #148]	@ 0x94
 801f1d2:	4437      	add	r7, r6
 801f1d4:	b23f      	sxth	r7, r7
	q31_t pad_out_q15x2 = __PKHBT(pad_out, pad_out, 16);
 801f1d6:	eac7 4207 	pkhbt	r2, r7, r7, lsl #16
 801f1da:	920b      	str	r2, [sp, #44]	@ 0x2c
	q31_t offset_q15x2 = __PKHBT(inoff16, inoff16, 16);
 801f1dc:	eac4 4404 	pkhbt	r4, r4, r4, lsl #16

	const q7_t *ip_a0 = kernel;
 801f1e0:	9a18      	ldr	r2, [sp, #96]	@ 0x60

	for (int i = 0; i < output_ch; i += 2) {
 801f1e2:	2500      	movs	r5, #0
 801f1e4:	9608      	str	r6, [sp, #32]
 801f1e6:	46a3      	mov	fp, r4
 801f1e8:	469e      	mov	lr, r3
 801f1ea:	f8dd c090 	ldr.w	ip, [sp, #144]	@ 0x90
 801f1ee:	e0b2      	b.n	801f356 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x1aa>
		q15_t *dst1 = &kbuf[i * 27]; //each q31_t store 2 elements
 801f1f0:	2036      	movs	r0, #54	@ 0x36
 801f1f2:	fb05 f000 	mul.w	r0, r5, r0
 801f1f6:	eb0c 0300 	add.w	r3, ip, r0
    memcpy(&val, *in_q7, 4);
 801f1fa:	6811      	ldr	r1, [r2, #0]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f1fc:	fa2f f691 	sxtb16	r6, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f200:	fa2f f181 	sxtb16	r1, r1
    q31_t inA = arm_nn_read_q7x4_ia(&source);
    q31_t inAbuf1 = __SXTB16_RORn((uint32_t)inA, 8);
    q31_t inAbuf2 = __SXTB16(inA);

#ifndef ARM_MATH_BIG_ENDIAN
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f204:	eac6 4421 	pkhtb	r4, r6, r1, asr #16
 801f208:	605c      	str	r4, [r3, #4]
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f20a:	eac1 4106 	pkhbt	r1, r1, r6, lsl #16
 801f20e:	f84c 1000 	str.w	r1, [ip, r0]
    memcpy(&val, *in_q7, 4);
 801f212:	f8d2 101b 	ldr.w	r1, [r2, #27]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f216:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f21a:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f21e:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f222:	f8c3 403a 	str.w	r4, [r3, #58]	@ 0x3a
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f226:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f22a:	f8c3 1036 	str.w	r1, [r3, #54]	@ 0x36
    memcpy(&val, *in_q7, 4);
 801f22e:	6851      	ldr	r1, [r2, #4]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f230:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f234:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f238:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f23c:	60dc      	str	r4, [r3, #12]
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f23e:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f242:	6099      	str	r1, [r3, #8]
    memcpy(&val, *in_q7, 4);
 801f244:	f8d2 101f 	ldr.w	r1, [r2, #31]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f248:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f24c:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f250:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f254:	f8c3 4042 	str.w	r4, [r3, #66]	@ 0x42
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f258:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f25c:	f8c3 103e 	str.w	r1, [r3, #62]	@ 0x3e
    memcpy(&val, *in_q7, 4);
 801f260:	6891      	ldr	r1, [r2, #8]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f262:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f266:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f26a:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f26e:	615c      	str	r4, [r3, #20]
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f270:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f274:	6119      	str	r1, [r3, #16]
    memcpy(&val, *in_q7, 4);
 801f276:	f8d2 1023 	ldr.w	r1, [r2, #35]	@ 0x23
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f27a:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f27e:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f282:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f286:	f8c3 404a 	str.w	r4, [r3, #74]	@ 0x4a
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f28a:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f28e:	f8c3 1046 	str.w	r1, [r3, #70]	@ 0x46
    memcpy(&val, *in_q7, 4);
 801f292:	68d1      	ldr	r1, [r2, #12]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f294:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f298:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f29c:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f2a0:	61dc      	str	r4, [r3, #28]
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f2a2:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f2a6:	6199      	str	r1, [r3, #24]
    memcpy(&val, *in_q7, 4);
 801f2a8:	f8d2 1027 	ldr.w	r1, [r2, #39]	@ 0x27
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f2ac:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f2b0:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f2b4:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f2b8:	f8c3 4052 	str.w	r4, [r3, #82]	@ 0x52
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f2bc:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f2c0:	f8c3 104e 	str.w	r1, [r3, #78]	@ 0x4e
    memcpy(&val, *in_q7, 4);
 801f2c4:	6911      	ldr	r1, [r2, #16]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f2c6:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f2ca:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f2ce:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f2d2:	625c      	str	r4, [r3, #36]	@ 0x24
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f2d4:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f2d8:	6219      	str	r1, [r3, #32]
    memcpy(&val, *in_q7, 4);
 801f2da:	f8d2 102b 	ldr.w	r1, [r2, #43]	@ 0x2b
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f2de:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f2e2:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f2e6:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f2ea:	f8c3 405a 	str.w	r4, [r3, #90]	@ 0x5a
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f2ee:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f2f2:	f8c3 1056 	str.w	r1, [r3, #86]	@ 0x56
    memcpy(&val, *in_q7, 4);
 801f2f6:	6951      	ldr	r1, [r2, #20]
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f2f8:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f2fc:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f300:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f304:	62dc      	str	r4, [r3, #44]	@ 0x2c
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f306:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f30a:	6299      	str	r1, [r3, #40]	@ 0x28
    memcpy(&val, *in_q7, 4);
 801f30c:	f8d2 102f 	ldr.w	r1, [r2, #47]	@ 0x2f
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f310:	fa2f f091 	sxtb16	r0, r1, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f314:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f318:	eac0 4421 	pkhtb	r4, r0, r1, asr #16
 801f31c:	f8c3 4062 	str.w	r4, [r3, #98]	@ 0x62
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f320:	eac1 4100 	pkhbt	r1, r1, r0, lsl #16
 801f324:	f8c3 105e 	str.w	r1, [r3, #94]	@ 0x5e
		dst1_31 += 2;
		dst2_31 += 2;
		//25, 26, 27
		dst1 = dst1_31;
		dst2 = dst2_31;
		dst1[0] = *ip_a0++;
 801f328:	f992 1018 	ldrsb.w	r1, [r2, #24]
 801f32c:	8619      	strh	r1, [r3, #48]	@ 0x30
		dst1[1] = *ip_a0++;
 801f32e:	f992 1019 	ldrsb.w	r1, [r2, #25]
 801f332:	8659      	strh	r1, [r3, #50]	@ 0x32
		dst1[2] = *ip_a0++;
 801f334:	f992 101a 	ldrsb.w	r1, [r2, #26]
 801f338:	8699      	strh	r1, [r3, #52]	@ 0x34
		dst2[0] = *ip_a1++;
 801f33a:	f992 1033 	ldrsb.w	r1, [r2, #51]	@ 0x33
 801f33e:	f8a3 1066 	strh.w	r1, [r3, #102]	@ 0x66
		dst2[1] = *ip_a1++;
 801f342:	f992 1034 	ldrsb.w	r1, [r2, #52]	@ 0x34
 801f346:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
		dst2[2] = *ip_a1++;
 801f34a:	f992 1035 	ldrsb.w	r1, [r2, #53]	@ 0x35
 801f34e:	f8a3 106a 	strh.w	r1, [r3, #106]	@ 0x6a

		/* skip row */
		ip_a0 += 27;
 801f352:	3236      	adds	r2, #54	@ 0x36
	for (int i = 0; i < output_ch; i += 2) {
 801f354:	3502      	adds	r5, #2
 801f356:	45ae      	cmp	lr, r5
 801f358:	f73f af4a 	bgt.w	801f1f0 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x44>
	q15_t *two_column_buf = runtime_buf;
 801f35c:	9e08      	ldr	r6, [sp, #32]
 801f35e:	465c      	mov	r4, fp
 801f360:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
	}

	for (i_out_y = 0; i_out_y < output_y; i_out_y++) {
 801f362:	2200      	movs	r2, #0
 801f364:	9208      	str	r2, [sp, #32]
 801f366:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 801f36a:	e1e0      	b.n	801f72e <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x582>
					q7_q15_offset_ele(src3, dst3)
					q7_q15_offset_ele(src3, dst3)
					*dst3++ = *src3++ + input_offset;
				} else {						//first element is pad
												//3x3 = 9 elements
					src = input + (base_idx_y * input_x) * input_ch;
 801f36c:	fb08 f000 	mul.w	r0, r8, r0
 801f370:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801f372:	fb00 f202 	mul.w	r2, r0, r2
 801f376:	eb09 0002 	add.w	r0, r9, r2
					src2 = src + input_row_offset;
 801f37a:	eb00 0e01 	add.w	lr, r0, r1
					src3 = src2 + input_row_offset;
 801f37e:	eb00 0b41 	add.w	fp, r0, r1, lsl #1

					//pad the first one: 1x3 = 3
					*dst++ = pad_out;
 801f382:	801f      	strh	r7, [r3, #0]
					*dst++ = pad_out;
 801f384:	805f      	strh	r7, [r3, #2]
					*dst++ = pad_out;
 801f386:	809f      	strh	r7, [r3, #4]
					*dst2++ = pad_out;
 801f388:	825f      	strh	r7, [r3, #18]
					*dst2++ = pad_out;
 801f38a:	829f      	strh	r7, [r3, #20]
					*dst2++ = pad_out;
 801f38c:	82df      	strh	r7, [r3, #22]
					*dst3++ = pad_out;
 801f38e:	849f      	strh	r7, [r3, #36]	@ 0x24
					*dst3++ = pad_out;
 801f390:	84df      	strh	r7, [r3, #38]	@ 0x26
					*dst3++ = pad_out;
 801f392:	851f      	strh	r7, [r3, #40]	@ 0x28
    memcpy(&val, *in_q7, 4);
 801f394:	f859 2002 	ldr.w	r2, [r9, r2]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f398:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f39c:	fa2f fc8c 	sxtb16	ip, ip
 801f3a0:	fa2f f282 	sxtb16	r2, r2
					//load 6 elements
					//4 * 1 = 6
					q7_q15_offset_ele(src, dst)
 801f3a4:	eacc 4a22 	pkhtb	sl, ip, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f3a8:	fa9a fa04 	sadd16	sl, sl, r4
 801f3ac:	eac2 420c 	pkhbt	r2, r2, ip, lsl #16
 801f3b0:	fa92 f204 	sadd16	r2, r2, r4
  memcpy (*pQ15, &val, 4);
 801f3b4:	f8c3 2006 	str.w	r2, [r3, #6]
 801f3b8:	f8c3 a00a 	str.w	sl, [r3, #10]
					*dst++ = *src++ + input_offset;
 801f3bc:	f990 2004 	ldrsb.w	r2, [r0, #4]
 801f3c0:	fa16 f282 	uxtah	r2, r6, r2
 801f3c4:	81da      	strh	r2, [r3, #14]
					*dst++ = *src++ + input_offset;
 801f3c6:	f990 2005 	ldrsb.w	r2, [r0, #5]
 801f3ca:	fa16 f282 	uxtah	r2, r6, r2
 801f3ce:	821a      	strh	r2, [r3, #16]
 801f3d0:	5842      	ldr	r2, [r0, r1]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f3d2:	ea4f 2032 	mov.w	r0, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f3d6:	fa2f f080 	sxtb16	r0, r0
 801f3da:	fa2f f282 	sxtb16	r2, r2
					//
					q7_q15_offset_ele(src2, dst2)
 801f3de:	eac0 4c22 	pkhtb	ip, r0, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f3e2:	fa9c fc04 	sadd16	ip, ip, r4
 801f3e6:	eac2 4200 	pkhbt	r2, r2, r0, lsl #16
 801f3ea:	fa92 f204 	sadd16	r2, r2, r4
 801f3ee:	619a      	str	r2, [r3, #24]
 801f3f0:	f8c3 c01c 	str.w	ip, [r3, #28]
					*dst2++ = *src2++ + input_offset;
 801f3f4:	f99e 2004 	ldrsb.w	r2, [lr, #4]
 801f3f8:	fa16 f282 	uxtah	r2, r6, r2
 801f3fc:	841a      	strh	r2, [r3, #32]
					*dst2++ = *src2++ + input_offset;
 801f3fe:	f99e 2005 	ldrsb.w	r2, [lr, #5]
 801f402:	fa16 f282 	uxtah	r2, r6, r2
 801f406:	845a      	strh	r2, [r3, #34]	@ 0x22
 801f408:	f85e 2001 	ldr.w	r2, [lr, r1]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f40c:	ea4f 2032 	mov.w	r0, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f410:	fa2f f080 	sxtb16	r0, r0
 801f414:	fa2f f282 	sxtb16	r2, r2
					//
					q7_q15_offset_ele(src3, dst3)
 801f418:	eac0 4122 	pkhtb	r1, r0, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f41c:	fa91 f104 	sadd16	r1, r1, r4
 801f420:	eac2 4200 	pkhbt	r2, r2, r0, lsl #16
 801f424:	fa92 f204 	sadd16	r2, r2, r4
 801f428:	f8c3 202a 	str.w	r2, [r3, #42]	@ 0x2a
 801f42c:	f8c3 102e 	str.w	r1, [r3, #46]	@ 0x2e
					*dst3++ = *src3++ + input_offset;
 801f430:	f99b 2004 	ldrsb.w	r2, [fp, #4]
 801f434:	fa16 f282 	uxtah	r2, r6, r2
 801f438:	865a      	strh	r2, [r3, #50]	@ 0x32
					*dst3++ = *src3++ + input_offset;
 801f43a:	f99b 2005 	ldrsb.w	r2, [fp, #5]
 801f43e:	fa16 f282 	uxtah	r2, r6, r2
 801f442:	869a      	strh	r2, [r3, #52]	@ 0x34
					*dst3++ = *src3++ + input_offset;
					*dst3++ = *src3++ + input_offset;
				}
			}

			two_column_buf += 27;
 801f444:	3336      	adds	r3, #54	@ 0x36
			/* Computation is filed for every 2 columns */
			if (two_column_buf == runtime_buf + 2 * 27) {
 801f446:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801f448:	326c      	adds	r2, #108	@ 0x6c
 801f44a:	429a      	cmp	r2, r3
 801f44c:	f000 8152 	beq.w	801f6f4 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x548>
		for (i_out_x = 0; i_out_x < output_x; i_out_x++) {
 801f450:	3501      	adds	r5, #1
 801f452:	b22d      	sxth	r5, r5
 801f454:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f456:	4295      	cmp	r5, r2
 801f458:	f280 8165 	bge.w	801f726 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x57a>
			const int16_t base_idx_y = (i_out_y * 2) - 1;
 801f45c:	9a08      	ldr	r2, [sp, #32]
 801f45e:	0050      	lsls	r0, r2, #1
 801f460:	b280      	uxth	r0, r0
 801f462:	3801      	subs	r0, #1
 801f464:	b200      	sxth	r0, r0
			const int16_t base_idx_x = (i_out_x * 2) - 1;
 801f466:	b2ad      	uxth	r5, r5
 801f468:	006a      	lsls	r2, r5, #1
 801f46a:	b292      	uxth	r2, r2
 801f46c:	3a01      	subs	r2, #1
 801f46e:	b212      	sxth	r2, r2
			int input_row_offset = 3 * input_x;
 801f470:	eb08 0148 	add.w	r1, r8, r8, lsl #1
			if (base_idx_y != -1) {
 801f474:	f1b0 3fff 	cmp.w	r0, #4294967295	@ 0xffffffff
 801f478:	f000 808f 	beq.w	801f59a <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x3ee>
				if (base_idx_x != -1) { //load all for now and unroll all
 801f47c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 801f480:	f43f af74 	beq.w	801f36c <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x1c0>
							+ (base_idx_y * input_x + base_idx_x) * input_ch;
 801f484:	fb08 2200 	mla	r2, r8, r0, r2
 801f488:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801f48a:	fb00 f202 	mul.w	r2, r0, r2
 801f48e:	eb09 0002 	add.w	r0, r9, r2
					src2 = src + input_row_offset;
 801f492:	eb00 0e01 	add.w	lr, r0, r1
					src3 = src2 + input_row_offset;
 801f496:	eb00 0a41 	add.w	sl, r0, r1, lsl #1
 801f49a:	f859 2002 	ldr.w	r2, [r9, r2]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f49e:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f4a2:	fa2f fc8c 	sxtb16	ip, ip
 801f4a6:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src, dst)
 801f4aa:	eacc 4b22 	pkhtb	fp, ip, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f4ae:	fa9b fb04 	sadd16	fp, fp, r4
 801f4b2:	eac2 420c 	pkhbt	r2, r2, ip, lsl #16
 801f4b6:	fa92 f204 	sadd16	r2, r2, r4
 801f4ba:	601a      	str	r2, [r3, #0]
 801f4bc:	f8c3 b004 	str.w	fp, [r3, #4]
 801f4c0:	6842      	ldr	r2, [r0, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f4c2:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f4c6:	fa2f fc8c 	sxtb16	ip, ip
 801f4ca:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src, dst)
 801f4ce:	eacc 4b22 	pkhtb	fp, ip, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f4d2:	fa9b fb04 	sadd16	fp, fp, r4
 801f4d6:	eac2 420c 	pkhbt	r2, r2, ip, lsl #16
 801f4da:	fa92 f204 	sadd16	r2, r2, r4
 801f4de:	609a      	str	r2, [r3, #8]
 801f4e0:	f8c3 b00c 	str.w	fp, [r3, #12]
					*dst++ = *src++ + input_offset;
 801f4e4:	f990 2008 	ldrsb.w	r2, [r0, #8]
 801f4e8:	fa16 f282 	uxtah	r2, r6, r2
 801f4ec:	821a      	strh	r2, [r3, #16]
 801f4ee:	5842      	ldr	r2, [r0, r1]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f4f0:	ea4f 2032 	mov.w	r0, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f4f4:	fa2f f080 	sxtb16	r0, r0
 801f4f8:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src2, dst2)
 801f4fc:	eac0 4c22 	pkhtb	ip, r0, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f500:	fa9c fc04 	sadd16	ip, ip, r4
 801f504:	eac2 4200 	pkhbt	r2, r2, r0, lsl #16
 801f508:	fa92 f204 	sadd16	r2, r2, r4
 801f50c:	f8c3 2012 	str.w	r2, [r3, #18]
 801f510:	f8c3 c016 	str.w	ip, [r3, #22]
 801f514:	f8de 2004 	ldr.w	r2, [lr, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f518:	ea4f 2032 	mov.w	r0, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f51c:	fa2f f080 	sxtb16	r0, r0
 801f520:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src2, dst2)
 801f524:	eac0 4c22 	pkhtb	ip, r0, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f528:	fa9c fc04 	sadd16	ip, ip, r4
 801f52c:	eac2 4200 	pkhbt	r2, r2, r0, lsl #16
 801f530:	fa92 f204 	sadd16	r2, r2, r4
 801f534:	f8c3 201a 	str.w	r2, [r3, #26]
 801f538:	f8c3 c01e 	str.w	ip, [r3, #30]
					*dst2++ = *src2++ + input_offset;
 801f53c:	f99e 2008 	ldrsb.w	r2, [lr, #8]
 801f540:	fa16 f282 	uxtah	r2, r6, r2
 801f544:	845a      	strh	r2, [r3, #34]	@ 0x22
 801f546:	f85e 2001 	ldr.w	r2, [lr, r1]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f54a:	ea4f 2032 	mov.w	r0, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f54e:	fa2f f080 	sxtb16	r0, r0
 801f552:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src3, dst3)
 801f556:	eac0 4122 	pkhtb	r1, r0, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f55a:	fa91 f104 	sadd16	r1, r1, r4
 801f55e:	eac2 4200 	pkhbt	r2, r2, r0, lsl #16
 801f562:	fa92 f204 	sadd16	r2, r2, r4
 801f566:	625a      	str	r2, [r3, #36]	@ 0x24
 801f568:	6299      	str	r1, [r3, #40]	@ 0x28
 801f56a:	f8da 2004 	ldr.w	r2, [sl, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f56e:	ea4f 2032 	mov.w	r0, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f572:	fa2f f080 	sxtb16	r0, r0
 801f576:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src3, dst3)
 801f57a:	eac0 4122 	pkhtb	r1, r0, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f57e:	fa91 f104 	sadd16	r1, r1, r4
 801f582:	eac2 4200 	pkhbt	r2, r2, r0, lsl #16
 801f586:	fa92 f204 	sadd16	r2, r2, r4
 801f58a:	62da      	str	r2, [r3, #44]	@ 0x2c
 801f58c:	6319      	str	r1, [r3, #48]	@ 0x30
					*dst3++ = *src3++ + input_offset;
 801f58e:	f99a 2008 	ldrsb.w	r2, [sl, #8]
 801f592:	fa16 f282 	uxtah	r2, r6, r2
 801f596:	869a      	strh	r2, [r3, #52]	@ 0x34
 801f598:	e754      	b.n	801f444 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x298>
				*dst++ = pad_out;
 801f59a:	801f      	strh	r7, [r3, #0]
				*dst_31++ = pad_out_q15x2;
 801f59c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801f59e:	f8c3 0002 	str.w	r0, [r3, #2]
				*dst_31++ = pad_out_q15x2;
 801f5a2:	f8c3 0006 	str.w	r0, [r3, #6]
				*dst_31++ = pad_out_q15x2;
 801f5a6:	f8c3 000a 	str.w	r0, [r3, #10]
				*dst_31++ = pad_out_q15x2;
 801f5aa:	f8c3 000e 	str.w	r0, [r3, #14]
				if (base_idx_x != -1) {	//load all for now and unroll all
 801f5ae:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 801f5b2:	d05b      	beq.n	801f66c <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x4c0>
					src2 = input + (base_idx_x) * input_ch;
 801f5b4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801f5b6:	fb00 f202 	mul.w	r2, r0, r2
 801f5ba:	eb09 0002 	add.w	r0, r9, r2
					src3 = src2 + input_row_offset;
 801f5be:	eb00 0e01 	add.w	lr, r0, r1
 801f5c2:	f859 2002 	ldr.w	r2, [r9, r2]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f5c6:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f5ca:	fa2f fc8c 	sxtb16	ip, ip
 801f5ce:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src2, dst2)
 801f5d2:	eacc 4a22 	pkhtb	sl, ip, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f5d6:	fa9a fa04 	sadd16	sl, sl, r4
 801f5da:	eac2 420c 	pkhbt	r2, r2, ip, lsl #16
 801f5de:	fa92 f204 	sadd16	r2, r2, r4
 801f5e2:	f8c3 2012 	str.w	r2, [r3, #18]
 801f5e6:	f8c3 a016 	str.w	sl, [r3, #22]
 801f5ea:	6842      	ldr	r2, [r0, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f5ec:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f5f0:	fa2f fc8c 	sxtb16	ip, ip
 801f5f4:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src2, dst2)
 801f5f8:	eacc 4a22 	pkhtb	sl, ip, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f5fc:	fa9a fa04 	sadd16	sl, sl, r4
 801f600:	eac2 420c 	pkhbt	r2, r2, ip, lsl #16
 801f604:	fa92 f204 	sadd16	r2, r2, r4
 801f608:	f8c3 201a 	str.w	r2, [r3, #26]
 801f60c:	f8c3 a01e 	str.w	sl, [r3, #30]
					*dst2++ = *src2++ + input_offset;
 801f610:	f990 2008 	ldrsb.w	r2, [r0, #8]
 801f614:	fa16 f282 	uxtah	r2, r6, r2
 801f618:	845a      	strh	r2, [r3, #34]	@ 0x22
 801f61a:	5842      	ldr	r2, [r0, r1]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f61c:	ea4f 2032 	mov.w	r0, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f620:	fa2f f080 	sxtb16	r0, r0
 801f624:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src3, dst3)
 801f628:	eac0 4122 	pkhtb	r1, r0, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f62c:	fa91 f104 	sadd16	r1, r1, r4
 801f630:	eac2 4200 	pkhbt	r2, r2, r0, lsl #16
 801f634:	fa92 f204 	sadd16	r2, r2, r4
 801f638:	625a      	str	r2, [r3, #36]	@ 0x24
 801f63a:	6299      	str	r1, [r3, #40]	@ 0x28
 801f63c:	f8de 2004 	ldr.w	r2, [lr, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f640:	ea4f 2032 	mov.w	r0, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f644:	fa2f f080 	sxtb16	r0, r0
 801f648:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src3, dst3)
 801f64c:	eac0 4122 	pkhtb	r1, r0, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f650:	fa91 f104 	sadd16	r1, r1, r4
 801f654:	eac2 4200 	pkhbt	r2, r2, r0, lsl #16
 801f658:	fa92 f204 	sadd16	r2, r2, r4
 801f65c:	62da      	str	r2, [r3, #44]	@ 0x2c
 801f65e:	6319      	str	r1, [r3, #48]	@ 0x30
					*dst3++ = *src3++ + input_offset;
 801f660:	f99e 2008 	ldrsb.w	r2, [lr, #8]
 801f664:	fa16 f282 	uxtah	r2, r6, r2
 801f668:	869a      	strh	r2, [r3, #52]	@ 0x34
 801f66a:	e6eb      	b.n	801f444 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x298>
					src3 = src2 + input_row_offset;
 801f66c:	eb09 0001 	add.w	r0, r9, r1
					*dst2++ = pad_out;
 801f670:	825f      	strh	r7, [r3, #18]
					*dst2++ = pad_out;
 801f672:	829f      	strh	r7, [r3, #20]
					*dst2++ = pad_out;
 801f674:	82df      	strh	r7, [r3, #22]
					*dst3++ = pad_out;
 801f676:	849f      	strh	r7, [r3, #36]	@ 0x24
					*dst3++ = pad_out;
 801f678:	84df      	strh	r7, [r3, #38]	@ 0x26
					*dst3++ = pad_out;
 801f67a:	851f      	strh	r7, [r3, #40]	@ 0x28
 801f67c:	f8d9 2000 	ldr.w	r2, [r9]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f680:	ea4f 2e32 	mov.w	lr, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f684:	fa2f fe8e 	sxtb16	lr, lr
 801f688:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src2, dst2)
 801f68c:	eace 4c22 	pkhtb	ip, lr, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f690:	fa9c fc04 	sadd16	ip, ip, r4
 801f694:	eac2 420e 	pkhbt	r2, r2, lr, lsl #16
 801f698:	fa92 f204 	sadd16	r2, r2, r4
 801f69c:	619a      	str	r2, [r3, #24]
 801f69e:	f8c3 c01c 	str.w	ip, [r3, #28]
					*dst2++ = *src2++ + input_offset;
 801f6a2:	f999 2004 	ldrsb.w	r2, [r9, #4]
 801f6a6:	fa16 f282 	uxtah	r2, r6, r2
 801f6aa:	841a      	strh	r2, [r3, #32]
					*dst2++ = *src2++ + input_offset;
 801f6ac:	f999 2005 	ldrsb.w	r2, [r9, #5]
 801f6b0:	fa16 f282 	uxtah	r2, r6, r2
 801f6b4:	845a      	strh	r2, [r3, #34]	@ 0x22
 801f6b6:	f859 2001 	ldr.w	r2, [r9, r1]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f6ba:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f6be:	fa2f fc8c 	sxtb16	ip, ip
 801f6c2:	fa2f f282 	sxtb16	r2, r2
					q7_q15_offset_ele(src3, dst3)
 801f6c6:	eacc 4122 	pkhtb	r1, ip, r2, asr #16
  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 801f6ca:	fa91 f104 	sadd16	r1, r1, r4
 801f6ce:	eac2 420c 	pkhbt	r2, r2, ip, lsl #16
 801f6d2:	fa92 f204 	sadd16	r2, r2, r4
 801f6d6:	f8c3 202a 	str.w	r2, [r3, #42]	@ 0x2a
 801f6da:	f8c3 102e 	str.w	r1, [r3, #46]	@ 0x2e
					*dst3++ = *src3++ + input_offset;
 801f6de:	f990 2004 	ldrsb.w	r2, [r0, #4]
 801f6e2:	fa16 f282 	uxtah	r2, r6, r2
 801f6e6:	865a      	strh	r2, [r3, #50]	@ 0x32
					*dst3++ = *src3++ + input_offset;
 801f6e8:	f990 2005 	ldrsb.w	r2, [r0, #5]
 801f6ec:	fa16 f282 	uxtah	r2, r6, r2
 801f6f0:	869a      	strh	r2, [r3, #52]	@ 0x34
 801f6f2:	e6a7      	b.n	801f444 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x298>

				out = mat_mult_kernel3_input3_s8_s16_fpreq(kernel, runtime_buf,
 801f6f4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801f6f6:	9306      	str	r3, [sp, #24]
 801f6f8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801f6fa:	9305      	str	r3, [sp, #20]
 801f6fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f6fe:	9304      	str	r3, [sp, #16]
 801f700:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f702:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 801f706:	9303      	str	r3, [sp, #12]
 801f708:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801f70a:	9302      	str	r3, [sp, #8]
 801f70c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f70e:	9301      	str	r3, [sp, #4]
 801f710:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801f712:	9300      	str	r3, [sp, #0]
 801f714:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801f716:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801f718:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 801f71a:	9818      	ldr	r0, [sp, #96]	@ 0x60
 801f71c:	f001 faf9 	bl	8020d12 <mat_mult_kernel3_input3_s8_s16_fpreq>
 801f720:	901f      	str	r0, [sp, #124]	@ 0x7c
						output_ch, scales, output_offset, output_activation_min,
						output_activation_max, input_ch * kernel_y * kernel_x,
						bias, out, kbuf);

				/* counter reset */
				two_column_buf = runtime_buf;
 801f722:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801f724:	e694      	b.n	801f450 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x2a4>
	for (i_out_y = 0; i_out_y < output_y; i_out_y++) {
 801f726:	9a08      	ldr	r2, [sp, #32]
 801f728:	3201      	adds	r2, #1
 801f72a:	b212      	sxth	r2, r2
 801f72c:	9208      	str	r2, [sp, #32]
 801f72e:	9a08      	ldr	r2, [sp, #32]
 801f730:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801f732:	428a      	cmp	r2, r1
 801f734:	da01      	bge.n	801f73a <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x58e>
		for (i_out_x = 0; i_out_x < output_x; i_out_x++) {
 801f736:	2500      	movs	r5, #0
 801f738:	e68c      	b.n	801f454 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x2a8>
			}
		}
	}

	/* left-over because odd number of output pixels */
	if (two_column_buf != runtime_buf) {
 801f73a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801f73c:	4293      	cmp	r3, r2
 801f73e:	d059      	beq.n	801f7f4 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x648>
		const q7_t *ker_a = kernel;
		int i;

		for (i = 0; i < output_ch; i++) {
 801f740:	2500      	movs	r5, #0
 801f742:	f8dd c028 	ldr.w	ip, [sp, #40]	@ 0x28
 801f746:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 801f748:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801f74a:	f8dd b068 	ldr.w	fp, [sp, #104]	@ 0x68
 801f74e:	f8dd 806c 	ldr.w	r8, [sp, #108]	@ 0x6c
 801f752:	f8dd 9074 	ldr.w	r9, [sp, #116]	@ 0x74
 801f756:	f8dd a078 	ldr.w	sl, [sp, #120]	@ 0x78
 801f75a:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
 801f75e:	e026      	b.n	801f7ae <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x602>
				sum = __SMLAD(ker_a2, ip_b2, sum);

				col_count--;
			}
			/* Handle left over mac */
			col_count = input_ch * kernel_y * kernel_x & 0x3;
 801f760:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801f762:	f00c 0203 	and.w	r2, ip, #3
			while (col_count) {
 801f766:	b142      	cbz	r2, 801f77a <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x5ce>
				q7_t ker_a1 = *ker_a++;
 801f768:	f914 6b01 	ldrsb.w	r6, [r4], #1
				q15_t ip_b1 = *ip_as_col++;
 801f76c:	f933 7b02 	ldrsh.w	r7, [r3], #2
				sum += ker_a1 * ip_b1;
 801f770:	fb07 1106 	mla	r1, r7, r6, r1
				col_count--;
 801f774:	3a01      	subs	r2, #1
 801f776:	b292      	uxth	r2, r2
 801f778:	e7f5      	b.n	801f766 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x5ba>
			}

			sum = (float) sum * scales[i];
 801f77a:	9f08      	ldr	r7, [sp, #32]
 801f77c:	ee07 1a90 	vmov	s15, r1
 801f780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801f784:	445f      	add	r7, fp
 801f786:	ed97 7a00 	vldr	s14, [r7]
 801f78a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801f78e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801f792:	ee17 3a90 	vmov	r3, s15
			sum += output_offset;
 801f796:	4443      	add	r3, r8
			sum = MAX(sum, output_activation_min);
 801f798:	454b      	cmp	r3, r9
 801f79a:	bfb8      	it	lt
 801f79c:	464b      	movlt	r3, r9
			sum = MIN(sum, output_activation_max);
 801f79e:	4553      	cmp	r3, sl
 801f7a0:	bfa8      	it	ge
 801f7a2:	4653      	movge	r3, sl
			*out++ = (q7_t) sum;
 801f7a4:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 801f7a6:	f802 3b01 	strb.w	r3, [r2], #1
		for (i = 0; i < output_ch; i++) {
 801f7aa:	3501      	adds	r5, #1
			*out++ = (q7_t) sum;
 801f7ac:	921f      	str	r2, [sp, #124]	@ 0x7c
		for (i = 0; i < output_ch; i++) {
 801f7ae:	45ae      	cmp	lr, r5
 801f7b0:	dd20      	ble.n	801f7f4 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x648>
			q31_t sum = bias[i];
 801f7b2:	00af      	lsls	r7, r5, #2
 801f7b4:	f850 1025 	ldr.w	r1, [r0, r5, lsl #2]
			uint16_t col_count = (input_ch * kernel_y * kernel_x) >> 2;
 801f7b8:	eb0c 06cc 	add.w	r6, ip, ip, lsl #3
 801f7bc:	f3c6 068f 	ubfx	r6, r6, #2, #16
			const q15_t *ip_as_col = runtime_buf;
 801f7c0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801f7c2:	9708      	str	r7, [sp, #32]
 801f7c4:	9509      	str	r5, [sp, #36]	@ 0x24
			while (col_count) {
 801f7c6:	2e00      	cmp	r6, #0
 801f7c8:	d0ca      	beq.n	801f760 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x5b4>
 801f7ca:	f854 2b04 	ldr.w	r2, [r4], #4
    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 801f7ce:	fa2f f792 	sxtb16	r7, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f7d2:	fa2f f282 	sxtb16	r2, r2
    *out2 = (int32_t)(__PKHTB(inAbuf1, inAbuf2, 16));
 801f7d6:	eac7 4522 	pkhtb	r5, r7, r2, asr #16
    *out1 = (int32_t)(__PKHBT(inAbuf2, inAbuf1, 16));
 801f7da:	eac2 4207 	pkhbt	r2, r2, r7, lsl #16
    memcpy(&val, *in_q15, 4);
 801f7de:	681f      	ldr	r7, [r3, #0]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f7e0:	fb22 1207 	smlad	r2, r2, r7, r1
 801f7e4:	6859      	ldr	r1, [r3, #4]
    *in_q15 += 2;
 801f7e6:	3308      	adds	r3, #8
 801f7e8:	fb25 2501 	smlad	r5, r5, r1, r2
				sum = __SMLAD(ker_a2, ip_b2, sum);
 801f7ec:	4629      	mov	r1, r5
				col_count--;
 801f7ee:	3e01      	subs	r6, #1
 801f7f0:	b2b6      	uxth	r6, r6
 801f7f2:	e7e8      	b.n	801f7c6 <convolve_s8_kernel3_inputch3_stride2_pad1_fpreq+0x61a>
		}
	}

	/* Return to application */
	return STATE_SUCCESS;
}
 801f7f4:	2000      	movs	r0, #0
 801f7f6:	b00f      	add	sp, #60	@ 0x3c
 801f7f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f7fc <mat_mult_kernel_s8_s16_reordered_ch48_fpreq>:

q7_t* mat_mult_kernel_s8_s16_reordered_ch48_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0) {
 801f7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f800:	b089      	sub	sp, #36	@ 0x24
 801f802:	9301      	str	r3, [sp, #4]
 801f804:	f9bd 304c 	ldrsh.w	r3, [sp, #76]	@ 0x4c
 801f808:	9305      	str	r3, [sp, #20]
 801f80a:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	@ 0x50
 801f80e:	9306      	str	r3, [sp, #24]
 801f810:	f8bd 3054 	ldrh.w	r3, [sp, #84]	@ 0x54
 801f814:	9303      	str	r3, [sp, #12]
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 801f816:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801f818:	4413      	add	r3, r2
 801f81a:	9304      	str	r3, [sp, #16]
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
 801f81c:	0853      	lsrs	r3, r2, #1
 801f81e:	9302      	str	r3, [sp, #8]
	const q7_t *ip_a0 = input_a;
	/* this loop over rows in A */
	while (row_count) {
 801f820:	9207      	str	r2, [sp, #28]
 801f822:	e239      	b.n	801fc98 <mat_mult_kernel_s8_s16_reordered_ch48_fpreq+0x49c>
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 801f824:	9b03      	ldr	r3, [sp, #12]
 801f826:	eb01 0443 	add.w	r4, r1, r3, lsl #1

		/* align the second pointer for A */
		const q7_t *ip_a1 = ip_a0 + num_col_a;
 801f82a:	18c5      	adds	r5, r0, r3
		const float scale_0 = scales[0];
 801f82c:	9a01      	ldr	r2, [sp, #4]
 801f82e:	ed92 5a00 	vldr	s10, [r2]
		const float scale_1 = scales[1];
 801f832:	edd2 5a01 	vldr	s11, [r2, #4]

		/* Init accumulator with bias for channel N and N + 1 */
		q31_t ch_0_out_0 = *bias;
 801f836:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 801f838:	f8d6 a000 	ldr.w	sl, [r6]
		q31_t ch_0_out_1 = *bias++;
		q31_t ch_1_out_0 = *bias;
 801f83c:	f8d6 9004 	ldr.w	r9, [r6, #4]
		q31_t ch_1_out_1 = *bias++;
 801f840:	3608      	adds	r6, #8
 801f842:	9616      	str	r6, [sp, #88]	@ 0x58
    memcpy(&val, *in_q15, 4);
 801f844:	f8d1 e000 	ldr.w	lr, [r1]
 801f848:	461e      	mov	r6, r3
 801f84a:	f851 8013 	ldr.w	r8, [r1, r3, lsl #1]
    memcpy(&val, *in_q7, 4);
 801f84e:	6802      	ldr	r2, [r0, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f850:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f854:	fa2f fc8c 	sxtb16	ip, ip
 801f858:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f85c:	fb22 a30e 	smlad	r3, r2, lr, sl
 801f860:	5986      	ldr	r6, [r0, r6]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f862:	ea4f 2736 	mov.w	r7, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f866:	fa2f f787 	sxtb16	r7, r7
 801f86a:	fa2f f686 	sxtb16	r6, r6
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f86e:	fb22 a208 	smlad	r2, r2, r8, sl
 801f872:	fb26 9e0e 	smlad	lr, r6, lr, r9
    memcpy(&val, *in_q15, 4);
 801f876:	f8d1 a004 	ldr.w	sl, [r1, #4]
 801f87a:	fb26 9608 	smlad	r6, r6, r8, r9
 801f87e:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801f882:	fb2c 330a 	smlad	r3, ip, sl, r3
 801f886:	fb2c 2c08 	smlad	ip, ip, r8, r2
 801f88a:	fb27 ea0a 	smlad	sl, r7, sl, lr
 801f88e:	f8d1 b008 	ldr.w	fp, [r1, #8]
 801f892:	fb27 6708 	smlad	r7, r7, r8, r6
 801f896:	f8d4 8008 	ldr.w	r8, [r4, #8]
    memcpy(&val, *in_q7, 4);
 801f89a:	6846      	ldr	r6, [r0, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f89c:	ea4f 2936 	mov.w	r9, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f8a0:	fa2f f989 	sxtb16	r9, r9
 801f8a4:	fa2f f686 	sxtb16	r6, r6
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f8a8:	fb26 330b 	smlad	r3, r6, fp, r3
 801f8ac:	686a      	ldr	r2, [r5, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f8ae:	ea4f 2e32 	mov.w	lr, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f8b2:	fa2f fe8e 	sxtb16	lr, lr
 801f8b6:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f8ba:	fb26 c608 	smlad	r6, r6, r8, ip
 801f8be:	fb22 ac0b 	smlad	ip, r2, fp, sl
    memcpy(&val, *in_q15, 4);
 801f8c2:	f8d1 a00c 	ldr.w	sl, [r1, #12]
 801f8c6:	fb22 7208 	smlad	r2, r2, r8, r7
 801f8ca:	68e7      	ldr	r7, [r4, #12]
 801f8cc:	fb29 330a 	smlad	r3, r9, sl, r3
 801f8d0:	fb29 6907 	smlad	r9, r9, r7, r6
 801f8d4:	fb2e ca0a 	smlad	sl, lr, sl, ip
 801f8d8:	f8d1 8010 	ldr.w	r8, [r1, #16]
 801f8dc:	fb2e 2e07 	smlad	lr, lr, r7, r2
 801f8e0:	f8d4 b010 	ldr.w	fp, [r4, #16]
    memcpy(&val, *in_q7, 4);
 801f8e4:	6886      	ldr	r6, [r0, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f8e6:	ea4f 2c36 	mov.w	ip, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f8ea:	fa2f fc8c 	sxtb16	ip, ip
 801f8ee:	fa2f f686 	sxtb16	r6, r6
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f8f2:	fb26 3308 	smlad	r3, r6, r8, r3
 801f8f6:	68aa      	ldr	r2, [r5, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f8f8:	ea4f 2732 	mov.w	r7, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f8fc:	fa2f f787 	sxtb16	r7, r7
 801f900:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f904:	fb26 960b 	smlad	r6, r6, fp, r9
 801f908:	fb22 a808 	smlad	r8, r2, r8, sl
    memcpy(&val, *in_q15, 4);
 801f90c:	f8d1 a014 	ldr.w	sl, [r1, #20]
 801f910:	fb22 e20b 	smlad	r2, r2, fp, lr
 801f914:	f8d4 e014 	ldr.w	lr, [r4, #20]
 801f918:	fb2c 330a 	smlad	r3, ip, sl, r3
 801f91c:	fb2c 6c0e 	smlad	ip, ip, lr, r6
 801f920:	fb27 8a0a 	smlad	sl, r7, sl, r8
 801f924:	f8d1 8018 	ldr.w	r8, [r1, #24]
 801f928:	fb27 270e 	smlad	r7, r7, lr, r2
 801f92c:	f8d4 b018 	ldr.w	fp, [r4, #24]
    memcpy(&val, *in_q7, 4);
 801f930:	68c6      	ldr	r6, [r0, #12]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f932:	ea4f 2936 	mov.w	r9, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f936:	fa2f f989 	sxtb16	r9, r9
 801f93a:	fa2f f686 	sxtb16	r6, r6
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f93e:	fb26 3208 	smlad	r2, r6, r8, r3
 801f942:	68eb      	ldr	r3, [r5, #12]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f944:	ea4f 2e33 	mov.w	lr, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f948:	fa2f fe8e 	sxtb16	lr, lr
 801f94c:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f950:	fb26 c60b 	smlad	r6, r6, fp, ip
 801f954:	fb23 a808 	smlad	r8, r3, r8, sl
    memcpy(&val, *in_q15, 4);
 801f958:	f8d1 c01c 	ldr.w	ip, [r1, #28]
 801f95c:	fb23 730b 	smlad	r3, r3, fp, r7
 801f960:	69e7      	ldr	r7, [r4, #28]
 801f962:	fb29 220c 	smlad	r2, r9, ip, r2
 801f966:	fb29 6607 	smlad	r6, r9, r7, r6
 801f96a:	fb2e 8c0c 	smlad	ip, lr, ip, r8
 801f96e:	f8d1 8020 	ldr.w	r8, [r1, #32]
 801f972:	fb2e 3a07 	smlad	sl, lr, r7, r3
 801f976:	f8d4 9020 	ldr.w	r9, [r4, #32]
    memcpy(&val, *in_q7, 4);
 801f97a:	6903      	ldr	r3, [r0, #16]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f97c:	ea4f 2e33 	mov.w	lr, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f980:	fa2f fe8e 	sxtb16	lr, lr
 801f984:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f988:	fb23 2208 	smlad	r2, r3, r8, r2
 801f98c:	f8d5 b010 	ldr.w	fp, [r5, #16]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f990:	ea4f 273b 	mov.w	r7, fp, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f994:	fa2f f787 	sxtb16	r7, r7
 801f998:	fa2f fb8b 	sxtb16	fp, fp
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f99c:	fb23 6309 	smlad	r3, r3, r9, r6
 801f9a0:	fb2b c808 	smlad	r8, fp, r8, ip
    memcpy(&val, *in_q15, 4);
 801f9a4:	6a4e      	ldr	r6, [r1, #36]	@ 0x24
 801f9a6:	fb2b ab09 	smlad	fp, fp, r9, sl
 801f9aa:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 801f9ae:	fb2e 2206 	smlad	r2, lr, r6, r2
 801f9b2:	fb2e 3e0c 	smlad	lr, lr, ip, r3
 801f9b6:	fb27 8906 	smlad	r9, r7, r6, r8
 801f9ba:	f8d1 8028 	ldr.w	r8, [r1, #40]	@ 0x28
 801f9be:	fb27 bc0c 	smlad	ip, r7, ip, fp
 801f9c2:	f8d4 a028 	ldr.w	sl, [r4, #40]	@ 0x28
    memcpy(&val, *in_q7, 4);
 801f9c6:	6943      	ldr	r3, [r0, #20]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f9c8:	ea4f 2733 	mov.w	r7, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f9cc:	fa2f f787 	sxtb16	r7, r7
 801f9d0:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f9d4:	fb23 2208 	smlad	r2, r3, r8, r2
 801f9d8:	f8d5 b014 	ldr.w	fp, [r5, #20]
  return (op1 >> op2) | (op1 << (32U - op2));
 801f9dc:	ea4f 263b 	mov.w	r6, fp, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801f9e0:	fa2f f686 	sxtb16	r6, r6
 801f9e4:	fa2f fb8b 	sxtb16	fp, fp
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801f9e8:	fb23 e30a 	smlad	r3, r3, sl, lr
 801f9ec:	fb2b 9808 	smlad	r8, fp, r8, r9
    memcpy(&val, *in_q15, 4);
 801f9f0:	f8d1 e02c 	ldr.w	lr, [r1, #44]	@ 0x2c
 801f9f4:	fb2b cb0a 	smlad	fp, fp, sl, ip
 801f9f8:	f8d4 c02c 	ldr.w	ip, [r4, #44]	@ 0x2c
 801f9fc:	fb27 220e 	smlad	r2, r7, lr, r2
 801fa00:	fb27 370c 	smlad	r7, r7, ip, r3
 801fa04:	fb26 8e0e 	smlad	lr, r6, lr, r8
 801fa08:	f8d1 8030 	ldr.w	r8, [r1, #48]	@ 0x30
 801fa0c:	fb26 bc0c 	smlad	ip, r6, ip, fp
 801fa10:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
    memcpy(&val, *in_q7, 4);
 801fa14:	6983      	ldr	r3, [r0, #24]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fa16:	ea4f 2933 	mov.w	r9, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fa1a:	fa2f f989 	sxtb16	r9, r9
 801fa1e:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fa22:	fb23 2208 	smlad	r2, r3, r8, r2
 801fa26:	f8d5 b018 	ldr.w	fp, [r5, #24]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fa2a:	ea4f 263b 	mov.w	r6, fp, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fa2e:	fa2f f686 	sxtb16	r6, r6
 801fa32:	fa2f fb8b 	sxtb16	fp, fp
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fa36:	fb23 730a 	smlad	r3, r3, sl, r7
 801fa3a:	fb2b e808 	smlad	r8, fp, r8, lr
    memcpy(&val, *in_q15, 4);
 801fa3e:	6b4f      	ldr	r7, [r1, #52]	@ 0x34
 801fa40:	fb2b cb0a 	smlad	fp, fp, sl, ip
 801fa44:	f8d4 c034 	ldr.w	ip, [r4, #52]	@ 0x34
 801fa48:	fb29 2207 	smlad	r2, r9, r7, r2
 801fa4c:	fb29 3e0c 	smlad	lr, r9, ip, r3
 801fa50:	fb26 8707 	smlad	r7, r6, r7, r8
 801fa54:	f8d1 8038 	ldr.w	r8, [r1, #56]	@ 0x38
 801fa58:	fb26 bc0c 	smlad	ip, r6, ip, fp
 801fa5c:	f8d4 a038 	ldr.w	sl, [r4, #56]	@ 0x38
    memcpy(&val, *in_q7, 4);
 801fa60:	69c3      	ldr	r3, [r0, #28]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fa62:	ea4f 2933 	mov.w	r9, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fa66:	fa2f f989 	sxtb16	r9, r9
 801fa6a:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fa6e:	fb23 2208 	smlad	r2, r3, r8, r2
 801fa72:	f8d5 b01c 	ldr.w	fp, [r5, #28]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fa76:	ea4f 263b 	mov.w	r6, fp, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fa7a:	fa2f f686 	sxtb16	r6, r6
 801fa7e:	fa2f fb8b 	sxtb16	fp, fp
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fa82:	fb23 e30a 	smlad	r3, r3, sl, lr
 801fa86:	fb2b 7808 	smlad	r8, fp, r8, r7
    memcpy(&val, *in_q15, 4);
 801fa8a:	6bcf      	ldr	r7, [r1, #60]	@ 0x3c
 801fa8c:	fb2b cb0a 	smlad	fp, fp, sl, ip
 801fa90:	f8d4 c03c 	ldr.w	ip, [r4, #60]	@ 0x3c
 801fa94:	fb29 2207 	smlad	r2, r9, r7, r2
 801fa98:	fb29 3e0c 	smlad	lr, r9, ip, r3
 801fa9c:	fb26 8707 	smlad	r7, r6, r7, r8
 801faa0:	f8d1 8040 	ldr.w	r8, [r1, #64]	@ 0x40
 801faa4:	fb26 bc0c 	smlad	ip, r6, ip, fp
 801faa8:	f8d4 a040 	ldr.w	sl, [r4, #64]	@ 0x40
    memcpy(&val, *in_q7, 4);
 801faac:	6a03      	ldr	r3, [r0, #32]
  return (op1 >> op2) | (op1 << (32U - op2));
 801faae:	ea4f 2933 	mov.w	r9, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fab2:	fa2f f989 	sxtb16	r9, r9
 801fab6:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801faba:	fb23 2208 	smlad	r2, r3, r8, r2
 801fabe:	f8d5 b020 	ldr.w	fp, [r5, #32]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fac2:	ea4f 263b 	mov.w	r6, fp, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fac6:	fa2f f686 	sxtb16	r6, r6
 801faca:	fa2f fb8b 	sxtb16	fp, fp
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801face:	fb23 e30a 	smlad	r3, r3, sl, lr
 801fad2:	fb2b 7808 	smlad	r8, fp, r8, r7
    memcpy(&val, *in_q15, 4);
 801fad6:	6c4f      	ldr	r7, [r1, #68]	@ 0x44
 801fad8:	fb2b cb0a 	smlad	fp, fp, sl, ip
 801fadc:	f8d4 c044 	ldr.w	ip, [r4, #68]	@ 0x44
 801fae0:	fb29 2207 	smlad	r2, r9, r7, r2
 801fae4:	fb29 3e0c 	smlad	lr, r9, ip, r3
 801fae8:	fb26 8707 	smlad	r7, r6, r7, r8
 801faec:	f8d1 8048 	ldr.w	r8, [r1, #72]	@ 0x48
 801faf0:	fb26 bc0c 	smlad	ip, r6, ip, fp
 801faf4:	f8d4 a048 	ldr.w	sl, [r4, #72]	@ 0x48
    memcpy(&val, *in_q7, 4);
 801faf8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
  return (op1 >> op2) | (op1 << (32U - op2));
 801fafa:	ea4f 2933 	mov.w	r9, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fafe:	fa2f f989 	sxtb16	r9, r9
 801fb02:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fb06:	fb23 2208 	smlad	r2, r3, r8, r2
 801fb0a:	f8d5 b024 	ldr.w	fp, [r5, #36]	@ 0x24
  return (op1 >> op2) | (op1 << (32U - op2));
 801fb0e:	ea4f 263b 	mov.w	r6, fp, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fb12:	fa2f f686 	sxtb16	r6, r6
 801fb16:	fa2f fb8b 	sxtb16	fp, fp
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fb1a:	fb23 e30a 	smlad	r3, r3, sl, lr
 801fb1e:	fb2b 7808 	smlad	r8, fp, r8, r7
    memcpy(&val, *in_q15, 4);
 801fb22:	6ccf      	ldr	r7, [r1, #76]	@ 0x4c
 801fb24:	fb2b cb0a 	smlad	fp, fp, sl, ip
 801fb28:	f8d4 c04c 	ldr.w	ip, [r4, #76]	@ 0x4c
 801fb2c:	fb29 2207 	smlad	r2, r9, r7, r2
 801fb30:	fb29 3e0c 	smlad	lr, r9, ip, r3
 801fb34:	fb26 8707 	smlad	r7, r6, r7, r8
 801fb38:	f8d1 8050 	ldr.w	r8, [r1, #80]	@ 0x50
 801fb3c:	fb26 bc0c 	smlad	ip, r6, ip, fp
 801fb40:	f8d4 a050 	ldr.w	sl, [r4, #80]	@ 0x50
    memcpy(&val, *in_q7, 4);
 801fb44:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  return (op1 >> op2) | (op1 << (32U - op2));
 801fb46:	ea4f 2933 	mov.w	r9, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fb4a:	fa2f f989 	sxtb16	r9, r9
 801fb4e:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fb52:	fb23 2208 	smlad	r2, r3, r8, r2
 801fb56:	6aae      	ldr	r6, [r5, #40]	@ 0x28
  return (op1 >> op2) | (op1 << (32U - op2));
 801fb58:	ea4f 2b36 	mov.w	fp, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fb5c:	fa2f fb8b 	sxtb16	fp, fp
 801fb60:	fa2f f686 	sxtb16	r6, r6
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fb64:	fb23 e30a 	smlad	r3, r3, sl, lr
 801fb68:	fb26 7808 	smlad	r8, r6, r8, r7
    memcpy(&val, *in_q15, 4);
 801fb6c:	f8d1 e054 	ldr.w	lr, [r1, #84]	@ 0x54
 801fb70:	fb26 c60a 	smlad	r6, r6, sl, ip
 801fb74:	f8d4 c054 	ldr.w	ip, [r4, #84]	@ 0x54
 801fb78:	fb29 220e 	smlad	r2, r9, lr, r2
 801fb7c:	fb29 330c 	smlad	r3, r9, ip, r3
 801fb80:	fb2b 8e0e 	smlad	lr, fp, lr, r8
 801fb84:	f8d1 8058 	ldr.w	r8, [r1, #88]	@ 0x58
 801fb88:	fb2b 6c0c 	smlad	ip, fp, ip, r6
 801fb8c:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
    memcpy(&val, *in_q7, 4);
 801fb90:	6ac7      	ldr	r7, [r0, #44]	@ 0x2c
  return (op1 >> op2) | (op1 << (32U - op2));
 801fb92:	ea4f 2637 	mov.w	r6, r7, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fb96:	fa2f f686 	sxtb16	r6, r6
 801fb9a:	fa2f f787 	sxtb16	r7, r7
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fb9e:	fb27 2208 	smlad	r2, r7, r8, r2
 801fba2:	6aed      	ldr	r5, [r5, #44]	@ 0x2c
  return (op1 >> op2) | (op1 << (32U - op2));
 801fba4:	ea4f 2a35 	mov.w	sl, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fba8:	fa2f fa8a 	sxtb16	sl, sl
 801fbac:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fbb0:	fb27 3709 	smlad	r7, r7, r9, r3
 801fbb4:	fb25 e808 	smlad	r8, r5, r8, lr
    memcpy(&val, *in_q15, 4);
 801fbb8:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 801fbba:	fb25 c509 	smlad	r5, r5, r9, ip
 801fbbe:	6de4      	ldr	r4, [r4, #92]	@ 0x5c
 801fbc0:	fb26 2203 	smlad	r2, r6, r3, r2
 801fbc4:	fb26 7704 	smlad	r7, r6, r4, r7
 801fbc8:	ee06 7a90 	vmov	s13, r7
 801fbcc:	fb2a 8703 	smlad	r7, sl, r3, r8
 801fbd0:	ee07 7a10 	vmov	s14, r7
 801fbd4:	fb2a 5404 	smlad	r4, sl, r4, r5
 801fbd8:	ee07 4a90 	vmov	s15, r4
		ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
		ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
		ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 801fbdc:	ee06 2a10 	vmov	s12, r2
 801fbe0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 801fbe4:	ee26 6a05 	vmul.f32	s12, s12, s10
 801fbe8:	eebd 6ac6 	vcvt.s32.f32	s12, s12
 801fbec:	ee16 4a10 	vmov	r4, s12
		ch_0_out_0 += out_offset;
 801fbf0:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 801fbf2:	443c      	add	r4, r7
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801fbf4:	9f05      	ldr	r7, [sp, #20]
 801fbf6:	42bc      	cmp	r4, r7
 801fbf8:	bfb8      	it	lt
 801fbfa:	463c      	movlt	r4, r7
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801fbfc:	9e06      	ldr	r6, [sp, #24]
 801fbfe:	42b4      	cmp	r4, r6
 801fc00:	bfa8      	it	ge
 801fc02:	4634      	movge	r4, r6
		*out_0++ = (q7_t) ch_0_out_0;
 801fc04:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801fc06:	f802 4b02 	strb.w	r4, [r2], #2

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 801fc0a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801fc0e:	ee66 6a85 	vmul.f32	s13, s13, s10
 801fc12:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 801fc16:	ee16 5a90 	vmov	r5, s13
		ch_0_out_1 += out_offset;
 801fc1a:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 801fc1c:	4425      	add	r5, r4
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801fc1e:	42bd      	cmp	r5, r7
 801fc20:	bfb8      	it	lt
 801fc22:	463d      	movlt	r5, r7
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801fc24:	42b5      	cmp	r5, r6
 801fc26:	bfa8      	it	ge
 801fc28:	4635      	movge	r5, r6
		*out_1++ = (q7_t) ch_0_out_1;
 801fc2a:	f8dd c010 	ldr.w	ip, [sp, #16]
 801fc2e:	4664      	mov	r4, ip
 801fc30:	f804 5b02 	strb.w	r5, [r4], #2

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 801fc34:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801fc38:	ee27 7a25 	vmul.f32	s14, s14, s11
 801fc3c:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 801fc40:	ee17 3a10 	vmov	r3, s14
		ch_1_out_0 += out_offset;
 801fc44:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 801fc46:	442b      	add	r3, r5
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 801fc48:	42bb      	cmp	r3, r7
 801fc4a:	bfb8      	it	lt
 801fc4c:	463b      	movlt	r3, r7
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 801fc4e:	4635      	mov	r5, r6
 801fc50:	42b3      	cmp	r3, r6
 801fc52:	bfa8      	it	ge
 801fc54:	4633      	movge	r3, r6
		*out_0++ = (q7_t) ch_1_out_0;
 801fc56:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 801fc58:	7073      	strb	r3, [r6, #1]

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 801fc5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801fc5e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801fc62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801fc66:	ee17 3a90 	vmov	r3, s15
		ch_1_out_1 += out_offset;
 801fc6a:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 801fc6c:	4433      	add	r3, r6
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 801fc6e:	42bb      	cmp	r3, r7
 801fc70:	bfb8      	it	lt
 801fc72:	463b      	movlt	r3, r7
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 801fc74:	42ab      	cmp	r3, r5
 801fc76:	bfa8      	it	ge
 801fc78:	462b      	movge	r3, r5
		*out_1++ = (q7_t) ch_1_out_1;
 801fc7a:	f88c 3001 	strb.w	r3, [ip, #1]
		scales += 2;
 801fc7e:	9d01      	ldr	r5, [sp, #4]
 801fc80:	3508      	adds	r5, #8
 801fc82:	9501      	str	r5, [sp, #4]

		/* skip row */
		ip_a0 += num_col_a;
 801fc84:	9e03      	ldr	r6, [sp, #12]
 801fc86:	f106 0330 	add.w	r3, r6, #48	@ 0x30
 801fc8a:	4418      	add	r0, r3
		row_count--;
 801fc8c:	9b02      	ldr	r3, [sp, #8]
 801fc8e:	3b01      	subs	r3, #1
 801fc90:	b29b      	uxth	r3, r3
 801fc92:	9302      	str	r3, [sp, #8]
		*out_1++ = (q7_t) ch_1_out_1;
 801fc94:	9404      	str	r4, [sp, #16]
		*out_0++ = (q7_t) ch_1_out_0;
 801fc96:	9217      	str	r2, [sp, #92]	@ 0x5c
	while (row_count) {
 801fc98:	9b02      	ldr	r3, [sp, #8]
 801fc9a:	2b00      	cmp	r3, #0
 801fc9c:	f47f adc2 	bne.w	801f824 <mat_mult_kernel_s8_s16_reordered_ch48_fpreq+0x28>

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 801fca0:	9c07      	ldr	r4, [sp, #28]
 801fca2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801fca4:	1918      	adds	r0, r3, r4
 801fca6:	b009      	add	sp, #36	@ 0x24
 801fca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801fcac <mat_mult_kernel_s8_s16_reordered_ch16_fpreq>:

q7_t* mat_mult_kernel_s8_s16_reordered_ch16_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0) {
 801fcac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fcb0:	b089      	sub	sp, #36	@ 0x24
 801fcb2:	9301      	str	r3, [sp, #4]
 801fcb4:	f9bd 304c 	ldrsh.w	r3, [sp, #76]	@ 0x4c
 801fcb8:	9305      	str	r3, [sp, #20]
 801fcba:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	@ 0x50
 801fcbe:	9306      	str	r3, [sp, #24]
 801fcc0:	f8bd 3054 	ldrh.w	r3, [sp, #84]	@ 0x54
 801fcc4:	9303      	str	r3, [sp, #12]
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 801fcc6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801fcc8:	4413      	add	r3, r2
 801fcca:	9304      	str	r3, [sp, #16]
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
 801fccc:	0853      	lsrs	r3, r2, #1
 801fcce:	9302      	str	r3, [sp, #8]
	const q7_t *ip_a0 = input_a;
	/* this loop over rows in A */
	while (row_count) {
 801fcd0:	9207      	str	r2, [sp, #28]
 801fcd2:	e108      	b.n	801fee6 <mat_mult_kernel_s8_s16_reordered_ch16_fpreq+0x23a>
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 801fcd4:	9b03      	ldr	r3, [sp, #12]
 801fcd6:	eb01 0243 	add.w	r2, r1, r3, lsl #1

		/* align the second pointer for A */
		const q7_t *ip_a1 = ip_a0 + num_col_a;
 801fcda:	eb00 0a03 	add.w	sl, r0, r3
		const float scale_0 = scales[0];
 801fcde:	9c01      	ldr	r4, [sp, #4]
 801fce0:	ed94 5a00 	vldr	s10, [r4]
		const float scale_1 = scales[1];
 801fce4:	edd4 5a01 	vldr	s11, [r4, #4]

		/* Init accumulator with bias for channel N and N + 1 */
		q31_t ch_0_out_0 = *bias;
 801fce8:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 801fcea:	f8d5 9000 	ldr.w	r9, [r5]
		q31_t ch_0_out_1 = *bias++;
		q31_t ch_1_out_0 = *bias;
 801fcee:	f8d5 8004 	ldr.w	r8, [r5, #4]
		q31_t ch_1_out_1 = *bias++;
 801fcf2:	3508      	adds	r5, #8
 801fcf4:	9516      	str	r5, [sp, #88]	@ 0x58
 801fcf6:	680e      	ldr	r6, [r1, #0]
 801fcf8:	461d      	mov	r5, r3
 801fcfa:	f851 7013 	ldr.w	r7, [r1, r3, lsl #1]
    memcpy(&val, *in_q7, 4);
 801fcfe:	6804      	ldr	r4, [r0, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fd00:	ea4f 2e34 	mov.w	lr, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fd04:	fa2f fe8e 	sxtb16	lr, lr
 801fd08:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fd0c:	fb24 9306 	smlad	r3, r4, r6, r9
 801fd10:	5945      	ldr	r5, [r0, r5]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fd12:	ea4f 2c35 	mov.w	ip, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fd16:	fa2f fc8c 	sxtb16	ip, ip
 801fd1a:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fd1e:	fb24 9407 	smlad	r4, r4, r7, r9
 801fd22:	fb25 8606 	smlad	r6, r5, r6, r8
    memcpy(&val, *in_q15, 4);
 801fd26:	f8d1 9004 	ldr.w	r9, [r1, #4]
 801fd2a:	fb25 8507 	smlad	r5, r5, r7, r8
 801fd2e:	6857      	ldr	r7, [r2, #4]
 801fd30:	fb2e 3309 	smlad	r3, lr, r9, r3
 801fd34:	fb2e 4e07 	smlad	lr, lr, r7, r4
 801fd38:	fb2c 6909 	smlad	r9, ip, r9, r6
 801fd3c:	f8d1 b008 	ldr.w	fp, [r1, #8]
 801fd40:	fb2c 5c07 	smlad	ip, ip, r7, r5
 801fd44:	f8d2 8008 	ldr.w	r8, [r2, #8]
    memcpy(&val, *in_q7, 4);
 801fd48:	6845      	ldr	r5, [r0, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fd4a:	ea4f 2735 	mov.w	r7, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fd4e:	fa2f f787 	sxtb16	r7, r7
 801fd52:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fd56:	fb25 330b 	smlad	r3, r5, fp, r3
 801fd5a:	f8da 4004 	ldr.w	r4, [sl, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fd5e:	ea4f 2634 	mov.w	r6, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fd62:	fa2f f686 	sxtb16	r6, r6
 801fd66:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fd6a:	fb25 e508 	smlad	r5, r5, r8, lr
 801fd6e:	fb24 9e0b 	smlad	lr, r4, fp, r9
    memcpy(&val, *in_q15, 4);
 801fd72:	f8d1 900c 	ldr.w	r9, [r1, #12]
 801fd76:	fb24 c408 	smlad	r4, r4, r8, ip
 801fd7a:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 801fd7e:	fb27 3309 	smlad	r3, r7, r9, r3
 801fd82:	fb27 570c 	smlad	r7, r7, ip, r5
 801fd86:	fb26 e909 	smlad	r9, r6, r9, lr
 801fd8a:	f8d1 e010 	ldr.w	lr, [r1, #16]
 801fd8e:	fb26 460c 	smlad	r6, r6, ip, r4
 801fd92:	f8d2 b010 	ldr.w	fp, [r2, #16]
    memcpy(&val, *in_q7, 4);
 801fd96:	6884      	ldr	r4, [r0, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fd98:	ea4f 2834 	mov.w	r8, r4, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fd9c:	fa2f f888 	sxtb16	r8, r8
 801fda0:	fa2f f484 	sxtb16	r4, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fda4:	fb24 330e 	smlad	r3, r4, lr, r3
 801fda8:	f8da 5008 	ldr.w	r5, [sl, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fdac:	ea4f 2c35 	mov.w	ip, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fdb0:	fa2f fc8c 	sxtb16	ip, ip
 801fdb4:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fdb8:	fb24 740b 	smlad	r4, r4, fp, r7
 801fdbc:	fb25 9e0e 	smlad	lr, r5, lr, r9
    memcpy(&val, *in_q15, 4);
 801fdc0:	f8d1 9014 	ldr.w	r9, [r1, #20]
 801fdc4:	fb25 650b 	smlad	r5, r5, fp, r6
 801fdc8:	6956      	ldr	r6, [r2, #20]
 801fdca:	fb28 3309 	smlad	r3, r8, r9, r3
 801fdce:	fb28 4406 	smlad	r4, r8, r6, r4
 801fdd2:	fb2c e909 	smlad	r9, ip, r9, lr
 801fdd6:	f8d1 e018 	ldr.w	lr, [r1, #24]
 801fdda:	fb2c 5806 	smlad	r8, ip, r6, r5
 801fdde:	f8d2 c018 	ldr.w	ip, [r2, #24]
    memcpy(&val, *in_q7, 4);
 801fde2:	68c7      	ldr	r7, [r0, #12]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fde4:	ea4f 2537 	mov.w	r5, r7, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fde8:	fa2f f585 	sxtb16	r5, r5
 801fdec:	fa2f f787 	sxtb16	r7, r7
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fdf0:	fb27 330e 	smlad	r3, r7, lr, r3
 801fdf4:	f8da 600c 	ldr.w	r6, [sl, #12]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fdf8:	ea4f 2a36 	mov.w	sl, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fdfc:	fa2f fa8a 	sxtb16	sl, sl
 801fe00:	fa2f f686 	sxtb16	r6, r6
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fe04:	fb27 470c 	smlad	r7, r7, ip, r4
 801fe08:	fb26 9e0e 	smlad	lr, r6, lr, r9
    memcpy(&val, *in_q15, 4);
 801fe0c:	69cc      	ldr	r4, [r1, #28]
 801fe0e:	fb26 860c 	smlad	r6, r6, ip, r8
 801fe12:	69d2      	ldr	r2, [r2, #28]
 801fe14:	fb25 3304 	smlad	r3, r5, r4, r3
 801fe18:	fb25 7702 	smlad	r7, r5, r2, r7
 801fe1c:	ee06 7a90 	vmov	s13, r7
 801fe20:	fb2a e704 	smlad	r7, sl, r4, lr
 801fe24:	ee07 7a10 	vmov	s14, r7
 801fe28:	fb2a 6202 	smlad	r2, sl, r2, r6
 801fe2c:	ee07 2a90 	vmov	s15, r2
		ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
		ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
		ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 801fe30:	ee06 3a10 	vmov	s12, r3
 801fe34:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 801fe38:	ee26 6a05 	vmul.f32	s12, s12, s10
 801fe3c:	eebd 6ac6 	vcvt.s32.f32	s12, s12
 801fe40:	ee16 3a10 	vmov	r3, s12
		ch_0_out_0 += out_offset;
 801fe44:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801fe46:	4413      	add	r3, r2
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 801fe48:	9c05      	ldr	r4, [sp, #20]
 801fe4a:	42a3      	cmp	r3, r4
 801fe4c:	bfb8      	it	lt
 801fe4e:	4623      	movlt	r3, r4
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 801fe50:	9e06      	ldr	r6, [sp, #24]
 801fe52:	42b3      	cmp	r3, r6
 801fe54:	bfa8      	it	ge
 801fe56:	4633      	movge	r3, r6
		*out_0++ = (q7_t) ch_0_out_0;
 801fe58:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801fe5a:	f802 3b02 	strb.w	r3, [r2], #2

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 801fe5e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801fe62:	ee66 6a85 	vmul.f32	s13, s13, s10
 801fe66:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 801fe6a:	ee16 3a90 	vmov	r3, s13
		ch_0_out_1 += out_offset;
 801fe6e:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 801fe70:	443b      	add	r3, r7
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 801fe72:	42a3      	cmp	r3, r4
 801fe74:	bfb8      	it	lt
 801fe76:	4623      	movlt	r3, r4
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 801fe78:	42b3      	cmp	r3, r6
 801fe7a:	bfa8      	it	ge
 801fe7c:	4633      	movge	r3, r6
		*out_1++ = (q7_t) ch_0_out_1;
 801fe7e:	f8dd c010 	ldr.w	ip, [sp, #16]
 801fe82:	4665      	mov	r5, ip
 801fe84:	f805 3b02 	strb.w	r3, [r5], #2

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 801fe88:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801fe8c:	ee27 7a25 	vmul.f32	s14, s14, s11
 801fe90:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 801fe94:	ee17 3a10 	vmov	r3, s14
		ch_1_out_0 += out_offset;
 801fe98:	443b      	add	r3, r7
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 801fe9a:	42a3      	cmp	r3, r4
 801fe9c:	bfb8      	it	lt
 801fe9e:	4623      	movlt	r3, r4
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 801fea0:	42b3      	cmp	r3, r6
 801fea2:	bfa8      	it	ge
 801fea4:	4633      	movge	r3, r6
		*out_0++ = (q7_t) ch_1_out_0;
 801fea6:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 801fea8:	707b      	strb	r3, [r7, #1]

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 801feaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801feae:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801feb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801feb6:	ee17 3a90 	vmov	r3, s15
		ch_1_out_1 += out_offset;
 801feba:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 801febc:	443b      	add	r3, r7
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 801febe:	42a3      	cmp	r3, r4
 801fec0:	bfb8      	it	lt
 801fec2:	4623      	movlt	r3, r4
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 801fec4:	42b3      	cmp	r3, r6
 801fec6:	bfa8      	it	ge
 801fec8:	4633      	movge	r3, r6
		*out_1++ = (q7_t) ch_1_out_1;
 801feca:	f88c 3001 	strb.w	r3, [ip, #1]
		scales += 2;
 801fece:	9c01      	ldr	r4, [sp, #4]
 801fed0:	3408      	adds	r4, #8
 801fed2:	9401      	str	r4, [sp, #4]

		/* skip row */
		ip_a0 += num_col_a;
 801fed4:	9b03      	ldr	r3, [sp, #12]
 801fed6:	3310      	adds	r3, #16
 801fed8:	4418      	add	r0, r3
		row_count--;
 801feda:	9b02      	ldr	r3, [sp, #8]
 801fedc:	3b01      	subs	r3, #1
 801fede:	b29b      	uxth	r3, r3
 801fee0:	9302      	str	r3, [sp, #8]
		*out_1++ = (q7_t) ch_1_out_1;
 801fee2:	9504      	str	r5, [sp, #16]
		*out_0++ = (q7_t) ch_1_out_0;
 801fee4:	9217      	str	r2, [sp, #92]	@ 0x5c
	while (row_count) {
 801fee6:	9b02      	ldr	r3, [sp, #8]
 801fee8:	2b00      	cmp	r3, #0
 801feea:	f47f aef3 	bne.w	801fcd4 <mat_mult_kernel_s8_s16_reordered_ch16_fpreq+0x28>

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 801feee:	9e07      	ldr	r6, [sp, #28]
 801fef0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801fef2:	1998      	adds	r0, r3, r6
 801fef4:	b009      	add	sp, #36	@ 0x24
 801fef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801fefa <mat_mult_kernel_s8_s16_reordered_ch24_fpreq>:

q7_t* mat_mult_kernel_s8_s16_reordered_ch24_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0) {
 801fefa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fefe:	b089      	sub	sp, #36	@ 0x24
 801ff00:	9301      	str	r3, [sp, #4]
 801ff02:	f9bd 304c 	ldrsh.w	r3, [sp, #76]	@ 0x4c
 801ff06:	9305      	str	r3, [sp, #20]
 801ff08:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	@ 0x50
 801ff0c:	9306      	str	r3, [sp, #24]
 801ff0e:	f8bd 3054 	ldrh.w	r3, [sp, #84]	@ 0x54
 801ff12:	9303      	str	r3, [sp, #12]
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 801ff14:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801ff16:	4413      	add	r3, r2
 801ff18:	9304      	str	r3, [sp, #16]
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
 801ff1a:	0853      	lsrs	r3, r2, #1
 801ff1c:	9302      	str	r3, [sp, #8]
	const q7_t *ip_a0 = input_a;
	/* this loop over rows in A */
	while (row_count) {
 801ff1e:	9207      	str	r2, [sp, #28]
 801ff20:	e152      	b.n	80201c8 <mat_mult_kernel_s8_s16_reordered_ch24_fpreq+0x2ce>
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 801ff22:	9b03      	ldr	r3, [sp, #12]
 801ff24:	eb01 0443 	add.w	r4, r1, r3, lsl #1

		/* align the second pointer for A */
		const q7_t *ip_a1 = ip_a0 + num_col_a;
 801ff28:	18c7      	adds	r7, r0, r3
		const float scale_0 = scales[0];
 801ff2a:	9a01      	ldr	r2, [sp, #4]
 801ff2c:	ed92 5a00 	vldr	s10, [r2]
		const float scale_1 = scales[1];
 801ff30:	edd2 5a01 	vldr	s11, [r2, #4]

		/* Init accumulator with bias for channel N and N + 1 */
		q31_t ch_0_out_0 = *bias;
 801ff34:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 801ff36:	f8d5 a000 	ldr.w	sl, [r5]
		q31_t ch_0_out_1 = *bias++;
		q31_t ch_1_out_0 = *bias;
 801ff3a:	f8d5 9004 	ldr.w	r9, [r5, #4]
		q31_t ch_1_out_1 = *bias++;
 801ff3e:	3508      	adds	r5, #8
 801ff40:	9516      	str	r5, [sp, #88]	@ 0x58
 801ff42:	f8d1 e000 	ldr.w	lr, [r1]
 801ff46:	461d      	mov	r5, r3
 801ff48:	f851 8013 	ldr.w	r8, [r1, r3, lsl #1]
    memcpy(&val, *in_q7, 4);
 801ff4c:	6802      	ldr	r2, [r0, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 801ff4e:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ff52:	fa2f fc8c 	sxtb16	ip, ip
 801ff56:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801ff5a:	fb22 a30e 	smlad	r3, r2, lr, sl
 801ff5e:	5945      	ldr	r5, [r0, r5]
  return (op1 >> op2) | (op1 << (32U - op2));
 801ff60:	ea4f 2635 	mov.w	r6, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ff64:	fa2f f686 	sxtb16	r6, r6
 801ff68:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801ff6c:	fb22 a208 	smlad	r2, r2, r8, sl
 801ff70:	fb25 9e0e 	smlad	lr, r5, lr, r9
    memcpy(&val, *in_q15, 4);
 801ff74:	f8d1 a004 	ldr.w	sl, [r1, #4]
 801ff78:	fb25 9508 	smlad	r5, r5, r8, r9
 801ff7c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801ff80:	fb2c 330a 	smlad	r3, ip, sl, r3
 801ff84:	fb2c 2c08 	smlad	ip, ip, r8, r2
 801ff88:	fb26 ea0a 	smlad	sl, r6, sl, lr
 801ff8c:	f8d1 b008 	ldr.w	fp, [r1, #8]
 801ff90:	fb26 5608 	smlad	r6, r6, r8, r5
 801ff94:	f8d4 8008 	ldr.w	r8, [r4, #8]
    memcpy(&val, *in_q7, 4);
 801ff98:	6845      	ldr	r5, [r0, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801ff9a:	ea4f 2935 	mov.w	r9, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ff9e:	fa2f f989 	sxtb16	r9, r9
 801ffa2:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801ffa6:	fb25 330b 	smlad	r3, r5, fp, r3
 801ffaa:	687a      	ldr	r2, [r7, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 801ffac:	ea4f 2e32 	mov.w	lr, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ffb0:	fa2f fe8e 	sxtb16	lr, lr
 801ffb4:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801ffb8:	fb25 c508 	smlad	r5, r5, r8, ip
 801ffbc:	fb22 ac0b 	smlad	ip, r2, fp, sl
    memcpy(&val, *in_q15, 4);
 801ffc0:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 801ffc4:	fb22 6208 	smlad	r2, r2, r8, r6
 801ffc8:	68e6      	ldr	r6, [r4, #12]
 801ffca:	fb29 330b 	smlad	r3, r9, fp, r3
 801ffce:	fb29 5906 	smlad	r9, r9, r6, r5
 801ffd2:	fb2e cb0b 	smlad	fp, lr, fp, ip
 801ffd6:	f8d1 8010 	ldr.w	r8, [r1, #16]
 801ffda:	fb2e 2e06 	smlad	lr, lr, r6, r2
 801ffde:	f8d4 a010 	ldr.w	sl, [r4, #16]
    memcpy(&val, *in_q7, 4);
 801ffe2:	f8d0 c008 	ldr.w	ip, [r0, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 801ffe6:	ea4f 263c 	mov.w	r6, ip, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801ffea:	fa2f f686 	sxtb16	r6, r6
 801ffee:	fa2f fc8c 	sxtb16	ip, ip
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 801fff2:	fb2c 3308 	smlad	r3, ip, r8, r3
 801fff6:	68ba      	ldr	r2, [r7, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 801fff8:	ea4f 2532 	mov.w	r5, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 801fffc:	fa2f f585 	sxtb16	r5, r5
 8020000:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8020004:	fb2c 9c0a 	smlad	ip, ip, sl, r9
 8020008:	fb22 b808 	smlad	r8, r2, r8, fp
    memcpy(&val, *in_q15, 4);
 802000c:	f8d1 9014 	ldr.w	r9, [r1, #20]
 8020010:	fb22 e20a 	smlad	r2, r2, sl, lr
 8020014:	f8d4 a014 	ldr.w	sl, [r4, #20]
 8020018:	fb26 3309 	smlad	r3, r6, r9, r3
 802001c:	fb26 c60a 	smlad	r6, r6, sl, ip
 8020020:	fb25 8909 	smlad	r9, r5, r9, r8
 8020024:	f8d1 e018 	ldr.w	lr, [r1, #24]
 8020028:	fb25 250a 	smlad	r5, r5, sl, r2
 802002c:	f8d4 a018 	ldr.w	sl, [r4, #24]
    memcpy(&val, *in_q7, 4);
 8020030:	68c2      	ldr	r2, [r0, #12]
  return (op1 >> op2) | (op1 << (32U - op2));
 8020032:	ea4f 2832 	mov.w	r8, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8020036:	fa2f f888 	sxtb16	r8, r8
 802003a:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802003e:	fb22 330e 	smlad	r3, r2, lr, r3
 8020042:	f8d7 b00c 	ldr.w	fp, [r7, #12]
  return (op1 >> op2) | (op1 << (32U - op2));
 8020046:	ea4f 2c3b 	mov.w	ip, fp, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802004a:	fa2f fc8c 	sxtb16	ip, ip
 802004e:	fa2f fb8b 	sxtb16	fp, fp
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8020052:	fb22 620a 	smlad	r2, r2, sl, r6
 8020056:	fb2b 9e0e 	smlad	lr, fp, lr, r9
    memcpy(&val, *in_q15, 4);
 802005a:	69ce      	ldr	r6, [r1, #28]
 802005c:	fb2b 5b0a 	smlad	fp, fp, sl, r5
 8020060:	69e5      	ldr	r5, [r4, #28]
 8020062:	fb28 3306 	smlad	r3, r8, r6, r3
 8020066:	fb28 2805 	smlad	r8, r8, r5, r2
 802006a:	fb2c e606 	smlad	r6, ip, r6, lr
 802006e:	f8d1 e020 	ldr.w	lr, [r1, #32]
 8020072:	fb2c ba05 	smlad	sl, ip, r5, fp
 8020076:	f8d4 9020 	ldr.w	r9, [r4, #32]
    memcpy(&val, *in_q7, 4);
 802007a:	6902      	ldr	r2, [r0, #16]
  return (op1 >> op2) | (op1 << (32U - op2));
 802007c:	ea4f 2c32 	mov.w	ip, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8020080:	fa2f fc8c 	sxtb16	ip, ip
 8020084:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8020088:	fb22 330e 	smlad	r3, r2, lr, r3
 802008c:	693d      	ldr	r5, [r7, #16]
  return (op1 >> op2) | (op1 << (32U - op2));
 802008e:	ea4f 2b35 	mov.w	fp, r5, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8020092:	fa2f fb8b 	sxtb16	fp, fp
 8020096:	fa2f f585 	sxtb16	r5, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802009a:	fb22 8209 	smlad	r2, r2, r9, r8
 802009e:	fb25 6e0e 	smlad	lr, r5, lr, r6
    memcpy(&val, *in_q15, 4);
 80200a2:	6a4e      	ldr	r6, [r1, #36]	@ 0x24
 80200a4:	fb25 a509 	smlad	r5, r5, r9, sl
 80200a8:	f8d4 8024 	ldr.w	r8, [r4, #36]	@ 0x24
 80200ac:	fb2c 3306 	smlad	r3, ip, r6, r3
 80200b0:	fb2c 2208 	smlad	r2, ip, r8, r2
 80200b4:	fb2b e906 	smlad	r9, fp, r6, lr
 80200b8:	f8d1 e028 	ldr.w	lr, [r1, #40]	@ 0x28
 80200bc:	fb2b 5808 	smlad	r8, fp, r8, r5
 80200c0:	f8d4 a028 	ldr.w	sl, [r4, #40]	@ 0x28
    memcpy(&val, *in_q7, 4);
 80200c4:	f8d0 c014 	ldr.w	ip, [r0, #20]
  return (op1 >> op2) | (op1 << (32U - op2));
 80200c8:	ea4f 253c 	mov.w	r5, ip, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80200cc:	fa2f f585 	sxtb16	r5, r5
 80200d0:	fa2f fc8c 	sxtb16	ip, ip
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80200d4:	fb2c 330e 	smlad	r3, ip, lr, r3
 80200d8:	697e      	ldr	r6, [r7, #20]
  return (op1 >> op2) | (op1 << (32U - op2));
 80200da:	ea4f 2736 	mov.w	r7, r6, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80200de:	fa2f f787 	sxtb16	r7, r7
 80200e2:	fa2f f686 	sxtb16	r6, r6
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80200e6:	fb2c 2c0a 	smlad	ip, ip, sl, r2
 80200ea:	fb26 9e0e 	smlad	lr, r6, lr, r9
    memcpy(&val, *in_q15, 4);
 80200ee:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80200f0:	fb26 860a 	smlad	r6, r6, sl, r8
 80200f4:	6ae4      	ldr	r4, [r4, #44]	@ 0x2c
 80200f6:	fb25 3302 	smlad	r3, r5, r2, r3
 80200fa:	fb25 cc04 	smlad	ip, r5, r4, ip
 80200fe:	ee06 ca90 	vmov	s13, ip
 8020102:	fb27 ec02 	smlad	ip, r7, r2, lr
 8020106:	ee07 ca10 	vmov	s14, ip
 802010a:	fb27 6404 	smlad	r4, r7, r4, r6
 802010e:	ee07 4a90 	vmov	s15, r4
		ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8020112:	ee06 3a10 	vmov	s12, r3
 8020116:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 802011a:	ee26 6a05 	vmul.f32	s12, s12, s10
 802011e:	eebd 6ac6 	vcvt.s32.f32	s12, s12
 8020122:	ee16 3a10 	vmov	r3, s12
		ch_0_out_0 += out_offset;
 8020126:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8020128:	4423      	add	r3, r4
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 802012a:	9a05      	ldr	r2, [sp, #20]
 802012c:	4293      	cmp	r3, r2
 802012e:	bfb8      	it	lt
 8020130:	4613      	movlt	r3, r2
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8020132:	9e06      	ldr	r6, [sp, #24]
 8020134:	42b3      	cmp	r3, r6
 8020136:	bfa8      	it	ge
 8020138:	4633      	movge	r3, r6
		*out_0++ = (q7_t) ch_0_out_0;
 802013a:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 802013c:	f804 3b02 	strb.w	r3, [r4], #2

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8020140:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8020144:	ee66 6a85 	vmul.f32	s13, s13, s10
 8020148:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 802014c:	ee16 3a90 	vmov	r3, s13
		ch_0_out_1 += out_offset;
 8020150:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8020152:	443b      	add	r3, r7
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8020154:	4293      	cmp	r3, r2
 8020156:	bfb8      	it	lt
 8020158:	4613      	movlt	r3, r2
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 802015a:	42b3      	cmp	r3, r6
 802015c:	bfa8      	it	ge
 802015e:	4633      	movge	r3, r6
		*out_1++ = (q7_t) ch_0_out_1;
 8020160:	f8dd c010 	ldr.w	ip, [sp, #16]
 8020164:	4665      	mov	r5, ip
 8020166:	f805 3b02 	strb.w	r3, [r5], #2

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 802016a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 802016e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8020172:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8020176:	ee17 3a10 	vmov	r3, s14
		ch_1_out_0 += out_offset;
 802017a:	443b      	add	r3, r7
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 802017c:	4293      	cmp	r3, r2
 802017e:	bfb8      	it	lt
 8020180:	4613      	movlt	r3, r2
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 8020182:	42b3      	cmp	r3, r6
 8020184:	bfa8      	it	ge
 8020186:	4633      	movge	r3, r6
		*out_0++ = (q7_t) ch_1_out_0;
 8020188:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 802018a:	707b      	strb	r3, [r7, #1]

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 802018c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020190:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8020194:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020198:	ee17 3a90 	vmov	r3, s15
		ch_1_out_1 += out_offset;
 802019c:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 802019e:	443b      	add	r3, r7
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 80201a0:	4293      	cmp	r3, r2
 80201a2:	bfb8      	it	lt
 80201a4:	4613      	movlt	r3, r2
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 80201a6:	42b3      	cmp	r3, r6
 80201a8:	bfa8      	it	ge
 80201aa:	4633      	movge	r3, r6
		*out_1++ = (q7_t) ch_1_out_1;
 80201ac:	f88c 3001 	strb.w	r3, [ip, #1]
		scales += 2;
 80201b0:	9a01      	ldr	r2, [sp, #4]
 80201b2:	3208      	adds	r2, #8
 80201b4:	9201      	str	r2, [sp, #4]

		/* skip row */
		ip_a0 += num_col_a;
 80201b6:	9b03      	ldr	r3, [sp, #12]
 80201b8:	3318      	adds	r3, #24
 80201ba:	4418      	add	r0, r3
		row_count--;
 80201bc:	9b02      	ldr	r3, [sp, #8]
 80201be:	3b01      	subs	r3, #1
 80201c0:	b29b      	uxth	r3, r3
 80201c2:	9302      	str	r3, [sp, #8]
		*out_1++ = (q7_t) ch_1_out_1;
 80201c4:	9504      	str	r5, [sp, #16]
		*out_0++ = (q7_t) ch_1_out_0;
 80201c6:	9417      	str	r4, [sp, #92]	@ 0x5c
	while (row_count) {
 80201c8:	9b02      	ldr	r3, [sp, #8]
 80201ca:	2b00      	cmp	r3, #0
 80201cc:	f47f aea9 	bne.w	801ff22 <mat_mult_kernel_s8_s16_reordered_ch24_fpreq+0x28>

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 80201d0:	9d07      	ldr	r5, [sp, #28]
 80201d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80201d4:	1958      	adds	r0, r3, r5
 80201d6:	b009      	add	sp, #36	@ 0x24
 80201d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080201dc <mat_mult_kernel_s8_s16_reordered_fpreq>:

q7_t* mat_mult_kernel_s8_s16_reordered_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0) {
 80201dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80201e0:	b08b      	sub	sp, #44	@ 0x2c
 80201e2:	4683      	mov	fp, r0
 80201e4:	9108      	str	r1, [sp, #32]
 80201e6:	4616      	mov	r6, r2
 80201e8:	469c      	mov	ip, r3
 80201ea:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 80201ec:	f9bd 3054 	ldrsh.w	r3, [sp, #84]	@ 0x54
 80201f0:	f9bd a058 	ldrsh.w	sl, [sp, #88]	@ 0x58
 80201f4:	f8bd 005c 	ldrh.w	r0, [sp, #92]	@ 0x5c
 80201f8:	f8dd 9060 	ldr.w	r9, [sp, #96]	@ 0x60
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 80201fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80201fe:	4432      	add	r2, r6
 8020200:	9203      	str	r2, [sp, #12]
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
 8020202:	0872      	lsrs	r2, r6, #1
 8020204:	9202      	str	r2, [sp, #8]
	const q7_t *ip_a0 = input_a;
	/* this loop over rows in A */
	while (row_count) {
 8020206:	9609      	str	r6, [sp, #36]	@ 0x24
 8020208:	4664      	mov	r4, ip
 802020a:	46bc      	mov	ip, r7
 802020c:	4651      	mov	r1, sl
 802020e:	4602      	mov	r2, r0
 8020210:	e093      	b.n	802033a <mat_mult_kernel_s8_s16_reordered_fpreq+0x15e>
 8020212:	f8de 7000 	ldr.w	r7, [lr]
 8020216:	f8d8 c000 	ldr.w	ip, [r8]
    memcpy(&val, *in_q7, 4);
 802021a:	f85b 9b04 	ldr.w	r9, [fp], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 802021e:	ea4f 2439 	mov.w	r4, r9, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8020222:	fa2f f484 	sxtb16	r4, r4
 8020226:	fa2f f989 	sxtb16	r9, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802022a:	fb29 5507 	smlad	r5, r9, r7, r5
 802022e:	f85a 3b04 	ldr.w	r3, [sl], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 8020232:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8020236:	fa2f f181 	sxtb16	r1, r1
 802023a:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802023e:	fb29 090c 	smlad	r9, r9, ip, r0
 8020242:	fb23 2707 	smlad	r7, r3, r7, r2
    memcpy(&val, *in_q15, 4);
 8020246:	f8de 2004 	ldr.w	r2, [lr, #4]
    *in_q15 += 2;
 802024a:	f10e 0e08 	add.w	lr, lr, #8
 802024e:	9801      	ldr	r0, [sp, #4]
 8020250:	fb23 030c 	smlad	r3, r3, ip, r0
    memcpy(&val, *in_q15, 4);
 8020254:	f8d8 c004 	ldr.w	ip, [r8, #4]
    *in_q15 += 2;
 8020258:	f108 0808 	add.w	r8, r8, #8
 802025c:	fb24 5502 	smlad	r5, r4, r2, r5
 8020260:	fb24 940c 	smlad	r4, r4, ip, r9
			ch_1_out_1 = __SMLAD(a11, b1, ch_1_out_1);

			b1 = arm_nn_read_q15x2_ia(&ip_b1);

			ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
			ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
 8020264:	4620      	mov	r0, r4
 8020266:	fb21 7202 	smlad	r2, r1, r2, r7
 802026a:	fb21 310c 	smlad	r1, r1, ip, r3
			ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
			ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);
 802026e:	9101      	str	r1, [sp, #4]

			col_count--;
 8020270:	3e01      	subs	r6, #1
 8020272:	b2b6      	uxth	r6, r6
		while (col_count) {
 8020274:	2e00      	cmp	r6, #0
 8020276:	d1cc      	bne.n	8020212 <mat_mult_kernel_s8_s16_reordered_fpreq+0x36>
		} /* while over col_count */

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8020278:	4617      	mov	r7, r2
 802027a:	9c04      	ldr	r4, [sp, #16]
 802027c:	f8dd c050 	ldr.w	ip, [sp, #80]	@ 0x50
 8020280:	9b05      	ldr	r3, [sp, #20]
 8020282:	9906      	ldr	r1, [sp, #24]
 8020284:	9a07      	ldr	r2, [sp, #28]
 8020286:	f8dd 9060 	ldr.w	r9, [sp, #96]	@ 0x60
 802028a:	ee07 5a90 	vmov	s15, r5
 802028e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020292:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020296:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802029a:	ee17 6a90 	vmov	r6, s15
		ch_0_out_0 += out_offset;
 802029e:	4466      	add	r6, ip
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 80202a0:	429e      	cmp	r6, r3
 80202a2:	bfb8      	it	lt
 80202a4:	461e      	movlt	r6, r3
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 80202a6:	428e      	cmp	r6, r1
 80202a8:	bfa8      	it	ge
 80202aa:	460e      	movge	r6, r1
		*out_0++ = (q7_t) ch_0_out_0;
 80202ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80202ae:	f805 6b02 	strb.w	r6, [r5], #2

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 80202b2:	ee07 0a90 	vmov	s15, r0
 80202b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80202ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80202be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80202c2:	ee17 0a90 	vmov	r0, s15
		ch_0_out_1 += out_offset;
 80202c6:	4460      	add	r0, ip
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 80202c8:	4298      	cmp	r0, r3
 80202ca:	bfb8      	it	lt
 80202cc:	4618      	movlt	r0, r3
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 80202ce:	4288      	cmp	r0, r1
 80202d0:	bfa8      	it	ge
 80202d2:	4608      	movge	r0, r1
		*out_1++ = (q7_t) ch_0_out_1;
 80202d4:	f8dd e00c 	ldr.w	lr, [sp, #12]
 80202d8:	4676      	mov	r6, lr
 80202da:	f806 0b02 	strb.w	r0, [r6], #2

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80202de:	ee07 7a90 	vmov	s15, r7
 80202e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80202e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80202ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80202ee:	ee17 0a90 	vmov	r0, s15
		ch_1_out_0 += out_offset;
 80202f2:	4460      	add	r0, ip
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 80202f4:	4298      	cmp	r0, r3
 80202f6:	bfb8      	it	lt
 80202f8:	4618      	movlt	r0, r3
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 80202fa:	4288      	cmp	r0, r1
 80202fc:	bfa8      	it	ge
 80202fe:	4608      	movge	r0, r1
		*out_0++ = (q7_t) ch_1_out_0;
 8020300:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 8020302:	7078      	strb	r0, [r7, #1]

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8020304:	eddd 7a01 	vldr	s15, [sp, #4]
 8020308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802030c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8020310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020314:	ee17 0a90 	vmov	r0, s15
		ch_1_out_1 += out_offset;
 8020318:	4460      	add	r0, ip
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 802031a:	4298      	cmp	r0, r3
 802031c:	bfb8      	it	lt
 802031e:	4618      	movlt	r0, r3
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 8020320:	4288      	cmp	r0, r1
 8020322:	bfa8      	it	ge
 8020324:	4608      	movge	r0, r1
		*out_1++ = (q7_t) ch_1_out_1;
 8020326:	f88e 0001 	strb.w	r0, [lr, #1]
		scales += 2;
 802032a:	3408      	adds	r4, #8

		/* skip row */
		ip_a0 += num_col_a;
 802032c:	4493      	add	fp, r2
		row_count--;
 802032e:	9802      	ldr	r0, [sp, #8]
 8020330:	3801      	subs	r0, #1
 8020332:	b280      	uxth	r0, r0
 8020334:	9002      	str	r0, [sp, #8]
		*out_1++ = (q7_t) ch_1_out_1;
 8020336:	9603      	str	r6, [sp, #12]
		*out_0++ = (q7_t) ch_1_out_0;
 8020338:	9519      	str	r5, [sp, #100]	@ 0x64
	while (row_count) {
 802033a:	9802      	ldr	r0, [sp, #8]
 802033c:	b1e0      	cbz	r0, 8020378 <mat_mult_kernel_s8_s16_reordered_fpreq+0x19c>
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 802033e:	9808      	ldr	r0, [sp, #32]
 8020340:	eb00 0842 	add.w	r8, r0, r2, lsl #1
		const q7_t *ip_a1 = ip_a0 + num_col_a;
 8020344:	eb0b 0a02 	add.w	sl, fp, r2
		const float scale_0 = scales[0];
 8020348:	edd4 6a00 	vldr	s13, [r4]
		const float scale_1 = scales[1];
 802034c:	ed94 7a01 	vldr	s14, [r4, #4]
		q31_t ch_0_out_0 = *bias;
 8020350:	f8d9 5000 	ldr.w	r5, [r9]
		q31_t ch_1_out_0 = *bias;
 8020354:	f8d9 7004 	ldr.w	r7, [r9, #4]
		q31_t ch_1_out_1 = *bias++;
 8020358:	f109 0908 	add.w	r9, r9, #8
		uint16_t col_count = num_col_a / 4;
 802035c:	0896      	lsrs	r6, r2, #2
		const q15_t *ip_b0 = input_b;
 802035e:	4686      	mov	lr, r0
		q31_t ch_1_out_1 = *bias++;
 8020360:	9701      	str	r7, [sp, #4]
		q31_t ch_0_out_1 = *bias++;
 8020362:	4628      	mov	r0, r5
 8020364:	9404      	str	r4, [sp, #16]
 8020366:	f8cd c050 	str.w	ip, [sp, #80]	@ 0x50
 802036a:	9305      	str	r3, [sp, #20]
 802036c:	9106      	str	r1, [sp, #24]
 802036e:	9207      	str	r2, [sp, #28]
 8020370:	463a      	mov	r2, r7
 8020372:	f8cd 9060 	str.w	r9, [sp, #96]	@ 0x60
		while (col_count) {
 8020376:	e77d      	b.n	8020274 <mat_mult_kernel_s8_s16_reordered_fpreq+0x98>
	}

	if (output_ch & 1) {
 8020378:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 802037a:	4667      	mov	r7, ip
 802037c:	46a4      	mov	ip, r4
 802037e:	468a      	mov	sl, r1
 8020380:	4610      	mov	r0, r2
 8020382:	f016 0f01 	tst.w	r6, #1
 8020386:	d057      	beq.n	8020438 <mat_mult_kernel_s8_s16_reordered_fpreq+0x25c>
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8020388:	9a08      	ldr	r2, [sp, #32]
 802038a:	eb02 0540 	add.w	r5, r2, r0, lsl #1

		/* Init accumulator with bias for channel N + 1 */
		q31_t ch_0_out_0 = *bias;
 802038e:	f8d9 4000 	ldr.w	r4, [r9]
		q31_t ch_0_out_1 = ch_0_out_0;

		int32_t col_count = num_col_a / 4;
 8020392:	ea4f 0e90 	mov.w	lr, r0, lsr #2
		q31_t ch_0_out_1 = ch_0_out_0;
 8020396:	4620      	mov	r0, r4
 8020398:	9601      	str	r6, [sp, #4]
 802039a:	4616      	mov	r6, r2
 802039c:	4699      	mov	r9, r3
 802039e:	4673      	mov	r3, lr
		while (col_count) {
 80203a0:	e019      	b.n	80203d6 <mat_mult_kernel_s8_s16_reordered_fpreq+0x1fa>
    memcpy(&val, *in_q15, 4);
 80203a2:	f8d6 8000 	ldr.w	r8, [r6]
 80203a6:	f8d5 e000 	ldr.w	lr, [r5]
    memcpy(&val, *in_q7, 4);
 80203aa:	f85b 2b04 	ldr.w	r2, [fp], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 80203ae:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80203b2:	fa2f f181 	sxtb16	r1, r1
 80203b6:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80203ba:	fb22 4808 	smlad	r8, r2, r8, r4
 80203be:	fb22 020e 	smlad	r2, r2, lr, r0
    memcpy(&val, *in_q15, 4);
 80203c2:	6874      	ldr	r4, [r6, #4]
    *in_q15 += 2;
 80203c4:	3608      	adds	r6, #8
    memcpy(&val, *in_q15, 4);
 80203c6:	6868      	ldr	r0, [r5, #4]
    *in_q15 += 2;
 80203c8:	3508      	adds	r5, #8
 80203ca:	fb21 8404 	smlad	r4, r1, r4, r8
 80203ce:	fb21 2100 	smlad	r1, r1, r0, r2

			b0 = arm_nn_read_q15x2_ia(&ip_b0);
			b1 = arm_nn_read_q15x2_ia(&ip_b1);

			ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
			ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
 80203d2:	4608      	mov	r0, r1

			col_count--;
 80203d4:	3b01      	subs	r3, #1
		while (col_count) {
 80203d6:	2b00      	cmp	r3, #0
 80203d8:	d1e3      	bne.n	80203a2 <mat_mult_kernel_s8_s16_reordered_fpreq+0x1c6>
		} /* while over col_count */

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * *scales);
 80203da:	9e01      	ldr	r6, [sp, #4]
 80203dc:	464b      	mov	r3, r9
 80203de:	ee07 4a90 	vmov	s15, r4
 80203e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80203e6:	ed9c 7a00 	vldr	s14, [ip]
 80203ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80203ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80203f2:	ee17 2a90 	vmov	r2, s15
		ch_0_out_0 += out_offset;
 80203f6:	443a      	add	r2, r7
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 80203f8:	454a      	cmp	r2, r9
 80203fa:	bfb8      	it	lt
 80203fc:	464a      	movlt	r2, r9
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 80203fe:	4552      	cmp	r2, sl
 8020400:	bfa8      	it	ge
 8020402:	4652      	movge	r2, sl
		*out_0++ = (q7_t) ch_0_out_0;
 8020404:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8020406:	f801 2b01 	strb.w	r2, [r1], #1

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * *scales);
 802040a:	ee07 0a90 	vmov	s15, r0
 802040e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020412:	ed9c 7a00 	vldr	s14, [ip]
 8020416:	ee67 7a87 	vmul.f32	s15, s15, s14
 802041a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		ch_0_out_1 += out_offset;
 802041e:	ee17 2a90 	vmov	r2, s15
 8020422:	4417      	add	r7, r2
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8020424:	45b9      	cmp	r9, r7
 8020426:	bfb8      	it	lt
 8020428:	463b      	movlt	r3, r7
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 802042a:	459a      	cmp	sl, r3
 802042c:	bfa8      	it	ge
 802042e:	469a      	movge	sl, r3
		*out_1++ = (q7_t) ch_0_out_1;
 8020430:	9b03      	ldr	r3, [sp, #12]
 8020432:	f883 a000 	strb.w	sl, [r3]
		*out_0++ = (q7_t) ch_0_out_0;
 8020436:	9119      	str	r1, [sp, #100]	@ 0x64

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 8020438:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802043a:	1998      	adds	r0, r3, r6
 802043c:	b00b      	add	sp, #44	@ 0x2c
 802043e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08020442 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask>:

q7_t* mat_mult_kernel_s8_s16_reordered_fpreq_bitmask(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 8020442:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020446:	b08d      	sub	sp, #52	@ 0x34
 8020448:	4607      	mov	r7, r0
 802044a:	9105      	str	r1, [sp, #20]
 802044c:	4611      	mov	r1, r2
 802044e:	9304      	str	r3, [sp, #16]
 8020450:	f9bd a05c 	ldrsh.w	sl, [sp, #92]	@ 0x5c
 8020454:	f9bd c060 	ldrsh.w	ip, [sp, #96]	@ 0x60
 8020458:	f8bd 3064 	ldrh.w	r3, [sp, #100]	@ 0x64
 802045c:	9306      	str	r3, [sp, #24]
 802045e:	f8dd b06c 	ldr.w	fp, [sp, #108]	@ 0x6c
 8020462:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 8020464:	445a      	add	r2, fp
 8020466:	9203      	str	r2, [sp, #12]
	q7_t *mask1 = mask + output_ch / 8;
 8020468:	eb03 09d1 	add.w	r9, r3, r1, lsr #3
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
 802046c:	084a      	lsrs	r2, r1, #1
 802046e:	9202      	str	r2, [sp, #8]
	const q7_t *ip_a0 = input_a;
	int bit_starting_idx = 0;
 8020470:	2000      	movs	r0, #0
 8020472:	4602      	mov	r2, r0
 8020474:	910b      	str	r1, [sp, #44]	@ 0x2c
 8020476:	46d0      	mov	r8, sl
 8020478:	4665      	mov	r5, ip
 802047a:	46da      	mov	sl, fp
 802047c:	46bb      	mov	fp, r7
 802047e:	4619      	mov	r1, r3
 8020480:	464b      	mov	r3, r9
	/* this loop over rows in A */
	while (row_count) {
 8020482:	e0eb      	b.n	802065c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x21a>
    memcpy(&val, *in_q15, 4);
 8020484:	f8dc 5000 	ldr.w	r5, [ip]
 8020488:	f8de 8000 	ldr.w	r8, [lr]
    memcpy(&val, *in_q7, 4);
 802048c:	f85b 9b04 	ldr.w	r9, [fp], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 8020490:	ea4f 2039 	mov.w	r0, r9, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8020494:	fa2f f080 	sxtb16	r0, r0
 8020498:	fa2f f989 	sxtb16	r9, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802049c:	fb29 6605 	smlad	r6, r9, r5, r6
 80204a0:	f85a 3b04 	ldr.w	r3, [sl], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 80204a4:	ea4f 2133 	mov.w	r1, r3, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80204a8:	fa2f f181 	sxtb16	r1, r1
 80204ac:	fa2f f383 	sxtb16	r3, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80204b0:	fb29 4908 	smlad	r9, r9, r8, r4
 80204b4:	fb23 2505 	smlad	r5, r3, r5, r2
    memcpy(&val, *in_q15, 4);
 80204b8:	f8dc 2004 	ldr.w	r2, [ip, #4]
    *in_q15 += 2;
 80204bc:	f10c 0c08 	add.w	ip, ip, #8
 80204c0:	9c01      	ldr	r4, [sp, #4]
 80204c2:	fb23 4308 	smlad	r3, r3, r8, r4
    memcpy(&val, *in_q15, 4);
 80204c6:	f8de 8004 	ldr.w	r8, [lr, #4]
    *in_q15 += 2;
 80204ca:	f10e 0e08 	add.w	lr, lr, #8
 80204ce:	fb20 6602 	smlad	r6, r0, r2, r6
 80204d2:	fb20 9008 	smlad	r0, r0, r8, r9
			ch_1_out_1 = __SMLAD(a11, b1, ch_1_out_1);

			b1 = arm_nn_read_q15x2_ia(&ip_b1);

			ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
			ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
 80204d6:	4604      	mov	r4, r0
 80204d8:	fb21 5202 	smlad	r2, r1, r2, r5
 80204dc:	fb21 3108 	smlad	r1, r1, r8, r3
			ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
			ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);
 80204e0:	9101      	str	r1, [sp, #4]

			col_count--;
 80204e2:	3f01      	subs	r7, #1
 80204e4:	b2bf      	uxth	r7, r7
		while (col_count) {
 80204e6:	2f00      	cmp	r7, #0
 80204e8:	d1cc      	bne.n	8020484 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x42>
		} /* while over col_count */

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80204ea:	9b07      	ldr	r3, [sp, #28]
 80204ec:	4610      	mov	r0, r2
 80204ee:	9a08      	ldr	r2, [sp, #32]
 80204f0:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 80204f4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80204f6:	f8dd a06c 	ldr.w	sl, [sp, #108]	@ 0x6c
 80204fa:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80204fc:	ee07 6a90 	vmov	s15, r6
 8020500:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020504:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020508:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802050c:	ee17 6a90 	vmov	r6, s15
		ch_0_out_0 += out_offset;
 8020510:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 8020512:	443e      	add	r6, r7
		q7_t mask_value = 1;
		if (ch_0_out_0 < activation_min){
 8020514:	46c6      	mov	lr, r8
 8020516:	45b0      	cmp	r8, r6
 8020518:	dc0e      	bgt.n	8020538 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0xf6>
		q7_t mask_value = 1;
 802051a:	2701      	movs	r7, #1
			ch_0_out_0 = activation_min;
			mask_value = 0;
		}
		if (ch_0_out_0 > activation_max){
 802051c:	46a9      	mov	r9, r5
 802051e:	42b5      	cmp	r5, r6
 8020520:	db0d      	blt.n	802053e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0xfc>
			ch_0_out_0 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 8020522:	b16f      	cbz	r7, 8020540 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0xfe>
			BIT_SET(*mask, bit_starting_idx);
 8020524:	f991 7000 	ldrsb.w	r7, [r1]
 8020528:	f04f 0c01 	mov.w	ip, #1
 802052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8020530:	ea47 070c 	orr.w	r7, r7, ip
 8020534:	700f      	strb	r7, [r1, #0]
 8020536:	e00d      	b.n	8020554 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x112>
			ch_0_out_0 = activation_min;
 8020538:	4646      	mov	r6, r8
			mask_value = 0;
 802053a:	2700      	movs	r7, #0
 802053c:	e7ee      	b.n	802051c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0xda>
			ch_0_out_0 = activation_max;
 802053e:	462e      	mov	r6, r5
		else
			BIT_CLEAR(*mask, bit_starting_idx);
 8020540:	f991 c000 	ldrsb.w	ip, [r1]
 8020544:	2701      	movs	r7, #1
 8020546:	4097      	lsls	r7, r2
 8020548:	43ff      	mvns	r7, r7
 802054a:	b2ff      	uxtb	r7, r7
 802054c:	ea0c 0c07 	and.w	ip, ip, r7
 8020550:	f881 c000 	strb.w	ip, [r1]
		*out_0++ = (q7_t) ch_0_out_0;
 8020554:	f88a 6000 	strb.w	r6, [sl]


		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8020558:	ee07 4a90 	vmov	s15, r4
 802055c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020560:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020564:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020568:	ee17 4a90 	vmov	r4, s15
		ch_0_out_1 += out_offset;
 802056c:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 802056e:	4434      	add	r4, r6
		mask_value = 1;
		if (ch_0_out_1 < activation_min){
 8020570:	45a0      	cmp	r8, r4
 8020572:	dc0a      	bgt.n	802058a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x148>
		mask_value = 1;
 8020574:	2601      	movs	r6, #1
			ch_0_out_1 = activation_min;
			mask_value = 0;
		}
		if (ch_0_out_1 > activation_max){
 8020576:	42a5      	cmp	r5, r4
 8020578:	db0a      	blt.n	8020590 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x14e>
			ch_0_out_1 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 802057a:	b156      	cbz	r6, 8020592 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x150>
			BIT_SET(*mask1, bit_starting_idx);
 802057c:	f993 6000 	ldrsb.w	r6, [r3]
 8020580:	2701      	movs	r7, #1
 8020582:	4097      	lsls	r7, r2
 8020584:	433e      	orrs	r6, r7
 8020586:	701e      	strb	r6, [r3, #0]
 8020588:	e00b      	b.n	80205a2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x160>
			ch_0_out_1 = activation_min;
 802058a:	4644      	mov	r4, r8
			mask_value = 0;
 802058c:	2600      	movs	r6, #0
 802058e:	e7f2      	b.n	8020576 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x134>
			ch_0_out_1 = activation_max;
 8020590:	462c      	mov	r4, r5
		else
			BIT_CLEAR(*mask1, bit_starting_idx);
 8020592:	f993 7000 	ldrsb.w	r7, [r3]
 8020596:	2601      	movs	r6, #1
 8020598:	4096      	lsls	r6, r2
 802059a:	43f6      	mvns	r6, r6
 802059c:	b2f6      	uxtb	r6, r6
 802059e:	4037      	ands	r7, r6
 80205a0:	701f      	strb	r7, [r3, #0]
		*out_1++ = (q7_t) ch_0_out_1;
 80205a2:	9e03      	ldr	r6, [sp, #12]
 80205a4:	7034      	strb	r4, [r6, #0]

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80205a6:	ee07 0a90 	vmov	s15, r0
 80205aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80205ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80205b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80205b6:	ee17 0a90 	vmov	r0, s15
		ch_1_out_0 += out_offset;
 80205ba:	9c16      	ldr	r4, [sp, #88]	@ 0x58
 80205bc:	4420      	add	r0, r4
		mask_value = 1;
		if (ch_1_out_0 < activation_min){
 80205be:	4580      	cmp	r8, r0
 80205c0:	dc0b      	bgt.n	80205da <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x198>
		mask_value = 1;
 80205c2:	2401      	movs	r4, #1
			ch_1_out_0 = activation_min;
			mask_value = 0;
		}
		if (ch_1_out_0 > activation_max){
 80205c4:	4285      	cmp	r5, r0
 80205c6:	db0b      	blt.n	80205e0 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x19e>
			ch_1_out_0 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 80205c8:	b15c      	cbz	r4, 80205e2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x1a0>
			BIT_SET(*mask, bit_starting_idx+1);
 80205ca:	f991 4000 	ldrsb.w	r4, [r1]
 80205ce:	1c57      	adds	r7, r2, #1
 80205d0:	2601      	movs	r6, #1
 80205d2:	40be      	lsls	r6, r7
 80205d4:	4334      	orrs	r4, r6
 80205d6:	700c      	strb	r4, [r1, #0]
 80205d8:	e00c      	b.n	80205f4 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x1b2>
			ch_1_out_0 = activation_min;
 80205da:	4640      	mov	r0, r8
			mask_value = 0;
 80205dc:	2400      	movs	r4, #0
 80205de:	e7f1      	b.n	80205c4 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x182>
			ch_1_out_0 = activation_max;
 80205e0:	4628      	mov	r0, r5
		else
			BIT_CLEAR(*mask, bit_starting_idx+1);
 80205e2:	f991 6000 	ldrsb.w	r6, [r1]
 80205e6:	1c57      	adds	r7, r2, #1
 80205e8:	2401      	movs	r4, #1
 80205ea:	40bc      	lsls	r4, r7
 80205ec:	43e4      	mvns	r4, r4
 80205ee:	b2e4      	uxtb	r4, r4
 80205f0:	4026      	ands	r6, r4
 80205f2:	700e      	strb	r6, [r1, #0]
		*out_0++ = (q7_t) ch_1_out_0;
 80205f4:	f10a 0402 	add.w	r4, sl, #2
 80205f8:	f88a 0001 	strb.w	r0, [sl, #1]

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 80205fc:	eddd 7a01 	vldr	s15, [sp, #4]
 8020600:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020604:	ee67 7a87 	vmul.f32	s15, s15, s14
 8020608:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802060c:	ee17 0a90 	vmov	r0, s15
		ch_1_out_1 += out_offset;
 8020610:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8020612:	4430      	add	r0, r6
		mask_value = 1;
		if (ch_1_out_1 < activation_min){
 8020614:	4580      	cmp	r8, r0
 8020616:	dc44      	bgt.n	80206a2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x260>
		ch_1_out_1 += out_offset;
 8020618:	4686      	mov	lr, r0
		mask_value = 1;
 802061a:	2001      	movs	r0, #1
			ch_1_out_1 = activation_min;
			mask_value = 0;
		}
		if (ch_1_out_1 > activation_max){
 802061c:	4575      	cmp	r5, lr
 802061e:	db02      	blt.n	8020626 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x1e4>
			ch_1_out_1 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 8020620:	2800      	cmp	r0, #0
 8020622:	d140      	bne.n	80206a6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x264>
 8020624:	46f1      	mov	r9, lr
			BIT_SET(*mask1, bit_starting_idx+1);
		else
			BIT_CLEAR(*mask1, bit_starting_idx+1);
 8020626:	f993 6000 	ldrsb.w	r6, [r3]
 802062a:	1c57      	adds	r7, r2, #1
 802062c:	2001      	movs	r0, #1
 802062e:	40b8      	lsls	r0, r7
 8020630:	43c0      	mvns	r0, r0
 8020632:	b2c0      	uxtb	r0, r0
 8020634:	4006      	ands	r6, r0
 8020636:	701e      	strb	r6, [r3, #0]
		*out_1++ = (q7_t) ch_1_out_1;
 8020638:	9e03      	ldr	r6, [sp, #12]
 802063a:	1cb0      	adds	r0, r6, #2
 802063c:	f886 9001 	strb.w	r9, [r6, #1]
		scales += 2;
 8020640:	9e04      	ldr	r6, [sp, #16]
 8020642:	3608      	adds	r6, #8
 8020644:	9604      	str	r6, [sp, #16]

		bit_starting_idx += 2;
 8020646:	3202      	adds	r2, #2
		if(bit_starting_idx == 8){
 8020648:	2a08      	cmp	r2, #8
 802064a:	d035      	beq.n	80206b8 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x276>
			mask++;
			mask1++;
		}

		/* skip row */
		ip_a0 += num_col_a;
 802064c:	9e06      	ldr	r6, [sp, #24]
 802064e:	44b3      	add	fp, r6
		row_count--;
 8020650:	9e02      	ldr	r6, [sp, #8]
 8020652:	3e01      	subs	r6, #1
 8020654:	b2b6      	uxth	r6, r6
 8020656:	9602      	str	r6, [sp, #8]
		*out_1++ = (q7_t) ch_1_out_1;
 8020658:	9003      	str	r0, [sp, #12]
		*out_0++ = (q7_t) ch_1_out_0;
 802065a:	46a2      	mov	sl, r4
	while (row_count) {
 802065c:	9802      	ldr	r0, [sp, #8]
 802065e:	b378      	cbz	r0, 80206c0 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x27e>
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8020660:	9805      	ldr	r0, [sp, #20]
 8020662:	9c06      	ldr	r4, [sp, #24]
 8020664:	eb00 0e44 	add.w	lr, r0, r4, lsl #1
		const q7_t *ip_a1 = ip_a0 + num_col_a;
 8020668:	eb0b 0904 	add.w	r9, fp, r4
		const float scale_0 = scales[0];
 802066c:	9e04      	ldr	r6, [sp, #16]
 802066e:	edd6 6a00 	vldr	s13, [r6]
		const float scale_1 = scales[1];
 8020672:	ed96 7a01 	vldr	s14, [r6, #4]
		q31_t ch_0_out_0 = *bias;
 8020676:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8020678:	6836      	ldr	r6, [r6, #0]
		q31_t ch_1_out_0 = *bias;
 802067a:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 802067c:	6878      	ldr	r0, [r7, #4]
		q31_t ch_1_out_1 = *bias++;
 802067e:	3708      	adds	r7, #8
 8020680:	971a      	str	r7, [sp, #104]	@ 0x68
		uint16_t col_count = num_col_a / 4;
 8020682:	08a7      	lsrs	r7, r4, #2
		const q15_t *ip_b0 = input_b;
 8020684:	f8dd c014 	ldr.w	ip, [sp, #20]
		q31_t ch_1_out_1 = *bias++;
 8020688:	9001      	str	r0, [sp, #4]
		q31_t ch_0_out_1 = *bias++;
 802068a:	4634      	mov	r4, r6
 802068c:	9307      	str	r3, [sp, #28]
 802068e:	9208      	str	r2, [sp, #32]
 8020690:	4602      	mov	r2, r0
 8020692:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8020696:	950a      	str	r5, [sp, #40]	@ 0x28
 8020698:	f8cd a06c 	str.w	sl, [sp, #108]	@ 0x6c
 802069c:	46ca      	mov	sl, r9
 802069e:	911c      	str	r1, [sp, #112]	@ 0x70
		while (col_count) {
 80206a0:	e721      	b.n	80204e6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0xa4>
			mask_value = 0;
 80206a2:	2000      	movs	r0, #0
 80206a4:	e7ba      	b.n	802061c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x1da>
			BIT_SET(*mask1, bit_starting_idx+1);
 80206a6:	f993 0000 	ldrsb.w	r0, [r3]
 80206aa:	1c57      	adds	r7, r2, #1
 80206ac:	2601      	movs	r6, #1
 80206ae:	40be      	lsls	r6, r7
 80206b0:	4330      	orrs	r0, r6
 80206b2:	7018      	strb	r0, [r3, #0]
 80206b4:	46f1      	mov	r9, lr
 80206b6:	e7bf      	b.n	8020638 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x1f6>
			mask++;
 80206b8:	3101      	adds	r1, #1
			mask1++;
 80206ba:	3301      	adds	r3, #1
			bit_starting_idx = 0;
 80206bc:	2200      	movs	r2, #0
 80206be:	e7c5      	b.n	802064c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask+0x20a>

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 80206c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80206c2:	eb0a 0001 	add.w	r0, sl, r1
 80206c6:	b00d      	add	sp, #52	@ 0x34
 80206c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080206cc <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH>:
q7_t* mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH(const q7_t *kernel_sram,
		const q7_t *kernel_flash, const uint16_t first_k_channel,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 80206cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80206d0:	b091      	sub	sp, #68	@ 0x44
 80206d2:	9003      	str	r0, [sp, #12]
 80206d4:	4608      	mov	r0, r1
 80206d6:	9207      	str	r2, [sp, #28]
 80206d8:	930d      	str	r3, [sp, #52]	@ 0x34
 80206da:	f8bd 1068 	ldrh.w	r1, [sp, #104]	@ 0x68
 80206de:	f9bd 9074 	ldrsh.w	r9, [sp, #116]	@ 0x74
 80206e2:	f9bd 3078 	ldrsh.w	r3, [sp, #120]	@ 0x78
 80206e6:	9302      	str	r3, [sp, #8]
 80206e8:	f8bd 307c 	ldrh.w	r3, [sp, #124]	@ 0x7c
 80206ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80206ee:	f8dd a084 	ldr.w	sl, [sp, #132]	@ 0x84
 80206f2:	9e22      	ldr	r6, [sp, #136]	@ 0x88
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 80206f4:	eb0a 0401 	add.w	r4, sl, r1
 80206f8:	9405      	str	r4, [sp, #20]
	q7_t *mask1 = mask + output_ch / 8;
 80206fa:	eb06 05d1 	add.w	r5, r6, r1, lsr #3
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
 80206fe:	084c      	lsrs	r4, r1, #1
 8020700:	9404      	str	r4, [sp, #16]
	const q7_t *ip_a0_sram = kernel_sram;
	const uint16_t num_col_sram = first_k_channel;
	const q7_t *ip_a0_flash = kernel_flash;
	const uint16_t num_col_flash = num_col_a - first_k_channel;
 8020702:	1a9b      	subs	r3, r3, r2
 8020704:	b29b      	uxth	r3, r3
 8020706:	9306      	str	r3, [sp, #24]
	int bit_starting_idx = 0;
 8020708:	2200      	movs	r2, #0
 802070a:	46ae      	mov	lr, r5
 802070c:	4683      	mov	fp, r0
 802070e:	910f      	str	r1, [sp, #60]	@ 0x3c
 8020710:	46c8      	mov	r8, r9
 8020712:	4635      	mov	r5, r6
	/* this loop over rows in A */
	while (row_count) {
 8020714:	e12d      	b.n	8020972 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x2a6>
    memcpy(&val, *in_q15, 4);
 8020716:	f8d4 e000 	ldr.w	lr, [r4]
 802071a:	f8d0 8000 	ldr.w	r8, [r0]
    memcpy(&val, *in_q7, 4);
 802071e:	f85b 9b04 	ldr.w	r9, [fp], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 8020722:	ea4f 2c39 	mov.w	ip, r9, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 8020726:	fa2f fc8c 	sxtb16	ip, ip
 802072a:	fa2f f989 	sxtb16	r9, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 802072e:	fb29 110e 	smlad	r1, r9, lr, r1
 8020732:	f85a 2b04 	ldr.w	r2, [sl], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 8020736:	ea4f 2632 	mov.w	r6, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 802073a:	fa2f f686 	sxtb16	r6, r6
 802073e:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 8020742:	fb29 3908 	smlad	r9, r9, r8, r3
 8020746:	fb22 5e0e 	smlad	lr, r2, lr, r5
    memcpy(&val, *in_q15, 4);
 802074a:	6865      	ldr	r5, [r4, #4]
    *in_q15 += 2;
 802074c:	3408      	adds	r4, #8
 802074e:	9b01      	ldr	r3, [sp, #4]
 8020750:	fb22 3208 	smlad	r2, r2, r8, r3
    memcpy(&val, *in_q15, 4);
 8020754:	f8d0 8004 	ldr.w	r8, [r0, #4]
    *in_q15 += 2;
 8020758:	3008      	adds	r0, #8
 802075a:	fb2c 1105 	smlad	r1, ip, r5, r1
 802075e:	fb2c 9c08 	smlad	ip, ip, r8, r9
			ch_1_out_1 = __SMLAD(a11, b1, ch_1_out_1);

			b1 = arm_nn_read_q15x2_ia(&ip_b1);

			ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
			ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
 8020762:	4663      	mov	r3, ip
 8020764:	fb26 e505 	smlad	r5, r6, r5, lr
 8020768:	fb26 2608 	smlad	r6, r6, r8, r2
			ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
			ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);
 802076c:	9601      	str	r6, [sp, #4]

			col_count--;
 802076e:	3f01      	subs	r7, #1
 8020770:	b2bf      	uxth	r7, r7
		while (col_count) {
 8020772:	2f00      	cmp	r7, #0
 8020774:	d1cf      	bne.n	8020716 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x4a>
		} /* while over col_count */

		// kernels in Flash
		col_count = num_col_flash / 4;
 8020776:	f8cd b00c 	str.w	fp, [sp, #12]
 802077a:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 802077e:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8020782:	9f06      	ldr	r7, [sp, #24]
 8020784:	ea4f 0c97 	mov.w	ip, r7, lsr #2
		/* accumulate over the vector */
		while (col_count) {
 8020788:	f8dd a020 	ldr.w	sl, [sp, #32]
 802078c:	4686      	mov	lr, r0
 802078e:	4660      	mov	r0, ip
 8020790:	f8cd 8020 	str.w	r8, [sp, #32]
 8020794:	e02e      	b.n	80207f4 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x128>
    memcpy(&val, *in_q15, 4);
 8020796:	f8d4 c000 	ldr.w	ip, [r4]
 802079a:	f8de 8000 	ldr.w	r8, [lr]
    memcpy(&val, *in_q7, 4);
 802079e:	f85b 9b04 	ldr.w	r9, [fp], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 80207a2:	ea4f 2739 	mov.w	r7, r9, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80207a6:	fa2f f787 	sxtb16	r7, r7
 80207aa:	fa2f f989 	sxtb16	r9, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80207ae:	fb29 110c 	smlad	r1, r9, ip, r1
 80207b2:	f85a 2b04 	ldr.w	r2, [sl], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 80207b6:	ea4f 2632 	mov.w	r6, r2, ror #8
  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 80207ba:	fa2f f686 	sxtb16	r6, r6
 80207be:	fa2f f282 	sxtb16	r2, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 80207c2:	fb29 3908 	smlad	r9, r9, r8, r3
 80207c6:	fb22 5c0c 	smlad	ip, r2, ip, r5
    memcpy(&val, *in_q15, 4);
 80207ca:	6865      	ldr	r5, [r4, #4]
    *in_q15 += 2;
 80207cc:	3408      	adds	r4, #8
 80207ce:	9b01      	ldr	r3, [sp, #4]
 80207d0:	fb22 3208 	smlad	r2, r2, r8, r3
    memcpy(&val, *in_q15, 4);
 80207d4:	f8de 8004 	ldr.w	r8, [lr, #4]
    *in_q15 += 2;
 80207d8:	f10e 0e08 	add.w	lr, lr, #8
 80207dc:	fb27 1105 	smlad	r1, r7, r5, r1
 80207e0:	fb27 9708 	smlad	r7, r7, r8, r9
			ch_1_out_1 = __SMLAD(a11, b1, ch_1_out_1);

			b1 = arm_nn_read_q15x2_ia(&ip_b1);

			ch_0_out_0 = __SMLAD(a02, b0, ch_0_out_0);
			ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);
 80207e4:	463b      	mov	r3, r7
 80207e6:	fb26 c505 	smlad	r5, r6, r5, ip
 80207ea:	fb26 2608 	smlad	r6, r6, r8, r2
			ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
			ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);
 80207ee:	9601      	str	r6, [sp, #4]

			col_count--;
 80207f0:	3801      	subs	r0, #1
 80207f2:	b280      	uxth	r0, r0
		while (col_count) {
 80207f4:	2800      	cmp	r0, #0
 80207f6:	d1ce      	bne.n	8020796 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0xca>
		} /* while over col_count */

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 80207f8:	f8dd e024 	ldr.w	lr, [sp, #36]	@ 0x24
 80207fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80207fe:	462e      	mov	r6, r5
 8020800:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8020804:	9d22      	ldr	r5, [sp, #136]	@ 0x88
 8020806:	ee07 1a90 	vmov	s15, r1
 802080a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802080e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020812:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020816:	ee17 1a90 	vmov	r1, s15
		ch_0_out_0 += out_offset;
 802081a:	981c      	ldr	r0, [sp, #112]	@ 0x70
 802081c:	4401      	add	r1, r0
		q7_t mask_value = 1;
		if (ch_0_out_0 < activation_min){
 802081e:	4647      	mov	r7, r8
 8020820:	4588      	cmp	r8, r1
 8020822:	dc0c      	bgt.n	802083e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x172>
		q7_t mask_value = 1;
 8020824:	2001      	movs	r0, #1
			ch_0_out_0 = activation_min;
			mask_value = 0;
		}
		if (ch_0_out_0 > activation_max){
 8020826:	9c02      	ldr	r4, [sp, #8]
 8020828:	46a4      	mov	ip, r4
 802082a:	428c      	cmp	r4, r1
 802082c:	db0a      	blt.n	8020844 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x178>
			ch_0_out_0 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 802082e:	b150      	cbz	r0, 8020846 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x17a>
			BIT_SET(*mask, bit_starting_idx);
 8020830:	f995 0000 	ldrsb.w	r0, [r5]
 8020834:	2401      	movs	r4, #1
 8020836:	4094      	lsls	r4, r2
 8020838:	4320      	orrs	r0, r4
 802083a:	7028      	strb	r0, [r5, #0]
 802083c:	e00b      	b.n	8020856 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x18a>
			ch_0_out_0 = activation_min;
 802083e:	4641      	mov	r1, r8
			mask_value = 0;
 8020840:	2000      	movs	r0, #0
 8020842:	e7f0      	b.n	8020826 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x15a>
			ch_0_out_0 = activation_max;
 8020844:	9902      	ldr	r1, [sp, #8]
		else
			BIT_CLEAR(*mask, bit_starting_idx);
 8020846:	f995 4000 	ldrsb.w	r4, [r5]
 802084a:	2001      	movs	r0, #1
 802084c:	4090      	lsls	r0, r2
 802084e:	43c0      	mvns	r0, r0
 8020850:	b2c0      	uxtb	r0, r0
 8020852:	4004      	ands	r4, r0
 8020854:	702c      	strb	r4, [r5, #0]
		*out_0++ = (q7_t) ch_0_out_0;
 8020856:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8020858:	7001      	strb	r1, [r0, #0]


		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 802085a:	ee07 3a90 	vmov	s15, r3
 802085e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020862:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020866:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802086a:	ee17 3a90 	vmov	r3, s15
		ch_0_out_1 += out_offset;
 802086e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8020870:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_0_out_1 < activation_min){
 8020872:	4598      	cmp	r8, r3
 8020874:	dc0c      	bgt.n	8020890 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x1c4>
		mask_value = 1;
 8020876:	2101      	movs	r1, #1
			ch_0_out_1 = activation_min;
			mask_value = 0;
		}
		if (ch_0_out_1 > activation_max){
 8020878:	9802      	ldr	r0, [sp, #8]
 802087a:	4298      	cmp	r0, r3
 802087c:	db0b      	blt.n	8020896 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x1ca>
			ch_0_out_1 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 802087e:	b159      	cbz	r1, 8020898 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x1cc>
			BIT_SET(*mask1, bit_starting_idx);
 8020880:	f99e 1000 	ldrsb.w	r1, [lr]
 8020884:	2001      	movs	r0, #1
 8020886:	4090      	lsls	r0, r2
 8020888:	4301      	orrs	r1, r0
 802088a:	f88e 1000 	strb.w	r1, [lr]
 802088e:	e00c      	b.n	80208aa <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x1de>
			ch_0_out_1 = activation_min;
 8020890:	4643      	mov	r3, r8
			mask_value = 0;
 8020892:	2100      	movs	r1, #0
 8020894:	e7f0      	b.n	8020878 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x1ac>
			ch_0_out_1 = activation_max;
 8020896:	9b02      	ldr	r3, [sp, #8]
		else
			BIT_CLEAR(*mask1, bit_starting_idx);
 8020898:	f99e 0000 	ldrsb.w	r0, [lr]
 802089c:	2101      	movs	r1, #1
 802089e:	4091      	lsls	r1, r2
 80208a0:	43c9      	mvns	r1, r1
 80208a2:	b2c9      	uxtb	r1, r1
 80208a4:	4008      	ands	r0, r1
 80208a6:	f88e 0000 	strb.w	r0, [lr]
		*out_1++ = (q7_t) ch_0_out_1;
 80208aa:	9905      	ldr	r1, [sp, #20]
 80208ac:	700b      	strb	r3, [r1, #0]


		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 80208ae:	ee07 6a90 	vmov	s15, r6
 80208b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80208b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80208ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80208be:	ee17 3a90 	vmov	r3, s15
		ch_1_out_0 += out_offset;
 80208c2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80208c4:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_1_out_0 < activation_min){
 80208c6:	4598      	cmp	r8, r3
 80208c8:	dc0c      	bgt.n	80208e4 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x218>
		mask_value = 1;
 80208ca:	2101      	movs	r1, #1
			ch_1_out_0 = activation_min;
			mask_value = 0;
		}
		if (ch_1_out_0 > activation_max){
 80208cc:	9802      	ldr	r0, [sp, #8]
 80208ce:	4298      	cmp	r0, r3
 80208d0:	db0b      	blt.n	80208ea <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x21e>
			ch_1_out_0 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 80208d2:	b159      	cbz	r1, 80208ec <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x220>
			BIT_SET(*mask, bit_starting_idx+1);
 80208d4:	f995 1000 	ldrsb.w	r1, [r5]
 80208d8:	1c54      	adds	r4, r2, #1
 80208da:	2001      	movs	r0, #1
 80208dc:	40a0      	lsls	r0, r4
 80208de:	4301      	orrs	r1, r0
 80208e0:	7029      	strb	r1, [r5, #0]
 80208e2:	e00c      	b.n	80208fe <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x232>
			ch_1_out_0 = activation_min;
 80208e4:	4643      	mov	r3, r8
			mask_value = 0;
 80208e6:	2100      	movs	r1, #0
 80208e8:	e7f0      	b.n	80208cc <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x200>
			ch_1_out_0 = activation_max;
 80208ea:	9b02      	ldr	r3, [sp, #8]
		else
			BIT_CLEAR(*mask, bit_starting_idx+1);
 80208ec:	f995 0000 	ldrsb.w	r0, [r5]
 80208f0:	1c54      	adds	r4, r2, #1
 80208f2:	2101      	movs	r1, #1
 80208f4:	40a1      	lsls	r1, r4
 80208f6:	43c9      	mvns	r1, r1
 80208f8:	b2c9      	uxtb	r1, r1
 80208fa:	4008      	ands	r0, r1
 80208fc:	7028      	strb	r0, [r5, #0]
		*out_0++ = (q7_t) ch_1_out_0;
 80208fe:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8020900:	3102      	adds	r1, #2
 8020902:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8020904:	7043      	strb	r3, [r0, #1]

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8020906:	eddd 7a01 	vldr	s15, [sp, #4]
 802090a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802090e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8020912:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020916:	ee17 3a90 	vmov	r3, s15
		ch_1_out_1 += out_offset;
 802091a:	981c      	ldr	r0, [sp, #112]	@ 0x70
 802091c:	4403      	add	r3, r0
		mask_value = 1;
		if (ch_1_out_1 < activation_min){
 802091e:	4598      	cmp	r8, r3
 8020920:	dc50      	bgt.n	80209c4 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x2f8>
		ch_1_out_1 += out_offset;
 8020922:	461f      	mov	r7, r3
		mask_value = 1;
 8020924:	2301      	movs	r3, #1
			ch_1_out_1 = activation_min;
			mask_value = 0;
		}
		if (ch_1_out_1 > activation_max){
 8020926:	9802      	ldr	r0, [sp, #8]
 8020928:	42b8      	cmp	r0, r7
 802092a:	db02      	blt.n	8020932 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x266>
			ch_1_out_1 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 802092c:	2b00      	cmp	r3, #0
 802092e:	d14b      	bne.n	80209c8 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x2fc>
 8020930:	46bc      	mov	ip, r7
			BIT_SET(*mask1, bit_starting_idx+1);
		else
			BIT_CLEAR(*mask1, bit_starting_idx+1);
 8020932:	f99e 0000 	ldrsb.w	r0, [lr]
 8020936:	1c54      	adds	r4, r2, #1
 8020938:	2301      	movs	r3, #1
 802093a:	40a3      	lsls	r3, r4
 802093c:	43db      	mvns	r3, r3
 802093e:	b2db      	uxtb	r3, r3
 8020940:	4018      	ands	r0, r3
 8020942:	f88e 0000 	strb.w	r0, [lr]
		*out_1++ = (q7_t) ch_1_out_1;
 8020946:	9805      	ldr	r0, [sp, #20]
 8020948:	1c83      	adds	r3, r0, #2
 802094a:	f880 c001 	strb.w	ip, [r0, #1]
		scales += 2;
 802094e:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8020950:	3008      	adds	r0, #8
 8020952:	901b      	str	r0, [sp, #108]	@ 0x6c

		bit_starting_idx += 2;
 8020954:	3202      	adds	r2, #2
		if(bit_starting_idx == 8){
 8020956:	2a08      	cmp	r2, #8
 8020958:	d040      	beq.n	80209dc <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x310>
			mask++;
			mask1++;
		}

		/* skip row */
		ip_a0_sram += num_col_sram;
 802095a:	9803      	ldr	r0, [sp, #12]
 802095c:	9c07      	ldr	r4, [sp, #28]
 802095e:	4420      	add	r0, r4
 8020960:	9003      	str	r0, [sp, #12]
		ip_a0_flash += num_col_flash;
 8020962:	9806      	ldr	r0, [sp, #24]
 8020964:	4483      	add	fp, r0
		row_count--;
 8020966:	9804      	ldr	r0, [sp, #16]
 8020968:	3801      	subs	r0, #1
 802096a:	b280      	uxth	r0, r0
 802096c:	9004      	str	r0, [sp, #16]
		*out_1++ = (q7_t) ch_1_out_1;
 802096e:	9305      	str	r3, [sp, #20]
		*out_0++ = (q7_t) ch_1_out_0;
 8020970:	9121      	str	r1, [sp, #132]	@ 0x84
	while (row_count) {
 8020972:	9b04      	ldr	r3, [sp, #16]
 8020974:	2b00      	cmp	r3, #0
 8020976:	d036      	beq.n	80209e6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x31a>
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8020978:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 802097a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802097c:	eb04 0043 	add.w	r0, r4, r3, lsl #1
		const q7_t *ip_a1_sram = ip_a0_sram + num_col_sram;
 8020980:	9b03      	ldr	r3, [sp, #12]
 8020982:	9f07      	ldr	r7, [sp, #28]
 8020984:	eb03 0a07 	add.w	sl, r3, r7
		const q7_t *ip_a1_flash = ip_a0_flash + num_col_flash;
 8020988:	9906      	ldr	r1, [sp, #24]
 802098a:	4459      	add	r1, fp
 802098c:	9108      	str	r1, [sp, #32]
		const float scale_0 = scales[0];
 802098e:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8020990:	edd1 6a00 	vldr	s13, [r1]
		const float scale_1 = scales[1];
 8020994:	ed91 7a01 	vldr	s14, [r1, #4]
		q31_t ch_0_out_0 = *bias;
 8020998:	9920      	ldr	r1, [sp, #128]	@ 0x80
 802099a:	6809      	ldr	r1, [r1, #0]
		q31_t ch_1_out_0 = *bias;
 802099c:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 802099e:	6876      	ldr	r6, [r6, #4]
		q31_t ch_1_out_1 = *bias++;
 80209a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80209a2:	3308      	adds	r3, #8
 80209a4:	9320      	str	r3, [sp, #128]	@ 0x80
		uint16_t col_count = num_col_sram / 4;
 80209a6:	08bf      	lsrs	r7, r7, #2
		q31_t ch_1_out_1 = *bias++;
 80209a8:	9601      	str	r6, [sp, #4]
		q31_t ch_0_out_1 = *bias++;
 80209aa:	460b      	mov	r3, r1
 80209ac:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 80209b0:	920a      	str	r2, [sp, #40]	@ 0x28
 80209b2:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 80209b6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80209ba:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 80209be:	9522      	str	r5, [sp, #136]	@ 0x88
 80209c0:	4635      	mov	r5, r6
		while (col_count) {
 80209c2:	e6d6      	b.n	8020772 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0xa6>
			mask_value = 0;
 80209c4:	2300      	movs	r3, #0
 80209c6:	e7ae      	b.n	8020926 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x25a>
			BIT_SET(*mask1, bit_starting_idx+1);
 80209c8:	f99e 3000 	ldrsb.w	r3, [lr]
 80209cc:	1c54      	adds	r4, r2, #1
 80209ce:	2001      	movs	r0, #1
 80209d0:	40a0      	lsls	r0, r4
 80209d2:	4303      	orrs	r3, r0
 80209d4:	f88e 3000 	strb.w	r3, [lr]
 80209d8:	46bc      	mov	ip, r7
 80209da:	e7b4      	b.n	8020946 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x27a>
			mask++;
 80209dc:	3501      	adds	r5, #1
			mask1++;
 80209de:	f10e 0e01 	add.w	lr, lr, #1
			bit_starting_idx = 0;
 80209e2:	2200      	movs	r2, #0
 80209e4:	e7b9      	b.n	802095a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH+0x28e>

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 80209e6:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80209e8:	f8dd a084 	ldr.w	sl, [sp, #132]	@ 0x84
 80209ec:	eb0a 0001 	add.w	r0, sl, r1
 80209f0:	b011      	add	sp, #68	@ 0x44
 80209f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080209f6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2>:
q7_t* mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2(const q7_t *kernel_sram,
		const q7_t *kernel_flash, const uint16_t first_k_channel,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0, q7_t *mask) {
 80209f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80209fa:	b08f      	sub	sp, #60	@ 0x3c
 80209fc:	9001      	str	r0, [sp, #4]
 80209fe:	468b      	mov	fp, r1
 8020a00:	9206      	str	r2, [sp, #24]
 8020a02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020a04:	f8bd 0060 	ldrh.w	r0, [sp, #96]	@ 0x60
 8020a08:	f9bd c06c 	ldrsh.w	ip, [sp, #108]	@ 0x6c
 8020a0c:	f9bd 3070 	ldrsh.w	r3, [sp, #112]	@ 0x70
 8020a10:	9300      	str	r3, [sp, #0]
 8020a12:	f8bd 3074 	ldrh.w	r3, [sp, #116]	@ 0x74
 8020a16:	930c      	str	r3, [sp, #48]	@ 0x30
 8020a18:	f8dd a080 	ldr.w	sl, [sp, #128]	@ 0x80
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 8020a1c:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8020a1e:	4401      	add	r1, r0
 8020a20:	9103      	str	r1, [sp, #12]
	q7_t *mask1 = mask + output_ch / 8;
 8020a22:	eb0a 01d0 	add.w	r1, sl, r0, lsr #3
 8020a26:	9105      	str	r1, [sp, #20]
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
 8020a28:	0841      	lsrs	r1, r0, #1
 8020a2a:	9102      	str	r1, [sp, #8]
	const q7_t *ip_a0_sram = kernel_sram;
	const uint16_t num_col_sram = first_k_channel;
	const q7_t *ip_a0_flash = kernel_flash;
	const uint16_t num_col_flash = num_col_a - first_k_channel;
 8020a2c:	1a9b      	subs	r3, r3, r2
 8020a2e:	b29b      	uxth	r3, r3
 8020a30:	9304      	str	r3, [sp, #16]
	int bit_starting_idx = 0;
 8020a32:	f04f 0900 	mov.w	r9, #0
 8020a36:	900d      	str	r0, [sp, #52]	@ 0x34
 8020a38:	4660      	mov	r0, ip
	/* this loop over rows in A */
	while (row_count) {
 8020a3a:	e126      	b.n	8020c8a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x294>

		// kernels in SRAM
		uint16_t col_count = num_col_sram / 2;
		/* accumulate over the vector */
		while (col_count) {
			ch_0_out_0 += ip_a0_sram[0] * ip_b0[0];
 8020a3c:	f99e 9000 	ldrsb.w	r9, [lr]
 8020a40:	f9b6 c000 	ldrsh.w	ip, [r6]
 8020a44:	fb0c 5509 	mla	r5, ip, r9, r5
			ch_0_out_0 += ip_a0_sram[1] * ip_b0[1];
 8020a48:	f99e a001 	ldrsb.w	sl, [lr, #1]
 8020a4c:	f9b6 b002 	ldrsh.w	fp, [r6, #2]
 8020a50:	fb0b 550a 	mla	r5, fp, sl, r5
			ch_0_out_1 += ip_a0_sram[0] * ip_b1[0];
 8020a54:	f9b7 0000 	ldrsh.w	r0, [r7]
 8020a58:	fb00 4409 	mla	r4, r0, r9, r4
			ch_0_out_1 += ip_a0_sram[1] * ip_b1[1];
 8020a5c:	f9b7 9002 	ldrsh.w	r9, [r7, #2]
 8020a60:	fb09 440a 	mla	r4, r9, sl, r4

			ch_1_out_0 += ip_a1_sram[0] * ip_b0[0];
 8020a64:	f998 a000 	ldrsb.w	sl, [r8]
 8020a68:	fb0a 330c 	mla	r3, sl, ip, r3
			ch_1_out_0 += ip_a1_sram[1] * ip_b0[1];
 8020a6c:	f998 c001 	ldrsb.w	ip, [r8, #1]
 8020a70:	fb0c 330b 	mla	r3, ip, fp, r3
			ch_1_out_1 += ip_a1_sram[0] * ip_b1[0];
 8020a74:	fb0a 2000 	mla	r0, sl, r0, r2
			ch_1_out_1 += ip_a1_sram[1] * ip_b1[1];
 8020a78:	fb0c 0209 	mla	r2, ip, r9, r0

			ip_a0_sram += 2;
 8020a7c:	f10e 0e02 	add.w	lr, lr, #2
			ip_a1_sram += 2;
 8020a80:	f108 0802 	add.w	r8, r8, #2
			ip_b0 += 2;
 8020a84:	3604      	adds	r6, #4
			ip_b1 += 2;
 8020a86:	3704      	adds	r7, #4

			col_count--;
 8020a88:	3901      	subs	r1, #1
 8020a8a:	b289      	uxth	r1, r1
		while (col_count) {
 8020a8c:	2900      	cmp	r1, #0
 8020a8e:	d1d5      	bne.n	8020a3c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x46>
		} /* while over col_count */

		// kernels in Flash
		col_count = num_col_flash / 2;
 8020a90:	f8cd e004 	str.w	lr, [sp, #4]
 8020a94:	f8dd e020 	ldr.w	lr, [sp, #32]
 8020a98:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8020a9c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8020a9e:	9904      	ldr	r1, [sp, #16]
 8020aa0:	0849      	lsrs	r1, r1, #1
		/* accumulate over the vector */
		while (col_count) {
 8020aa2:	9008      	str	r0, [sp, #32]
 8020aa4:	e027      	b.n	8020af6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x100>
			ch_0_out_0 += ip_a0_flash[0] * ip_b0[0];
 8020aa6:	f99b 8000 	ldrsb.w	r8, [fp]
 8020aaa:	f9b6 c000 	ldrsh.w	ip, [r6]
 8020aae:	fb0c 5508 	mla	r5, ip, r8, r5
			ch_0_out_0 += ip_a0_flash[1] * ip_b0[1];
 8020ab2:	f99b 9001 	ldrsb.w	r9, [fp, #1]
 8020ab6:	f9b6 a002 	ldrsh.w	sl, [r6, #2]
 8020aba:	fb0a 5509 	mla	r5, sl, r9, r5
			ch_0_out_1 += ip_a0_flash[0] * ip_b1[0];
 8020abe:	f9b7 0000 	ldrsh.w	r0, [r7]
 8020ac2:	fb00 4408 	mla	r4, r0, r8, r4
			ch_0_out_1 += ip_a0_flash[1] * ip_b1[1];
 8020ac6:	f9b7 8002 	ldrsh.w	r8, [r7, #2]
 8020aca:	fb08 4409 	mla	r4, r8, r9, r4

			ch_1_out_0 += ip_a1_flash[0] * ip_b0[0];
 8020ace:	f99e 9000 	ldrsb.w	r9, [lr]
 8020ad2:	fb09 330c 	mla	r3, r9, ip, r3
			ch_1_out_0 += ip_a1_flash[1] * ip_b0[1];
 8020ad6:	f99e c001 	ldrsb.w	ip, [lr, #1]
 8020ada:	fb0c 330a 	mla	r3, ip, sl, r3
			ch_1_out_1 += ip_a1_flash[0] * ip_b1[0];
 8020ade:	fb09 2000 	mla	r0, r9, r0, r2
			ch_1_out_1 += ip_a1_flash[1] * ip_b1[1];
 8020ae2:	fb0c 0208 	mla	r2, ip, r8, r0

			ip_a0_flash += 2;
 8020ae6:	f10b 0b02 	add.w	fp, fp, #2
			ip_a1_flash += 2;
 8020aea:	f10e 0e02 	add.w	lr, lr, #2
			ip_b0 += 2;
 8020aee:	3604      	adds	r6, #4
			ip_b1 += 2;
 8020af0:	3704      	adds	r7, #4

			col_count--;
 8020af2:	3901      	subs	r1, #1
 8020af4:	b289      	uxth	r1, r1
		while (col_count) {
 8020af6:	2900      	cmp	r1, #0
 8020af8:	d1d5      	bne.n	8020aa6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0xb0>
		} /* while over col_count */


		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8020afa:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8020afe:	9808      	ldr	r0, [sp, #32]
 8020b00:	f8dd a080 	ldr.w	sl, [sp, #128]	@ 0x80
 8020b04:	ee07 5a90 	vmov	s15, r5
 8020b08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020b0c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020b10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020b14:	ee17 1a90 	vmov	r1, s15
		ch_0_out_0 += out_offset;
 8020b18:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8020b1a:	4429      	add	r1, r5
		q7_t mask_value = 1;
		if (ch_0_out_0 < activation_min){
 8020b1c:	4607      	mov	r7, r0
 8020b1e:	4288      	cmp	r0, r1
 8020b20:	dc0e      	bgt.n	8020b40 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x14a>
		q7_t mask_value = 1;
 8020b22:	2501      	movs	r5, #1
			ch_0_out_0 = activation_min;
			mask_value = 0;
		}
		if (ch_0_out_0 > activation_max){
 8020b24:	9e00      	ldr	r6, [sp, #0]
 8020b26:	46b4      	mov	ip, r6
 8020b28:	428e      	cmp	r6, r1
 8020b2a:	db0c      	blt.n	8020b46 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x150>
			ch_0_out_0 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 8020b2c:	b165      	cbz	r5, 8020b48 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x152>
			BIT_SET(*mask, bit_starting_idx);
 8020b2e:	f99a 5000 	ldrsb.w	r5, [sl]
 8020b32:	2601      	movs	r6, #1
 8020b34:	fa06 f609 	lsl.w	r6, r6, r9
 8020b38:	4335      	orrs	r5, r6
 8020b3a:	f88a 5000 	strb.w	r5, [sl]
 8020b3e:	e00d      	b.n	8020b5c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x166>
			ch_0_out_0 = activation_min;
 8020b40:	4601      	mov	r1, r0
			mask_value = 0;
 8020b42:	2500      	movs	r5, #0
 8020b44:	e7ee      	b.n	8020b24 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x12e>
			ch_0_out_0 = activation_max;
 8020b46:	9900      	ldr	r1, [sp, #0]
		else
			BIT_CLEAR(*mask, bit_starting_idx);
 8020b48:	f99a 6000 	ldrsb.w	r6, [sl]
 8020b4c:	2501      	movs	r5, #1
 8020b4e:	fa05 f509 	lsl.w	r5, r5, r9
 8020b52:	43ed      	mvns	r5, r5
 8020b54:	b2ed      	uxtb	r5, r5
 8020b56:	402e      	ands	r6, r5
 8020b58:	f88a 6000 	strb.w	r6, [sl]
		*out_0++ = (q7_t) ch_0_out_0;
 8020b5c:	9d1f      	ldr	r5, [sp, #124]	@ 0x7c
 8020b5e:	7029      	strb	r1, [r5, #0]



		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8020b60:	ee07 4a90 	vmov	s15, r4
 8020b64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020b68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020b6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020b70:	ee17 1a90 	vmov	r1, s15
		ch_0_out_1 += out_offset;
 8020b74:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8020b76:	4421      	add	r1, r4
		mask_value = 1;
		if (ch_0_out_1 < activation_min){
 8020b78:	4288      	cmp	r0, r1
 8020b7a:	dc0d      	bgt.n	8020b98 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x1a2>
		mask_value = 1;
 8020b7c:	2401      	movs	r4, #1
			ch_0_out_1 = activation_min;
			mask_value = 0;
		}
		if (ch_0_out_1 > activation_max){
 8020b7e:	9d00      	ldr	r5, [sp, #0]
 8020b80:	428d      	cmp	r5, r1
 8020b82:	db0c      	blt.n	8020b9e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x1a8>
			ch_0_out_1 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 8020b84:	b164      	cbz	r4, 8020ba0 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x1aa>
			BIT_SET(*mask1, bit_starting_idx);
 8020b86:	9e05      	ldr	r6, [sp, #20]
 8020b88:	f996 4000 	ldrsb.w	r4, [r6]
 8020b8c:	2501      	movs	r5, #1
 8020b8e:	fa05 f509 	lsl.w	r5, r5, r9
 8020b92:	432c      	orrs	r4, r5
 8020b94:	7034      	strb	r4, [r6, #0]
 8020b96:	e00d      	b.n	8020bb4 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x1be>
			ch_0_out_1 = activation_min;
 8020b98:	4601      	mov	r1, r0
			mask_value = 0;
 8020b9a:	2400      	movs	r4, #0
 8020b9c:	e7ef      	b.n	8020b7e <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x188>
			ch_0_out_1 = activation_max;
 8020b9e:	9900      	ldr	r1, [sp, #0]
		else
			BIT_CLEAR(*mask1, bit_starting_idx);
 8020ba0:	9e05      	ldr	r6, [sp, #20]
 8020ba2:	f996 5000 	ldrsb.w	r5, [r6]
 8020ba6:	2401      	movs	r4, #1
 8020ba8:	fa04 f409 	lsl.w	r4, r4, r9
 8020bac:	43e4      	mvns	r4, r4
 8020bae:	b2e4      	uxtb	r4, r4
 8020bb0:	4025      	ands	r5, r4
 8020bb2:	7035      	strb	r5, [r6, #0]
		*out_1++ = (q7_t) ch_0_out_1;
 8020bb4:	9c03      	ldr	r4, [sp, #12]
 8020bb6:	7021      	strb	r1, [r4, #0]

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8020bb8:	ee07 3a90 	vmov	s15, r3
 8020bbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8020bc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020bc8:	ee17 3a90 	vmov	r3, s15
		ch_1_out_0 += out_offset;
 8020bcc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020bce:	440b      	add	r3, r1
		mask_value = 1;
		if (ch_1_out_0 < activation_min){
 8020bd0:	4298      	cmp	r0, r3
 8020bd2:	dc0e      	bgt.n	8020bf2 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x1fc>
		mask_value = 1;
 8020bd4:	2101      	movs	r1, #1
			ch_1_out_0 = activation_min;
			mask_value = 0;
		}
		if (ch_1_out_0 > activation_max){
 8020bd6:	9c00      	ldr	r4, [sp, #0]
 8020bd8:	429c      	cmp	r4, r3
 8020bda:	db0d      	blt.n	8020bf8 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x202>
			ch_1_out_0 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 8020bdc:	b169      	cbz	r1, 8020bfa <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x204>
			BIT_SET(*mask, bit_starting_idx+1);
 8020bde:	f99a 1000 	ldrsb.w	r1, [sl]
 8020be2:	f109 0501 	add.w	r5, r9, #1
 8020be6:	2401      	movs	r4, #1
 8020be8:	40ac      	lsls	r4, r5
 8020bea:	4321      	orrs	r1, r4
 8020bec:	f88a 1000 	strb.w	r1, [sl]
 8020bf0:	e00e      	b.n	8020c10 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x21a>
			ch_1_out_0 = activation_min;
 8020bf2:	4603      	mov	r3, r0
			mask_value = 0;
 8020bf4:	2100      	movs	r1, #0
 8020bf6:	e7ee      	b.n	8020bd6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x1e0>
			ch_1_out_0 = activation_max;
 8020bf8:	9b00      	ldr	r3, [sp, #0]
		else
			BIT_CLEAR(*mask, bit_starting_idx+1);
 8020bfa:	f99a 4000 	ldrsb.w	r4, [sl]
 8020bfe:	f109 0501 	add.w	r5, r9, #1
 8020c02:	2101      	movs	r1, #1
 8020c04:	40a9      	lsls	r1, r5
 8020c06:	43c9      	mvns	r1, r1
 8020c08:	b2c9      	uxtb	r1, r1
 8020c0a:	400c      	ands	r4, r1
 8020c0c:	f88a 4000 	strb.w	r4, [sl]
		*out_0++ = (q7_t) ch_1_out_0;
 8020c10:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8020c12:	3102      	adds	r1, #2
 8020c14:	9c1f      	ldr	r4, [sp, #124]	@ 0x7c
 8020c16:	7063      	strb	r3, [r4, #1]

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8020c18:	ee07 2a90 	vmov	s15, r2
 8020c1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020c20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8020c24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020c28:	ee17 3a90 	vmov	r3, s15
		ch_1_out_1 += out_offset;
 8020c2c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8020c2e:	4413      	add	r3, r2
		mask_value = 1;
		if (ch_1_out_1 < activation_min){
 8020c30:	4298      	cmp	r0, r3
 8020c32:	dc53      	bgt.n	8020cdc <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x2e6>
		ch_1_out_1 += out_offset;
 8020c34:	461f      	mov	r7, r3
		mask_value = 1;
 8020c36:	2301      	movs	r3, #1
			ch_1_out_1 = activation_min;
			mask_value = 0;
		}
		if (ch_1_out_1 > activation_max){
 8020c38:	9a00      	ldr	r2, [sp, #0]
 8020c3a:	42ba      	cmp	r2, r7
 8020c3c:	db02      	blt.n	8020c44 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x24e>
			ch_1_out_1 = activation_max;
			mask_value = 0;
		}
		if (mask_value == 1)
 8020c3e:	2b00      	cmp	r3, #0
 8020c40:	d14e      	bne.n	8020ce0 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x2ea>
 8020c42:	46bc      	mov	ip, r7
			BIT_SET(*mask1, bit_starting_idx+1);
		else
			BIT_CLEAR(*mask1, bit_starting_idx+1);
 8020c44:	9d05      	ldr	r5, [sp, #20]
 8020c46:	f995 2000 	ldrsb.w	r2, [r5]
 8020c4a:	f109 0401 	add.w	r4, r9, #1
 8020c4e:	2301      	movs	r3, #1
 8020c50:	40a3      	lsls	r3, r4
 8020c52:	43db      	mvns	r3, r3
 8020c54:	b2db      	uxtb	r3, r3
 8020c56:	401a      	ands	r2, r3
 8020c58:	702a      	strb	r2, [r5, #0]
		*out_1++ = (q7_t) ch_1_out_1;
 8020c5a:	9a03      	ldr	r2, [sp, #12]
 8020c5c:	1c93      	adds	r3, r2, #2
 8020c5e:	f882 c001 	strb.w	ip, [r2, #1]
		scales += 2;
 8020c62:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8020c64:	3208      	adds	r2, #8
 8020c66:	9219      	str	r2, [sp, #100]	@ 0x64

		bit_starting_idx += 2;
 8020c68:	f109 0902 	add.w	r9, r9, #2
		if(bit_starting_idx == 8){
 8020c6c:	f1b9 0f08 	cmp.w	r9, #8
 8020c70:	d041      	beq.n	8020cf6 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x300>
			mask++;
			mask1++;
		}

		/* skip row */
		ip_a0_sram += num_col_sram;
 8020c72:	9a01      	ldr	r2, [sp, #4]
 8020c74:	9c06      	ldr	r4, [sp, #24]
 8020c76:	4422      	add	r2, r4
 8020c78:	9201      	str	r2, [sp, #4]
		ip_a0_flash += num_col_flash;
 8020c7a:	9a04      	ldr	r2, [sp, #16]
 8020c7c:	4493      	add	fp, r2
		row_count--;
 8020c7e:	9a02      	ldr	r2, [sp, #8]
 8020c80:	3a01      	subs	r2, #1
 8020c82:	b292      	uxth	r2, r2
 8020c84:	9202      	str	r2, [sp, #8]
		*out_1++ = (q7_t) ch_1_out_1;
 8020c86:	9303      	str	r3, [sp, #12]
		*out_0++ = (q7_t) ch_1_out_0;
 8020c88:	911f      	str	r1, [sp, #124]	@ 0x7c
	while (row_count) {
 8020c8a:	9b02      	ldr	r3, [sp, #8]
 8020c8c:	2b00      	cmp	r3, #0
 8020c8e:	d03a      	beq.n	8020d06 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x310>
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8020c90:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8020c92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020c94:	eb06 0743 	add.w	r7, r6, r3, lsl #1
		const q7_t *ip_a1_sram = ip_a0_sram + num_col_sram;
 8020c98:	9b01      	ldr	r3, [sp, #4]
 8020c9a:	9a06      	ldr	r2, [sp, #24]
 8020c9c:	eb03 0802 	add.w	r8, r3, r2
		const q7_t *ip_a1_flash = ip_a0_flash + num_col_flash;
 8020ca0:	9904      	ldr	r1, [sp, #16]
 8020ca2:	eb0b 0e01 	add.w	lr, fp, r1
		const float scale_0 = scales[0];
 8020ca6:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8020ca8:	edd1 6a00 	vldr	s13, [r1]
		const float scale_1 = scales[1];
 8020cac:	ed91 7a01 	vldr	s14, [r1, #4]
		q31_t ch_0_out_0 = *bias;
 8020cb0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8020cb2:	680d      	ldr	r5, [r1, #0]
		q31_t ch_1_out_0 = *bias;
 8020cb4:	684b      	ldr	r3, [r1, #4]
		q31_t ch_1_out_1 = *bias++;
 8020cb6:	3108      	adds	r1, #8
 8020cb8:	911e      	str	r1, [sp, #120]	@ 0x78
		uint16_t col_count = num_col_sram / 2;
 8020cba:	ea4f 0c52 	mov.w	ip, r2, lsr #1
		q31_t ch_1_out_1 = *bias++;
 8020cbe:	461a      	mov	r2, r3
		q31_t ch_0_out_1 = *bias++;
 8020cc0:	462c      	mov	r4, r5
 8020cc2:	f8cd 901c 	str.w	r9, [sp, #28]
 8020cc6:	f8cd e020 	str.w	lr, [sp, #32]
 8020cca:	4661      	mov	r1, ip
 8020ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020cd0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8020cd4:	900a      	str	r0, [sp, #40]	@ 0x28
 8020cd6:	f8cd a080 	str.w	sl, [sp, #128]	@ 0x80
		while (col_count) {
 8020cda:	e6d7      	b.n	8020a8c <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x96>
			mask_value = 0;
 8020cdc:	2300      	movs	r3, #0
 8020cde:	e7ab      	b.n	8020c38 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x242>
			BIT_SET(*mask1, bit_starting_idx+1);
 8020ce0:	9d05      	ldr	r5, [sp, #20]
 8020ce2:	f995 3000 	ldrsb.w	r3, [r5]
 8020ce6:	f109 0401 	add.w	r4, r9, #1
 8020cea:	2201      	movs	r2, #1
 8020cec:	40a2      	lsls	r2, r4
 8020cee:	4313      	orrs	r3, r2
 8020cf0:	702b      	strb	r3, [r5, #0]
 8020cf2:	46bc      	mov	ip, r7
 8020cf4:	e7b1      	b.n	8020c5a <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x264>
			mask++;
 8020cf6:	f10a 0a01 	add.w	sl, sl, #1
			mask1++;
 8020cfa:	9a05      	ldr	r2, [sp, #20]
 8020cfc:	3201      	adds	r2, #1
 8020cfe:	9205      	str	r2, [sp, #20]
			bit_starting_idx = 0;
 8020d00:	f04f 0900 	mov.w	r9, #0
 8020d04:	e7b5      	b.n	8020c72 <mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2+0x27c>

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 8020d06:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8020d08:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8020d0a:	4418      	add	r0, r3
 8020d0c:	b00f      	add	sp, #60	@ 0x3c
 8020d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08020d12 <mat_mult_kernel3_input3_s8_s16_fpreq>:

q7_t* mat_mult_kernel3_input3_s8_s16_fpreq(const q7_t *input_a,
		const q15_t *input_b, const uint16_t output_ch, const float *scales,
		const int32_t out_offset, const int16_t activation_min,
		const int16_t activation_max, const uint16_t num_col_a,
		const int32_t *const output_bias, q7_t *out_0, q15_t *kbuf) {
 8020d12:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020d16:	b087      	sub	sp, #28
 8020d18:	4614      	mov	r4, r2
 8020d1a:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 8020d1e:	f9bd 9044 	ldrsh.w	r9, [sp, #68]	@ 0x44
 8020d22:	f9bd 8048 	ldrsh.w	r8, [sp, #72]	@ 0x48
 8020d26:	f8bd 204c 	ldrh.w	r2, [sp, #76]	@ 0x4c
 8020d2a:	9204      	str	r2, [sp, #16]
 8020d2c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8020d2e:	9816      	ldr	r0, [sp, #88]	@ 0x58
	/* set up the second output pointers */
	q7_t *out_1 = out_0 + output_ch;
 8020d30:	9d15      	ldr	r5, [sp, #84]	@ 0x54
 8020d32:	4425      	add	r5, r4
 8020d34:	9503      	str	r5, [sp, #12]
	const int32_t *bias = output_bias;

	uint16_t row_count = output_ch / 2;
 8020d36:	0865      	lsrs	r5, r4, #1
 8020d38:	9502      	str	r5, [sp, #8]
	const q15_t *ksrc = &kbuf[0];
	/* this loop over rows in A */
	while (row_count) {
 8020d3a:	9405      	str	r4, [sp, #20]
 8020d3c:	9301      	str	r3, [sp, #4]
 8020d3e:	e135      	b.n	8020fac <mat_mult_kernel3_input3_s8_s16_fpreq+0x29a>
		/* setup pointers for B */
		const q15_t *ip_b0 = input_b;
		const q15_t *ip_b1 = ip_b0 + num_col_a;
 8020d40:	9d04      	ldr	r5, [sp, #16]
 8020d42:	eb01 0445 	add.w	r4, r1, r5, lsl #1
		const q31_t *ip31_b0 = ip_b0;
		const q31_t *ip31_b1 = ip_b1;
		const float scale_0 = scales[0];
 8020d46:	9b01      	ldr	r3, [sp, #4]
 8020d48:	edd3 6a00 	vldr	s13, [r3]
		const float scale_1 = scales[1];
 8020d4c:	ed93 7a01 	vldr	s14, [r3, #4]
		const q15_t *ksrc2 = ksrc + 27;
		q31_t *ksrc_31 = ksrc;
		q31_t *ksrc2_31 = ksrc2;

		/* Init accumulator with bias for channel N and N + 1 */
		q31_t ch_0_out_0 = *bias;
 8020d50:	6816      	ldr	r6, [r2, #0]
		q31_t ch_0_out_1 = *bias++;
		q31_t ch_1_out_0 = *bias;
 8020d52:	f8d2 c004 	ldr.w	ip, [r2, #4]
		q31_t ch_1_out_1 = *bias++;
 8020d56:	3208      	adds	r2, #8
    memcpy(&val, *in_q15, 4);
 8020d58:	f8d1 e000 	ldr.w	lr, [r1]
 8020d5c:	f851 5015 	ldr.w	r5, [r1, r5, lsl #1]
		//------------------4
		q31_t a01, a02, a11, a12;
		q31_t b0 = arm_nn_read_q15x2_ia(&ip_b0);
		q31_t b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[0], b0, ch_0_out_0);
 8020d60:	6807      	ldr	r7, [r0, #0]
 8020d62:	fb27 630e 	smlad	r3, r7, lr, r6
 8020d66:	fb27 6705 	smlad	r7, r7, r5, r6
		ch_0_out_1 = __SMLAD(ksrc_31[0], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[0], b0, ch_1_out_0);
 8020d6a:	f8d0 6036 	ldr.w	r6, [r0, #54]	@ 0x36
 8020d6e:	fb26 ce0e 	smlad	lr, r6, lr, ip
 8020d72:	fb26 c605 	smlad	r6, r6, r5, ip
 8020d76:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8020d7a:	f8d4 b004 	ldr.w	fp, [r4, #4]
		ch_1_out_1 = __SMLAD(ksrc2_31[0], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[1], b0, ch_0_out_0);
 8020d7e:	6845      	ldr	r5, [r0, #4]
 8020d80:	fb25 330c 	smlad	r3, r5, ip, r3
 8020d84:	fb25 750b 	smlad	r5, r5, fp, r7
		ch_0_out_1 = __SMLAD(ksrc_31[1], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[1], b0, ch_1_out_0);
 8020d88:	f8d0 703a 	ldr.w	r7, [r0, #58]	@ 0x3a
 8020d8c:	fb27 ec0c 	smlad	ip, r7, ip, lr
 8020d90:	fb27 670b 	smlad	r7, r7, fp, r6
 8020d94:	f8d1 e008 	ldr.w	lr, [r1, #8]
 8020d98:	f8d4 b008 	ldr.w	fp, [r4, #8]

		//------------------8
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[2], b0, ch_0_out_0);
 8020d9c:	6886      	ldr	r6, [r0, #8]
 8020d9e:	fb26 330e 	smlad	r3, r6, lr, r3
 8020da2:	fb26 560b 	smlad	r6, r6, fp, r5
		ch_0_out_1 = __SMLAD(ksrc_31[2], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[2], b0, ch_1_out_0);
 8020da6:	f8d0 503e 	ldr.w	r5, [r0, #62]	@ 0x3e
 8020daa:	fb25 ce0e 	smlad	lr, r5, lr, ip
 8020dae:	fb25 750b 	smlad	r5, r5, fp, r7
 8020db2:	68cf      	ldr	r7, [r1, #12]
 8020db4:	f8d4 b00c 	ldr.w	fp, [r4, #12]
		ch_1_out_1 = __SMLAD(ksrc2_31[2], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[3], b0, ch_0_out_0);
 8020db8:	f8d0 c00c 	ldr.w	ip, [r0, #12]
 8020dbc:	fb2c 3307 	smlad	r3, ip, r7, r3
 8020dc0:	fb2c 6c0b 	smlad	ip, ip, fp, r6
		ch_0_out_1 = __SMLAD(ksrc_31[3], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[3], b0, ch_1_out_0);
 8020dc4:	f8d0 6042 	ldr.w	r6, [r0, #66]	@ 0x42
 8020dc8:	fb26 e707 	smlad	r7, r6, r7, lr
 8020dcc:	fb26 560b 	smlad	r6, r6, fp, r5
 8020dd0:	f8d1 e010 	ldr.w	lr, [r1, #16]
 8020dd4:	f8d4 b010 	ldr.w	fp, [r4, #16]

		//------------------12
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[4], b0, ch_0_out_0);
 8020dd8:	6905      	ldr	r5, [r0, #16]
 8020dda:	fb25 330e 	smlad	r3, r5, lr, r3
 8020dde:	fb25 c50b 	smlad	r5, r5, fp, ip
		ch_0_out_1 = __SMLAD(ksrc_31[4], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[4], b0, ch_1_out_0);
 8020de2:	f8d0 c046 	ldr.w	ip, [r0, #70]	@ 0x46
 8020de6:	fb2c 7e0e 	smlad	lr, ip, lr, r7
 8020dea:	fb2c 6c0b 	smlad	ip, ip, fp, r6
 8020dee:	694e      	ldr	r6, [r1, #20]
 8020df0:	f8d4 b014 	ldr.w	fp, [r4, #20]
		ch_1_out_1 = __SMLAD(ksrc2_31[4], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[5], b0, ch_0_out_0);
 8020df4:	6947      	ldr	r7, [r0, #20]
 8020df6:	fb27 3306 	smlad	r3, r7, r6, r3
 8020dfa:	fb27 570b 	smlad	r7, r7, fp, r5
		ch_0_out_1 = __SMLAD(ksrc_31[5], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[5], b0, ch_1_out_0);
 8020dfe:	f8d0 504a 	ldr.w	r5, [r0, #74]	@ 0x4a
 8020e02:	fb25 e606 	smlad	r6, r5, r6, lr
 8020e06:	fb25 c50b 	smlad	r5, r5, fp, ip
 8020e0a:	f8d1 c018 	ldr.w	ip, [r1, #24]
 8020e0e:	f8d4 b018 	ldr.w	fp, [r4, #24]
		ch_1_out_1 = __SMLAD(ksrc2_31[5], b1, ch_1_out_1);

		//------------------16
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);
		ch_0_out_0 = __SMLAD(ksrc_31[6], b0, ch_0_out_0);
 8020e12:	f8d0 e018 	ldr.w	lr, [r0, #24]
 8020e16:	fb2e 330c 	smlad	r3, lr, ip, r3
 8020e1a:	fb2e 7e0b 	smlad	lr, lr, fp, r7
		ch_0_out_1 = __SMLAD(ksrc_31[6], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[6], b0, ch_1_out_0);
 8020e1e:	f8d0 704e 	ldr.w	r7, [r0, #78]	@ 0x4e
 8020e22:	fb27 6c0c 	smlad	ip, r7, ip, r6
 8020e26:	fb27 570b 	smlad	r7, r7, fp, r5
 8020e2a:	69cd      	ldr	r5, [r1, #28]
 8020e2c:	f8d4 b01c 	ldr.w	fp, [r4, #28]
		ch_1_out_1 = __SMLAD(ksrc2_31[6], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[7], b0, ch_0_out_0);
 8020e30:	69c6      	ldr	r6, [r0, #28]
 8020e32:	fb26 3305 	smlad	r3, r6, r5, r3
 8020e36:	fb26 e60b 	smlad	r6, r6, fp, lr
		ch_0_out_1 = __SMLAD(ksrc_31[7], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[7], b0, ch_1_out_0);
 8020e3a:	f8d0 e052 	ldr.w	lr, [r0, #82]	@ 0x52
 8020e3e:	fb2e c505 	smlad	r5, lr, r5, ip
 8020e42:	fb2e 7e0b 	smlad	lr, lr, fp, r7
 8020e46:	6a0f      	ldr	r7, [r1, #32]
 8020e48:	f8d4 b020 	ldr.w	fp, [r4, #32]
		ch_1_out_1 = __SMLAD(ksrc2_31[7], b1, ch_1_out_1);

		//------------------20
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);
		ch_0_out_0 = __SMLAD(ksrc_31[8], b0, ch_0_out_0);
 8020e4c:	f8d0 c020 	ldr.w	ip, [r0, #32]
 8020e50:	fb2c 3307 	smlad	r3, ip, r7, r3
 8020e54:	fb2c 6c0b 	smlad	ip, ip, fp, r6
		ch_0_out_1 = __SMLAD(ksrc_31[8], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[8], b0, ch_1_out_0);
 8020e58:	f8d0 6056 	ldr.w	r6, [r0, #86]	@ 0x56
 8020e5c:	fb26 5707 	smlad	r7, r6, r7, r5
 8020e60:	fb26 eb0b 	smlad	fp, r6, fp, lr
 8020e64:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 8020e66:	f8d4 e024 	ldr.w	lr, [r4, #36]	@ 0x24
		ch_1_out_1 = __SMLAD(ksrc2_31[8], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[9], b0, ch_0_out_0);
 8020e6a:	6a46      	ldr	r6, [r0, #36]	@ 0x24
 8020e6c:	fb26 3305 	smlad	r3, r6, r5, r3
 8020e70:	fb26 c60e 	smlad	r6, r6, lr, ip
		ch_0_out_1 = __SMLAD(ksrc_31[9], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[9], b0, ch_1_out_0);
 8020e74:	f8d0 c05a 	ldr.w	ip, [r0, #90]	@ 0x5a
 8020e78:	fb2c 7505 	smlad	r5, ip, r5, r7
 8020e7c:	fb2c bc0e 	smlad	ip, ip, lr, fp
 8020e80:	6a8f      	ldr	r7, [r1, #40]	@ 0x28
 8020e82:	f8d4 b028 	ldr.w	fp, [r4, #40]	@ 0x28
		ch_1_out_1 = __SMLAD(ksrc2_31[9], b1, ch_1_out_1);

		//------------------24
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);
		ch_0_out_0 = __SMLAD(ksrc_31[10], b0, ch_0_out_0);
 8020e86:	f8d0 e028 	ldr.w	lr, [r0, #40]	@ 0x28
 8020e8a:	fb2e 3307 	smlad	r3, lr, r7, r3
 8020e8e:	fb2e 6e0b 	smlad	lr, lr, fp, r6
		ch_0_out_1 = __SMLAD(ksrc_31[10], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[10], b0, ch_1_out_0);
 8020e92:	f8d0 605e 	ldr.w	r6, [r0, #94]	@ 0x5e
 8020e96:	fb26 5707 	smlad	r7, r6, r7, r5
 8020e9a:	fb26 cb0b 	smlad	fp, r6, fp, ip
 8020e9e:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8020ea0:	f8d4 c02c 	ldr.w	ip, [r4, #44]	@ 0x2c
		ch_1_out_1 = __SMLAD(ksrc2_31[10], b1, ch_1_out_1);

		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);

		ch_0_out_0 = __SMLAD(ksrc_31[11], b0, ch_0_out_0);
 8020ea4:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
 8020ea6:	fb26 3305 	smlad	r3, r6, r5, r3
 8020eaa:	fb26 e60c 	smlad	r6, r6, ip, lr
		ch_0_out_1 = __SMLAD(ksrc_31[11], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[11], b0, ch_1_out_0);
 8020eae:	f8d0 e062 	ldr.w	lr, [r0, #98]	@ 0x62
 8020eb2:	fb2e 7505 	smlad	r5, lr, r5, r7
 8020eb6:	fb2e be0c 	smlad	lr, lr, ip, fp
 8020eba:	6b0f      	ldr	r7, [r1, #48]	@ 0x30
 8020ebc:	f8d4 b030 	ldr.w	fp, [r4, #48]	@ 0x30
		ch_1_out_1 = __SMLAD(ksrc2_31[11], b1, ch_1_out_1);

		//------------------25,26,27
		b0 = arm_nn_read_q15x2_ia(&ip_b0);
		b1 = arm_nn_read_q15x2_ia(&ip_b1);
		ch_0_out_0 = __SMLAD(ksrc_31[12], b0, ch_0_out_0);
 8020ec0:	f8d0 c030 	ldr.w	ip, [r0, #48]	@ 0x30
 8020ec4:	fb2c 3307 	smlad	r3, ip, r7, r3
 8020ec8:	fb2c 6c0b 	smlad	ip, ip, fp, r6
		ch_0_out_1 = __SMLAD(ksrc_31[12], b1, ch_0_out_1);
		ch_1_out_0 = __SMLAD(ksrc2_31[12], b0, ch_1_out_0);
 8020ecc:	f8d0 6066 	ldr.w	r6, [r0, #102]	@ 0x66
 8020ed0:	fb26 5707 	smlad	r7, r6, r7, r5
 8020ed4:	fb26 e60b 	smlad	r6, r6, fp, lr
		ch_1_out_1 = __SMLAD(ksrc2_31[12], b1, ch_1_out_1);
		q15_t _b0 = *ip_b0++;
 8020ed8:	f9b1 5034 	ldrsh.w	r5, [r1, #52]	@ 0x34
		q15_t _b1 = *ip_b1++;
 8020edc:	f9b4 4034 	ldrsh.w	r4, [r4, #52]	@ 0x34

		ch_0_out_0 += ksrc[26] * _b0;
 8020ee0:	f9b0 e034 	ldrsh.w	lr, [r0, #52]	@ 0x34
 8020ee4:	fb05 330e 	mla	r3, r5, lr, r3
		ch_0_out_1 += ksrc[26] * _b1;
 8020ee8:	fb04 cc0e 	mla	ip, r4, lr, ip
		ch_1_out_0 += ksrc2[26] * _b0;
 8020eec:	f9b0 e06a 	ldrsh.w	lr, [r0, #106]	@ 0x6a
 8020ef0:	fb0e 7705 	mla	r7, lr, r5, r7
		ch_1_out_1 += ksrc2[26] * _b1;
 8020ef4:	fb0e 6604 	mla	r6, lr, r4, r6

		ch_0_out_0 = (q31_t) ((float) ch_0_out_0 * scale_0);
 8020ef8:	ee07 3a90 	vmov	s15, r3
 8020efc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020f00:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020f04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020f08:	ee17 3a90 	vmov	r3, s15
		ch_0_out_0 += out_offset;
 8020f0c:	4453      	add	r3, sl
		ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 8020f0e:	454b      	cmp	r3, r9
 8020f10:	bfb8      	it	lt
 8020f12:	464b      	movlt	r3, r9
		ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 8020f14:	4543      	cmp	r3, r8
 8020f16:	bfa8      	it	ge
 8020f18:	4643      	movge	r3, r8
		*out_0++ = (q7_t) ch_0_out_0;
 8020f1a:	9c15      	ldr	r4, [sp, #84]	@ 0x54
 8020f1c:	f804 3b02 	strb.w	r3, [r4], #2

		ch_0_out_1 = (q31_t) ((float) ch_0_out_1 * scale_0);
 8020f20:	ee07 ca90 	vmov	s15, ip
 8020f24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020f28:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020f2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020f30:	ee17 3a90 	vmov	r3, s15
		ch_0_out_1 += out_offset;
 8020f34:	4453      	add	r3, sl
		ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 8020f36:	454b      	cmp	r3, r9
 8020f38:	bfb8      	it	lt
 8020f3a:	464b      	movlt	r3, r9
		ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 8020f3c:	4543      	cmp	r3, r8
 8020f3e:	bfa8      	it	ge
 8020f40:	4643      	movge	r3, r8
		*out_1++ = (q7_t) ch_0_out_1;
 8020f42:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8020f46:	4665      	mov	r5, ip
 8020f48:	f805 3b02 	strb.w	r3, [r5], #2

		ch_1_out_0 = (q31_t) ((float) ch_1_out_0 * scale_1);
 8020f4c:	ee07 7a90 	vmov	s15, r7
 8020f50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020f54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8020f58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020f5c:	ee17 3a90 	vmov	r3, s15
		ch_1_out_0 += out_offset;
 8020f60:	4453      	add	r3, sl
		ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 8020f62:	454b      	cmp	r3, r9
 8020f64:	bfb8      	it	lt
 8020f66:	464b      	movlt	r3, r9
		ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 8020f68:	4543      	cmp	r3, r8
 8020f6a:	bfa8      	it	ge
 8020f6c:	4643      	movge	r3, r8
		*out_0++ = (q7_t) ch_1_out_0;
 8020f6e:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8020f70:	707b      	strb	r3, [r7, #1]

		ch_1_out_1 = (q31_t) ((float) ch_1_out_1 * scale_1);
 8020f72:	ee07 6a90 	vmov	s15, r6
 8020f76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020f7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8020f7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8020f82:	ee17 3a90 	vmov	r3, s15
		ch_1_out_1 += out_offset;
 8020f86:	4453      	add	r3, sl
		ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 8020f88:	454b      	cmp	r3, r9
 8020f8a:	bfb8      	it	lt
 8020f8c:	464b      	movlt	r3, r9
		ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 8020f8e:	4543      	cmp	r3, r8
 8020f90:	bfa8      	it	ge
 8020f92:	4643      	movge	r3, r8
		*out_1++ = (q7_t) ch_1_out_1;
 8020f94:	f88c 3001 	strb.w	r3, [ip, #1]
		scales += 2;
 8020f98:	9b01      	ldr	r3, [sp, #4]
 8020f9a:	3308      	adds	r3, #8
 8020f9c:	9301      	str	r3, [sp, #4]

		/* skip row */
		ksrc += 54;
 8020f9e:	306c      	adds	r0, #108	@ 0x6c
		row_count--;
 8020fa0:	9b02      	ldr	r3, [sp, #8]
 8020fa2:	3b01      	subs	r3, #1
 8020fa4:	b29b      	uxth	r3, r3
 8020fa6:	9302      	str	r3, [sp, #8]
		*out_1++ = (q7_t) ch_1_out_1;
 8020fa8:	9503      	str	r5, [sp, #12]
		*out_0++ = (q7_t) ch_1_out_0;
 8020faa:	9415      	str	r4, [sp, #84]	@ 0x54
	while (row_count) {
 8020fac:	9b02      	ldr	r3, [sp, #8]
 8020fae:	2b00      	cmp	r3, #0
 8020fb0:	f47f aec6 	bne.w	8020d40 <mat_mult_kernel3_input3_s8_s16_fpreq+0x2e>

	out_0 += output_ch;

	/* return the new output pointer with offset */
	return out_0;
}
 8020fb4:	9c05      	ldr	r4, [sp, #20]
 8020fb6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8020fb8:	1918      	adds	r0, r3, r4
 8020fba:	b007      	add	sp, #28
 8020fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08020fc0 <avg_pooling>:

tinyengine_status avg_pooling(const q7_t* input, const uint16_t input_h, const uint16_t input_w,
		const uint16_t input_c,	const uint16_t sample_h, const uint16_t sample_w,
		const uint16_t output_h, const uint16_t output_w, const int32_t out_activation_min,
        const int32_t out_activation_max, q7_t* output)
{
 8020fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020fc4:	b085      	sub	sp, #20
 8020fc6:	4606      	mov	r6, r0
 8020fc8:	4617      	mov	r7, r2
 8020fca:	461d      	mov	r5, r3
 8020fcc:	f8bd 9038 	ldrh.w	r9, [sp, #56]	@ 0x38
 8020fd0:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 8020fd4:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8020fd8:	f8bd c044 	ldrh.w	ip, [sp, #68]	@ 0x44
	int h, w, c;
	int sh, sw;
	const int divider_half = ((sample_h * sample_w) / 2);
 8020fdc:	fb00 f309 	mul.w	r3, r0, r9
 8020fe0:	4619      	mov	r1, r3
 8020fe2:	2b00      	cmp	r3, #0
 8020fe4:	db05      	blt.n	8020ff2 <avg_pooling+0x32>
 8020fe6:	ea4f 0b61 	mov.w	fp, r1, asr #1
	for(c = 0; c < input_c; c++){
 8020fea:	2400      	movs	r4, #0
 8020fec:	469e      	mov	lr, r3
 8020fee:	465b      	mov	r3, fp
 8020ff0:	e043      	b.n	802107a <avg_pooling+0xba>
	const int divider_half = ((sample_h * sample_w) / 2);
 8020ff2:	1c59      	adds	r1, r3, #1
 8020ff4:	e7f7      	b.n	8020fe6 <avg_pooling+0x26>
				int avg = 0;

				for(sh = 0; sh < sample_h; sh++){
					int height = sh + h * sample_h;
					for(sw = 0; sw < sample_w; sw++){
						int width = sw + w * sample_w;
 8020ff6:	fb08 2300 	mla	r3, r8, r0, r2
						avg += input[(width + height * input_w) * input_c + c];
 8020ffa:	fb0e 3307 	mla	r3, lr, r7, r3
 8020ffe:	fb05 4303 	mla	r3, r5, r3, r4
 8021002:	56f3      	ldrsb	r3, [r6, r3]
 8021004:	4419      	add	r1, r3
					for(sw = 0; sw < sample_w; sw++){
 8021006:	3201      	adds	r2, #1
 8021008:	4290      	cmp	r0, r2
 802100a:	dcf4      	bgt.n	8020ff6 <avg_pooling+0x36>
				for(sh = 0; sh < sample_h; sh++){
 802100c:	f10a 0a01 	add.w	sl, sl, #1
 8021010:	45d1      	cmp	r9, sl
 8021012:	dd03      	ble.n	802101c <avg_pooling+0x5c>
					int height = sh + h * sample_h;
 8021014:	fb0b ae09 	mla	lr, fp, r9, sl
					for(sw = 0; sw < sample_w; sw++){
 8021018:	2200      	movs	r2, #0
 802101a:	e7f5      	b.n	8021008 <avg_pooling+0x48>
					}
				}

				// for rounded div
				if (avg > 0)
 802101c:	2900      	cmp	r1, #0
 802101e:	dd19      	ble.n	8021054 <avg_pooling+0x94>
					avg += divider_half;
 8021020:	9b02      	ldr	r3, [sp, #8]
 8021022:	18ca      	adds	r2, r1, r3
				else
					avg -= divider_half;

				int out = avg / (sample_h * sample_w);
 8021024:	9b01      	ldr	r3, [sp, #4]
 8021026:	fb92 f2f3 	sdiv	r2, r2, r3
				out = TN_MAX(out, out_activation_min);
 802102a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 802102c:	429a      	cmp	r2, r3
 802102e:	bfb8      	it	lt
 8021030:	461a      	movlt	r2, r3
				out = TN_MIN(out, out_activation_max);
 8021032:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021034:	429a      	cmp	r2, r3
 8021036:	bfa8      	it	ge
 8021038:	461a      	movge	r2, r3
				output[(w + h * output_w) * input_c + c] = out;
 802103a:	fb0b 810c 	mla	r1, fp, ip, r8
 802103e:	fb05 4101 	mla	r1, r5, r1, r4
 8021042:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8021044:	545a      	strb	r2, [r3, r1]
			for(w = 0; w < output_w; w++){
 8021046:	f108 0801 	add.w	r8, r8, #1
 802104a:	45c4      	cmp	ip, r8
 802104c:	dd05      	ble.n	802105a <avg_pooling+0x9a>
				int avg = 0;
 802104e:	2100      	movs	r1, #0
				for(sh = 0; sh < sample_h; sh++){
 8021050:	468a      	mov	sl, r1
 8021052:	e7dd      	b.n	8021010 <avg_pooling+0x50>
					avg -= divider_half;
 8021054:	9b02      	ldr	r3, [sp, #8]
 8021056:	1aca      	subs	r2, r1, r3
 8021058:	e7e4      	b.n	8021024 <avg_pooling+0x64>
		for(h = 0; h < output_h; h++){
 802105a:	f8dd e004 	ldr.w	lr, [sp, #4]
 802105e:	9b02      	ldr	r3, [sp, #8]
 8021060:	9a03      	ldr	r2, [sp, #12]
 8021062:	f10b 0b01 	add.w	fp, fp, #1
 8021066:	455a      	cmp	r2, fp
 8021068:	dd06      	ble.n	8021078 <avg_pooling+0xb8>
			for(w = 0; w < output_w; w++){
 802106a:	f04f 0800 	mov.w	r8, #0
 802106e:	f8cd e004 	str.w	lr, [sp, #4]
 8021072:	9302      	str	r3, [sp, #8]
 8021074:	9203      	str	r2, [sp, #12]
 8021076:	e7e8      	b.n	802104a <avg_pooling+0x8a>
	for(c = 0; c < input_c; c++){
 8021078:	3401      	adds	r4, #1
 802107a:	42a5      	cmp	r5, r4
 802107c:	dd02      	ble.n	8021084 <avg_pooling+0xc4>
		for(h = 0; h < output_h; h++){
 802107e:	f04f 0b00 	mov.w	fp, #0
 8021082:	e7f0      	b.n	8021066 <avg_pooling+0xa6>
			}
		}
	}
}
 8021084:	b005      	add	sp, #20
 8021086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0802108a <ITM_SendChar>:
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 802108a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 802108e:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8021092:	f013 0f01 	tst.w	r3, #1
 8021096:	d011      	beq.n	80210bc <ITM_SendChar+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8021098:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 802109c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80210a0:	f013 0f01 	tst.w	r3, #1
 80210a4:	d101      	bne.n	80210aa <ITM_SendChar+0x20>
 80210a6:	4770      	bx	lr
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 80210a8:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80210aa:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80210ae:	681b      	ldr	r3, [r3, #0]
 80210b0:	2b00      	cmp	r3, #0
 80210b2:	d0f9      	beq.n	80210a8 <ITM_SendChar+0x1e>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80210b4:	b2c3      	uxtb	r3, r0
 80210b6:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80210ba:	7013      	strb	r3, [r2, #0]
  }
  return (ch);
}
 80210bc:	4770      	bx	lr

080210be <__io_putchar>:
  
#include "stm32746g_discovery.h"

volatile int32_t ITM_RxBuffer;

int __io_putchar(int ch) { return ITM_SendChar(ch); }
 80210be:	b508      	push	{r3, lr}
 80210c0:	f7ff ffe3 	bl	802108a <ITM_SendChar>
 80210c4:	bd08      	pop	{r3, pc}
	...

080210c8 <__io_getchar>:
 */
__STATIC_INLINE int32_t ITM_ReceiveChar (void)
{
  int32_t ch = -1;                           /* no character available */

  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
 80210c8:	4b06      	ldr	r3, [pc, #24]	@ (80210e4 <__io_getchar+0x1c>)
 80210ca:	681a      	ldr	r2, [r3, #0]
 80210cc:	4b06      	ldr	r3, [pc, #24]	@ (80210e8 <__io_getchar+0x20>)
 80210ce:	429a      	cmp	r2, r3
 80210d0:	d004      	beq.n	80210dc <__io_getchar+0x14>
  {
    ch = ITM_RxBuffer;
 80210d2:	4b04      	ldr	r3, [pc, #16]	@ (80210e4 <__io_getchar+0x1c>)
 80210d4:	6818      	ldr	r0, [r3, #0]
    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
 80210d6:	4a04      	ldr	r2, [pc, #16]	@ (80210e8 <__io_getchar+0x20>)
 80210d8:	601a      	str	r2, [r3, #0]
 80210da:	4770      	bx	lr
  int32_t ch = -1;                           /* no character available */
 80210dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff

int __io_getchar(void) { return ITM_ReceiveChar(); }
 80210e0:	4770      	bx	lr
 80210e2:	bf00      	nop
 80210e4:	2003ccac 	.word	0x2003ccac
 80210e8:	5aa55aa5 	.word	0x5aa55aa5

080210ec <_write>:

extern int errno;
extern int __io_putchar(int ch) __attribute__((weak));
extern int __io_getchar(void) __attribute__((weak));

int _write(int fd, const void *buffer, unsigned int count) {
 80210ec:	b570      	push	{r4, r5, r6, lr}
 80210ee:	460e      	mov	r6, r1
 80210f0:	4615      	mov	r5, r2
  unsigned int i;

  for (i = 0; i < count; i++) {
 80210f2:	2400      	movs	r4, #0
 80210f4:	e003      	b.n	80210fe <_write+0x12>
    __io_putchar(((char *)buffer)[i]);
 80210f6:	5d30      	ldrb	r0, [r6, r4]
 80210f8:	f7ff ffe1 	bl	80210be <__io_putchar>
  for (i = 0; i < count; i++) {
 80210fc:	3401      	adds	r4, #1
 80210fe:	42ac      	cmp	r4, r5
 8021100:	d3f9      	bcc.n	80210f6 <_write+0xa>
  }

  return count;
}
 8021102:	4628      	mov	r0, r5
 8021104:	bd70      	pop	{r4, r5, r6, pc}

08021106 <_read>:

int _read(int fd, void *buffer, unsigned int count) {
 8021106:	b570      	push	{r4, r5, r6, lr}
 8021108:	460e      	mov	r6, r1
 802110a:	4615      	mov	r5, r2
  unsigned int i;

  for (i = 0; i < count; i++) {
 802110c:	2400      	movs	r4, #0
 802110e:	e003      	b.n	8021118 <_read+0x12>
    ((char *)buffer)[i] = __io_getchar();
 8021110:	f7ff ffda 	bl	80210c8 <__io_getchar>
 8021114:	5530      	strb	r0, [r6, r4]
  for (i = 0; i < count; i++) {
 8021116:	3401      	adds	r4, #1
 8021118:	42ac      	cmp	r4, r5
 802111a:	d3f9      	bcc.n	8021110 <_read+0xa>
  }

  return count;
}
 802111c:	4628      	mov	r0, r5
 802111e:	bd70      	pop	{r4, r5, r6, pc}

08021120 <_close>:

int _close(int fd) { return -1; }
 8021120:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8021124:	4770      	bx	lr

08021126 <_fstat>:

int _fstat(int fd, void *buffer) { return -1; }
 8021126:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 802112a:	4770      	bx	lr

0802112c <_isatty>:

int _isatty(int fd) { return -1; }
 802112c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8021130:	4770      	bx	lr

08021132 <_lseek>:

long _lseek(int fd, long offset, int origin) { return -1; }
 8021132:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8021136:	4770      	bx	lr

08021138 <_exit>:

void _exit(int status) {}
 8021138:	4770      	bx	lr
	...

0802113c <_ZdaPv>:
 802113c:	f000 b802 	b.w	8021144 <_ZdlPv>

08021140 <_Znaj>:
 8021140:	f000 b802 	b.w	8021148 <_Znwj>

08021144 <_ZdlPv>:
 8021144:	f001 bcc8 	b.w	8022ad8 <free>

08021148 <_Znwj>:
 8021148:	2801      	cmp	r0, #1
 802114a:	bf38      	it	cc
 802114c:	2001      	movcc	r0, #1
 802114e:	b510      	push	{r4, lr}
 8021150:	4604      	mov	r4, r0
 8021152:	4620      	mov	r0, r4
 8021154:	f001 fcb8 	bl	8022ac8 <malloc>
 8021158:	b100      	cbz	r0, 802115c <_Znwj+0x14>
 802115a:	bd10      	pop	{r4, pc}
 802115c:	f000 f9ae 	bl	80214bc <_ZSt15get_new_handlerv>
 8021160:	b108      	cbz	r0, 8021166 <_Znwj+0x1e>
 8021162:	4780      	blx	r0
 8021164:	e7f5      	b.n	8021152 <_Znwj+0xa>
 8021166:	2004      	movs	r0, #4
 8021168:	f000 f896 	bl	8021298 <__cxa_allocate_exception>
 802116c:	4b02      	ldr	r3, [pc, #8]	@ (8021178 <_Znwj+0x30>)
 802116e:	4a03      	ldr	r2, [pc, #12]	@ (802117c <_Znwj+0x34>)
 8021170:	4903      	ldr	r1, [pc, #12]	@ (8021180 <_Znwj+0x38>)
 8021172:	6003      	str	r3, [r0, #0]
 8021174:	f000 f950 	bl	8021418 <__cxa_throw>
 8021178:	080aeaa0 	.word	0x080aeaa0
 802117c:	0802118d 	.word	0x0802118d
 8021180:	080aea8c 	.word	0x080aea8c

08021184 <_ZNKSt9bad_alloc4whatEv>:
 8021184:	4800      	ldr	r0, [pc, #0]	@ (8021188 <_ZNKSt9bad_alloc4whatEv+0x4>)
 8021186:	4770      	bx	lr
 8021188:	080aea6c 	.word	0x080aea6c

0802118c <_ZNSt9bad_allocD1Ev>:
 802118c:	b510      	push	{r4, lr}
 802118e:	4b03      	ldr	r3, [pc, #12]	@ (802119c <_ZNSt9bad_allocD1Ev+0x10>)
 8021190:	6003      	str	r3, [r0, #0]
 8021192:	4604      	mov	r4, r0
 8021194:	f000 f8bc 	bl	8021310 <_ZNSt9exceptionD1Ev>
 8021198:	4620      	mov	r0, r4
 802119a:	bd10      	pop	{r4, pc}
 802119c:	080aeaa0 	.word	0x080aeaa0

080211a0 <_ZNSt9bad_allocD0Ev>:
 80211a0:	b510      	push	{r4, lr}
 80211a2:	4b05      	ldr	r3, [pc, #20]	@ (80211b8 <_ZNSt9bad_allocD0Ev+0x18>)
 80211a4:	6003      	str	r3, [r0, #0]
 80211a6:	4604      	mov	r4, r0
 80211a8:	f000 f8b2 	bl	8021310 <_ZNSt9exceptionD1Ev>
 80211ac:	4620      	mov	r0, r4
 80211ae:	2104      	movs	r1, #4
 80211b0:	f000 f804 	bl	80211bc <_ZdlPvj>
 80211b4:	4620      	mov	r0, r4
 80211b6:	bd10      	pop	{r4, pc}
 80211b8:	080aeaa0 	.word	0x080aeaa0

080211bc <_ZdlPvj>:
 80211bc:	f7ff bfc2 	b.w	8021144 <_ZdlPv>

080211c0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0>:
 80211c0:	491e      	ldr	r1, [pc, #120]	@ (802123c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x7c>)
 80211c2:	684b      	ldr	r3, [r1, #4]
 80211c4:	b530      	push	{r4, r5, lr}
 80211c6:	f850 5c08 	ldr.w	r5, [r0, #-8]
 80211ca:	f1a0 0408 	sub.w	r4, r0, #8
 80211ce:	b32b      	cbz	r3, 802121c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x5c>
 80211d0:	eb04 0e05 	add.w	lr, r4, r5
 80211d4:	4573      	cmp	r3, lr
 80211d6:	d821      	bhi.n	802121c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x5c>
 80211d8:	685a      	ldr	r2, [r3, #4]
 80211da:	d026      	beq.n	802122a <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x6a>
 80211dc:	f101 0c04 	add.w	ip, r1, #4
 80211e0:	b932      	cbnz	r2, 80211f0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x30>
 80211e2:	e00e      	b.n	8021202 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x42>
 80211e4:	6851      	ldr	r1, [r2, #4]
 80211e6:	f103 0c04 	add.w	ip, r3, #4
 80211ea:	4613      	mov	r3, r2
 80211ec:	b139      	cbz	r1, 80211fe <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x3e>
 80211ee:	460a      	mov	r2, r1
 80211f0:	4596      	cmp	lr, r2
 80211f2:	d3f7      	bcc.n	80211e4 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x24>
 80211f4:	bf02      	ittt	eq
 80211f6:	e9de 2100 	ldrdeq	r2, r1, [lr]
 80211fa:	6059      	streq	r1, [r3, #4]
 80211fc:	18ad      	addeq	r5, r5, r2
 80211fe:	f8dc 3000 	ldr.w	r3, [ip]
 8021202:	681a      	ldr	r2, [r3, #0]
 8021204:	1899      	adds	r1, r3, r2
 8021206:	428c      	cmp	r4, r1
 8021208:	d00c      	beq.n	8021224 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x64>
 802120a:	685b      	ldr	r3, [r3, #4]
 802120c:	f840 3c04 	str.w	r3, [r0, #-4]
 8021210:	f8dc 3000 	ldr.w	r3, [ip]
 8021214:	f840 5c08 	str.w	r5, [r0, #-8]
 8021218:	605c      	str	r4, [r3, #4]
 802121a:	bd30      	pop	{r4, r5, pc}
 802121c:	f840 3c04 	str.w	r3, [r0, #-4]
 8021220:	604c      	str	r4, [r1, #4]
 8021222:	bd30      	pop	{r4, r5, pc}
 8021224:	442a      	add	r2, r5
 8021226:	601a      	str	r2, [r3, #0]
 8021228:	bd30      	pop	{r4, r5, pc}
 802122a:	681b      	ldr	r3, [r3, #0]
 802122c:	f840 2c04 	str.w	r2, [r0, #-4]
 8021230:	442b      	add	r3, r5
 8021232:	f840 3c08 	str.w	r3, [r0, #-8]
 8021236:	604c      	str	r4, [r1, #4]
 8021238:	bd30      	pop	{r4, r5, pc}
 802123a:	bf00      	nop
 802123c:	2003ccb0 	.word	0x2003ccb0

08021240 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0>:
 8021240:	4914      	ldr	r1, [pc, #80]	@ (8021294 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x54>)
 8021242:	f100 0308 	add.w	r3, r0, #8
 8021246:	6848      	ldr	r0, [r1, #4]
 8021248:	2b08      	cmp	r3, #8
 802124a:	bf38      	it	cc
 802124c:	2308      	movcc	r3, #8
 802124e:	b1f8      	cbz	r0, 8021290 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x50>
 8021250:	3307      	adds	r3, #7
 8021252:	f023 0307 	bic.w	r3, r3, #7
 8021256:	3104      	adds	r1, #4
 8021258:	e002      	b.n	8021260 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x20>
 802125a:	1d01      	adds	r1, r0, #4
 802125c:	6840      	ldr	r0, [r0, #4]
 802125e:	b180      	cbz	r0, 8021282 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x42>
 8021260:	6802      	ldr	r2, [r0, #0]
 8021262:	4293      	cmp	r3, r2
 8021264:	d8f9      	bhi.n	802125a <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x1a>
 8021266:	b430      	push	{r4, r5}
 8021268:	1ad4      	subs	r4, r2, r3
 802126a:	2c07      	cmp	r4, #7
 802126c:	6845      	ldr	r5, [r0, #4]
 802126e:	d909      	bls.n	8021284 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x44>
 8021270:	18c2      	adds	r2, r0, r3
 8021272:	6055      	str	r5, [r2, #4]
 8021274:	50c4      	str	r4, [r0, r3]
 8021276:	6808      	ldr	r0, [r1, #0]
 8021278:	bc30      	pop	{r4, r5}
 802127a:	6003      	str	r3, [r0, #0]
 802127c:	3008      	adds	r0, #8
 802127e:	600a      	str	r2, [r1, #0]
 8021280:	4770      	bx	lr
 8021282:	4770      	bx	lr
 8021284:	6002      	str	r2, [r0, #0]
 8021286:	462a      	mov	r2, r5
 8021288:	3008      	adds	r0, #8
 802128a:	bc30      	pop	{r4, r5}
 802128c:	600a      	str	r2, [r1, #0]
 802128e:	4770      	bx	lr
 8021290:	4770      	bx	lr
 8021292:	bf00      	nop
 8021294:	2003ccb0 	.word	0x2003ccb0

08021298 <__cxa_allocate_exception>:
 8021298:	b510      	push	{r4, lr}
 802129a:	f100 0480 	add.w	r4, r0, #128	@ 0x80
 802129e:	4620      	mov	r0, r4
 80212a0:	f001 fc12 	bl	8022ac8 <malloc>
 80212a4:	4603      	mov	r3, r0
 80212a6:	b130      	cbz	r0, 80212b6 <__cxa_allocate_exception+0x1e>
 80212a8:	2280      	movs	r2, #128	@ 0x80
 80212aa:	2100      	movs	r1, #0
 80212ac:	4618      	mov	r0, r3
 80212ae:	f002 fbb9 	bl	8023a24 <memset>
 80212b2:	3080      	adds	r0, #128	@ 0x80
 80212b4:	bd10      	pop	{r4, pc}
 80212b6:	4620      	mov	r0, r4
 80212b8:	f7ff ffc2 	bl	8021240 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0>
 80212bc:	4603      	mov	r3, r0
 80212be:	2800      	cmp	r0, #0
 80212c0:	d1f2      	bne.n	80212a8 <__cxa_allocate_exception+0x10>
 80212c2:	f000 f83d 	bl	8021340 <_ZSt9terminatev>
 80212c6:	bf00      	nop

080212c8 <__cxa_free_exception>:
 80212c8:	4a06      	ldr	r2, [pc, #24]	@ (80212e4 <__cxa_free_exception+0x1c>)
 80212ca:	6893      	ldr	r3, [r2, #8]
 80212cc:	3880      	subs	r0, #128	@ 0x80
 80212ce:	4298      	cmp	r0, r3
 80212d0:	d905      	bls.n	80212de <__cxa_free_exception+0x16>
 80212d2:	68d2      	ldr	r2, [r2, #12]
 80212d4:	4413      	add	r3, r2
 80212d6:	4298      	cmp	r0, r3
 80212d8:	d201      	bcs.n	80212de <__cxa_free_exception+0x16>
 80212da:	f7ff bf71 	b.w	80211c0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0>
 80212de:	f001 bbfb 	b.w	8022ad8 <free>
 80212e2:	bf00      	nop
 80212e4:	2003ccb0 	.word	0x2003ccb0

080212e8 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv>:
 80212e8:	b538      	push	{r3, r4, r5, lr}
 80212ea:	4c08      	ldr	r4, [pc, #32]	@ (802130c <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x24>)
 80212ec:	f44f 651e 	mov.w	r5, #2528	@ 0x9e0
 80212f0:	4628      	mov	r0, r5
 80212f2:	60e5      	str	r5, [r4, #12]
 80212f4:	f001 fbe8 	bl	8022ac8 <malloc>
 80212f8:	60a0      	str	r0, [r4, #8]
 80212fa:	b120      	cbz	r0, 8021306 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x1e>
 80212fc:	2300      	movs	r3, #0
 80212fe:	e9c0 5300 	strd	r5, r3, [r0]
 8021302:	6060      	str	r0, [r4, #4]
 8021304:	bd38      	pop	{r3, r4, r5, pc}
 8021306:	60e0      	str	r0, [r4, #12]
 8021308:	e7fb      	b.n	8021302 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x1a>
 802130a:	bf00      	nop
 802130c:	2003ccb0 	.word	0x2003ccb0

08021310 <_ZNSt9exceptionD1Ev>:
 8021310:	4770      	bx	lr
 8021312:	bf00      	nop

08021314 <_ZNSt13bad_exceptionD1Ev>:
 8021314:	4770      	bx	lr
 8021316:	bf00      	nop

08021318 <_ZGTtNKSt13bad_exception4whatEv>:
 8021318:	4800      	ldr	r0, [pc, #0]	@ (802131c <_ZGTtNKSt13bad_exception4whatEv+0x4>)
 802131a:	4770      	bx	lr
 802131c:	080aeaac 	.word	0x080aeaac

08021320 <_ZNSt13bad_exceptionD0Ev>:
 8021320:	b510      	push	{r4, lr}
 8021322:	2104      	movs	r1, #4
 8021324:	4604      	mov	r4, r0
 8021326:	f7ff ff49 	bl	80211bc <_ZdlPvj>
 802132a:	4620      	mov	r0, r4
 802132c:	bd10      	pop	{r4, pc}
 802132e:	bf00      	nop

08021330 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8021330:	b508      	push	{r3, lr}
 8021332:	4780      	blx	r0
 8021334:	f001 fbc0 	bl	8022ab8 <abort>
 8021338:	f000 fb38 	bl	80219ac <__cxa_begin_catch>
 802133c:	f001 fbbc 	bl	8022ab8 <abort>

08021340 <_ZSt9terminatev>:
 8021340:	b508      	push	{r3, lr}
 8021342:	4b03      	ldr	r3, [pc, #12]	@ (8021350 <_ZSt9terminatev+0x10>)
 8021344:	6818      	ldr	r0, [r3, #0]
 8021346:	f3bf 8f5b 	dmb	ish
 802134a:	f7ff fff1 	bl	8021330 <_ZN10__cxxabiv111__terminateEPFvvE>
 802134e:	bf00      	nop
 8021350:	2000842c 	.word	0x2000842c

08021354 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 8021354:	b508      	push	{r3, lr}
 8021356:	4780      	blx	r0
 8021358:	f7ff fff2 	bl	8021340 <_ZSt9terminatev>

0802135c <_ZSt10unexpectedv>:
 802135c:	b508      	push	{r3, lr}
 802135e:	4b03      	ldr	r3, [pc, #12]	@ (802136c <_ZSt10unexpectedv+0x10>)
 8021360:	6818      	ldr	r0, [r3, #0]
 8021362:	f3bf 8f5b 	dmb	ish
 8021366:	f7ff fff5 	bl	8021354 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 802136a:	bf00      	nop
 802136c:	20008428 	.word	0x20008428

08021370 <_ZSt13get_terminatev>:
 8021370:	4b02      	ldr	r3, [pc, #8]	@ (802137c <_ZSt13get_terminatev+0xc>)
 8021372:	6818      	ldr	r0, [r3, #0]
 8021374:	f3bf 8f5b 	dmb	ish
 8021378:	4770      	bx	lr
 802137a:	bf00      	nop
 802137c:	2000842c 	.word	0x2000842c

08021380 <_ZSt14get_unexpectedv>:
 8021380:	4b02      	ldr	r3, [pc, #8]	@ (802138c <_ZSt14get_unexpectedv+0xc>)
 8021382:	6818      	ldr	r0, [r3, #0]
 8021384:	f3bf 8f5b 	dmb	ish
 8021388:	4770      	bx	lr
 802138a:	bf00      	nop
 802138c:	20008428 	.word	0x20008428

08021390 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block>:
 8021390:	2801      	cmp	r0, #1
 8021392:	b510      	push	{r4, lr}
 8021394:	d81a      	bhi.n	80213cc <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3c>
 8021396:	f3bf 8f5b 	dmb	ish
 802139a:	f1a1 0328 	sub.w	r3, r1, #40	@ 0x28
 802139e:	e853 2f00 	ldrex	r2, [r3]
 80213a2:	3a01      	subs	r2, #1
 80213a4:	e843 2000 	strex	r0, r2, [r3]
 80213a8:	2800      	cmp	r0, #0
 80213aa:	d1f8      	bne.n	802139e <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0xe>
 80213ac:	f3bf 8f5b 	dmb	ish
 80213b0:	b95a      	cbnz	r2, 80213ca <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3a>
 80213b2:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 80213b6:	f101 0458 	add.w	r4, r1, #88	@ 0x58
 80213ba:	b10b      	cbz	r3, 80213c0 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x30>
 80213bc:	4620      	mov	r0, r4
 80213be:	4798      	blx	r3
 80213c0:	4620      	mov	r0, r4
 80213c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80213c6:	f7ff bf7f 	b.w	80212c8 <__cxa_free_exception>
 80213ca:	bd10      	pop	{r4, pc}
 80213cc:	f851 0c14 	ldr.w	r0, [r1, #-20]
 80213d0:	f7ff ffae 	bl	8021330 <_ZN10__cxxabiv111__terminateEPFvvE>

080213d4 <__cxa_init_primary_exception>:
 80213d4:	2300      	movs	r3, #0
 80213d6:	b510      	push	{r4, lr}
 80213d8:	e940 121e 	strd	r1, r2, [r0, #-120]	@ 0x78
 80213dc:	f840 3c80 	str.w	r3, [r0, #-128]
 80213e0:	4604      	mov	r4, r0
 80213e2:	f7ff ffcd 	bl	8021380 <_ZSt14get_unexpectedv>
 80213e6:	f844 0c70 	str.w	r0, [r4, #-112]
 80213ea:	f7ff ffc1 	bl	8021370 <_ZSt13get_terminatev>
 80213ee:	4907      	ldr	r1, [pc, #28]	@ (802140c <__cxa_init_primary_exception+0x38>)
 80213f0:	4a07      	ldr	r2, [pc, #28]	@ (8021410 <__cxa_init_primary_exception+0x3c>)
 80213f2:	4b08      	ldr	r3, [pc, #32]	@ (8021414 <__cxa_init_primary_exception+0x40>)
 80213f4:	f844 1c58 	str.w	r1, [r4, #-88]
 80213f8:	f844 2c54 	str.w	r2, [r4, #-84]
 80213fc:	f844 0c6c 	str.w	r0, [r4, #-108]
 8021400:	f844 3c50 	str.w	r3, [r4, #-80]
 8021404:	f1a4 0080 	sub.w	r0, r4, #128	@ 0x80
 8021408:	bd10      	pop	{r4, pc}
 802140a:	bf00      	nop
 802140c:	43554e47 	.word	0x43554e47
 8021410:	002b2b43 	.word	0x002b2b43
 8021414:	08021391 	.word	0x08021391

08021418 <__cxa_throw>:
 8021418:	b570      	push	{r4, r5, r6, lr}
 802141a:	4604      	mov	r4, r0
 802141c:	460d      	mov	r5, r1
 802141e:	4616      	mov	r6, r2
 8021420:	f000 fb4e 	bl	8021ac0 <__cxa_get_globals>
 8021424:	6843      	ldr	r3, [r0, #4]
 8021426:	3301      	adds	r3, #1
 8021428:	4632      	mov	r2, r6
 802142a:	4629      	mov	r1, r5
 802142c:	6043      	str	r3, [r0, #4]
 802142e:	4620      	mov	r0, r4
 8021430:	f7ff ffd0 	bl	80213d4 <__cxa_init_primary_exception>
 8021434:	4604      	mov	r4, r0
 8021436:	2301      	movs	r3, #1
 8021438:	f844 3b28 	str.w	r3, [r4], #40
 802143c:	4620      	mov	r0, r4
 802143e:	f7e6 fb07 	bl	8007a50 <_Unwind_RaiseException>
 8021442:	4620      	mov	r0, r4
 8021444:	f000 fab2 	bl	80219ac <__cxa_begin_catch>
 8021448:	f7ff ff7a 	bl	8021340 <_ZSt9terminatev>

0802144c <__cxa_rethrow>:
 802144c:	b510      	push	{r4, lr}
 802144e:	f000 fb37 	bl	8021ac0 <__cxa_get_globals>
 8021452:	e9d0 4200 	ldrd	r4, r2, [r0]
 8021456:	3201      	adds	r2, #1
 8021458:	6042      	str	r2, [r0, #4]
 802145a:	b164      	cbz	r4, 8021476 <__cxa_rethrow+0x2a>
 802145c:	f894 2020 	ldrb.w	r2, [r4, #32]
 8021460:	2a47      	cmp	r2, #71	@ 0x47
 8021462:	d00a      	beq.n	802147a <__cxa_rethrow+0x2e>
 8021464:	2200      	movs	r2, #0
 8021466:	6002      	str	r2, [r0, #0]
 8021468:	3420      	adds	r4, #32
 802146a:	4620      	mov	r0, r4
 802146c:	f7e6 fb14 	bl	8007a98 <_Unwind_Resume_or_Rethrow>
 8021470:	4620      	mov	r0, r4
 8021472:	f000 fa9b 	bl	80219ac <__cxa_begin_catch>
 8021476:	f7ff ff63 	bl	8021340 <_ZSt9terminatev>
 802147a:	f894 2021 	ldrb.w	r2, [r4, #33]	@ 0x21
 802147e:	2a4e      	cmp	r2, #78	@ 0x4e
 8021480:	d1f0      	bne.n	8021464 <__cxa_rethrow+0x18>
 8021482:	f894 2022 	ldrb.w	r2, [r4, #34]	@ 0x22
 8021486:	2a55      	cmp	r2, #85	@ 0x55
 8021488:	d1ec      	bne.n	8021464 <__cxa_rethrow+0x18>
 802148a:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 802148e:	2a43      	cmp	r2, #67	@ 0x43
 8021490:	d1e8      	bne.n	8021464 <__cxa_rethrow+0x18>
 8021492:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 8021496:	2a43      	cmp	r2, #67	@ 0x43
 8021498:	d1e4      	bne.n	8021464 <__cxa_rethrow+0x18>
 802149a:	f894 2025 	ldrb.w	r2, [r4, #37]	@ 0x25
 802149e:	2a2b      	cmp	r2, #43	@ 0x2b
 80214a0:	d1e0      	bne.n	8021464 <__cxa_rethrow+0x18>
 80214a2:	f894 2026 	ldrb.w	r2, [r4, #38]	@ 0x26
 80214a6:	2a2b      	cmp	r2, #43	@ 0x2b
 80214a8:	d1dc      	bne.n	8021464 <__cxa_rethrow+0x18>
 80214aa:	f894 2027 	ldrb.w	r2, [r4, #39]	@ 0x27
 80214ae:	2a01      	cmp	r2, #1
 80214b0:	d8d8      	bhi.n	8021464 <__cxa_rethrow+0x18>
 80214b2:	6962      	ldr	r2, [r4, #20]
 80214b4:	4252      	negs	r2, r2
 80214b6:	6162      	str	r2, [r4, #20]
 80214b8:	e7d6      	b.n	8021468 <__cxa_rethrow+0x1c>
 80214ba:	bf00      	nop

080214bc <_ZSt15get_new_handlerv>:
 80214bc:	4b02      	ldr	r3, [pc, #8]	@ (80214c8 <_ZSt15get_new_handlerv+0xc>)
 80214be:	6818      	ldr	r0, [r3, #0]
 80214c0:	f3bf 8f5b 	dmb	ish
 80214c4:	4770      	bx	lr
 80214c6:	bf00      	nop
 80214c8:	2003ccc0 	.word	0x2003ccc0

080214cc <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 80214cc:	b510      	push	{r4, lr}
 80214ce:	4b03      	ldr	r3, [pc, #12]	@ (80214dc <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 80214d0:	6003      	str	r3, [r0, #0]
 80214d2:	4604      	mov	r4, r0
 80214d4:	f000 f948 	bl	8021768 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 80214d8:	4620      	mov	r0, r4
 80214da:	bd10      	pop	{r4, pc}
 80214dc:	080aeb9c 	.word	0x080aeb9c

080214e0 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 80214e0:	b510      	push	{r4, lr}
 80214e2:	4b05      	ldr	r3, [pc, #20]	@ (80214f8 <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x18>)
 80214e4:	6003      	str	r3, [r0, #0]
 80214e6:	4604      	mov	r4, r0
 80214e8:	f000 f93e 	bl	8021768 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 80214ec:	4620      	mov	r0, r4
 80214ee:	210c      	movs	r1, #12
 80214f0:	f7ff fe64 	bl	80211bc <_ZdlPvj>
 80214f4:	4620      	mov	r0, r4
 80214f6:	bd10      	pop	{r4, pc}
 80214f8:	080aeb9c 	.word	0x080aeb9c

080214fc <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 80214fc:	b570      	push	{r4, r5, r6, lr}
 80214fe:	b082      	sub	sp, #8
 8021500:	4604      	mov	r4, r0
 8021502:	9e06      	ldr	r6, [sp, #24]
 8021504:	4296      	cmp	r6, r2
 8021506:	460d      	mov	r5, r1
 8021508:	d009      	beq.n	802151e <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x22>
 802150a:	68a0      	ldr	r0, [r4, #8]
 802150c:	6804      	ldr	r4, [r0, #0]
 802150e:	9606      	str	r6, [sp, #24]
 8021510:	6a24      	ldr	r4, [r4, #32]
 8021512:	4629      	mov	r1, r5
 8021514:	46a4      	mov	ip, r4
 8021516:	b002      	add	sp, #8
 8021518:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 802151c:	4760      	bx	ip
 802151e:	4619      	mov	r1, r3
 8021520:	9201      	str	r2, [sp, #4]
 8021522:	9300      	str	r3, [sp, #0]
 8021524:	f000 f864 	bl	80215f0 <_ZNKSt9type_info7__equalERKS_>
 8021528:	e9dd 3200 	ldrd	r3, r2, [sp]
 802152c:	2800      	cmp	r0, #0
 802152e:	d0ec      	beq.n	802150a <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 8021530:	2006      	movs	r0, #6
 8021532:	b002      	add	sp, #8
 8021534:	bd70      	pop	{r4, r5, r6, pc}
 8021536:	bf00      	nop

08021538 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8021538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802153c:	460d      	mov	r5, r1
 802153e:	b081      	sub	sp, #4
 8021540:	4619      	mov	r1, r3
 8021542:	e9dd 8b0a 	ldrd	r8, fp, [sp, #40]	@ 0x28
 8021546:	e9dd a90c 	ldrd	sl, r9, [sp, #48]	@ 0x30
 802154a:	461c      	mov	r4, r3
 802154c:	4607      	mov	r7, r0
 802154e:	4616      	mov	r6, r2
 8021550:	f000 f84e 	bl	80215f0 <_ZNKSt9type_info7__equalERKS_>
 8021554:	b980      	cbnz	r0, 8021578 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x40>
 8021556:	45d0      	cmp	r8, sl
 8021558:	d027      	beq.n	80215aa <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x72>
 802155a:	68b8      	ldr	r0, [r7, #8]
 802155c:	4623      	mov	r3, r4
 802155e:	6804      	ldr	r4, [r0, #0]
 8021560:	e9cd a90c 	strd	sl, r9, [sp, #48]	@ 0x30
 8021564:	e9cd 8b0a 	strd	r8, fp, [sp, #40]	@ 0x28
 8021568:	69e4      	ldr	r4, [r4, #28]
 802156a:	4632      	mov	r2, r6
 802156c:	4629      	mov	r1, r5
 802156e:	46a4      	mov	ip, r4
 8021570:	b001      	add	sp, #4
 8021572:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021576:	4760      	bx	ip
 8021578:	2d00      	cmp	r5, #0
 802157a:	f8c9 8000 	str.w	r8, [r9]
 802157e:	f889 6004 	strb.w	r6, [r9, #4]
 8021582:	db0c      	blt.n	802159e <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x66>
 8021584:	44a8      	add	r8, r5
 8021586:	45c2      	cmp	sl, r8
 8021588:	bf14      	ite	ne
 802158a:	f04f 0801 	movne.w	r8, #1
 802158e:	f04f 0806 	moveq.w	r8, #6
 8021592:	f889 8006 	strb.w	r8, [r9, #6]
 8021596:	2000      	movs	r0, #0
 8021598:	b001      	add	sp, #4
 802159a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802159e:	3502      	adds	r5, #2
 80215a0:	d1f9      	bne.n	8021596 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x5e>
 80215a2:	2301      	movs	r3, #1
 80215a4:	f889 3006 	strb.w	r3, [r9, #6]
 80215a8:	e7f5      	b.n	8021596 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x5e>
 80215aa:	4659      	mov	r1, fp
 80215ac:	4638      	mov	r0, r7
 80215ae:	f000 f81f 	bl	80215f0 <_ZNKSt9type_info7__equalERKS_>
 80215b2:	2800      	cmp	r0, #0
 80215b4:	d0d1      	beq.n	802155a <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x22>
 80215b6:	f889 6005 	strb.w	r6, [r9, #5]
 80215ba:	e7ec      	b.n	8021596 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x5e>

080215bc <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 80215bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80215c0:	4606      	mov	r6, r0
 80215c2:	460f      	mov	r7, r1
 80215c4:	4614      	mov	r4, r2
 80215c6:	461d      	mov	r5, r3
 80215c8:	f000 f908 	bl	80217dc <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 80215cc:	b948      	cbnz	r0, 80215e2 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 80215ce:	68b0      	ldr	r0, [r6, #8]
 80215d0:	6801      	ldr	r1, [r0, #0]
 80215d2:	4622      	mov	r2, r4
 80215d4:	698c      	ldr	r4, [r1, #24]
 80215d6:	462b      	mov	r3, r5
 80215d8:	4639      	mov	r1, r7
 80215da:	46a4      	mov	ip, r4
 80215dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80215e0:	4760      	bx	ip
 80215e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80215e6:	bf00      	nop

080215e8 <_ZNSt9type_infoD1Ev>:
 80215e8:	4770      	bx	lr
 80215ea:	bf00      	nop

080215ec <_ZNKSt9type_info14__is_pointer_pEv>:
 80215ec:	2000      	movs	r0, #0
 80215ee:	4770      	bx	lr

080215f0 <_ZNKSt9type_info7__equalERKS_>:
 80215f0:	4281      	cmp	r1, r0
 80215f2:	d011      	beq.n	8021618 <_ZNKSt9type_info7__equalERKS_+0x28>
 80215f4:	b508      	push	{r3, lr}
 80215f6:	6840      	ldr	r0, [r0, #4]
 80215f8:	7803      	ldrb	r3, [r0, #0]
 80215fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80215fc:	d00a      	beq.n	8021614 <_ZNKSt9type_info7__equalERKS_+0x24>
 80215fe:	6849      	ldr	r1, [r1, #4]
 8021600:	780b      	ldrb	r3, [r1, #0]
 8021602:	2b2a      	cmp	r3, #42	@ 0x2a
 8021604:	bf08      	it	eq
 8021606:	3101      	addeq	r1, #1
 8021608:	f7e4 fdea 	bl	80061e0 <strcmp>
 802160c:	fab0 f080 	clz	r0, r0
 8021610:	0940      	lsrs	r0, r0, #5
 8021612:	bd08      	pop	{r3, pc}
 8021614:	2000      	movs	r0, #0
 8021616:	bd08      	pop	{r3, pc}
 8021618:	2001      	movs	r0, #1
 802161a:	4770      	bx	lr

0802161c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv>:
 802161c:	b570      	push	{r4, r5, r6, lr}
 802161e:	4b3b      	ldr	r3, [pc, #236]	@ (802170c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf0>)
 8021620:	781a      	ldrb	r2, [r3, #0]
 8021622:	b082      	sub	sp, #8
 8021624:	2a00      	cmp	r2, #0
 8021626:	d141      	bne.n	80216ac <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x90>
 8021628:	2401      	movs	r4, #1
 802162a:	701c      	strb	r4, [r3, #0]
 802162c:	f000 fd46 	bl	80220bc <__cxa_current_exception_type>
 8021630:	2800      	cmp	r0, #0
 8021632:	d031      	beq.n	8021698 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x7c>
 8021634:	6844      	ldr	r4, [r0, #4]
 8021636:	4d36      	ldr	r5, [pc, #216]	@ (8021710 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 8021638:	7823      	ldrb	r3, [r4, #0]
 802163a:	2b2a      	cmp	r3, #42	@ 0x2a
 802163c:	bf08      	it	eq
 802163e:	3401      	addeq	r4, #1
 8021640:	2200      	movs	r2, #0
 8021642:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8021646:	4611      	mov	r1, r2
 8021648:	ab01      	add	r3, sp, #4
 802164a:	9001      	str	r0, [sp, #4]
 802164c:	4620      	mov	r0, r4
 802164e:	f7e4 fd57 	bl	8006100 <__cxa_demangle>
 8021652:	682b      	ldr	r3, [r5, #0]
 8021654:	2230      	movs	r2, #48	@ 0x30
 8021656:	68db      	ldr	r3, [r3, #12]
 8021658:	4606      	mov	r6, r0
 802165a:	2101      	movs	r1, #1
 802165c:	482d      	ldr	r0, [pc, #180]	@ (8021714 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 802165e:	f002 f953 	bl	8023908 <fwrite>
 8021662:	9b01      	ldr	r3, [sp, #4]
 8021664:	b193      	cbz	r3, 802168c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x70>
 8021666:	682b      	ldr	r3, [r5, #0]
 8021668:	4620      	mov	r0, r4
 802166a:	68d9      	ldr	r1, [r3, #12]
 802166c:	f001 ff90 	bl	8023590 <fputs>
 8021670:	682b      	ldr	r3, [r5, #0]
 8021672:	4829      	ldr	r0, [pc, #164]	@ (8021718 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 8021674:	68db      	ldr	r3, [r3, #12]
 8021676:	2202      	movs	r2, #2
 8021678:	2101      	movs	r1, #1
 802167a:	f002 f945 	bl	8023908 <fwrite>
 802167e:	9b01      	ldr	r3, [sp, #4]
 8021680:	b913      	cbnz	r3, 8021688 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x6c>
 8021682:	4630      	mov	r0, r6
 8021684:	f001 fa28 	bl	8022ad8 <free>
 8021688:	f7ff fee0 	bl	802144c <__cxa_rethrow>
 802168c:	682b      	ldr	r3, [r5, #0]
 802168e:	4630      	mov	r0, r6
 8021690:	68d9      	ldr	r1, [r3, #12]
 8021692:	f001 ff7d 	bl	8023590 <fputs>
 8021696:	e7eb      	b.n	8021670 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x54>
 8021698:	4b1d      	ldr	r3, [pc, #116]	@ (8021710 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 802169a:	4820      	ldr	r0, [pc, #128]	@ (802171c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x100>)
 802169c:	681b      	ldr	r3, [r3, #0]
 802169e:	222d      	movs	r2, #45	@ 0x2d
 80216a0:	68db      	ldr	r3, [r3, #12]
 80216a2:	4621      	mov	r1, r4
 80216a4:	f002 f930 	bl	8023908 <fwrite>
 80216a8:	f001 fa06 	bl	8022ab8 <abort>
 80216ac:	4b18      	ldr	r3, [pc, #96]	@ (8021710 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 80216ae:	481c      	ldr	r0, [pc, #112]	@ (8021720 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x104>)
 80216b0:	681b      	ldr	r3, [r3, #0]
 80216b2:	221d      	movs	r2, #29
 80216b4:	68db      	ldr	r3, [r3, #12]
 80216b6:	2101      	movs	r1, #1
 80216b8:	f002 f926 	bl	8023908 <fwrite>
 80216bc:	f001 f9fc 	bl	8022ab8 <abort>
 80216c0:	2901      	cmp	r1, #1
 80216c2:	460c      	mov	r4, r1
 80216c4:	d119      	bne.n	80216fa <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xde>
 80216c6:	f000 f971 	bl	80219ac <__cxa_begin_catch>
 80216ca:	6803      	ldr	r3, [r0, #0]
 80216cc:	689b      	ldr	r3, [r3, #8]
 80216ce:	4798      	blx	r3
 80216d0:	682b      	ldr	r3, [r5, #0]
 80216d2:	4621      	mov	r1, r4
 80216d4:	68db      	ldr	r3, [r3, #12]
 80216d6:	4604      	mov	r4, r0
 80216d8:	220b      	movs	r2, #11
 80216da:	4812      	ldr	r0, [pc, #72]	@ (8021724 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x108>)
 80216dc:	f002 f914 	bl	8023908 <fwrite>
 80216e0:	682b      	ldr	r3, [r5, #0]
 80216e2:	4620      	mov	r0, r4
 80216e4:	68d9      	ldr	r1, [r3, #12]
 80216e6:	f001 ff53 	bl	8023590 <fputs>
 80216ea:	682b      	ldr	r3, [r5, #0]
 80216ec:	200a      	movs	r0, #10
 80216ee:	68d9      	ldr	r1, [r3, #12]
 80216f0:	f001 ff0c 	bl	802350c <fputc>
 80216f4:	f000 f998 	bl	8021a28 <__cxa_end_catch>
 80216f8:	e7d6      	b.n	80216a8 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8c>
 80216fa:	f000 f957 	bl	80219ac <__cxa_begin_catch>
 80216fe:	f000 f993 	bl	8021a28 <__cxa_end_catch>
 8021702:	e7d1      	b.n	80216a8 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8c>
 8021704:	f000 f990 	bl	8021a28 <__cxa_end_catch>
 8021708:	f000 f88c 	bl	8021824 <__cxa_end_cleanup>
 802170c:	2003ccc4 	.word	0x2003ccc4
 8021710:	2000884c 	.word	0x2000884c
 8021714:	080aebf8 	.word	0x080aebf8
 8021718:	080aec2c 	.word	0x080aec2c
 802171c:	080aec30 	.word	0x080aec30
 8021720:	080aebd8 	.word	0x080aebd8
 8021724:	080aec60 	.word	0x080aec60

08021728 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8021728:	b570      	push	{r4, r5, r6, lr}
 802172a:	6803      	ldr	r3, [r0, #0]
 802172c:	b084      	sub	sp, #16
 802172e:	2400      	movs	r4, #0
 8021730:	699e      	ldr	r6, [r3, #24]
 8021732:	9403      	str	r4, [sp, #12]
 8021734:	2310      	movs	r3, #16
 8021736:	4615      	mov	r5, r2
 8021738:	9302      	str	r3, [sp, #8]
 802173a:	e9cd 4400 	strd	r4, r4, [sp]
 802173e:	466b      	mov	r3, sp
 8021740:	6812      	ldr	r2, [r2, #0]
 8021742:	47b0      	blx	r6
 8021744:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8021748:	f003 0306 	and.w	r3, r3, #6
 802174c:	2b06      	cmp	r3, #6
 802174e:	bf03      	ittte	eq
 8021750:	9b00      	ldreq	r3, [sp, #0]
 8021752:	602b      	streq	r3, [r5, #0]
 8021754:	2001      	moveq	r0, #1
 8021756:	4620      	movne	r0, r4
 8021758:	b004      	add	sp, #16
 802175a:	bd70      	pop	{r4, r5, r6, pc}

0802175c <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 802175c:	9800      	ldr	r0, [sp, #0]
 802175e:	4290      	cmp	r0, r2
 8021760:	bf0c      	ite	eq
 8021762:	2006      	moveq	r0, #6
 8021764:	2001      	movne	r0, #1
 8021766:	4770      	bx	lr

08021768 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8021768:	b510      	push	{r4, lr}
 802176a:	4b03      	ldr	r3, [pc, #12]	@ (8021778 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 802176c:	6003      	str	r3, [r0, #0]
 802176e:	4604      	mov	r4, r0
 8021770:	f7ff ff3a 	bl	80215e8 <_ZNSt9type_infoD1Ev>
 8021774:	4620      	mov	r0, r4
 8021776:	bd10      	pop	{r4, pc}
 8021778:	080aeca4 	.word	0x080aeca4

0802177c <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 802177c:	b510      	push	{r4, lr}
 802177e:	4b05      	ldr	r3, [pc, #20]	@ (8021794 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x18>)
 8021780:	6003      	str	r3, [r0, #0]
 8021782:	4604      	mov	r4, r0
 8021784:	f7ff ff30 	bl	80215e8 <_ZNSt9type_infoD1Ev>
 8021788:	4620      	mov	r0, r4
 802178a:	2108      	movs	r1, #8
 802178c:	f7ff fd16 	bl	80211bc <_ZdlPvj>
 8021790:	4620      	mov	r0, r4
 8021792:	bd10      	pop	{r4, pc}
 8021794:	080aeca4 	.word	0x080aeca4

08021798 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8021798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802179c:	9f06      	ldr	r7, [sp, #24]
 802179e:	9908      	ldr	r1, [sp, #32]
 80217a0:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80217a2:	428f      	cmp	r7, r1
 80217a4:	4604      	mov	r4, r0
 80217a6:	4690      	mov	r8, r2
 80217a8:	461d      	mov	r5, r3
 80217aa:	d00c      	beq.n	80217c6 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 80217ac:	4629      	mov	r1, r5
 80217ae:	4620      	mov	r0, r4
 80217b0:	f7ff ff1e 	bl	80215f0 <_ZNKSt9type_info7__equalERKS_>
 80217b4:	b120      	cbz	r0, 80217c0 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x28>
 80217b6:	2301      	movs	r3, #1
 80217b8:	6037      	str	r7, [r6, #0]
 80217ba:	f886 8004 	strb.w	r8, [r6, #4]
 80217be:	71b3      	strb	r3, [r6, #6]
 80217c0:	2000      	movs	r0, #0
 80217c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80217c6:	9907      	ldr	r1, [sp, #28]
 80217c8:	f7ff ff12 	bl	80215f0 <_ZNKSt9type_info7__equalERKS_>
 80217cc:	2800      	cmp	r0, #0
 80217ce:	d0ed      	beq.n	80217ac <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x14>
 80217d0:	f886 8005 	strb.w	r8, [r6, #5]
 80217d4:	2000      	movs	r0, #0
 80217d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80217da:	bf00      	nop

080217dc <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 80217dc:	b538      	push	{r3, r4, r5, lr}
 80217de:	4615      	mov	r5, r2
 80217e0:	461c      	mov	r4, r3
 80217e2:	f7ff ff05 	bl	80215f0 <_ZNKSt9type_info7__equalERKS_>
 80217e6:	b900      	cbnz	r0, 80217ea <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0xe>
 80217e8:	bd38      	pop	{r3, r4, r5, pc}
 80217ea:	2208      	movs	r2, #8
 80217ec:	2306      	movs	r3, #6
 80217ee:	6025      	str	r5, [r4, #0]
 80217f0:	60e2      	str	r2, [r4, #12]
 80217f2:	7123      	strb	r3, [r4, #4]
 80217f4:	bd38      	pop	{r3, r4, r5, pc}
 80217f6:	bf00      	nop

080217f8 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 80217f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80217fc:	4606      	mov	r6, r0
 80217fe:	4617      	mov	r7, r2
 8021800:	461d      	mov	r5, r3
 8021802:	460c      	mov	r4, r1
 8021804:	f7ff fef4 	bl	80215f0 <_ZNKSt9type_info7__equalERKS_>
 8021808:	b948      	cbnz	r0, 802181e <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 802180a:	2d03      	cmp	r5, #3
 802180c:	d807      	bhi.n	802181e <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 802180e:	6823      	ldr	r3, [r4, #0]
 8021810:	463a      	mov	r2, r7
 8021812:	4631      	mov	r1, r6
 8021814:	4620      	mov	r0, r4
 8021816:	695b      	ldr	r3, [r3, #20]
 8021818:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802181c:	4718      	bx	r3
 802181e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021822:	bf00      	nop

08021824 <__cxa_end_cleanup>:
 8021824:	b41e      	push	{r1, r2, r3, r4}
 8021826:	f000 f889 	bl	802193c <__gnu_end_cleanup>
 802182a:	bc1e      	pop	{r1, r2, r3, r4}
 802182c:	f7e6 f922 	bl	8007a74 <_Unwind_Resume>

08021830 <__cxa_type_match>:
 8021830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021832:	7802      	ldrb	r2, [r0, #0]
 8021834:	2a47      	cmp	r2, #71	@ 0x47
 8021836:	b083      	sub	sp, #12
 8021838:	460c      	mov	r4, r1
 802183a:	461d      	mov	r5, r3
 802183c:	d019      	beq.n	8021872 <__cxa_type_match+0x42>
 802183e:	4e24      	ldr	r6, [pc, #144]	@ (80218d0 <__cxa_type_match+0xa0>)
 8021840:	2000      	movs	r0, #0
 8021842:	6833      	ldr	r3, [r6, #0]
 8021844:	9001      	str	r0, [sp, #4]
 8021846:	689b      	ldr	r3, [r3, #8]
 8021848:	4630      	mov	r0, r6
 802184a:	4798      	blx	r3
 802184c:	b178      	cbz	r0, 802186e <__cxa_type_match+0x3e>
 802184e:	9b01      	ldr	r3, [sp, #4]
 8021850:	681b      	ldr	r3, [r3, #0]
 8021852:	9301      	str	r3, [sp, #4]
 8021854:	2702      	movs	r7, #2
 8021856:	6823      	ldr	r3, [r4, #0]
 8021858:	4631      	mov	r1, r6
 802185a:	4620      	mov	r0, r4
 802185c:	691e      	ldr	r6, [r3, #16]
 802185e:	aa01      	add	r2, sp, #4
 8021860:	2301      	movs	r3, #1
 8021862:	47b0      	blx	r6
 8021864:	bb20      	cbnz	r0, 80218b0 <__cxa_type_match+0x80>
 8021866:	4607      	mov	r7, r0
 8021868:	4638      	mov	r0, r7
 802186a:	b003      	add	sp, #12
 802186c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802186e:	2701      	movs	r7, #1
 8021870:	e7f1      	b.n	8021856 <__cxa_type_match+0x26>
 8021872:	7843      	ldrb	r3, [r0, #1]
 8021874:	2b4e      	cmp	r3, #78	@ 0x4e
 8021876:	d1e2      	bne.n	802183e <__cxa_type_match+0xe>
 8021878:	7883      	ldrb	r3, [r0, #2]
 802187a:	2b55      	cmp	r3, #85	@ 0x55
 802187c:	d1df      	bne.n	802183e <__cxa_type_match+0xe>
 802187e:	78c3      	ldrb	r3, [r0, #3]
 8021880:	2b43      	cmp	r3, #67	@ 0x43
 8021882:	d1dc      	bne.n	802183e <__cxa_type_match+0xe>
 8021884:	7903      	ldrb	r3, [r0, #4]
 8021886:	2b46      	cmp	r3, #70	@ 0x46
 8021888:	d017      	beq.n	80218ba <__cxa_type_match+0x8a>
 802188a:	2b43      	cmp	r3, #67	@ 0x43
 802188c:	d1d7      	bne.n	802183e <__cxa_type_match+0xe>
 802188e:	7943      	ldrb	r3, [r0, #5]
 8021890:	2b2b      	cmp	r3, #43	@ 0x2b
 8021892:	d1d4      	bne.n	802183e <__cxa_type_match+0xe>
 8021894:	7983      	ldrb	r3, [r0, #6]
 8021896:	2b2b      	cmp	r3, #43	@ 0x2b
 8021898:	d1d1      	bne.n	802183e <__cxa_type_match+0xe>
 802189a:	79c3      	ldrb	r3, [r0, #7]
 802189c:	2b01      	cmp	r3, #1
 802189e:	d8ce      	bhi.n	802183e <__cxa_type_match+0xe>
 80218a0:	f850 6c20 	ldr.w	r6, [r0, #-32]
 80218a4:	bf12      	itee	ne
 80218a6:	3058      	addne	r0, #88	@ 0x58
 80218a8:	4630      	moveq	r0, r6
 80218aa:	f856 6c78 	ldreq.w	r6, [r6, #-120]
 80218ae:	e7c8      	b.n	8021842 <__cxa_type_match+0x12>
 80218b0:	9b01      	ldr	r3, [sp, #4]
 80218b2:	602b      	str	r3, [r5, #0]
 80218b4:	4638      	mov	r0, r7
 80218b6:	b003      	add	sp, #12
 80218b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80218ba:	7943      	ldrb	r3, [r0, #5]
 80218bc:	2b4f      	cmp	r3, #79	@ 0x4f
 80218be:	d1be      	bne.n	802183e <__cxa_type_match+0xe>
 80218c0:	7983      	ldrb	r3, [r0, #6]
 80218c2:	2b52      	cmp	r3, #82	@ 0x52
 80218c4:	d1bb      	bne.n	802183e <__cxa_type_match+0xe>
 80218c6:	79c0      	ldrb	r0, [r0, #7]
 80218c8:	2800      	cmp	r0, #0
 80218ca:	d1b8      	bne.n	802183e <__cxa_type_match+0xe>
 80218cc:	4e01      	ldr	r6, [pc, #4]	@ (80218d4 <__cxa_type_match+0xa4>)
 80218ce:	e7b8      	b.n	8021842 <__cxa_type_match+0x12>
 80218d0:	080aeb44 	.word	0x080aeb44
 80218d4:	080aeb18 	.word	0x080aeb18

080218d8 <__cxa_begin_cleanup>:
 80218d8:	b510      	push	{r4, lr}
 80218da:	4604      	mov	r4, r0
 80218dc:	f000 f8f0 	bl	8021ac0 <__cxa_get_globals>
 80218e0:	4622      	mov	r2, r4
 80218e2:	f812 3920 	ldrb.w	r3, [r2], #-32
 80218e6:	2b47      	cmp	r3, #71	@ 0x47
 80218e8:	d004      	beq.n	80218f4 <__cxa_begin_cleanup+0x1c>
 80218ea:	6883      	ldr	r3, [r0, #8]
 80218ec:	bb23      	cbnz	r3, 8021938 <__cxa_begin_cleanup+0x60>
 80218ee:	6082      	str	r2, [r0, #8]
 80218f0:	2001      	movs	r0, #1
 80218f2:	bd10      	pop	{r4, pc}
 80218f4:	7863      	ldrb	r3, [r4, #1]
 80218f6:	2b4e      	cmp	r3, #78	@ 0x4e
 80218f8:	d1f7      	bne.n	80218ea <__cxa_begin_cleanup+0x12>
 80218fa:	78a3      	ldrb	r3, [r4, #2]
 80218fc:	2b55      	cmp	r3, #85	@ 0x55
 80218fe:	d1f4      	bne.n	80218ea <__cxa_begin_cleanup+0x12>
 8021900:	78e3      	ldrb	r3, [r4, #3]
 8021902:	2b43      	cmp	r3, #67	@ 0x43
 8021904:	d1f1      	bne.n	80218ea <__cxa_begin_cleanup+0x12>
 8021906:	7923      	ldrb	r3, [r4, #4]
 8021908:	2b43      	cmp	r3, #67	@ 0x43
 802190a:	d1ee      	bne.n	80218ea <__cxa_begin_cleanup+0x12>
 802190c:	7963      	ldrb	r3, [r4, #5]
 802190e:	2b2b      	cmp	r3, #43	@ 0x2b
 8021910:	d1eb      	bne.n	80218ea <__cxa_begin_cleanup+0x12>
 8021912:	79a3      	ldrb	r3, [r4, #6]
 8021914:	2b2b      	cmp	r3, #43	@ 0x2b
 8021916:	d1e8      	bne.n	80218ea <__cxa_begin_cleanup+0x12>
 8021918:	79e3      	ldrb	r3, [r4, #7]
 802191a:	2b01      	cmp	r3, #1
 802191c:	d8e5      	bhi.n	80218ea <__cxa_begin_cleanup+0x12>
 802191e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8021922:	3301      	adds	r3, #1
 8021924:	2b01      	cmp	r3, #1
 8021926:	f844 3c04 	str.w	r3, [r4, #-4]
 802192a:	d1e1      	bne.n	80218f0 <__cxa_begin_cleanup+0x18>
 802192c:	6883      	ldr	r3, [r0, #8]
 802192e:	f844 3c08 	str.w	r3, [r4, #-8]
 8021932:	6082      	str	r2, [r0, #8]
 8021934:	2001      	movs	r0, #1
 8021936:	bd10      	pop	{r4, pc}
 8021938:	f7ff fd02 	bl	8021340 <_ZSt9terminatev>

0802193c <__gnu_end_cleanup>:
 802193c:	b508      	push	{r3, lr}
 802193e:	f000 f8bf 	bl	8021ac0 <__cxa_get_globals>
 8021942:	6883      	ldr	r3, [r0, #8]
 8021944:	b383      	cbz	r3, 80219a8 <__gnu_end_cleanup+0x6c>
 8021946:	f893 2020 	ldrb.w	r2, [r3, #32]
 802194a:	2a47      	cmp	r2, #71	@ 0x47
 802194c:	d004      	beq.n	8021958 <__gnu_end_cleanup+0x1c>
 802194e:	2200      	movs	r2, #0
 8021950:	6082      	str	r2, [r0, #8]
 8021952:	f103 0020 	add.w	r0, r3, #32
 8021956:	bd08      	pop	{r3, pc}
 8021958:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 802195c:	2a4e      	cmp	r2, #78	@ 0x4e
 802195e:	d1f6      	bne.n	802194e <__gnu_end_cleanup+0x12>
 8021960:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8021964:	2a55      	cmp	r2, #85	@ 0x55
 8021966:	d1f2      	bne.n	802194e <__gnu_end_cleanup+0x12>
 8021968:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 802196c:	2a43      	cmp	r2, #67	@ 0x43
 802196e:	d1ee      	bne.n	802194e <__gnu_end_cleanup+0x12>
 8021970:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8021974:	2a43      	cmp	r2, #67	@ 0x43
 8021976:	d1ea      	bne.n	802194e <__gnu_end_cleanup+0x12>
 8021978:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 802197c:	2a2b      	cmp	r2, #43	@ 0x2b
 802197e:	d1e6      	bne.n	802194e <__gnu_end_cleanup+0x12>
 8021980:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 8021984:	2a2b      	cmp	r2, #43	@ 0x2b
 8021986:	d1e2      	bne.n	802194e <__gnu_end_cleanup+0x12>
 8021988:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 802198c:	2a01      	cmp	r2, #1
 802198e:	d8de      	bhi.n	802194e <__gnu_end_cleanup+0x12>
 8021990:	69da      	ldr	r2, [r3, #28]
 8021992:	3a01      	subs	r2, #1
 8021994:	61da      	str	r2, [r3, #28]
 8021996:	2a00      	cmp	r2, #0
 8021998:	d1db      	bne.n	8021952 <__gnu_end_cleanup+0x16>
 802199a:	6999      	ldr	r1, [r3, #24]
 802199c:	6081      	str	r1, [r0, #8]
 802199e:	2200      	movs	r2, #0
 80219a0:	619a      	str	r2, [r3, #24]
 80219a2:	f103 0020 	add.w	r0, r3, #32
 80219a6:	bd08      	pop	{r3, pc}
 80219a8:	f7ff fcca 	bl	8021340 <_ZSt9terminatev>

080219ac <__cxa_begin_catch>:
 80219ac:	b538      	push	{r3, r4, r5, lr}
 80219ae:	4604      	mov	r4, r0
 80219b0:	f000 f886 	bl	8021ac0 <__cxa_get_globals>
 80219b4:	4622      	mov	r2, r4
 80219b6:	6805      	ldr	r5, [r0, #0]
 80219b8:	f812 3920 	ldrb.w	r3, [r2], #-32
 80219bc:	2b47      	cmp	r3, #71	@ 0x47
 80219be:	d003      	beq.n	80219c8 <__cxa_begin_catch+0x1c>
 80219c0:	bb85      	cbnz	r5, 8021a24 <__cxa_begin_catch+0x78>
 80219c2:	6002      	str	r2, [r0, #0]
 80219c4:	4628      	mov	r0, r5
 80219c6:	bd38      	pop	{r3, r4, r5, pc}
 80219c8:	7863      	ldrb	r3, [r4, #1]
 80219ca:	2b4e      	cmp	r3, #78	@ 0x4e
 80219cc:	d1f8      	bne.n	80219c0 <__cxa_begin_catch+0x14>
 80219ce:	78a3      	ldrb	r3, [r4, #2]
 80219d0:	2b55      	cmp	r3, #85	@ 0x55
 80219d2:	d1f5      	bne.n	80219c0 <__cxa_begin_catch+0x14>
 80219d4:	78e3      	ldrb	r3, [r4, #3]
 80219d6:	2b43      	cmp	r3, #67	@ 0x43
 80219d8:	d1f2      	bne.n	80219c0 <__cxa_begin_catch+0x14>
 80219da:	7923      	ldrb	r3, [r4, #4]
 80219dc:	2b43      	cmp	r3, #67	@ 0x43
 80219de:	d1ef      	bne.n	80219c0 <__cxa_begin_catch+0x14>
 80219e0:	7963      	ldrb	r3, [r4, #5]
 80219e2:	2b2b      	cmp	r3, #43	@ 0x2b
 80219e4:	d1ec      	bne.n	80219c0 <__cxa_begin_catch+0x14>
 80219e6:	79a3      	ldrb	r3, [r4, #6]
 80219e8:	2b2b      	cmp	r3, #43	@ 0x2b
 80219ea:	d1e9      	bne.n	80219c0 <__cxa_begin_catch+0x14>
 80219ec:	79e3      	ldrb	r3, [r4, #7]
 80219ee:	2b01      	cmp	r3, #1
 80219f0:	d8e6      	bhi.n	80219c0 <__cxa_begin_catch+0x14>
 80219f2:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 80219f6:	2b00      	cmp	r3, #0
 80219f8:	db11      	blt.n	8021a1e <__cxa_begin_catch+0x72>
 80219fa:	3301      	adds	r3, #1
 80219fc:	f844 3c0c 	str.w	r3, [r4, #-12]
 8021a00:	6843      	ldr	r3, [r0, #4]
 8021a02:	3b01      	subs	r3, #1
 8021a04:	6043      	str	r3, [r0, #4]
 8021a06:	4295      	cmp	r5, r2
 8021a08:	bf18      	it	ne
 8021a0a:	f844 5c10 	strne.w	r5, [r4, #-16]
 8021a0e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8021a10:	bf18      	it	ne
 8021a12:	6002      	strne	r2, [r0, #0]
 8021a14:	4620      	mov	r0, r4
 8021a16:	f7e5 fc65 	bl	80072e4 <_Unwind_Complete>
 8021a1a:	4628      	mov	r0, r5
 8021a1c:	bd38      	pop	{r3, r4, r5, pc}
 8021a1e:	f1c3 0301 	rsb	r3, r3, #1
 8021a22:	e7eb      	b.n	80219fc <__cxa_begin_catch+0x50>
 8021a24:	f7ff fc8c 	bl	8021340 <_ZSt9terminatev>

08021a28 <__cxa_end_catch>:
 8021a28:	b508      	push	{r3, lr}
 8021a2a:	f000 f845 	bl	8021ab8 <__cxa_get_globals_fast>
 8021a2e:	6803      	ldr	r3, [r0, #0]
 8021a30:	b37b      	cbz	r3, 8021a92 <__cxa_end_catch+0x6a>
 8021a32:	f893 2020 	ldrb.w	r2, [r3, #32]
 8021a36:	2a47      	cmp	r2, #71	@ 0x47
 8021a38:	d007      	beq.n	8021a4a <__cxa_end_catch+0x22>
 8021a3a:	2200      	movs	r2, #0
 8021a3c:	6002      	str	r2, [r0, #0]
 8021a3e:	f103 0020 	add.w	r0, r3, #32
 8021a42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8021a46:	f7e5 bc4f 	b.w	80072e8 <_Unwind_DeleteException>
 8021a4a:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8021a4e:	2a4e      	cmp	r2, #78	@ 0x4e
 8021a50:	d1f3      	bne.n	8021a3a <__cxa_end_catch+0x12>
 8021a52:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8021a56:	2a55      	cmp	r2, #85	@ 0x55
 8021a58:	d1ef      	bne.n	8021a3a <__cxa_end_catch+0x12>
 8021a5a:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8021a5e:	2a43      	cmp	r2, #67	@ 0x43
 8021a60:	d1eb      	bne.n	8021a3a <__cxa_end_catch+0x12>
 8021a62:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8021a66:	2a43      	cmp	r2, #67	@ 0x43
 8021a68:	d1e7      	bne.n	8021a3a <__cxa_end_catch+0x12>
 8021a6a:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8021a6e:	2a2b      	cmp	r2, #43	@ 0x2b
 8021a70:	d1e3      	bne.n	8021a3a <__cxa_end_catch+0x12>
 8021a72:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 8021a76:	2a2b      	cmp	r2, #43	@ 0x2b
 8021a78:	d1df      	bne.n	8021a3a <__cxa_end_catch+0x12>
 8021a7a:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 8021a7e:	2a01      	cmp	r2, #1
 8021a80:	d8db      	bhi.n	8021a3a <__cxa_end_catch+0x12>
 8021a82:	695a      	ldr	r2, [r3, #20]
 8021a84:	2a00      	cmp	r2, #0
 8021a86:	db05      	blt.n	8021a94 <__cxa_end_catch+0x6c>
 8021a88:	3a01      	subs	r2, #1
 8021a8a:	d008      	beq.n	8021a9e <__cxa_end_catch+0x76>
 8021a8c:	1c51      	adds	r1, r2, #1
 8021a8e:	d00e      	beq.n	8021aae <__cxa_end_catch+0x86>
 8021a90:	615a      	str	r2, [r3, #20]
 8021a92:	bd08      	pop	{r3, pc}
 8021a94:	3201      	adds	r2, #1
 8021a96:	d1fb      	bne.n	8021a90 <__cxa_end_catch+0x68>
 8021a98:	6919      	ldr	r1, [r3, #16]
 8021a9a:	6001      	str	r1, [r0, #0]
 8021a9c:	e7f8      	b.n	8021a90 <__cxa_end_catch+0x68>
 8021a9e:	691a      	ldr	r2, [r3, #16]
 8021aa0:	6002      	str	r2, [r0, #0]
 8021aa2:	f103 0020 	add.w	r0, r3, #32
 8021aa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8021aaa:	f7e5 bc1d 	b.w	80072e8 <_Unwind_DeleteException>
 8021aae:	f7ff fc47 	bl	8021340 <_ZSt9terminatev>
 8021ab2:	bf00      	nop

08021ab4 <_ZN12_GLOBAL__N_113constant_initD1Ev>:
 8021ab4:	4770      	bx	lr
 8021ab6:	bf00      	nop

08021ab8 <__cxa_get_globals_fast>:
 8021ab8:	4800      	ldr	r0, [pc, #0]	@ (8021abc <__cxa_get_globals_fast+0x4>)
 8021aba:	4770      	bx	lr
 8021abc:	2003ccc8 	.word	0x2003ccc8

08021ac0 <__cxa_get_globals>:
 8021ac0:	4800      	ldr	r0, [pc, #0]	@ (8021ac4 <__cxa_get_globals+0x4>)
 8021ac2:	4770      	bx	lr
 8021ac4:	2003ccc8 	.word	0x2003ccc8

08021ac8 <_GLOBAL__sub_I___cxa_get_globals_fast>:
 8021ac8:	4a02      	ldr	r2, [pc, #8]	@ (8021ad4 <_GLOBAL__sub_I___cxa_get_globals_fast+0xc>)
 8021aca:	4903      	ldr	r1, [pc, #12]	@ (8021ad8 <_GLOBAL__sub_I___cxa_get_globals_fast+0x10>)
 8021acc:	4803      	ldr	r0, [pc, #12]	@ (8021adc <_GLOBAL__sub_I___cxa_get_globals_fast+0x14>)
 8021ace:	f000 bb03 	b.w	80220d8 <__aeabi_atexit>
 8021ad2:	bf00      	nop
 8021ad4:	20000000 	.word	0x20000000
 8021ad8:	08021ab5 	.word	0x08021ab5
 8021adc:	2003ccc8 	.word	0x2003ccc8

08021ae0 <_ZL28read_encoded_value_with_basehjPKhPj>:
 8021ae0:	2850      	cmp	r0, #80	@ 0x50
 8021ae2:	b570      	push	{r4, r5, r6, lr}
 8021ae4:	d01d      	beq.n	8021b22 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 8021ae6:	4684      	mov	ip, r0
 8021ae8:	f000 000f 	and.w	r0, r0, #15
 8021aec:	280c      	cmp	r0, #12
 8021aee:	d855      	bhi.n	8021b9c <_ZL28read_encoded_value_with_basehjPKhPj+0xbc>
 8021af0:	e8df f000 	tbb	[pc, r0]
 8021af4:	07264407 	.word	0x07264407
 8021af8:	5454541e 	.word	0x5454541e
 8021afc:	07222a54 	.word	0x07222a54
 8021b00:	1e          	.byte	0x1e
 8021b01:	00          	.byte	0x00
 8021b02:	4610      	mov	r0, r2
 8021b04:	f850 6b04 	ldr.w	r6, [r0], #4
 8021b08:	b14e      	cbz	r6, 8021b1e <_ZL28read_encoded_value_with_basehjPKhPj+0x3e>
 8021b0a:	f00c 0470 	and.w	r4, ip, #112	@ 0x70
 8021b0e:	2c10      	cmp	r4, #16
 8021b10:	bf08      	it	eq
 8021b12:	4611      	moveq	r1, r2
 8021b14:	440e      	add	r6, r1
 8021b16:	f01c 0f80 	tst.w	ip, #128	@ 0x80
 8021b1a:	bf18      	it	ne
 8021b1c:	6836      	ldrne	r6, [r6, #0]
 8021b1e:	601e      	str	r6, [r3, #0]
 8021b20:	bd70      	pop	{r4, r5, r6, pc}
 8021b22:	1cd0      	adds	r0, r2, #3
 8021b24:	f020 0003 	bic.w	r0, r0, #3
 8021b28:	f850 6b04 	ldr.w	r6, [r0], #4
 8021b2c:	601e      	str	r6, [r3, #0]
 8021b2e:	bd70      	pop	{r4, r5, r6, pc}
 8021b30:	4610      	mov	r0, r2
 8021b32:	f850 6b08 	ldr.w	r6, [r0], #8
 8021b36:	e7e7      	b.n	8021b08 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 8021b38:	4610      	mov	r0, r2
 8021b3a:	f930 6b02 	ldrsh.w	r6, [r0], #2
 8021b3e:	e7e3      	b.n	8021b08 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 8021b40:	4610      	mov	r0, r2
 8021b42:	f830 6b02 	ldrh.w	r6, [r0], #2
 8021b46:	e7df      	b.n	8021b08 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 8021b48:	2600      	movs	r6, #0
 8021b4a:	4610      	mov	r0, r2
 8021b4c:	4634      	mov	r4, r6
 8021b4e:	f810 5b01 	ldrb.w	r5, [r0], #1
 8021b52:	f005 0e7f 	and.w	lr, r5, #127	@ 0x7f
 8021b56:	fa0e fe04 	lsl.w	lr, lr, r4
 8021b5a:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8021b5e:	ea46 060e 	orr.w	r6, r6, lr
 8021b62:	f104 0407 	add.w	r4, r4, #7
 8021b66:	d1f2      	bne.n	8021b4e <_ZL28read_encoded_value_with_basehjPKhPj+0x6e>
 8021b68:	2c1f      	cmp	r4, #31
 8021b6a:	d8cd      	bhi.n	8021b08 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 8021b6c:	066d      	lsls	r5, r5, #25
 8021b6e:	d5cb      	bpl.n	8021b08 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 8021b70:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8021b74:	fa05 f404 	lsl.w	r4, r5, r4
 8021b78:	4326      	orrs	r6, r4
 8021b7a:	e7c6      	b.n	8021b0a <_ZL28read_encoded_value_with_basehjPKhPj+0x2a>
 8021b7c:	2600      	movs	r6, #0
 8021b7e:	4610      	mov	r0, r2
 8021b80:	4634      	mov	r4, r6
 8021b82:	f810 5b01 	ldrb.w	r5, [r0], #1
 8021b86:	f005 0e7f 	and.w	lr, r5, #127	@ 0x7f
 8021b8a:	fa0e fe04 	lsl.w	lr, lr, r4
 8021b8e:	062d      	lsls	r5, r5, #24
 8021b90:	ea46 060e 	orr.w	r6, r6, lr
 8021b94:	f104 0407 	add.w	r4, r4, #7
 8021b98:	d4f3      	bmi.n	8021b82 <_ZL28read_encoded_value_with_basehjPKhPj+0xa2>
 8021b9a:	e7b5      	b.n	8021b08 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 8021b9c:	f000 ff8c 	bl	8022ab8 <abort>

08021ba0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 8021ba0:	28ff      	cmp	r0, #255	@ 0xff
 8021ba2:	b508      	push	{r3, lr}
 8021ba4:	4603      	mov	r3, r0
 8021ba6:	d012      	beq.n	8021bce <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2e>
 8021ba8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8021bac:	2b30      	cmp	r3, #48	@ 0x30
 8021bae:	4608      	mov	r0, r1
 8021bb0:	d013      	beq.n	8021bda <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x3a>
 8021bb2:	d805      	bhi.n	8021bc0 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 8021bb4:	2b20      	cmp	r3, #32
 8021bb6:	d109      	bne.n	8021bcc <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
 8021bb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8021bbc:	f005 be17 	b.w	80277ee <_Unwind_GetTextRelBase>
 8021bc0:	2b40      	cmp	r3, #64	@ 0x40
 8021bc2:	d106      	bne.n	8021bd2 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x32>
 8021bc4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8021bc8:	f7e6 b948 	b.w	8007e5c <_Unwind_GetRegionStart>
 8021bcc:	d803      	bhi.n	8021bd6 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x36>
 8021bce:	2000      	movs	r0, #0
 8021bd0:	bd08      	pop	{r3, pc}
 8021bd2:	2b50      	cmp	r3, #80	@ 0x50
 8021bd4:	d0fb      	beq.n	8021bce <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2e>
 8021bd6:	f000 ff6f 	bl	8022ab8 <abort>
 8021bda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8021bde:	f005 be03 	b.w	80277e8 <_Unwind_GetDataRelBase>
 8021be2:	bf00      	nop

08021be4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 8021be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021be6:	460c      	mov	r4, r1
 8021be8:	4615      	mov	r5, r2
 8021bea:	4606      	mov	r6, r0
 8021bec:	b108      	cbz	r0, 8021bf2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xe>
 8021bee:	f7e6 f935 	bl	8007e5c <_Unwind_GetRegionStart>
 8021bf2:	6028      	str	r0, [r5, #0]
 8021bf4:	f814 7b01 	ldrb.w	r7, [r4], #1
 8021bf8:	2fff      	cmp	r7, #255	@ 0xff
 8021bfa:	d128      	bne.n	8021c4e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x6a>
 8021bfc:	6068      	str	r0, [r5, #4]
 8021bfe:	4620      	mov	r0, r4
 8021c00:	f810 3b01 	ldrb.w	r3, [r0], #1
 8021c04:	2bff      	cmp	r3, #255	@ 0xff
 8021c06:	d032      	beq.n	8021c6e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x8a>
 8021c08:	2310      	movs	r3, #16
 8021c0a:	2400      	movs	r4, #0
 8021c0c:	752b      	strb	r3, [r5, #20]
 8021c0e:	4622      	mov	r2, r4
 8021c10:	f810 1b01 	ldrb.w	r1, [r0], #1
 8021c14:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 8021c18:	4093      	lsls	r3, r2
 8021c1a:	0609      	lsls	r1, r1, #24
 8021c1c:	ea44 0403 	orr.w	r4, r4, r3
 8021c20:	f102 0207 	add.w	r2, r2, #7
 8021c24:	d4f4      	bmi.n	8021c10 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x2c>
 8021c26:	4404      	add	r4, r0
 8021c28:	60ec      	str	r4, [r5, #12]
 8021c2a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8021c2e:	756b      	strb	r3, [r5, #21]
 8021c30:	2400      	movs	r4, #0
 8021c32:	4622      	mov	r2, r4
 8021c34:	f810 1b01 	ldrb.w	r1, [r0], #1
 8021c38:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 8021c3c:	4093      	lsls	r3, r2
 8021c3e:	431c      	orrs	r4, r3
 8021c40:	060b      	lsls	r3, r1, #24
 8021c42:	f102 0207 	add.w	r2, r2, #7
 8021c46:	d4f5      	bmi.n	8021c34 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x50>
 8021c48:	4404      	add	r4, r0
 8021c4a:	612c      	str	r4, [r5, #16]
 8021c4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021c4e:	4631      	mov	r1, r6
 8021c50:	4638      	mov	r0, r7
 8021c52:	f7ff ffa5 	bl	8021ba0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8021c56:	4622      	mov	r2, r4
 8021c58:	4601      	mov	r1, r0
 8021c5a:	1d2b      	adds	r3, r5, #4
 8021c5c:	4638      	mov	r0, r7
 8021c5e:	f7ff ff3f 	bl	8021ae0 <_ZL28read_encoded_value_with_basehjPKhPj>
 8021c62:	4604      	mov	r4, r0
 8021c64:	4620      	mov	r0, r4
 8021c66:	f810 3b01 	ldrb.w	r3, [r0], #1
 8021c6a:	2bff      	cmp	r3, #255	@ 0xff
 8021c6c:	d1cc      	bne.n	8021c08 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x24>
 8021c6e:	752b      	strb	r3, [r5, #20]
 8021c70:	2400      	movs	r4, #0
 8021c72:	e7d9      	b.n	8021c28 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x44>

08021c74 <__gxx_personality_v0>:
 8021c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021c78:	f000 0403 	and.w	r4, r0, #3
 8021c7c:	b095      	sub	sp, #84	@ 0x54
 8021c7e:	2300      	movs	r3, #0
 8021c80:	2c01      	cmp	r4, #1
 8021c82:	930a      	str	r3, [sp, #40]	@ 0x28
 8021c84:	460f      	mov	r7, r1
 8021c86:	4616      	mov	r6, r2
 8021c88:	d013      	beq.n	8021cb2 <__gxx_personality_v0+0x3e>
 8021c8a:	2c02      	cmp	r4, #2
 8021c8c:	d108      	bne.n	8021ca0 <__gxx_personality_v0+0x2c>
 8021c8e:	4631      	mov	r1, r6
 8021c90:	4638      	mov	r0, r7
 8021c92:	f7e6 f8cd 	bl	8007e30 <__gnu_unwind_frame>
 8021c96:	b940      	cbnz	r0, 8021caa <__gxx_personality_v0+0x36>
 8021c98:	2008      	movs	r0, #8
 8021c9a:	b015      	add	sp, #84	@ 0x54
 8021c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021ca0:	2c00      	cmp	r4, #0
 8021ca2:	f000 8093 	beq.w	8021dcc <__gxx_personality_v0+0x158>
 8021ca6:	f000 ff07 	bl	8022ab8 <abort>
 8021caa:	2009      	movs	r0, #9
 8021cac:	b015      	add	sp, #84	@ 0x54
 8021cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021cb2:	f010 0408 	ands.w	r4, r0, #8
 8021cb6:	f000 809a 	beq.w	8021dee <__gxx_personality_v0+0x17a>
 8021cba:	aa0e      	add	r2, sp, #56	@ 0x38
 8021cbc:	9202      	str	r2, [sp, #8]
 8021cbe:	9200      	str	r2, [sp, #0]
 8021cc0:	f044 0202 	orr.w	r2, r4, #2
 8021cc4:	9203      	str	r2, [sp, #12]
 8021cc6:	910e      	str	r1, [sp, #56]	@ 0x38
 8021cc8:	220c      	movs	r2, #12
 8021cca:	4619      	mov	r1, r3
 8021ccc:	4630      	mov	r0, r6
 8021cce:	f7e5 fb37 	bl	8007340 <_Unwind_VRS_Set>
 8021cd2:	4630      	mov	r0, r6
 8021cd4:	f7e6 f8c8 	bl	8007e68 <_Unwind_GetLanguageSpecificData>
 8021cd8:	9004      	str	r0, [sp, #16]
 8021cda:	2800      	cmp	r0, #0
 8021cdc:	d0d7      	beq.n	8021c8e <__gxx_personality_v0+0x1a>
 8021cde:	9a02      	ldr	r2, [sp, #8]
 8021ce0:	9904      	ldr	r1, [sp, #16]
 8021ce2:	4630      	mov	r0, r6
 8021ce4:	f7ff ff7e 	bl	8021be4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8021ce8:	f89d 304c 	ldrb.w	r3, [sp, #76]	@ 0x4c
 8021cec:	9306      	str	r3, [sp, #24]
 8021cee:	4681      	mov	r9, r0
 8021cf0:	4631      	mov	r1, r6
 8021cf2:	4618      	mov	r0, r3
 8021cf4:	f7ff ff54 	bl	8021ba0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8021cf8:	f10d 0834 	add.w	r8, sp, #52	@ 0x34
 8021cfc:	2300      	movs	r3, #0
 8021cfe:	9005      	str	r0, [sp, #20]
 8021d00:	9010      	str	r0, [sp, #64]	@ 0x40
 8021d02:	4619      	mov	r1, r3
 8021d04:	f8cd 8000 	str.w	r8, [sp]
 8021d08:	220f      	movs	r2, #15
 8021d0a:	4630      	mov	r0, r6
 8021d0c:	f7e5 faf2 	bl	80072f4 <_Unwind_VRS_Get>
 8021d10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021d12:	f8dd b048 	ldr.w	fp, [sp, #72]	@ 0x48
 8021d16:	f023 0301 	bic.w	r3, r3, #1
 8021d1a:	45d9      	cmp	r9, fp
 8021d1c:	f103 35ff 	add.w	r5, r3, #4294967295	@ 0xffffffff
 8021d20:	d233      	bcs.n	8021d8a <__gxx_personality_v0+0x116>
 8021d22:	f89d a04d 	ldrb.w	sl, [sp, #77]	@ 0x4d
 8021d26:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8021d28:	2100      	movs	r1, #0
 8021d2a:	4650      	mov	r0, sl
 8021d2c:	f7ff ff38 	bl	8021ba0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8021d30:	464a      	mov	r2, r9
 8021d32:	4601      	mov	r1, r0
 8021d34:	ab0b      	add	r3, sp, #44	@ 0x2c
 8021d36:	4650      	mov	r0, sl
 8021d38:	f7ff fed2 	bl	8021ae0 <_ZL28read_encoded_value_with_basehjPKhPj>
 8021d3c:	2100      	movs	r1, #0
 8021d3e:	4681      	mov	r9, r0
 8021d40:	4650      	mov	r0, sl
 8021d42:	f7ff ff2d 	bl	8021ba0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8021d46:	464a      	mov	r2, r9
 8021d48:	4601      	mov	r1, r0
 8021d4a:	ab0c      	add	r3, sp, #48	@ 0x30
 8021d4c:	4650      	mov	r0, sl
 8021d4e:	f7ff fec7 	bl	8021ae0 <_ZL28read_encoded_value_with_basehjPKhPj>
 8021d52:	2100      	movs	r1, #0
 8021d54:	4681      	mov	r9, r0
 8021d56:	4650      	mov	r0, sl
 8021d58:	f7ff ff22 	bl	8021ba0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8021d5c:	464a      	mov	r2, r9
 8021d5e:	4601      	mov	r1, r0
 8021d60:	4643      	mov	r3, r8
 8021d62:	4650      	mov	r0, sl
 8021d64:	f7ff febc 	bl	8021ae0 <_ZL28read_encoded_value_with_basehjPKhPj>
 8021d68:	4681      	mov	r9, r0
 8021d6a:	2000      	movs	r0, #0
 8021d6c:	4602      	mov	r2, r0
 8021d6e:	f819 1b01 	ldrb.w	r1, [r9], #1
 8021d72:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 8021d76:	4093      	lsls	r3, r2
 8021d78:	4318      	orrs	r0, r3
 8021d7a:	060b      	lsls	r3, r1, #24
 8021d7c:	f102 0207 	add.w	r2, r2, #7
 8021d80:	d4f5      	bmi.n	8021d6e <__gxx_personality_v0+0xfa>
 8021d82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021d84:	4423      	add	r3, r4
 8021d86:	42ab      	cmp	r3, r5
 8021d88:	d919      	bls.n	8021dbe <__gxx_personality_v0+0x14a>
 8021d8a:	f04f 0a00 	mov.w	sl, #0
 8021d8e:	46d1      	mov	r9, sl
 8021d90:	2301      	movs	r3, #1
 8021d92:	9a03      	ldr	r2, [sp, #12]
 8021d94:	07d1      	lsls	r1, r2, #31
 8021d96:	f140 8081 	bpl.w	8021e9c <__gxx_personality_v0+0x228>
 8021d9a:	2300      	movs	r3, #0
 8021d9c:	4619      	mov	r1, r3
 8021d9e:	f8cd 8000 	str.w	r8, [sp]
 8021da2:	4630      	mov	r0, r6
 8021da4:	220d      	movs	r2, #13
 8021da6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8021da8:	f7e5 faa4 	bl	80072f4 <_Unwind_VRS_Get>
 8021dac:	9b04      	ldr	r3, [sp, #16]
 8021dae:	e9c7 390b 	strd	r3, r9, [r7, #44]	@ 0x2c
 8021db2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021db4:	623b      	str	r3, [r7, #32]
 8021db6:	e9c7 4a09 	strd	r4, sl, [r7, #36]	@ 0x24
 8021dba:	2006      	movs	r0, #6
 8021dbc:	e76d      	b.n	8021c9a <__gxx_personality_v0+0x26>
 8021dbe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8021dc0:	4413      	add	r3, r2
 8021dc2:	42ab      	cmp	r3, r5
 8021dc4:	d874      	bhi.n	8021eb0 <__gxx_personality_v0+0x23c>
 8021dc6:	45cb      	cmp	fp, r9
 8021dc8:	d8ae      	bhi.n	8021d28 <__gxx_personality_v0+0xb4>
 8021dca:	e7de      	b.n	8021d8a <__gxx_personality_v0+0x116>
 8021dcc:	0702      	lsls	r2, r0, #28
 8021dce:	f53f af5e 	bmi.w	8021c8e <__gxx_personality_v0+0x1a>
 8021dd2:	2301      	movs	r3, #1
 8021dd4:	9303      	str	r3, [sp, #12]
 8021dd6:	ab0e      	add	r3, sp, #56	@ 0x38
 8021dd8:	9302      	str	r3, [sp, #8]
 8021dda:	9a02      	ldr	r2, [sp, #8]
 8021ddc:	9200      	str	r2, [sp, #0]
 8021dde:	2300      	movs	r3, #0
 8021de0:	220c      	movs	r2, #12
 8021de2:	4619      	mov	r1, r3
 8021de4:	4630      	mov	r0, r6
 8021de6:	970e      	str	r7, [sp, #56]	@ 0x38
 8021de8:	f7e5 faaa 	bl	8007340 <_Unwind_VRS_Set>
 8021dec:	e771      	b.n	8021cd2 <__gxx_personality_v0+0x5e>
 8021dee:	ab0e      	add	r3, sp, #56	@ 0x38
 8021df0:	9300      	str	r3, [sp, #0]
 8021df2:	6a0d      	ldr	r5, [r1, #32]
 8021df4:	9302      	str	r3, [sp, #8]
 8021df6:	220d      	movs	r2, #13
 8021df8:	4623      	mov	r3, r4
 8021dfa:	4621      	mov	r1, r4
 8021dfc:	4630      	mov	r0, r6
 8021dfe:	f7e5 fa79 	bl	80072f4 <_Unwind_VRS_Get>
 8021e02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021e04:	429d      	cmp	r5, r3
 8021e06:	d002      	beq.n	8021e0e <__gxx_personality_v0+0x19a>
 8021e08:	2302      	movs	r3, #2
 8021e0a:	9303      	str	r3, [sp, #12]
 8021e0c:	e7e5      	b.n	8021dda <__gxx_personality_v0+0x166>
 8021e0e:	9b02      	ldr	r3, [sp, #8]
 8021e10:	9300      	str	r3, [sp, #0]
 8021e12:	4621      	mov	r1, r4
 8021e14:	4623      	mov	r3, r4
 8021e16:	220c      	movs	r2, #12
 8021e18:	4630      	mov	r0, r6
 8021e1a:	970e      	str	r7, [sp, #56]	@ 0x38
 8021e1c:	f7e5 fa90 	bl	8007340 <_Unwind_VRS_Set>
 8021e20:	f8d7 9030 	ldr.w	r9, [r7, #48]	@ 0x30
 8021e24:	e9d7 430a 	ldrd	r4, r3, [r7, #40]	@ 0x28
 8021e28:	f1b9 0f00 	cmp.w	r9, #0
 8021e2c:	d03d      	beq.n	8021eaa <__gxx_personality_v0+0x236>
 8021e2e:	9304      	str	r3, [sp, #16]
 8021e30:	46a2      	mov	sl, r4
 8021e32:	f10d 0834 	add.w	r8, sp, #52	@ 0x34
 8021e36:	f1ba 0f00 	cmp.w	sl, #0
 8021e3a:	f2c0 8103 	blt.w	8022044 <__gxx_personality_v0+0x3d0>
 8021e3e:	2503      	movs	r5, #3
 8021e40:	2300      	movs	r3, #0
 8021e42:	461a      	mov	r2, r3
 8021e44:	4619      	mov	r1, r3
 8021e46:	f8cd 8000 	str.w	r8, [sp]
 8021e4a:	4630      	mov	r0, r6
 8021e4c:	970d      	str	r7, [sp, #52]	@ 0x34
 8021e4e:	f7e5 fa77 	bl	8007340 <_Unwind_VRS_Set>
 8021e52:	2300      	movs	r3, #0
 8021e54:	4619      	mov	r1, r3
 8021e56:	2201      	movs	r2, #1
 8021e58:	f8cd 8000 	str.w	r8, [sp]
 8021e5c:	4630      	mov	r0, r6
 8021e5e:	940d      	str	r4, [sp, #52]	@ 0x34
 8021e60:	f7e5 fa6e 	bl	8007340 <_Unwind_VRS_Set>
 8021e64:	2300      	movs	r3, #0
 8021e66:	4619      	mov	r1, r3
 8021e68:	220f      	movs	r2, #15
 8021e6a:	f8cd 8000 	str.w	r8, [sp]
 8021e6e:	4630      	mov	r0, r6
 8021e70:	f7e5 fa40 	bl	80072f4 <_Unwind_VRS_Get>
 8021e74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021e76:	f8cd 8000 	str.w	r8, [sp]
 8021e7a:	f002 0201 	and.w	r2, r2, #1
 8021e7e:	2300      	movs	r3, #0
 8021e80:	ea42 0209 	orr.w	r2, r2, r9
 8021e84:	920d      	str	r2, [sp, #52]	@ 0x34
 8021e86:	4630      	mov	r0, r6
 8021e88:	220f      	movs	r2, #15
 8021e8a:	4619      	mov	r1, r3
 8021e8c:	f7e5 fa58 	bl	8007340 <_Unwind_VRS_Set>
 8021e90:	2d02      	cmp	r5, #2
 8021e92:	d062      	beq.n	8021f5a <__gxx_personality_v0+0x2e6>
 8021e94:	2007      	movs	r0, #7
 8021e96:	b015      	add	sp, #84	@ 0x54
 8021e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021e9c:	9a03      	ldr	r2, [sp, #12]
 8021e9e:	0712      	lsls	r2, r2, #28
 8021ea0:	d45f      	bmi.n	8021f62 <__gxx_personality_v0+0x2ee>
 8021ea2:	2b01      	cmp	r3, #1
 8021ea4:	bf18      	it	ne
 8021ea6:	4654      	movne	r4, sl
 8021ea8:	d1c5      	bne.n	8021e36 <__gxx_personality_v0+0x1c2>
 8021eaa:	4638      	mov	r0, r7
 8021eac:	f000 f938 	bl	8022120 <__cxa_call_terminate>
 8021eb0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021eb2:	2b00      	cmp	r3, #0
 8021eb4:	f43f aeeb 	beq.w	8021c8e <__gxx_personality_v0+0x1a>
 8021eb8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8021eba:	eb03 0902 	add.w	r9, r3, r2
 8021ebe:	2800      	cmp	r0, #0
 8021ec0:	f000 80e3 	beq.w	802208a <__gxx_personality_v0+0x416>
 8021ec4:	3801      	subs	r0, #1
 8021ec6:	eb0b 0400 	add.w	r4, fp, r0
 8021eca:	f1b9 0f00 	cmp.w	r9, #0
 8021ece:	f43f aede 	beq.w	8021c8e <__gxx_personality_v0+0x1a>
 8021ed2:	9b03      	ldr	r3, [sp, #12]
 8021ed4:	f013 0308 	ands.w	r3, r3, #8
 8021ed8:	9308      	str	r3, [sp, #32]
 8021eda:	f000 80db 	beq.w	8022094 <__gxx_personality_v0+0x420>
 8021ede:	4b75      	ldr	r3, [pc, #468]	@ (80220b4 <__gxx_personality_v0+0x440>)
 8021ee0:	603b      	str	r3, [r7, #0]
 8021ee2:	4b75      	ldr	r3, [pc, #468]	@ (80220b8 <__gxx_personality_v0+0x444>)
 8021ee4:	607b      	str	r3, [r7, #4]
 8021ee6:	f8dd b018 	ldr.w	fp, [sp, #24]
 8021eea:	9607      	str	r6, [sp, #28]
 8021eec:	2300      	movs	r3, #0
 8021eee:	f00b 0207 	and.w	r2, fp, #7
 8021ef2:	f8cd 9018 	str.w	r9, [sp, #24]
 8021ef6:	9209      	str	r2, [sp, #36]	@ 0x24
 8021ef8:	4699      	mov	r9, r3
 8021efa:	2100      	movs	r1, #0
 8021efc:	460a      	mov	r2, r1
 8021efe:	f814 0b01 	ldrb.w	r0, [r4], #1
 8021f02:	f000 037f 	and.w	r3, r0, #127	@ 0x7f
 8021f06:	4093      	lsls	r3, r2
 8021f08:	0605      	lsls	r5, r0, #24
 8021f0a:	ea41 0103 	orr.w	r1, r1, r3
 8021f0e:	f102 0207 	add.w	r2, r2, #7
 8021f12:	d4f4      	bmi.n	8021efe <__gxx_personality_v0+0x28a>
 8021f14:	2a1f      	cmp	r2, #31
 8021f16:	d805      	bhi.n	8021f24 <__gxx_personality_v0+0x2b0>
 8021f18:	0640      	lsls	r0, r0, #25
 8021f1a:	d503      	bpl.n	8021f24 <__gxx_personality_v0+0x2b0>
 8021f1c:	2301      	movs	r3, #1
 8021f1e:	4093      	lsls	r3, r2
 8021f20:	425b      	negs	r3, r3
 8021f22:	4319      	orrs	r1, r3
 8021f24:	2500      	movs	r5, #0
 8021f26:	468a      	mov	sl, r1
 8021f28:	4626      	mov	r6, r4
 8021f2a:	462a      	mov	r2, r5
 8021f2c:	f816 0b01 	ldrb.w	r0, [r6], #1
 8021f30:	f000 037f 	and.w	r3, r0, #127	@ 0x7f
 8021f34:	4093      	lsls	r3, r2
 8021f36:	431d      	orrs	r5, r3
 8021f38:	0603      	lsls	r3, r0, #24
 8021f3a:	f102 0207 	add.w	r2, r2, #7
 8021f3e:	d4f5      	bmi.n	8021f2c <__gxx_personality_v0+0x2b8>
 8021f40:	2a1f      	cmp	r2, #31
 8021f42:	d818      	bhi.n	8021f76 <__gxx_personality_v0+0x302>
 8021f44:	0646      	lsls	r6, r0, #25
 8021f46:	d516      	bpl.n	8021f76 <__gxx_personality_v0+0x302>
 8021f48:	2301      	movs	r3, #1
 8021f4a:	4093      	lsls	r3, r2
 8021f4c:	425b      	negs	r3, r3
 8021f4e:	431d      	orrs	r5, r3
 8021f50:	bb19      	cbnz	r1, 8021f9a <__gxx_personality_v0+0x326>
 8021f52:	f04f 0901 	mov.w	r9, #1
 8021f56:	442c      	add	r4, r5
 8021f58:	e7cf      	b.n	8021efa <__gxx_personality_v0+0x286>
 8021f5a:	4638      	mov	r0, r7
 8021f5c:	f7ff fcbc 	bl	80218d8 <__cxa_begin_cleanup>
 8021f60:	e798      	b.n	8021e94 <__gxx_personality_v0+0x220>
 8021f62:	2b01      	cmp	r3, #1
 8021f64:	f000 80a3 	beq.w	80220ae <__gxx_personality_v0+0x43a>
 8021f68:	f1ba 0f00 	cmp.w	sl, #0
 8021f6c:	f2c0 809b 	blt.w	80220a6 <__gxx_personality_v0+0x432>
 8021f70:	4654      	mov	r4, sl
 8021f72:	2503      	movs	r5, #3
 8021f74:	e764      	b.n	8021e40 <__gxx_personality_v0+0x1cc>
 8021f76:	b981      	cbnz	r1, 8021f9a <__gxx_personality_v0+0x326>
 8021f78:	f04f 0901 	mov.w	r9, #1
 8021f7c:	2d00      	cmp	r5, #0
 8021f7e:	d1ea      	bne.n	8021f56 <__gxx_personality_v0+0x2e2>
 8021f80:	464b      	mov	r3, r9
 8021f82:	e9dd 9606 	ldrd	r9, r6, [sp, #24]
 8021f86:	2b00      	cmp	r3, #0
 8021f88:	f43f ae81 	beq.w	8021c8e <__gxx_personality_v0+0x1a>
 8021f8c:	9b03      	ldr	r3, [sp, #12]
 8021f8e:	07d8      	lsls	r0, r3, #31
 8021f90:	f53f ae7d 	bmi.w	8021c8e <__gxx_personality_v0+0x1a>
 8021f94:	2400      	movs	r4, #0
 8021f96:	2502      	movs	r5, #2
 8021f98:	e752      	b.n	8021e40 <__gxx_personality_v0+0x1cc>
 8021f9a:	2900      	cmp	r1, #0
 8021f9c:	dc21      	bgt.n	8021fe2 <__gxx_personality_v0+0x36e>
 8021f9e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8021fa2:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8021fa4:	1a5b      	subs	r3, r3, r1
 8021fa6:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8021faa:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 8021fae:	b10f      	cbz	r7, 8021fb4 <__gxx_personality_v0+0x340>
 8021fb0:	9b08      	ldr	r3, [sp, #32]
 8021fb2:	b12b      	cbz	r3, 8021fc0 <__gxx_personality_v0+0x34c>
 8021fb4:	2900      	cmp	r1, #0
 8021fb6:	d1e1      	bne.n	8021f7c <__gxx_personality_v0+0x308>
 8021fb8:	e9dd 9606 	ldrd	r9, r6, [sp, #24]
 8021fbc:	2303      	movs	r3, #3
 8021fbe:	e6e8      	b.n	8021d92 <__gxx_personality_v0+0x11e>
 8021fc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021fc2:	930d      	str	r3, [sp, #52]	@ 0x34
 8021fc4:	b921      	cbnz	r1, 8021fd0 <__gxx_personality_v0+0x35c>
 8021fc6:	e7f7      	b.n	8021fb8 <__gxx_personality_v0+0x344>
 8021fc8:	f856 1f04 	ldr.w	r1, [r6, #4]!
 8021fcc:	2900      	cmp	r1, #0
 8021fce:	d0f3      	beq.n	8021fb8 <__gxx_personality_v0+0x344>
 8021fd0:	4431      	add	r1, r6
 8021fd2:	4643      	mov	r3, r8
 8021fd4:	2200      	movs	r2, #0
 8021fd6:	4638      	mov	r0, r7
 8021fd8:	f7ff fc2a 	bl	8021830 <__cxa_type_match>
 8021fdc:	2800      	cmp	r0, #0
 8021fde:	d0f3      	beq.n	8021fc8 <__gxx_personality_v0+0x354>
 8021fe0:	e7cc      	b.n	8021f7c <__gxx_personality_v0+0x308>
 8021fe2:	f1bb 0fff 	cmp.w	fp, #255	@ 0xff
 8021fe6:	d04e      	beq.n	8022086 <__gxx_personality_v0+0x412>
 8021fe8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021fea:	2a04      	cmp	r2, #4
 8021fec:	f63f ae5b 	bhi.w	8021ca6 <__gxx_personality_v0+0x32>
 8021ff0:	a301      	add	r3, pc, #4	@ (adr r3, 8021ff8 <__gxx_personality_v0+0x384>)
 8021ff2:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8021ff6:	bf00      	nop
 8021ff8:	0802200d 	.word	0x0802200d
 8021ffc:	08021ca7 	.word	0x08021ca7
 8022000:	0802203f 	.word	0x0802203f
 8022004:	0802200d 	.word	0x0802200d
 8022008:	08022039 	.word	0x08022039
 802200c:	008b      	lsls	r3, r1, #2
 802200e:	425b      	negs	r3, r3
 8022010:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8022012:	9905      	ldr	r1, [sp, #20]
 8022014:	441a      	add	r2, r3
 8022016:	4658      	mov	r0, fp
 8022018:	4643      	mov	r3, r8
 802201a:	f7ff fd61 	bl	8021ae0 <_ZL28read_encoded_value_with_basehjPKhPj>
 802201e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8022020:	2900      	cmp	r1, #0
 8022022:	d0c9      	beq.n	8021fb8 <__gxx_personality_v0+0x344>
 8022024:	2f00      	cmp	r7, #0
 8022026:	d0a9      	beq.n	8021f7c <__gxx_personality_v0+0x308>
 8022028:	ab0a      	add	r3, sp, #40	@ 0x28
 802202a:	2200      	movs	r2, #0
 802202c:	4638      	mov	r0, r7
 802202e:	f7ff fbff 	bl	8021830 <__cxa_type_match>
 8022032:	2800      	cmp	r0, #0
 8022034:	d0a2      	beq.n	8021f7c <__gxx_personality_v0+0x308>
 8022036:	e7bf      	b.n	8021fb8 <__gxx_personality_v0+0x344>
 8022038:	00cb      	lsls	r3, r1, #3
 802203a:	425b      	negs	r3, r3
 802203c:	e7e8      	b.n	8022010 <__gxx_personality_v0+0x39c>
 802203e:	004b      	lsls	r3, r1, #1
 8022040:	425b      	negs	r3, r3
 8022042:	e7e5      	b.n	8022010 <__gxx_personality_v0+0x39c>
 8022044:	9a02      	ldr	r2, [sp, #8]
 8022046:	9904      	ldr	r1, [sp, #16]
 8022048:	4630      	mov	r0, r6
 802204a:	f7ff fdcb 	bl	8021be4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 802204e:	f89d 004c 	ldrb.w	r0, [sp, #76]	@ 0x4c
 8022052:	4631      	mov	r1, r6
 8022054:	f7ff fda4 	bl	8021ba0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8022058:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 802205c:	1b12      	subs	r2, r2, r4
 802205e:	4605      	mov	r5, r0
 8022060:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8022062:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8022066:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 802206a:	b133      	cbz	r3, 802207a <__gxx_personality_v0+0x406>
 802206c:	4602      	mov	r2, r0
 802206e:	2300      	movs	r3, #0
 8022070:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8022074:	3301      	adds	r3, #1
 8022076:	2900      	cmp	r1, #0
 8022078:	d1fa      	bne.n	8022070 <__gxx_personality_v0+0x3fc>
 802207a:	e9c7 350a 	strd	r3, r5, [r7, #40]	@ 0x28
 802207e:	2304      	movs	r3, #4
 8022080:	6378      	str	r0, [r7, #52]	@ 0x34
 8022082:	633b      	str	r3, [r7, #48]	@ 0x30
 8022084:	e6db      	b.n	8021e3e <__gxx_personality_v0+0x1ca>
 8022086:	2300      	movs	r3, #0
 8022088:	e7c2      	b.n	8022010 <__gxx_personality_v0+0x39c>
 802208a:	f1b9 0f00 	cmp.w	r9, #0
 802208e:	f47f af7d 	bne.w	8021f8c <__gxx_personality_v0+0x318>
 8022092:	e5fc      	b.n	8021c8e <__gxx_personality_v0+0x1a>
 8022094:	79fb      	ldrb	r3, [r7, #7]
 8022096:	2b01      	cmp	r3, #1
 8022098:	bf0c      	ite	eq
 802209a:	f857 3c20 	ldreq.w	r3, [r7, #-32]
 802209e:	f107 0358 	addne.w	r3, r7, #88	@ 0x58
 80220a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80220a4:	e71f      	b.n	8021ee6 <__gxx_personality_v0+0x272>
 80220a6:	f7ff f959 	bl	802135c <_ZSt10unexpectedv>
 80220aa:	f7ff fc7f 	bl	80219ac <__cxa_begin_catch>
 80220ae:	f7ff f947 	bl	8021340 <_ZSt9terminatev>
 80220b2:	bf00      	nop
 80220b4:	43554e47 	.word	0x43554e47
 80220b8:	00524f46 	.word	0x00524f46

080220bc <__cxa_current_exception_type>:
 80220bc:	b508      	push	{r3, lr}
 80220be:	f7ff fcff 	bl	8021ac0 <__cxa_get_globals>
 80220c2:	6800      	ldr	r0, [r0, #0]
 80220c4:	b130      	cbz	r0, 80220d4 <__cxa_current_exception_type+0x18>
 80220c6:	f890 3027 	ldrb.w	r3, [r0, #39]	@ 0x27
 80220ca:	2b01      	cmp	r3, #1
 80220cc:	bf04      	itt	eq
 80220ce:	6800      	ldreq	r0, [r0, #0]
 80220d0:	3878      	subeq	r0, #120	@ 0x78
 80220d2:	6800      	ldr	r0, [r0, #0]
 80220d4:	bd08      	pop	{r3, pc}
 80220d6:	bf00      	nop

080220d8 <__aeabi_atexit>:
 80220d8:	4603      	mov	r3, r0
 80220da:	4608      	mov	r0, r1
 80220dc:	4619      	mov	r1, r3
 80220de:	f001 bced 	b.w	8023abc <__cxa_atexit>
 80220e2:	bf00      	nop

080220e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 80220e4:	7803      	ldrb	r3, [r0, #0]
 80220e6:	2b47      	cmp	r3, #71	@ 0x47
 80220e8:	d001      	beq.n	80220ee <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0xa>
 80220ea:	2000      	movs	r0, #0
 80220ec:	4770      	bx	lr
 80220ee:	7843      	ldrb	r3, [r0, #1]
 80220f0:	2b4e      	cmp	r3, #78	@ 0x4e
 80220f2:	d1fa      	bne.n	80220ea <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 80220f4:	7883      	ldrb	r3, [r0, #2]
 80220f6:	2b55      	cmp	r3, #85	@ 0x55
 80220f8:	d1f7      	bne.n	80220ea <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 80220fa:	78c3      	ldrb	r3, [r0, #3]
 80220fc:	2b43      	cmp	r3, #67	@ 0x43
 80220fe:	d1f4      	bne.n	80220ea <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8022100:	7903      	ldrb	r3, [r0, #4]
 8022102:	2b43      	cmp	r3, #67	@ 0x43
 8022104:	d1f1      	bne.n	80220ea <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8022106:	7943      	ldrb	r3, [r0, #5]
 8022108:	2b2b      	cmp	r3, #43	@ 0x2b
 802210a:	d1ee      	bne.n	80220ea <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 802210c:	7983      	ldrb	r3, [r0, #6]
 802210e:	2b2b      	cmp	r3, #43	@ 0x2b
 8022110:	d1eb      	bne.n	80220ea <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8022112:	79c0      	ldrb	r0, [r0, #7]
 8022114:	2801      	cmp	r0, #1
 8022116:	bf8c      	ite	hi
 8022118:	2000      	movhi	r0, #0
 802211a:	2001      	movls	r0, #1
 802211c:	4770      	bx	lr
 802211e:	bf00      	nop

08022120 <__cxa_call_terminate>:
 8022120:	b510      	push	{r4, lr}
 8022122:	b130      	cbz	r0, 8022132 <__cxa_call_terminate+0x12>
 8022124:	4604      	mov	r4, r0
 8022126:	f7ff fc41 	bl	80219ac <__cxa_begin_catch>
 802212a:	4620      	mov	r0, r4
 802212c:	f7ff ffda 	bl	80220e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8022130:	b908      	cbnz	r0, 8022136 <__cxa_call_terminate+0x16>
 8022132:	f7ff f905 	bl	8021340 <_ZSt9terminatev>
 8022136:	f854 0c14 	ldr.w	r0, [r4, #-20]
 802213a:	f7ff f8f9 	bl	8021330 <_ZN10__cxxabiv111__terminateEPFvvE>
 802213e:	bf00      	nop

08022140 <__cxa_call_unexpected>:
 8022140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022144:	b083      	sub	sp, #12
 8022146:	4602      	mov	r2, r0
 8022148:	f7ff ffcc 	bl	80220e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 802214c:	b138      	cbz	r0, 802215e <__cxa_call_unexpected+0x1e>
 802214e:	e952 8406 	ldrd	r8, r4, [r2, #-24]
 8022152:	e9d2 750c 	ldrd	r7, r5, [r2, #48]	@ 0x30
 8022156:	f8d2 a028 	ldr.w	sl, [r2, #40]	@ 0x28
 802215a:	2600      	movs	r6, #0
 802215c:	e005      	b.n	802216a <__cxa_call_unexpected+0x2a>
 802215e:	4604      	mov	r4, r0
 8022160:	4680      	mov	r8, r0
 8022162:	2601      	movs	r6, #1
 8022164:	4605      	mov	r5, r0
 8022166:	4607      	mov	r7, r0
 8022168:	4682      	mov	sl, r0
 802216a:	4610      	mov	r0, r2
 802216c:	f7ff fc1e 	bl	80219ac <__cxa_begin_catch>
 8022170:	b10e      	cbz	r6, 8022176 <__cxa_call_unexpected+0x36>
 8022172:	f7ff f8f3 	bl	802135c <_ZSt10unexpectedv>
 8022176:	4640      	mov	r0, r8
 8022178:	f7ff f8ec 	bl	8021354 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 802217c:	f7ff fc16 	bl	80219ac <__cxa_begin_catch>
 8022180:	b10e      	cbz	r6, 8022186 <__cxa_call_unexpected+0x46>
 8022182:	f7ff f8dd 	bl	8021340 <_ZSt9terminatev>
 8022186:	f7ff fc97 	bl	8021ab8 <__cxa_get_globals_fast>
 802218a:	6803      	ldr	r3, [r0, #0]
 802218c:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 8022190:	2a01      	cmp	r2, #1
 8022192:	bf0c      	ite	eq
 8022194:	681a      	ldreq	r2, [r3, #0]
 8022196:	f103 0278 	addne.w	r2, r3, #120	@ 0x78
 802219a:	9200      	str	r2, [sp, #0]
 802219c:	f027 0803 	bic.w	r8, r7, #3
 80221a0:	f103 0b20 	add.w	fp, r3, #32
 80221a4:	f04f 0900 	mov.w	r9, #0
 80221a8:	45ca      	cmp	sl, r9
 80221aa:	dd1a      	ble.n	80221e2 <__cxa_call_unexpected+0xa2>
 80221ac:	682f      	ldr	r7, [r5, #0]
 80221ae:	b107      	cbz	r7, 80221b2 <__cxa_call_unexpected+0x72>
 80221b0:	442f      	add	r7, r5
 80221b2:	466b      	mov	r3, sp
 80221b4:	2200      	movs	r2, #0
 80221b6:	4639      	mov	r1, r7
 80221b8:	4658      	mov	r0, fp
 80221ba:	f7ff fb39 	bl	8021830 <__cxa_type_match>
 80221be:	b108      	cbz	r0, 80221c4 <__cxa_call_unexpected+0x84>
 80221c0:	f7ff f944 	bl	802144c <__cxa_rethrow>
 80221c4:	683b      	ldr	r3, [r7, #0]
 80221c6:	9001      	str	r0, [sp, #4]
 80221c8:	490f      	ldr	r1, [pc, #60]	@ (8022208 <__cxa_call_unexpected+0xc8>)
 80221ca:	4638      	mov	r0, r7
 80221cc:	aa01      	add	r2, sp, #4
 80221ce:	691f      	ldr	r7, [r3, #16]
 80221d0:	2301      	movs	r3, #1
 80221d2:	47b8      	blx	r7
 80221d4:	2800      	cmp	r0, #0
 80221d6:	bf18      	it	ne
 80221d8:	4606      	movne	r6, r0
 80221da:	f109 0901 	add.w	r9, r9, #1
 80221de:	4445      	add	r5, r8
 80221e0:	e7e2      	b.n	80221a8 <__cxa_call_unexpected+0x68>
 80221e2:	b146      	cbz	r6, 80221f6 <__cxa_call_unexpected+0xb6>
 80221e4:	2004      	movs	r0, #4
 80221e6:	f7ff f857 	bl	8021298 <__cxa_allocate_exception>
 80221ea:	4b08      	ldr	r3, [pc, #32]	@ (802220c <__cxa_call_unexpected+0xcc>)
 80221ec:	4a08      	ldr	r2, [pc, #32]	@ (8022210 <__cxa_call_unexpected+0xd0>)
 80221ee:	4906      	ldr	r1, [pc, #24]	@ (8022208 <__cxa_call_unexpected+0xc8>)
 80221f0:	6003      	str	r3, [r0, #0]
 80221f2:	f7ff f911 	bl	8021418 <__cxa_throw>
 80221f6:	4620      	mov	r0, r4
 80221f8:	f7ff f89a 	bl	8021330 <_ZN10__cxxabiv111__terminateEPFvvE>
 80221fc:	f7ff fc14 	bl	8021a28 <__cxa_end_catch>
 8022200:	f7ff fc12 	bl	8021a28 <__cxa_end_catch>
 8022204:	f7ff fb0e 	bl	8021824 <__cxa_end_cleanup>
 8022208:	080aeaec 	.word	0x080aeaec
 802220c:	080aeb54 	.word	0x080aeb54
 8022210:	08021315 	.word	0x08021315
 8022214:	00000000 	.word	0x00000000

08022218 <exp>:
 8022218:	b538      	push	{r3, r4, r5, lr}
 802221a:	ed2d 8b02 	vpush	{d8}
 802221e:	ec55 4b10 	vmov	r4, r5, d0
 8022222:	f000 f88d 	bl	8022340 <__ieee754_exp>
 8022226:	eeb0 8a40 	vmov.f32	s16, s0
 802222a:	eef0 8a60 	vmov.f32	s17, s1
 802222e:	ec45 4b10 	vmov	d0, r4, r5
 8022232:	f000 f877 	bl	8022324 <finite>
 8022236:	b168      	cbz	r0, 8022254 <exp+0x3c>
 8022238:	a317      	add	r3, pc, #92	@ (adr r3, 8022298 <exp+0x80>)
 802223a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802223e:	4620      	mov	r0, r4
 8022240:	4629      	mov	r1, r5
 8022242:	f7e4 fc81 	bl	8006b48 <__aeabi_dcmpgt>
 8022246:	b160      	cbz	r0, 8022262 <exp+0x4a>
 8022248:	f001 fc62 	bl	8023b10 <__errno>
 802224c:	ed9f 8b0e 	vldr	d8, [pc, #56]	@ 8022288 <exp+0x70>
 8022250:	2322      	movs	r3, #34	@ 0x22
 8022252:	6003      	str	r3, [r0, #0]
 8022254:	eeb0 0a48 	vmov.f32	s0, s16
 8022258:	eef0 0a68 	vmov.f32	s1, s17
 802225c:	ecbd 8b02 	vpop	{d8}
 8022260:	bd38      	pop	{r3, r4, r5, pc}
 8022262:	a30f      	add	r3, pc, #60	@ (adr r3, 80222a0 <exp+0x88>)
 8022264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022268:	4620      	mov	r0, r4
 802226a:	4629      	mov	r1, r5
 802226c:	f7e4 fc4e 	bl	8006b0c <__aeabi_dcmplt>
 8022270:	2800      	cmp	r0, #0
 8022272:	d0ef      	beq.n	8022254 <exp+0x3c>
 8022274:	f001 fc4c 	bl	8023b10 <__errno>
 8022278:	2322      	movs	r3, #34	@ 0x22
 802227a:	ed9f 8b05 	vldr	d8, [pc, #20]	@ 8022290 <exp+0x78>
 802227e:	6003      	str	r3, [r0, #0]
 8022280:	e7e8      	b.n	8022254 <exp+0x3c>
 8022282:	bf00      	nop
 8022284:	f3af 8000 	nop.w
 8022288:	00000000 	.word	0x00000000
 802228c:	7ff00000 	.word	0x7ff00000
	...
 8022298:	fefa39ef 	.word	0xfefa39ef
 802229c:	40862e42 	.word	0x40862e42
 80222a0:	d52d3051 	.word	0xd52d3051
 80222a4:	c0874910 	.word	0xc0874910

080222a8 <log>:
 80222a8:	b538      	push	{r3, r4, r5, lr}
 80222aa:	ed2d 8b02 	vpush	{d8}
 80222ae:	ec55 4b10 	vmov	r4, r5, d0
 80222b2:	f000 fa0d 	bl	80226d0 <__ieee754_log>
 80222b6:	4622      	mov	r2, r4
 80222b8:	462b      	mov	r3, r5
 80222ba:	4620      	mov	r0, r4
 80222bc:	4629      	mov	r1, r5
 80222be:	eeb0 8a40 	vmov.f32	s16, s0
 80222c2:	eef0 8a60 	vmov.f32	s17, s1
 80222c6:	f7e4 fc49 	bl	8006b5c <__aeabi_dcmpun>
 80222ca:	b998      	cbnz	r0, 80222f4 <log+0x4c>
 80222cc:	2200      	movs	r2, #0
 80222ce:	2300      	movs	r3, #0
 80222d0:	4620      	mov	r0, r4
 80222d2:	4629      	mov	r1, r5
 80222d4:	f7e4 fc38 	bl	8006b48 <__aeabi_dcmpgt>
 80222d8:	b960      	cbnz	r0, 80222f4 <log+0x4c>
 80222da:	2200      	movs	r2, #0
 80222dc:	2300      	movs	r3, #0
 80222de:	4620      	mov	r0, r4
 80222e0:	4629      	mov	r1, r5
 80222e2:	f7e4 fc09 	bl	8006af8 <__aeabi_dcmpeq>
 80222e6:	b160      	cbz	r0, 8022302 <log+0x5a>
 80222e8:	f001 fc12 	bl	8023b10 <__errno>
 80222ec:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8022318 <log+0x70>
 80222f0:	2322      	movs	r3, #34	@ 0x22
 80222f2:	6003      	str	r3, [r0, #0]
 80222f4:	eeb0 0a48 	vmov.f32	s0, s16
 80222f8:	eef0 0a68 	vmov.f32	s1, s17
 80222fc:	ecbd 8b02 	vpop	{d8}
 8022300:	bd38      	pop	{r3, r4, r5, pc}
 8022302:	f001 fc05 	bl	8023b10 <__errno>
 8022306:	ecbd 8b02 	vpop	{d8}
 802230a:	2321      	movs	r3, #33	@ 0x21
 802230c:	6003      	str	r3, [r0, #0]
 802230e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022312:	4803      	ldr	r0, [pc, #12]	@ (8022320 <log+0x78>)
 8022314:	f000 b9d4 	b.w	80226c0 <nan>
 8022318:	00000000 	.word	0x00000000
 802231c:	fff00000 	.word	0xfff00000
 8022320:	080af916 	.word	0x080af916

08022324 <finite>:
 8022324:	b082      	sub	sp, #8
 8022326:	ed8d 0b00 	vstr	d0, [sp]
 802232a:	9801      	ldr	r0, [sp, #4]
 802232c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8022330:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8022334:	0fc0      	lsrs	r0, r0, #31
 8022336:	b002      	add	sp, #8
 8022338:	4770      	bx	lr
 802233a:	0000      	movs	r0, r0
 802233c:	0000      	movs	r0, r0
	...

08022340 <__ieee754_exp>:
 8022340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8022344:	ec55 4b10 	vmov	r4, r5, d0
 8022348:	49b1      	ldr	r1, [pc, #708]	@ (8022610 <__ieee754_exp+0x2d0>)
 802234a:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 802234e:	428a      	cmp	r2, r1
 8022350:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8022354:	d936      	bls.n	80223c4 <__ieee754_exp+0x84>
 8022356:	49af      	ldr	r1, [pc, #700]	@ (8022614 <__ieee754_exp+0x2d4>)
 8022358:	428a      	cmp	r2, r1
 802235a:	d914      	bls.n	8022386 <__ieee754_exp+0x46>
 802235c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8022360:	4323      	orrs	r3, r4
 8022362:	4622      	mov	r2, r4
 8022364:	d007      	beq.n	8022376 <__ieee754_exp+0x36>
 8022366:	462b      	mov	r3, r5
 8022368:	4620      	mov	r0, r4
 802236a:	4629      	mov	r1, r5
 802236c:	f7e3 ffa6 	bl	80062bc <__adddf3>
 8022370:	4604      	mov	r4, r0
 8022372:	460d      	mov	r5, r1
 8022374:	e002      	b.n	802237c <__ieee754_exp+0x3c>
 8022376:	2e00      	cmp	r6, #0
 8022378:	f040 8118 	bne.w	80225ac <__ieee754_exp+0x26c>
 802237c:	ec45 4b10 	vmov	d0, r4, r5
 8022380:	b004      	add	sp, #16
 8022382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022386:	a38c      	add	r3, pc, #560	@ (adr r3, 80225b8 <__ieee754_exp+0x278>)
 8022388:	e9d3 2300 	ldrd	r2, r3, [r3]
 802238c:	4620      	mov	r0, r4
 802238e:	4629      	mov	r1, r5
 8022390:	f7e4 fbda 	bl	8006b48 <__aeabi_dcmpgt>
 8022394:	4607      	mov	r7, r0
 8022396:	b128      	cbz	r0, 80223a4 <__ieee754_exp+0x64>
 8022398:	2000      	movs	r0, #0
 802239a:	b004      	add	sp, #16
 802239c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80223a0:	f000 bb82 	b.w	8022aa8 <__math_oflow>
 80223a4:	a386      	add	r3, pc, #536	@ (adr r3, 80225c0 <__ieee754_exp+0x280>)
 80223a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80223aa:	4620      	mov	r0, r4
 80223ac:	4629      	mov	r1, r5
 80223ae:	f7e4 fbad 	bl	8006b0c <__aeabi_dcmplt>
 80223b2:	2800      	cmp	r0, #0
 80223b4:	f000 8087 	beq.w	80224c6 <__ieee754_exp+0x186>
 80223b8:	4638      	mov	r0, r7
 80223ba:	b004      	add	sp, #16
 80223bc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80223c0:	f000 bb6a 	b.w	8022a98 <__math_uflow>
 80223c4:	4b94      	ldr	r3, [pc, #592]	@ (8022618 <__ieee754_exp+0x2d8>)
 80223c6:	429a      	cmp	r2, r3
 80223c8:	f240 80a9 	bls.w	802251e <__ieee754_exp+0x1de>
 80223cc:	4b93      	ldr	r3, [pc, #588]	@ (802261c <__ieee754_exp+0x2dc>)
 80223ce:	429a      	cmp	r2, r3
 80223d0:	d879      	bhi.n	80224c6 <__ieee754_exp+0x186>
 80223d2:	4b93      	ldr	r3, [pc, #588]	@ (8022620 <__ieee754_exp+0x2e0>)
 80223d4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80223d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80223dc:	4620      	mov	r0, r4
 80223de:	4629      	mov	r1, r5
 80223e0:	f7e3 ff6a 	bl	80062b8 <__aeabi_dsub>
 80223e4:	4b8f      	ldr	r3, [pc, #572]	@ (8022624 <__ieee754_exp+0x2e4>)
 80223e6:	00f7      	lsls	r7, r6, #3
 80223e8:	443b      	add	r3, r7
 80223ea:	ed93 7b00 	vldr	d7, [r3]
 80223ee:	ed8d 7b00 	vstr	d7, [sp]
 80223f2:	f1c6 0a01 	rsb	sl, r6, #1
 80223f6:	4680      	mov	r8, r0
 80223f8:	4689      	mov	r9, r1
 80223fa:	ebaa 0a06 	sub.w	sl, sl, r6
 80223fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022402:	4640      	mov	r0, r8
 8022404:	4649      	mov	r1, r9
 8022406:	f7e3 ff57 	bl	80062b8 <__aeabi_dsub>
 802240a:	4604      	mov	r4, r0
 802240c:	460d      	mov	r5, r1
 802240e:	4622      	mov	r2, r4
 8022410:	462b      	mov	r3, r5
 8022412:	4620      	mov	r0, r4
 8022414:	4629      	mov	r1, r5
 8022416:	f7e4 f907 	bl	8006628 <__aeabi_dmul>
 802241a:	a36b      	add	r3, pc, #428	@ (adr r3, 80225c8 <__ieee754_exp+0x288>)
 802241c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022420:	4606      	mov	r6, r0
 8022422:	460f      	mov	r7, r1
 8022424:	f7e4 f900 	bl	8006628 <__aeabi_dmul>
 8022428:	a369      	add	r3, pc, #420	@ (adr r3, 80225d0 <__ieee754_exp+0x290>)
 802242a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802242e:	f7e3 ff43 	bl	80062b8 <__aeabi_dsub>
 8022432:	4632      	mov	r2, r6
 8022434:	463b      	mov	r3, r7
 8022436:	f7e4 f8f7 	bl	8006628 <__aeabi_dmul>
 802243a:	a367      	add	r3, pc, #412	@ (adr r3, 80225d8 <__ieee754_exp+0x298>)
 802243c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022440:	f7e3 ff3c 	bl	80062bc <__adddf3>
 8022444:	4632      	mov	r2, r6
 8022446:	463b      	mov	r3, r7
 8022448:	f7e4 f8ee 	bl	8006628 <__aeabi_dmul>
 802244c:	a364      	add	r3, pc, #400	@ (adr r3, 80225e0 <__ieee754_exp+0x2a0>)
 802244e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022452:	f7e3 ff31 	bl	80062b8 <__aeabi_dsub>
 8022456:	4632      	mov	r2, r6
 8022458:	463b      	mov	r3, r7
 802245a:	f7e4 f8e5 	bl	8006628 <__aeabi_dmul>
 802245e:	a362      	add	r3, pc, #392	@ (adr r3, 80225e8 <__ieee754_exp+0x2a8>)
 8022460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022464:	f7e3 ff2a 	bl	80062bc <__adddf3>
 8022468:	4632      	mov	r2, r6
 802246a:	463b      	mov	r3, r7
 802246c:	f7e4 f8dc 	bl	8006628 <__aeabi_dmul>
 8022470:	4602      	mov	r2, r0
 8022472:	460b      	mov	r3, r1
 8022474:	4620      	mov	r0, r4
 8022476:	4629      	mov	r1, r5
 8022478:	f7e3 ff1e 	bl	80062b8 <__aeabi_dsub>
 802247c:	4602      	mov	r2, r0
 802247e:	460b      	mov	r3, r1
 8022480:	4606      	mov	r6, r0
 8022482:	460f      	mov	r7, r1
 8022484:	4620      	mov	r0, r4
 8022486:	4629      	mov	r1, r5
 8022488:	f7e4 f8ce 	bl	8006628 <__aeabi_dmul>
 802248c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022490:	f1ba 0f00 	cmp.w	sl, #0
 8022494:	d15c      	bne.n	8022550 <__ieee754_exp+0x210>
 8022496:	2200      	movs	r2, #0
 8022498:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 802249c:	4630      	mov	r0, r6
 802249e:	4639      	mov	r1, r7
 80224a0:	f7e3 ff0a 	bl	80062b8 <__aeabi_dsub>
 80224a4:	4602      	mov	r2, r0
 80224a6:	460b      	mov	r3, r1
 80224a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80224ac:	f7e4 f9e6 	bl	800687c <__aeabi_ddiv>
 80224b0:	4622      	mov	r2, r4
 80224b2:	462b      	mov	r3, r5
 80224b4:	f7e3 ff00 	bl	80062b8 <__aeabi_dsub>
 80224b8:	4602      	mov	r2, r0
 80224ba:	460b      	mov	r3, r1
 80224bc:	2000      	movs	r0, #0
 80224be:	495a      	ldr	r1, [pc, #360]	@ (8022628 <__ieee754_exp+0x2e8>)
 80224c0:	f7e3 fefa 	bl	80062b8 <__aeabi_dsub>
 80224c4:	e754      	b.n	8022370 <__ieee754_exp+0x30>
 80224c6:	4b59      	ldr	r3, [pc, #356]	@ (802262c <__ieee754_exp+0x2ec>)
 80224c8:	4620      	mov	r0, r4
 80224ca:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80224ce:	4629      	mov	r1, r5
 80224d0:	a347      	add	r3, pc, #284	@ (adr r3, 80225f0 <__ieee754_exp+0x2b0>)
 80224d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80224d6:	f7e4 f8a7 	bl	8006628 <__aeabi_dmul>
 80224da:	e9d6 2300 	ldrd	r2, r3, [r6]
 80224de:	f7e3 feed 	bl	80062bc <__adddf3>
 80224e2:	f7e4 fb51 	bl	8006b88 <__aeabi_d2iz>
 80224e6:	4682      	mov	sl, r0
 80224e8:	f7e4 f834 	bl	8006554 <__aeabi_i2d>
 80224ec:	a342      	add	r3, pc, #264	@ (adr r3, 80225f8 <__ieee754_exp+0x2b8>)
 80224ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80224f2:	4606      	mov	r6, r0
 80224f4:	460f      	mov	r7, r1
 80224f6:	f7e4 f897 	bl	8006628 <__aeabi_dmul>
 80224fa:	4602      	mov	r2, r0
 80224fc:	460b      	mov	r3, r1
 80224fe:	4620      	mov	r0, r4
 8022500:	4629      	mov	r1, r5
 8022502:	f7e3 fed9 	bl	80062b8 <__aeabi_dsub>
 8022506:	a33e      	add	r3, pc, #248	@ (adr r3, 8022600 <__ieee754_exp+0x2c0>)
 8022508:	e9d3 2300 	ldrd	r2, r3, [r3]
 802250c:	4680      	mov	r8, r0
 802250e:	4689      	mov	r9, r1
 8022510:	4630      	mov	r0, r6
 8022512:	4639      	mov	r1, r7
 8022514:	f7e4 f888 	bl	8006628 <__aeabi_dmul>
 8022518:	e9cd 0100 	strd	r0, r1, [sp]
 802251c:	e76f      	b.n	80223fe <__ieee754_exp+0xbe>
 802251e:	4b44      	ldr	r3, [pc, #272]	@ (8022630 <__ieee754_exp+0x2f0>)
 8022520:	429a      	cmp	r2, r3
 8022522:	d810      	bhi.n	8022546 <__ieee754_exp+0x206>
 8022524:	a338      	add	r3, pc, #224	@ (adr r3, 8022608 <__ieee754_exp+0x2c8>)
 8022526:	e9d3 2300 	ldrd	r2, r3, [r3]
 802252a:	4620      	mov	r0, r4
 802252c:	4629      	mov	r1, r5
 802252e:	f7e3 fec5 	bl	80062bc <__adddf3>
 8022532:	4b3d      	ldr	r3, [pc, #244]	@ (8022628 <__ieee754_exp+0x2e8>)
 8022534:	2200      	movs	r2, #0
 8022536:	f7e4 fb07 	bl	8006b48 <__aeabi_dcmpgt>
 802253a:	b138      	cbz	r0, 802254c <__ieee754_exp+0x20c>
 802253c:	4b3a      	ldr	r3, [pc, #232]	@ (8022628 <__ieee754_exp+0x2e8>)
 802253e:	2200      	movs	r2, #0
 8022540:	4620      	mov	r0, r4
 8022542:	4629      	mov	r1, r5
 8022544:	e712      	b.n	802236c <__ieee754_exp+0x2c>
 8022546:	f04f 0a00 	mov.w	sl, #0
 802254a:	e760      	b.n	802240e <__ieee754_exp+0xce>
 802254c:	4682      	mov	sl, r0
 802254e:	e75e      	b.n	802240e <__ieee754_exp+0xce>
 8022550:	4632      	mov	r2, r6
 8022552:	463b      	mov	r3, r7
 8022554:	2000      	movs	r0, #0
 8022556:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 802255a:	f7e3 fead 	bl	80062b8 <__aeabi_dsub>
 802255e:	4602      	mov	r2, r0
 8022560:	460b      	mov	r3, r1
 8022562:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8022566:	f7e4 f989 	bl	800687c <__aeabi_ddiv>
 802256a:	4602      	mov	r2, r0
 802256c:	460b      	mov	r3, r1
 802256e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8022572:	f7e3 fea1 	bl	80062b8 <__aeabi_dsub>
 8022576:	4642      	mov	r2, r8
 8022578:	464b      	mov	r3, r9
 802257a:	f7e3 fe9d 	bl	80062b8 <__aeabi_dsub>
 802257e:	4602      	mov	r2, r0
 8022580:	460b      	mov	r3, r1
 8022582:	2000      	movs	r0, #0
 8022584:	4928      	ldr	r1, [pc, #160]	@ (8022628 <__ieee754_exp+0x2e8>)
 8022586:	f7e3 fe97 	bl	80062b8 <__aeabi_dsub>
 802258a:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 802258e:	4592      	cmp	sl, r2
 8022590:	db02      	blt.n	8022598 <__ieee754_exp+0x258>
 8022592:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8022596:	e6eb      	b.n	8022370 <__ieee754_exp+0x30>
 8022598:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 802259c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80225a0:	2200      	movs	r2, #0
 80225a2:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 80225a6:	f7e4 f83f 	bl	8006628 <__aeabi_dmul>
 80225aa:	e6e1      	b.n	8022370 <__ieee754_exp+0x30>
 80225ac:	2400      	movs	r4, #0
 80225ae:	2500      	movs	r5, #0
 80225b0:	e6e4      	b.n	802237c <__ieee754_exp+0x3c>
 80225b2:	bf00      	nop
 80225b4:	f3af 8000 	nop.w
 80225b8:	fefa39ef 	.word	0xfefa39ef
 80225bc:	40862e42 	.word	0x40862e42
 80225c0:	d52d3051 	.word	0xd52d3051
 80225c4:	c0874910 	.word	0xc0874910
 80225c8:	72bea4d0 	.word	0x72bea4d0
 80225cc:	3e663769 	.word	0x3e663769
 80225d0:	c5d26bf1 	.word	0xc5d26bf1
 80225d4:	3ebbbd41 	.word	0x3ebbbd41
 80225d8:	af25de2c 	.word	0xaf25de2c
 80225dc:	3f11566a 	.word	0x3f11566a
 80225e0:	16bebd93 	.word	0x16bebd93
 80225e4:	3f66c16c 	.word	0x3f66c16c
 80225e8:	5555553e 	.word	0x5555553e
 80225ec:	3fc55555 	.word	0x3fc55555
 80225f0:	652b82fe 	.word	0x652b82fe
 80225f4:	3ff71547 	.word	0x3ff71547
 80225f8:	fee00000 	.word	0xfee00000
 80225fc:	3fe62e42 	.word	0x3fe62e42
 8022600:	35793c76 	.word	0x35793c76
 8022604:	3dea39ef 	.word	0x3dea39ef
 8022608:	8800759c 	.word	0x8800759c
 802260c:	7e37e43c 	.word	0x7e37e43c
 8022610:	40862e41 	.word	0x40862e41
 8022614:	7fefffff 	.word	0x7fefffff
 8022618:	3fd62e42 	.word	0x3fd62e42
 802261c:	3ff0a2b1 	.word	0x3ff0a2b1
 8022620:	080af590 	.word	0x080af590
 8022624:	080af580 	.word	0x080af580
 8022628:	3ff00000 	.word	0x3ff00000
 802262c:	080af5a0 	.word	0x080af5a0
 8022630:	3defffff 	.word	0x3defffff

08022634 <round>:
 8022634:	ec51 0b10 	vmov	r0, r1, d0
 8022638:	b570      	push	{r4, r5, r6, lr}
 802263a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 802263e:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8022642:	2a13      	cmp	r2, #19
 8022644:	460b      	mov	r3, r1
 8022646:	4605      	mov	r5, r0
 8022648:	dc1b      	bgt.n	8022682 <round+0x4e>
 802264a:	2a00      	cmp	r2, #0
 802264c:	da0b      	bge.n	8022666 <round+0x32>
 802264e:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8022652:	3201      	adds	r2, #1
 8022654:	bf04      	itt	eq
 8022656:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 802265a:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 802265e:	2200      	movs	r2, #0
 8022660:	4619      	mov	r1, r3
 8022662:	4610      	mov	r0, r2
 8022664:	e015      	b.n	8022692 <round+0x5e>
 8022666:	4c15      	ldr	r4, [pc, #84]	@ (80226bc <round+0x88>)
 8022668:	4114      	asrs	r4, r2
 802266a:	ea04 0601 	and.w	r6, r4, r1
 802266e:	4306      	orrs	r6, r0
 8022670:	d00f      	beq.n	8022692 <round+0x5e>
 8022672:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8022676:	fa41 f202 	asr.w	r2, r1, r2
 802267a:	4413      	add	r3, r2
 802267c:	ea23 0304 	bic.w	r3, r3, r4
 8022680:	e7ed      	b.n	802265e <round+0x2a>
 8022682:	2a33      	cmp	r2, #51	@ 0x33
 8022684:	dd08      	ble.n	8022698 <round+0x64>
 8022686:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 802268a:	d102      	bne.n	8022692 <round+0x5e>
 802268c:	4602      	mov	r2, r0
 802268e:	f7e3 fe15 	bl	80062bc <__adddf3>
 8022692:	ec41 0b10 	vmov	d0, r0, r1
 8022696:	bd70      	pop	{r4, r5, r6, pc}
 8022698:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 802269c:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80226a0:	40f4      	lsrs	r4, r6
 80226a2:	4204      	tst	r4, r0
 80226a4:	d0f5      	beq.n	8022692 <round+0x5e>
 80226a6:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 80226aa:	2201      	movs	r2, #1
 80226ac:	408a      	lsls	r2, r1
 80226ae:	1952      	adds	r2, r2, r5
 80226b0:	bf28      	it	cs
 80226b2:	3301      	addcs	r3, #1
 80226b4:	ea22 0204 	bic.w	r2, r2, r4
 80226b8:	e7d2      	b.n	8022660 <round+0x2c>
 80226ba:	bf00      	nop
 80226bc:	000fffff 	.word	0x000fffff

080226c0 <nan>:
 80226c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80226c8 <nan+0x8>
 80226c4:	4770      	bx	lr
 80226c6:	bf00      	nop
 80226c8:	00000000 	.word	0x00000000
 80226cc:	7ff80000 	.word	0x7ff80000

080226d0 <__ieee754_log>:
 80226d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80226d4:	ec51 0b10 	vmov	r0, r1, d0
 80226d8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80226dc:	b087      	sub	sp, #28
 80226de:	460d      	mov	r5, r1
 80226e0:	da26      	bge.n	8022730 <__ieee754_log+0x60>
 80226e2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80226e6:	4303      	orrs	r3, r0
 80226e8:	4602      	mov	r2, r0
 80226ea:	d10a      	bne.n	8022702 <__ieee754_log+0x32>
 80226ec:	49ce      	ldr	r1, [pc, #824]	@ (8022a28 <__ieee754_log+0x358>)
 80226ee:	2200      	movs	r2, #0
 80226f0:	2300      	movs	r3, #0
 80226f2:	2000      	movs	r0, #0
 80226f4:	f7e4 f8c2 	bl	800687c <__aeabi_ddiv>
 80226f8:	ec41 0b10 	vmov	d0, r0, r1
 80226fc:	b007      	add	sp, #28
 80226fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022702:	2900      	cmp	r1, #0
 8022704:	da05      	bge.n	8022712 <__ieee754_log+0x42>
 8022706:	460b      	mov	r3, r1
 8022708:	f7e3 fdd6 	bl	80062b8 <__aeabi_dsub>
 802270c:	2200      	movs	r2, #0
 802270e:	2300      	movs	r3, #0
 8022710:	e7f0      	b.n	80226f4 <__ieee754_log+0x24>
 8022712:	4bc6      	ldr	r3, [pc, #792]	@ (8022a2c <__ieee754_log+0x35c>)
 8022714:	2200      	movs	r2, #0
 8022716:	f7e3 ff87 	bl	8006628 <__aeabi_dmul>
 802271a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 802271e:	460d      	mov	r5, r1
 8022720:	4ac3      	ldr	r2, [pc, #780]	@ (8022a30 <__ieee754_log+0x360>)
 8022722:	4295      	cmp	r5, r2
 8022724:	dd06      	ble.n	8022734 <__ieee754_log+0x64>
 8022726:	4602      	mov	r2, r0
 8022728:	460b      	mov	r3, r1
 802272a:	f7e3 fdc7 	bl	80062bc <__adddf3>
 802272e:	e7e3      	b.n	80226f8 <__ieee754_log+0x28>
 8022730:	2300      	movs	r3, #0
 8022732:	e7f5      	b.n	8022720 <__ieee754_log+0x50>
 8022734:	152c      	asrs	r4, r5, #20
 8022736:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 802273a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 802273e:	441c      	add	r4, r3
 8022740:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 8022744:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 8022748:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 802274c:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 8022750:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 8022754:	ea42 0105 	orr.w	r1, r2, r5
 8022758:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 802275c:	2200      	movs	r2, #0
 802275e:	4bb5      	ldr	r3, [pc, #724]	@ (8022a34 <__ieee754_log+0x364>)
 8022760:	f7e3 fdaa 	bl	80062b8 <__aeabi_dsub>
 8022764:	1cab      	adds	r3, r5, #2
 8022766:	f3c3 0313 	ubfx	r3, r3, #0, #20
 802276a:	2b02      	cmp	r3, #2
 802276c:	4682      	mov	sl, r0
 802276e:	468b      	mov	fp, r1
 8022770:	f04f 0200 	mov.w	r2, #0
 8022774:	dc53      	bgt.n	802281e <__ieee754_log+0x14e>
 8022776:	2300      	movs	r3, #0
 8022778:	f7e4 f9be 	bl	8006af8 <__aeabi_dcmpeq>
 802277c:	b1d0      	cbz	r0, 80227b4 <__ieee754_log+0xe4>
 802277e:	2c00      	cmp	r4, #0
 8022780:	f000 8120 	beq.w	80229c4 <__ieee754_log+0x2f4>
 8022784:	4620      	mov	r0, r4
 8022786:	f7e3 fee5 	bl	8006554 <__aeabi_i2d>
 802278a:	a391      	add	r3, pc, #580	@ (adr r3, 80229d0 <__ieee754_log+0x300>)
 802278c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022790:	4606      	mov	r6, r0
 8022792:	460f      	mov	r7, r1
 8022794:	f7e3 ff48 	bl	8006628 <__aeabi_dmul>
 8022798:	a38f      	add	r3, pc, #572	@ (adr r3, 80229d8 <__ieee754_log+0x308>)
 802279a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802279e:	4604      	mov	r4, r0
 80227a0:	460d      	mov	r5, r1
 80227a2:	4630      	mov	r0, r6
 80227a4:	4639      	mov	r1, r7
 80227a6:	f7e3 ff3f 	bl	8006628 <__aeabi_dmul>
 80227aa:	4602      	mov	r2, r0
 80227ac:	460b      	mov	r3, r1
 80227ae:	4620      	mov	r0, r4
 80227b0:	4629      	mov	r1, r5
 80227b2:	e7ba      	b.n	802272a <__ieee754_log+0x5a>
 80227b4:	a38a      	add	r3, pc, #552	@ (adr r3, 80229e0 <__ieee754_log+0x310>)
 80227b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80227ba:	4650      	mov	r0, sl
 80227bc:	4659      	mov	r1, fp
 80227be:	f7e3 ff33 	bl	8006628 <__aeabi_dmul>
 80227c2:	4602      	mov	r2, r0
 80227c4:	460b      	mov	r3, r1
 80227c6:	2000      	movs	r0, #0
 80227c8:	499b      	ldr	r1, [pc, #620]	@ (8022a38 <__ieee754_log+0x368>)
 80227ca:	f7e3 fd75 	bl	80062b8 <__aeabi_dsub>
 80227ce:	4652      	mov	r2, sl
 80227d0:	4606      	mov	r6, r0
 80227d2:	460f      	mov	r7, r1
 80227d4:	465b      	mov	r3, fp
 80227d6:	4650      	mov	r0, sl
 80227d8:	4659      	mov	r1, fp
 80227da:	f7e3 ff25 	bl	8006628 <__aeabi_dmul>
 80227de:	4602      	mov	r2, r0
 80227e0:	460b      	mov	r3, r1
 80227e2:	4630      	mov	r0, r6
 80227e4:	4639      	mov	r1, r7
 80227e6:	f7e3 ff1f 	bl	8006628 <__aeabi_dmul>
 80227ea:	4606      	mov	r6, r0
 80227ec:	460f      	mov	r7, r1
 80227ee:	b914      	cbnz	r4, 80227f6 <__ieee754_log+0x126>
 80227f0:	4632      	mov	r2, r6
 80227f2:	463b      	mov	r3, r7
 80227f4:	e0a0      	b.n	8022938 <__ieee754_log+0x268>
 80227f6:	4620      	mov	r0, r4
 80227f8:	f7e3 feac 	bl	8006554 <__aeabi_i2d>
 80227fc:	a374      	add	r3, pc, #464	@ (adr r3, 80229d0 <__ieee754_log+0x300>)
 80227fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022802:	4680      	mov	r8, r0
 8022804:	4689      	mov	r9, r1
 8022806:	f7e3 ff0f 	bl	8006628 <__aeabi_dmul>
 802280a:	a373      	add	r3, pc, #460	@ (adr r3, 80229d8 <__ieee754_log+0x308>)
 802280c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022810:	4604      	mov	r4, r0
 8022812:	460d      	mov	r5, r1
 8022814:	4640      	mov	r0, r8
 8022816:	4649      	mov	r1, r9
 8022818:	f7e3 ff06 	bl	8006628 <__aeabi_dmul>
 802281c:	e0a5      	b.n	802296a <__ieee754_log+0x29a>
 802281e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8022822:	f7e3 fd4b 	bl	80062bc <__adddf3>
 8022826:	4602      	mov	r2, r0
 8022828:	460b      	mov	r3, r1
 802282a:	4650      	mov	r0, sl
 802282c:	4659      	mov	r1, fp
 802282e:	f7e4 f825 	bl	800687c <__aeabi_ddiv>
 8022832:	e9cd 0100 	strd	r0, r1, [sp]
 8022836:	4620      	mov	r0, r4
 8022838:	f7e3 fe8c 	bl	8006554 <__aeabi_i2d>
 802283c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022840:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022844:	4610      	mov	r0, r2
 8022846:	4619      	mov	r1, r3
 8022848:	f7e3 feee 	bl	8006628 <__aeabi_dmul>
 802284c:	4602      	mov	r2, r0
 802284e:	460b      	mov	r3, r1
 8022850:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8022854:	f7e3 fee8 	bl	8006628 <__aeabi_dmul>
 8022858:	a363      	add	r3, pc, #396	@ (adr r3, 80229e8 <__ieee754_log+0x318>)
 802285a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802285e:	4680      	mov	r8, r0
 8022860:	4689      	mov	r9, r1
 8022862:	f7e3 fee1 	bl	8006628 <__aeabi_dmul>
 8022866:	a362      	add	r3, pc, #392	@ (adr r3, 80229f0 <__ieee754_log+0x320>)
 8022868:	e9d3 2300 	ldrd	r2, r3, [r3]
 802286c:	f7e3 fd26 	bl	80062bc <__adddf3>
 8022870:	4642      	mov	r2, r8
 8022872:	464b      	mov	r3, r9
 8022874:	f7e3 fed8 	bl	8006628 <__aeabi_dmul>
 8022878:	a35f      	add	r3, pc, #380	@ (adr r3, 80229f8 <__ieee754_log+0x328>)
 802287a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802287e:	f7e3 fd1d 	bl	80062bc <__adddf3>
 8022882:	4642      	mov	r2, r8
 8022884:	464b      	mov	r3, r9
 8022886:	f7e3 fecf 	bl	8006628 <__aeabi_dmul>
 802288a:	a35d      	add	r3, pc, #372	@ (adr r3, 8022a00 <__ieee754_log+0x330>)
 802288c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022890:	f7e3 fd14 	bl	80062bc <__adddf3>
 8022894:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022898:	f7e3 fec6 	bl	8006628 <__aeabi_dmul>
 802289c:	a35a      	add	r3, pc, #360	@ (adr r3, 8022a08 <__ieee754_log+0x338>)
 802289e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80228a6:	4640      	mov	r0, r8
 80228a8:	4649      	mov	r1, r9
 80228aa:	f7e3 febd 	bl	8006628 <__aeabi_dmul>
 80228ae:	a358      	add	r3, pc, #352	@ (adr r3, 8022a10 <__ieee754_log+0x340>)
 80228b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228b4:	f7e3 fd02 	bl	80062bc <__adddf3>
 80228b8:	4642      	mov	r2, r8
 80228ba:	464b      	mov	r3, r9
 80228bc:	f7e3 feb4 	bl	8006628 <__aeabi_dmul>
 80228c0:	a355      	add	r3, pc, #340	@ (adr r3, 8022a18 <__ieee754_log+0x348>)
 80228c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228c6:	f7e3 fcf9 	bl	80062bc <__adddf3>
 80228ca:	4642      	mov	r2, r8
 80228cc:	464b      	mov	r3, r9
 80228ce:	f7e3 feab 	bl	8006628 <__aeabi_dmul>
 80228d2:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 80228d6:	4602      	mov	r2, r0
 80228d8:	460b      	mov	r3, r1
 80228da:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 80228de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80228e2:	f7e3 fceb 	bl	80062bc <__adddf3>
 80228e6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 80228ea:	3551      	adds	r5, #81	@ 0x51
 80228ec:	4335      	orrs	r5, r6
 80228ee:	2d00      	cmp	r5, #0
 80228f0:	4680      	mov	r8, r0
 80228f2:	4689      	mov	r9, r1
 80228f4:	dd48      	ble.n	8022988 <__ieee754_log+0x2b8>
 80228f6:	4b50      	ldr	r3, [pc, #320]	@ (8022a38 <__ieee754_log+0x368>)
 80228f8:	2200      	movs	r2, #0
 80228fa:	4650      	mov	r0, sl
 80228fc:	4659      	mov	r1, fp
 80228fe:	f7e3 fe93 	bl	8006628 <__aeabi_dmul>
 8022902:	4652      	mov	r2, sl
 8022904:	465b      	mov	r3, fp
 8022906:	f7e3 fe8f 	bl	8006628 <__aeabi_dmul>
 802290a:	4602      	mov	r2, r0
 802290c:	460b      	mov	r3, r1
 802290e:	4606      	mov	r6, r0
 8022910:	460f      	mov	r7, r1
 8022912:	4640      	mov	r0, r8
 8022914:	4649      	mov	r1, r9
 8022916:	f7e3 fcd1 	bl	80062bc <__adddf3>
 802291a:	e9dd 2300 	ldrd	r2, r3, [sp]
 802291e:	f7e3 fe83 	bl	8006628 <__aeabi_dmul>
 8022922:	4680      	mov	r8, r0
 8022924:	4689      	mov	r9, r1
 8022926:	b964      	cbnz	r4, 8022942 <__ieee754_log+0x272>
 8022928:	4602      	mov	r2, r0
 802292a:	460b      	mov	r3, r1
 802292c:	4630      	mov	r0, r6
 802292e:	4639      	mov	r1, r7
 8022930:	f7e3 fcc2 	bl	80062b8 <__aeabi_dsub>
 8022934:	4602      	mov	r2, r0
 8022936:	460b      	mov	r3, r1
 8022938:	4650      	mov	r0, sl
 802293a:	4659      	mov	r1, fp
 802293c:	f7e3 fcbc 	bl	80062b8 <__aeabi_dsub>
 8022940:	e6da      	b.n	80226f8 <__ieee754_log+0x28>
 8022942:	a323      	add	r3, pc, #140	@ (adr r3, 80229d0 <__ieee754_log+0x300>)
 8022944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022948:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802294c:	f7e3 fe6c 	bl	8006628 <__aeabi_dmul>
 8022950:	a321      	add	r3, pc, #132	@ (adr r3, 80229d8 <__ieee754_log+0x308>)
 8022952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022956:	4604      	mov	r4, r0
 8022958:	460d      	mov	r5, r1
 802295a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802295e:	f7e3 fe63 	bl	8006628 <__aeabi_dmul>
 8022962:	4642      	mov	r2, r8
 8022964:	464b      	mov	r3, r9
 8022966:	f7e3 fca9 	bl	80062bc <__adddf3>
 802296a:	4602      	mov	r2, r0
 802296c:	460b      	mov	r3, r1
 802296e:	4630      	mov	r0, r6
 8022970:	4639      	mov	r1, r7
 8022972:	f7e3 fca1 	bl	80062b8 <__aeabi_dsub>
 8022976:	4652      	mov	r2, sl
 8022978:	465b      	mov	r3, fp
 802297a:	f7e3 fc9d 	bl	80062b8 <__aeabi_dsub>
 802297e:	4602      	mov	r2, r0
 8022980:	460b      	mov	r3, r1
 8022982:	4620      	mov	r0, r4
 8022984:	4629      	mov	r1, r5
 8022986:	e7d9      	b.n	802293c <__ieee754_log+0x26c>
 8022988:	4602      	mov	r2, r0
 802298a:	460b      	mov	r3, r1
 802298c:	4650      	mov	r0, sl
 802298e:	4659      	mov	r1, fp
 8022990:	f7e3 fc92 	bl	80062b8 <__aeabi_dsub>
 8022994:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022998:	f7e3 fe46 	bl	8006628 <__aeabi_dmul>
 802299c:	4606      	mov	r6, r0
 802299e:	460f      	mov	r7, r1
 80229a0:	2c00      	cmp	r4, #0
 80229a2:	f43f af25 	beq.w	80227f0 <__ieee754_log+0x120>
 80229a6:	a30a      	add	r3, pc, #40	@ (adr r3, 80229d0 <__ieee754_log+0x300>)
 80229a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80229ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80229b0:	f7e3 fe3a 	bl	8006628 <__aeabi_dmul>
 80229b4:	a308      	add	r3, pc, #32	@ (adr r3, 80229d8 <__ieee754_log+0x308>)
 80229b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80229ba:	4604      	mov	r4, r0
 80229bc:	460d      	mov	r5, r1
 80229be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80229c2:	e729      	b.n	8022818 <__ieee754_log+0x148>
 80229c4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8022a20 <__ieee754_log+0x350>
 80229c8:	e698      	b.n	80226fc <__ieee754_log+0x2c>
 80229ca:	bf00      	nop
 80229cc:	f3af 8000 	nop.w
 80229d0:	fee00000 	.word	0xfee00000
 80229d4:	3fe62e42 	.word	0x3fe62e42
 80229d8:	35793c76 	.word	0x35793c76
 80229dc:	3dea39ef 	.word	0x3dea39ef
 80229e0:	55555555 	.word	0x55555555
 80229e4:	3fd55555 	.word	0x3fd55555
 80229e8:	df3e5244 	.word	0xdf3e5244
 80229ec:	3fc2f112 	.word	0x3fc2f112
 80229f0:	96cb03de 	.word	0x96cb03de
 80229f4:	3fc74664 	.word	0x3fc74664
 80229f8:	94229359 	.word	0x94229359
 80229fc:	3fd24924 	.word	0x3fd24924
 8022a00:	55555593 	.word	0x55555593
 8022a04:	3fe55555 	.word	0x3fe55555
 8022a08:	d078c69f 	.word	0xd078c69f
 8022a0c:	3fc39a09 	.word	0x3fc39a09
 8022a10:	1d8e78af 	.word	0x1d8e78af
 8022a14:	3fcc71c5 	.word	0x3fcc71c5
 8022a18:	9997fa04 	.word	0x9997fa04
 8022a1c:	3fd99999 	.word	0x3fd99999
	...
 8022a28:	c3500000 	.word	0xc3500000
 8022a2c:	43500000 	.word	0x43500000
 8022a30:	7fefffff 	.word	0x7fefffff
 8022a34:	3ff00000 	.word	0x3ff00000
 8022a38:	3fe00000 	.word	0x3fe00000

08022a3c <with_errno>:
 8022a3c:	b510      	push	{r4, lr}
 8022a3e:	ed2d 8b02 	vpush	{d8}
 8022a42:	eeb0 8a40 	vmov.f32	s16, s0
 8022a46:	eef0 8a60 	vmov.f32	s17, s1
 8022a4a:	4604      	mov	r4, r0
 8022a4c:	f001 f860 	bl	8023b10 <__errno>
 8022a50:	eeb0 0a48 	vmov.f32	s0, s16
 8022a54:	eef0 0a68 	vmov.f32	s1, s17
 8022a58:	ecbd 8b02 	vpop	{d8}
 8022a5c:	6004      	str	r4, [r0, #0]
 8022a5e:	bd10      	pop	{r4, pc}

08022a60 <xflow>:
 8022a60:	4603      	mov	r3, r0
 8022a62:	b507      	push	{r0, r1, r2, lr}
 8022a64:	ec51 0b10 	vmov	r0, r1, d0
 8022a68:	b183      	cbz	r3, 8022a8c <xflow+0x2c>
 8022a6a:	4602      	mov	r2, r0
 8022a6c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8022a70:	e9cd 2300 	strd	r2, r3, [sp]
 8022a74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022a78:	f7e3 fdd6 	bl	8006628 <__aeabi_dmul>
 8022a7c:	ec41 0b10 	vmov	d0, r0, r1
 8022a80:	2022      	movs	r0, #34	@ 0x22
 8022a82:	b003      	add	sp, #12
 8022a84:	f85d eb04 	ldr.w	lr, [sp], #4
 8022a88:	f7ff bfd8 	b.w	8022a3c <with_errno>
 8022a8c:	4602      	mov	r2, r0
 8022a8e:	460b      	mov	r3, r1
 8022a90:	e7ee      	b.n	8022a70 <xflow+0x10>
 8022a92:	0000      	movs	r0, r0
 8022a94:	0000      	movs	r0, r0
	...

08022a98 <__math_uflow>:
 8022a98:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8022aa0 <__math_uflow+0x8>
 8022a9c:	f7ff bfe0 	b.w	8022a60 <xflow>
 8022aa0:	00000000 	.word	0x00000000
 8022aa4:	10000000 	.word	0x10000000

08022aa8 <__math_oflow>:
 8022aa8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8022ab0 <__math_oflow+0x8>
 8022aac:	f7ff bfd8 	b.w	8022a60 <xflow>
 8022ab0:	00000000 	.word	0x00000000
 8022ab4:	70000000 	.word	0x70000000

08022ab8 <abort>:
 8022ab8:	b508      	push	{r3, lr}
 8022aba:	2006      	movs	r0, #6
 8022abc:	f000 fff6 	bl	8023aac <raise>
 8022ac0:	2001      	movs	r0, #1
 8022ac2:	f7fe fb39 	bl	8021138 <_exit>
	...

08022ac8 <malloc>:
 8022ac8:	4b02      	ldr	r3, [pc, #8]	@ (8022ad4 <malloc+0xc>)
 8022aca:	4601      	mov	r1, r0
 8022acc:	6818      	ldr	r0, [r3, #0]
 8022ace:	f000 b80b 	b.w	8022ae8 <_malloc_r>
 8022ad2:	bf00      	nop
 8022ad4:	2000884c 	.word	0x2000884c

08022ad8 <free>:
 8022ad8:	4b02      	ldr	r3, [pc, #8]	@ (8022ae4 <free+0xc>)
 8022ada:	4601      	mov	r1, r0
 8022adc:	6818      	ldr	r0, [r3, #0]
 8022ade:	f001 b905 	b.w	8023cec <_free_r>
 8022ae2:	bf00      	nop
 8022ae4:	2000884c 	.word	0x2000884c

08022ae8 <_malloc_r>:
 8022ae8:	f101 030b 	add.w	r3, r1, #11
 8022aec:	2b16      	cmp	r3, #22
 8022aee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022af2:	4605      	mov	r5, r0
 8022af4:	d906      	bls.n	8022b04 <_malloc_r+0x1c>
 8022af6:	f033 0707 	bics.w	r7, r3, #7
 8022afa:	d504      	bpl.n	8022b06 <_malloc_r+0x1e>
 8022afc:	230c      	movs	r3, #12
 8022afe:	602b      	str	r3, [r5, #0]
 8022b00:	2400      	movs	r4, #0
 8022b02:	e1a3      	b.n	8022e4c <_malloc_r+0x364>
 8022b04:	2710      	movs	r7, #16
 8022b06:	42b9      	cmp	r1, r7
 8022b08:	d8f8      	bhi.n	8022afc <_malloc_r+0x14>
 8022b0a:	4628      	mov	r0, r5
 8022b0c:	f000 fa26 	bl	8022f5c <__malloc_lock>
 8022b10:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8022b14:	4eaf      	ldr	r6, [pc, #700]	@ (8022dd4 <_malloc_r+0x2ec>)
 8022b16:	d237      	bcs.n	8022b88 <_malloc_r+0xa0>
 8022b18:	f107 0208 	add.w	r2, r7, #8
 8022b1c:	4432      	add	r2, r6
 8022b1e:	f1a2 0108 	sub.w	r1, r2, #8
 8022b22:	6854      	ldr	r4, [r2, #4]
 8022b24:	428c      	cmp	r4, r1
 8022b26:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8022b2a:	d102      	bne.n	8022b32 <_malloc_r+0x4a>
 8022b2c:	68d4      	ldr	r4, [r2, #12]
 8022b2e:	42a2      	cmp	r2, r4
 8022b30:	d010      	beq.n	8022b54 <_malloc_r+0x6c>
 8022b32:	6863      	ldr	r3, [r4, #4]
 8022b34:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8022b38:	f023 0303 	bic.w	r3, r3, #3
 8022b3c:	60ca      	str	r2, [r1, #12]
 8022b3e:	4423      	add	r3, r4
 8022b40:	6091      	str	r1, [r2, #8]
 8022b42:	685a      	ldr	r2, [r3, #4]
 8022b44:	f042 0201 	orr.w	r2, r2, #1
 8022b48:	605a      	str	r2, [r3, #4]
 8022b4a:	4628      	mov	r0, r5
 8022b4c:	f000 fa0c 	bl	8022f68 <__malloc_unlock>
 8022b50:	3408      	adds	r4, #8
 8022b52:	e17b      	b.n	8022e4c <_malloc_r+0x364>
 8022b54:	3302      	adds	r3, #2
 8022b56:	6934      	ldr	r4, [r6, #16]
 8022b58:	499f      	ldr	r1, [pc, #636]	@ (8022dd8 <_malloc_r+0x2f0>)
 8022b5a:	428c      	cmp	r4, r1
 8022b5c:	d077      	beq.n	8022c4e <_malloc_r+0x166>
 8022b5e:	6862      	ldr	r2, [r4, #4]
 8022b60:	f022 0c03 	bic.w	ip, r2, #3
 8022b64:	ebac 0007 	sub.w	r0, ip, r7
 8022b68:	280f      	cmp	r0, #15
 8022b6a:	dd48      	ble.n	8022bfe <_malloc_r+0x116>
 8022b6c:	19e2      	adds	r2, r4, r7
 8022b6e:	f040 0301 	orr.w	r3, r0, #1
 8022b72:	f047 0701 	orr.w	r7, r7, #1
 8022b76:	6067      	str	r7, [r4, #4]
 8022b78:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8022b7c:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8022b80:	6053      	str	r3, [r2, #4]
 8022b82:	f844 000c 	str.w	r0, [r4, ip]
 8022b86:	e7e0      	b.n	8022b4a <_malloc_r+0x62>
 8022b88:	0a7b      	lsrs	r3, r7, #9
 8022b8a:	d02a      	beq.n	8022be2 <_malloc_r+0xfa>
 8022b8c:	2b04      	cmp	r3, #4
 8022b8e:	d812      	bhi.n	8022bb6 <_malloc_r+0xce>
 8022b90:	09bb      	lsrs	r3, r7, #6
 8022b92:	3338      	adds	r3, #56	@ 0x38
 8022b94:	1c5a      	adds	r2, r3, #1
 8022b96:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8022b9a:	f1a2 0c08 	sub.w	ip, r2, #8
 8022b9e:	6854      	ldr	r4, [r2, #4]
 8022ba0:	4564      	cmp	r4, ip
 8022ba2:	d006      	beq.n	8022bb2 <_malloc_r+0xca>
 8022ba4:	6862      	ldr	r2, [r4, #4]
 8022ba6:	f022 0203 	bic.w	r2, r2, #3
 8022baa:	1bd0      	subs	r0, r2, r7
 8022bac:	280f      	cmp	r0, #15
 8022bae:	dd1c      	ble.n	8022bea <_malloc_r+0x102>
 8022bb0:	3b01      	subs	r3, #1
 8022bb2:	3301      	adds	r3, #1
 8022bb4:	e7cf      	b.n	8022b56 <_malloc_r+0x6e>
 8022bb6:	2b14      	cmp	r3, #20
 8022bb8:	d801      	bhi.n	8022bbe <_malloc_r+0xd6>
 8022bba:	335b      	adds	r3, #91	@ 0x5b
 8022bbc:	e7ea      	b.n	8022b94 <_malloc_r+0xac>
 8022bbe:	2b54      	cmp	r3, #84	@ 0x54
 8022bc0:	d802      	bhi.n	8022bc8 <_malloc_r+0xe0>
 8022bc2:	0b3b      	lsrs	r3, r7, #12
 8022bc4:	336e      	adds	r3, #110	@ 0x6e
 8022bc6:	e7e5      	b.n	8022b94 <_malloc_r+0xac>
 8022bc8:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8022bcc:	d802      	bhi.n	8022bd4 <_malloc_r+0xec>
 8022bce:	0bfb      	lsrs	r3, r7, #15
 8022bd0:	3377      	adds	r3, #119	@ 0x77
 8022bd2:	e7df      	b.n	8022b94 <_malloc_r+0xac>
 8022bd4:	f240 5254 	movw	r2, #1364	@ 0x554
 8022bd8:	4293      	cmp	r3, r2
 8022bda:	d804      	bhi.n	8022be6 <_malloc_r+0xfe>
 8022bdc:	0cbb      	lsrs	r3, r7, #18
 8022bde:	337c      	adds	r3, #124	@ 0x7c
 8022be0:	e7d8      	b.n	8022b94 <_malloc_r+0xac>
 8022be2:	233f      	movs	r3, #63	@ 0x3f
 8022be4:	e7d6      	b.n	8022b94 <_malloc_r+0xac>
 8022be6:	237e      	movs	r3, #126	@ 0x7e
 8022be8:	e7d4      	b.n	8022b94 <_malloc_r+0xac>
 8022bea:	2800      	cmp	r0, #0
 8022bec:	68e1      	ldr	r1, [r4, #12]
 8022bee:	db04      	blt.n	8022bfa <_malloc_r+0x112>
 8022bf0:	68a3      	ldr	r3, [r4, #8]
 8022bf2:	60d9      	str	r1, [r3, #12]
 8022bf4:	608b      	str	r3, [r1, #8]
 8022bf6:	18a3      	adds	r3, r4, r2
 8022bf8:	e7a3      	b.n	8022b42 <_malloc_r+0x5a>
 8022bfa:	460c      	mov	r4, r1
 8022bfc:	e7d0      	b.n	8022ba0 <_malloc_r+0xb8>
 8022bfe:	2800      	cmp	r0, #0
 8022c00:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8022c04:	db07      	blt.n	8022c16 <_malloc_r+0x12e>
 8022c06:	44a4      	add	ip, r4
 8022c08:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8022c0c:	f043 0301 	orr.w	r3, r3, #1
 8022c10:	f8cc 3004 	str.w	r3, [ip, #4]
 8022c14:	e799      	b.n	8022b4a <_malloc_r+0x62>
 8022c16:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8022c1a:	6870      	ldr	r0, [r6, #4]
 8022c1c:	f080 8095 	bcs.w	8022d4a <_malloc_r+0x262>
 8022c20:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8022c24:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8022c28:	f04f 0c01 	mov.w	ip, #1
 8022c2c:	3201      	adds	r2, #1
 8022c2e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8022c32:	ea4c 0000 	orr.w	r0, ip, r0
 8022c36:	6070      	str	r0, [r6, #4]
 8022c38:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8022c3c:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8022c40:	3808      	subs	r0, #8
 8022c42:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8022c46:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8022c4a:	f8cc 400c 	str.w	r4, [ip, #12]
 8022c4e:	1098      	asrs	r0, r3, #2
 8022c50:	2201      	movs	r2, #1
 8022c52:	4082      	lsls	r2, r0
 8022c54:	6870      	ldr	r0, [r6, #4]
 8022c56:	4290      	cmp	r0, r2
 8022c58:	d326      	bcc.n	8022ca8 <_malloc_r+0x1c0>
 8022c5a:	4210      	tst	r0, r2
 8022c5c:	d106      	bne.n	8022c6c <_malloc_r+0x184>
 8022c5e:	f023 0303 	bic.w	r3, r3, #3
 8022c62:	0052      	lsls	r2, r2, #1
 8022c64:	4210      	tst	r0, r2
 8022c66:	f103 0304 	add.w	r3, r3, #4
 8022c6a:	d0fa      	beq.n	8022c62 <_malloc_r+0x17a>
 8022c6c:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8022c70:	46c1      	mov	r9, r8
 8022c72:	469e      	mov	lr, r3
 8022c74:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8022c78:	454c      	cmp	r4, r9
 8022c7a:	f040 80b9 	bne.w	8022df0 <_malloc_r+0x308>
 8022c7e:	f10e 0e01 	add.w	lr, lr, #1
 8022c82:	f01e 0f03 	tst.w	lr, #3
 8022c86:	f109 0908 	add.w	r9, r9, #8
 8022c8a:	d1f3      	bne.n	8022c74 <_malloc_r+0x18c>
 8022c8c:	0798      	lsls	r0, r3, #30
 8022c8e:	f040 80e3 	bne.w	8022e58 <_malloc_r+0x370>
 8022c92:	6873      	ldr	r3, [r6, #4]
 8022c94:	ea23 0302 	bic.w	r3, r3, r2
 8022c98:	6073      	str	r3, [r6, #4]
 8022c9a:	6870      	ldr	r0, [r6, #4]
 8022c9c:	0052      	lsls	r2, r2, #1
 8022c9e:	4290      	cmp	r0, r2
 8022ca0:	d302      	bcc.n	8022ca8 <_malloc_r+0x1c0>
 8022ca2:	2a00      	cmp	r2, #0
 8022ca4:	f040 80e5 	bne.w	8022e72 <_malloc_r+0x38a>
 8022ca8:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8022cac:	f8da 3004 	ldr.w	r3, [sl, #4]
 8022cb0:	f023 0903 	bic.w	r9, r3, #3
 8022cb4:	45b9      	cmp	r9, r7
 8022cb6:	d304      	bcc.n	8022cc2 <_malloc_r+0x1da>
 8022cb8:	eba9 0207 	sub.w	r2, r9, r7
 8022cbc:	2a0f      	cmp	r2, #15
 8022cbe:	f300 8141 	bgt.w	8022f44 <_malloc_r+0x45c>
 8022cc2:	4b46      	ldr	r3, [pc, #280]	@ (8022ddc <_malloc_r+0x2f4>)
 8022cc4:	6819      	ldr	r1, [r3, #0]
 8022cc6:	3110      	adds	r1, #16
 8022cc8:	4439      	add	r1, r7
 8022cca:	2008      	movs	r0, #8
 8022ccc:	9101      	str	r1, [sp, #4]
 8022cce:	f000 ff25 	bl	8023b1c <sysconf>
 8022cd2:	4a43      	ldr	r2, [pc, #268]	@ (8022de0 <_malloc_r+0x2f8>)
 8022cd4:	9901      	ldr	r1, [sp, #4]
 8022cd6:	6813      	ldr	r3, [r2, #0]
 8022cd8:	3301      	adds	r3, #1
 8022cda:	bf1f      	itttt	ne
 8022cdc:	f101 31ff 	addne.w	r1, r1, #4294967295	@ 0xffffffff
 8022ce0:	1809      	addne	r1, r1, r0
 8022ce2:	4243      	negne	r3, r0
 8022ce4:	4019      	andne	r1, r3
 8022ce6:	4680      	mov	r8, r0
 8022ce8:	4628      	mov	r0, r5
 8022cea:	9101      	str	r1, [sp, #4]
 8022cec:	f000 ff00 	bl	8023af0 <_sbrk_r>
 8022cf0:	1c42      	adds	r2, r0, #1
 8022cf2:	eb0a 0b09 	add.w	fp, sl, r9
 8022cf6:	4604      	mov	r4, r0
 8022cf8:	f000 80f7 	beq.w	8022eea <_malloc_r+0x402>
 8022cfc:	4583      	cmp	fp, r0
 8022cfe:	9901      	ldr	r1, [sp, #4]
 8022d00:	4a37      	ldr	r2, [pc, #220]	@ (8022de0 <_malloc_r+0x2f8>)
 8022d02:	d902      	bls.n	8022d0a <_malloc_r+0x222>
 8022d04:	45b2      	cmp	sl, r6
 8022d06:	f040 80f0 	bne.w	8022eea <_malloc_r+0x402>
 8022d0a:	4b36      	ldr	r3, [pc, #216]	@ (8022de4 <_malloc_r+0x2fc>)
 8022d0c:	6818      	ldr	r0, [r3, #0]
 8022d0e:	45a3      	cmp	fp, r4
 8022d10:	eb00 0e01 	add.w	lr, r0, r1
 8022d14:	f8c3 e000 	str.w	lr, [r3]
 8022d18:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8022d1c:	f040 80ab 	bne.w	8022e76 <_malloc_r+0x38e>
 8022d20:	ea1b 0f0c 	tst.w	fp, ip
 8022d24:	f040 80a7 	bne.w	8022e76 <_malloc_r+0x38e>
 8022d28:	68b2      	ldr	r2, [r6, #8]
 8022d2a:	4449      	add	r1, r9
 8022d2c:	f041 0101 	orr.w	r1, r1, #1
 8022d30:	6051      	str	r1, [r2, #4]
 8022d32:	4a2d      	ldr	r2, [pc, #180]	@ (8022de8 <_malloc_r+0x300>)
 8022d34:	681b      	ldr	r3, [r3, #0]
 8022d36:	6811      	ldr	r1, [r2, #0]
 8022d38:	428b      	cmp	r3, r1
 8022d3a:	bf88      	it	hi
 8022d3c:	6013      	strhi	r3, [r2, #0]
 8022d3e:	4a2b      	ldr	r2, [pc, #172]	@ (8022dec <_malloc_r+0x304>)
 8022d40:	6811      	ldr	r1, [r2, #0]
 8022d42:	428b      	cmp	r3, r1
 8022d44:	bf88      	it	hi
 8022d46:	6013      	strhi	r3, [r2, #0]
 8022d48:	e0cf      	b.n	8022eea <_malloc_r+0x402>
 8022d4a:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8022d4e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8022d52:	d218      	bcs.n	8022d86 <_malloc_r+0x29e>
 8022d54:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8022d58:	3238      	adds	r2, #56	@ 0x38
 8022d5a:	f102 0e01 	add.w	lr, r2, #1
 8022d5e:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8022d62:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8022d66:	45f0      	cmp	r8, lr
 8022d68:	d12b      	bne.n	8022dc2 <_malloc_r+0x2da>
 8022d6a:	1092      	asrs	r2, r2, #2
 8022d6c:	f04f 0c01 	mov.w	ip, #1
 8022d70:	fa0c f202 	lsl.w	r2, ip, r2
 8022d74:	4302      	orrs	r2, r0
 8022d76:	6072      	str	r2, [r6, #4]
 8022d78:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8022d7c:	f8c8 4008 	str.w	r4, [r8, #8]
 8022d80:	f8ce 400c 	str.w	r4, [lr, #12]
 8022d84:	e763      	b.n	8022c4e <_malloc_r+0x166>
 8022d86:	2a14      	cmp	r2, #20
 8022d88:	d801      	bhi.n	8022d8e <_malloc_r+0x2a6>
 8022d8a:	325b      	adds	r2, #91	@ 0x5b
 8022d8c:	e7e5      	b.n	8022d5a <_malloc_r+0x272>
 8022d8e:	2a54      	cmp	r2, #84	@ 0x54
 8022d90:	d803      	bhi.n	8022d9a <_malloc_r+0x2b2>
 8022d92:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8022d96:	326e      	adds	r2, #110	@ 0x6e
 8022d98:	e7df      	b.n	8022d5a <_malloc_r+0x272>
 8022d9a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8022d9e:	d803      	bhi.n	8022da8 <_malloc_r+0x2c0>
 8022da0:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8022da4:	3277      	adds	r2, #119	@ 0x77
 8022da6:	e7d8      	b.n	8022d5a <_malloc_r+0x272>
 8022da8:	f240 5e54 	movw	lr, #1364	@ 0x554
 8022dac:	4572      	cmp	r2, lr
 8022dae:	bf9a      	itte	ls
 8022db0:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8022db4:	327c      	addls	r2, #124	@ 0x7c
 8022db6:	227e      	movhi	r2, #126	@ 0x7e
 8022db8:	e7cf      	b.n	8022d5a <_malloc_r+0x272>
 8022dba:	f8de e008 	ldr.w	lr, [lr, #8]
 8022dbe:	45f0      	cmp	r8, lr
 8022dc0:	d005      	beq.n	8022dce <_malloc_r+0x2e6>
 8022dc2:	f8de 2004 	ldr.w	r2, [lr, #4]
 8022dc6:	f022 0203 	bic.w	r2, r2, #3
 8022dca:	4562      	cmp	r2, ip
 8022dcc:	d8f5      	bhi.n	8022dba <_malloc_r+0x2d2>
 8022dce:	f8de 800c 	ldr.w	r8, [lr, #12]
 8022dd2:	e7d1      	b.n	8022d78 <_malloc_r+0x290>
 8022dd4:	20008438 	.word	0x20008438
 8022dd8:	20008440 	.word	0x20008440
 8022ddc:	2003cd04 	.word	0x2003cd04
 8022de0:	20008430 	.word	0x20008430
 8022de4:	2003ccd4 	.word	0x2003ccd4
 8022de8:	2003cd00 	.word	0x2003cd00
 8022dec:	2003ccfc 	.word	0x2003ccfc
 8022df0:	6860      	ldr	r0, [r4, #4]
 8022df2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8022df6:	f020 0003 	bic.w	r0, r0, #3
 8022dfa:	eba0 0a07 	sub.w	sl, r0, r7
 8022dfe:	f1ba 0f0f 	cmp.w	sl, #15
 8022e02:	dd12      	ble.n	8022e2a <_malloc_r+0x342>
 8022e04:	68a3      	ldr	r3, [r4, #8]
 8022e06:	19e2      	adds	r2, r4, r7
 8022e08:	f047 0701 	orr.w	r7, r7, #1
 8022e0c:	6067      	str	r7, [r4, #4]
 8022e0e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8022e12:	f8cc 3008 	str.w	r3, [ip, #8]
 8022e16:	f04a 0301 	orr.w	r3, sl, #1
 8022e1a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8022e1e:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8022e22:	6053      	str	r3, [r2, #4]
 8022e24:	f844 a000 	str.w	sl, [r4, r0]
 8022e28:	e68f      	b.n	8022b4a <_malloc_r+0x62>
 8022e2a:	f1ba 0f00 	cmp.w	sl, #0
 8022e2e:	db11      	blt.n	8022e54 <_malloc_r+0x36c>
 8022e30:	4420      	add	r0, r4
 8022e32:	6843      	ldr	r3, [r0, #4]
 8022e34:	f043 0301 	orr.w	r3, r3, #1
 8022e38:	6043      	str	r3, [r0, #4]
 8022e3a:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8022e3e:	4628      	mov	r0, r5
 8022e40:	f8c3 c00c 	str.w	ip, [r3, #12]
 8022e44:	f8cc 3008 	str.w	r3, [ip, #8]
 8022e48:	f000 f88e 	bl	8022f68 <__malloc_unlock>
 8022e4c:	4620      	mov	r0, r4
 8022e4e:	b003      	add	sp, #12
 8022e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022e54:	4664      	mov	r4, ip
 8022e56:	e70f      	b.n	8022c78 <_malloc_r+0x190>
 8022e58:	f858 0908 	ldr.w	r0, [r8], #-8
 8022e5c:	4540      	cmp	r0, r8
 8022e5e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8022e62:	f43f af13 	beq.w	8022c8c <_malloc_r+0x1a4>
 8022e66:	e718      	b.n	8022c9a <_malloc_r+0x1b2>
 8022e68:	3304      	adds	r3, #4
 8022e6a:	0052      	lsls	r2, r2, #1
 8022e6c:	4210      	tst	r0, r2
 8022e6e:	d0fb      	beq.n	8022e68 <_malloc_r+0x380>
 8022e70:	e6fc      	b.n	8022c6c <_malloc_r+0x184>
 8022e72:	4673      	mov	r3, lr
 8022e74:	e7fa      	b.n	8022e6c <_malloc_r+0x384>
 8022e76:	6810      	ldr	r0, [r2, #0]
 8022e78:	3001      	adds	r0, #1
 8022e7a:	bf1b      	ittet	ne
 8022e7c:	eba4 0b0b 	subne.w	fp, r4, fp
 8022e80:	eb0b 020e 	addne.w	r2, fp, lr
 8022e84:	6014      	streq	r4, [r2, #0]
 8022e86:	601a      	strne	r2, [r3, #0]
 8022e88:	f014 0b07 	ands.w	fp, r4, #7
 8022e8c:	bf1a      	itte	ne
 8022e8e:	f1cb 0008 	rsbne	r0, fp, #8
 8022e92:	1824      	addne	r4, r4, r0
 8022e94:	4658      	moveq	r0, fp
 8022e96:	1862      	adds	r2, r4, r1
 8022e98:	ea02 010c 	and.w	r1, r2, ip
 8022e9c:	4480      	add	r8, r0
 8022e9e:	eba8 0801 	sub.w	r8, r8, r1
 8022ea2:	ea08 080c 	and.w	r8, r8, ip
 8022ea6:	4641      	mov	r1, r8
 8022ea8:	4628      	mov	r0, r5
 8022eaa:	9201      	str	r2, [sp, #4]
 8022eac:	f000 fe20 	bl	8023af0 <_sbrk_r>
 8022eb0:	1c43      	adds	r3, r0, #1
 8022eb2:	9a01      	ldr	r2, [sp, #4]
 8022eb4:	4b28      	ldr	r3, [pc, #160]	@ (8022f58 <_malloc_r+0x470>)
 8022eb6:	d107      	bne.n	8022ec8 <_malloc_r+0x3e0>
 8022eb8:	f1bb 0f00 	cmp.w	fp, #0
 8022ebc:	d023      	beq.n	8022f06 <_malloc_r+0x41e>
 8022ebe:	f1ab 0008 	sub.w	r0, fp, #8
 8022ec2:	4410      	add	r0, r2
 8022ec4:	f04f 0800 	mov.w	r8, #0
 8022ec8:	681a      	ldr	r2, [r3, #0]
 8022eca:	60b4      	str	r4, [r6, #8]
 8022ecc:	1b00      	subs	r0, r0, r4
 8022ece:	4440      	add	r0, r8
 8022ed0:	4442      	add	r2, r8
 8022ed2:	f040 0001 	orr.w	r0, r0, #1
 8022ed6:	45b2      	cmp	sl, r6
 8022ed8:	601a      	str	r2, [r3, #0]
 8022eda:	6060      	str	r0, [r4, #4]
 8022edc:	f43f af29 	beq.w	8022d32 <_malloc_r+0x24a>
 8022ee0:	f1b9 0f0f 	cmp.w	r9, #15
 8022ee4:	d812      	bhi.n	8022f0c <_malloc_r+0x424>
 8022ee6:	2301      	movs	r3, #1
 8022ee8:	6063      	str	r3, [r4, #4]
 8022eea:	68b3      	ldr	r3, [r6, #8]
 8022eec:	685b      	ldr	r3, [r3, #4]
 8022eee:	f023 0303 	bic.w	r3, r3, #3
 8022ef2:	42bb      	cmp	r3, r7
 8022ef4:	eba3 0207 	sub.w	r2, r3, r7
 8022ef8:	d301      	bcc.n	8022efe <_malloc_r+0x416>
 8022efa:	2a0f      	cmp	r2, #15
 8022efc:	dc22      	bgt.n	8022f44 <_malloc_r+0x45c>
 8022efe:	4628      	mov	r0, r5
 8022f00:	f000 f832 	bl	8022f68 <__malloc_unlock>
 8022f04:	e5fc      	b.n	8022b00 <_malloc_r+0x18>
 8022f06:	4610      	mov	r0, r2
 8022f08:	46d8      	mov	r8, fp
 8022f0a:	e7dd      	b.n	8022ec8 <_malloc_r+0x3e0>
 8022f0c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8022f10:	f1a9 090c 	sub.w	r9, r9, #12
 8022f14:	f029 0907 	bic.w	r9, r9, #7
 8022f18:	f002 0201 	and.w	r2, r2, #1
 8022f1c:	ea42 0209 	orr.w	r2, r2, r9
 8022f20:	f8ca 2004 	str.w	r2, [sl, #4]
 8022f24:	2105      	movs	r1, #5
 8022f26:	eb0a 0209 	add.w	r2, sl, r9
 8022f2a:	f1b9 0f0f 	cmp.w	r9, #15
 8022f2e:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8022f32:	f67f aefe 	bls.w	8022d32 <_malloc_r+0x24a>
 8022f36:	f10a 0108 	add.w	r1, sl, #8
 8022f3a:	4628      	mov	r0, r5
 8022f3c:	f000 fed6 	bl	8023cec <_free_r>
 8022f40:	4b05      	ldr	r3, [pc, #20]	@ (8022f58 <_malloc_r+0x470>)
 8022f42:	e6f6      	b.n	8022d32 <_malloc_r+0x24a>
 8022f44:	68b4      	ldr	r4, [r6, #8]
 8022f46:	f047 0301 	orr.w	r3, r7, #1
 8022f4a:	4427      	add	r7, r4
 8022f4c:	f042 0201 	orr.w	r2, r2, #1
 8022f50:	6063      	str	r3, [r4, #4]
 8022f52:	60b7      	str	r7, [r6, #8]
 8022f54:	607a      	str	r2, [r7, #4]
 8022f56:	e5f8      	b.n	8022b4a <_malloc_r+0x62>
 8022f58:	2003ccd4 	.word	0x2003ccd4

08022f5c <__malloc_lock>:
 8022f5c:	4801      	ldr	r0, [pc, #4]	@ (8022f64 <__malloc_lock+0x8>)
 8022f5e:	f000 be0f 	b.w	8023b80 <__retarget_lock_acquire_recursive>
 8022f62:	bf00      	nop
 8022f64:	2003ce44 	.word	0x2003ce44

08022f68 <__malloc_unlock>:
 8022f68:	4801      	ldr	r0, [pc, #4]	@ (8022f70 <__malloc_unlock+0x8>)
 8022f6a:	f000 be0a 	b.w	8023b82 <__retarget_lock_release_recursive>
 8022f6e:	bf00      	nop
 8022f70:	2003ce44 	.word	0x2003ce44

08022f74 <realloc>:
 8022f74:	4b02      	ldr	r3, [pc, #8]	@ (8022f80 <realloc+0xc>)
 8022f76:	460a      	mov	r2, r1
 8022f78:	4601      	mov	r1, r0
 8022f7a:	6818      	ldr	r0, [r3, #0]
 8022f7c:	f000 b802 	b.w	8022f84 <_realloc_r>
 8022f80:	2000884c 	.word	0x2000884c

08022f84 <_realloc_r>:
 8022f84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022f88:	4682      	mov	sl, r0
 8022f8a:	4693      	mov	fp, r2
 8022f8c:	460c      	mov	r4, r1
 8022f8e:	b929      	cbnz	r1, 8022f9c <_realloc_r+0x18>
 8022f90:	4611      	mov	r1, r2
 8022f92:	b003      	add	sp, #12
 8022f94:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022f98:	f7ff bda6 	b.w	8022ae8 <_malloc_r>
 8022f9c:	f7ff ffde 	bl	8022f5c <__malloc_lock>
 8022fa0:	f10b 080b 	add.w	r8, fp, #11
 8022fa4:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8022fa8:	f1b8 0f16 	cmp.w	r8, #22
 8022fac:	f1a4 0908 	sub.w	r9, r4, #8
 8022fb0:	f025 0603 	bic.w	r6, r5, #3
 8022fb4:	d908      	bls.n	8022fc8 <_realloc_r+0x44>
 8022fb6:	f038 0807 	bics.w	r8, r8, #7
 8022fba:	d507      	bpl.n	8022fcc <_realloc_r+0x48>
 8022fbc:	230c      	movs	r3, #12
 8022fbe:	f8ca 3000 	str.w	r3, [sl]
 8022fc2:	f04f 0b00 	mov.w	fp, #0
 8022fc6:	e032      	b.n	802302e <_realloc_r+0xaa>
 8022fc8:	f04f 0810 	mov.w	r8, #16
 8022fcc:	45c3      	cmp	fp, r8
 8022fce:	d8f5      	bhi.n	8022fbc <_realloc_r+0x38>
 8022fd0:	4546      	cmp	r6, r8
 8022fd2:	f280 8174 	bge.w	80232be <_realloc_r+0x33a>
 8022fd6:	4b9e      	ldr	r3, [pc, #632]	@ (8023250 <_realloc_r+0x2cc>)
 8022fd8:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8022fdc:	eb09 0106 	add.w	r1, r9, r6
 8022fe0:	458c      	cmp	ip, r1
 8022fe2:	6848      	ldr	r0, [r1, #4]
 8022fe4:	d005      	beq.n	8022ff2 <_realloc_r+0x6e>
 8022fe6:	f020 0201 	bic.w	r2, r0, #1
 8022fea:	440a      	add	r2, r1
 8022fec:	6852      	ldr	r2, [r2, #4]
 8022fee:	07d7      	lsls	r7, r2, #31
 8022ff0:	d449      	bmi.n	8023086 <_realloc_r+0x102>
 8022ff2:	f020 0003 	bic.w	r0, r0, #3
 8022ff6:	458c      	cmp	ip, r1
 8022ff8:	eb06 0700 	add.w	r7, r6, r0
 8022ffc:	d11b      	bne.n	8023036 <_realloc_r+0xb2>
 8022ffe:	f108 0210 	add.w	r2, r8, #16
 8023002:	42ba      	cmp	r2, r7
 8023004:	dc41      	bgt.n	802308a <_realloc_r+0x106>
 8023006:	eb09 0208 	add.w	r2, r9, r8
 802300a:	eba7 0708 	sub.w	r7, r7, r8
 802300e:	f047 0701 	orr.w	r7, r7, #1
 8023012:	609a      	str	r2, [r3, #8]
 8023014:	6057      	str	r7, [r2, #4]
 8023016:	f854 3c04 	ldr.w	r3, [r4, #-4]
 802301a:	f003 0301 	and.w	r3, r3, #1
 802301e:	ea43 0308 	orr.w	r3, r3, r8
 8023022:	f844 3c04 	str.w	r3, [r4, #-4]
 8023026:	4650      	mov	r0, sl
 8023028:	f7ff ff9e 	bl	8022f68 <__malloc_unlock>
 802302c:	46a3      	mov	fp, r4
 802302e:	4658      	mov	r0, fp
 8023030:	b003      	add	sp, #12
 8023032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023036:	45b8      	cmp	r8, r7
 8023038:	dc27      	bgt.n	802308a <_realloc_r+0x106>
 802303a:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 802303e:	60d3      	str	r3, [r2, #12]
 8023040:	609a      	str	r2, [r3, #8]
 8023042:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8023046:	eba7 0008 	sub.w	r0, r7, r8
 802304a:	280f      	cmp	r0, #15
 802304c:	f003 0301 	and.w	r3, r3, #1
 8023050:	eb09 0207 	add.w	r2, r9, r7
 8023054:	f240 8135 	bls.w	80232c2 <_realloc_r+0x33e>
 8023058:	eb09 0108 	add.w	r1, r9, r8
 802305c:	ea48 0303 	orr.w	r3, r8, r3
 8023060:	f040 0001 	orr.w	r0, r0, #1
 8023064:	f8c9 3004 	str.w	r3, [r9, #4]
 8023068:	6048      	str	r0, [r1, #4]
 802306a:	6853      	ldr	r3, [r2, #4]
 802306c:	f043 0301 	orr.w	r3, r3, #1
 8023070:	6053      	str	r3, [r2, #4]
 8023072:	3108      	adds	r1, #8
 8023074:	4650      	mov	r0, sl
 8023076:	f000 fe39 	bl	8023cec <_free_r>
 802307a:	4650      	mov	r0, sl
 802307c:	f7ff ff74 	bl	8022f68 <__malloc_unlock>
 8023080:	f109 0b08 	add.w	fp, r9, #8
 8023084:	e7d3      	b.n	802302e <_realloc_r+0xaa>
 8023086:	2000      	movs	r0, #0
 8023088:	4601      	mov	r1, r0
 802308a:	07ea      	lsls	r2, r5, #31
 802308c:	f100 80c7 	bmi.w	802321e <_realloc_r+0x29a>
 8023090:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8023094:	eba9 0505 	sub.w	r5, r9, r5
 8023098:	686a      	ldr	r2, [r5, #4]
 802309a:	f022 0203 	bic.w	r2, r2, #3
 802309e:	4432      	add	r2, r6
 80230a0:	9201      	str	r2, [sp, #4]
 80230a2:	2900      	cmp	r1, #0
 80230a4:	f000 8086 	beq.w	80231b4 <_realloc_r+0x230>
 80230a8:	458c      	cmp	ip, r1
 80230aa:	eb00 0702 	add.w	r7, r0, r2
 80230ae:	d149      	bne.n	8023144 <_realloc_r+0x1c0>
 80230b0:	f108 0210 	add.w	r2, r8, #16
 80230b4:	42ba      	cmp	r2, r7
 80230b6:	dc7d      	bgt.n	80231b4 <_realloc_r+0x230>
 80230b8:	46ab      	mov	fp, r5
 80230ba:	68ea      	ldr	r2, [r5, #12]
 80230bc:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 80230c0:	60ca      	str	r2, [r1, #12]
 80230c2:	6091      	str	r1, [r2, #8]
 80230c4:	1f32      	subs	r2, r6, #4
 80230c6:	2a24      	cmp	r2, #36	@ 0x24
 80230c8:	d836      	bhi.n	8023138 <_realloc_r+0x1b4>
 80230ca:	2a13      	cmp	r2, #19
 80230cc:	d932      	bls.n	8023134 <_realloc_r+0x1b0>
 80230ce:	6821      	ldr	r1, [r4, #0]
 80230d0:	60a9      	str	r1, [r5, #8]
 80230d2:	6861      	ldr	r1, [r4, #4]
 80230d4:	60e9      	str	r1, [r5, #12]
 80230d6:	2a1b      	cmp	r2, #27
 80230d8:	d81a      	bhi.n	8023110 <_realloc_r+0x18c>
 80230da:	3408      	adds	r4, #8
 80230dc:	f105 0210 	add.w	r2, r5, #16
 80230e0:	6821      	ldr	r1, [r4, #0]
 80230e2:	6011      	str	r1, [r2, #0]
 80230e4:	6861      	ldr	r1, [r4, #4]
 80230e6:	6051      	str	r1, [r2, #4]
 80230e8:	68a1      	ldr	r1, [r4, #8]
 80230ea:	6091      	str	r1, [r2, #8]
 80230ec:	eb05 0208 	add.w	r2, r5, r8
 80230f0:	eba7 0708 	sub.w	r7, r7, r8
 80230f4:	f047 0701 	orr.w	r7, r7, #1
 80230f8:	609a      	str	r2, [r3, #8]
 80230fa:	6057      	str	r7, [r2, #4]
 80230fc:	686b      	ldr	r3, [r5, #4]
 80230fe:	f003 0301 	and.w	r3, r3, #1
 8023102:	ea43 0308 	orr.w	r3, r3, r8
 8023106:	606b      	str	r3, [r5, #4]
 8023108:	4650      	mov	r0, sl
 802310a:	f7ff ff2d 	bl	8022f68 <__malloc_unlock>
 802310e:	e78e      	b.n	802302e <_realloc_r+0xaa>
 8023110:	68a1      	ldr	r1, [r4, #8]
 8023112:	6129      	str	r1, [r5, #16]
 8023114:	68e1      	ldr	r1, [r4, #12]
 8023116:	6169      	str	r1, [r5, #20]
 8023118:	2a24      	cmp	r2, #36	@ 0x24
 802311a:	bf01      	itttt	eq
 802311c:	6922      	ldreq	r2, [r4, #16]
 802311e:	61aa      	streq	r2, [r5, #24]
 8023120:	6961      	ldreq	r1, [r4, #20]
 8023122:	61e9      	streq	r1, [r5, #28]
 8023124:	bf19      	ittee	ne
 8023126:	3410      	addne	r4, #16
 8023128:	f105 0218 	addne.w	r2, r5, #24
 802312c:	f105 0220 	addeq.w	r2, r5, #32
 8023130:	3418      	addeq	r4, #24
 8023132:	e7d5      	b.n	80230e0 <_realloc_r+0x15c>
 8023134:	465a      	mov	r2, fp
 8023136:	e7d3      	b.n	80230e0 <_realloc_r+0x15c>
 8023138:	4621      	mov	r1, r4
 802313a:	4658      	mov	r0, fp
 802313c:	f000 fc58 	bl	80239f0 <memmove>
 8023140:	4b43      	ldr	r3, [pc, #268]	@ (8023250 <_realloc_r+0x2cc>)
 8023142:	e7d3      	b.n	80230ec <_realloc_r+0x168>
 8023144:	45b8      	cmp	r8, r7
 8023146:	dc35      	bgt.n	80231b4 <_realloc_r+0x230>
 8023148:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 802314c:	4628      	mov	r0, r5
 802314e:	60d3      	str	r3, [r2, #12]
 8023150:	609a      	str	r2, [r3, #8]
 8023152:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8023156:	68eb      	ldr	r3, [r5, #12]
 8023158:	60d3      	str	r3, [r2, #12]
 802315a:	609a      	str	r2, [r3, #8]
 802315c:	1f32      	subs	r2, r6, #4
 802315e:	2a24      	cmp	r2, #36	@ 0x24
 8023160:	d824      	bhi.n	80231ac <_realloc_r+0x228>
 8023162:	2a13      	cmp	r2, #19
 8023164:	d908      	bls.n	8023178 <_realloc_r+0x1f4>
 8023166:	6823      	ldr	r3, [r4, #0]
 8023168:	60ab      	str	r3, [r5, #8]
 802316a:	6863      	ldr	r3, [r4, #4]
 802316c:	60eb      	str	r3, [r5, #12]
 802316e:	2a1b      	cmp	r2, #27
 8023170:	d80a      	bhi.n	8023188 <_realloc_r+0x204>
 8023172:	3408      	adds	r4, #8
 8023174:	f105 0010 	add.w	r0, r5, #16
 8023178:	6823      	ldr	r3, [r4, #0]
 802317a:	6003      	str	r3, [r0, #0]
 802317c:	6863      	ldr	r3, [r4, #4]
 802317e:	6043      	str	r3, [r0, #4]
 8023180:	68a3      	ldr	r3, [r4, #8]
 8023182:	6083      	str	r3, [r0, #8]
 8023184:	46a9      	mov	r9, r5
 8023186:	e75c      	b.n	8023042 <_realloc_r+0xbe>
 8023188:	68a3      	ldr	r3, [r4, #8]
 802318a:	612b      	str	r3, [r5, #16]
 802318c:	68e3      	ldr	r3, [r4, #12]
 802318e:	616b      	str	r3, [r5, #20]
 8023190:	2a24      	cmp	r2, #36	@ 0x24
 8023192:	bf01      	itttt	eq
 8023194:	6923      	ldreq	r3, [r4, #16]
 8023196:	61ab      	streq	r3, [r5, #24]
 8023198:	6963      	ldreq	r3, [r4, #20]
 802319a:	61eb      	streq	r3, [r5, #28]
 802319c:	bf19      	ittee	ne
 802319e:	3410      	addne	r4, #16
 80231a0:	f105 0018 	addne.w	r0, r5, #24
 80231a4:	f105 0020 	addeq.w	r0, r5, #32
 80231a8:	3418      	addeq	r4, #24
 80231aa:	e7e5      	b.n	8023178 <_realloc_r+0x1f4>
 80231ac:	4621      	mov	r1, r4
 80231ae:	f000 fc1f 	bl	80239f0 <memmove>
 80231b2:	e7e7      	b.n	8023184 <_realloc_r+0x200>
 80231b4:	9b01      	ldr	r3, [sp, #4]
 80231b6:	4598      	cmp	r8, r3
 80231b8:	dc31      	bgt.n	802321e <_realloc_r+0x29a>
 80231ba:	4628      	mov	r0, r5
 80231bc:	68eb      	ldr	r3, [r5, #12]
 80231be:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80231c2:	60d3      	str	r3, [r2, #12]
 80231c4:	609a      	str	r2, [r3, #8]
 80231c6:	1f32      	subs	r2, r6, #4
 80231c8:	2a24      	cmp	r2, #36	@ 0x24
 80231ca:	d824      	bhi.n	8023216 <_realloc_r+0x292>
 80231cc:	2a13      	cmp	r2, #19
 80231ce:	d908      	bls.n	80231e2 <_realloc_r+0x25e>
 80231d0:	6823      	ldr	r3, [r4, #0]
 80231d2:	60ab      	str	r3, [r5, #8]
 80231d4:	6863      	ldr	r3, [r4, #4]
 80231d6:	60eb      	str	r3, [r5, #12]
 80231d8:	2a1b      	cmp	r2, #27
 80231da:	d80a      	bhi.n	80231f2 <_realloc_r+0x26e>
 80231dc:	3408      	adds	r4, #8
 80231de:	f105 0010 	add.w	r0, r5, #16
 80231e2:	6823      	ldr	r3, [r4, #0]
 80231e4:	6003      	str	r3, [r0, #0]
 80231e6:	6863      	ldr	r3, [r4, #4]
 80231e8:	6043      	str	r3, [r0, #4]
 80231ea:	68a3      	ldr	r3, [r4, #8]
 80231ec:	6083      	str	r3, [r0, #8]
 80231ee:	9f01      	ldr	r7, [sp, #4]
 80231f0:	e7c8      	b.n	8023184 <_realloc_r+0x200>
 80231f2:	68a3      	ldr	r3, [r4, #8]
 80231f4:	612b      	str	r3, [r5, #16]
 80231f6:	68e3      	ldr	r3, [r4, #12]
 80231f8:	616b      	str	r3, [r5, #20]
 80231fa:	2a24      	cmp	r2, #36	@ 0x24
 80231fc:	bf01      	itttt	eq
 80231fe:	6923      	ldreq	r3, [r4, #16]
 8023200:	61ab      	streq	r3, [r5, #24]
 8023202:	6963      	ldreq	r3, [r4, #20]
 8023204:	61eb      	streq	r3, [r5, #28]
 8023206:	bf19      	ittee	ne
 8023208:	3410      	addne	r4, #16
 802320a:	f105 0018 	addne.w	r0, r5, #24
 802320e:	f105 0020 	addeq.w	r0, r5, #32
 8023212:	3418      	addeq	r4, #24
 8023214:	e7e5      	b.n	80231e2 <_realloc_r+0x25e>
 8023216:	4621      	mov	r1, r4
 8023218:	f000 fbea 	bl	80239f0 <memmove>
 802321c:	e7e7      	b.n	80231ee <_realloc_r+0x26a>
 802321e:	4659      	mov	r1, fp
 8023220:	4650      	mov	r0, sl
 8023222:	f7ff fc61 	bl	8022ae8 <_malloc_r>
 8023226:	4683      	mov	fp, r0
 8023228:	b918      	cbnz	r0, 8023232 <_realloc_r+0x2ae>
 802322a:	4650      	mov	r0, sl
 802322c:	f7ff fe9c 	bl	8022f68 <__malloc_unlock>
 8023230:	e6c7      	b.n	8022fc2 <_realloc_r+0x3e>
 8023232:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8023236:	f023 0301 	bic.w	r3, r3, #1
 802323a:	444b      	add	r3, r9
 802323c:	f1a0 0208 	sub.w	r2, r0, #8
 8023240:	4293      	cmp	r3, r2
 8023242:	d107      	bne.n	8023254 <_realloc_r+0x2d0>
 8023244:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8023248:	f027 0703 	bic.w	r7, r7, #3
 802324c:	4437      	add	r7, r6
 802324e:	e6f8      	b.n	8023042 <_realloc_r+0xbe>
 8023250:	20008438 	.word	0x20008438
 8023254:	1f32      	subs	r2, r6, #4
 8023256:	2a24      	cmp	r2, #36	@ 0x24
 8023258:	d82d      	bhi.n	80232b6 <_realloc_r+0x332>
 802325a:	2a13      	cmp	r2, #19
 802325c:	d928      	bls.n	80232b0 <_realloc_r+0x32c>
 802325e:	6823      	ldr	r3, [r4, #0]
 8023260:	6003      	str	r3, [r0, #0]
 8023262:	6863      	ldr	r3, [r4, #4]
 8023264:	6043      	str	r3, [r0, #4]
 8023266:	2a1b      	cmp	r2, #27
 8023268:	d80e      	bhi.n	8023288 <_realloc_r+0x304>
 802326a:	f104 0208 	add.w	r2, r4, #8
 802326e:	f100 0308 	add.w	r3, r0, #8
 8023272:	6811      	ldr	r1, [r2, #0]
 8023274:	6019      	str	r1, [r3, #0]
 8023276:	6851      	ldr	r1, [r2, #4]
 8023278:	6059      	str	r1, [r3, #4]
 802327a:	6892      	ldr	r2, [r2, #8]
 802327c:	609a      	str	r2, [r3, #8]
 802327e:	4621      	mov	r1, r4
 8023280:	4650      	mov	r0, sl
 8023282:	f000 fd33 	bl	8023cec <_free_r>
 8023286:	e73f      	b.n	8023108 <_realloc_r+0x184>
 8023288:	68a3      	ldr	r3, [r4, #8]
 802328a:	6083      	str	r3, [r0, #8]
 802328c:	68e3      	ldr	r3, [r4, #12]
 802328e:	60c3      	str	r3, [r0, #12]
 8023290:	2a24      	cmp	r2, #36	@ 0x24
 8023292:	bf01      	itttt	eq
 8023294:	6923      	ldreq	r3, [r4, #16]
 8023296:	6103      	streq	r3, [r0, #16]
 8023298:	6961      	ldreq	r1, [r4, #20]
 802329a:	6141      	streq	r1, [r0, #20]
 802329c:	bf19      	ittee	ne
 802329e:	f104 0210 	addne.w	r2, r4, #16
 80232a2:	f100 0310 	addne.w	r3, r0, #16
 80232a6:	f104 0218 	addeq.w	r2, r4, #24
 80232aa:	f100 0318 	addeq.w	r3, r0, #24
 80232ae:	e7e0      	b.n	8023272 <_realloc_r+0x2ee>
 80232b0:	4603      	mov	r3, r0
 80232b2:	4622      	mov	r2, r4
 80232b4:	e7dd      	b.n	8023272 <_realloc_r+0x2ee>
 80232b6:	4621      	mov	r1, r4
 80232b8:	f000 fb9a 	bl	80239f0 <memmove>
 80232bc:	e7df      	b.n	802327e <_realloc_r+0x2fa>
 80232be:	4637      	mov	r7, r6
 80232c0:	e6bf      	b.n	8023042 <_realloc_r+0xbe>
 80232c2:	431f      	orrs	r7, r3
 80232c4:	f8c9 7004 	str.w	r7, [r9, #4]
 80232c8:	6853      	ldr	r3, [r2, #4]
 80232ca:	f043 0301 	orr.w	r3, r3, #1
 80232ce:	6053      	str	r3, [r2, #4]
 80232d0:	e6d3      	b.n	802307a <_realloc_r+0xf6>
 80232d2:	bf00      	nop

080232d4 <snprintf>:
 80232d4:	b40c      	push	{r2, r3}
 80232d6:	b530      	push	{r4, r5, lr}
 80232d8:	4b17      	ldr	r3, [pc, #92]	@ (8023338 <snprintf+0x64>)
 80232da:	1e0c      	subs	r4, r1, #0
 80232dc:	681d      	ldr	r5, [r3, #0]
 80232de:	b09d      	sub	sp, #116	@ 0x74
 80232e0:	da08      	bge.n	80232f4 <snprintf+0x20>
 80232e2:	238b      	movs	r3, #139	@ 0x8b
 80232e4:	602b      	str	r3, [r5, #0]
 80232e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80232ea:	b01d      	add	sp, #116	@ 0x74
 80232ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80232f0:	b002      	add	sp, #8
 80232f2:	4770      	bx	lr
 80232f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80232f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80232fc:	bf14      	ite	ne
 80232fe:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8023302:	4623      	moveq	r3, r4
 8023304:	9304      	str	r3, [sp, #16]
 8023306:	9307      	str	r3, [sp, #28]
 8023308:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 802330c:	9002      	str	r0, [sp, #8]
 802330e:	9006      	str	r0, [sp, #24]
 8023310:	f8ad 3016 	strh.w	r3, [sp, #22]
 8023314:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8023316:	ab21      	add	r3, sp, #132	@ 0x84
 8023318:	a902      	add	r1, sp, #8
 802331a:	4628      	mov	r0, r5
 802331c:	9301      	str	r3, [sp, #4]
 802331e:	f000 fda7 	bl	8023e70 <_svfprintf_r>
 8023322:	1c43      	adds	r3, r0, #1
 8023324:	bfbc      	itt	lt
 8023326:	238b      	movlt	r3, #139	@ 0x8b
 8023328:	602b      	strlt	r3, [r5, #0]
 802332a:	2c00      	cmp	r4, #0
 802332c:	d0dd      	beq.n	80232ea <snprintf+0x16>
 802332e:	9b02      	ldr	r3, [sp, #8]
 8023330:	2200      	movs	r2, #0
 8023332:	701a      	strb	r2, [r3, #0]
 8023334:	e7d9      	b.n	80232ea <snprintf+0x16>
 8023336:	bf00      	nop
 8023338:	2000884c 	.word	0x2000884c

0802333c <sprintf>:
 802333c:	b40e      	push	{r1, r2, r3}
 802333e:	b500      	push	{lr}
 8023340:	b09c      	sub	sp, #112	@ 0x70
 8023342:	ab1d      	add	r3, sp, #116	@ 0x74
 8023344:	9002      	str	r0, [sp, #8]
 8023346:	9006      	str	r0, [sp, #24]
 8023348:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 802334c:	4809      	ldr	r0, [pc, #36]	@ (8023374 <sprintf+0x38>)
 802334e:	9107      	str	r1, [sp, #28]
 8023350:	9104      	str	r1, [sp, #16]
 8023352:	4909      	ldr	r1, [pc, #36]	@ (8023378 <sprintf+0x3c>)
 8023354:	f853 2b04 	ldr.w	r2, [r3], #4
 8023358:	9105      	str	r1, [sp, #20]
 802335a:	6800      	ldr	r0, [r0, #0]
 802335c:	9301      	str	r3, [sp, #4]
 802335e:	a902      	add	r1, sp, #8
 8023360:	f000 fd86 	bl	8023e70 <_svfprintf_r>
 8023364:	9b02      	ldr	r3, [sp, #8]
 8023366:	2200      	movs	r2, #0
 8023368:	701a      	strb	r2, [r3, #0]
 802336a:	b01c      	add	sp, #112	@ 0x70
 802336c:	f85d eb04 	ldr.w	lr, [sp], #4
 8023370:	b003      	add	sp, #12
 8023372:	4770      	bx	lr
 8023374:	2000884c 	.word	0x2000884c
 8023378:	ffff0208 	.word	0xffff0208

0802337c <std>:
 802337c:	2300      	movs	r3, #0
 802337e:	b510      	push	{r4, lr}
 8023380:	4604      	mov	r4, r0
 8023382:	e9c0 3300 	strd	r3, r3, [r0]
 8023386:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802338a:	6083      	str	r3, [r0, #8]
 802338c:	8181      	strh	r1, [r0, #12]
 802338e:	6643      	str	r3, [r0, #100]	@ 0x64
 8023390:	81c2      	strh	r2, [r0, #14]
 8023392:	6183      	str	r3, [r0, #24]
 8023394:	4619      	mov	r1, r3
 8023396:	2208      	movs	r2, #8
 8023398:	305c      	adds	r0, #92	@ 0x5c
 802339a:	f000 fb43 	bl	8023a24 <memset>
 802339e:	4b0d      	ldr	r3, [pc, #52]	@ (80233d4 <std+0x58>)
 80233a0:	6223      	str	r3, [r4, #32]
 80233a2:	4b0d      	ldr	r3, [pc, #52]	@ (80233d8 <std+0x5c>)
 80233a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80233a6:	4b0d      	ldr	r3, [pc, #52]	@ (80233dc <std+0x60>)
 80233a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80233aa:	4b0d      	ldr	r3, [pc, #52]	@ (80233e0 <std+0x64>)
 80233ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80233ae:	4b0d      	ldr	r3, [pc, #52]	@ (80233e4 <std+0x68>)
 80233b0:	61e4      	str	r4, [r4, #28]
 80233b2:	429c      	cmp	r4, r3
 80233b4:	d006      	beq.n	80233c4 <std+0x48>
 80233b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80233ba:	4294      	cmp	r4, r2
 80233bc:	d002      	beq.n	80233c4 <std+0x48>
 80233be:	33d0      	adds	r3, #208	@ 0xd0
 80233c0:	429c      	cmp	r4, r3
 80233c2:	d105      	bne.n	80233d0 <std+0x54>
 80233c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80233c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80233cc:	f000 bbd6 	b.w	8023b7c <__retarget_lock_init_recursive>
 80233d0:	bd10      	pop	{r4, pc}
 80233d2:	bf00      	nop
 80233d4:	08025563 	.word	0x08025563
 80233d8:	08025585 	.word	0x08025585
 80233dc:	080255bd 	.word	0x080255bd
 80233e0:	080255e1 	.word	0x080255e1
 80233e4:	2003cd08 	.word	0x2003cd08

080233e8 <stdio_exit_handler>:
 80233e8:	4a02      	ldr	r2, [pc, #8]	@ (80233f4 <stdio_exit_handler+0xc>)
 80233ea:	4903      	ldr	r1, [pc, #12]	@ (80233f8 <stdio_exit_handler+0x10>)
 80233ec:	4803      	ldr	r0, [pc, #12]	@ (80233fc <stdio_exit_handler+0x14>)
 80233ee:	f000 ba23 	b.w	8023838 <_fwalk_sglue>
 80233f2:	bf00      	nop
 80233f4:	20008840 	.word	0x20008840
 80233f8:	0802535d 	.word	0x0802535d
 80233fc:	20008850 	.word	0x20008850

08023400 <cleanup_stdio>:
 8023400:	6841      	ldr	r1, [r0, #4]
 8023402:	4b0c      	ldr	r3, [pc, #48]	@ (8023434 <cleanup_stdio+0x34>)
 8023404:	4299      	cmp	r1, r3
 8023406:	b510      	push	{r4, lr}
 8023408:	4604      	mov	r4, r0
 802340a:	d001      	beq.n	8023410 <cleanup_stdio+0x10>
 802340c:	f001 ffa6 	bl	802535c <_fclose_r>
 8023410:	68a1      	ldr	r1, [r4, #8]
 8023412:	4b09      	ldr	r3, [pc, #36]	@ (8023438 <cleanup_stdio+0x38>)
 8023414:	4299      	cmp	r1, r3
 8023416:	d002      	beq.n	802341e <cleanup_stdio+0x1e>
 8023418:	4620      	mov	r0, r4
 802341a:	f001 ff9f 	bl	802535c <_fclose_r>
 802341e:	68e1      	ldr	r1, [r4, #12]
 8023420:	4b06      	ldr	r3, [pc, #24]	@ (802343c <cleanup_stdio+0x3c>)
 8023422:	4299      	cmp	r1, r3
 8023424:	d004      	beq.n	8023430 <cleanup_stdio+0x30>
 8023426:	4620      	mov	r0, r4
 8023428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802342c:	f001 bf96 	b.w	802535c <_fclose_r>
 8023430:	bd10      	pop	{r4, pc}
 8023432:	bf00      	nop
 8023434:	2003cd08 	.word	0x2003cd08
 8023438:	2003cd70 	.word	0x2003cd70
 802343c:	2003cdd8 	.word	0x2003cdd8

08023440 <global_stdio_init.part.0>:
 8023440:	b510      	push	{r4, lr}
 8023442:	4b0b      	ldr	r3, [pc, #44]	@ (8023470 <global_stdio_init.part.0+0x30>)
 8023444:	4c0b      	ldr	r4, [pc, #44]	@ (8023474 <global_stdio_init.part.0+0x34>)
 8023446:	4a0c      	ldr	r2, [pc, #48]	@ (8023478 <global_stdio_init.part.0+0x38>)
 8023448:	601a      	str	r2, [r3, #0]
 802344a:	4620      	mov	r0, r4
 802344c:	2200      	movs	r2, #0
 802344e:	2104      	movs	r1, #4
 8023450:	f7ff ff94 	bl	802337c <std>
 8023454:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8023458:	2201      	movs	r2, #1
 802345a:	2109      	movs	r1, #9
 802345c:	f7ff ff8e 	bl	802337c <std>
 8023460:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8023464:	2202      	movs	r2, #2
 8023466:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802346a:	2112      	movs	r1, #18
 802346c:	f7ff bf86 	b.w	802337c <std>
 8023470:	2003ce40 	.word	0x2003ce40
 8023474:	2003cd08 	.word	0x2003cd08
 8023478:	080233e9 	.word	0x080233e9

0802347c <__sfp_lock_acquire>:
 802347c:	4801      	ldr	r0, [pc, #4]	@ (8023484 <__sfp_lock_acquire+0x8>)
 802347e:	f000 bb7f 	b.w	8023b80 <__retarget_lock_acquire_recursive>
 8023482:	bf00      	nop
 8023484:	2003ce46 	.word	0x2003ce46

08023488 <__sfp_lock_release>:
 8023488:	4801      	ldr	r0, [pc, #4]	@ (8023490 <__sfp_lock_release+0x8>)
 802348a:	f000 bb7a 	b.w	8023b82 <__retarget_lock_release_recursive>
 802348e:	bf00      	nop
 8023490:	2003ce46 	.word	0x2003ce46

08023494 <__sinit>:
 8023494:	b510      	push	{r4, lr}
 8023496:	4604      	mov	r4, r0
 8023498:	f7ff fff0 	bl	802347c <__sfp_lock_acquire>
 802349c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802349e:	b11b      	cbz	r3, 80234a8 <__sinit+0x14>
 80234a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80234a4:	f7ff bff0 	b.w	8023488 <__sfp_lock_release>
 80234a8:	4b04      	ldr	r3, [pc, #16]	@ (80234bc <__sinit+0x28>)
 80234aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80234ac:	4b04      	ldr	r3, [pc, #16]	@ (80234c0 <__sinit+0x2c>)
 80234ae:	681b      	ldr	r3, [r3, #0]
 80234b0:	2b00      	cmp	r3, #0
 80234b2:	d1f5      	bne.n	80234a0 <__sinit+0xc>
 80234b4:	f7ff ffc4 	bl	8023440 <global_stdio_init.part.0>
 80234b8:	e7f2      	b.n	80234a0 <__sinit+0xc>
 80234ba:	bf00      	nop
 80234bc:	08023401 	.word	0x08023401
 80234c0:	2003ce40 	.word	0x2003ce40

080234c4 <_fputc_r>:
 80234c4:	b570      	push	{r4, r5, r6, lr}
 80234c6:	460e      	mov	r6, r1
 80234c8:	4614      	mov	r4, r2
 80234ca:	4605      	mov	r5, r0
 80234cc:	b118      	cbz	r0, 80234d6 <_fputc_r+0x12>
 80234ce:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80234d0:	b90b      	cbnz	r3, 80234d6 <_fputc_r+0x12>
 80234d2:	f7ff ffdf 	bl	8023494 <__sinit>
 80234d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80234d8:	07d8      	lsls	r0, r3, #31
 80234da:	d405      	bmi.n	80234e8 <_fputc_r+0x24>
 80234dc:	89a3      	ldrh	r3, [r4, #12]
 80234de:	0599      	lsls	r1, r3, #22
 80234e0:	d402      	bmi.n	80234e8 <_fputc_r+0x24>
 80234e2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80234e4:	f000 fb4c 	bl	8023b80 <__retarget_lock_acquire_recursive>
 80234e8:	4622      	mov	r2, r4
 80234ea:	4628      	mov	r0, r5
 80234ec:	4631      	mov	r1, r6
 80234ee:	f001 ff01 	bl	80252f4 <_putc_r>
 80234f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80234f4:	07da      	lsls	r2, r3, #31
 80234f6:	4605      	mov	r5, r0
 80234f8:	d405      	bmi.n	8023506 <_fputc_r+0x42>
 80234fa:	89a3      	ldrh	r3, [r4, #12]
 80234fc:	059b      	lsls	r3, r3, #22
 80234fe:	d402      	bmi.n	8023506 <_fputc_r+0x42>
 8023500:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023502:	f000 fb3e 	bl	8023b82 <__retarget_lock_release_recursive>
 8023506:	4628      	mov	r0, r5
 8023508:	bd70      	pop	{r4, r5, r6, pc}
	...

0802350c <fputc>:
 802350c:	4b02      	ldr	r3, [pc, #8]	@ (8023518 <fputc+0xc>)
 802350e:	460a      	mov	r2, r1
 8023510:	4601      	mov	r1, r0
 8023512:	6818      	ldr	r0, [r3, #0]
 8023514:	f7ff bfd6 	b.w	80234c4 <_fputc_r>
 8023518:	2000884c 	.word	0x2000884c

0802351c <_fputs_r>:
 802351c:	b530      	push	{r4, r5, lr}
 802351e:	b087      	sub	sp, #28
 8023520:	4605      	mov	r5, r0
 8023522:	4608      	mov	r0, r1
 8023524:	4614      	mov	r4, r2
 8023526:	9101      	str	r1, [sp, #4]
 8023528:	f7e2 feba 	bl	80062a0 <strlen>
 802352c:	ab01      	add	r3, sp, #4
 802352e:	9303      	str	r3, [sp, #12]
 8023530:	2301      	movs	r3, #1
 8023532:	9005      	str	r0, [sp, #20]
 8023534:	9002      	str	r0, [sp, #8]
 8023536:	9304      	str	r3, [sp, #16]
 8023538:	b125      	cbz	r5, 8023544 <_fputs_r+0x28>
 802353a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 802353c:	b913      	cbnz	r3, 8023544 <_fputs_r+0x28>
 802353e:	4628      	mov	r0, r5
 8023540:	f7ff ffa8 	bl	8023494 <__sinit>
 8023544:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023546:	07db      	lsls	r3, r3, #31
 8023548:	d405      	bmi.n	8023556 <_fputs_r+0x3a>
 802354a:	89a3      	ldrh	r3, [r4, #12]
 802354c:	0598      	lsls	r0, r3, #22
 802354e:	d402      	bmi.n	8023556 <_fputs_r+0x3a>
 8023550:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023552:	f000 fb15 	bl	8023b80 <__retarget_lock_acquire_recursive>
 8023556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802355a:	0499      	lsls	r1, r3, #18
 802355c:	d406      	bmi.n	802356c <_fputs_r+0x50>
 802355e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8023562:	81a3      	strh	r3, [r4, #12]
 8023564:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023566:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 802356a:	6663      	str	r3, [r4, #100]	@ 0x64
 802356c:	aa03      	add	r2, sp, #12
 802356e:	4628      	mov	r0, r5
 8023570:	4621      	mov	r1, r4
 8023572:	f000 f815 	bl	80235a0 <__sfvwrite_r>
 8023576:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023578:	07da      	lsls	r2, r3, #31
 802357a:	4605      	mov	r5, r0
 802357c:	d405      	bmi.n	802358a <_fputs_r+0x6e>
 802357e:	89a3      	ldrh	r3, [r4, #12]
 8023580:	059b      	lsls	r3, r3, #22
 8023582:	d402      	bmi.n	802358a <_fputs_r+0x6e>
 8023584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023586:	f000 fafc 	bl	8023b82 <__retarget_lock_release_recursive>
 802358a:	4628      	mov	r0, r5
 802358c:	b007      	add	sp, #28
 802358e:	bd30      	pop	{r4, r5, pc}

08023590 <fputs>:
 8023590:	4b02      	ldr	r3, [pc, #8]	@ (802359c <fputs+0xc>)
 8023592:	460a      	mov	r2, r1
 8023594:	4601      	mov	r1, r0
 8023596:	6818      	ldr	r0, [r3, #0]
 8023598:	f7ff bfc0 	b.w	802351c <_fputs_r>
 802359c:	2000884c 	.word	0x2000884c

080235a0 <__sfvwrite_r>:
 80235a0:	6893      	ldr	r3, [r2, #8]
 80235a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80235a6:	4606      	mov	r6, r0
 80235a8:	460c      	mov	r4, r1
 80235aa:	4691      	mov	r9, r2
 80235ac:	b91b      	cbnz	r3, 80235b6 <__sfvwrite_r+0x16>
 80235ae:	2000      	movs	r0, #0
 80235b0:	b003      	add	sp, #12
 80235b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80235b6:	898b      	ldrh	r3, [r1, #12]
 80235b8:	0718      	lsls	r0, r3, #28
 80235ba:	d550      	bpl.n	802365e <__sfvwrite_r+0xbe>
 80235bc:	690b      	ldr	r3, [r1, #16]
 80235be:	2b00      	cmp	r3, #0
 80235c0:	d04d      	beq.n	802365e <__sfvwrite_r+0xbe>
 80235c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80235c6:	f8d9 8000 	ldr.w	r8, [r9]
 80235ca:	f013 0702 	ands.w	r7, r3, #2
 80235ce:	d16b      	bne.n	80236a8 <__sfvwrite_r+0x108>
 80235d0:	f013 0301 	ands.w	r3, r3, #1
 80235d4:	f000 809c 	beq.w	8023710 <__sfvwrite_r+0x170>
 80235d8:	4638      	mov	r0, r7
 80235da:	46ba      	mov	sl, r7
 80235dc:	46bb      	mov	fp, r7
 80235de:	f1bb 0f00 	cmp.w	fp, #0
 80235e2:	f000 8103 	beq.w	80237ec <__sfvwrite_r+0x24c>
 80235e6:	b950      	cbnz	r0, 80235fe <__sfvwrite_r+0x5e>
 80235e8:	465a      	mov	r2, fp
 80235ea:	210a      	movs	r1, #10
 80235ec:	4650      	mov	r0, sl
 80235ee:	f7e2 fe07 	bl	8006200 <memchr>
 80235f2:	2800      	cmp	r0, #0
 80235f4:	f000 8100 	beq.w	80237f8 <__sfvwrite_r+0x258>
 80235f8:	3001      	adds	r0, #1
 80235fa:	eba0 070a 	sub.w	r7, r0, sl
 80235fe:	6820      	ldr	r0, [r4, #0]
 8023600:	6921      	ldr	r1, [r4, #16]
 8023602:	68a5      	ldr	r5, [r4, #8]
 8023604:	6963      	ldr	r3, [r4, #20]
 8023606:	455f      	cmp	r7, fp
 8023608:	463a      	mov	r2, r7
 802360a:	bf28      	it	cs
 802360c:	465a      	movcs	r2, fp
 802360e:	4288      	cmp	r0, r1
 8023610:	f240 80f5 	bls.w	80237fe <__sfvwrite_r+0x25e>
 8023614:	441d      	add	r5, r3
 8023616:	42aa      	cmp	r2, r5
 8023618:	f340 80f1 	ble.w	80237fe <__sfvwrite_r+0x25e>
 802361c:	4651      	mov	r1, sl
 802361e:	462a      	mov	r2, r5
 8023620:	f000 f9e6 	bl	80239f0 <memmove>
 8023624:	6823      	ldr	r3, [r4, #0]
 8023626:	442b      	add	r3, r5
 8023628:	6023      	str	r3, [r4, #0]
 802362a:	4621      	mov	r1, r4
 802362c:	4630      	mov	r0, r6
 802362e:	f001 ff73 	bl	8025518 <_fflush_r>
 8023632:	2800      	cmp	r0, #0
 8023634:	d167      	bne.n	8023706 <__sfvwrite_r+0x166>
 8023636:	1b7f      	subs	r7, r7, r5
 8023638:	f040 80f9 	bne.w	802382e <__sfvwrite_r+0x28e>
 802363c:	4621      	mov	r1, r4
 802363e:	4630      	mov	r0, r6
 8023640:	f001 ff6a 	bl	8025518 <_fflush_r>
 8023644:	2800      	cmp	r0, #0
 8023646:	d15e      	bne.n	8023706 <__sfvwrite_r+0x166>
 8023648:	f8d9 3008 	ldr.w	r3, [r9, #8]
 802364c:	1b5b      	subs	r3, r3, r5
 802364e:	44aa      	add	sl, r5
 8023650:	ebab 0b05 	sub.w	fp, fp, r5
 8023654:	f8c9 3008 	str.w	r3, [r9, #8]
 8023658:	2b00      	cmp	r3, #0
 802365a:	d1c0      	bne.n	80235de <__sfvwrite_r+0x3e>
 802365c:	e7a7      	b.n	80235ae <__sfvwrite_r+0xe>
 802365e:	4621      	mov	r1, r4
 8023660:	4630      	mov	r0, r6
 8023662:	f000 f95f 	bl	8023924 <__swsetup_r>
 8023666:	2800      	cmp	r0, #0
 8023668:	d0ab      	beq.n	80235c2 <__sfvwrite_r+0x22>
 802366a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 802366e:	e79f      	b.n	80235b0 <__sfvwrite_r+0x10>
 8023670:	e9d8 a500 	ldrd	sl, r5, [r8]
 8023674:	f108 0808 	add.w	r8, r8, #8
 8023678:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 802367c:	69e1      	ldr	r1, [r4, #28]
 802367e:	2d00      	cmp	r5, #0
 8023680:	d0f6      	beq.n	8023670 <__sfvwrite_r+0xd0>
 8023682:	42bd      	cmp	r5, r7
 8023684:	462b      	mov	r3, r5
 8023686:	4652      	mov	r2, sl
 8023688:	bf28      	it	cs
 802368a:	463b      	movcs	r3, r7
 802368c:	4630      	mov	r0, r6
 802368e:	47d8      	blx	fp
 8023690:	2800      	cmp	r0, #0
 8023692:	dd38      	ble.n	8023706 <__sfvwrite_r+0x166>
 8023694:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8023698:	1a1b      	subs	r3, r3, r0
 802369a:	4482      	add	sl, r0
 802369c:	1a2d      	subs	r5, r5, r0
 802369e:	f8c9 3008 	str.w	r3, [r9, #8]
 80236a2:	2b00      	cmp	r3, #0
 80236a4:	d1e8      	bne.n	8023678 <__sfvwrite_r+0xd8>
 80236a6:	e782      	b.n	80235ae <__sfvwrite_r+0xe>
 80236a8:	f04f 0a00 	mov.w	sl, #0
 80236ac:	4f61      	ldr	r7, [pc, #388]	@ (8023834 <__sfvwrite_r+0x294>)
 80236ae:	4655      	mov	r5, sl
 80236b0:	e7e2      	b.n	8023678 <__sfvwrite_r+0xd8>
 80236b2:	e9d8 7a00 	ldrd	r7, sl, [r8]
 80236b6:	f108 0808 	add.w	r8, r8, #8
 80236ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80236be:	6820      	ldr	r0, [r4, #0]
 80236c0:	68a2      	ldr	r2, [r4, #8]
 80236c2:	f1ba 0f00 	cmp.w	sl, #0
 80236c6:	d0f4      	beq.n	80236b2 <__sfvwrite_r+0x112>
 80236c8:	0599      	lsls	r1, r3, #22
 80236ca:	d563      	bpl.n	8023794 <__sfvwrite_r+0x1f4>
 80236cc:	4552      	cmp	r2, sl
 80236ce:	d836      	bhi.n	802373e <__sfvwrite_r+0x19e>
 80236d0:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 80236d4:	d033      	beq.n	802373e <__sfvwrite_r+0x19e>
 80236d6:	6921      	ldr	r1, [r4, #16]
 80236d8:	6965      	ldr	r5, [r4, #20]
 80236da:	eba0 0b01 	sub.w	fp, r0, r1
 80236de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80236e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80236e6:	f10b 0201 	add.w	r2, fp, #1
 80236ea:	106d      	asrs	r5, r5, #1
 80236ec:	4452      	add	r2, sl
 80236ee:	4295      	cmp	r5, r2
 80236f0:	bf38      	it	cc
 80236f2:	4615      	movcc	r5, r2
 80236f4:	055b      	lsls	r3, r3, #21
 80236f6:	d53d      	bpl.n	8023774 <__sfvwrite_r+0x1d4>
 80236f8:	4629      	mov	r1, r5
 80236fa:	4630      	mov	r0, r6
 80236fc:	f7ff f9f4 	bl	8022ae8 <_malloc_r>
 8023700:	b948      	cbnz	r0, 8023716 <__sfvwrite_r+0x176>
 8023702:	230c      	movs	r3, #12
 8023704:	6033      	str	r3, [r6, #0]
 8023706:	89a3      	ldrh	r3, [r4, #12]
 8023708:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802370c:	81a3      	strh	r3, [r4, #12]
 802370e:	e7ac      	b.n	802366a <__sfvwrite_r+0xca>
 8023710:	461f      	mov	r7, r3
 8023712:	469a      	mov	sl, r3
 8023714:	e7d1      	b.n	80236ba <__sfvwrite_r+0x11a>
 8023716:	465a      	mov	r2, fp
 8023718:	6921      	ldr	r1, [r4, #16]
 802371a:	9001      	str	r0, [sp, #4]
 802371c:	f000 fa32 	bl	8023b84 <memcpy>
 8023720:	89a2      	ldrh	r2, [r4, #12]
 8023722:	9b01      	ldr	r3, [sp, #4]
 8023724:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8023728:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 802372c:	81a2      	strh	r2, [r4, #12]
 802372e:	6123      	str	r3, [r4, #16]
 8023730:	6165      	str	r5, [r4, #20]
 8023732:	445b      	add	r3, fp
 8023734:	eba5 050b 	sub.w	r5, r5, fp
 8023738:	6023      	str	r3, [r4, #0]
 802373a:	4652      	mov	r2, sl
 802373c:	60a5      	str	r5, [r4, #8]
 802373e:	4552      	cmp	r2, sl
 8023740:	bf28      	it	cs
 8023742:	4652      	movcs	r2, sl
 8023744:	6820      	ldr	r0, [r4, #0]
 8023746:	9201      	str	r2, [sp, #4]
 8023748:	4639      	mov	r1, r7
 802374a:	f000 f951 	bl	80239f0 <memmove>
 802374e:	68a3      	ldr	r3, [r4, #8]
 8023750:	9a01      	ldr	r2, [sp, #4]
 8023752:	1a9b      	subs	r3, r3, r2
 8023754:	60a3      	str	r3, [r4, #8]
 8023756:	6823      	ldr	r3, [r4, #0]
 8023758:	4413      	add	r3, r2
 802375a:	4655      	mov	r5, sl
 802375c:	6023      	str	r3, [r4, #0]
 802375e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8023762:	1b5b      	subs	r3, r3, r5
 8023764:	442f      	add	r7, r5
 8023766:	ebaa 0a05 	sub.w	sl, sl, r5
 802376a:	f8c9 3008 	str.w	r3, [r9, #8]
 802376e:	2b00      	cmp	r3, #0
 8023770:	d1a3      	bne.n	80236ba <__sfvwrite_r+0x11a>
 8023772:	e71c      	b.n	80235ae <__sfvwrite_r+0xe>
 8023774:	462a      	mov	r2, r5
 8023776:	4630      	mov	r0, r6
 8023778:	f7ff fc04 	bl	8022f84 <_realloc_r>
 802377c:	4603      	mov	r3, r0
 802377e:	2800      	cmp	r0, #0
 8023780:	d1d5      	bne.n	802372e <__sfvwrite_r+0x18e>
 8023782:	6921      	ldr	r1, [r4, #16]
 8023784:	4630      	mov	r0, r6
 8023786:	f000 fab1 	bl	8023cec <_free_r>
 802378a:	89a3      	ldrh	r3, [r4, #12]
 802378c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8023790:	81a3      	strh	r3, [r4, #12]
 8023792:	e7b6      	b.n	8023702 <__sfvwrite_r+0x162>
 8023794:	6923      	ldr	r3, [r4, #16]
 8023796:	4283      	cmp	r3, r0
 8023798:	d302      	bcc.n	80237a0 <__sfvwrite_r+0x200>
 802379a:	6961      	ldr	r1, [r4, #20]
 802379c:	4551      	cmp	r1, sl
 802379e:	d915      	bls.n	80237cc <__sfvwrite_r+0x22c>
 80237a0:	4552      	cmp	r2, sl
 80237a2:	bf28      	it	cs
 80237a4:	4652      	movcs	r2, sl
 80237a6:	4639      	mov	r1, r7
 80237a8:	4615      	mov	r5, r2
 80237aa:	f000 f921 	bl	80239f0 <memmove>
 80237ae:	68a3      	ldr	r3, [r4, #8]
 80237b0:	6822      	ldr	r2, [r4, #0]
 80237b2:	1b5b      	subs	r3, r3, r5
 80237b4:	442a      	add	r2, r5
 80237b6:	60a3      	str	r3, [r4, #8]
 80237b8:	6022      	str	r2, [r4, #0]
 80237ba:	2b00      	cmp	r3, #0
 80237bc:	d1cf      	bne.n	802375e <__sfvwrite_r+0x1be>
 80237be:	4621      	mov	r1, r4
 80237c0:	4630      	mov	r0, r6
 80237c2:	f001 fea9 	bl	8025518 <_fflush_r>
 80237c6:	2800      	cmp	r0, #0
 80237c8:	d0c9      	beq.n	802375e <__sfvwrite_r+0x1be>
 80237ca:	e79c      	b.n	8023706 <__sfvwrite_r+0x166>
 80237cc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80237d0:	4553      	cmp	r3, sl
 80237d2:	bf28      	it	cs
 80237d4:	4653      	movcs	r3, sl
 80237d6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80237d8:	fb93 f3f1 	sdiv	r3, r3, r1
 80237dc:	463a      	mov	r2, r7
 80237de:	434b      	muls	r3, r1
 80237e0:	4630      	mov	r0, r6
 80237e2:	69e1      	ldr	r1, [r4, #28]
 80237e4:	47a8      	blx	r5
 80237e6:	1e05      	subs	r5, r0, #0
 80237e8:	dcb9      	bgt.n	802375e <__sfvwrite_r+0x1be>
 80237ea:	e78c      	b.n	8023706 <__sfvwrite_r+0x166>
 80237ec:	e9d8 ab00 	ldrd	sl, fp, [r8]
 80237f0:	2000      	movs	r0, #0
 80237f2:	f108 0808 	add.w	r8, r8, #8
 80237f6:	e6f2      	b.n	80235de <__sfvwrite_r+0x3e>
 80237f8:	f10b 0701 	add.w	r7, fp, #1
 80237fc:	e6ff      	b.n	80235fe <__sfvwrite_r+0x5e>
 80237fe:	4293      	cmp	r3, r2
 8023800:	dc08      	bgt.n	8023814 <__sfvwrite_r+0x274>
 8023802:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8023804:	69e1      	ldr	r1, [r4, #28]
 8023806:	4652      	mov	r2, sl
 8023808:	4630      	mov	r0, r6
 802380a:	47a8      	blx	r5
 802380c:	1e05      	subs	r5, r0, #0
 802380e:	f73f af12 	bgt.w	8023636 <__sfvwrite_r+0x96>
 8023812:	e778      	b.n	8023706 <__sfvwrite_r+0x166>
 8023814:	4651      	mov	r1, sl
 8023816:	9201      	str	r2, [sp, #4]
 8023818:	f000 f8ea 	bl	80239f0 <memmove>
 802381c:	9a01      	ldr	r2, [sp, #4]
 802381e:	68a3      	ldr	r3, [r4, #8]
 8023820:	1a9b      	subs	r3, r3, r2
 8023822:	60a3      	str	r3, [r4, #8]
 8023824:	6823      	ldr	r3, [r4, #0]
 8023826:	4413      	add	r3, r2
 8023828:	6023      	str	r3, [r4, #0]
 802382a:	4615      	mov	r5, r2
 802382c:	e703      	b.n	8023636 <__sfvwrite_r+0x96>
 802382e:	2001      	movs	r0, #1
 8023830:	e70a      	b.n	8023648 <__sfvwrite_r+0xa8>
 8023832:	bf00      	nop
 8023834:	7ffffc00 	.word	0x7ffffc00

08023838 <_fwalk_sglue>:
 8023838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802383c:	4607      	mov	r7, r0
 802383e:	4688      	mov	r8, r1
 8023840:	4614      	mov	r4, r2
 8023842:	2600      	movs	r6, #0
 8023844:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8023848:	f1b9 0901 	subs.w	r9, r9, #1
 802384c:	d505      	bpl.n	802385a <_fwalk_sglue+0x22>
 802384e:	6824      	ldr	r4, [r4, #0]
 8023850:	2c00      	cmp	r4, #0
 8023852:	d1f7      	bne.n	8023844 <_fwalk_sglue+0xc>
 8023854:	4630      	mov	r0, r6
 8023856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802385a:	89ab      	ldrh	r3, [r5, #12]
 802385c:	2b01      	cmp	r3, #1
 802385e:	d907      	bls.n	8023870 <_fwalk_sglue+0x38>
 8023860:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8023864:	3301      	adds	r3, #1
 8023866:	d003      	beq.n	8023870 <_fwalk_sglue+0x38>
 8023868:	4629      	mov	r1, r5
 802386a:	4638      	mov	r0, r7
 802386c:	47c0      	blx	r8
 802386e:	4306      	orrs	r6, r0
 8023870:	3568      	adds	r5, #104	@ 0x68
 8023872:	e7e9      	b.n	8023848 <_fwalk_sglue+0x10>

08023874 <_fwrite_r>:
 8023874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023878:	b086      	sub	sp, #24
 802387a:	fb02 f603 	mul.w	r6, r2, r3
 802387e:	461d      	mov	r5, r3
 8023880:	ab01      	add	r3, sp, #4
 8023882:	9303      	str	r3, [sp, #12]
 8023884:	2301      	movs	r3, #1
 8023886:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8023888:	9101      	str	r1, [sp, #4]
 802388a:	4690      	mov	r8, r2
 802388c:	9602      	str	r6, [sp, #8]
 802388e:	9605      	str	r6, [sp, #20]
 8023890:	9304      	str	r3, [sp, #16]
 8023892:	4607      	mov	r7, r0
 8023894:	b118      	cbz	r0, 802389e <_fwrite_r+0x2a>
 8023896:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8023898:	b90b      	cbnz	r3, 802389e <_fwrite_r+0x2a>
 802389a:	f7ff fdfb 	bl	8023494 <__sinit>
 802389e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80238a0:	07d8      	lsls	r0, r3, #31
 80238a2:	d405      	bmi.n	80238b0 <_fwrite_r+0x3c>
 80238a4:	89a3      	ldrh	r3, [r4, #12]
 80238a6:	0599      	lsls	r1, r3, #22
 80238a8:	d402      	bmi.n	80238b0 <_fwrite_r+0x3c>
 80238aa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80238ac:	f000 f968 	bl	8023b80 <__retarget_lock_acquire_recursive>
 80238b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80238b4:	049a      	lsls	r2, r3, #18
 80238b6:	d406      	bmi.n	80238c6 <_fwrite_r+0x52>
 80238b8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80238bc:	81a3      	strh	r3, [r4, #12]
 80238be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80238c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80238c4:	6663      	str	r3, [r4, #100]	@ 0x64
 80238c6:	aa03      	add	r2, sp, #12
 80238c8:	4621      	mov	r1, r4
 80238ca:	4638      	mov	r0, r7
 80238cc:	f7ff fe68 	bl	80235a0 <__sfvwrite_r>
 80238d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80238d2:	b958      	cbnz	r0, 80238ec <_fwrite_r+0x78>
 80238d4:	07d8      	lsls	r0, r3, #31
 80238d6:	d405      	bmi.n	80238e4 <_fwrite_r+0x70>
 80238d8:	89a3      	ldrh	r3, [r4, #12]
 80238da:	0599      	lsls	r1, r3, #22
 80238dc:	d402      	bmi.n	80238e4 <_fwrite_r+0x70>
 80238de:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80238e0:	f000 f94f 	bl	8023b82 <__retarget_lock_release_recursive>
 80238e4:	4628      	mov	r0, r5
 80238e6:	b006      	add	sp, #24
 80238e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80238ec:	07da      	lsls	r2, r3, #31
 80238ee:	d405      	bmi.n	80238fc <_fwrite_r+0x88>
 80238f0:	89a3      	ldrh	r3, [r4, #12]
 80238f2:	059b      	lsls	r3, r3, #22
 80238f4:	d402      	bmi.n	80238fc <_fwrite_r+0x88>
 80238f6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80238f8:	f000 f943 	bl	8023b82 <__retarget_lock_release_recursive>
 80238fc:	9b05      	ldr	r3, [sp, #20]
 80238fe:	1af6      	subs	r6, r6, r3
 8023900:	fbb6 f5f8 	udiv	r5, r6, r8
 8023904:	e7ee      	b.n	80238e4 <_fwrite_r+0x70>
	...

08023908 <fwrite>:
 8023908:	b507      	push	{r0, r1, r2, lr}
 802390a:	9300      	str	r3, [sp, #0]
 802390c:	4613      	mov	r3, r2
 802390e:	460a      	mov	r2, r1
 8023910:	4601      	mov	r1, r0
 8023912:	4803      	ldr	r0, [pc, #12]	@ (8023920 <fwrite+0x18>)
 8023914:	6800      	ldr	r0, [r0, #0]
 8023916:	f7ff ffad 	bl	8023874 <_fwrite_r>
 802391a:	b003      	add	sp, #12
 802391c:	f85d fb04 	ldr.w	pc, [sp], #4
 8023920:	2000884c 	.word	0x2000884c

08023924 <__swsetup_r>:
 8023924:	b538      	push	{r3, r4, r5, lr}
 8023926:	4b29      	ldr	r3, [pc, #164]	@ (80239cc <__swsetup_r+0xa8>)
 8023928:	4605      	mov	r5, r0
 802392a:	6818      	ldr	r0, [r3, #0]
 802392c:	460c      	mov	r4, r1
 802392e:	b118      	cbz	r0, 8023938 <__swsetup_r+0x14>
 8023930:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8023932:	b90b      	cbnz	r3, 8023938 <__swsetup_r+0x14>
 8023934:	f7ff fdae 	bl	8023494 <__sinit>
 8023938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802393c:	0719      	lsls	r1, r3, #28
 802393e:	d422      	bmi.n	8023986 <__swsetup_r+0x62>
 8023940:	06da      	lsls	r2, r3, #27
 8023942:	d407      	bmi.n	8023954 <__swsetup_r+0x30>
 8023944:	2209      	movs	r2, #9
 8023946:	602a      	str	r2, [r5, #0]
 8023948:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802394c:	81a3      	strh	r3, [r4, #12]
 802394e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8023952:	e033      	b.n	80239bc <__swsetup_r+0x98>
 8023954:	0758      	lsls	r0, r3, #29
 8023956:	d512      	bpl.n	802397e <__swsetup_r+0x5a>
 8023958:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 802395a:	b141      	cbz	r1, 802396e <__swsetup_r+0x4a>
 802395c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8023960:	4299      	cmp	r1, r3
 8023962:	d002      	beq.n	802396a <__swsetup_r+0x46>
 8023964:	4628      	mov	r0, r5
 8023966:	f000 f9c1 	bl	8023cec <_free_r>
 802396a:	2300      	movs	r3, #0
 802396c:	6323      	str	r3, [r4, #48]	@ 0x30
 802396e:	89a3      	ldrh	r3, [r4, #12]
 8023970:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8023974:	81a3      	strh	r3, [r4, #12]
 8023976:	2300      	movs	r3, #0
 8023978:	6063      	str	r3, [r4, #4]
 802397a:	6923      	ldr	r3, [r4, #16]
 802397c:	6023      	str	r3, [r4, #0]
 802397e:	89a3      	ldrh	r3, [r4, #12]
 8023980:	f043 0308 	orr.w	r3, r3, #8
 8023984:	81a3      	strh	r3, [r4, #12]
 8023986:	6923      	ldr	r3, [r4, #16]
 8023988:	b94b      	cbnz	r3, 802399e <__swsetup_r+0x7a>
 802398a:	89a3      	ldrh	r3, [r4, #12]
 802398c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8023990:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8023994:	d003      	beq.n	802399e <__swsetup_r+0x7a>
 8023996:	4621      	mov	r1, r4
 8023998:	4628      	mov	r0, r5
 802399a:	f001 fc6f 	bl	802527c <__smakebuf_r>
 802399e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80239a2:	f013 0201 	ands.w	r2, r3, #1
 80239a6:	d00a      	beq.n	80239be <__swsetup_r+0x9a>
 80239a8:	2200      	movs	r2, #0
 80239aa:	60a2      	str	r2, [r4, #8]
 80239ac:	6962      	ldr	r2, [r4, #20]
 80239ae:	4252      	negs	r2, r2
 80239b0:	61a2      	str	r2, [r4, #24]
 80239b2:	6922      	ldr	r2, [r4, #16]
 80239b4:	b942      	cbnz	r2, 80239c8 <__swsetup_r+0xa4>
 80239b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80239ba:	d1c5      	bne.n	8023948 <__swsetup_r+0x24>
 80239bc:	bd38      	pop	{r3, r4, r5, pc}
 80239be:	0799      	lsls	r1, r3, #30
 80239c0:	bf58      	it	pl
 80239c2:	6962      	ldrpl	r2, [r4, #20]
 80239c4:	60a2      	str	r2, [r4, #8]
 80239c6:	e7f4      	b.n	80239b2 <__swsetup_r+0x8e>
 80239c8:	2000      	movs	r0, #0
 80239ca:	e7f7      	b.n	80239bc <__swsetup_r+0x98>
 80239cc:	2000884c 	.word	0x2000884c

080239d0 <memcmp>:
 80239d0:	b510      	push	{r4, lr}
 80239d2:	3901      	subs	r1, #1
 80239d4:	4402      	add	r2, r0
 80239d6:	4290      	cmp	r0, r2
 80239d8:	d101      	bne.n	80239de <memcmp+0xe>
 80239da:	2000      	movs	r0, #0
 80239dc:	e005      	b.n	80239ea <memcmp+0x1a>
 80239de:	7803      	ldrb	r3, [r0, #0]
 80239e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80239e4:	42a3      	cmp	r3, r4
 80239e6:	d001      	beq.n	80239ec <memcmp+0x1c>
 80239e8:	1b18      	subs	r0, r3, r4
 80239ea:	bd10      	pop	{r4, pc}
 80239ec:	3001      	adds	r0, #1
 80239ee:	e7f2      	b.n	80239d6 <memcmp+0x6>

080239f0 <memmove>:
 80239f0:	4288      	cmp	r0, r1
 80239f2:	b510      	push	{r4, lr}
 80239f4:	eb01 0402 	add.w	r4, r1, r2
 80239f8:	d902      	bls.n	8023a00 <memmove+0x10>
 80239fa:	4284      	cmp	r4, r0
 80239fc:	4623      	mov	r3, r4
 80239fe:	d807      	bhi.n	8023a10 <memmove+0x20>
 8023a00:	1e43      	subs	r3, r0, #1
 8023a02:	42a1      	cmp	r1, r4
 8023a04:	d008      	beq.n	8023a18 <memmove+0x28>
 8023a06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8023a0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8023a0e:	e7f8      	b.n	8023a02 <memmove+0x12>
 8023a10:	4402      	add	r2, r0
 8023a12:	4601      	mov	r1, r0
 8023a14:	428a      	cmp	r2, r1
 8023a16:	d100      	bne.n	8023a1a <memmove+0x2a>
 8023a18:	bd10      	pop	{r4, pc}
 8023a1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8023a1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8023a22:	e7f7      	b.n	8023a14 <memmove+0x24>

08023a24 <memset>:
 8023a24:	4402      	add	r2, r0
 8023a26:	4603      	mov	r3, r0
 8023a28:	4293      	cmp	r3, r2
 8023a2a:	d100      	bne.n	8023a2e <memset+0xa>
 8023a2c:	4770      	bx	lr
 8023a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8023a32:	e7f9      	b.n	8023a28 <memset+0x4>

08023a34 <strncmp>:
 8023a34:	b510      	push	{r4, lr}
 8023a36:	b16a      	cbz	r2, 8023a54 <strncmp+0x20>
 8023a38:	3901      	subs	r1, #1
 8023a3a:	1884      	adds	r4, r0, r2
 8023a3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023a40:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8023a44:	429a      	cmp	r2, r3
 8023a46:	d103      	bne.n	8023a50 <strncmp+0x1c>
 8023a48:	42a0      	cmp	r0, r4
 8023a4a:	d001      	beq.n	8023a50 <strncmp+0x1c>
 8023a4c:	2a00      	cmp	r2, #0
 8023a4e:	d1f5      	bne.n	8023a3c <strncmp+0x8>
 8023a50:	1ad0      	subs	r0, r2, r3
 8023a52:	bd10      	pop	{r4, pc}
 8023a54:	4610      	mov	r0, r2
 8023a56:	e7fc      	b.n	8023a52 <strncmp+0x1e>

08023a58 <_raise_r>:
 8023a58:	291f      	cmp	r1, #31
 8023a5a:	b538      	push	{r3, r4, r5, lr}
 8023a5c:	4605      	mov	r5, r0
 8023a5e:	460c      	mov	r4, r1
 8023a60:	d904      	bls.n	8023a6c <_raise_r+0x14>
 8023a62:	2316      	movs	r3, #22
 8023a64:	6003      	str	r3, [r0, #0]
 8023a66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8023a6a:	bd38      	pop	{r3, r4, r5, pc}
 8023a6c:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 8023a70:	b112      	cbz	r2, 8023a78 <_raise_r+0x20>
 8023a72:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8023a76:	b94b      	cbnz	r3, 8023a8c <_raise_r+0x34>
 8023a78:	4628      	mov	r0, r5
 8023a7a:	f000 f837 	bl	8023aec <_getpid_r>
 8023a7e:	4622      	mov	r2, r4
 8023a80:	4601      	mov	r1, r0
 8023a82:	4628      	mov	r0, r5
 8023a84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8023a88:	f000 b81e 	b.w	8023ac8 <_kill_r>
 8023a8c:	2b01      	cmp	r3, #1
 8023a8e:	d00a      	beq.n	8023aa6 <_raise_r+0x4e>
 8023a90:	1c59      	adds	r1, r3, #1
 8023a92:	d103      	bne.n	8023a9c <_raise_r+0x44>
 8023a94:	2316      	movs	r3, #22
 8023a96:	6003      	str	r3, [r0, #0]
 8023a98:	2001      	movs	r0, #1
 8023a9a:	e7e6      	b.n	8023a6a <_raise_r+0x12>
 8023a9c:	2100      	movs	r1, #0
 8023a9e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8023aa2:	4620      	mov	r0, r4
 8023aa4:	4798      	blx	r3
 8023aa6:	2000      	movs	r0, #0
 8023aa8:	e7df      	b.n	8023a6a <_raise_r+0x12>
	...

08023aac <raise>:
 8023aac:	4b02      	ldr	r3, [pc, #8]	@ (8023ab8 <raise+0xc>)
 8023aae:	4601      	mov	r1, r0
 8023ab0:	6818      	ldr	r0, [r3, #0]
 8023ab2:	f7ff bfd1 	b.w	8023a58 <_raise_r>
 8023ab6:	bf00      	nop
 8023ab8:	2000884c 	.word	0x2000884c

08023abc <__cxa_atexit>:
 8023abc:	4613      	mov	r3, r2
 8023abe:	460a      	mov	r2, r1
 8023ac0:	4601      	mov	r1, r0
 8023ac2:	2002      	movs	r0, #2
 8023ac4:	f000 b86c 	b.w	8023ba0 <__register_exitproc>

08023ac8 <_kill_r>:
 8023ac8:	b538      	push	{r3, r4, r5, lr}
 8023aca:	4d07      	ldr	r5, [pc, #28]	@ (8023ae8 <_kill_r+0x20>)
 8023acc:	2300      	movs	r3, #0
 8023ace:	4604      	mov	r4, r0
 8023ad0:	4608      	mov	r0, r1
 8023ad2:	4611      	mov	r1, r2
 8023ad4:	602b      	str	r3, [r5, #0]
 8023ad6:	f003 fe95 	bl	8027804 <_kill>
 8023ada:	1c43      	adds	r3, r0, #1
 8023adc:	d102      	bne.n	8023ae4 <_kill_r+0x1c>
 8023ade:	682b      	ldr	r3, [r5, #0]
 8023ae0:	b103      	cbz	r3, 8023ae4 <_kill_r+0x1c>
 8023ae2:	6023      	str	r3, [r4, #0]
 8023ae4:	bd38      	pop	{r3, r4, r5, pc}
 8023ae6:	bf00      	nop
 8023ae8:	2003cfdc 	.word	0x2003cfdc

08023aec <_getpid_r>:
 8023aec:	f003 be82 	b.w	80277f4 <_getpid>

08023af0 <_sbrk_r>:
 8023af0:	b538      	push	{r3, r4, r5, lr}
 8023af2:	4d06      	ldr	r5, [pc, #24]	@ (8023b0c <_sbrk_r+0x1c>)
 8023af4:	2300      	movs	r3, #0
 8023af6:	4604      	mov	r4, r0
 8023af8:	4608      	mov	r0, r1
 8023afa:	602b      	str	r3, [r5, #0]
 8023afc:	f003 fe8a 	bl	8027814 <_sbrk>
 8023b00:	1c43      	adds	r3, r0, #1
 8023b02:	d102      	bne.n	8023b0a <_sbrk_r+0x1a>
 8023b04:	682b      	ldr	r3, [r5, #0]
 8023b06:	b103      	cbz	r3, 8023b0a <_sbrk_r+0x1a>
 8023b08:	6023      	str	r3, [r4, #0]
 8023b0a:	bd38      	pop	{r3, r4, r5, pc}
 8023b0c:	2003cfdc 	.word	0x2003cfdc

08023b10 <__errno>:
 8023b10:	4b01      	ldr	r3, [pc, #4]	@ (8023b18 <__errno+0x8>)
 8023b12:	6818      	ldr	r0, [r3, #0]
 8023b14:	4770      	bx	lr
 8023b16:	bf00      	nop
 8023b18:	2000884c 	.word	0x2000884c

08023b1c <sysconf>:
 8023b1c:	2808      	cmp	r0, #8
 8023b1e:	b508      	push	{r3, lr}
 8023b20:	d006      	beq.n	8023b30 <sysconf+0x14>
 8023b22:	f7ff fff5 	bl	8023b10 <__errno>
 8023b26:	2316      	movs	r3, #22
 8023b28:	6003      	str	r3, [r0, #0]
 8023b2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8023b2e:	bd08      	pop	{r3, pc}
 8023b30:	2080      	movs	r0, #128	@ 0x80
 8023b32:	e7fc      	b.n	8023b2e <sysconf+0x12>

08023b34 <__libc_init_array>:
 8023b34:	b570      	push	{r4, r5, r6, lr}
 8023b36:	4d0d      	ldr	r5, [pc, #52]	@ (8023b6c <__libc_init_array+0x38>)
 8023b38:	4c0d      	ldr	r4, [pc, #52]	@ (8023b70 <__libc_init_array+0x3c>)
 8023b3a:	1b64      	subs	r4, r4, r5
 8023b3c:	10a4      	asrs	r4, r4, #2
 8023b3e:	2600      	movs	r6, #0
 8023b40:	42a6      	cmp	r6, r4
 8023b42:	d109      	bne.n	8023b58 <__libc_init_array+0x24>
 8023b44:	4d0b      	ldr	r5, [pc, #44]	@ (8023b74 <__libc_init_array+0x40>)
 8023b46:	4c0c      	ldr	r4, [pc, #48]	@ (8023b78 <__libc_init_array+0x44>)
 8023b48:	f003 fe72 	bl	8027830 <_init>
 8023b4c:	1b64      	subs	r4, r4, r5
 8023b4e:	10a4      	asrs	r4, r4, #2
 8023b50:	2600      	movs	r6, #0
 8023b52:	42a6      	cmp	r6, r4
 8023b54:	d105      	bne.n	8023b62 <__libc_init_array+0x2e>
 8023b56:	bd70      	pop	{r4, r5, r6, pc}
 8023b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8023b5c:	4798      	blx	r3
 8023b5e:	3601      	adds	r6, #1
 8023b60:	e7ee      	b.n	8023b40 <__libc_init_array+0xc>
 8023b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8023b66:	4798      	blx	r3
 8023b68:	3601      	adds	r6, #1
 8023b6a:	e7f2      	b.n	8023b52 <__libc_init_array+0x1e>
 8023b6c:	080afbac 	.word	0x080afbac
 8023b70:	080afbac 	.word	0x080afbac
 8023b74:	080afbac 	.word	0x080afbac
 8023b78:	080afbc0 	.word	0x080afbc0

08023b7c <__retarget_lock_init_recursive>:
 8023b7c:	4770      	bx	lr

08023b7e <__retarget_lock_close_recursive>:
 8023b7e:	4770      	bx	lr

08023b80 <__retarget_lock_acquire_recursive>:
 8023b80:	4770      	bx	lr

08023b82 <__retarget_lock_release_recursive>:
 8023b82:	4770      	bx	lr

08023b84 <memcpy>:
 8023b84:	440a      	add	r2, r1
 8023b86:	4291      	cmp	r1, r2
 8023b88:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8023b8c:	d100      	bne.n	8023b90 <memcpy+0xc>
 8023b8e:	4770      	bx	lr
 8023b90:	b510      	push	{r4, lr}
 8023b92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8023b96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8023b9a:	4291      	cmp	r1, r2
 8023b9c:	d1f9      	bne.n	8023b92 <memcpy+0xe>
 8023b9e:	bd10      	pop	{r4, pc}

08023ba0 <__register_exitproc>:
 8023ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023ba4:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8023c1c <__register_exitproc+0x7c>
 8023ba8:	4606      	mov	r6, r0
 8023baa:	f8da 0000 	ldr.w	r0, [sl]
 8023bae:	4698      	mov	r8, r3
 8023bb0:	460f      	mov	r7, r1
 8023bb2:	4691      	mov	r9, r2
 8023bb4:	f7ff ffe4 	bl	8023b80 <__retarget_lock_acquire_recursive>
 8023bb8:	4b16      	ldr	r3, [pc, #88]	@ (8023c14 <__register_exitproc+0x74>)
 8023bba:	681c      	ldr	r4, [r3, #0]
 8023bbc:	b90c      	cbnz	r4, 8023bc2 <__register_exitproc+0x22>
 8023bbe:	4c16      	ldr	r4, [pc, #88]	@ (8023c18 <__register_exitproc+0x78>)
 8023bc0:	601c      	str	r4, [r3, #0]
 8023bc2:	6865      	ldr	r5, [r4, #4]
 8023bc4:	f8da 0000 	ldr.w	r0, [sl]
 8023bc8:	2d1f      	cmp	r5, #31
 8023bca:	dd05      	ble.n	8023bd8 <__register_exitproc+0x38>
 8023bcc:	f7ff ffd9 	bl	8023b82 <__retarget_lock_release_recursive>
 8023bd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8023bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023bd8:	b19e      	cbz	r6, 8023c02 <__register_exitproc+0x62>
 8023bda:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8023bde:	2201      	movs	r2, #1
 8023be0:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8023be4:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8023be8:	40aa      	lsls	r2, r5
 8023bea:	4313      	orrs	r3, r2
 8023bec:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8023bf0:	2e02      	cmp	r6, #2
 8023bf2:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8023bf6:	bf02      	ittt	eq
 8023bf8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8023bfc:	4313      	orreq	r3, r2
 8023bfe:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8023c02:	1c6b      	adds	r3, r5, #1
 8023c04:	3502      	adds	r5, #2
 8023c06:	6063      	str	r3, [r4, #4]
 8023c08:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8023c0c:	f7ff ffb9 	bl	8023b82 <__retarget_lock_release_recursive>
 8023c10:	2000      	movs	r0, #0
 8023c12:	e7df      	b.n	8023bd4 <__register_exitproc+0x34>
 8023c14:	2003cfd8 	.word	0x2003cfd8
 8023c18:	2003ce48 	.word	0x2003ce48
 8023c1c:	20008970 	.word	0x20008970

08023c20 <register_fini>:
 8023c20:	4b02      	ldr	r3, [pc, #8]	@ (8023c2c <register_fini+0xc>)
 8023c22:	b113      	cbz	r3, 8023c2a <register_fini+0xa>
 8023c24:	4802      	ldr	r0, [pc, #8]	@ (8023c30 <register_fini+0x10>)
 8023c26:	f000 b805 	b.w	8023c34 <atexit>
 8023c2a:	4770      	bx	lr
 8023c2c:	00000000 	.word	0x00000000
 8023c30:	08025779 	.word	0x08025779

08023c34 <atexit>:
 8023c34:	2300      	movs	r3, #0
 8023c36:	4601      	mov	r1, r0
 8023c38:	461a      	mov	r2, r3
 8023c3a:	4618      	mov	r0, r3
 8023c3c:	f7ff bfb0 	b.w	8023ba0 <__register_exitproc>

08023c40 <_malloc_trim_r>:
 8023c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023c44:	4606      	mov	r6, r0
 8023c46:	2008      	movs	r0, #8
 8023c48:	4689      	mov	r9, r1
 8023c4a:	f7ff ff67 	bl	8023b1c <sysconf>
 8023c4e:	4f24      	ldr	r7, [pc, #144]	@ (8023ce0 <_malloc_trim_r+0xa0>)
 8023c50:	4680      	mov	r8, r0
 8023c52:	4630      	mov	r0, r6
 8023c54:	f7ff f982 	bl	8022f5c <__malloc_lock>
 8023c58:	68bb      	ldr	r3, [r7, #8]
 8023c5a:	685d      	ldr	r5, [r3, #4]
 8023c5c:	f025 0503 	bic.w	r5, r5, #3
 8023c60:	f1a5 0411 	sub.w	r4, r5, #17
 8023c64:	eba4 0409 	sub.w	r4, r4, r9
 8023c68:	4444      	add	r4, r8
 8023c6a:	fbb4 f4f8 	udiv	r4, r4, r8
 8023c6e:	3c01      	subs	r4, #1
 8023c70:	fb08 f404 	mul.w	r4, r8, r4
 8023c74:	45a0      	cmp	r8, r4
 8023c76:	dd05      	ble.n	8023c84 <_malloc_trim_r+0x44>
 8023c78:	4630      	mov	r0, r6
 8023c7a:	f7ff f975 	bl	8022f68 <__malloc_unlock>
 8023c7e:	2000      	movs	r0, #0
 8023c80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8023c84:	2100      	movs	r1, #0
 8023c86:	4630      	mov	r0, r6
 8023c88:	f7ff ff32 	bl	8023af0 <_sbrk_r>
 8023c8c:	68bb      	ldr	r3, [r7, #8]
 8023c8e:	442b      	add	r3, r5
 8023c90:	4298      	cmp	r0, r3
 8023c92:	d1f1      	bne.n	8023c78 <_malloc_trim_r+0x38>
 8023c94:	4261      	negs	r1, r4
 8023c96:	4630      	mov	r0, r6
 8023c98:	f7ff ff2a 	bl	8023af0 <_sbrk_r>
 8023c9c:	3001      	adds	r0, #1
 8023c9e:	d110      	bne.n	8023cc2 <_malloc_trim_r+0x82>
 8023ca0:	2100      	movs	r1, #0
 8023ca2:	4630      	mov	r0, r6
 8023ca4:	f7ff ff24 	bl	8023af0 <_sbrk_r>
 8023ca8:	68ba      	ldr	r2, [r7, #8]
 8023caa:	1a83      	subs	r3, r0, r2
 8023cac:	2b0f      	cmp	r3, #15
 8023cae:	dde3      	ble.n	8023c78 <_malloc_trim_r+0x38>
 8023cb0:	490c      	ldr	r1, [pc, #48]	@ (8023ce4 <_malloc_trim_r+0xa4>)
 8023cb2:	6809      	ldr	r1, [r1, #0]
 8023cb4:	1a40      	subs	r0, r0, r1
 8023cb6:	490c      	ldr	r1, [pc, #48]	@ (8023ce8 <_malloc_trim_r+0xa8>)
 8023cb8:	f043 0301 	orr.w	r3, r3, #1
 8023cbc:	6008      	str	r0, [r1, #0]
 8023cbe:	6053      	str	r3, [r2, #4]
 8023cc0:	e7da      	b.n	8023c78 <_malloc_trim_r+0x38>
 8023cc2:	68bb      	ldr	r3, [r7, #8]
 8023cc4:	4a08      	ldr	r2, [pc, #32]	@ (8023ce8 <_malloc_trim_r+0xa8>)
 8023cc6:	1b2d      	subs	r5, r5, r4
 8023cc8:	f045 0501 	orr.w	r5, r5, #1
 8023ccc:	605d      	str	r5, [r3, #4]
 8023cce:	6813      	ldr	r3, [r2, #0]
 8023cd0:	4630      	mov	r0, r6
 8023cd2:	1b1b      	subs	r3, r3, r4
 8023cd4:	6013      	str	r3, [r2, #0]
 8023cd6:	f7ff f947 	bl	8022f68 <__malloc_unlock>
 8023cda:	2001      	movs	r0, #1
 8023cdc:	e7d0      	b.n	8023c80 <_malloc_trim_r+0x40>
 8023cde:	bf00      	nop
 8023ce0:	20008438 	.word	0x20008438
 8023ce4:	20008430 	.word	0x20008430
 8023ce8:	2003ccd4 	.word	0x2003ccd4

08023cec <_free_r>:
 8023cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023cee:	4604      	mov	r4, r0
 8023cf0:	460f      	mov	r7, r1
 8023cf2:	2900      	cmp	r1, #0
 8023cf4:	f000 80b1 	beq.w	8023e5a <_free_r+0x16e>
 8023cf8:	f7ff f930 	bl	8022f5c <__malloc_lock>
 8023cfc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8023d00:	4d56      	ldr	r5, [pc, #344]	@ (8023e5c <_free_r+0x170>)
 8023d02:	f022 0001 	bic.w	r0, r2, #1
 8023d06:	f1a7 0308 	sub.w	r3, r7, #8
 8023d0a:	eb03 0c00 	add.w	ip, r3, r0
 8023d0e:	68a9      	ldr	r1, [r5, #8]
 8023d10:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8023d14:	4561      	cmp	r1, ip
 8023d16:	f026 0603 	bic.w	r6, r6, #3
 8023d1a:	f002 0201 	and.w	r2, r2, #1
 8023d1e:	d11b      	bne.n	8023d58 <_free_r+0x6c>
 8023d20:	4406      	add	r6, r0
 8023d22:	b93a      	cbnz	r2, 8023d34 <_free_r+0x48>
 8023d24:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8023d28:	1a9b      	subs	r3, r3, r2
 8023d2a:	4416      	add	r6, r2
 8023d2c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8023d30:	60ca      	str	r2, [r1, #12]
 8023d32:	6091      	str	r1, [r2, #8]
 8023d34:	f046 0201 	orr.w	r2, r6, #1
 8023d38:	605a      	str	r2, [r3, #4]
 8023d3a:	60ab      	str	r3, [r5, #8]
 8023d3c:	4b48      	ldr	r3, [pc, #288]	@ (8023e60 <_free_r+0x174>)
 8023d3e:	681b      	ldr	r3, [r3, #0]
 8023d40:	42b3      	cmp	r3, r6
 8023d42:	d804      	bhi.n	8023d4e <_free_r+0x62>
 8023d44:	4b47      	ldr	r3, [pc, #284]	@ (8023e64 <_free_r+0x178>)
 8023d46:	4620      	mov	r0, r4
 8023d48:	6819      	ldr	r1, [r3, #0]
 8023d4a:	f7ff ff79 	bl	8023c40 <_malloc_trim_r>
 8023d4e:	4620      	mov	r0, r4
 8023d50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8023d54:	f7ff b908 	b.w	8022f68 <__malloc_unlock>
 8023d58:	f8cc 6004 	str.w	r6, [ip, #4]
 8023d5c:	2a00      	cmp	r2, #0
 8023d5e:	d138      	bne.n	8023dd2 <_free_r+0xe6>
 8023d60:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8023d64:	1a5b      	subs	r3, r3, r1
 8023d66:	4408      	add	r0, r1
 8023d68:	6899      	ldr	r1, [r3, #8]
 8023d6a:	f105 0708 	add.w	r7, r5, #8
 8023d6e:	42b9      	cmp	r1, r7
 8023d70:	d031      	beq.n	8023dd6 <_free_r+0xea>
 8023d72:	68df      	ldr	r7, [r3, #12]
 8023d74:	60cf      	str	r7, [r1, #12]
 8023d76:	60b9      	str	r1, [r7, #8]
 8023d78:	eb0c 0106 	add.w	r1, ip, r6
 8023d7c:	6849      	ldr	r1, [r1, #4]
 8023d7e:	07c9      	lsls	r1, r1, #31
 8023d80:	d40b      	bmi.n	8023d9a <_free_r+0xae>
 8023d82:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8023d86:	4430      	add	r0, r6
 8023d88:	bb3a      	cbnz	r2, 8023dda <_free_r+0xee>
 8023d8a:	4e37      	ldr	r6, [pc, #220]	@ (8023e68 <_free_r+0x17c>)
 8023d8c:	42b1      	cmp	r1, r6
 8023d8e:	d124      	bne.n	8023dda <_free_r+0xee>
 8023d90:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8023d94:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8023d98:	2201      	movs	r2, #1
 8023d9a:	f040 0101 	orr.w	r1, r0, #1
 8023d9e:	6059      	str	r1, [r3, #4]
 8023da0:	5018      	str	r0, [r3, r0]
 8023da2:	2a00      	cmp	r2, #0
 8023da4:	d1d3      	bne.n	8023d4e <_free_r+0x62>
 8023da6:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8023daa:	d21b      	bcs.n	8023de4 <_free_r+0xf8>
 8023dac:	08c2      	lsrs	r2, r0, #3
 8023dae:	2101      	movs	r1, #1
 8023db0:	0940      	lsrs	r0, r0, #5
 8023db2:	4081      	lsls	r1, r0
 8023db4:	6868      	ldr	r0, [r5, #4]
 8023db6:	3201      	adds	r2, #1
 8023db8:	4301      	orrs	r1, r0
 8023dba:	6069      	str	r1, [r5, #4]
 8023dbc:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8023dc0:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 8023dc4:	3908      	subs	r1, #8
 8023dc6:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8023dca:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8023dce:	60c3      	str	r3, [r0, #12]
 8023dd0:	e7bd      	b.n	8023d4e <_free_r+0x62>
 8023dd2:	2200      	movs	r2, #0
 8023dd4:	e7d0      	b.n	8023d78 <_free_r+0x8c>
 8023dd6:	2201      	movs	r2, #1
 8023dd8:	e7ce      	b.n	8023d78 <_free_r+0x8c>
 8023dda:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8023dde:	60ce      	str	r6, [r1, #12]
 8023de0:	60b1      	str	r1, [r6, #8]
 8023de2:	e7da      	b.n	8023d9a <_free_r+0xae>
 8023de4:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8023de8:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8023dec:	d214      	bcs.n	8023e18 <_free_r+0x12c>
 8023dee:	0982      	lsrs	r2, r0, #6
 8023df0:	3238      	adds	r2, #56	@ 0x38
 8023df2:	1c51      	adds	r1, r2, #1
 8023df4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8023df8:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8023dfc:	428e      	cmp	r6, r1
 8023dfe:	d125      	bne.n	8023e4c <_free_r+0x160>
 8023e00:	2001      	movs	r0, #1
 8023e02:	1092      	asrs	r2, r2, #2
 8023e04:	fa00 f202 	lsl.w	r2, r0, r2
 8023e08:	6868      	ldr	r0, [r5, #4]
 8023e0a:	4302      	orrs	r2, r0
 8023e0c:	606a      	str	r2, [r5, #4]
 8023e0e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8023e12:	60b3      	str	r3, [r6, #8]
 8023e14:	60cb      	str	r3, [r1, #12]
 8023e16:	e79a      	b.n	8023d4e <_free_r+0x62>
 8023e18:	2a14      	cmp	r2, #20
 8023e1a:	d801      	bhi.n	8023e20 <_free_r+0x134>
 8023e1c:	325b      	adds	r2, #91	@ 0x5b
 8023e1e:	e7e8      	b.n	8023df2 <_free_r+0x106>
 8023e20:	2a54      	cmp	r2, #84	@ 0x54
 8023e22:	d802      	bhi.n	8023e2a <_free_r+0x13e>
 8023e24:	0b02      	lsrs	r2, r0, #12
 8023e26:	326e      	adds	r2, #110	@ 0x6e
 8023e28:	e7e3      	b.n	8023df2 <_free_r+0x106>
 8023e2a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8023e2e:	d802      	bhi.n	8023e36 <_free_r+0x14a>
 8023e30:	0bc2      	lsrs	r2, r0, #15
 8023e32:	3277      	adds	r2, #119	@ 0x77
 8023e34:	e7dd      	b.n	8023df2 <_free_r+0x106>
 8023e36:	f240 5154 	movw	r1, #1364	@ 0x554
 8023e3a:	428a      	cmp	r2, r1
 8023e3c:	bf9a      	itte	ls
 8023e3e:	0c82      	lsrls	r2, r0, #18
 8023e40:	327c      	addls	r2, #124	@ 0x7c
 8023e42:	227e      	movhi	r2, #126	@ 0x7e
 8023e44:	e7d5      	b.n	8023df2 <_free_r+0x106>
 8023e46:	6889      	ldr	r1, [r1, #8]
 8023e48:	428e      	cmp	r6, r1
 8023e4a:	d004      	beq.n	8023e56 <_free_r+0x16a>
 8023e4c:	684a      	ldr	r2, [r1, #4]
 8023e4e:	f022 0203 	bic.w	r2, r2, #3
 8023e52:	4282      	cmp	r2, r0
 8023e54:	d8f7      	bhi.n	8023e46 <_free_r+0x15a>
 8023e56:	68ce      	ldr	r6, [r1, #12]
 8023e58:	e7d9      	b.n	8023e0e <_free_r+0x122>
 8023e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023e5c:	20008438 	.word	0x20008438
 8023e60:	20008434 	.word	0x20008434
 8023e64:	2003cd04 	.word	0x2003cd04
 8023e68:	20008440 	.word	0x20008440
 8023e6c:	00000000 	.word	0x00000000

08023e70 <_svfprintf_r>:
 8023e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023e74:	b0d3      	sub	sp, #332	@ 0x14c
 8023e76:	468b      	mov	fp, r1
 8023e78:	4691      	mov	r9, r2
 8023e7a:	461e      	mov	r6, r3
 8023e7c:	9003      	str	r0, [sp, #12]
 8023e7e:	f001 fc0f 	bl	80256a0 <_localeconv_r>
 8023e82:	6803      	ldr	r3, [r0, #0]
 8023e84:	9316      	str	r3, [sp, #88]	@ 0x58
 8023e86:	4618      	mov	r0, r3
 8023e88:	f7e2 fa0a 	bl	80062a0 <strlen>
 8023e8c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8023e90:	900d      	str	r0, [sp, #52]	@ 0x34
 8023e92:	061b      	lsls	r3, r3, #24
 8023e94:	d515      	bpl.n	8023ec2 <_svfprintf_r+0x52>
 8023e96:	f8db 3010 	ldr.w	r3, [fp, #16]
 8023e9a:	b993      	cbnz	r3, 8023ec2 <_svfprintf_r+0x52>
 8023e9c:	9803      	ldr	r0, [sp, #12]
 8023e9e:	2140      	movs	r1, #64	@ 0x40
 8023ea0:	f7fe fe22 	bl	8022ae8 <_malloc_r>
 8023ea4:	f8cb 0000 	str.w	r0, [fp]
 8023ea8:	f8cb 0010 	str.w	r0, [fp, #16]
 8023eac:	b930      	cbnz	r0, 8023ebc <_svfprintf_r+0x4c>
 8023eae:	9a03      	ldr	r2, [sp, #12]
 8023eb0:	230c      	movs	r3, #12
 8023eb2:	6013      	str	r3, [r2, #0]
 8023eb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8023eb8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8023eba:	e1f7      	b.n	80242ac <_svfprintf_r+0x43c>
 8023ebc:	2340      	movs	r3, #64	@ 0x40
 8023ebe:	f8cb 3014 	str.w	r3, [fp, #20]
 8023ec2:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 8024110 <_svfprintf_r+0x2a0>
 8023ec6:	2300      	movs	r3, #0
 8023ec8:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 8023ecc:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8023ed0:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 8023ed4:	ac29      	add	r4, sp, #164	@ 0xa4
 8023ed6:	9426      	str	r4, [sp, #152]	@ 0x98
 8023ed8:	9304      	str	r3, [sp, #16]
 8023eda:	9309      	str	r3, [sp, #36]	@ 0x24
 8023edc:	9312      	str	r3, [sp, #72]	@ 0x48
 8023ede:	9317      	str	r3, [sp, #92]	@ 0x5c
 8023ee0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8023ee2:	464b      	mov	r3, r9
 8023ee4:	461d      	mov	r5, r3
 8023ee6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023eea:	b10a      	cbz	r2, 8023ef0 <_svfprintf_r+0x80>
 8023eec:	2a25      	cmp	r2, #37	@ 0x25
 8023eee:	d1f9      	bne.n	8023ee4 <_svfprintf_r+0x74>
 8023ef0:	ebb5 0709 	subs.w	r7, r5, r9
 8023ef4:	d00d      	beq.n	8023f12 <_svfprintf_r+0xa2>
 8023ef6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8023ef8:	443b      	add	r3, r7
 8023efa:	9328      	str	r3, [sp, #160]	@ 0xa0
 8023efc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8023efe:	3301      	adds	r3, #1
 8023f00:	2b07      	cmp	r3, #7
 8023f02:	e9c4 9700 	strd	r9, r7, [r4]
 8023f06:	9327      	str	r3, [sp, #156]	@ 0x9c
 8023f08:	dc75      	bgt.n	8023ff6 <_svfprintf_r+0x186>
 8023f0a:	3408      	adds	r4, #8
 8023f0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023f0e:	443b      	add	r3, r7
 8023f10:	930f      	str	r3, [sp, #60]	@ 0x3c
 8023f12:	782b      	ldrb	r3, [r5, #0]
 8023f14:	2b00      	cmp	r3, #0
 8023f16:	f001 8148 	beq.w	80251aa <_svfprintf_r+0x133a>
 8023f1a:	2200      	movs	r2, #0
 8023f1c:	1c6b      	adds	r3, r5, #1
 8023f1e:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8023f22:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8023f26:	920e      	str	r2, [sp, #56]	@ 0x38
 8023f28:	4615      	mov	r5, r2
 8023f2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023f2e:	9206      	str	r2, [sp, #24]
 8023f30:	930c      	str	r3, [sp, #48]	@ 0x30
 8023f32:	9b06      	ldr	r3, [sp, #24]
 8023f34:	3b20      	subs	r3, #32
 8023f36:	2b5a      	cmp	r3, #90	@ 0x5a
 8023f38:	f200 85a4 	bhi.w	8024a84 <_svfprintf_r+0xc14>
 8023f3c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8023f40:	05a2009d 	.word	0x05a2009d
 8023f44:	00a505a2 	.word	0x00a505a2
 8023f48:	05a205a2 	.word	0x05a205a2
 8023f4c:	008505a2 	.word	0x008505a2
 8023f50:	05a205a2 	.word	0x05a205a2
 8023f54:	00b200a8 	.word	0x00b200a8
 8023f58:	00af05a2 	.word	0x00af05a2
 8023f5c:	05a200b4 	.word	0x05a200b4
 8023f60:	00d100ce 	.word	0x00d100ce
 8023f64:	00d100d1 	.word	0x00d100d1
 8023f68:	00d100d1 	.word	0x00d100d1
 8023f6c:	00d100d1 	.word	0x00d100d1
 8023f70:	00d100d1 	.word	0x00d100d1
 8023f74:	05a205a2 	.word	0x05a205a2
 8023f78:	05a205a2 	.word	0x05a205a2
 8023f7c:	05a205a2 	.word	0x05a205a2
 8023f80:	014705a2 	.word	0x014705a2
 8023f84:	010805a2 	.word	0x010805a2
 8023f88:	0147011b 	.word	0x0147011b
 8023f8c:	01470147 	.word	0x01470147
 8023f90:	05a205a2 	.word	0x05a205a2
 8023f94:	05a205a2 	.word	0x05a205a2
 8023f98:	05a200e2 	.word	0x05a200e2
 8023f9c:	049d05a2 	.word	0x049d05a2
 8023fa0:	05a205a2 	.word	0x05a205a2
 8023fa4:	04e705a2 	.word	0x04e705a2
 8023fa8:	050805a2 	.word	0x050805a2
 8023fac:	05a205a2 	.word	0x05a205a2
 8023fb0:	05a2052a 	.word	0x05a2052a
 8023fb4:	05a205a2 	.word	0x05a205a2
 8023fb8:	05a205a2 	.word	0x05a205a2
 8023fbc:	05a205a2 	.word	0x05a205a2
 8023fc0:	014705a2 	.word	0x014705a2
 8023fc4:	010805a2 	.word	0x010805a2
 8023fc8:	0147011d 	.word	0x0147011d
 8023fcc:	01470147 	.word	0x01470147
 8023fd0:	011d00ee 	.word	0x011d00ee
 8023fd4:	05a20102 	.word	0x05a20102
 8023fd8:	05a200fb 	.word	0x05a200fb
 8023fdc:	049f047e 	.word	0x049f047e
 8023fe0:	010204d6 	.word	0x010204d6
 8023fe4:	04e705a2 	.word	0x04e705a2
 8023fe8:	050a009b 	.word	0x050a009b
 8023fec:	05a205a2 	.word	0x05a205a2
 8023ff0:	05a20065 	.word	0x05a20065
 8023ff4:	009b      	.short	0x009b
 8023ff6:	9803      	ldr	r0, [sp, #12]
 8023ff8:	aa26      	add	r2, sp, #152	@ 0x98
 8023ffa:	4659      	mov	r1, fp
 8023ffc:	f002 fa3c 	bl	8026478 <__ssprint_r>
 8024000:	2800      	cmp	r0, #0
 8024002:	f040 814e 	bne.w	80242a2 <_svfprintf_r+0x432>
 8024006:	ac29      	add	r4, sp, #164	@ 0xa4
 8024008:	e780      	b.n	8023f0c <_svfprintf_r+0x9c>
 802400a:	4b43      	ldr	r3, [pc, #268]	@ (8024118 <_svfprintf_r+0x2a8>)
 802400c:	9319      	str	r3, [sp, #100]	@ 0x64
 802400e:	f015 0320 	ands.w	r3, r5, #32
 8024012:	f000 84c2 	beq.w	802499a <_svfprintf_r+0xb2a>
 8024016:	3607      	adds	r6, #7
 8024018:	f026 0307 	bic.w	r3, r6, #7
 802401c:	461a      	mov	r2, r3
 802401e:	685f      	ldr	r7, [r3, #4]
 8024020:	f852 6b08 	ldr.w	r6, [r2], #8
 8024024:	9207      	str	r2, [sp, #28]
 8024026:	07eb      	lsls	r3, r5, #31
 8024028:	d50a      	bpl.n	8024040 <_svfprintf_r+0x1d0>
 802402a:	ea56 0307 	orrs.w	r3, r6, r7
 802402e:	d007      	beq.n	8024040 <_svfprintf_r+0x1d0>
 8024030:	2330      	movs	r3, #48	@ 0x30
 8024032:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8024036:	9b06      	ldr	r3, [sp, #24]
 8024038:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 802403c:	f045 0502 	orr.w	r5, r5, #2
 8024040:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8024044:	2302      	movs	r3, #2
 8024046:	f000 bc28 	b.w	802489a <_svfprintf_r+0xa2a>
 802404a:	9803      	ldr	r0, [sp, #12]
 802404c:	f001 fb28 	bl	80256a0 <_localeconv_r>
 8024050:	6843      	ldr	r3, [r0, #4]
 8024052:	9317      	str	r3, [sp, #92]	@ 0x5c
 8024054:	4618      	mov	r0, r3
 8024056:	f7e2 f923 	bl	80062a0 <strlen>
 802405a:	9012      	str	r0, [sp, #72]	@ 0x48
 802405c:	9803      	ldr	r0, [sp, #12]
 802405e:	f001 fb1f 	bl	80256a0 <_localeconv_r>
 8024062:	6883      	ldr	r3, [r0, #8]
 8024064:	9309      	str	r3, [sp, #36]	@ 0x24
 8024066:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8024068:	b12b      	cbz	r3, 8024076 <_svfprintf_r+0x206>
 802406a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802406c:	b11b      	cbz	r3, 8024076 <_svfprintf_r+0x206>
 802406e:	781b      	ldrb	r3, [r3, #0]
 8024070:	b10b      	cbz	r3, 8024076 <_svfprintf_r+0x206>
 8024072:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 8024076:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8024078:	e757      	b.n	8023f2a <_svfprintf_r+0xba>
 802407a:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 802407e:	2b00      	cmp	r3, #0
 8024080:	d1f9      	bne.n	8024076 <_svfprintf_r+0x206>
 8024082:	2320      	movs	r3, #32
 8024084:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8024088:	e7f5      	b.n	8024076 <_svfprintf_r+0x206>
 802408a:	f045 0501 	orr.w	r5, r5, #1
 802408e:	e7f2      	b.n	8024076 <_svfprintf_r+0x206>
 8024090:	f856 3b04 	ldr.w	r3, [r6], #4
 8024094:	930e      	str	r3, [sp, #56]	@ 0x38
 8024096:	2b00      	cmp	r3, #0
 8024098:	daed      	bge.n	8024076 <_svfprintf_r+0x206>
 802409a:	425b      	negs	r3, r3
 802409c:	930e      	str	r3, [sp, #56]	@ 0x38
 802409e:	f045 0504 	orr.w	r5, r5, #4
 80240a2:	e7e8      	b.n	8024076 <_svfprintf_r+0x206>
 80240a4:	232b      	movs	r3, #43	@ 0x2b
 80240a6:	e7ed      	b.n	8024084 <_svfprintf_r+0x214>
 80240a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80240aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80240ae:	9206      	str	r2, [sp, #24]
 80240b0:	2a2a      	cmp	r2, #42	@ 0x2a
 80240b2:	d10f      	bne.n	80240d4 <_svfprintf_r+0x264>
 80240b4:	f856 2b04 	ldr.w	r2, [r6], #4
 80240b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80240ba:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 80240be:	e7da      	b.n	8024076 <_svfprintf_r+0x206>
 80240c0:	fb01 2808 	mla	r8, r1, r8, r2
 80240c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80240c8:	9206      	str	r2, [sp, #24]
 80240ca:	9a06      	ldr	r2, [sp, #24]
 80240cc:	3a30      	subs	r2, #48	@ 0x30
 80240ce:	2a09      	cmp	r2, #9
 80240d0:	d9f6      	bls.n	80240c0 <_svfprintf_r+0x250>
 80240d2:	e72d      	b.n	8023f30 <_svfprintf_r+0xc0>
 80240d4:	f04f 0800 	mov.w	r8, #0
 80240d8:	210a      	movs	r1, #10
 80240da:	e7f6      	b.n	80240ca <_svfprintf_r+0x25a>
 80240dc:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 80240e0:	e7c9      	b.n	8024076 <_svfprintf_r+0x206>
 80240e2:	2200      	movs	r2, #0
 80240e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80240e6:	920e      	str	r2, [sp, #56]	@ 0x38
 80240e8:	210a      	movs	r1, #10
 80240ea:	9a06      	ldr	r2, [sp, #24]
 80240ec:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80240ee:	3a30      	subs	r2, #48	@ 0x30
 80240f0:	fb01 2200 	mla	r2, r1, r0, r2
 80240f4:	920e      	str	r2, [sp, #56]	@ 0x38
 80240f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80240fa:	9206      	str	r2, [sp, #24]
 80240fc:	3a30      	subs	r2, #48	@ 0x30
 80240fe:	2a09      	cmp	r2, #9
 8024100:	d9f3      	bls.n	80240ea <_svfprintf_r+0x27a>
 8024102:	e715      	b.n	8023f30 <_svfprintf_r+0xc0>
 8024104:	f045 0508 	orr.w	r5, r5, #8
 8024108:	e7b5      	b.n	8024076 <_svfprintf_r+0x206>
 802410a:	bf00      	nop
 802410c:	f3af 8000 	nop.w
	...
 8024118:	080af5c0 	.word	0x080af5c0
 802411c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802411e:	781b      	ldrb	r3, [r3, #0]
 8024120:	2b68      	cmp	r3, #104	@ 0x68
 8024122:	bf01      	itttt	eq
 8024124:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 8024126:	3301      	addeq	r3, #1
 8024128:	930c      	streq	r3, [sp, #48]	@ 0x30
 802412a:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 802412e:	bf18      	it	ne
 8024130:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8024134:	e79f      	b.n	8024076 <_svfprintf_r+0x206>
 8024136:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8024138:	781b      	ldrb	r3, [r3, #0]
 802413a:	2b6c      	cmp	r3, #108	@ 0x6c
 802413c:	d105      	bne.n	802414a <_svfprintf_r+0x2da>
 802413e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8024140:	3301      	adds	r3, #1
 8024142:	930c      	str	r3, [sp, #48]	@ 0x30
 8024144:	f045 0520 	orr.w	r5, r5, #32
 8024148:	e795      	b.n	8024076 <_svfprintf_r+0x206>
 802414a:	f045 0510 	orr.w	r5, r5, #16
 802414e:	e792      	b.n	8024076 <_svfprintf_r+0x206>
 8024150:	4632      	mov	r2, r6
 8024152:	f852 3b04 	ldr.w	r3, [r2], #4
 8024156:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 802415a:	2300      	movs	r3, #0
 802415c:	9207      	str	r2, [sp, #28]
 802415e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8024162:	469a      	mov	sl, r3
 8024164:	f04f 0801 	mov.w	r8, #1
 8024168:	9310      	str	r3, [sp, #64]	@ 0x40
 802416a:	461f      	mov	r7, r3
 802416c:	9308      	str	r3, [sp, #32]
 802416e:	461e      	mov	r6, r3
 8024170:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8024174:	e1d2      	b.n	802451c <_svfprintf_r+0x6ac>
 8024176:	f045 0510 	orr.w	r5, r5, #16
 802417a:	06af      	lsls	r7, r5, #26
 802417c:	d512      	bpl.n	80241a4 <_svfprintf_r+0x334>
 802417e:	3607      	adds	r6, #7
 8024180:	f026 0307 	bic.w	r3, r6, #7
 8024184:	461a      	mov	r2, r3
 8024186:	685f      	ldr	r7, [r3, #4]
 8024188:	f852 6b08 	ldr.w	r6, [r2], #8
 802418c:	9207      	str	r2, [sp, #28]
 802418e:	2f00      	cmp	r7, #0
 8024190:	da06      	bge.n	80241a0 <_svfprintf_r+0x330>
 8024192:	4276      	negs	r6, r6
 8024194:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8024198:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 802419c:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80241a0:	2301      	movs	r3, #1
 80241a2:	e37d      	b.n	80248a0 <_svfprintf_r+0xa30>
 80241a4:	4633      	mov	r3, r6
 80241a6:	06ee      	lsls	r6, r5, #27
 80241a8:	f853 7b04 	ldr.w	r7, [r3], #4
 80241ac:	9307      	str	r3, [sp, #28]
 80241ae:	d502      	bpl.n	80241b6 <_svfprintf_r+0x346>
 80241b0:	463e      	mov	r6, r7
 80241b2:	17ff      	asrs	r7, r7, #31
 80241b4:	e7eb      	b.n	802418e <_svfprintf_r+0x31e>
 80241b6:	0668      	lsls	r0, r5, #25
 80241b8:	d503      	bpl.n	80241c2 <_svfprintf_r+0x352>
 80241ba:	b23e      	sxth	r6, r7
 80241bc:	f347 37c0 	sbfx	r7, r7, #15, #1
 80241c0:	e7e5      	b.n	802418e <_svfprintf_r+0x31e>
 80241c2:	05a9      	lsls	r1, r5, #22
 80241c4:	d5f4      	bpl.n	80241b0 <_svfprintf_r+0x340>
 80241c6:	b27e      	sxtb	r6, r7
 80241c8:	f347 17c0 	sbfx	r7, r7, #7, #1
 80241cc:	e7df      	b.n	802418e <_svfprintf_r+0x31e>
 80241ce:	3607      	adds	r6, #7
 80241d0:	f026 0307 	bic.w	r3, r6, #7
 80241d4:	ecb3 7b02 	vldmia	r3!, {d7}
 80241d8:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80241dc:	9307      	str	r3, [sp, #28]
 80241de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80241e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80241e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80241e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80241e8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80241ea:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 80241ee:	4b81      	ldr	r3, [pc, #516]	@ (80243f4 <_svfprintf_r+0x584>)
 80241f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80241f4:	f7e2 fcb2 	bl	8006b5c <__aeabi_dcmpun>
 80241f8:	bb10      	cbnz	r0, 8024240 <_svfprintf_r+0x3d0>
 80241fa:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 80241fe:	4b7d      	ldr	r3, [pc, #500]	@ (80243f4 <_svfprintf_r+0x584>)
 8024200:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8024204:	f7e2 fc8c 	bl	8006b20 <__aeabi_dcmple>
 8024208:	b9d0      	cbnz	r0, 8024240 <_svfprintf_r+0x3d0>
 802420a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 802420e:	2200      	movs	r2, #0
 8024210:	2300      	movs	r3, #0
 8024212:	f7e2 fc7b 	bl	8006b0c <__aeabi_dcmplt>
 8024216:	b110      	cbz	r0, 802421e <_svfprintf_r+0x3ae>
 8024218:	232d      	movs	r3, #45	@ 0x2d
 802421a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 802421e:	4a76      	ldr	r2, [pc, #472]	@ (80243f8 <_svfprintf_r+0x588>)
 8024220:	4b76      	ldr	r3, [pc, #472]	@ (80243fc <_svfprintf_r+0x58c>)
 8024222:	9906      	ldr	r1, [sp, #24]
 8024224:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8024228:	2947      	cmp	r1, #71	@ 0x47
 802422a:	bfd4      	ite	le
 802422c:	4691      	movle	r9, r2
 802422e:	4699      	movgt	r9, r3
 8024230:	f04f 0a00 	mov.w	sl, #0
 8024234:	f04f 0803 	mov.w	r8, #3
 8024238:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 802423c:	f000 bfec 	b.w	8025218 <_svfprintf_r+0x13a8>
 8024240:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8024244:	4610      	mov	r0, r2
 8024246:	4619      	mov	r1, r3
 8024248:	f7e2 fc88 	bl	8006b5c <__aeabi_dcmpun>
 802424c:	4682      	mov	sl, r0
 802424e:	b140      	cbz	r0, 8024262 <_svfprintf_r+0x3f2>
 8024250:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8024252:	4a6b      	ldr	r2, [pc, #428]	@ (8024400 <_svfprintf_r+0x590>)
 8024254:	2b00      	cmp	r3, #0
 8024256:	bfbc      	itt	lt
 8024258:	232d      	movlt	r3, #45	@ 0x2d
 802425a:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 802425e:	4b69      	ldr	r3, [pc, #420]	@ (8024404 <_svfprintf_r+0x594>)
 8024260:	e7df      	b.n	8024222 <_svfprintf_r+0x3b2>
 8024262:	9b06      	ldr	r3, [sp, #24]
 8024264:	2b61      	cmp	r3, #97	@ 0x61
 8024266:	d025      	beq.n	80242b4 <_svfprintf_r+0x444>
 8024268:	2b41      	cmp	r3, #65	@ 0x41
 802426a:	d125      	bne.n	80242b8 <_svfprintf_r+0x448>
 802426c:	2358      	movs	r3, #88	@ 0x58
 802426e:	2230      	movs	r2, #48	@ 0x30
 8024270:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 8024274:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 8024278:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 802427c:	f045 0502 	orr.w	r5, r5, #2
 8024280:	f340 80a5 	ble.w	80243ce <_svfprintf_r+0x55e>
 8024284:	9803      	ldr	r0, [sp, #12]
 8024286:	f108 0101 	add.w	r1, r8, #1
 802428a:	f7fe fc2d 	bl	8022ae8 <_malloc_r>
 802428e:	4681      	mov	r9, r0
 8024290:	2800      	cmp	r0, #0
 8024292:	f040 80a1 	bne.w	80243d8 <_svfprintf_r+0x568>
 8024296:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 802429a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802429e:	f8ab 300c 	strh.w	r3, [fp, #12]
 80242a2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80242a6:	065b      	lsls	r3, r3, #25
 80242a8:	f53f ae04 	bmi.w	8023eb4 <_svfprintf_r+0x44>
 80242ac:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80242ae:	b053      	add	sp, #332	@ 0x14c
 80242b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80242b4:	2378      	movs	r3, #120	@ 0x78
 80242b6:	e7da      	b.n	802426e <_svfprintf_r+0x3fe>
 80242b8:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 80242bc:	f000 808e 	beq.w	80243dc <_svfprintf_r+0x56c>
 80242c0:	9b06      	ldr	r3, [sp, #24]
 80242c2:	f023 0320 	bic.w	r3, r3, #32
 80242c6:	2b47      	cmp	r3, #71	@ 0x47
 80242c8:	d105      	bne.n	80242d6 <_svfprintf_r+0x466>
 80242ca:	f1b8 0f00 	cmp.w	r8, #0
 80242ce:	d102      	bne.n	80242d6 <_svfprintf_r+0x466>
 80242d0:	46c2      	mov	sl, r8
 80242d2:	f04f 0801 	mov.w	r8, #1
 80242d6:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 80242da:	9311      	str	r3, [sp, #68]	@ 0x44
 80242dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80242de:	2b00      	cmp	r3, #0
 80242e0:	da7f      	bge.n	80243e2 <_svfprintf_r+0x572>
 80242e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80242e4:	9314      	str	r3, [sp, #80]	@ 0x50
 80242e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80242e8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80242ec:	9315      	str	r3, [sp, #84]	@ 0x54
 80242ee:	232d      	movs	r3, #45	@ 0x2d
 80242f0:	931c      	str	r3, [sp, #112]	@ 0x70
 80242f2:	9b06      	ldr	r3, [sp, #24]
 80242f4:	f023 0320 	bic.w	r3, r3, #32
 80242f8:	2b41      	cmp	r3, #65	@ 0x41
 80242fa:	9308      	str	r3, [sp, #32]
 80242fc:	f040 81e6 	bne.w	80246cc <_svfprintf_r+0x85c>
 8024300:	a820      	add	r0, sp, #128	@ 0x80
 8024302:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8024306:	f001 fa4b 	bl	80257a0 <frexp>
 802430a:	2200      	movs	r2, #0
 802430c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8024310:	ec51 0b10 	vmov	r0, r1, d0
 8024314:	f7e2 f988 	bl	8006628 <__aeabi_dmul>
 8024318:	4602      	mov	r2, r0
 802431a:	460b      	mov	r3, r1
 802431c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8024320:	2200      	movs	r2, #0
 8024322:	2300      	movs	r3, #0
 8024324:	f7e2 fbe8 	bl	8006af8 <__aeabi_dcmpeq>
 8024328:	b108      	cbz	r0, 802432e <_svfprintf_r+0x4be>
 802432a:	2301      	movs	r3, #1
 802432c:	9320      	str	r3, [sp, #128]	@ 0x80
 802432e:	4a36      	ldr	r2, [pc, #216]	@ (8024408 <_svfprintf_r+0x598>)
 8024330:	4b36      	ldr	r3, [pc, #216]	@ (802440c <_svfprintf_r+0x59c>)
 8024332:	9906      	ldr	r1, [sp, #24]
 8024334:	2961      	cmp	r1, #97	@ 0x61
 8024336:	bf18      	it	ne
 8024338:	461a      	movne	r2, r3
 802433a:	9210      	str	r2, [sp, #64]	@ 0x40
 802433c:	f108 37ff 	add.w	r7, r8, #4294967295	@ 0xffffffff
 8024340:	464e      	mov	r6, r9
 8024342:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8024346:	4b32      	ldr	r3, [pc, #200]	@ (8024410 <_svfprintf_r+0x5a0>)
 8024348:	2200      	movs	r2, #0
 802434a:	f7e2 f96d 	bl	8006628 <__aeabi_dmul>
 802434e:	4602      	mov	r2, r0
 8024350:	460b      	mov	r3, r1
 8024352:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8024356:	f7e2 fc17 	bl	8006b88 <__aeabi_d2iz>
 802435a:	9013      	str	r0, [sp, #76]	@ 0x4c
 802435c:	f7e2 f8fa 	bl	8006554 <__aeabi_i2d>
 8024360:	4602      	mov	r2, r0
 8024362:	460b      	mov	r3, r1
 8024364:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8024368:	f7e1 ffa6 	bl	80062b8 <__aeabi_dsub>
 802436c:	4602      	mov	r2, r0
 802436e:	460b      	mov	r3, r1
 8024370:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8024374:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8024376:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8024378:	5c9b      	ldrb	r3, [r3, r2]
 802437a:	f806 3b01 	strb.w	r3, [r6], #1
 802437e:	1c7a      	adds	r2, r7, #1
 8024380:	d006      	beq.n	8024390 <_svfprintf_r+0x520>
 8024382:	1e7b      	subs	r3, r7, #1
 8024384:	931d      	str	r3, [sp, #116]	@ 0x74
 8024386:	2200      	movs	r2, #0
 8024388:	2300      	movs	r3, #0
 802438a:	f7e2 fbb5 	bl	8006af8 <__aeabi_dcmpeq>
 802438e:	b370      	cbz	r0, 80243ee <_svfprintf_r+0x57e>
 8024390:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8024394:	4b1f      	ldr	r3, [pc, #124]	@ (8024414 <_svfprintf_r+0x5a4>)
 8024396:	2200      	movs	r2, #0
 8024398:	f7e2 fbd6 	bl	8006b48 <__aeabi_dcmpgt>
 802439c:	2800      	cmp	r0, #0
 802439e:	d13b      	bne.n	8024418 <_svfprintf_r+0x5a8>
 80243a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80243a4:	4b1b      	ldr	r3, [pc, #108]	@ (8024414 <_svfprintf_r+0x5a4>)
 80243a6:	2200      	movs	r2, #0
 80243a8:	f7e2 fba6 	bl	8006af8 <__aeabi_dcmpeq>
 80243ac:	b110      	cbz	r0, 80243b4 <_svfprintf_r+0x544>
 80243ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80243b0:	07db      	lsls	r3, r3, #31
 80243b2:	d431      	bmi.n	8024418 <_svfprintf_r+0x5a8>
 80243b4:	4633      	mov	r3, r6
 80243b6:	19f1      	adds	r1, r6, r7
 80243b8:	2030      	movs	r0, #48	@ 0x30
 80243ba:	1aca      	subs	r2, r1, r3
 80243bc:	2a00      	cmp	r2, #0
 80243be:	f280 8182 	bge.w	80246c6 <_svfprintf_r+0x856>
 80243c2:	1c7b      	adds	r3, r7, #1
 80243c4:	3701      	adds	r7, #1
 80243c6:	bfb8      	it	lt
 80243c8:	2300      	movlt	r3, #0
 80243ca:	441e      	add	r6, r3
 80243cc:	e038      	b.n	8024440 <_svfprintf_r+0x5d0>
 80243ce:	f04f 0a00 	mov.w	sl, #0
 80243d2:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 80243d6:	e77e      	b.n	80242d6 <_svfprintf_r+0x466>
 80243d8:	4682      	mov	sl, r0
 80243da:	e77c      	b.n	80242d6 <_svfprintf_r+0x466>
 80243dc:	f04f 0806 	mov.w	r8, #6
 80243e0:	e779      	b.n	80242d6 <_svfprintf_r+0x466>
 80243e2:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 80243e6:	2300      	movs	r3, #0
 80243e8:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 80243ec:	e780      	b.n	80242f0 <_svfprintf_r+0x480>
 80243ee:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80243f0:	e7a7      	b.n	8024342 <_svfprintf_r+0x4d2>
 80243f2:	bf00      	nop
 80243f4:	7fefffff 	.word	0x7fefffff
 80243f8:	080af5b0 	.word	0x080af5b0
 80243fc:	080af5b4 	.word	0x080af5b4
 8024400:	080af5b8 	.word	0x080af5b8
 8024404:	080af5bc 	.word	0x080af5bc
 8024408:	080af5c0 	.word	0x080af5c0
 802440c:	080af5d1 	.word	0x080af5d1
 8024410:	40300000 	.word	0x40300000
 8024414:	3fe00000 	.word	0x3fe00000
 8024418:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802441a:	9624      	str	r6, [sp, #144]	@ 0x90
 802441c:	7bd9      	ldrb	r1, [r3, #15]
 802441e:	2030      	movs	r0, #48	@ 0x30
 8024420:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8024422:	1e53      	subs	r3, r2, #1
 8024424:	9324      	str	r3, [sp, #144]	@ 0x90
 8024426:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 802442a:	428b      	cmp	r3, r1
 802442c:	f000 8148 	beq.w	80246c0 <_svfprintf_r+0x850>
 8024430:	2b39      	cmp	r3, #57	@ 0x39
 8024432:	bf0b      	itete	eq
 8024434:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8024436:	3301      	addne	r3, #1
 8024438:	7a9b      	ldrbeq	r3, [r3, #10]
 802443a:	b2db      	uxtbne	r3, r3
 802443c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8024440:	eba6 0309 	sub.w	r3, r6, r9
 8024444:	9304      	str	r3, [sp, #16]
 8024446:	9b08      	ldr	r3, [sp, #32]
 8024448:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 802444a:	2b47      	cmp	r3, #71	@ 0x47
 802444c:	f040 8187 	bne.w	802475e <_svfprintf_r+0x8ee>
 8024450:	1cf1      	adds	r1, r6, #3
 8024452:	db02      	blt.n	802445a <_svfprintf_r+0x5ea>
 8024454:	4546      	cmp	r6, r8
 8024456:	f340 81a5 	ble.w	80247a4 <_svfprintf_r+0x934>
 802445a:	9b06      	ldr	r3, [sp, #24]
 802445c:	3b02      	subs	r3, #2
 802445e:	9306      	str	r3, [sp, #24]
 8024460:	9906      	ldr	r1, [sp, #24]
 8024462:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8024466:	f021 0120 	bic.w	r1, r1, #32
 802446a:	2941      	cmp	r1, #65	@ 0x41
 802446c:	bf08      	it	eq
 802446e:	320f      	addeq	r2, #15
 8024470:	f106 33ff 	add.w	r3, r6, #4294967295	@ 0xffffffff
 8024474:	bf06      	itte	eq
 8024476:	b2d2      	uxtbeq	r2, r2
 8024478:	2101      	moveq	r1, #1
 802447a:	2100      	movne	r1, #0
 802447c:	2b00      	cmp	r3, #0
 802447e:	9320      	str	r3, [sp, #128]	@ 0x80
 8024480:	bfb8      	it	lt
 8024482:	f1c6 0301 	rsblt	r3, r6, #1
 8024486:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 802448a:	bfb4      	ite	lt
 802448c:	222d      	movlt	r2, #45	@ 0x2d
 802448e:	222b      	movge	r2, #43	@ 0x2b
 8024490:	2b09      	cmp	r3, #9
 8024492:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 8024496:	f340 8178 	ble.w	802478a <_svfprintf_r+0x91a>
 802449a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 802449e:	270a      	movs	r7, #10
 80244a0:	4602      	mov	r2, r0
 80244a2:	fbb3 f6f7 	udiv	r6, r3, r7
 80244a6:	fb07 3116 	mls	r1, r7, r6, r3
 80244aa:	3130      	adds	r1, #48	@ 0x30
 80244ac:	f802 1c01 	strb.w	r1, [r2, #-1]
 80244b0:	4619      	mov	r1, r3
 80244b2:	2963      	cmp	r1, #99	@ 0x63
 80244b4:	f100 30ff 	add.w	r0, r0, #4294967295	@ 0xffffffff
 80244b8:	4633      	mov	r3, r6
 80244ba:	dcf1      	bgt.n	80244a0 <_svfprintf_r+0x630>
 80244bc:	3330      	adds	r3, #48	@ 0x30
 80244be:	1e91      	subs	r1, r2, #2
 80244c0:	f800 3c01 	strb.w	r3, [r0, #-1]
 80244c4:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 80244c8:	460b      	mov	r3, r1
 80244ca:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 80244ce:	4283      	cmp	r3, r0
 80244d0:	f0c0 8156 	bcc.w	8024780 <_svfprintf_r+0x910>
 80244d4:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 80244d8:	1a9b      	subs	r3, r3, r2
 80244da:	4281      	cmp	r1, r0
 80244dc:	bf88      	it	hi
 80244de:	2300      	movhi	r3, #0
 80244e0:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 80244e4:	441a      	add	r2, r3
 80244e6:	ab22      	add	r3, sp, #136	@ 0x88
 80244e8:	1ad3      	subs	r3, r2, r3
 80244ea:	9a04      	ldr	r2, [sp, #16]
 80244ec:	9318      	str	r3, [sp, #96]	@ 0x60
 80244ee:	2a01      	cmp	r2, #1
 80244f0:	eb03 0802 	add.w	r8, r3, r2
 80244f4:	dc01      	bgt.n	80244fa <_svfprintf_r+0x68a>
 80244f6:	07ea      	lsls	r2, r5, #31
 80244f8:	d501      	bpl.n	80244fe <_svfprintf_r+0x68e>
 80244fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80244fc:	4498      	add	r8, r3
 80244fe:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8024502:	2700      	movs	r7, #0
 8024504:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8024508:	9311      	str	r3, [sp, #68]	@ 0x44
 802450a:	9708      	str	r7, [sp, #32]
 802450c:	463e      	mov	r6, r7
 802450e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8024510:	2b00      	cmp	r3, #0
 8024512:	f040 818f 	bne.w	8024834 <_svfprintf_r+0x9c4>
 8024516:	2300      	movs	r3, #0
 8024518:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 802451a:	9310      	str	r3, [sp, #64]	@ 0x40
 802451c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802451e:	4543      	cmp	r3, r8
 8024520:	bfb8      	it	lt
 8024522:	4643      	movlt	r3, r8
 8024524:	9311      	str	r3, [sp, #68]	@ 0x44
 8024526:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 802452a:	b113      	cbz	r3, 8024532 <_svfprintf_r+0x6c2>
 802452c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802452e:	3301      	adds	r3, #1
 8024530:	9311      	str	r3, [sp, #68]	@ 0x44
 8024532:	f015 0302 	ands.w	r3, r5, #2
 8024536:	931c      	str	r3, [sp, #112]	@ 0x70
 8024538:	bf1e      	ittt	ne
 802453a:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 802453c:	3302      	addne	r3, #2
 802453e:	9311      	strne	r3, [sp, #68]	@ 0x44
 8024540:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 8024544:	931d      	str	r3, [sp, #116]	@ 0x74
 8024546:	d122      	bne.n	802458e <_svfprintf_r+0x71e>
 8024548:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802454a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 802454c:	1a9b      	subs	r3, r3, r2
 802454e:	2b00      	cmp	r3, #0
 8024550:	9313      	str	r3, [sp, #76]	@ 0x4c
 8024552:	dd1c      	ble.n	802458e <_svfprintf_r+0x71e>
 8024554:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8024556:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 802455a:	2810      	cmp	r0, #16
 802455c:	489e      	ldr	r0, [pc, #632]	@ (80247d8 <_svfprintf_r+0x968>)
 802455e:	6020      	str	r0, [r4, #0]
 8024560:	f102 0201 	add.w	r2, r2, #1
 8024564:	f104 0108 	add.w	r1, r4, #8
 8024568:	f300 8298 	bgt.w	8024a9c <_svfprintf_r+0xc2c>
 802456c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 802456e:	6060      	str	r0, [r4, #4]
 8024570:	4403      	add	r3, r0
 8024572:	2a07      	cmp	r2, #7
 8024574:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8024578:	f340 82a5 	ble.w	8024ac6 <_svfprintf_r+0xc56>
 802457c:	9803      	ldr	r0, [sp, #12]
 802457e:	aa26      	add	r2, sp, #152	@ 0x98
 8024580:	4659      	mov	r1, fp
 8024582:	f001 ff79 	bl	8026478 <__ssprint_r>
 8024586:	2800      	cmp	r0, #0
 8024588:	f040 85ed 	bne.w	8025166 <_svfprintf_r+0x12f6>
 802458c:	ac29      	add	r4, sp, #164	@ 0xa4
 802458e:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8024592:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8024594:	b16a      	cbz	r2, 80245b2 <_svfprintf_r+0x742>
 8024596:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 802459a:	6022      	str	r2, [r4, #0]
 802459c:	2201      	movs	r2, #1
 802459e:	4413      	add	r3, r2
 80245a0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80245a2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80245a4:	6062      	str	r2, [r4, #4]
 80245a6:	4413      	add	r3, r2
 80245a8:	2b07      	cmp	r3, #7
 80245aa:	9327      	str	r3, [sp, #156]	@ 0x9c
 80245ac:	f300 828d 	bgt.w	8024aca <_svfprintf_r+0xc5a>
 80245b0:	3408      	adds	r4, #8
 80245b2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80245b4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80245b6:	b162      	cbz	r2, 80245d2 <_svfprintf_r+0x762>
 80245b8:	aa1f      	add	r2, sp, #124	@ 0x7c
 80245ba:	6022      	str	r2, [r4, #0]
 80245bc:	2202      	movs	r2, #2
 80245be:	4413      	add	r3, r2
 80245c0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80245c2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80245c4:	6062      	str	r2, [r4, #4]
 80245c6:	3301      	adds	r3, #1
 80245c8:	2b07      	cmp	r3, #7
 80245ca:	9327      	str	r3, [sp, #156]	@ 0x9c
 80245cc:	f300 8287 	bgt.w	8024ade <_svfprintf_r+0xc6e>
 80245d0:	3408      	adds	r4, #8
 80245d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80245d4:	2b80      	cmp	r3, #128	@ 0x80
 80245d6:	d122      	bne.n	802461e <_svfprintf_r+0x7ae>
 80245d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80245da:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80245dc:	1a9b      	subs	r3, r3, r2
 80245de:	2b00      	cmp	r3, #0
 80245e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80245e2:	dd1c      	ble.n	802461e <_svfprintf_r+0x7ae>
 80245e4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80245e6:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 80245ea:	2810      	cmp	r0, #16
 80245ec:	487b      	ldr	r0, [pc, #492]	@ (80247dc <_svfprintf_r+0x96c>)
 80245ee:	6020      	str	r0, [r4, #0]
 80245f0:	f102 0201 	add.w	r2, r2, #1
 80245f4:	f104 0108 	add.w	r1, r4, #8
 80245f8:	f300 827b 	bgt.w	8024af2 <_svfprintf_r+0xc82>
 80245fc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80245fe:	6060      	str	r0, [r4, #4]
 8024600:	4403      	add	r3, r0
 8024602:	2a07      	cmp	r2, #7
 8024604:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8024608:	f340 8288 	ble.w	8024b1c <_svfprintf_r+0xcac>
 802460c:	9803      	ldr	r0, [sp, #12]
 802460e:	aa26      	add	r2, sp, #152	@ 0x98
 8024610:	4659      	mov	r1, fp
 8024612:	f001 ff31 	bl	8026478 <__ssprint_r>
 8024616:	2800      	cmp	r0, #0
 8024618:	f040 85a5 	bne.w	8025166 <_svfprintf_r+0x12f6>
 802461c:	ac29      	add	r4, sp, #164	@ 0xa4
 802461e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8024620:	eba3 0308 	sub.w	r3, r3, r8
 8024624:	2b00      	cmp	r3, #0
 8024626:	9310      	str	r3, [sp, #64]	@ 0x40
 8024628:	dd1c      	ble.n	8024664 <_svfprintf_r+0x7f4>
 802462a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 802462c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8024630:	2810      	cmp	r0, #16
 8024632:	486a      	ldr	r0, [pc, #424]	@ (80247dc <_svfprintf_r+0x96c>)
 8024634:	6020      	str	r0, [r4, #0]
 8024636:	f102 0201 	add.w	r2, r2, #1
 802463a:	f104 0108 	add.w	r1, r4, #8
 802463e:	f300 826f 	bgt.w	8024b20 <_svfprintf_r+0xcb0>
 8024642:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8024644:	6060      	str	r0, [r4, #4]
 8024646:	4403      	add	r3, r0
 8024648:	2a07      	cmp	r2, #7
 802464a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 802464e:	f340 827c 	ble.w	8024b4a <_svfprintf_r+0xcda>
 8024652:	9803      	ldr	r0, [sp, #12]
 8024654:	aa26      	add	r2, sp, #152	@ 0x98
 8024656:	4659      	mov	r1, fp
 8024658:	f001 ff0e 	bl	8026478 <__ssprint_r>
 802465c:	2800      	cmp	r0, #0
 802465e:	f040 8582 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024662:	ac29      	add	r4, sp, #164	@ 0xa4
 8024664:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8024666:	9310      	str	r3, [sp, #64]	@ 0x40
 8024668:	05ea      	lsls	r2, r5, #23
 802466a:	f100 8275 	bmi.w	8024b58 <_svfprintf_r+0xce8>
 802466e:	4443      	add	r3, r8
 8024670:	9328      	str	r3, [sp, #160]	@ 0xa0
 8024672:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024674:	3301      	adds	r3, #1
 8024676:	2b07      	cmp	r3, #7
 8024678:	e9c4 9800 	strd	r9, r8, [r4]
 802467c:	9327      	str	r3, [sp, #156]	@ 0x9c
 802467e:	f300 82b1 	bgt.w	8024be4 <_svfprintf_r+0xd74>
 8024682:	3408      	adds	r4, #8
 8024684:	076a      	lsls	r2, r5, #29
 8024686:	f100 8550 	bmi.w	802512a <_svfprintf_r+0x12ba>
 802468a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 802468e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8024690:	428a      	cmp	r2, r1
 8024692:	bfac      	ite	ge
 8024694:	189b      	addge	r3, r3, r2
 8024696:	185b      	addlt	r3, r3, r1
 8024698:	930f      	str	r3, [sp, #60]	@ 0x3c
 802469a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 802469c:	b13b      	cbz	r3, 80246ae <_svfprintf_r+0x83e>
 802469e:	9803      	ldr	r0, [sp, #12]
 80246a0:	aa26      	add	r2, sp, #152	@ 0x98
 80246a2:	4659      	mov	r1, fp
 80246a4:	f001 fee8 	bl	8026478 <__ssprint_r>
 80246a8:	2800      	cmp	r0, #0
 80246aa:	f040 855c 	bne.w	8025166 <_svfprintf_r+0x12f6>
 80246ae:	2300      	movs	r3, #0
 80246b0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80246b2:	f1ba 0f00 	cmp.w	sl, #0
 80246b6:	f040 8572 	bne.w	802519e <_svfprintf_r+0x132e>
 80246ba:	9e07      	ldr	r6, [sp, #28]
 80246bc:	ac29      	add	r4, sp, #164	@ 0xa4
 80246be:	e0c6      	b.n	802484e <_svfprintf_r+0x9de>
 80246c0:	f802 0c01 	strb.w	r0, [r2, #-1]
 80246c4:	e6ac      	b.n	8024420 <_svfprintf_r+0x5b0>
 80246c6:	f803 0b01 	strb.w	r0, [r3], #1
 80246ca:	e676      	b.n	80243ba <_svfprintf_r+0x54a>
 80246cc:	9b08      	ldr	r3, [sp, #32]
 80246ce:	2b46      	cmp	r3, #70	@ 0x46
 80246d0:	d005      	beq.n	80246de <_svfprintf_r+0x86e>
 80246d2:	2b45      	cmp	r3, #69	@ 0x45
 80246d4:	d11a      	bne.n	802470c <_svfprintf_r+0x89c>
 80246d6:	f108 0601 	add.w	r6, r8, #1
 80246da:	2102      	movs	r1, #2
 80246dc:	e001      	b.n	80246e2 <_svfprintf_r+0x872>
 80246de:	4646      	mov	r6, r8
 80246e0:	2103      	movs	r1, #3
 80246e2:	ab24      	add	r3, sp, #144	@ 0x90
 80246e4:	9301      	str	r3, [sp, #4]
 80246e6:	ab21      	add	r3, sp, #132	@ 0x84
 80246e8:	9300      	str	r3, [sp, #0]
 80246ea:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80246ee:	ab20      	add	r3, sp, #128	@ 0x80
 80246f0:	9803      	ldr	r0, [sp, #12]
 80246f2:	4632      	mov	r2, r6
 80246f4:	f001 f914 	bl	8025920 <_dtoa_r>
 80246f8:	9b08      	ldr	r3, [sp, #32]
 80246fa:	2b47      	cmp	r3, #71	@ 0x47
 80246fc:	4681      	mov	r9, r0
 80246fe:	d119      	bne.n	8024734 <_svfprintf_r+0x8c4>
 8024700:	07e8      	lsls	r0, r5, #31
 8024702:	d405      	bmi.n	8024710 <_svfprintf_r+0x8a0>
 8024704:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8024706:	eba3 0309 	sub.w	r3, r3, r9
 802470a:	e69b      	b.n	8024444 <_svfprintf_r+0x5d4>
 802470c:	4646      	mov	r6, r8
 802470e:	e7e4      	b.n	80246da <_svfprintf_r+0x86a>
 8024710:	eb09 0706 	add.w	r7, r9, r6
 8024714:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8024718:	2200      	movs	r2, #0
 802471a:	2300      	movs	r3, #0
 802471c:	f7e2 f9ec 	bl	8006af8 <__aeabi_dcmpeq>
 8024720:	b100      	cbz	r0, 8024724 <_svfprintf_r+0x8b4>
 8024722:	9724      	str	r7, [sp, #144]	@ 0x90
 8024724:	2230      	movs	r2, #48	@ 0x30
 8024726:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8024728:	429f      	cmp	r7, r3
 802472a:	d9eb      	bls.n	8024704 <_svfprintf_r+0x894>
 802472c:	1c59      	adds	r1, r3, #1
 802472e:	9124      	str	r1, [sp, #144]	@ 0x90
 8024730:	701a      	strb	r2, [r3, #0]
 8024732:	e7f8      	b.n	8024726 <_svfprintf_r+0x8b6>
 8024734:	9b08      	ldr	r3, [sp, #32]
 8024736:	2b46      	cmp	r3, #70	@ 0x46
 8024738:	eb00 0706 	add.w	r7, r0, r6
 802473c:	d1ea      	bne.n	8024714 <_svfprintf_r+0x8a4>
 802473e:	7803      	ldrb	r3, [r0, #0]
 8024740:	2b30      	cmp	r3, #48	@ 0x30
 8024742:	d109      	bne.n	8024758 <_svfprintf_r+0x8e8>
 8024744:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8024748:	2200      	movs	r2, #0
 802474a:	2300      	movs	r3, #0
 802474c:	f7e2 f9d4 	bl	8006af8 <__aeabi_dcmpeq>
 8024750:	b910      	cbnz	r0, 8024758 <_svfprintf_r+0x8e8>
 8024752:	f1c6 0601 	rsb	r6, r6, #1
 8024756:	9620      	str	r6, [sp, #128]	@ 0x80
 8024758:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 802475a:	441f      	add	r7, r3
 802475c:	e7da      	b.n	8024714 <_svfprintf_r+0x8a4>
 802475e:	9b08      	ldr	r3, [sp, #32]
 8024760:	2b46      	cmp	r3, #70	@ 0x46
 8024762:	f47f ae7d 	bne.w	8024460 <_svfprintf_r+0x5f0>
 8024766:	f005 0301 	and.w	r3, r5, #1
 802476a:	2e00      	cmp	r6, #0
 802476c:	ea43 0308 	orr.w	r3, r3, r8
 8024770:	dd25      	ble.n	80247be <_svfprintf_r+0x94e>
 8024772:	b37b      	cbz	r3, 80247d4 <_svfprintf_r+0x964>
 8024774:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8024776:	18f3      	adds	r3, r6, r3
 8024778:	4498      	add	r8, r3
 802477a:	2366      	movs	r3, #102	@ 0x66
 802477c:	9306      	str	r3, [sp, #24]
 802477e:	e033      	b.n	80247e8 <_svfprintf_r+0x978>
 8024780:	f813 7b01 	ldrb.w	r7, [r3], #1
 8024784:	f806 7f01 	strb.w	r7, [r6, #1]!
 8024788:	e6a1      	b.n	80244ce <_svfprintf_r+0x65e>
 802478a:	b941      	cbnz	r1, 802479e <_svfprintf_r+0x92e>
 802478c:	2230      	movs	r2, #48	@ 0x30
 802478e:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8024792:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8024796:	3330      	adds	r3, #48	@ 0x30
 8024798:	f802 3b01 	strb.w	r3, [r2], #1
 802479c:	e6a3      	b.n	80244e6 <_svfprintf_r+0x676>
 802479e:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 80247a2:	e7f8      	b.n	8024796 <_svfprintf_r+0x926>
 80247a4:	9b04      	ldr	r3, [sp, #16]
 80247a6:	429e      	cmp	r6, r3
 80247a8:	da0d      	bge.n	80247c6 <_svfprintf_r+0x956>
 80247aa:	9b04      	ldr	r3, [sp, #16]
 80247ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80247ae:	2e00      	cmp	r6, #0
 80247b0:	eb03 0802 	add.w	r8, r3, r2
 80247b4:	dc0c      	bgt.n	80247d0 <_svfprintf_r+0x960>
 80247b6:	f1c6 0301 	rsb	r3, r6, #1
 80247ba:	4498      	add	r8, r3
 80247bc:	e008      	b.n	80247d0 <_svfprintf_r+0x960>
 80247be:	b17b      	cbz	r3, 80247e0 <_svfprintf_r+0x970>
 80247c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80247c2:	3301      	adds	r3, #1
 80247c4:	e7d8      	b.n	8024778 <_svfprintf_r+0x908>
 80247c6:	07eb      	lsls	r3, r5, #31
 80247c8:	d521      	bpl.n	802480e <_svfprintf_r+0x99e>
 80247ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80247cc:	eb06 0803 	add.w	r8, r6, r3
 80247d0:	2367      	movs	r3, #103	@ 0x67
 80247d2:	e7d3      	b.n	802477c <_svfprintf_r+0x90c>
 80247d4:	46b0      	mov	r8, r6
 80247d6:	e7d0      	b.n	802477a <_svfprintf_r+0x90a>
 80247d8:	080af5f4 	.word	0x080af5f4
 80247dc:	080af5e4 	.word	0x080af5e4
 80247e0:	2366      	movs	r3, #102	@ 0x66
 80247e2:	9306      	str	r3, [sp, #24]
 80247e4:	f04f 0801 	mov.w	r8, #1
 80247e8:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 80247ec:	9308      	str	r3, [sp, #32]
 80247ee:	d01f      	beq.n	8024830 <_svfprintf_r+0x9c0>
 80247f0:	2700      	movs	r7, #0
 80247f2:	2e00      	cmp	r6, #0
 80247f4:	9708      	str	r7, [sp, #32]
 80247f6:	f77f ae8a 	ble.w	802450e <_svfprintf_r+0x69e>
 80247fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80247fc:	781b      	ldrb	r3, [r3, #0]
 80247fe:	2bff      	cmp	r3, #255	@ 0xff
 8024800:	d107      	bne.n	8024812 <_svfprintf_r+0x9a2>
 8024802:	9b08      	ldr	r3, [sp, #32]
 8024804:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8024806:	443b      	add	r3, r7
 8024808:	fb02 8803 	mla	r8, r2, r3, r8
 802480c:	e67f      	b.n	802450e <_svfprintf_r+0x69e>
 802480e:	46b0      	mov	r8, r6
 8024810:	e7de      	b.n	80247d0 <_svfprintf_r+0x960>
 8024812:	42b3      	cmp	r3, r6
 8024814:	daf5      	bge.n	8024802 <_svfprintf_r+0x992>
 8024816:	1af6      	subs	r6, r6, r3
 8024818:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802481a:	785b      	ldrb	r3, [r3, #1]
 802481c:	b133      	cbz	r3, 802482c <_svfprintf_r+0x9bc>
 802481e:	9b08      	ldr	r3, [sp, #32]
 8024820:	3301      	adds	r3, #1
 8024822:	9308      	str	r3, [sp, #32]
 8024824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024826:	3301      	adds	r3, #1
 8024828:	9309      	str	r3, [sp, #36]	@ 0x24
 802482a:	e7e6      	b.n	80247fa <_svfprintf_r+0x98a>
 802482c:	3701      	adds	r7, #1
 802482e:	e7e4      	b.n	80247fa <_svfprintf_r+0x98a>
 8024830:	9f08      	ldr	r7, [sp, #32]
 8024832:	e66c      	b.n	802450e <_svfprintf_r+0x69e>
 8024834:	232d      	movs	r3, #45	@ 0x2d
 8024836:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 802483a:	e66c      	b.n	8024516 <_svfprintf_r+0x6a6>
 802483c:	06af      	lsls	r7, r5, #26
 802483e:	d50a      	bpl.n	8024856 <_svfprintf_r+0x9e6>
 8024840:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8024842:	6833      	ldr	r3, [r6, #0]
 8024844:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8024846:	17d2      	asrs	r2, r2, #31
 8024848:	e9c3 1200 	strd	r1, r2, [r3]
 802484c:	3604      	adds	r6, #4
 802484e:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 8024852:	f7ff bb46 	b.w	8023ee2 <_svfprintf_r+0x72>
 8024856:	06e8      	lsls	r0, r5, #27
 8024858:	d503      	bpl.n	8024862 <_svfprintf_r+0x9f2>
 802485a:	6833      	ldr	r3, [r6, #0]
 802485c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 802485e:	601a      	str	r2, [r3, #0]
 8024860:	e7f4      	b.n	802484c <_svfprintf_r+0x9dc>
 8024862:	0669      	lsls	r1, r5, #25
 8024864:	d503      	bpl.n	802486e <_svfprintf_r+0x9fe>
 8024866:	6833      	ldr	r3, [r6, #0]
 8024868:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 802486a:	801a      	strh	r2, [r3, #0]
 802486c:	e7ee      	b.n	802484c <_svfprintf_r+0x9dc>
 802486e:	05aa      	lsls	r2, r5, #22
 8024870:	d5f3      	bpl.n	802485a <_svfprintf_r+0x9ea>
 8024872:	6833      	ldr	r3, [r6, #0]
 8024874:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8024876:	701a      	strb	r2, [r3, #0]
 8024878:	e7e8      	b.n	802484c <_svfprintf_r+0x9dc>
 802487a:	f045 0510 	orr.w	r5, r5, #16
 802487e:	f015 0320 	ands.w	r3, r5, #32
 8024882:	d020      	beq.n	80248c6 <_svfprintf_r+0xa56>
 8024884:	3607      	adds	r6, #7
 8024886:	f026 0307 	bic.w	r3, r6, #7
 802488a:	461a      	mov	r2, r3
 802488c:	685f      	ldr	r7, [r3, #4]
 802488e:	f852 6b08 	ldr.w	r6, [r2], #8
 8024892:	9207      	str	r2, [sp, #28]
 8024894:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8024898:	2300      	movs	r3, #0
 802489a:	2200      	movs	r2, #0
 802489c:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 80248a0:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 80248a4:	f000 848c 	beq.w	80251c0 <_svfprintf_r+0x1350>
 80248a8:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 80248ac:	9208      	str	r2, [sp, #32]
 80248ae:	ea56 0207 	orrs.w	r2, r6, r7
 80248b2:	f040 848a 	bne.w	80251ca <_svfprintf_r+0x135a>
 80248b6:	f1b8 0f00 	cmp.w	r8, #0
 80248ba:	f000 80db 	beq.w	8024a74 <_svfprintf_r+0xc04>
 80248be:	2b01      	cmp	r3, #1
 80248c0:	f040 8486 	bne.w	80251d0 <_svfprintf_r+0x1360>
 80248c4:	e083      	b.n	80249ce <_svfprintf_r+0xb5e>
 80248c6:	4632      	mov	r2, r6
 80248c8:	f015 0710 	ands.w	r7, r5, #16
 80248cc:	f852 6b04 	ldr.w	r6, [r2], #4
 80248d0:	9207      	str	r2, [sp, #28]
 80248d2:	d001      	beq.n	80248d8 <_svfprintf_r+0xa68>
 80248d4:	461f      	mov	r7, r3
 80248d6:	e7dd      	b.n	8024894 <_svfprintf_r+0xa24>
 80248d8:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80248dc:	d001      	beq.n	80248e2 <_svfprintf_r+0xa72>
 80248de:	b2b6      	uxth	r6, r6
 80248e0:	e7d8      	b.n	8024894 <_svfprintf_r+0xa24>
 80248e2:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80248e6:	d0d5      	beq.n	8024894 <_svfprintf_r+0xa24>
 80248e8:	b2f6      	uxtb	r6, r6
 80248ea:	e7f3      	b.n	80248d4 <_svfprintf_r+0xa64>
 80248ec:	4633      	mov	r3, r6
 80248ee:	2278      	movs	r2, #120	@ 0x78
 80248f0:	f853 6b04 	ldr.w	r6, [r3], #4
 80248f4:	9307      	str	r3, [sp, #28]
 80248f6:	f647 0330 	movw	r3, #30768	@ 0x7830
 80248fa:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 80248fe:	4b94      	ldr	r3, [pc, #592]	@ (8024b50 <_svfprintf_r+0xce0>)
 8024900:	9319      	str	r3, [sp, #100]	@ 0x64
 8024902:	2700      	movs	r7, #0
 8024904:	f045 0502 	orr.w	r5, r5, #2
 8024908:	2302      	movs	r3, #2
 802490a:	9206      	str	r2, [sp, #24]
 802490c:	e7c5      	b.n	802489a <_svfprintf_r+0xa2a>
 802490e:	4633      	mov	r3, r6
 8024910:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8024914:	f853 9b04 	ldr.w	r9, [r3], #4
 8024918:	9307      	str	r3, [sp, #28]
 802491a:	f04f 0600 	mov.w	r6, #0
 802491e:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 8024922:	d00f      	beq.n	8024944 <_svfprintf_r+0xad4>
 8024924:	4642      	mov	r2, r8
 8024926:	4631      	mov	r1, r6
 8024928:	4648      	mov	r0, r9
 802492a:	f7e1 fc69 	bl	8006200 <memchr>
 802492e:	4682      	mov	sl, r0
 8024930:	2800      	cmp	r0, #0
 8024932:	f43f ac81 	beq.w	8024238 <_svfprintf_r+0x3c8>
 8024936:	eba0 0809 	sub.w	r8, r0, r9
 802493a:	46b2      	mov	sl, r6
 802493c:	9610      	str	r6, [sp, #64]	@ 0x40
 802493e:	4637      	mov	r7, r6
 8024940:	9608      	str	r6, [sp, #32]
 8024942:	e5eb      	b.n	802451c <_svfprintf_r+0x6ac>
 8024944:	4648      	mov	r0, r9
 8024946:	f7e1 fcab 	bl	80062a0 <strlen>
 802494a:	46b2      	mov	sl, r6
 802494c:	4680      	mov	r8, r0
 802494e:	e473      	b.n	8024238 <_svfprintf_r+0x3c8>
 8024950:	f045 0510 	orr.w	r5, r5, #16
 8024954:	f015 0320 	ands.w	r3, r5, #32
 8024958:	d009      	beq.n	802496e <_svfprintf_r+0xafe>
 802495a:	3607      	adds	r6, #7
 802495c:	f026 0307 	bic.w	r3, r6, #7
 8024960:	461a      	mov	r2, r3
 8024962:	685f      	ldr	r7, [r3, #4]
 8024964:	f852 6b08 	ldr.w	r6, [r2], #8
 8024968:	9207      	str	r2, [sp, #28]
 802496a:	2301      	movs	r3, #1
 802496c:	e795      	b.n	802489a <_svfprintf_r+0xa2a>
 802496e:	4632      	mov	r2, r6
 8024970:	f015 0710 	ands.w	r7, r5, #16
 8024974:	f852 6b04 	ldr.w	r6, [r2], #4
 8024978:	9207      	str	r2, [sp, #28]
 802497a:	d001      	beq.n	8024980 <_svfprintf_r+0xb10>
 802497c:	461f      	mov	r7, r3
 802497e:	e7f4      	b.n	802496a <_svfprintf_r+0xafa>
 8024980:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8024984:	d001      	beq.n	802498a <_svfprintf_r+0xb1a>
 8024986:	b2b6      	uxth	r6, r6
 8024988:	e7ef      	b.n	802496a <_svfprintf_r+0xafa>
 802498a:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 802498e:	d0ec      	beq.n	802496a <_svfprintf_r+0xafa>
 8024990:	b2f6      	uxtb	r6, r6
 8024992:	e7f3      	b.n	802497c <_svfprintf_r+0xb0c>
 8024994:	4b6f      	ldr	r3, [pc, #444]	@ (8024b54 <_svfprintf_r+0xce4>)
 8024996:	f7ff bb39 	b.w	802400c <_svfprintf_r+0x19c>
 802499a:	4632      	mov	r2, r6
 802499c:	f015 0710 	ands.w	r7, r5, #16
 80249a0:	f852 6b04 	ldr.w	r6, [r2], #4
 80249a4:	9207      	str	r2, [sp, #28]
 80249a6:	d002      	beq.n	80249ae <_svfprintf_r+0xb3e>
 80249a8:	461f      	mov	r7, r3
 80249aa:	f7ff bb3c 	b.w	8024026 <_svfprintf_r+0x1b6>
 80249ae:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80249b2:	d002      	beq.n	80249ba <_svfprintf_r+0xb4a>
 80249b4:	b2b6      	uxth	r6, r6
 80249b6:	f7ff bb36 	b.w	8024026 <_svfprintf_r+0x1b6>
 80249ba:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80249be:	f43f ab32 	beq.w	8024026 <_svfprintf_r+0x1b6>
 80249c2:	b2f6      	uxtb	r6, r6
 80249c4:	e7f0      	b.n	80249a8 <_svfprintf_r+0xb38>
 80249c6:	2e0a      	cmp	r6, #10
 80249c8:	f177 0300 	sbcs.w	r3, r7, #0
 80249cc:	d207      	bcs.n	80249de <_svfprintf_r+0xb6e>
 80249ce:	3630      	adds	r6, #48	@ 0x30
 80249d0:	b2f6      	uxtb	r6, r6
 80249d2:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 80249d6:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 80249da:	f000 bc15 	b.w	8025208 <_svfprintf_r+0x1398>
 80249de:	2300      	movs	r3, #0
 80249e0:	9304      	str	r3, [sp, #16]
 80249e2:	9b08      	ldr	r3, [sp, #32]
 80249e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80249e8:	ad52      	add	r5, sp, #328	@ 0x148
 80249ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80249ec:	220a      	movs	r2, #10
 80249ee:	2300      	movs	r3, #0
 80249f0:	4630      	mov	r0, r6
 80249f2:	4639      	mov	r1, r7
 80249f4:	f7e2 f940 	bl	8006c78 <__aeabi_uldivmod>
 80249f8:	9b04      	ldr	r3, [sp, #16]
 80249fa:	9011      	str	r0, [sp, #68]	@ 0x44
 80249fc:	3301      	adds	r3, #1
 80249fe:	9304      	str	r3, [sp, #16]
 8024a00:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8024a02:	3230      	adds	r2, #48	@ 0x30
 8024a04:	468a      	mov	sl, r1
 8024a06:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8024a0a:	f805 2c01 	strb.w	r2, [r5, #-1]
 8024a0e:	b1d3      	cbz	r3, 8024a46 <_svfprintf_r+0xbd6>
 8024a10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024a12:	9a04      	ldr	r2, [sp, #16]
 8024a14:	781b      	ldrb	r3, [r3, #0]
 8024a16:	429a      	cmp	r2, r3
 8024a18:	d115      	bne.n	8024a46 <_svfprintf_r+0xbd6>
 8024a1a:	2aff      	cmp	r2, #255	@ 0xff
 8024a1c:	d013      	beq.n	8024a46 <_svfprintf_r+0xbd6>
 8024a1e:	2e0a      	cmp	r6, #10
 8024a20:	f177 0300 	sbcs.w	r3, r7, #0
 8024a24:	d30f      	bcc.n	8024a46 <_svfprintf_r+0xbd6>
 8024a26:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8024a28:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8024a2a:	eba9 0903 	sub.w	r9, r9, r3
 8024a2e:	461a      	mov	r2, r3
 8024a30:	4648      	mov	r0, r9
 8024a32:	f000 fe22 	bl	802567a <strncpy>
 8024a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024a38:	785b      	ldrb	r3, [r3, #1]
 8024a3a:	b11b      	cbz	r3, 8024a44 <_svfprintf_r+0xbd4>
 8024a3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024a3e:	3301      	adds	r3, #1
 8024a40:	9309      	str	r3, [sp, #36]	@ 0x24
 8024a42:	2300      	movs	r3, #0
 8024a44:	9304      	str	r3, [sp, #16]
 8024a46:	2e0a      	cmp	r6, #10
 8024a48:	f177 0700 	sbcs.w	r7, r7, #0
 8024a4c:	f0c0 83dc 	bcc.w	8025208 <_svfprintf_r+0x1398>
 8024a50:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8024a52:	4657      	mov	r7, sl
 8024a54:	464d      	mov	r5, r9
 8024a56:	e7c9      	b.n	80249ec <_svfprintf_r+0xb7c>
 8024a58:	f006 030f 	and.w	r3, r6, #15
 8024a5c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8024a5e:	0936      	lsrs	r6, r6, #4
 8024a60:	5cd3      	ldrb	r3, [r2, r3]
 8024a62:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8024a66:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8024a6a:	093f      	lsrs	r7, r7, #4
 8024a6c:	ea56 0307 	orrs.w	r3, r6, r7
 8024a70:	d1f2      	bne.n	8024a58 <_svfprintf_r+0xbe8>
 8024a72:	e3c9      	b.n	8025208 <_svfprintf_r+0x1398>
 8024a74:	b91b      	cbnz	r3, 8024a7e <_svfprintf_r+0xc0e>
 8024a76:	07e9      	lsls	r1, r5, #31
 8024a78:	d501      	bpl.n	8024a7e <_svfprintf_r+0xc0e>
 8024a7a:	2630      	movs	r6, #48	@ 0x30
 8024a7c:	e7a9      	b.n	80249d2 <_svfprintf_r+0xb62>
 8024a7e:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 8024a82:	e3c1      	b.n	8025208 <_svfprintf_r+0x1398>
 8024a84:	9b06      	ldr	r3, [sp, #24]
 8024a86:	2b00      	cmp	r3, #0
 8024a88:	f000 838f 	beq.w	80251aa <_svfprintf_r+0x133a>
 8024a8c:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8024a90:	2300      	movs	r3, #0
 8024a92:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8024a96:	9607      	str	r6, [sp, #28]
 8024a98:	f7ff bb63 	b.w	8024162 <_svfprintf_r+0x2f2>
 8024a9c:	2010      	movs	r0, #16
 8024a9e:	4403      	add	r3, r0
 8024aa0:	2a07      	cmp	r2, #7
 8024aa2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8024aa6:	6060      	str	r0, [r4, #4]
 8024aa8:	dd08      	ble.n	8024abc <_svfprintf_r+0xc4c>
 8024aaa:	9803      	ldr	r0, [sp, #12]
 8024aac:	aa26      	add	r2, sp, #152	@ 0x98
 8024aae:	4659      	mov	r1, fp
 8024ab0:	f001 fce2 	bl	8026478 <__ssprint_r>
 8024ab4:	2800      	cmp	r0, #0
 8024ab6:	f040 8356 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024aba:	a929      	add	r1, sp, #164	@ 0xa4
 8024abc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8024abe:	3b10      	subs	r3, #16
 8024ac0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8024ac2:	460c      	mov	r4, r1
 8024ac4:	e546      	b.n	8024554 <_svfprintf_r+0x6e4>
 8024ac6:	460c      	mov	r4, r1
 8024ac8:	e561      	b.n	802458e <_svfprintf_r+0x71e>
 8024aca:	9803      	ldr	r0, [sp, #12]
 8024acc:	aa26      	add	r2, sp, #152	@ 0x98
 8024ace:	4659      	mov	r1, fp
 8024ad0:	f001 fcd2 	bl	8026478 <__ssprint_r>
 8024ad4:	2800      	cmp	r0, #0
 8024ad6:	f040 8346 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024ada:	ac29      	add	r4, sp, #164	@ 0xa4
 8024adc:	e569      	b.n	80245b2 <_svfprintf_r+0x742>
 8024ade:	9803      	ldr	r0, [sp, #12]
 8024ae0:	aa26      	add	r2, sp, #152	@ 0x98
 8024ae2:	4659      	mov	r1, fp
 8024ae4:	f001 fcc8 	bl	8026478 <__ssprint_r>
 8024ae8:	2800      	cmp	r0, #0
 8024aea:	f040 833c 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024aee:	ac29      	add	r4, sp, #164	@ 0xa4
 8024af0:	e56f      	b.n	80245d2 <_svfprintf_r+0x762>
 8024af2:	2010      	movs	r0, #16
 8024af4:	4403      	add	r3, r0
 8024af6:	2a07      	cmp	r2, #7
 8024af8:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8024afc:	6060      	str	r0, [r4, #4]
 8024afe:	dd08      	ble.n	8024b12 <_svfprintf_r+0xca2>
 8024b00:	9803      	ldr	r0, [sp, #12]
 8024b02:	aa26      	add	r2, sp, #152	@ 0x98
 8024b04:	4659      	mov	r1, fp
 8024b06:	f001 fcb7 	bl	8026478 <__ssprint_r>
 8024b0a:	2800      	cmp	r0, #0
 8024b0c:	f040 832b 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024b10:	a929      	add	r1, sp, #164	@ 0xa4
 8024b12:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8024b14:	3b10      	subs	r3, #16
 8024b16:	9313      	str	r3, [sp, #76]	@ 0x4c
 8024b18:	460c      	mov	r4, r1
 8024b1a:	e563      	b.n	80245e4 <_svfprintf_r+0x774>
 8024b1c:	460c      	mov	r4, r1
 8024b1e:	e57e      	b.n	802461e <_svfprintf_r+0x7ae>
 8024b20:	2010      	movs	r0, #16
 8024b22:	4403      	add	r3, r0
 8024b24:	2a07      	cmp	r2, #7
 8024b26:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8024b2a:	6060      	str	r0, [r4, #4]
 8024b2c:	dd08      	ble.n	8024b40 <_svfprintf_r+0xcd0>
 8024b2e:	9803      	ldr	r0, [sp, #12]
 8024b30:	aa26      	add	r2, sp, #152	@ 0x98
 8024b32:	4659      	mov	r1, fp
 8024b34:	f001 fca0 	bl	8026478 <__ssprint_r>
 8024b38:	2800      	cmp	r0, #0
 8024b3a:	f040 8314 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024b3e:	a929      	add	r1, sp, #164	@ 0xa4
 8024b40:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8024b42:	3b10      	subs	r3, #16
 8024b44:	9310      	str	r3, [sp, #64]	@ 0x40
 8024b46:	460c      	mov	r4, r1
 8024b48:	e56f      	b.n	802462a <_svfprintf_r+0x7ba>
 8024b4a:	460c      	mov	r4, r1
 8024b4c:	e58a      	b.n	8024664 <_svfprintf_r+0x7f4>
 8024b4e:	bf00      	nop
 8024b50:	080af5c0 	.word	0x080af5c0
 8024b54:	080af5d1 	.word	0x080af5d1
 8024b58:	9b06      	ldr	r3, [sp, #24]
 8024b5a:	2b65      	cmp	r3, #101	@ 0x65
 8024b5c:	f340 8246 	ble.w	8024fec <_svfprintf_r+0x117c>
 8024b60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8024b64:	2200      	movs	r2, #0
 8024b66:	2300      	movs	r3, #0
 8024b68:	f7e1 ffc6 	bl	8006af8 <__aeabi_dcmpeq>
 8024b6c:	2800      	cmp	r0, #0
 8024b6e:	d06a      	beq.n	8024c46 <_svfprintf_r+0xdd6>
 8024b70:	4b73      	ldr	r3, [pc, #460]	@ (8024d40 <_svfprintf_r+0xed0>)
 8024b72:	6023      	str	r3, [r4, #0]
 8024b74:	2301      	movs	r3, #1
 8024b76:	6063      	str	r3, [r4, #4]
 8024b78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8024b7a:	3301      	adds	r3, #1
 8024b7c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8024b7e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024b80:	3301      	adds	r3, #1
 8024b82:	2b07      	cmp	r3, #7
 8024b84:	9327      	str	r3, [sp, #156]	@ 0x9c
 8024b86:	dc37      	bgt.n	8024bf8 <_svfprintf_r+0xd88>
 8024b88:	3408      	adds	r4, #8
 8024b8a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8024b8c:	9a04      	ldr	r2, [sp, #16]
 8024b8e:	4293      	cmp	r3, r2
 8024b90:	db02      	blt.n	8024b98 <_svfprintf_r+0xd28>
 8024b92:	07ef      	lsls	r7, r5, #31
 8024b94:	f57f ad76 	bpl.w	8024684 <_svfprintf_r+0x814>
 8024b98:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8024b9a:	6023      	str	r3, [r4, #0]
 8024b9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8024b9e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8024ba0:	6063      	str	r3, [r4, #4]
 8024ba2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8024ba4:	4413      	add	r3, r2
 8024ba6:	9328      	str	r3, [sp, #160]	@ 0xa0
 8024ba8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024baa:	3301      	adds	r3, #1
 8024bac:	2b07      	cmp	r3, #7
 8024bae:	9327      	str	r3, [sp, #156]	@ 0x9c
 8024bb0:	dc2c      	bgt.n	8024c0c <_svfprintf_r+0xd9c>
 8024bb2:	3408      	adds	r4, #8
 8024bb4:	9b04      	ldr	r3, [sp, #16]
 8024bb6:	1e5e      	subs	r6, r3, #1
 8024bb8:	2e00      	cmp	r6, #0
 8024bba:	f77f ad63 	ble.w	8024684 <_svfprintf_r+0x814>
 8024bbe:	4f61      	ldr	r7, [pc, #388]	@ (8024d44 <_svfprintf_r+0xed4>)
 8024bc0:	f04f 0810 	mov.w	r8, #16
 8024bc4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8024bc8:	2e10      	cmp	r6, #16
 8024bca:	f103 0301 	add.w	r3, r3, #1
 8024bce:	f104 0108 	add.w	r1, r4, #8
 8024bd2:	6027      	str	r7, [r4, #0]
 8024bd4:	dc24      	bgt.n	8024c20 <_svfprintf_r+0xdb0>
 8024bd6:	6066      	str	r6, [r4, #4]
 8024bd8:	2b07      	cmp	r3, #7
 8024bda:	4416      	add	r6, r2
 8024bdc:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8024be0:	f340 82a0 	ble.w	8025124 <_svfprintf_r+0x12b4>
 8024be4:	9803      	ldr	r0, [sp, #12]
 8024be6:	aa26      	add	r2, sp, #152	@ 0x98
 8024be8:	4659      	mov	r1, fp
 8024bea:	f001 fc45 	bl	8026478 <__ssprint_r>
 8024bee:	2800      	cmp	r0, #0
 8024bf0:	f040 82b9 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024bf4:	ac29      	add	r4, sp, #164	@ 0xa4
 8024bf6:	e545      	b.n	8024684 <_svfprintf_r+0x814>
 8024bf8:	9803      	ldr	r0, [sp, #12]
 8024bfa:	aa26      	add	r2, sp, #152	@ 0x98
 8024bfc:	4659      	mov	r1, fp
 8024bfe:	f001 fc3b 	bl	8026478 <__ssprint_r>
 8024c02:	2800      	cmp	r0, #0
 8024c04:	f040 82af 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024c08:	ac29      	add	r4, sp, #164	@ 0xa4
 8024c0a:	e7be      	b.n	8024b8a <_svfprintf_r+0xd1a>
 8024c0c:	9803      	ldr	r0, [sp, #12]
 8024c0e:	aa26      	add	r2, sp, #152	@ 0x98
 8024c10:	4659      	mov	r1, fp
 8024c12:	f001 fc31 	bl	8026478 <__ssprint_r>
 8024c16:	2800      	cmp	r0, #0
 8024c18:	f040 82a5 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024c1c:	ac29      	add	r4, sp, #164	@ 0xa4
 8024c1e:	e7c9      	b.n	8024bb4 <_svfprintf_r+0xd44>
 8024c20:	3210      	adds	r2, #16
 8024c22:	2b07      	cmp	r3, #7
 8024c24:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8024c28:	f8c4 8004 	str.w	r8, [r4, #4]
 8024c2c:	dd08      	ble.n	8024c40 <_svfprintf_r+0xdd0>
 8024c2e:	9803      	ldr	r0, [sp, #12]
 8024c30:	aa26      	add	r2, sp, #152	@ 0x98
 8024c32:	4659      	mov	r1, fp
 8024c34:	f001 fc20 	bl	8026478 <__ssprint_r>
 8024c38:	2800      	cmp	r0, #0
 8024c3a:	f040 8294 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024c3e:	a929      	add	r1, sp, #164	@ 0xa4
 8024c40:	3e10      	subs	r6, #16
 8024c42:	460c      	mov	r4, r1
 8024c44:	e7be      	b.n	8024bc4 <_svfprintf_r+0xd54>
 8024c46:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8024c48:	2b00      	cmp	r3, #0
 8024c4a:	dc7d      	bgt.n	8024d48 <_svfprintf_r+0xed8>
 8024c4c:	4b3c      	ldr	r3, [pc, #240]	@ (8024d40 <_svfprintf_r+0xed0>)
 8024c4e:	6023      	str	r3, [r4, #0]
 8024c50:	2301      	movs	r3, #1
 8024c52:	6063      	str	r3, [r4, #4]
 8024c54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8024c56:	3301      	adds	r3, #1
 8024c58:	9328      	str	r3, [sp, #160]	@ 0xa0
 8024c5a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024c5c:	3301      	adds	r3, #1
 8024c5e:	2b07      	cmp	r3, #7
 8024c60:	9327      	str	r3, [sp, #156]	@ 0x9c
 8024c62:	dc46      	bgt.n	8024cf2 <_svfprintf_r+0xe82>
 8024c64:	3408      	adds	r4, #8
 8024c66:	9904      	ldr	r1, [sp, #16]
 8024c68:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8024c6a:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8024c6c:	430b      	orrs	r3, r1
 8024c6e:	f005 0101 	and.w	r1, r5, #1
 8024c72:	430b      	orrs	r3, r1
 8024c74:	f43f ad06 	beq.w	8024684 <_svfprintf_r+0x814>
 8024c78:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8024c7a:	6023      	str	r3, [r4, #0]
 8024c7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8024c7e:	6063      	str	r3, [r4, #4]
 8024c80:	441a      	add	r2, r3
 8024c82:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024c84:	9228      	str	r2, [sp, #160]	@ 0xa0
 8024c86:	3301      	adds	r3, #1
 8024c88:	2b07      	cmp	r3, #7
 8024c8a:	9327      	str	r3, [sp, #156]	@ 0x9c
 8024c8c:	dc3b      	bgt.n	8024d06 <_svfprintf_r+0xe96>
 8024c8e:	f104 0308 	add.w	r3, r4, #8
 8024c92:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8024c94:	2e00      	cmp	r6, #0
 8024c96:	da1b      	bge.n	8024cd0 <_svfprintf_r+0xe60>
 8024c98:	4f2a      	ldr	r7, [pc, #168]	@ (8024d44 <_svfprintf_r+0xed4>)
 8024c9a:	4276      	negs	r6, r6
 8024c9c:	461a      	mov	r2, r3
 8024c9e:	2410      	movs	r4, #16
 8024ca0:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 8024ca4:	2e10      	cmp	r6, #16
 8024ca6:	f101 0101 	add.w	r1, r1, #1
 8024caa:	f103 0308 	add.w	r3, r3, #8
 8024cae:	6017      	str	r7, [r2, #0]
 8024cb0:	dc33      	bgt.n	8024d1a <_svfprintf_r+0xeaa>
 8024cb2:	6056      	str	r6, [r2, #4]
 8024cb4:	2907      	cmp	r1, #7
 8024cb6:	4406      	add	r6, r0
 8024cb8:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 8024cbc:	dd08      	ble.n	8024cd0 <_svfprintf_r+0xe60>
 8024cbe:	9803      	ldr	r0, [sp, #12]
 8024cc0:	aa26      	add	r2, sp, #152	@ 0x98
 8024cc2:	4659      	mov	r1, fp
 8024cc4:	f001 fbd8 	bl	8026478 <__ssprint_r>
 8024cc8:	2800      	cmp	r0, #0
 8024cca:	f040 824c 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024cce:	ab29      	add	r3, sp, #164	@ 0xa4
 8024cd0:	9a04      	ldr	r2, [sp, #16]
 8024cd2:	9904      	ldr	r1, [sp, #16]
 8024cd4:	605a      	str	r2, [r3, #4]
 8024cd6:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8024cd8:	f8c3 9000 	str.w	r9, [r3]
 8024cdc:	440a      	add	r2, r1
 8024cde:	9228      	str	r2, [sp, #160]	@ 0xa0
 8024ce0:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8024ce2:	3201      	adds	r2, #1
 8024ce4:	2a07      	cmp	r2, #7
 8024ce6:	9227      	str	r2, [sp, #156]	@ 0x9c
 8024ce8:	f73f af7c 	bgt.w	8024be4 <_svfprintf_r+0xd74>
 8024cec:	f103 0408 	add.w	r4, r3, #8
 8024cf0:	e4c8      	b.n	8024684 <_svfprintf_r+0x814>
 8024cf2:	9803      	ldr	r0, [sp, #12]
 8024cf4:	aa26      	add	r2, sp, #152	@ 0x98
 8024cf6:	4659      	mov	r1, fp
 8024cf8:	f001 fbbe 	bl	8026478 <__ssprint_r>
 8024cfc:	2800      	cmp	r0, #0
 8024cfe:	f040 8232 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024d02:	ac29      	add	r4, sp, #164	@ 0xa4
 8024d04:	e7af      	b.n	8024c66 <_svfprintf_r+0xdf6>
 8024d06:	9803      	ldr	r0, [sp, #12]
 8024d08:	aa26      	add	r2, sp, #152	@ 0x98
 8024d0a:	4659      	mov	r1, fp
 8024d0c:	f001 fbb4 	bl	8026478 <__ssprint_r>
 8024d10:	2800      	cmp	r0, #0
 8024d12:	f040 8228 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024d16:	ab29      	add	r3, sp, #164	@ 0xa4
 8024d18:	e7bb      	b.n	8024c92 <_svfprintf_r+0xe22>
 8024d1a:	3010      	adds	r0, #16
 8024d1c:	2907      	cmp	r1, #7
 8024d1e:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 8024d22:	6054      	str	r4, [r2, #4]
 8024d24:	dd08      	ble.n	8024d38 <_svfprintf_r+0xec8>
 8024d26:	9803      	ldr	r0, [sp, #12]
 8024d28:	aa26      	add	r2, sp, #152	@ 0x98
 8024d2a:	4659      	mov	r1, fp
 8024d2c:	f001 fba4 	bl	8026478 <__ssprint_r>
 8024d30:	2800      	cmp	r0, #0
 8024d32:	f040 8218 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024d36:	ab29      	add	r3, sp, #164	@ 0xa4
 8024d38:	3e10      	subs	r6, #16
 8024d3a:	461a      	mov	r2, r3
 8024d3c:	e7b0      	b.n	8024ca0 <_svfprintf_r+0xe30>
 8024d3e:	bf00      	nop
 8024d40:	080af5e2 	.word	0x080af5e2
 8024d44:	080af5e4 	.word	0x080af5e4
 8024d48:	9b04      	ldr	r3, [sp, #16]
 8024d4a:	444b      	add	r3, r9
 8024d4c:	9306      	str	r3, [sp, #24]
 8024d4e:	9b04      	ldr	r3, [sp, #16]
 8024d50:	42b3      	cmp	r3, r6
 8024d52:	bfa8      	it	ge
 8024d54:	4633      	movge	r3, r6
 8024d56:	2b00      	cmp	r3, #0
 8024d58:	4698      	mov	r8, r3
 8024d5a:	dd0b      	ble.n	8024d74 <_svfprintf_r+0xf04>
 8024d5c:	e9c4 9300 	strd	r9, r3, [r4]
 8024d60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8024d62:	4443      	add	r3, r8
 8024d64:	9328      	str	r3, [sp, #160]	@ 0xa0
 8024d66:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024d68:	3301      	adds	r3, #1
 8024d6a:	2b07      	cmp	r3, #7
 8024d6c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8024d6e:	f300 8089 	bgt.w	8024e84 <_svfprintf_r+0x1014>
 8024d72:	3408      	adds	r4, #8
 8024d74:	4643      	mov	r3, r8
 8024d76:	2b00      	cmp	r3, #0
 8024d78:	bfac      	ite	ge
 8024d7a:	eba6 0808 	subge.w	r8, r6, r8
 8024d7e:	46b0      	movlt	r8, r6
 8024d80:	f1b8 0f00 	cmp.w	r8, #0
 8024d84:	dd1b      	ble.n	8024dbe <_svfprintf_r+0xf4e>
 8024d86:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8024d8a:	4897      	ldr	r0, [pc, #604]	@ (8024fe8 <_svfprintf_r+0x1178>)
 8024d8c:	6020      	str	r0, [r4, #0]
 8024d8e:	f1b8 0f10 	cmp.w	r8, #16
 8024d92:	f102 0201 	add.w	r2, r2, #1
 8024d96:	f104 0108 	add.w	r1, r4, #8
 8024d9a:	dc7d      	bgt.n	8024e98 <_svfprintf_r+0x1028>
 8024d9c:	4443      	add	r3, r8
 8024d9e:	2a07      	cmp	r2, #7
 8024da0:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8024da4:	f8c4 8004 	str.w	r8, [r4, #4]
 8024da8:	f340 808a 	ble.w	8024ec0 <_svfprintf_r+0x1050>
 8024dac:	9803      	ldr	r0, [sp, #12]
 8024dae:	aa26      	add	r2, sp, #152	@ 0x98
 8024db0:	4659      	mov	r1, fp
 8024db2:	f001 fb61 	bl	8026478 <__ssprint_r>
 8024db6:	2800      	cmp	r0, #0
 8024db8:	f040 81d5 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024dbc:	ac29      	add	r4, sp, #164	@ 0xa4
 8024dbe:	eb09 0806 	add.w	r8, r9, r6
 8024dc2:	056e      	lsls	r6, r5, #21
 8024dc4:	d508      	bpl.n	8024dd8 <_svfprintf_r+0xf68>
 8024dc6:	9b08      	ldr	r3, [sp, #32]
 8024dc8:	2b00      	cmp	r3, #0
 8024dca:	d17b      	bne.n	8024ec4 <_svfprintf_r+0x1054>
 8024dcc:	2f00      	cmp	r7, #0
 8024dce:	d17b      	bne.n	8024ec8 <_svfprintf_r+0x1058>
 8024dd0:	9b06      	ldr	r3, [sp, #24]
 8024dd2:	4598      	cmp	r8, r3
 8024dd4:	bf28      	it	cs
 8024dd6:	4698      	movcs	r8, r3
 8024dd8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8024dda:	9a04      	ldr	r2, [sp, #16]
 8024ddc:	4293      	cmp	r3, r2
 8024dde:	db01      	blt.n	8024de4 <_svfprintf_r+0xf74>
 8024de0:	07e8      	lsls	r0, r5, #31
 8024de2:	d50e      	bpl.n	8024e02 <_svfprintf_r+0xf92>
 8024de4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8024de6:	6023      	str	r3, [r4, #0]
 8024de8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8024dea:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8024dec:	6063      	str	r3, [r4, #4]
 8024dee:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8024df0:	4413      	add	r3, r2
 8024df2:	9328      	str	r3, [sp, #160]	@ 0xa0
 8024df4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024df6:	3301      	adds	r3, #1
 8024df8:	2b07      	cmp	r3, #7
 8024dfa:	9327      	str	r3, [sp, #156]	@ 0x9c
 8024dfc:	f300 80df 	bgt.w	8024fbe <_svfprintf_r+0x114e>
 8024e00:	3408      	adds	r4, #8
 8024e02:	9b04      	ldr	r3, [sp, #16]
 8024e04:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 8024e06:	1bdf      	subs	r7, r3, r7
 8024e08:	9b06      	ldr	r3, [sp, #24]
 8024e0a:	eba3 0308 	sub.w	r3, r3, r8
 8024e0e:	429f      	cmp	r7, r3
 8024e10:	bfa8      	it	ge
 8024e12:	461f      	movge	r7, r3
 8024e14:	2f00      	cmp	r7, #0
 8024e16:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8024e18:	dd0a      	ble.n	8024e30 <_svfprintf_r+0xfc0>
 8024e1a:	443b      	add	r3, r7
 8024e1c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8024e1e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024e20:	3301      	adds	r3, #1
 8024e22:	2b07      	cmp	r3, #7
 8024e24:	e9c4 8700 	strd	r8, r7, [r4]
 8024e28:	9327      	str	r3, [sp, #156]	@ 0x9c
 8024e2a:	f300 80d2 	bgt.w	8024fd2 <_svfprintf_r+0x1162>
 8024e2e:	3408      	adds	r4, #8
 8024e30:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8024e32:	9b04      	ldr	r3, [sp, #16]
 8024e34:	2f00      	cmp	r7, #0
 8024e36:	eba3 0606 	sub.w	r6, r3, r6
 8024e3a:	bfa8      	it	ge
 8024e3c:	1bf6      	subge	r6, r6, r7
 8024e3e:	2e00      	cmp	r6, #0
 8024e40:	f77f ac20 	ble.w	8024684 <_svfprintf_r+0x814>
 8024e44:	4f68      	ldr	r7, [pc, #416]	@ (8024fe8 <_svfprintf_r+0x1178>)
 8024e46:	f04f 0810 	mov.w	r8, #16
 8024e4a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8024e4e:	2e10      	cmp	r6, #16
 8024e50:	f103 0301 	add.w	r3, r3, #1
 8024e54:	f104 0108 	add.w	r1, r4, #8
 8024e58:	6027      	str	r7, [r4, #0]
 8024e5a:	f77f aebc 	ble.w	8024bd6 <_svfprintf_r+0xd66>
 8024e5e:	3210      	adds	r2, #16
 8024e60:	2b07      	cmp	r3, #7
 8024e62:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8024e66:	f8c4 8004 	str.w	r8, [r4, #4]
 8024e6a:	dd08      	ble.n	8024e7e <_svfprintf_r+0x100e>
 8024e6c:	9803      	ldr	r0, [sp, #12]
 8024e6e:	aa26      	add	r2, sp, #152	@ 0x98
 8024e70:	4659      	mov	r1, fp
 8024e72:	f001 fb01 	bl	8026478 <__ssprint_r>
 8024e76:	2800      	cmp	r0, #0
 8024e78:	f040 8175 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024e7c:	a929      	add	r1, sp, #164	@ 0xa4
 8024e7e:	3e10      	subs	r6, #16
 8024e80:	460c      	mov	r4, r1
 8024e82:	e7e2      	b.n	8024e4a <_svfprintf_r+0xfda>
 8024e84:	9803      	ldr	r0, [sp, #12]
 8024e86:	aa26      	add	r2, sp, #152	@ 0x98
 8024e88:	4659      	mov	r1, fp
 8024e8a:	f001 faf5 	bl	8026478 <__ssprint_r>
 8024e8e:	2800      	cmp	r0, #0
 8024e90:	f040 8169 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024e94:	ac29      	add	r4, sp, #164	@ 0xa4
 8024e96:	e76d      	b.n	8024d74 <_svfprintf_r+0xf04>
 8024e98:	2010      	movs	r0, #16
 8024e9a:	4403      	add	r3, r0
 8024e9c:	2a07      	cmp	r2, #7
 8024e9e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8024ea2:	6060      	str	r0, [r4, #4]
 8024ea4:	dd08      	ble.n	8024eb8 <_svfprintf_r+0x1048>
 8024ea6:	9803      	ldr	r0, [sp, #12]
 8024ea8:	aa26      	add	r2, sp, #152	@ 0x98
 8024eaa:	4659      	mov	r1, fp
 8024eac:	f001 fae4 	bl	8026478 <__ssprint_r>
 8024eb0:	2800      	cmp	r0, #0
 8024eb2:	f040 8158 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024eb6:	a929      	add	r1, sp, #164	@ 0xa4
 8024eb8:	f1a8 0810 	sub.w	r8, r8, #16
 8024ebc:	460c      	mov	r4, r1
 8024ebe:	e762      	b.n	8024d86 <_svfprintf_r+0xf16>
 8024ec0:	460c      	mov	r4, r1
 8024ec2:	e77c      	b.n	8024dbe <_svfprintf_r+0xf4e>
 8024ec4:	2f00      	cmp	r7, #0
 8024ec6:	d04a      	beq.n	8024f5e <_svfprintf_r+0x10ee>
 8024ec8:	3f01      	subs	r7, #1
 8024eca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8024ecc:	6023      	str	r3, [r4, #0]
 8024ece:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8024ed0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8024ed2:	6063      	str	r3, [r4, #4]
 8024ed4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8024ed6:	4413      	add	r3, r2
 8024ed8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8024eda:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024edc:	3301      	adds	r3, #1
 8024ede:	2b07      	cmp	r3, #7
 8024ee0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8024ee2:	dc43      	bgt.n	8024f6c <_svfprintf_r+0x10fc>
 8024ee4:	3408      	adds	r4, #8
 8024ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024ee8:	781a      	ldrb	r2, [r3, #0]
 8024eea:	9b06      	ldr	r3, [sp, #24]
 8024eec:	eba3 0308 	sub.w	r3, r3, r8
 8024ef0:	429a      	cmp	r2, r3
 8024ef2:	bfa8      	it	ge
 8024ef4:	461a      	movge	r2, r3
 8024ef6:	2a00      	cmp	r2, #0
 8024ef8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8024efa:	4691      	mov	r9, r2
 8024efc:	dd09      	ble.n	8024f12 <_svfprintf_r+0x10a2>
 8024efe:	4413      	add	r3, r2
 8024f00:	9328      	str	r3, [sp, #160]	@ 0xa0
 8024f02:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8024f04:	3301      	adds	r3, #1
 8024f06:	2b07      	cmp	r3, #7
 8024f08:	e9c4 8200 	strd	r8, r2, [r4]
 8024f0c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8024f0e:	dc37      	bgt.n	8024f80 <_svfprintf_r+0x1110>
 8024f10:	3408      	adds	r4, #8
 8024f12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024f14:	781e      	ldrb	r6, [r3, #0]
 8024f16:	f1b9 0f00 	cmp.w	r9, #0
 8024f1a:	bfa8      	it	ge
 8024f1c:	eba6 0609 	subge.w	r6, r6, r9
 8024f20:	2e00      	cmp	r6, #0
 8024f22:	dd18      	ble.n	8024f56 <_svfprintf_r+0x10e6>
 8024f24:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8024f28:	482f      	ldr	r0, [pc, #188]	@ (8024fe8 <_svfprintf_r+0x1178>)
 8024f2a:	6020      	str	r0, [r4, #0]
 8024f2c:	2e10      	cmp	r6, #16
 8024f2e:	f103 0301 	add.w	r3, r3, #1
 8024f32:	f104 0108 	add.w	r1, r4, #8
 8024f36:	dc2d      	bgt.n	8024f94 <_svfprintf_r+0x1124>
 8024f38:	6066      	str	r6, [r4, #4]
 8024f3a:	2b07      	cmp	r3, #7
 8024f3c:	4416      	add	r6, r2
 8024f3e:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8024f42:	dd3a      	ble.n	8024fba <_svfprintf_r+0x114a>
 8024f44:	9803      	ldr	r0, [sp, #12]
 8024f46:	aa26      	add	r2, sp, #152	@ 0x98
 8024f48:	4659      	mov	r1, fp
 8024f4a:	f001 fa95 	bl	8026478 <__ssprint_r>
 8024f4e:	2800      	cmp	r0, #0
 8024f50:	f040 8109 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024f54:	ac29      	add	r4, sp, #164	@ 0xa4
 8024f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024f58:	781b      	ldrb	r3, [r3, #0]
 8024f5a:	4498      	add	r8, r3
 8024f5c:	e733      	b.n	8024dc6 <_svfprintf_r+0xf56>
 8024f5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024f60:	3b01      	subs	r3, #1
 8024f62:	9309      	str	r3, [sp, #36]	@ 0x24
 8024f64:	9b08      	ldr	r3, [sp, #32]
 8024f66:	3b01      	subs	r3, #1
 8024f68:	9308      	str	r3, [sp, #32]
 8024f6a:	e7ae      	b.n	8024eca <_svfprintf_r+0x105a>
 8024f6c:	9803      	ldr	r0, [sp, #12]
 8024f6e:	aa26      	add	r2, sp, #152	@ 0x98
 8024f70:	4659      	mov	r1, fp
 8024f72:	f001 fa81 	bl	8026478 <__ssprint_r>
 8024f76:	2800      	cmp	r0, #0
 8024f78:	f040 80f5 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024f7c:	ac29      	add	r4, sp, #164	@ 0xa4
 8024f7e:	e7b2      	b.n	8024ee6 <_svfprintf_r+0x1076>
 8024f80:	9803      	ldr	r0, [sp, #12]
 8024f82:	aa26      	add	r2, sp, #152	@ 0x98
 8024f84:	4659      	mov	r1, fp
 8024f86:	f001 fa77 	bl	8026478 <__ssprint_r>
 8024f8a:	2800      	cmp	r0, #0
 8024f8c:	f040 80eb 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024f90:	ac29      	add	r4, sp, #164	@ 0xa4
 8024f92:	e7be      	b.n	8024f12 <_svfprintf_r+0x10a2>
 8024f94:	2010      	movs	r0, #16
 8024f96:	4402      	add	r2, r0
 8024f98:	2b07      	cmp	r3, #7
 8024f9a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8024f9e:	6060      	str	r0, [r4, #4]
 8024fa0:	dd08      	ble.n	8024fb4 <_svfprintf_r+0x1144>
 8024fa2:	9803      	ldr	r0, [sp, #12]
 8024fa4:	aa26      	add	r2, sp, #152	@ 0x98
 8024fa6:	4659      	mov	r1, fp
 8024fa8:	f001 fa66 	bl	8026478 <__ssprint_r>
 8024fac:	2800      	cmp	r0, #0
 8024fae:	f040 80da 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024fb2:	a929      	add	r1, sp, #164	@ 0xa4
 8024fb4:	3e10      	subs	r6, #16
 8024fb6:	460c      	mov	r4, r1
 8024fb8:	e7b4      	b.n	8024f24 <_svfprintf_r+0x10b4>
 8024fba:	460c      	mov	r4, r1
 8024fbc:	e7cb      	b.n	8024f56 <_svfprintf_r+0x10e6>
 8024fbe:	9803      	ldr	r0, [sp, #12]
 8024fc0:	aa26      	add	r2, sp, #152	@ 0x98
 8024fc2:	4659      	mov	r1, fp
 8024fc4:	f001 fa58 	bl	8026478 <__ssprint_r>
 8024fc8:	2800      	cmp	r0, #0
 8024fca:	f040 80cc 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024fce:	ac29      	add	r4, sp, #164	@ 0xa4
 8024fd0:	e717      	b.n	8024e02 <_svfprintf_r+0xf92>
 8024fd2:	9803      	ldr	r0, [sp, #12]
 8024fd4:	aa26      	add	r2, sp, #152	@ 0x98
 8024fd6:	4659      	mov	r1, fp
 8024fd8:	f001 fa4e 	bl	8026478 <__ssprint_r>
 8024fdc:	2800      	cmp	r0, #0
 8024fde:	f040 80c2 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8024fe2:	ac29      	add	r4, sp, #164	@ 0xa4
 8024fe4:	e724      	b.n	8024e30 <_svfprintf_r+0xfc0>
 8024fe6:	bf00      	nop
 8024fe8:	080af5e4 	.word	0x080af5e4
 8024fec:	9904      	ldr	r1, [sp, #16]
 8024fee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8024ff0:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8024ff2:	2901      	cmp	r1, #1
 8024ff4:	f103 0301 	add.w	r3, r3, #1
 8024ff8:	f102 0201 	add.w	r2, r2, #1
 8024ffc:	f104 0608 	add.w	r6, r4, #8
 8025000:	dc02      	bgt.n	8025008 <_svfprintf_r+0x1198>
 8025002:	07e9      	lsls	r1, r5, #31
 8025004:	f140 8083 	bpl.w	802510e <_svfprintf_r+0x129e>
 8025008:	2101      	movs	r1, #1
 802500a:	2a07      	cmp	r2, #7
 802500c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8025010:	f8c4 9000 	str.w	r9, [r4]
 8025014:	6061      	str	r1, [r4, #4]
 8025016:	dd08      	ble.n	802502a <_svfprintf_r+0x11ba>
 8025018:	9803      	ldr	r0, [sp, #12]
 802501a:	aa26      	add	r2, sp, #152	@ 0x98
 802501c:	4659      	mov	r1, fp
 802501e:	f001 fa2b 	bl	8026478 <__ssprint_r>
 8025022:	2800      	cmp	r0, #0
 8025024:	f040 809f 	bne.w	8025166 <_svfprintf_r+0x12f6>
 8025028:	ae29      	add	r6, sp, #164	@ 0xa4
 802502a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 802502c:	6033      	str	r3, [r6, #0]
 802502e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8025030:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8025032:	6073      	str	r3, [r6, #4]
 8025034:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8025036:	4413      	add	r3, r2
 8025038:	9328      	str	r3, [sp, #160]	@ 0xa0
 802503a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 802503c:	3301      	adds	r3, #1
 802503e:	2b07      	cmp	r3, #7
 8025040:	9327      	str	r3, [sp, #156]	@ 0x9c
 8025042:	dc33      	bgt.n	80250ac <_svfprintf_r+0x123c>
 8025044:	3608      	adds	r6, #8
 8025046:	9b04      	ldr	r3, [sp, #16]
 8025048:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 802504c:	1e5c      	subs	r4, r3, #1
 802504e:	2200      	movs	r2, #0
 8025050:	2300      	movs	r3, #0
 8025052:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 8025056:	f7e1 fd4f 	bl	8006af8 <__aeabi_dcmpeq>
 802505a:	2800      	cmp	r0, #0
 802505c:	d12f      	bne.n	80250be <_svfprintf_r+0x124e>
 802505e:	f109 0201 	add.w	r2, r9, #1
 8025062:	e9c6 2400 	strd	r2, r4, [r6]
 8025066:	9a04      	ldr	r2, [sp, #16]
 8025068:	f108 0301 	add.w	r3, r8, #1
 802506c:	3f01      	subs	r7, #1
 802506e:	4417      	add	r7, r2
 8025070:	2b07      	cmp	r3, #7
 8025072:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 8025076:	dd53      	ble.n	8025120 <_svfprintf_r+0x12b0>
 8025078:	9803      	ldr	r0, [sp, #12]
 802507a:	aa26      	add	r2, sp, #152	@ 0x98
 802507c:	4659      	mov	r1, fp
 802507e:	f001 f9fb 	bl	8026478 <__ssprint_r>
 8025082:	2800      	cmp	r0, #0
 8025084:	d16f      	bne.n	8025166 <_svfprintf_r+0x12f6>
 8025086:	ae29      	add	r6, sp, #164	@ 0xa4
 8025088:	ab22      	add	r3, sp, #136	@ 0x88
 802508a:	6033      	str	r3, [r6, #0]
 802508c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 802508e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8025090:	6073      	str	r3, [r6, #4]
 8025092:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8025094:	4413      	add	r3, r2
 8025096:	9328      	str	r3, [sp, #160]	@ 0xa0
 8025098:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 802509a:	3301      	adds	r3, #1
 802509c:	2b07      	cmp	r3, #7
 802509e:	9327      	str	r3, [sp, #156]	@ 0x9c
 80250a0:	f73f ada0 	bgt.w	8024be4 <_svfprintf_r+0xd74>
 80250a4:	f106 0408 	add.w	r4, r6, #8
 80250a8:	f7ff baec 	b.w	8024684 <_svfprintf_r+0x814>
 80250ac:	9803      	ldr	r0, [sp, #12]
 80250ae:	aa26      	add	r2, sp, #152	@ 0x98
 80250b0:	4659      	mov	r1, fp
 80250b2:	f001 f9e1 	bl	8026478 <__ssprint_r>
 80250b6:	2800      	cmp	r0, #0
 80250b8:	d155      	bne.n	8025166 <_svfprintf_r+0x12f6>
 80250ba:	ae29      	add	r6, sp, #164	@ 0xa4
 80250bc:	e7c3      	b.n	8025046 <_svfprintf_r+0x11d6>
 80250be:	9b04      	ldr	r3, [sp, #16]
 80250c0:	2b01      	cmp	r3, #1
 80250c2:	dde1      	ble.n	8025088 <_svfprintf_r+0x1218>
 80250c4:	4f57      	ldr	r7, [pc, #348]	@ (8025224 <_svfprintf_r+0x13b4>)
 80250c6:	f04f 0810 	mov.w	r8, #16
 80250ca:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80250ce:	2c10      	cmp	r4, #16
 80250d0:	f103 0301 	add.w	r3, r3, #1
 80250d4:	f106 0108 	add.w	r1, r6, #8
 80250d8:	6037      	str	r7, [r6, #0]
 80250da:	dc07      	bgt.n	80250ec <_svfprintf_r+0x127c>
 80250dc:	6074      	str	r4, [r6, #4]
 80250de:	2b07      	cmp	r3, #7
 80250e0:	4414      	add	r4, r2
 80250e2:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 80250e6:	dcc7      	bgt.n	8025078 <_svfprintf_r+0x1208>
 80250e8:	460e      	mov	r6, r1
 80250ea:	e7cd      	b.n	8025088 <_svfprintf_r+0x1218>
 80250ec:	3210      	adds	r2, #16
 80250ee:	2b07      	cmp	r3, #7
 80250f0:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80250f4:	f8c6 8004 	str.w	r8, [r6, #4]
 80250f8:	dd06      	ble.n	8025108 <_svfprintf_r+0x1298>
 80250fa:	9803      	ldr	r0, [sp, #12]
 80250fc:	aa26      	add	r2, sp, #152	@ 0x98
 80250fe:	4659      	mov	r1, fp
 8025100:	f001 f9ba 	bl	8026478 <__ssprint_r>
 8025104:	bb78      	cbnz	r0, 8025166 <_svfprintf_r+0x12f6>
 8025106:	a929      	add	r1, sp, #164	@ 0xa4
 8025108:	3c10      	subs	r4, #16
 802510a:	460e      	mov	r6, r1
 802510c:	e7dd      	b.n	80250ca <_svfprintf_r+0x125a>
 802510e:	2101      	movs	r1, #1
 8025110:	2a07      	cmp	r2, #7
 8025112:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8025116:	f8c4 9000 	str.w	r9, [r4]
 802511a:	6061      	str	r1, [r4, #4]
 802511c:	ddb4      	ble.n	8025088 <_svfprintf_r+0x1218>
 802511e:	e7ab      	b.n	8025078 <_svfprintf_r+0x1208>
 8025120:	3608      	adds	r6, #8
 8025122:	e7b1      	b.n	8025088 <_svfprintf_r+0x1218>
 8025124:	460c      	mov	r4, r1
 8025126:	f7ff baad 	b.w	8024684 <_svfprintf_r+0x814>
 802512a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802512c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 802512e:	1a9d      	subs	r5, r3, r2
 8025130:	2d00      	cmp	r5, #0
 8025132:	f77f aaaa 	ble.w	802468a <_svfprintf_r+0x81a>
 8025136:	4e3c      	ldr	r6, [pc, #240]	@ (8025228 <_svfprintf_r+0x13b8>)
 8025138:	2710      	movs	r7, #16
 802513a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 802513e:	2d10      	cmp	r5, #16
 8025140:	f103 0301 	add.w	r3, r3, #1
 8025144:	6026      	str	r6, [r4, #0]
 8025146:	dc18      	bgt.n	802517a <_svfprintf_r+0x130a>
 8025148:	442a      	add	r2, r5
 802514a:	2b07      	cmp	r3, #7
 802514c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8025150:	6065      	str	r5, [r4, #4]
 8025152:	f77f aa9a 	ble.w	802468a <_svfprintf_r+0x81a>
 8025156:	9803      	ldr	r0, [sp, #12]
 8025158:	aa26      	add	r2, sp, #152	@ 0x98
 802515a:	4659      	mov	r1, fp
 802515c:	f001 f98c 	bl	8026478 <__ssprint_r>
 8025160:	2800      	cmp	r0, #0
 8025162:	f43f aa92 	beq.w	802468a <_svfprintf_r+0x81a>
 8025166:	f1ba 0f00 	cmp.w	sl, #0
 802516a:	f43f a89a 	beq.w	80242a2 <_svfprintf_r+0x432>
 802516e:	9803      	ldr	r0, [sp, #12]
 8025170:	4651      	mov	r1, sl
 8025172:	f7fe fdbb 	bl	8023cec <_free_r>
 8025176:	f7ff b894 	b.w	80242a2 <_svfprintf_r+0x432>
 802517a:	3210      	adds	r2, #16
 802517c:	2b07      	cmp	r3, #7
 802517e:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8025182:	6067      	str	r7, [r4, #4]
 8025184:	dc02      	bgt.n	802518c <_svfprintf_r+0x131c>
 8025186:	3408      	adds	r4, #8
 8025188:	3d10      	subs	r5, #16
 802518a:	e7d6      	b.n	802513a <_svfprintf_r+0x12ca>
 802518c:	9803      	ldr	r0, [sp, #12]
 802518e:	aa26      	add	r2, sp, #152	@ 0x98
 8025190:	4659      	mov	r1, fp
 8025192:	f001 f971 	bl	8026478 <__ssprint_r>
 8025196:	2800      	cmp	r0, #0
 8025198:	d1e5      	bne.n	8025166 <_svfprintf_r+0x12f6>
 802519a:	ac29      	add	r4, sp, #164	@ 0xa4
 802519c:	e7f4      	b.n	8025188 <_svfprintf_r+0x1318>
 802519e:	9803      	ldr	r0, [sp, #12]
 80251a0:	4651      	mov	r1, sl
 80251a2:	f7fe fda3 	bl	8023cec <_free_r>
 80251a6:	f7ff ba88 	b.w	80246ba <_svfprintf_r+0x84a>
 80251aa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80251ac:	2b00      	cmp	r3, #0
 80251ae:	f43f a878 	beq.w	80242a2 <_svfprintf_r+0x432>
 80251b2:	9803      	ldr	r0, [sp, #12]
 80251b4:	aa26      	add	r2, sp, #152	@ 0x98
 80251b6:	4659      	mov	r1, fp
 80251b8:	f001 f95e 	bl	8026478 <__ssprint_r>
 80251bc:	f7ff b871 	b.w	80242a2 <_svfprintf_r+0x432>
 80251c0:	ea56 0207 	orrs.w	r2, r6, r7
 80251c4:	9508      	str	r5, [sp, #32]
 80251c6:	f43f ab7a 	beq.w	80248be <_svfprintf_r+0xa4e>
 80251ca:	2b01      	cmp	r3, #1
 80251cc:	f43f abfb 	beq.w	80249c6 <_svfprintf_r+0xb56>
 80251d0:	2b02      	cmp	r3, #2
 80251d2:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 80251d6:	f43f ac3f 	beq.w	8024a58 <_svfprintf_r+0xbe8>
 80251da:	f006 0307 	and.w	r3, r6, #7
 80251de:	08f6      	lsrs	r6, r6, #3
 80251e0:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80251e4:	08ff      	lsrs	r7, r7, #3
 80251e6:	3330      	adds	r3, #48	@ 0x30
 80251e8:	ea56 0107 	orrs.w	r1, r6, r7
 80251ec:	464a      	mov	r2, r9
 80251ee:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80251f2:	d1f2      	bne.n	80251da <_svfprintf_r+0x136a>
 80251f4:	9908      	ldr	r1, [sp, #32]
 80251f6:	07c8      	lsls	r0, r1, #31
 80251f8:	d506      	bpl.n	8025208 <_svfprintf_r+0x1398>
 80251fa:	2b30      	cmp	r3, #48	@ 0x30
 80251fc:	d004      	beq.n	8025208 <_svfprintf_r+0x1398>
 80251fe:	2330      	movs	r3, #48	@ 0x30
 8025200:	f809 3c01 	strb.w	r3, [r9, #-1]
 8025204:	f1a2 0902 	sub.w	r9, r2, #2
 8025208:	ab52      	add	r3, sp, #328	@ 0x148
 802520a:	9d08      	ldr	r5, [sp, #32]
 802520c:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 8025210:	f04f 0a00 	mov.w	sl, #0
 8025214:	eba3 0809 	sub.w	r8, r3, r9
 8025218:	4657      	mov	r7, sl
 802521a:	f8cd a020 	str.w	sl, [sp, #32]
 802521e:	4656      	mov	r6, sl
 8025220:	f7ff b97c 	b.w	802451c <_svfprintf_r+0x6ac>
 8025224:	080af5e4 	.word	0x080af5e4
 8025228:	080af5f4 	.word	0x080af5f4

0802522c <__swhatbuf_r>:
 802522c:	b570      	push	{r4, r5, r6, lr}
 802522e:	460c      	mov	r4, r1
 8025230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8025234:	2900      	cmp	r1, #0
 8025236:	b096      	sub	sp, #88	@ 0x58
 8025238:	4615      	mov	r5, r2
 802523a:	461e      	mov	r6, r3
 802523c:	da07      	bge.n	802524e <__swhatbuf_r+0x22>
 802523e:	89a1      	ldrh	r1, [r4, #12]
 8025240:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8025244:	d117      	bne.n	8025276 <__swhatbuf_r+0x4a>
 8025246:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 802524a:	4608      	mov	r0, r1
 802524c:	e00f      	b.n	802526e <__swhatbuf_r+0x42>
 802524e:	466a      	mov	r2, sp
 8025250:	f000 fa3a 	bl	80256c8 <_fstat_r>
 8025254:	2800      	cmp	r0, #0
 8025256:	dbf2      	blt.n	802523e <__swhatbuf_r+0x12>
 8025258:	9901      	ldr	r1, [sp, #4]
 802525a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 802525e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8025262:	4259      	negs	r1, r3
 8025264:	4159      	adcs	r1, r3
 8025266:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 802526a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 802526e:	6031      	str	r1, [r6, #0]
 8025270:	602b      	str	r3, [r5, #0]
 8025272:	b016      	add	sp, #88	@ 0x58
 8025274:	bd70      	pop	{r4, r5, r6, pc}
 8025276:	2100      	movs	r1, #0
 8025278:	2340      	movs	r3, #64	@ 0x40
 802527a:	e7e6      	b.n	802524a <__swhatbuf_r+0x1e>

0802527c <__smakebuf_r>:
 802527c:	898b      	ldrh	r3, [r1, #12]
 802527e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8025280:	079d      	lsls	r5, r3, #30
 8025282:	4606      	mov	r6, r0
 8025284:	460c      	mov	r4, r1
 8025286:	d507      	bpl.n	8025298 <__smakebuf_r+0x1c>
 8025288:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 802528c:	6023      	str	r3, [r4, #0]
 802528e:	6123      	str	r3, [r4, #16]
 8025290:	2301      	movs	r3, #1
 8025292:	6163      	str	r3, [r4, #20]
 8025294:	b003      	add	sp, #12
 8025296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025298:	ab01      	add	r3, sp, #4
 802529a:	466a      	mov	r2, sp
 802529c:	f7ff ffc6 	bl	802522c <__swhatbuf_r>
 80252a0:	9f00      	ldr	r7, [sp, #0]
 80252a2:	4605      	mov	r5, r0
 80252a4:	4639      	mov	r1, r7
 80252a6:	4630      	mov	r0, r6
 80252a8:	f7fd fc1e 	bl	8022ae8 <_malloc_r>
 80252ac:	b948      	cbnz	r0, 80252c2 <__smakebuf_r+0x46>
 80252ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80252b2:	059a      	lsls	r2, r3, #22
 80252b4:	d4ee      	bmi.n	8025294 <__smakebuf_r+0x18>
 80252b6:	f023 0303 	bic.w	r3, r3, #3
 80252ba:	f043 0302 	orr.w	r3, r3, #2
 80252be:	81a3      	strh	r3, [r4, #12]
 80252c0:	e7e2      	b.n	8025288 <__smakebuf_r+0xc>
 80252c2:	89a3      	ldrh	r3, [r4, #12]
 80252c4:	6020      	str	r0, [r4, #0]
 80252c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80252ca:	81a3      	strh	r3, [r4, #12]
 80252cc:	9b01      	ldr	r3, [sp, #4]
 80252ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80252d2:	b15b      	cbz	r3, 80252ec <__smakebuf_r+0x70>
 80252d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80252d8:	4630      	mov	r0, r6
 80252da:	f000 fa07 	bl	80256ec <_isatty_r>
 80252de:	b128      	cbz	r0, 80252ec <__smakebuf_r+0x70>
 80252e0:	89a3      	ldrh	r3, [r4, #12]
 80252e2:	f023 0303 	bic.w	r3, r3, #3
 80252e6:	f043 0301 	orr.w	r3, r3, #1
 80252ea:	81a3      	strh	r3, [r4, #12]
 80252ec:	89a3      	ldrh	r3, [r4, #12]
 80252ee:	431d      	orrs	r5, r3
 80252f0:	81a5      	strh	r5, [r4, #12]
 80252f2:	e7cf      	b.n	8025294 <__smakebuf_r+0x18>

080252f4 <_putc_r>:
 80252f4:	b570      	push	{r4, r5, r6, lr}
 80252f6:	460d      	mov	r5, r1
 80252f8:	4614      	mov	r4, r2
 80252fa:	4606      	mov	r6, r0
 80252fc:	b118      	cbz	r0, 8025306 <_putc_r+0x12>
 80252fe:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8025300:	b90b      	cbnz	r3, 8025306 <_putc_r+0x12>
 8025302:	f7fe f8c7 	bl	8023494 <__sinit>
 8025306:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8025308:	07d8      	lsls	r0, r3, #31
 802530a:	d405      	bmi.n	8025318 <_putc_r+0x24>
 802530c:	89a3      	ldrh	r3, [r4, #12]
 802530e:	0599      	lsls	r1, r3, #22
 8025310:	d402      	bmi.n	8025318 <_putc_r+0x24>
 8025312:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8025314:	f7fe fc34 	bl	8023b80 <__retarget_lock_acquire_recursive>
 8025318:	68a3      	ldr	r3, [r4, #8]
 802531a:	3b01      	subs	r3, #1
 802531c:	2b00      	cmp	r3, #0
 802531e:	60a3      	str	r3, [r4, #8]
 8025320:	da05      	bge.n	802532e <_putc_r+0x3a>
 8025322:	69a2      	ldr	r2, [r4, #24]
 8025324:	4293      	cmp	r3, r2
 8025326:	db12      	blt.n	802534e <_putc_r+0x5a>
 8025328:	b2eb      	uxtb	r3, r5
 802532a:	2b0a      	cmp	r3, #10
 802532c:	d00f      	beq.n	802534e <_putc_r+0x5a>
 802532e:	6823      	ldr	r3, [r4, #0]
 8025330:	1c5a      	adds	r2, r3, #1
 8025332:	6022      	str	r2, [r4, #0]
 8025334:	701d      	strb	r5, [r3, #0]
 8025336:	b2ed      	uxtb	r5, r5
 8025338:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802533a:	07da      	lsls	r2, r3, #31
 802533c:	d405      	bmi.n	802534a <_putc_r+0x56>
 802533e:	89a3      	ldrh	r3, [r4, #12]
 8025340:	059b      	lsls	r3, r3, #22
 8025342:	d402      	bmi.n	802534a <_putc_r+0x56>
 8025344:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8025346:	f7fe fc1c 	bl	8023b82 <__retarget_lock_release_recursive>
 802534a:	4628      	mov	r0, r5
 802534c:	bd70      	pop	{r4, r5, r6, pc}
 802534e:	4629      	mov	r1, r5
 8025350:	4622      	mov	r2, r4
 8025352:	4630      	mov	r0, r6
 8025354:	f000 f948 	bl	80255e8 <__swbuf_r>
 8025358:	4605      	mov	r5, r0
 802535a:	e7ed      	b.n	8025338 <_putc_r+0x44>

0802535c <_fclose_r>:
 802535c:	b570      	push	{r4, r5, r6, lr}
 802535e:	4605      	mov	r5, r0
 8025360:	460c      	mov	r4, r1
 8025362:	b1b1      	cbz	r1, 8025392 <_fclose_r+0x36>
 8025364:	b118      	cbz	r0, 802536e <_fclose_r+0x12>
 8025366:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8025368:	b90b      	cbnz	r3, 802536e <_fclose_r+0x12>
 802536a:	f7fe f893 	bl	8023494 <__sinit>
 802536e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8025370:	07de      	lsls	r6, r3, #31
 8025372:	d405      	bmi.n	8025380 <_fclose_r+0x24>
 8025374:	89a3      	ldrh	r3, [r4, #12]
 8025376:	0598      	lsls	r0, r3, #22
 8025378:	d402      	bmi.n	8025380 <_fclose_r+0x24>
 802537a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802537c:	f7fe fc00 	bl	8023b80 <__retarget_lock_acquire_recursive>
 8025380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8025384:	b943      	cbnz	r3, 8025398 <_fclose_r+0x3c>
 8025386:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8025388:	07d9      	lsls	r1, r3, #31
 802538a:	d402      	bmi.n	8025392 <_fclose_r+0x36>
 802538c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802538e:	f7fe fbf8 	bl	8023b82 <__retarget_lock_release_recursive>
 8025392:	2600      	movs	r6, #0
 8025394:	4630      	mov	r0, r6
 8025396:	bd70      	pop	{r4, r5, r6, pc}
 8025398:	4621      	mov	r1, r4
 802539a:	4628      	mov	r0, r5
 802539c:	f000 f834 	bl	8025408 <__sflush_r>
 80253a0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80253a2:	4606      	mov	r6, r0
 80253a4:	b133      	cbz	r3, 80253b4 <_fclose_r+0x58>
 80253a6:	69e1      	ldr	r1, [r4, #28]
 80253a8:	4628      	mov	r0, r5
 80253aa:	4798      	blx	r3
 80253ac:	2800      	cmp	r0, #0
 80253ae:	bfb8      	it	lt
 80253b0:	f04f 36ff 	movlt.w	r6, #4294967295	@ 0xffffffff
 80253b4:	89a3      	ldrh	r3, [r4, #12]
 80253b6:	061a      	lsls	r2, r3, #24
 80253b8:	d503      	bpl.n	80253c2 <_fclose_r+0x66>
 80253ba:	6921      	ldr	r1, [r4, #16]
 80253bc:	4628      	mov	r0, r5
 80253be:	f7fe fc95 	bl	8023cec <_free_r>
 80253c2:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80253c4:	b141      	cbz	r1, 80253d8 <_fclose_r+0x7c>
 80253c6:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80253ca:	4299      	cmp	r1, r3
 80253cc:	d002      	beq.n	80253d4 <_fclose_r+0x78>
 80253ce:	4628      	mov	r0, r5
 80253d0:	f7fe fc8c 	bl	8023cec <_free_r>
 80253d4:	2300      	movs	r3, #0
 80253d6:	6323      	str	r3, [r4, #48]	@ 0x30
 80253d8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80253da:	b121      	cbz	r1, 80253e6 <_fclose_r+0x8a>
 80253dc:	4628      	mov	r0, r5
 80253de:	f7fe fc85 	bl	8023cec <_free_r>
 80253e2:	2300      	movs	r3, #0
 80253e4:	6463      	str	r3, [r4, #68]	@ 0x44
 80253e6:	f7fe f849 	bl	802347c <__sfp_lock_acquire>
 80253ea:	2300      	movs	r3, #0
 80253ec:	81a3      	strh	r3, [r4, #12]
 80253ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80253f0:	07db      	lsls	r3, r3, #31
 80253f2:	d402      	bmi.n	80253fa <_fclose_r+0x9e>
 80253f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80253f6:	f7fe fbc4 	bl	8023b82 <__retarget_lock_release_recursive>
 80253fa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80253fc:	f7fe fbbf 	bl	8023b7e <__retarget_lock_close_recursive>
 8025400:	f7fe f842 	bl	8023488 <__sfp_lock_release>
 8025404:	e7c6      	b.n	8025394 <_fclose_r+0x38>
	...

08025408 <__sflush_r>:
 8025408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802540c:	4605      	mov	r5, r0
 802540e:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8025412:	0706      	lsls	r6, r0, #28
 8025414:	460c      	mov	r4, r1
 8025416:	d457      	bmi.n	80254c8 <__sflush_r+0xc0>
 8025418:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 802541c:	818b      	strh	r3, [r1, #12]
 802541e:	684b      	ldr	r3, [r1, #4]
 8025420:	2b00      	cmp	r3, #0
 8025422:	dc02      	bgt.n	802542a <__sflush_r+0x22>
 8025424:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8025426:	2b00      	cmp	r3, #0
 8025428:	dd4c      	ble.n	80254c4 <__sflush_r+0xbc>
 802542a:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802542c:	2e00      	cmp	r6, #0
 802542e:	d049      	beq.n	80254c4 <__sflush_r+0xbc>
 8025430:	2300      	movs	r3, #0
 8025432:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 8025436:	682f      	ldr	r7, [r5, #0]
 8025438:	69e1      	ldr	r1, [r4, #28]
 802543a:	602b      	str	r3, [r5, #0]
 802543c:	d034      	beq.n	80254a8 <__sflush_r+0xa0>
 802543e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8025440:	89a3      	ldrh	r3, [r4, #12]
 8025442:	0759      	lsls	r1, r3, #29
 8025444:	d505      	bpl.n	8025452 <__sflush_r+0x4a>
 8025446:	6863      	ldr	r3, [r4, #4]
 8025448:	1ad2      	subs	r2, r2, r3
 802544a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 802544c:	b10b      	cbz	r3, 8025452 <__sflush_r+0x4a>
 802544e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8025450:	1ad2      	subs	r2, r2, r3
 8025452:	2300      	movs	r3, #0
 8025454:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8025456:	69e1      	ldr	r1, [r4, #28]
 8025458:	4628      	mov	r0, r5
 802545a:	47b0      	blx	r6
 802545c:	1c43      	adds	r3, r0, #1
 802545e:	d106      	bne.n	802546e <__sflush_r+0x66>
 8025460:	682a      	ldr	r2, [r5, #0]
 8025462:	2a1d      	cmp	r2, #29
 8025464:	d848      	bhi.n	80254f8 <__sflush_r+0xf0>
 8025466:	4b2b      	ldr	r3, [pc, #172]	@ (8025514 <__sflush_r+0x10c>)
 8025468:	4113      	asrs	r3, r2
 802546a:	07de      	lsls	r6, r3, #31
 802546c:	d444      	bmi.n	80254f8 <__sflush_r+0xf0>
 802546e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8025472:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8025476:	81a2      	strh	r2, [r4, #12]
 8025478:	2200      	movs	r2, #0
 802547a:	6062      	str	r2, [r4, #4]
 802547c:	04d9      	lsls	r1, r3, #19
 802547e:	6922      	ldr	r2, [r4, #16]
 8025480:	6022      	str	r2, [r4, #0]
 8025482:	d504      	bpl.n	802548e <__sflush_r+0x86>
 8025484:	1c42      	adds	r2, r0, #1
 8025486:	d101      	bne.n	802548c <__sflush_r+0x84>
 8025488:	682b      	ldr	r3, [r5, #0]
 802548a:	b903      	cbnz	r3, 802548e <__sflush_r+0x86>
 802548c:	6520      	str	r0, [r4, #80]	@ 0x50
 802548e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8025490:	602f      	str	r7, [r5, #0]
 8025492:	b1b9      	cbz	r1, 80254c4 <__sflush_r+0xbc>
 8025494:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8025498:	4299      	cmp	r1, r3
 802549a:	d002      	beq.n	80254a2 <__sflush_r+0x9a>
 802549c:	4628      	mov	r0, r5
 802549e:	f7fe fc25 	bl	8023cec <_free_r>
 80254a2:	2300      	movs	r3, #0
 80254a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80254a6:	e00d      	b.n	80254c4 <__sflush_r+0xbc>
 80254a8:	2301      	movs	r3, #1
 80254aa:	4628      	mov	r0, r5
 80254ac:	47b0      	blx	r6
 80254ae:	4602      	mov	r2, r0
 80254b0:	1c50      	adds	r0, r2, #1
 80254b2:	d1c5      	bne.n	8025440 <__sflush_r+0x38>
 80254b4:	682b      	ldr	r3, [r5, #0]
 80254b6:	2b00      	cmp	r3, #0
 80254b8:	d0c2      	beq.n	8025440 <__sflush_r+0x38>
 80254ba:	2b1d      	cmp	r3, #29
 80254bc:	d001      	beq.n	80254c2 <__sflush_r+0xba>
 80254be:	2b16      	cmp	r3, #22
 80254c0:	d11a      	bne.n	80254f8 <__sflush_r+0xf0>
 80254c2:	602f      	str	r7, [r5, #0]
 80254c4:	2000      	movs	r0, #0
 80254c6:	e01e      	b.n	8025506 <__sflush_r+0xfe>
 80254c8:	690f      	ldr	r7, [r1, #16]
 80254ca:	2f00      	cmp	r7, #0
 80254cc:	d0fa      	beq.n	80254c4 <__sflush_r+0xbc>
 80254ce:	0783      	lsls	r3, r0, #30
 80254d0:	680e      	ldr	r6, [r1, #0]
 80254d2:	bf08      	it	eq
 80254d4:	694b      	ldreq	r3, [r1, #20]
 80254d6:	600f      	str	r7, [r1, #0]
 80254d8:	bf18      	it	ne
 80254da:	2300      	movne	r3, #0
 80254dc:	eba6 0807 	sub.w	r8, r6, r7
 80254e0:	608b      	str	r3, [r1, #8]
 80254e2:	f1b8 0f00 	cmp.w	r8, #0
 80254e6:	dded      	ble.n	80254c4 <__sflush_r+0xbc>
 80254e8:	69e1      	ldr	r1, [r4, #28]
 80254ea:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 80254ec:	4643      	mov	r3, r8
 80254ee:	463a      	mov	r2, r7
 80254f0:	4628      	mov	r0, r5
 80254f2:	47b0      	blx	r6
 80254f4:	2800      	cmp	r0, #0
 80254f6:	dc08      	bgt.n	802550a <__sflush_r+0x102>
 80254f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80254fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8025500:	81a3      	strh	r3, [r4, #12]
 8025502:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8025506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802550a:	4407      	add	r7, r0
 802550c:	eba8 0800 	sub.w	r8, r8, r0
 8025510:	e7e7      	b.n	80254e2 <__sflush_r+0xda>
 8025512:	bf00      	nop
 8025514:	dfbffffe 	.word	0xdfbffffe

08025518 <_fflush_r>:
 8025518:	b538      	push	{r3, r4, r5, lr}
 802551a:	460c      	mov	r4, r1
 802551c:	4605      	mov	r5, r0
 802551e:	b118      	cbz	r0, 8025528 <_fflush_r+0x10>
 8025520:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8025522:	b90b      	cbnz	r3, 8025528 <_fflush_r+0x10>
 8025524:	f7fd ffb6 	bl	8023494 <__sinit>
 8025528:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 802552c:	b1b8      	cbz	r0, 802555e <_fflush_r+0x46>
 802552e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8025530:	07db      	lsls	r3, r3, #31
 8025532:	d404      	bmi.n	802553e <_fflush_r+0x26>
 8025534:	0581      	lsls	r1, r0, #22
 8025536:	d402      	bmi.n	802553e <_fflush_r+0x26>
 8025538:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802553a:	f7fe fb21 	bl	8023b80 <__retarget_lock_acquire_recursive>
 802553e:	4628      	mov	r0, r5
 8025540:	4621      	mov	r1, r4
 8025542:	f7ff ff61 	bl	8025408 <__sflush_r>
 8025546:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8025548:	07da      	lsls	r2, r3, #31
 802554a:	4605      	mov	r5, r0
 802554c:	d405      	bmi.n	802555a <_fflush_r+0x42>
 802554e:	89a3      	ldrh	r3, [r4, #12]
 8025550:	059b      	lsls	r3, r3, #22
 8025552:	d402      	bmi.n	802555a <_fflush_r+0x42>
 8025554:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8025556:	f7fe fb14 	bl	8023b82 <__retarget_lock_release_recursive>
 802555a:	4628      	mov	r0, r5
 802555c:	bd38      	pop	{r3, r4, r5, pc}
 802555e:	4605      	mov	r5, r0
 8025560:	e7fb      	b.n	802555a <_fflush_r+0x42>

08025562 <__sread>:
 8025562:	b510      	push	{r4, lr}
 8025564:	460c      	mov	r4, r1
 8025566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802556a:	f000 f8e1 	bl	8025730 <_read_r>
 802556e:	2800      	cmp	r0, #0
 8025570:	bfab      	itete	ge
 8025572:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 8025574:	89a3      	ldrhlt	r3, [r4, #12]
 8025576:	181b      	addge	r3, r3, r0
 8025578:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 802557c:	bfac      	ite	ge
 802557e:	6523      	strge	r3, [r4, #80]	@ 0x50
 8025580:	81a3      	strhlt	r3, [r4, #12]
 8025582:	bd10      	pop	{r4, pc}

08025584 <__swrite>:
 8025584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025588:	461f      	mov	r7, r3
 802558a:	898b      	ldrh	r3, [r1, #12]
 802558c:	05db      	lsls	r3, r3, #23
 802558e:	4605      	mov	r5, r0
 8025590:	460c      	mov	r4, r1
 8025592:	4616      	mov	r6, r2
 8025594:	d505      	bpl.n	80255a2 <__swrite+0x1e>
 8025596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802559a:	2302      	movs	r3, #2
 802559c:	2200      	movs	r2, #0
 802559e:	f000 f8b5 	bl	802570c <_lseek_r>
 80255a2:	89a3      	ldrh	r3, [r4, #12]
 80255a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80255a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80255ac:	81a3      	strh	r3, [r4, #12]
 80255ae:	4632      	mov	r2, r6
 80255b0:	463b      	mov	r3, r7
 80255b2:	4628      	mov	r0, r5
 80255b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80255b8:	f000 b8cc 	b.w	8025754 <_write_r>

080255bc <__sseek>:
 80255bc:	b510      	push	{r4, lr}
 80255be:	460c      	mov	r4, r1
 80255c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80255c4:	f000 f8a2 	bl	802570c <_lseek_r>
 80255c8:	1c43      	adds	r3, r0, #1
 80255ca:	89a3      	ldrh	r3, [r4, #12]
 80255cc:	bf15      	itete	ne
 80255ce:	6520      	strne	r0, [r4, #80]	@ 0x50
 80255d0:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80255d4:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80255d8:	81a3      	strheq	r3, [r4, #12]
 80255da:	bf18      	it	ne
 80255dc:	81a3      	strhne	r3, [r4, #12]
 80255de:	bd10      	pop	{r4, pc}

080255e0 <__sclose>:
 80255e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80255e4:	f000 b860 	b.w	80256a8 <_close_r>

080255e8 <__swbuf_r>:
 80255e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80255ea:	460e      	mov	r6, r1
 80255ec:	4614      	mov	r4, r2
 80255ee:	4605      	mov	r5, r0
 80255f0:	b118      	cbz	r0, 80255fa <__swbuf_r+0x12>
 80255f2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80255f4:	b90b      	cbnz	r3, 80255fa <__swbuf_r+0x12>
 80255f6:	f7fd ff4d 	bl	8023494 <__sinit>
 80255fa:	69a3      	ldr	r3, [r4, #24]
 80255fc:	60a3      	str	r3, [r4, #8]
 80255fe:	89a3      	ldrh	r3, [r4, #12]
 8025600:	0719      	lsls	r1, r3, #28
 8025602:	d501      	bpl.n	8025608 <__swbuf_r+0x20>
 8025604:	6923      	ldr	r3, [r4, #16]
 8025606:	b943      	cbnz	r3, 802561a <__swbuf_r+0x32>
 8025608:	4621      	mov	r1, r4
 802560a:	4628      	mov	r0, r5
 802560c:	f7fe f98a 	bl	8023924 <__swsetup_r>
 8025610:	b118      	cbz	r0, 802561a <__swbuf_r+0x32>
 8025612:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8025616:	4638      	mov	r0, r7
 8025618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802561a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802561e:	b2f6      	uxtb	r6, r6
 8025620:	049a      	lsls	r2, r3, #18
 8025622:	4637      	mov	r7, r6
 8025624:	d406      	bmi.n	8025634 <__swbuf_r+0x4c>
 8025626:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 802562a:	81a3      	strh	r3, [r4, #12]
 802562c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802562e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8025632:	6663      	str	r3, [r4, #100]	@ 0x64
 8025634:	6823      	ldr	r3, [r4, #0]
 8025636:	6922      	ldr	r2, [r4, #16]
 8025638:	1a98      	subs	r0, r3, r2
 802563a:	6963      	ldr	r3, [r4, #20]
 802563c:	4283      	cmp	r3, r0
 802563e:	dc05      	bgt.n	802564c <__swbuf_r+0x64>
 8025640:	4621      	mov	r1, r4
 8025642:	4628      	mov	r0, r5
 8025644:	f7ff ff68 	bl	8025518 <_fflush_r>
 8025648:	2800      	cmp	r0, #0
 802564a:	d1e2      	bne.n	8025612 <__swbuf_r+0x2a>
 802564c:	68a3      	ldr	r3, [r4, #8]
 802564e:	3b01      	subs	r3, #1
 8025650:	60a3      	str	r3, [r4, #8]
 8025652:	6823      	ldr	r3, [r4, #0]
 8025654:	1c5a      	adds	r2, r3, #1
 8025656:	6022      	str	r2, [r4, #0]
 8025658:	701e      	strb	r6, [r3, #0]
 802565a:	6962      	ldr	r2, [r4, #20]
 802565c:	1c43      	adds	r3, r0, #1
 802565e:	429a      	cmp	r2, r3
 8025660:	d004      	beq.n	802566c <__swbuf_r+0x84>
 8025662:	89a3      	ldrh	r3, [r4, #12]
 8025664:	07db      	lsls	r3, r3, #31
 8025666:	d5d6      	bpl.n	8025616 <__swbuf_r+0x2e>
 8025668:	2e0a      	cmp	r6, #10
 802566a:	d1d4      	bne.n	8025616 <__swbuf_r+0x2e>
 802566c:	4621      	mov	r1, r4
 802566e:	4628      	mov	r0, r5
 8025670:	f7ff ff52 	bl	8025518 <_fflush_r>
 8025674:	2800      	cmp	r0, #0
 8025676:	d0ce      	beq.n	8025616 <__swbuf_r+0x2e>
 8025678:	e7cb      	b.n	8025612 <__swbuf_r+0x2a>

0802567a <strncpy>:
 802567a:	b510      	push	{r4, lr}
 802567c:	3901      	subs	r1, #1
 802567e:	4603      	mov	r3, r0
 8025680:	b132      	cbz	r2, 8025690 <strncpy+0x16>
 8025682:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8025686:	f803 4b01 	strb.w	r4, [r3], #1
 802568a:	3a01      	subs	r2, #1
 802568c:	2c00      	cmp	r4, #0
 802568e:	d1f7      	bne.n	8025680 <strncpy+0x6>
 8025690:	441a      	add	r2, r3
 8025692:	2100      	movs	r1, #0
 8025694:	4293      	cmp	r3, r2
 8025696:	d100      	bne.n	802569a <strncpy+0x20>
 8025698:	bd10      	pop	{r4, pc}
 802569a:	f803 1b01 	strb.w	r1, [r3], #1
 802569e:	e7f9      	b.n	8025694 <strncpy+0x1a>

080256a0 <_localeconv_r>:
 80256a0:	4800      	ldr	r0, [pc, #0]	@ (80256a4 <_localeconv_r+0x4>)
 80256a2:	4770      	bx	lr
 80256a4:	20008a64 	.word	0x20008a64

080256a8 <_close_r>:
 80256a8:	b538      	push	{r3, r4, r5, lr}
 80256aa:	4d06      	ldr	r5, [pc, #24]	@ (80256c4 <_close_r+0x1c>)
 80256ac:	2300      	movs	r3, #0
 80256ae:	4604      	mov	r4, r0
 80256b0:	4608      	mov	r0, r1
 80256b2:	602b      	str	r3, [r5, #0]
 80256b4:	f7fb fd34 	bl	8021120 <_close>
 80256b8:	1c43      	adds	r3, r0, #1
 80256ba:	d102      	bne.n	80256c2 <_close_r+0x1a>
 80256bc:	682b      	ldr	r3, [r5, #0]
 80256be:	b103      	cbz	r3, 80256c2 <_close_r+0x1a>
 80256c0:	6023      	str	r3, [r4, #0]
 80256c2:	bd38      	pop	{r3, r4, r5, pc}
 80256c4:	2003cfdc 	.word	0x2003cfdc

080256c8 <_fstat_r>:
 80256c8:	b538      	push	{r3, r4, r5, lr}
 80256ca:	4d07      	ldr	r5, [pc, #28]	@ (80256e8 <_fstat_r+0x20>)
 80256cc:	2300      	movs	r3, #0
 80256ce:	4604      	mov	r4, r0
 80256d0:	4608      	mov	r0, r1
 80256d2:	4611      	mov	r1, r2
 80256d4:	602b      	str	r3, [r5, #0]
 80256d6:	f7fb fd26 	bl	8021126 <_fstat>
 80256da:	1c43      	adds	r3, r0, #1
 80256dc:	d102      	bne.n	80256e4 <_fstat_r+0x1c>
 80256de:	682b      	ldr	r3, [r5, #0]
 80256e0:	b103      	cbz	r3, 80256e4 <_fstat_r+0x1c>
 80256e2:	6023      	str	r3, [r4, #0]
 80256e4:	bd38      	pop	{r3, r4, r5, pc}
 80256e6:	bf00      	nop
 80256e8:	2003cfdc 	.word	0x2003cfdc

080256ec <_isatty_r>:
 80256ec:	b538      	push	{r3, r4, r5, lr}
 80256ee:	4d06      	ldr	r5, [pc, #24]	@ (8025708 <_isatty_r+0x1c>)
 80256f0:	2300      	movs	r3, #0
 80256f2:	4604      	mov	r4, r0
 80256f4:	4608      	mov	r0, r1
 80256f6:	602b      	str	r3, [r5, #0]
 80256f8:	f7fb fd18 	bl	802112c <_isatty>
 80256fc:	1c43      	adds	r3, r0, #1
 80256fe:	d102      	bne.n	8025706 <_isatty_r+0x1a>
 8025700:	682b      	ldr	r3, [r5, #0]
 8025702:	b103      	cbz	r3, 8025706 <_isatty_r+0x1a>
 8025704:	6023      	str	r3, [r4, #0]
 8025706:	bd38      	pop	{r3, r4, r5, pc}
 8025708:	2003cfdc 	.word	0x2003cfdc

0802570c <_lseek_r>:
 802570c:	b538      	push	{r3, r4, r5, lr}
 802570e:	4d07      	ldr	r5, [pc, #28]	@ (802572c <_lseek_r+0x20>)
 8025710:	4604      	mov	r4, r0
 8025712:	4608      	mov	r0, r1
 8025714:	4611      	mov	r1, r2
 8025716:	2200      	movs	r2, #0
 8025718:	602a      	str	r2, [r5, #0]
 802571a:	461a      	mov	r2, r3
 802571c:	f7fb fd09 	bl	8021132 <_lseek>
 8025720:	1c43      	adds	r3, r0, #1
 8025722:	d102      	bne.n	802572a <_lseek_r+0x1e>
 8025724:	682b      	ldr	r3, [r5, #0]
 8025726:	b103      	cbz	r3, 802572a <_lseek_r+0x1e>
 8025728:	6023      	str	r3, [r4, #0]
 802572a:	bd38      	pop	{r3, r4, r5, pc}
 802572c:	2003cfdc 	.word	0x2003cfdc

08025730 <_read_r>:
 8025730:	b538      	push	{r3, r4, r5, lr}
 8025732:	4d07      	ldr	r5, [pc, #28]	@ (8025750 <_read_r+0x20>)
 8025734:	4604      	mov	r4, r0
 8025736:	4608      	mov	r0, r1
 8025738:	4611      	mov	r1, r2
 802573a:	2200      	movs	r2, #0
 802573c:	602a      	str	r2, [r5, #0]
 802573e:	461a      	mov	r2, r3
 8025740:	f7fb fce1 	bl	8021106 <_read>
 8025744:	1c43      	adds	r3, r0, #1
 8025746:	d102      	bne.n	802574e <_read_r+0x1e>
 8025748:	682b      	ldr	r3, [r5, #0]
 802574a:	b103      	cbz	r3, 802574e <_read_r+0x1e>
 802574c:	6023      	str	r3, [r4, #0]
 802574e:	bd38      	pop	{r3, r4, r5, pc}
 8025750:	2003cfdc 	.word	0x2003cfdc

08025754 <_write_r>:
 8025754:	b538      	push	{r3, r4, r5, lr}
 8025756:	4d07      	ldr	r5, [pc, #28]	@ (8025774 <_write_r+0x20>)
 8025758:	4604      	mov	r4, r0
 802575a:	4608      	mov	r0, r1
 802575c:	4611      	mov	r1, r2
 802575e:	2200      	movs	r2, #0
 8025760:	602a      	str	r2, [r5, #0]
 8025762:	461a      	mov	r2, r3
 8025764:	f7fb fcc2 	bl	80210ec <_write>
 8025768:	1c43      	adds	r3, r0, #1
 802576a:	d102      	bne.n	8025772 <_write_r+0x1e>
 802576c:	682b      	ldr	r3, [r5, #0]
 802576e:	b103      	cbz	r3, 8025772 <_write_r+0x1e>
 8025770:	6023      	str	r3, [r4, #0]
 8025772:	bd38      	pop	{r3, r4, r5, pc}
 8025774:	2003cfdc 	.word	0x2003cfdc

08025778 <__libc_fini_array>:
 8025778:	b538      	push	{r3, r4, r5, lr}
 802577a:	4d07      	ldr	r5, [pc, #28]	@ (8025798 <__libc_fini_array+0x20>)
 802577c:	4c07      	ldr	r4, [pc, #28]	@ (802579c <__libc_fini_array+0x24>)
 802577e:	1b64      	subs	r4, r4, r5
 8025780:	10a4      	asrs	r4, r4, #2
 8025782:	b91c      	cbnz	r4, 802578c <__libc_fini_array+0x14>
 8025784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8025788:	f002 b858 	b.w	802783c <_fini>
 802578c:	3c01      	subs	r4, #1
 802578e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8025792:	4798      	blx	r3
 8025794:	e7f5      	b.n	8025782 <__libc_fini_array+0xa>
 8025796:	bf00      	nop
 8025798:	080afbc0 	.word	0x080afbc0
 802579c:	080afbc8 	.word	0x080afbc8

080257a0 <frexp>:
 80257a0:	b570      	push	{r4, r5, r6, lr}
 80257a2:	2100      	movs	r1, #0
 80257a4:	ec55 4b10 	vmov	r4, r5, d0
 80257a8:	6001      	str	r1, [r0, #0]
 80257aa:	4915      	ldr	r1, [pc, #84]	@ (8025800 <frexp+0x60>)
 80257ac:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80257b0:	428a      	cmp	r2, r1
 80257b2:	4606      	mov	r6, r0
 80257b4:	462b      	mov	r3, r5
 80257b6:	d820      	bhi.n	80257fa <frexp+0x5a>
 80257b8:	4621      	mov	r1, r4
 80257ba:	4311      	orrs	r1, r2
 80257bc:	d01d      	beq.n	80257fa <frexp+0x5a>
 80257be:	4911      	ldr	r1, [pc, #68]	@ (8025804 <frexp+0x64>)
 80257c0:	4029      	ands	r1, r5
 80257c2:	b961      	cbnz	r1, 80257de <frexp+0x3e>
 80257c4:	4b10      	ldr	r3, [pc, #64]	@ (8025808 <frexp+0x68>)
 80257c6:	2200      	movs	r2, #0
 80257c8:	4620      	mov	r0, r4
 80257ca:	4629      	mov	r1, r5
 80257cc:	f7e0 ff2c 	bl	8006628 <__aeabi_dmul>
 80257d0:	460b      	mov	r3, r1
 80257d2:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 80257d6:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 80257da:	4604      	mov	r4, r0
 80257dc:	6031      	str	r1, [r6, #0]
 80257de:	6831      	ldr	r1, [r6, #0]
 80257e0:	1512      	asrs	r2, r2, #20
 80257e2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80257e6:	f2a2 32fe 	subw	r2, r2, #1022	@ 0x3fe
 80257ea:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80257ee:	4411      	add	r1, r2
 80257f0:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 80257f4:	6031      	str	r1, [r6, #0]
 80257f6:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 80257fa:	ec45 4b10 	vmov	d0, r4, r5
 80257fe:	bd70      	pop	{r4, r5, r6, pc}
 8025800:	7fefffff 	.word	0x7fefffff
 8025804:	7ff00000 	.word	0x7ff00000
 8025808:	43500000 	.word	0x43500000

0802580c <quorem>:
 802580c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025810:	6903      	ldr	r3, [r0, #16]
 8025812:	690c      	ldr	r4, [r1, #16]
 8025814:	42a3      	cmp	r3, r4
 8025816:	4607      	mov	r7, r0
 8025818:	db7e      	blt.n	8025918 <quorem+0x10c>
 802581a:	3c01      	subs	r4, #1
 802581c:	f101 0814 	add.w	r8, r1, #20
 8025820:	00a3      	lsls	r3, r4, #2
 8025822:	f100 0514 	add.w	r5, r0, #20
 8025826:	9300      	str	r3, [sp, #0]
 8025828:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 802582c:	9301      	str	r3, [sp, #4]
 802582e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8025832:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8025836:	3301      	adds	r3, #1
 8025838:	429a      	cmp	r2, r3
 802583a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 802583e:	fbb2 f6f3 	udiv	r6, r2, r3
 8025842:	d32e      	bcc.n	80258a2 <quorem+0x96>
 8025844:	f04f 0a00 	mov.w	sl, #0
 8025848:	46c4      	mov	ip, r8
 802584a:	46ae      	mov	lr, r5
 802584c:	46d3      	mov	fp, sl
 802584e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8025852:	b298      	uxth	r0, r3
 8025854:	fb06 a000 	mla	r0, r6, r0, sl
 8025858:	0c02      	lsrs	r2, r0, #16
 802585a:	0c1b      	lsrs	r3, r3, #16
 802585c:	fb06 2303 	mla	r3, r6, r3, r2
 8025860:	f8de 2000 	ldr.w	r2, [lr]
 8025864:	b280      	uxth	r0, r0
 8025866:	b292      	uxth	r2, r2
 8025868:	1a12      	subs	r2, r2, r0
 802586a:	445a      	add	r2, fp
 802586c:	f8de 0000 	ldr.w	r0, [lr]
 8025870:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8025874:	b29b      	uxth	r3, r3
 8025876:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 802587a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 802587e:	b292      	uxth	r2, r2
 8025880:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8025884:	45e1      	cmp	r9, ip
 8025886:	f84e 2b04 	str.w	r2, [lr], #4
 802588a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 802588e:	d2de      	bcs.n	802584e <quorem+0x42>
 8025890:	9b00      	ldr	r3, [sp, #0]
 8025892:	58eb      	ldr	r3, [r5, r3]
 8025894:	b92b      	cbnz	r3, 80258a2 <quorem+0x96>
 8025896:	9b01      	ldr	r3, [sp, #4]
 8025898:	3b04      	subs	r3, #4
 802589a:	429d      	cmp	r5, r3
 802589c:	461a      	mov	r2, r3
 802589e:	d32f      	bcc.n	8025900 <quorem+0xf4>
 80258a0:	613c      	str	r4, [r7, #16]
 80258a2:	4638      	mov	r0, r7
 80258a4:	f001 f892 	bl	80269cc <__mcmp>
 80258a8:	2800      	cmp	r0, #0
 80258aa:	db25      	blt.n	80258f8 <quorem+0xec>
 80258ac:	4629      	mov	r1, r5
 80258ae:	2000      	movs	r0, #0
 80258b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80258b4:	f8d1 c000 	ldr.w	ip, [r1]
 80258b8:	fa1f fe82 	uxth.w	lr, r2
 80258bc:	fa1f f38c 	uxth.w	r3, ip
 80258c0:	eba3 030e 	sub.w	r3, r3, lr
 80258c4:	4403      	add	r3, r0
 80258c6:	0c12      	lsrs	r2, r2, #16
 80258c8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80258cc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80258d0:	b29b      	uxth	r3, r3
 80258d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80258d6:	45c1      	cmp	r9, r8
 80258d8:	f841 3b04 	str.w	r3, [r1], #4
 80258dc:	ea4f 4022 	mov.w	r0, r2, asr #16
 80258e0:	d2e6      	bcs.n	80258b0 <quorem+0xa4>
 80258e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80258e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80258ea:	b922      	cbnz	r2, 80258f6 <quorem+0xea>
 80258ec:	3b04      	subs	r3, #4
 80258ee:	429d      	cmp	r5, r3
 80258f0:	461a      	mov	r2, r3
 80258f2:	d30b      	bcc.n	802590c <quorem+0x100>
 80258f4:	613c      	str	r4, [r7, #16]
 80258f6:	3601      	adds	r6, #1
 80258f8:	4630      	mov	r0, r6
 80258fa:	b003      	add	sp, #12
 80258fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025900:	6812      	ldr	r2, [r2, #0]
 8025902:	3b04      	subs	r3, #4
 8025904:	2a00      	cmp	r2, #0
 8025906:	d1cb      	bne.n	80258a0 <quorem+0x94>
 8025908:	3c01      	subs	r4, #1
 802590a:	e7c6      	b.n	802589a <quorem+0x8e>
 802590c:	6812      	ldr	r2, [r2, #0]
 802590e:	3b04      	subs	r3, #4
 8025910:	2a00      	cmp	r2, #0
 8025912:	d1ef      	bne.n	80258f4 <quorem+0xe8>
 8025914:	3c01      	subs	r4, #1
 8025916:	e7ea      	b.n	80258ee <quorem+0xe2>
 8025918:	2000      	movs	r0, #0
 802591a:	e7ee      	b.n	80258fa <quorem+0xee>
 802591c:	0000      	movs	r0, r0
	...

08025920 <_dtoa_r>:
 8025920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025924:	b099      	sub	sp, #100	@ 0x64
 8025926:	ed8d 0b02 	vstr	d0, [sp, #8]
 802592a:	9109      	str	r1, [sp, #36]	@ 0x24
 802592c:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 802592e:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8025930:	920e      	str	r2, [sp, #56]	@ 0x38
 8025932:	ec55 4b10 	vmov	r4, r5, d0
 8025936:	4683      	mov	fp, r0
 8025938:	9313      	str	r3, [sp, #76]	@ 0x4c
 802593a:	b149      	cbz	r1, 8025950 <_dtoa_r+0x30>
 802593c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 802593e:	604a      	str	r2, [r1, #4]
 8025940:	2301      	movs	r3, #1
 8025942:	4093      	lsls	r3, r2
 8025944:	608b      	str	r3, [r1, #8]
 8025946:	f000 fe39 	bl	80265bc <_Bfree>
 802594a:	2300      	movs	r3, #0
 802594c:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 8025950:	1e2b      	subs	r3, r5, #0
 8025952:	bfb9      	ittee	lt
 8025954:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8025958:	9303      	strlt	r3, [sp, #12]
 802595a:	2300      	movge	r3, #0
 802595c:	6033      	strge	r3, [r6, #0]
 802595e:	9f03      	ldr	r7, [sp, #12]
 8025960:	4b97      	ldr	r3, [pc, #604]	@ (8025bc0 <_dtoa_r+0x2a0>)
 8025962:	bfbc      	itt	lt
 8025964:	2201      	movlt	r2, #1
 8025966:	6032      	strlt	r2, [r6, #0]
 8025968:	43bb      	bics	r3, r7
 802596a:	d114      	bne.n	8025996 <_dtoa_r+0x76>
 802596c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 802596e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8025972:	6013      	str	r3, [r2, #0]
 8025974:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8025978:	4323      	orrs	r3, r4
 802597a:	f000 854c 	beq.w	8026416 <_dtoa_r+0xaf6>
 802597e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8025980:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8025bd8 <_dtoa_r+0x2b8>
 8025984:	b11b      	cbz	r3, 802598e <_dtoa_r+0x6e>
 8025986:	f10a 0303 	add.w	r3, sl, #3
 802598a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 802598c:	6013      	str	r3, [r2, #0]
 802598e:	4650      	mov	r0, sl
 8025990:	b019      	add	sp, #100	@ 0x64
 8025992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025996:	ed9d 7b02 	vldr	d7, [sp, #8]
 802599a:	2200      	movs	r2, #0
 802599c:	ec51 0b17 	vmov	r0, r1, d7
 80259a0:	2300      	movs	r3, #0
 80259a2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80259a6:	f7e1 f8a7 	bl	8006af8 <__aeabi_dcmpeq>
 80259aa:	4680      	mov	r8, r0
 80259ac:	b150      	cbz	r0, 80259c4 <_dtoa_r+0xa4>
 80259ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80259b0:	2301      	movs	r3, #1
 80259b2:	6013      	str	r3, [r2, #0]
 80259b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80259b6:	b113      	cbz	r3, 80259be <_dtoa_r+0x9e>
 80259b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80259ba:	4b82      	ldr	r3, [pc, #520]	@ (8025bc4 <_dtoa_r+0x2a4>)
 80259bc:	6013      	str	r3, [r2, #0]
 80259be:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8025bdc <_dtoa_r+0x2bc>
 80259c2:	e7e4      	b.n	802598e <_dtoa_r+0x6e>
 80259c4:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80259c8:	aa16      	add	r2, sp, #88	@ 0x58
 80259ca:	a917      	add	r1, sp, #92	@ 0x5c
 80259cc:	4658      	mov	r0, fp
 80259ce:	f001 f8ad 	bl	8026b2c <__d2b>
 80259d2:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80259d6:	4681      	mov	r9, r0
 80259d8:	2e00      	cmp	r6, #0
 80259da:	d077      	beq.n	8025acc <_dtoa_r+0x1ac>
 80259dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80259de:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80259e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80259e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80259ea:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80259ee:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80259f2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80259f6:	4619      	mov	r1, r3
 80259f8:	2200      	movs	r2, #0
 80259fa:	4b73      	ldr	r3, [pc, #460]	@ (8025bc8 <_dtoa_r+0x2a8>)
 80259fc:	f7e0 fc5c 	bl	80062b8 <__aeabi_dsub>
 8025a00:	a369      	add	r3, pc, #420	@ (adr r3, 8025ba8 <_dtoa_r+0x288>)
 8025a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025a06:	f7e0 fe0f 	bl	8006628 <__aeabi_dmul>
 8025a0a:	a369      	add	r3, pc, #420	@ (adr r3, 8025bb0 <_dtoa_r+0x290>)
 8025a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025a10:	f7e0 fc54 	bl	80062bc <__adddf3>
 8025a14:	4604      	mov	r4, r0
 8025a16:	4630      	mov	r0, r6
 8025a18:	460d      	mov	r5, r1
 8025a1a:	f7e0 fd9b 	bl	8006554 <__aeabi_i2d>
 8025a1e:	a366      	add	r3, pc, #408	@ (adr r3, 8025bb8 <_dtoa_r+0x298>)
 8025a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025a24:	f7e0 fe00 	bl	8006628 <__aeabi_dmul>
 8025a28:	4602      	mov	r2, r0
 8025a2a:	460b      	mov	r3, r1
 8025a2c:	4620      	mov	r0, r4
 8025a2e:	4629      	mov	r1, r5
 8025a30:	f7e0 fc44 	bl	80062bc <__adddf3>
 8025a34:	4604      	mov	r4, r0
 8025a36:	460d      	mov	r5, r1
 8025a38:	f7e1 f8a6 	bl	8006b88 <__aeabi_d2iz>
 8025a3c:	2200      	movs	r2, #0
 8025a3e:	4607      	mov	r7, r0
 8025a40:	2300      	movs	r3, #0
 8025a42:	4620      	mov	r0, r4
 8025a44:	4629      	mov	r1, r5
 8025a46:	f7e1 f861 	bl	8006b0c <__aeabi_dcmplt>
 8025a4a:	b140      	cbz	r0, 8025a5e <_dtoa_r+0x13e>
 8025a4c:	4638      	mov	r0, r7
 8025a4e:	f7e0 fd81 	bl	8006554 <__aeabi_i2d>
 8025a52:	4622      	mov	r2, r4
 8025a54:	462b      	mov	r3, r5
 8025a56:	f7e1 f84f 	bl	8006af8 <__aeabi_dcmpeq>
 8025a5a:	b900      	cbnz	r0, 8025a5e <_dtoa_r+0x13e>
 8025a5c:	3f01      	subs	r7, #1
 8025a5e:	2f16      	cmp	r7, #22
 8025a60:	d851      	bhi.n	8025b06 <_dtoa_r+0x1e6>
 8025a62:	4b5a      	ldr	r3, [pc, #360]	@ (8025bcc <_dtoa_r+0x2ac>)
 8025a64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8025a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025a6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8025a70:	f7e1 f84c 	bl	8006b0c <__aeabi_dcmplt>
 8025a74:	2800      	cmp	r0, #0
 8025a76:	d048      	beq.n	8025b0a <_dtoa_r+0x1ea>
 8025a78:	3f01      	subs	r7, #1
 8025a7a:	2300      	movs	r3, #0
 8025a7c:	9312      	str	r3, [sp, #72]	@ 0x48
 8025a7e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8025a80:	1b9b      	subs	r3, r3, r6
 8025a82:	1e5a      	subs	r2, r3, #1
 8025a84:	bf44      	itt	mi
 8025a86:	f1c3 0801 	rsbmi	r8, r3, #1
 8025a8a:	2300      	movmi	r3, #0
 8025a8c:	9208      	str	r2, [sp, #32]
 8025a8e:	bf54      	ite	pl
 8025a90:	f04f 0800 	movpl.w	r8, #0
 8025a94:	9308      	strmi	r3, [sp, #32]
 8025a96:	2f00      	cmp	r7, #0
 8025a98:	db39      	blt.n	8025b0e <_dtoa_r+0x1ee>
 8025a9a:	9b08      	ldr	r3, [sp, #32]
 8025a9c:	970f      	str	r7, [sp, #60]	@ 0x3c
 8025a9e:	443b      	add	r3, r7
 8025aa0:	9308      	str	r3, [sp, #32]
 8025aa2:	2300      	movs	r3, #0
 8025aa4:	930a      	str	r3, [sp, #40]	@ 0x28
 8025aa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8025aa8:	2b09      	cmp	r3, #9
 8025aaa:	d865      	bhi.n	8025b78 <_dtoa_r+0x258>
 8025aac:	2b05      	cmp	r3, #5
 8025aae:	bfc4      	itt	gt
 8025ab0:	3b04      	subgt	r3, #4
 8025ab2:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8025ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8025ab6:	f1a3 0302 	sub.w	r3, r3, #2
 8025aba:	bfcc      	ite	gt
 8025abc:	2400      	movgt	r4, #0
 8025abe:	2401      	movle	r4, #1
 8025ac0:	2b03      	cmp	r3, #3
 8025ac2:	d864      	bhi.n	8025b8e <_dtoa_r+0x26e>
 8025ac4:	e8df f003 	tbb	[pc, r3]
 8025ac8:	5635372a 	.word	0x5635372a
 8025acc:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8025ad0:	441e      	add	r6, r3
 8025ad2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8025ad6:	2b20      	cmp	r3, #32
 8025ad8:	bfc1      	itttt	gt
 8025ada:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8025ade:	409f      	lslgt	r7, r3
 8025ae0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8025ae4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8025ae8:	bfd6      	itet	le
 8025aea:	f1c3 0320 	rsble	r3, r3, #32
 8025aee:	ea47 0003 	orrgt.w	r0, r7, r3
 8025af2:	fa04 f003 	lslle.w	r0, r4, r3
 8025af6:	f7e0 fd1d 	bl	8006534 <__aeabi_ui2d>
 8025afa:	2201      	movs	r2, #1
 8025afc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8025b00:	3e01      	subs	r6, #1
 8025b02:	9214      	str	r2, [sp, #80]	@ 0x50
 8025b04:	e777      	b.n	80259f6 <_dtoa_r+0xd6>
 8025b06:	2301      	movs	r3, #1
 8025b08:	e7b8      	b.n	8025a7c <_dtoa_r+0x15c>
 8025b0a:	9012      	str	r0, [sp, #72]	@ 0x48
 8025b0c:	e7b7      	b.n	8025a7e <_dtoa_r+0x15e>
 8025b0e:	427b      	negs	r3, r7
 8025b10:	930a      	str	r3, [sp, #40]	@ 0x28
 8025b12:	2300      	movs	r3, #0
 8025b14:	eba8 0807 	sub.w	r8, r8, r7
 8025b18:	930f      	str	r3, [sp, #60]	@ 0x3c
 8025b1a:	e7c4      	b.n	8025aa6 <_dtoa_r+0x186>
 8025b1c:	2300      	movs	r3, #0
 8025b1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8025b20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025b22:	2b00      	cmp	r3, #0
 8025b24:	dc36      	bgt.n	8025b94 <_dtoa_r+0x274>
 8025b26:	2301      	movs	r3, #1
 8025b28:	9300      	str	r3, [sp, #0]
 8025b2a:	9307      	str	r3, [sp, #28]
 8025b2c:	461a      	mov	r2, r3
 8025b2e:	920e      	str	r2, [sp, #56]	@ 0x38
 8025b30:	e00b      	b.n	8025b4a <_dtoa_r+0x22a>
 8025b32:	2301      	movs	r3, #1
 8025b34:	e7f3      	b.n	8025b1e <_dtoa_r+0x1fe>
 8025b36:	2300      	movs	r3, #0
 8025b38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8025b3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025b3c:	18fb      	adds	r3, r7, r3
 8025b3e:	9300      	str	r3, [sp, #0]
 8025b40:	3301      	adds	r3, #1
 8025b42:	2b01      	cmp	r3, #1
 8025b44:	9307      	str	r3, [sp, #28]
 8025b46:	bfb8      	it	lt
 8025b48:	2301      	movlt	r3, #1
 8025b4a:	2100      	movs	r1, #0
 8025b4c:	2204      	movs	r2, #4
 8025b4e:	f102 0014 	add.w	r0, r2, #20
 8025b52:	4298      	cmp	r0, r3
 8025b54:	d922      	bls.n	8025b9c <_dtoa_r+0x27c>
 8025b56:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 8025b5a:	4658      	mov	r0, fp
 8025b5c:	f000 fd09 	bl	8026572 <_Balloc>
 8025b60:	4682      	mov	sl, r0
 8025b62:	2800      	cmp	r0, #0
 8025b64:	d13c      	bne.n	8025be0 <_dtoa_r+0x2c0>
 8025b66:	4b1a      	ldr	r3, [pc, #104]	@ (8025bd0 <_dtoa_r+0x2b0>)
 8025b68:	4602      	mov	r2, r0
 8025b6a:	f240 11af 	movw	r1, #431	@ 0x1af
 8025b6e:	4819      	ldr	r0, [pc, #100]	@ (8025bd4 <_dtoa_r+0x2b4>)
 8025b70:	f001 f83a 	bl	8026be8 <__assert_func>
 8025b74:	2301      	movs	r3, #1
 8025b76:	e7df      	b.n	8025b38 <_dtoa_r+0x218>
 8025b78:	2401      	movs	r4, #1
 8025b7a:	2300      	movs	r3, #0
 8025b7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8025b7e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8025b80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8025b84:	9300      	str	r3, [sp, #0]
 8025b86:	9307      	str	r3, [sp, #28]
 8025b88:	2200      	movs	r2, #0
 8025b8a:	2312      	movs	r3, #18
 8025b8c:	e7cf      	b.n	8025b2e <_dtoa_r+0x20e>
 8025b8e:	2301      	movs	r3, #1
 8025b90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8025b92:	e7f5      	b.n	8025b80 <_dtoa_r+0x260>
 8025b94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025b96:	9300      	str	r3, [sp, #0]
 8025b98:	9307      	str	r3, [sp, #28]
 8025b9a:	e7d6      	b.n	8025b4a <_dtoa_r+0x22a>
 8025b9c:	3101      	adds	r1, #1
 8025b9e:	0052      	lsls	r2, r2, #1
 8025ba0:	e7d5      	b.n	8025b4e <_dtoa_r+0x22e>
 8025ba2:	bf00      	nop
 8025ba4:	f3af 8000 	nop.w
 8025ba8:	636f4361 	.word	0x636f4361
 8025bac:	3fd287a7 	.word	0x3fd287a7
 8025bb0:	8b60c8b3 	.word	0x8b60c8b3
 8025bb4:	3fc68a28 	.word	0x3fc68a28
 8025bb8:	509f79fb 	.word	0x509f79fb
 8025bbc:	3fd34413 	.word	0x3fd34413
 8025bc0:	7ff00000 	.word	0x7ff00000
 8025bc4:	080af5e3 	.word	0x080af5e3
 8025bc8:	3ff80000 	.word	0x3ff80000
 8025bcc:	080af708 	.word	0x080af708
 8025bd0:	080af611 	.word	0x080af611
 8025bd4:	080af622 	.word	0x080af622
 8025bd8:	080af60d 	.word	0x080af60d
 8025bdc:	080af5e2 	.word	0x080af5e2
 8025be0:	9b07      	ldr	r3, [sp, #28]
 8025be2:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 8025be6:	2b0e      	cmp	r3, #14
 8025be8:	f200 80a4 	bhi.w	8025d34 <_dtoa_r+0x414>
 8025bec:	2c00      	cmp	r4, #0
 8025bee:	f000 80a1 	beq.w	8025d34 <_dtoa_r+0x414>
 8025bf2:	2f00      	cmp	r7, #0
 8025bf4:	dd33      	ble.n	8025c5e <_dtoa_r+0x33e>
 8025bf6:	4bae      	ldr	r3, [pc, #696]	@ (8025eb0 <_dtoa_r+0x590>)
 8025bf8:	f007 020f 	and.w	r2, r7, #15
 8025bfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8025c00:	ed93 7b00 	vldr	d7, [r3]
 8025c04:	05f8      	lsls	r0, r7, #23
 8025c06:	ed8d 7b04 	vstr	d7, [sp, #16]
 8025c0a:	ea4f 1427 	mov.w	r4, r7, asr #4
 8025c0e:	d516      	bpl.n	8025c3e <_dtoa_r+0x31e>
 8025c10:	4ba8      	ldr	r3, [pc, #672]	@ (8025eb4 <_dtoa_r+0x594>)
 8025c12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8025c16:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8025c1a:	f7e0 fe2f 	bl	800687c <__aeabi_ddiv>
 8025c1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025c22:	f004 040f 	and.w	r4, r4, #15
 8025c26:	2603      	movs	r6, #3
 8025c28:	4da2      	ldr	r5, [pc, #648]	@ (8025eb4 <_dtoa_r+0x594>)
 8025c2a:	b954      	cbnz	r4, 8025c42 <_dtoa_r+0x322>
 8025c2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8025c30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025c34:	f7e0 fe22 	bl	800687c <__aeabi_ddiv>
 8025c38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025c3c:	e028      	b.n	8025c90 <_dtoa_r+0x370>
 8025c3e:	2602      	movs	r6, #2
 8025c40:	e7f2      	b.n	8025c28 <_dtoa_r+0x308>
 8025c42:	07e1      	lsls	r1, r4, #31
 8025c44:	d508      	bpl.n	8025c58 <_dtoa_r+0x338>
 8025c46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8025c4a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8025c4e:	f7e0 fceb 	bl	8006628 <__aeabi_dmul>
 8025c52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8025c56:	3601      	adds	r6, #1
 8025c58:	1064      	asrs	r4, r4, #1
 8025c5a:	3508      	adds	r5, #8
 8025c5c:	e7e5      	b.n	8025c2a <_dtoa_r+0x30a>
 8025c5e:	f000 80d2 	beq.w	8025e06 <_dtoa_r+0x4e6>
 8025c62:	427c      	negs	r4, r7
 8025c64:	4b92      	ldr	r3, [pc, #584]	@ (8025eb0 <_dtoa_r+0x590>)
 8025c66:	4d93      	ldr	r5, [pc, #588]	@ (8025eb4 <_dtoa_r+0x594>)
 8025c68:	f004 020f 	and.w	r2, r4, #15
 8025c6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8025c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025c74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8025c78:	f7e0 fcd6 	bl	8006628 <__aeabi_dmul>
 8025c7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025c80:	1124      	asrs	r4, r4, #4
 8025c82:	2300      	movs	r3, #0
 8025c84:	2602      	movs	r6, #2
 8025c86:	2c00      	cmp	r4, #0
 8025c88:	f040 80b2 	bne.w	8025df0 <_dtoa_r+0x4d0>
 8025c8c:	2b00      	cmp	r3, #0
 8025c8e:	d1d3      	bne.n	8025c38 <_dtoa_r+0x318>
 8025c90:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8025c92:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8025c96:	2b00      	cmp	r3, #0
 8025c98:	f000 80b7 	beq.w	8025e0a <_dtoa_r+0x4ea>
 8025c9c:	4b86      	ldr	r3, [pc, #536]	@ (8025eb8 <_dtoa_r+0x598>)
 8025c9e:	2200      	movs	r2, #0
 8025ca0:	4620      	mov	r0, r4
 8025ca2:	4629      	mov	r1, r5
 8025ca4:	f7e0 ff32 	bl	8006b0c <__aeabi_dcmplt>
 8025ca8:	2800      	cmp	r0, #0
 8025caa:	f000 80ae 	beq.w	8025e0a <_dtoa_r+0x4ea>
 8025cae:	9b07      	ldr	r3, [sp, #28]
 8025cb0:	2b00      	cmp	r3, #0
 8025cb2:	f000 80aa 	beq.w	8025e0a <_dtoa_r+0x4ea>
 8025cb6:	9b00      	ldr	r3, [sp, #0]
 8025cb8:	2b00      	cmp	r3, #0
 8025cba:	dd37      	ble.n	8025d2c <_dtoa_r+0x40c>
 8025cbc:	1e7b      	subs	r3, r7, #1
 8025cbe:	9304      	str	r3, [sp, #16]
 8025cc0:	4620      	mov	r0, r4
 8025cc2:	4b7e      	ldr	r3, [pc, #504]	@ (8025ebc <_dtoa_r+0x59c>)
 8025cc4:	2200      	movs	r2, #0
 8025cc6:	4629      	mov	r1, r5
 8025cc8:	f7e0 fcae 	bl	8006628 <__aeabi_dmul>
 8025ccc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025cd0:	9c00      	ldr	r4, [sp, #0]
 8025cd2:	3601      	adds	r6, #1
 8025cd4:	4630      	mov	r0, r6
 8025cd6:	f7e0 fc3d 	bl	8006554 <__aeabi_i2d>
 8025cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8025cde:	f7e0 fca3 	bl	8006628 <__aeabi_dmul>
 8025ce2:	4b77      	ldr	r3, [pc, #476]	@ (8025ec0 <_dtoa_r+0x5a0>)
 8025ce4:	2200      	movs	r2, #0
 8025ce6:	f7e0 fae9 	bl	80062bc <__adddf3>
 8025cea:	4605      	mov	r5, r0
 8025cec:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8025cf0:	2c00      	cmp	r4, #0
 8025cf2:	f040 808d 	bne.w	8025e10 <_dtoa_r+0x4f0>
 8025cf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025cfa:	4b72      	ldr	r3, [pc, #456]	@ (8025ec4 <_dtoa_r+0x5a4>)
 8025cfc:	2200      	movs	r2, #0
 8025cfe:	f7e0 fadb 	bl	80062b8 <__aeabi_dsub>
 8025d02:	4602      	mov	r2, r0
 8025d04:	460b      	mov	r3, r1
 8025d06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8025d0a:	462a      	mov	r2, r5
 8025d0c:	4633      	mov	r3, r6
 8025d0e:	f7e0 ff1b 	bl	8006b48 <__aeabi_dcmpgt>
 8025d12:	2800      	cmp	r0, #0
 8025d14:	f040 828c 	bne.w	8026230 <_dtoa_r+0x910>
 8025d18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025d1c:	462a      	mov	r2, r5
 8025d1e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8025d22:	f7e0 fef3 	bl	8006b0c <__aeabi_dcmplt>
 8025d26:	2800      	cmp	r0, #0
 8025d28:	f040 8129 	bne.w	8025f7e <_dtoa_r+0x65e>
 8025d2c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8025d30:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8025d34:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8025d36:	2b00      	cmp	r3, #0
 8025d38:	f2c0 815b 	blt.w	8025ff2 <_dtoa_r+0x6d2>
 8025d3c:	2f0e      	cmp	r7, #14
 8025d3e:	f300 8158 	bgt.w	8025ff2 <_dtoa_r+0x6d2>
 8025d42:	4b5b      	ldr	r3, [pc, #364]	@ (8025eb0 <_dtoa_r+0x590>)
 8025d44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8025d48:	ed93 7b00 	vldr	d7, [r3]
 8025d4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025d4e:	2b00      	cmp	r3, #0
 8025d50:	ed8d 7b00 	vstr	d7, [sp]
 8025d54:	da03      	bge.n	8025d5e <_dtoa_r+0x43e>
 8025d56:	9b07      	ldr	r3, [sp, #28]
 8025d58:	2b00      	cmp	r3, #0
 8025d5a:	f340 8102 	ble.w	8025f62 <_dtoa_r+0x642>
 8025d5e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8025d62:	4656      	mov	r6, sl
 8025d64:	e9dd 2300 	ldrd	r2, r3, [sp]
 8025d68:	4620      	mov	r0, r4
 8025d6a:	4629      	mov	r1, r5
 8025d6c:	f7e0 fd86 	bl	800687c <__aeabi_ddiv>
 8025d70:	f7e0 ff0a 	bl	8006b88 <__aeabi_d2iz>
 8025d74:	4680      	mov	r8, r0
 8025d76:	f7e0 fbed 	bl	8006554 <__aeabi_i2d>
 8025d7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8025d7e:	f7e0 fc53 	bl	8006628 <__aeabi_dmul>
 8025d82:	4602      	mov	r2, r0
 8025d84:	460b      	mov	r3, r1
 8025d86:	4620      	mov	r0, r4
 8025d88:	4629      	mov	r1, r5
 8025d8a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8025d8e:	f7e0 fa93 	bl	80062b8 <__aeabi_dsub>
 8025d92:	f806 4b01 	strb.w	r4, [r6], #1
 8025d96:	9d07      	ldr	r5, [sp, #28]
 8025d98:	eba6 040a 	sub.w	r4, r6, sl
 8025d9c:	42a5      	cmp	r5, r4
 8025d9e:	4602      	mov	r2, r0
 8025da0:	460b      	mov	r3, r1
 8025da2:	f040 8118 	bne.w	8025fd6 <_dtoa_r+0x6b6>
 8025da6:	f7e0 fa89 	bl	80062bc <__adddf3>
 8025daa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8025dae:	4604      	mov	r4, r0
 8025db0:	460d      	mov	r5, r1
 8025db2:	f7e0 fec9 	bl	8006b48 <__aeabi_dcmpgt>
 8025db6:	2800      	cmp	r0, #0
 8025db8:	f040 80fa 	bne.w	8025fb0 <_dtoa_r+0x690>
 8025dbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8025dc0:	4620      	mov	r0, r4
 8025dc2:	4629      	mov	r1, r5
 8025dc4:	f7e0 fe98 	bl	8006af8 <__aeabi_dcmpeq>
 8025dc8:	b118      	cbz	r0, 8025dd2 <_dtoa_r+0x4b2>
 8025dca:	f018 0f01 	tst.w	r8, #1
 8025dce:	f040 80ef 	bne.w	8025fb0 <_dtoa_r+0x690>
 8025dd2:	4649      	mov	r1, r9
 8025dd4:	4658      	mov	r0, fp
 8025dd6:	f000 fbf1 	bl	80265bc <_Bfree>
 8025dda:	2300      	movs	r3, #0
 8025ddc:	7033      	strb	r3, [r6, #0]
 8025dde:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8025de0:	3701      	adds	r7, #1
 8025de2:	601f      	str	r7, [r3, #0]
 8025de4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8025de6:	2b00      	cmp	r3, #0
 8025de8:	f43f add1 	beq.w	802598e <_dtoa_r+0x6e>
 8025dec:	601e      	str	r6, [r3, #0]
 8025dee:	e5ce      	b.n	802598e <_dtoa_r+0x6e>
 8025df0:	07e2      	lsls	r2, r4, #31
 8025df2:	d505      	bpl.n	8025e00 <_dtoa_r+0x4e0>
 8025df4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8025df8:	f7e0 fc16 	bl	8006628 <__aeabi_dmul>
 8025dfc:	3601      	adds	r6, #1
 8025dfe:	2301      	movs	r3, #1
 8025e00:	1064      	asrs	r4, r4, #1
 8025e02:	3508      	adds	r5, #8
 8025e04:	e73f      	b.n	8025c86 <_dtoa_r+0x366>
 8025e06:	2602      	movs	r6, #2
 8025e08:	e742      	b.n	8025c90 <_dtoa_r+0x370>
 8025e0a:	9c07      	ldr	r4, [sp, #28]
 8025e0c:	9704      	str	r7, [sp, #16]
 8025e0e:	e761      	b.n	8025cd4 <_dtoa_r+0x3b4>
 8025e10:	4b27      	ldr	r3, [pc, #156]	@ (8025eb0 <_dtoa_r+0x590>)
 8025e12:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8025e14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8025e18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8025e1c:	4454      	add	r4, sl
 8025e1e:	2900      	cmp	r1, #0
 8025e20:	d054      	beq.n	8025ecc <_dtoa_r+0x5ac>
 8025e22:	4929      	ldr	r1, [pc, #164]	@ (8025ec8 <_dtoa_r+0x5a8>)
 8025e24:	2000      	movs	r0, #0
 8025e26:	f7e0 fd29 	bl	800687c <__aeabi_ddiv>
 8025e2a:	4633      	mov	r3, r6
 8025e2c:	462a      	mov	r2, r5
 8025e2e:	f7e0 fa43 	bl	80062b8 <__aeabi_dsub>
 8025e32:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8025e36:	4656      	mov	r6, sl
 8025e38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025e3c:	f7e0 fea4 	bl	8006b88 <__aeabi_d2iz>
 8025e40:	4605      	mov	r5, r0
 8025e42:	f7e0 fb87 	bl	8006554 <__aeabi_i2d>
 8025e46:	4602      	mov	r2, r0
 8025e48:	460b      	mov	r3, r1
 8025e4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025e4e:	f7e0 fa33 	bl	80062b8 <__aeabi_dsub>
 8025e52:	3530      	adds	r5, #48	@ 0x30
 8025e54:	4602      	mov	r2, r0
 8025e56:	460b      	mov	r3, r1
 8025e58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8025e5c:	f806 5b01 	strb.w	r5, [r6], #1
 8025e60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8025e64:	f7e0 fe52 	bl	8006b0c <__aeabi_dcmplt>
 8025e68:	2800      	cmp	r0, #0
 8025e6a:	d172      	bne.n	8025f52 <_dtoa_r+0x632>
 8025e6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8025e70:	4911      	ldr	r1, [pc, #68]	@ (8025eb8 <_dtoa_r+0x598>)
 8025e72:	2000      	movs	r0, #0
 8025e74:	f7e0 fa20 	bl	80062b8 <__aeabi_dsub>
 8025e78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8025e7c:	f7e0 fe46 	bl	8006b0c <__aeabi_dcmplt>
 8025e80:	2800      	cmp	r0, #0
 8025e82:	f040 8096 	bne.w	8025fb2 <_dtoa_r+0x692>
 8025e86:	42a6      	cmp	r6, r4
 8025e88:	f43f af50 	beq.w	8025d2c <_dtoa_r+0x40c>
 8025e8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8025e90:	4b0a      	ldr	r3, [pc, #40]	@ (8025ebc <_dtoa_r+0x59c>)
 8025e92:	2200      	movs	r2, #0
 8025e94:	f7e0 fbc8 	bl	8006628 <__aeabi_dmul>
 8025e98:	4b08      	ldr	r3, [pc, #32]	@ (8025ebc <_dtoa_r+0x59c>)
 8025e9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8025e9e:	2200      	movs	r2, #0
 8025ea0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025ea4:	f7e0 fbc0 	bl	8006628 <__aeabi_dmul>
 8025ea8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025eac:	e7c4      	b.n	8025e38 <_dtoa_r+0x518>
 8025eae:	bf00      	nop
 8025eb0:	080af708 	.word	0x080af708
 8025eb4:	080af6e0 	.word	0x080af6e0
 8025eb8:	3ff00000 	.word	0x3ff00000
 8025ebc:	40240000 	.word	0x40240000
 8025ec0:	401c0000 	.word	0x401c0000
 8025ec4:	40140000 	.word	0x40140000
 8025ec8:	3fe00000 	.word	0x3fe00000
 8025ecc:	4631      	mov	r1, r6
 8025ece:	4628      	mov	r0, r5
 8025ed0:	f7e0 fbaa 	bl	8006628 <__aeabi_dmul>
 8025ed4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8025ed8:	9415      	str	r4, [sp, #84]	@ 0x54
 8025eda:	4656      	mov	r6, sl
 8025edc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025ee0:	f7e0 fe52 	bl	8006b88 <__aeabi_d2iz>
 8025ee4:	4605      	mov	r5, r0
 8025ee6:	f7e0 fb35 	bl	8006554 <__aeabi_i2d>
 8025eea:	4602      	mov	r2, r0
 8025eec:	460b      	mov	r3, r1
 8025eee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025ef2:	f7e0 f9e1 	bl	80062b8 <__aeabi_dsub>
 8025ef6:	3530      	adds	r5, #48	@ 0x30
 8025ef8:	f806 5b01 	strb.w	r5, [r6], #1
 8025efc:	4602      	mov	r2, r0
 8025efe:	460b      	mov	r3, r1
 8025f00:	42a6      	cmp	r6, r4
 8025f02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8025f06:	f04f 0200 	mov.w	r2, #0
 8025f0a:	d124      	bne.n	8025f56 <_dtoa_r+0x636>
 8025f0c:	4bac      	ldr	r3, [pc, #688]	@ (80261c0 <_dtoa_r+0x8a0>)
 8025f0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8025f12:	f7e0 f9d3 	bl	80062bc <__adddf3>
 8025f16:	4602      	mov	r2, r0
 8025f18:	460b      	mov	r3, r1
 8025f1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025f1e:	f7e0 fe13 	bl	8006b48 <__aeabi_dcmpgt>
 8025f22:	2800      	cmp	r0, #0
 8025f24:	d145      	bne.n	8025fb2 <_dtoa_r+0x692>
 8025f26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8025f2a:	49a5      	ldr	r1, [pc, #660]	@ (80261c0 <_dtoa_r+0x8a0>)
 8025f2c:	2000      	movs	r0, #0
 8025f2e:	f7e0 f9c3 	bl	80062b8 <__aeabi_dsub>
 8025f32:	4602      	mov	r2, r0
 8025f34:	460b      	mov	r3, r1
 8025f36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025f3a:	f7e0 fde7 	bl	8006b0c <__aeabi_dcmplt>
 8025f3e:	2800      	cmp	r0, #0
 8025f40:	f43f aef4 	beq.w	8025d2c <_dtoa_r+0x40c>
 8025f44:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8025f46:	1e73      	subs	r3, r6, #1
 8025f48:	9315      	str	r3, [sp, #84]	@ 0x54
 8025f4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8025f4e:	2b30      	cmp	r3, #48	@ 0x30
 8025f50:	d0f8      	beq.n	8025f44 <_dtoa_r+0x624>
 8025f52:	9f04      	ldr	r7, [sp, #16]
 8025f54:	e73d      	b.n	8025dd2 <_dtoa_r+0x4b2>
 8025f56:	4b9b      	ldr	r3, [pc, #620]	@ (80261c4 <_dtoa_r+0x8a4>)
 8025f58:	f7e0 fb66 	bl	8006628 <__aeabi_dmul>
 8025f5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025f60:	e7bc      	b.n	8025edc <_dtoa_r+0x5bc>
 8025f62:	d10c      	bne.n	8025f7e <_dtoa_r+0x65e>
 8025f64:	4b98      	ldr	r3, [pc, #608]	@ (80261c8 <_dtoa_r+0x8a8>)
 8025f66:	2200      	movs	r2, #0
 8025f68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8025f6c:	f7e0 fb5c 	bl	8006628 <__aeabi_dmul>
 8025f70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8025f74:	f7e0 fdde 	bl	8006b34 <__aeabi_dcmpge>
 8025f78:	2800      	cmp	r0, #0
 8025f7a:	f000 8157 	beq.w	802622c <_dtoa_r+0x90c>
 8025f7e:	2400      	movs	r4, #0
 8025f80:	4625      	mov	r5, r4
 8025f82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025f84:	43db      	mvns	r3, r3
 8025f86:	9304      	str	r3, [sp, #16]
 8025f88:	4656      	mov	r6, sl
 8025f8a:	2700      	movs	r7, #0
 8025f8c:	4621      	mov	r1, r4
 8025f8e:	4658      	mov	r0, fp
 8025f90:	f000 fb14 	bl	80265bc <_Bfree>
 8025f94:	2d00      	cmp	r5, #0
 8025f96:	d0dc      	beq.n	8025f52 <_dtoa_r+0x632>
 8025f98:	b12f      	cbz	r7, 8025fa6 <_dtoa_r+0x686>
 8025f9a:	42af      	cmp	r7, r5
 8025f9c:	d003      	beq.n	8025fa6 <_dtoa_r+0x686>
 8025f9e:	4639      	mov	r1, r7
 8025fa0:	4658      	mov	r0, fp
 8025fa2:	f000 fb0b 	bl	80265bc <_Bfree>
 8025fa6:	4629      	mov	r1, r5
 8025fa8:	4658      	mov	r0, fp
 8025faa:	f000 fb07 	bl	80265bc <_Bfree>
 8025fae:	e7d0      	b.n	8025f52 <_dtoa_r+0x632>
 8025fb0:	9704      	str	r7, [sp, #16]
 8025fb2:	4633      	mov	r3, r6
 8025fb4:	461e      	mov	r6, r3
 8025fb6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8025fba:	2a39      	cmp	r2, #57	@ 0x39
 8025fbc:	d107      	bne.n	8025fce <_dtoa_r+0x6ae>
 8025fbe:	459a      	cmp	sl, r3
 8025fc0:	d1f8      	bne.n	8025fb4 <_dtoa_r+0x694>
 8025fc2:	9a04      	ldr	r2, [sp, #16]
 8025fc4:	3201      	adds	r2, #1
 8025fc6:	9204      	str	r2, [sp, #16]
 8025fc8:	2230      	movs	r2, #48	@ 0x30
 8025fca:	f88a 2000 	strb.w	r2, [sl]
 8025fce:	781a      	ldrb	r2, [r3, #0]
 8025fd0:	3201      	adds	r2, #1
 8025fd2:	701a      	strb	r2, [r3, #0]
 8025fd4:	e7bd      	b.n	8025f52 <_dtoa_r+0x632>
 8025fd6:	4b7b      	ldr	r3, [pc, #492]	@ (80261c4 <_dtoa_r+0x8a4>)
 8025fd8:	2200      	movs	r2, #0
 8025fda:	f7e0 fb25 	bl	8006628 <__aeabi_dmul>
 8025fde:	2200      	movs	r2, #0
 8025fe0:	2300      	movs	r3, #0
 8025fe2:	4604      	mov	r4, r0
 8025fe4:	460d      	mov	r5, r1
 8025fe6:	f7e0 fd87 	bl	8006af8 <__aeabi_dcmpeq>
 8025fea:	2800      	cmp	r0, #0
 8025fec:	f43f aeba 	beq.w	8025d64 <_dtoa_r+0x444>
 8025ff0:	e6ef      	b.n	8025dd2 <_dtoa_r+0x4b2>
 8025ff2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8025ff4:	2a00      	cmp	r2, #0
 8025ff6:	f000 80db 	beq.w	80261b0 <_dtoa_r+0x890>
 8025ffa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8025ffc:	2a01      	cmp	r2, #1
 8025ffe:	f300 80bf 	bgt.w	8026180 <_dtoa_r+0x860>
 8026002:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8026004:	2a00      	cmp	r2, #0
 8026006:	f000 80b7 	beq.w	8026178 <_dtoa_r+0x858>
 802600a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 802600e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8026010:	4646      	mov	r6, r8
 8026012:	9a08      	ldr	r2, [sp, #32]
 8026014:	2101      	movs	r1, #1
 8026016:	441a      	add	r2, r3
 8026018:	4658      	mov	r0, fp
 802601a:	4498      	add	r8, r3
 802601c:	9208      	str	r2, [sp, #32]
 802601e:	f000 fb69 	bl	80266f4 <__i2b>
 8026022:	4605      	mov	r5, r0
 8026024:	b15e      	cbz	r6, 802603e <_dtoa_r+0x71e>
 8026026:	9b08      	ldr	r3, [sp, #32]
 8026028:	2b00      	cmp	r3, #0
 802602a:	dd08      	ble.n	802603e <_dtoa_r+0x71e>
 802602c:	42b3      	cmp	r3, r6
 802602e:	9a08      	ldr	r2, [sp, #32]
 8026030:	bfa8      	it	ge
 8026032:	4633      	movge	r3, r6
 8026034:	eba8 0803 	sub.w	r8, r8, r3
 8026038:	1af6      	subs	r6, r6, r3
 802603a:	1ad3      	subs	r3, r2, r3
 802603c:	9308      	str	r3, [sp, #32]
 802603e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8026040:	b1f3      	cbz	r3, 8026080 <_dtoa_r+0x760>
 8026042:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8026044:	2b00      	cmp	r3, #0
 8026046:	f000 80b7 	beq.w	80261b8 <_dtoa_r+0x898>
 802604a:	b18c      	cbz	r4, 8026070 <_dtoa_r+0x750>
 802604c:	4629      	mov	r1, r5
 802604e:	4622      	mov	r2, r4
 8026050:	4658      	mov	r0, fp
 8026052:	f000 fc0f 	bl	8026874 <__pow5mult>
 8026056:	464a      	mov	r2, r9
 8026058:	4601      	mov	r1, r0
 802605a:	4605      	mov	r5, r0
 802605c:	4658      	mov	r0, fp
 802605e:	f000 fb5f 	bl	8026720 <__multiply>
 8026062:	4649      	mov	r1, r9
 8026064:	9004      	str	r0, [sp, #16]
 8026066:	4658      	mov	r0, fp
 8026068:	f000 faa8 	bl	80265bc <_Bfree>
 802606c:	9b04      	ldr	r3, [sp, #16]
 802606e:	4699      	mov	r9, r3
 8026070:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8026072:	1b1a      	subs	r2, r3, r4
 8026074:	d004      	beq.n	8026080 <_dtoa_r+0x760>
 8026076:	4649      	mov	r1, r9
 8026078:	4658      	mov	r0, fp
 802607a:	f000 fbfb 	bl	8026874 <__pow5mult>
 802607e:	4681      	mov	r9, r0
 8026080:	2101      	movs	r1, #1
 8026082:	4658      	mov	r0, fp
 8026084:	f000 fb36 	bl	80266f4 <__i2b>
 8026088:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802608a:	4604      	mov	r4, r0
 802608c:	2b00      	cmp	r3, #0
 802608e:	f000 81cc 	beq.w	802642a <_dtoa_r+0xb0a>
 8026092:	461a      	mov	r2, r3
 8026094:	4601      	mov	r1, r0
 8026096:	4658      	mov	r0, fp
 8026098:	f000 fbec 	bl	8026874 <__pow5mult>
 802609c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802609e:	2b01      	cmp	r3, #1
 80260a0:	4604      	mov	r4, r0
 80260a2:	f300 8095 	bgt.w	80261d0 <_dtoa_r+0x8b0>
 80260a6:	9b02      	ldr	r3, [sp, #8]
 80260a8:	2b00      	cmp	r3, #0
 80260aa:	f040 8087 	bne.w	80261bc <_dtoa_r+0x89c>
 80260ae:	9b03      	ldr	r3, [sp, #12]
 80260b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80260b4:	2b00      	cmp	r3, #0
 80260b6:	f040 8089 	bne.w	80261cc <_dtoa_r+0x8ac>
 80260ba:	9b03      	ldr	r3, [sp, #12]
 80260bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80260c0:	0d1b      	lsrs	r3, r3, #20
 80260c2:	051b      	lsls	r3, r3, #20
 80260c4:	b12b      	cbz	r3, 80260d2 <_dtoa_r+0x7b2>
 80260c6:	9b08      	ldr	r3, [sp, #32]
 80260c8:	3301      	adds	r3, #1
 80260ca:	9308      	str	r3, [sp, #32]
 80260cc:	f108 0801 	add.w	r8, r8, #1
 80260d0:	2301      	movs	r3, #1
 80260d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80260d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80260d6:	2b00      	cmp	r3, #0
 80260d8:	f000 81ad 	beq.w	8026436 <_dtoa_r+0xb16>
 80260dc:	6923      	ldr	r3, [r4, #16]
 80260de:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80260e2:	6918      	ldr	r0, [r3, #16]
 80260e4:	f000 faba 	bl	802665c <__hi0bits>
 80260e8:	f1c0 0020 	rsb	r0, r0, #32
 80260ec:	9b08      	ldr	r3, [sp, #32]
 80260ee:	4418      	add	r0, r3
 80260f0:	f010 001f 	ands.w	r0, r0, #31
 80260f4:	d077      	beq.n	80261e6 <_dtoa_r+0x8c6>
 80260f6:	f1c0 0320 	rsb	r3, r0, #32
 80260fa:	2b04      	cmp	r3, #4
 80260fc:	dd6b      	ble.n	80261d6 <_dtoa_r+0x8b6>
 80260fe:	9b08      	ldr	r3, [sp, #32]
 8026100:	f1c0 001c 	rsb	r0, r0, #28
 8026104:	4403      	add	r3, r0
 8026106:	4480      	add	r8, r0
 8026108:	4406      	add	r6, r0
 802610a:	9308      	str	r3, [sp, #32]
 802610c:	f1b8 0f00 	cmp.w	r8, #0
 8026110:	dd05      	ble.n	802611e <_dtoa_r+0x7fe>
 8026112:	4649      	mov	r1, r9
 8026114:	4642      	mov	r2, r8
 8026116:	4658      	mov	r0, fp
 8026118:	f000 fbec 	bl	80268f4 <__lshift>
 802611c:	4681      	mov	r9, r0
 802611e:	9b08      	ldr	r3, [sp, #32]
 8026120:	2b00      	cmp	r3, #0
 8026122:	dd05      	ble.n	8026130 <_dtoa_r+0x810>
 8026124:	4621      	mov	r1, r4
 8026126:	461a      	mov	r2, r3
 8026128:	4658      	mov	r0, fp
 802612a:	f000 fbe3 	bl	80268f4 <__lshift>
 802612e:	4604      	mov	r4, r0
 8026130:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8026132:	2b00      	cmp	r3, #0
 8026134:	d059      	beq.n	80261ea <_dtoa_r+0x8ca>
 8026136:	4621      	mov	r1, r4
 8026138:	4648      	mov	r0, r9
 802613a:	f000 fc47 	bl	80269cc <__mcmp>
 802613e:	2800      	cmp	r0, #0
 8026140:	da53      	bge.n	80261ea <_dtoa_r+0x8ca>
 8026142:	1e7b      	subs	r3, r7, #1
 8026144:	9304      	str	r3, [sp, #16]
 8026146:	4649      	mov	r1, r9
 8026148:	2300      	movs	r3, #0
 802614a:	220a      	movs	r2, #10
 802614c:	4658      	mov	r0, fp
 802614e:	f000 fa3f 	bl	80265d0 <__multadd>
 8026152:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8026154:	4681      	mov	r9, r0
 8026156:	2b00      	cmp	r3, #0
 8026158:	f000 816f 	beq.w	802643a <_dtoa_r+0xb1a>
 802615c:	2300      	movs	r3, #0
 802615e:	4629      	mov	r1, r5
 8026160:	220a      	movs	r2, #10
 8026162:	4658      	mov	r0, fp
 8026164:	f000 fa34 	bl	80265d0 <__multadd>
 8026168:	9b00      	ldr	r3, [sp, #0]
 802616a:	2b00      	cmp	r3, #0
 802616c:	4605      	mov	r5, r0
 802616e:	dc67      	bgt.n	8026240 <_dtoa_r+0x920>
 8026170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8026172:	2b02      	cmp	r3, #2
 8026174:	dc41      	bgt.n	80261fa <_dtoa_r+0x8da>
 8026176:	e063      	b.n	8026240 <_dtoa_r+0x920>
 8026178:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 802617a:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 802617e:	e746      	b.n	802600e <_dtoa_r+0x6ee>
 8026180:	9b07      	ldr	r3, [sp, #28]
 8026182:	1e5c      	subs	r4, r3, #1
 8026184:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8026186:	42a3      	cmp	r3, r4
 8026188:	bfbf      	itttt	lt
 802618a:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 802618c:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 802618e:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8026190:	1ae3      	sublt	r3, r4, r3
 8026192:	bfb4      	ite	lt
 8026194:	18d2      	addlt	r2, r2, r3
 8026196:	1b1c      	subge	r4, r3, r4
 8026198:	9b07      	ldr	r3, [sp, #28]
 802619a:	bfbc      	itt	lt
 802619c:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 802619e:	2400      	movlt	r4, #0
 80261a0:	2b00      	cmp	r3, #0
 80261a2:	bfb5      	itete	lt
 80261a4:	eba8 0603 	sublt.w	r6, r8, r3
 80261a8:	9b07      	ldrge	r3, [sp, #28]
 80261aa:	2300      	movlt	r3, #0
 80261ac:	4646      	movge	r6, r8
 80261ae:	e730      	b.n	8026012 <_dtoa_r+0x6f2>
 80261b0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80261b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80261b4:	4646      	mov	r6, r8
 80261b6:	e735      	b.n	8026024 <_dtoa_r+0x704>
 80261b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80261ba:	e75c      	b.n	8026076 <_dtoa_r+0x756>
 80261bc:	2300      	movs	r3, #0
 80261be:	e788      	b.n	80260d2 <_dtoa_r+0x7b2>
 80261c0:	3fe00000 	.word	0x3fe00000
 80261c4:	40240000 	.word	0x40240000
 80261c8:	40140000 	.word	0x40140000
 80261cc:	9b02      	ldr	r3, [sp, #8]
 80261ce:	e780      	b.n	80260d2 <_dtoa_r+0x7b2>
 80261d0:	2300      	movs	r3, #0
 80261d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80261d4:	e782      	b.n	80260dc <_dtoa_r+0x7bc>
 80261d6:	d099      	beq.n	802610c <_dtoa_r+0x7ec>
 80261d8:	9a08      	ldr	r2, [sp, #32]
 80261da:	331c      	adds	r3, #28
 80261dc:	441a      	add	r2, r3
 80261de:	4498      	add	r8, r3
 80261e0:	441e      	add	r6, r3
 80261e2:	9208      	str	r2, [sp, #32]
 80261e4:	e792      	b.n	802610c <_dtoa_r+0x7ec>
 80261e6:	4603      	mov	r3, r0
 80261e8:	e7f6      	b.n	80261d8 <_dtoa_r+0x8b8>
 80261ea:	9b07      	ldr	r3, [sp, #28]
 80261ec:	9704      	str	r7, [sp, #16]
 80261ee:	2b00      	cmp	r3, #0
 80261f0:	dc20      	bgt.n	8026234 <_dtoa_r+0x914>
 80261f2:	9300      	str	r3, [sp, #0]
 80261f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80261f6:	2b02      	cmp	r3, #2
 80261f8:	dd1e      	ble.n	8026238 <_dtoa_r+0x918>
 80261fa:	9b00      	ldr	r3, [sp, #0]
 80261fc:	2b00      	cmp	r3, #0
 80261fe:	f47f aec0 	bne.w	8025f82 <_dtoa_r+0x662>
 8026202:	4621      	mov	r1, r4
 8026204:	2205      	movs	r2, #5
 8026206:	4658      	mov	r0, fp
 8026208:	f000 f9e2 	bl	80265d0 <__multadd>
 802620c:	4601      	mov	r1, r0
 802620e:	4604      	mov	r4, r0
 8026210:	4648      	mov	r0, r9
 8026212:	f000 fbdb 	bl	80269cc <__mcmp>
 8026216:	2800      	cmp	r0, #0
 8026218:	f77f aeb3 	ble.w	8025f82 <_dtoa_r+0x662>
 802621c:	4656      	mov	r6, sl
 802621e:	2331      	movs	r3, #49	@ 0x31
 8026220:	f806 3b01 	strb.w	r3, [r6], #1
 8026224:	9b04      	ldr	r3, [sp, #16]
 8026226:	3301      	adds	r3, #1
 8026228:	9304      	str	r3, [sp, #16]
 802622a:	e6ae      	b.n	8025f8a <_dtoa_r+0x66a>
 802622c:	9c07      	ldr	r4, [sp, #28]
 802622e:	9704      	str	r7, [sp, #16]
 8026230:	4625      	mov	r5, r4
 8026232:	e7f3      	b.n	802621c <_dtoa_r+0x8fc>
 8026234:	9b07      	ldr	r3, [sp, #28]
 8026236:	9300      	str	r3, [sp, #0]
 8026238:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802623a:	2b00      	cmp	r3, #0
 802623c:	f000 8101 	beq.w	8026442 <_dtoa_r+0xb22>
 8026240:	2e00      	cmp	r6, #0
 8026242:	dd05      	ble.n	8026250 <_dtoa_r+0x930>
 8026244:	4629      	mov	r1, r5
 8026246:	4632      	mov	r2, r6
 8026248:	4658      	mov	r0, fp
 802624a:	f000 fb53 	bl	80268f4 <__lshift>
 802624e:	4605      	mov	r5, r0
 8026250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8026252:	2b00      	cmp	r3, #0
 8026254:	d059      	beq.n	802630a <_dtoa_r+0x9ea>
 8026256:	6869      	ldr	r1, [r5, #4]
 8026258:	4658      	mov	r0, fp
 802625a:	f000 f98a 	bl	8026572 <_Balloc>
 802625e:	4606      	mov	r6, r0
 8026260:	b920      	cbnz	r0, 802626c <_dtoa_r+0x94c>
 8026262:	4b83      	ldr	r3, [pc, #524]	@ (8026470 <_dtoa_r+0xb50>)
 8026264:	4602      	mov	r2, r0
 8026266:	f240 21ef 	movw	r1, #751	@ 0x2ef
 802626a:	e480      	b.n	8025b6e <_dtoa_r+0x24e>
 802626c:	692a      	ldr	r2, [r5, #16]
 802626e:	3202      	adds	r2, #2
 8026270:	0092      	lsls	r2, r2, #2
 8026272:	f105 010c 	add.w	r1, r5, #12
 8026276:	300c      	adds	r0, #12
 8026278:	f7fd fc84 	bl	8023b84 <memcpy>
 802627c:	2201      	movs	r2, #1
 802627e:	4631      	mov	r1, r6
 8026280:	4658      	mov	r0, fp
 8026282:	f000 fb37 	bl	80268f4 <__lshift>
 8026286:	f10a 0301 	add.w	r3, sl, #1
 802628a:	9307      	str	r3, [sp, #28]
 802628c:	9b00      	ldr	r3, [sp, #0]
 802628e:	4453      	add	r3, sl
 8026290:	930b      	str	r3, [sp, #44]	@ 0x2c
 8026292:	9b02      	ldr	r3, [sp, #8]
 8026294:	f003 0301 	and.w	r3, r3, #1
 8026298:	462f      	mov	r7, r5
 802629a:	930a      	str	r3, [sp, #40]	@ 0x28
 802629c:	4605      	mov	r5, r0
 802629e:	9b07      	ldr	r3, [sp, #28]
 80262a0:	4621      	mov	r1, r4
 80262a2:	3b01      	subs	r3, #1
 80262a4:	4648      	mov	r0, r9
 80262a6:	9300      	str	r3, [sp, #0]
 80262a8:	f7ff fab0 	bl	802580c <quorem>
 80262ac:	4639      	mov	r1, r7
 80262ae:	9002      	str	r0, [sp, #8]
 80262b0:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80262b4:	4648      	mov	r0, r9
 80262b6:	f000 fb89 	bl	80269cc <__mcmp>
 80262ba:	462a      	mov	r2, r5
 80262bc:	9008      	str	r0, [sp, #32]
 80262be:	4621      	mov	r1, r4
 80262c0:	4658      	mov	r0, fp
 80262c2:	f000 fb9f 	bl	8026a04 <__mdiff>
 80262c6:	68c2      	ldr	r2, [r0, #12]
 80262c8:	4606      	mov	r6, r0
 80262ca:	bb02      	cbnz	r2, 802630e <_dtoa_r+0x9ee>
 80262cc:	4601      	mov	r1, r0
 80262ce:	4648      	mov	r0, r9
 80262d0:	f000 fb7c 	bl	80269cc <__mcmp>
 80262d4:	4602      	mov	r2, r0
 80262d6:	4631      	mov	r1, r6
 80262d8:	4658      	mov	r0, fp
 80262da:	920e      	str	r2, [sp, #56]	@ 0x38
 80262dc:	f000 f96e 	bl	80265bc <_Bfree>
 80262e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80262e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80262e4:	9e07      	ldr	r6, [sp, #28]
 80262e6:	ea43 0102 	orr.w	r1, r3, r2
 80262ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80262ec:	4319      	orrs	r1, r3
 80262ee:	d110      	bne.n	8026312 <_dtoa_r+0x9f2>
 80262f0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80262f4:	d029      	beq.n	802634a <_dtoa_r+0xa2a>
 80262f6:	9b08      	ldr	r3, [sp, #32]
 80262f8:	2b00      	cmp	r3, #0
 80262fa:	dd02      	ble.n	8026302 <_dtoa_r+0x9e2>
 80262fc:	9b02      	ldr	r3, [sp, #8]
 80262fe:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8026302:	9b00      	ldr	r3, [sp, #0]
 8026304:	f883 8000 	strb.w	r8, [r3]
 8026308:	e640      	b.n	8025f8c <_dtoa_r+0x66c>
 802630a:	4628      	mov	r0, r5
 802630c:	e7bb      	b.n	8026286 <_dtoa_r+0x966>
 802630e:	2201      	movs	r2, #1
 8026310:	e7e1      	b.n	80262d6 <_dtoa_r+0x9b6>
 8026312:	9b08      	ldr	r3, [sp, #32]
 8026314:	2b00      	cmp	r3, #0
 8026316:	db04      	blt.n	8026322 <_dtoa_r+0xa02>
 8026318:	9909      	ldr	r1, [sp, #36]	@ 0x24
 802631a:	430b      	orrs	r3, r1
 802631c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802631e:	430b      	orrs	r3, r1
 8026320:	d120      	bne.n	8026364 <_dtoa_r+0xa44>
 8026322:	2a00      	cmp	r2, #0
 8026324:	dded      	ble.n	8026302 <_dtoa_r+0x9e2>
 8026326:	4649      	mov	r1, r9
 8026328:	2201      	movs	r2, #1
 802632a:	4658      	mov	r0, fp
 802632c:	f000 fae2 	bl	80268f4 <__lshift>
 8026330:	4621      	mov	r1, r4
 8026332:	4681      	mov	r9, r0
 8026334:	f000 fb4a 	bl	80269cc <__mcmp>
 8026338:	2800      	cmp	r0, #0
 802633a:	dc03      	bgt.n	8026344 <_dtoa_r+0xa24>
 802633c:	d1e1      	bne.n	8026302 <_dtoa_r+0x9e2>
 802633e:	f018 0f01 	tst.w	r8, #1
 8026342:	d0de      	beq.n	8026302 <_dtoa_r+0x9e2>
 8026344:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8026348:	d1d8      	bne.n	80262fc <_dtoa_r+0x9dc>
 802634a:	9a00      	ldr	r2, [sp, #0]
 802634c:	2339      	movs	r3, #57	@ 0x39
 802634e:	7013      	strb	r3, [r2, #0]
 8026350:	4633      	mov	r3, r6
 8026352:	461e      	mov	r6, r3
 8026354:	3b01      	subs	r3, #1
 8026356:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 802635a:	2a39      	cmp	r2, #57	@ 0x39
 802635c:	d052      	beq.n	8026404 <_dtoa_r+0xae4>
 802635e:	3201      	adds	r2, #1
 8026360:	701a      	strb	r2, [r3, #0]
 8026362:	e613      	b.n	8025f8c <_dtoa_r+0x66c>
 8026364:	2a00      	cmp	r2, #0
 8026366:	dd07      	ble.n	8026378 <_dtoa_r+0xa58>
 8026368:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 802636c:	d0ed      	beq.n	802634a <_dtoa_r+0xa2a>
 802636e:	9a00      	ldr	r2, [sp, #0]
 8026370:	f108 0301 	add.w	r3, r8, #1
 8026374:	7013      	strb	r3, [r2, #0]
 8026376:	e609      	b.n	8025f8c <_dtoa_r+0x66c>
 8026378:	9b07      	ldr	r3, [sp, #28]
 802637a:	9a07      	ldr	r2, [sp, #28]
 802637c:	f803 8c01 	strb.w	r8, [r3, #-1]
 8026380:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8026382:	4293      	cmp	r3, r2
 8026384:	d028      	beq.n	80263d8 <_dtoa_r+0xab8>
 8026386:	4649      	mov	r1, r9
 8026388:	2300      	movs	r3, #0
 802638a:	220a      	movs	r2, #10
 802638c:	4658      	mov	r0, fp
 802638e:	f000 f91f 	bl	80265d0 <__multadd>
 8026392:	42af      	cmp	r7, r5
 8026394:	4681      	mov	r9, r0
 8026396:	f04f 0300 	mov.w	r3, #0
 802639a:	f04f 020a 	mov.w	r2, #10
 802639e:	4639      	mov	r1, r7
 80263a0:	4658      	mov	r0, fp
 80263a2:	d107      	bne.n	80263b4 <_dtoa_r+0xa94>
 80263a4:	f000 f914 	bl	80265d0 <__multadd>
 80263a8:	4607      	mov	r7, r0
 80263aa:	4605      	mov	r5, r0
 80263ac:	9b07      	ldr	r3, [sp, #28]
 80263ae:	3301      	adds	r3, #1
 80263b0:	9307      	str	r3, [sp, #28]
 80263b2:	e774      	b.n	802629e <_dtoa_r+0x97e>
 80263b4:	f000 f90c 	bl	80265d0 <__multadd>
 80263b8:	4629      	mov	r1, r5
 80263ba:	4607      	mov	r7, r0
 80263bc:	2300      	movs	r3, #0
 80263be:	220a      	movs	r2, #10
 80263c0:	4658      	mov	r0, fp
 80263c2:	f000 f905 	bl	80265d0 <__multadd>
 80263c6:	4605      	mov	r5, r0
 80263c8:	e7f0      	b.n	80263ac <_dtoa_r+0xa8c>
 80263ca:	9b00      	ldr	r3, [sp, #0]
 80263cc:	2b00      	cmp	r3, #0
 80263ce:	bfcc      	ite	gt
 80263d0:	461e      	movgt	r6, r3
 80263d2:	2601      	movle	r6, #1
 80263d4:	4456      	add	r6, sl
 80263d6:	2700      	movs	r7, #0
 80263d8:	4649      	mov	r1, r9
 80263da:	2201      	movs	r2, #1
 80263dc:	4658      	mov	r0, fp
 80263de:	f000 fa89 	bl	80268f4 <__lshift>
 80263e2:	4621      	mov	r1, r4
 80263e4:	4681      	mov	r9, r0
 80263e6:	f000 faf1 	bl	80269cc <__mcmp>
 80263ea:	2800      	cmp	r0, #0
 80263ec:	dcb0      	bgt.n	8026350 <_dtoa_r+0xa30>
 80263ee:	d102      	bne.n	80263f6 <_dtoa_r+0xad6>
 80263f0:	f018 0f01 	tst.w	r8, #1
 80263f4:	d1ac      	bne.n	8026350 <_dtoa_r+0xa30>
 80263f6:	4633      	mov	r3, r6
 80263f8:	461e      	mov	r6, r3
 80263fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80263fe:	2a30      	cmp	r2, #48	@ 0x30
 8026400:	d0fa      	beq.n	80263f8 <_dtoa_r+0xad8>
 8026402:	e5c3      	b.n	8025f8c <_dtoa_r+0x66c>
 8026404:	459a      	cmp	sl, r3
 8026406:	d1a4      	bne.n	8026352 <_dtoa_r+0xa32>
 8026408:	9b04      	ldr	r3, [sp, #16]
 802640a:	3301      	adds	r3, #1
 802640c:	9304      	str	r3, [sp, #16]
 802640e:	2331      	movs	r3, #49	@ 0x31
 8026410:	f88a 3000 	strb.w	r3, [sl]
 8026414:	e5ba      	b.n	8025f8c <_dtoa_r+0x66c>
 8026416:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8026418:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8026474 <_dtoa_r+0xb54>
 802641c:	2b00      	cmp	r3, #0
 802641e:	f43f aab6 	beq.w	802598e <_dtoa_r+0x6e>
 8026422:	f10a 0308 	add.w	r3, sl, #8
 8026426:	f7ff bab0 	b.w	802598a <_dtoa_r+0x6a>
 802642a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802642c:	2b01      	cmp	r3, #1
 802642e:	f77f ae3a 	ble.w	80260a6 <_dtoa_r+0x786>
 8026432:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8026434:	930a      	str	r3, [sp, #40]	@ 0x28
 8026436:	2001      	movs	r0, #1
 8026438:	e658      	b.n	80260ec <_dtoa_r+0x7cc>
 802643a:	9b00      	ldr	r3, [sp, #0]
 802643c:	2b00      	cmp	r3, #0
 802643e:	f77f aed9 	ble.w	80261f4 <_dtoa_r+0x8d4>
 8026442:	4656      	mov	r6, sl
 8026444:	4621      	mov	r1, r4
 8026446:	4648      	mov	r0, r9
 8026448:	f7ff f9e0 	bl	802580c <quorem>
 802644c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8026450:	f806 8b01 	strb.w	r8, [r6], #1
 8026454:	9b00      	ldr	r3, [sp, #0]
 8026456:	eba6 020a 	sub.w	r2, r6, sl
 802645a:	4293      	cmp	r3, r2
 802645c:	ddb5      	ble.n	80263ca <_dtoa_r+0xaaa>
 802645e:	4649      	mov	r1, r9
 8026460:	2300      	movs	r3, #0
 8026462:	220a      	movs	r2, #10
 8026464:	4658      	mov	r0, fp
 8026466:	f000 f8b3 	bl	80265d0 <__multadd>
 802646a:	4681      	mov	r9, r0
 802646c:	e7ea      	b.n	8026444 <_dtoa_r+0xb24>
 802646e:	bf00      	nop
 8026470:	080af611 	.word	0x080af611
 8026474:	080af604 	.word	0x080af604

08026478 <__ssprint_r>:
 8026478:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802647c:	6893      	ldr	r3, [r2, #8]
 802647e:	f8d2 b000 	ldr.w	fp, [r2]
 8026482:	9001      	str	r0, [sp, #4]
 8026484:	460c      	mov	r4, r1
 8026486:	4617      	mov	r7, r2
 8026488:	2b00      	cmp	r3, #0
 802648a:	d157      	bne.n	802653c <__ssprint_r+0xc4>
 802648c:	2000      	movs	r0, #0
 802648e:	2300      	movs	r3, #0
 8026490:	607b      	str	r3, [r7, #4]
 8026492:	b003      	add	sp, #12
 8026494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026498:	e9db a800 	ldrd	sl, r8, [fp]
 802649c:	f10b 0b08 	add.w	fp, fp, #8
 80264a0:	68a6      	ldr	r6, [r4, #8]
 80264a2:	6820      	ldr	r0, [r4, #0]
 80264a4:	f1b8 0f00 	cmp.w	r8, #0
 80264a8:	d0f6      	beq.n	8026498 <__ssprint_r+0x20>
 80264aa:	45b0      	cmp	r8, r6
 80264ac:	d32e      	bcc.n	802650c <__ssprint_r+0x94>
 80264ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80264b2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80264b6:	d029      	beq.n	802650c <__ssprint_r+0x94>
 80264b8:	6921      	ldr	r1, [r4, #16]
 80264ba:	6965      	ldr	r5, [r4, #20]
 80264bc:	eba0 0901 	sub.w	r9, r0, r1
 80264c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80264c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80264c8:	f109 0001 	add.w	r0, r9, #1
 80264cc:	106d      	asrs	r5, r5, #1
 80264ce:	4440      	add	r0, r8
 80264d0:	4285      	cmp	r5, r0
 80264d2:	bf38      	it	cc
 80264d4:	4605      	movcc	r5, r0
 80264d6:	0553      	lsls	r3, r2, #21
 80264d8:	d534      	bpl.n	8026544 <__ssprint_r+0xcc>
 80264da:	9801      	ldr	r0, [sp, #4]
 80264dc:	4629      	mov	r1, r5
 80264de:	f7fc fb03 	bl	8022ae8 <_malloc_r>
 80264e2:	4606      	mov	r6, r0
 80264e4:	2800      	cmp	r0, #0
 80264e6:	d038      	beq.n	802655a <__ssprint_r+0xe2>
 80264e8:	464a      	mov	r2, r9
 80264ea:	6921      	ldr	r1, [r4, #16]
 80264ec:	f7fd fb4a 	bl	8023b84 <memcpy>
 80264f0:	89a2      	ldrh	r2, [r4, #12]
 80264f2:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 80264f6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80264fa:	81a2      	strh	r2, [r4, #12]
 80264fc:	6126      	str	r6, [r4, #16]
 80264fe:	6165      	str	r5, [r4, #20]
 8026500:	444e      	add	r6, r9
 8026502:	eba5 0509 	sub.w	r5, r5, r9
 8026506:	6026      	str	r6, [r4, #0]
 8026508:	60a5      	str	r5, [r4, #8]
 802650a:	4646      	mov	r6, r8
 802650c:	4546      	cmp	r6, r8
 802650e:	bf28      	it	cs
 8026510:	4646      	movcs	r6, r8
 8026512:	4632      	mov	r2, r6
 8026514:	4651      	mov	r1, sl
 8026516:	6820      	ldr	r0, [r4, #0]
 8026518:	f7fd fa6a 	bl	80239f0 <memmove>
 802651c:	68a2      	ldr	r2, [r4, #8]
 802651e:	1b92      	subs	r2, r2, r6
 8026520:	60a2      	str	r2, [r4, #8]
 8026522:	6822      	ldr	r2, [r4, #0]
 8026524:	4432      	add	r2, r6
 8026526:	6022      	str	r2, [r4, #0]
 8026528:	68ba      	ldr	r2, [r7, #8]
 802652a:	eba2 0308 	sub.w	r3, r2, r8
 802652e:	44c2      	add	sl, r8
 8026530:	60bb      	str	r3, [r7, #8]
 8026532:	2b00      	cmp	r3, #0
 8026534:	d0aa      	beq.n	802648c <__ssprint_r+0x14>
 8026536:	f04f 0800 	mov.w	r8, #0
 802653a:	e7b1      	b.n	80264a0 <__ssprint_r+0x28>
 802653c:	f04f 0a00 	mov.w	sl, #0
 8026540:	46d0      	mov	r8, sl
 8026542:	e7ad      	b.n	80264a0 <__ssprint_r+0x28>
 8026544:	9801      	ldr	r0, [sp, #4]
 8026546:	462a      	mov	r2, r5
 8026548:	f7fc fd1c 	bl	8022f84 <_realloc_r>
 802654c:	4606      	mov	r6, r0
 802654e:	2800      	cmp	r0, #0
 8026550:	d1d4      	bne.n	80264fc <__ssprint_r+0x84>
 8026552:	6921      	ldr	r1, [r4, #16]
 8026554:	9801      	ldr	r0, [sp, #4]
 8026556:	f7fd fbc9 	bl	8023cec <_free_r>
 802655a:	9a01      	ldr	r2, [sp, #4]
 802655c:	230c      	movs	r3, #12
 802655e:	6013      	str	r3, [r2, #0]
 8026560:	89a3      	ldrh	r3, [r4, #12]
 8026562:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8026566:	81a3      	strh	r3, [r4, #12]
 8026568:	2300      	movs	r3, #0
 802656a:	60bb      	str	r3, [r7, #8]
 802656c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8026570:	e78d      	b.n	802648e <__ssprint_r+0x16>

08026572 <_Balloc>:
 8026572:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8026574:	b570      	push	{r4, r5, r6, lr}
 8026576:	4605      	mov	r5, r0
 8026578:	460c      	mov	r4, r1
 802657a:	b17b      	cbz	r3, 802659c <_Balloc+0x2a>
 802657c:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 802657e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8026582:	b9a0      	cbnz	r0, 80265ae <_Balloc+0x3c>
 8026584:	2101      	movs	r1, #1
 8026586:	fa01 f604 	lsl.w	r6, r1, r4
 802658a:	1d72      	adds	r2, r6, #5
 802658c:	0092      	lsls	r2, r2, #2
 802658e:	4628      	mov	r0, r5
 8026590:	f000 fb48 	bl	8026c24 <_calloc_r>
 8026594:	b148      	cbz	r0, 80265aa <_Balloc+0x38>
 8026596:	e9c0 4601 	strd	r4, r6, [r0, #4]
 802659a:	e00b      	b.n	80265b4 <_Balloc+0x42>
 802659c:	2221      	movs	r2, #33	@ 0x21
 802659e:	2104      	movs	r1, #4
 80265a0:	f000 fb40 	bl	8026c24 <_calloc_r>
 80265a4:	6468      	str	r0, [r5, #68]	@ 0x44
 80265a6:	2800      	cmp	r0, #0
 80265a8:	d1e8      	bne.n	802657c <_Balloc+0xa>
 80265aa:	2000      	movs	r0, #0
 80265ac:	bd70      	pop	{r4, r5, r6, pc}
 80265ae:	6802      	ldr	r2, [r0, #0]
 80265b0:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80265b4:	2300      	movs	r3, #0
 80265b6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80265ba:	e7f7      	b.n	80265ac <_Balloc+0x3a>

080265bc <_Bfree>:
 80265bc:	b131      	cbz	r1, 80265cc <_Bfree+0x10>
 80265be:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80265c0:	684a      	ldr	r2, [r1, #4]
 80265c2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80265c6:	6008      	str	r0, [r1, #0]
 80265c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80265cc:	4770      	bx	lr
	...

080265d0 <__multadd>:
 80265d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80265d4:	690d      	ldr	r5, [r1, #16]
 80265d6:	4607      	mov	r7, r0
 80265d8:	460c      	mov	r4, r1
 80265da:	461e      	mov	r6, r3
 80265dc:	f101 0c14 	add.w	ip, r1, #20
 80265e0:	2000      	movs	r0, #0
 80265e2:	f8dc 3000 	ldr.w	r3, [ip]
 80265e6:	b299      	uxth	r1, r3
 80265e8:	fb02 6101 	mla	r1, r2, r1, r6
 80265ec:	0c1e      	lsrs	r6, r3, #16
 80265ee:	0c0b      	lsrs	r3, r1, #16
 80265f0:	fb02 3306 	mla	r3, r2, r6, r3
 80265f4:	b289      	uxth	r1, r1
 80265f6:	3001      	adds	r0, #1
 80265f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80265fc:	4285      	cmp	r5, r0
 80265fe:	f84c 1b04 	str.w	r1, [ip], #4
 8026602:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8026606:	dcec      	bgt.n	80265e2 <__multadd+0x12>
 8026608:	b30e      	cbz	r6, 802664e <__multadd+0x7e>
 802660a:	68a3      	ldr	r3, [r4, #8]
 802660c:	42ab      	cmp	r3, r5
 802660e:	dc19      	bgt.n	8026644 <__multadd+0x74>
 8026610:	6861      	ldr	r1, [r4, #4]
 8026612:	4638      	mov	r0, r7
 8026614:	3101      	adds	r1, #1
 8026616:	f7ff ffac 	bl	8026572 <_Balloc>
 802661a:	4680      	mov	r8, r0
 802661c:	b928      	cbnz	r0, 802662a <__multadd+0x5a>
 802661e:	4602      	mov	r2, r0
 8026620:	4b0c      	ldr	r3, [pc, #48]	@ (8026654 <__multadd+0x84>)
 8026622:	480d      	ldr	r0, [pc, #52]	@ (8026658 <__multadd+0x88>)
 8026624:	21ba      	movs	r1, #186	@ 0xba
 8026626:	f000 fadf 	bl	8026be8 <__assert_func>
 802662a:	6922      	ldr	r2, [r4, #16]
 802662c:	3202      	adds	r2, #2
 802662e:	f104 010c 	add.w	r1, r4, #12
 8026632:	0092      	lsls	r2, r2, #2
 8026634:	300c      	adds	r0, #12
 8026636:	f7fd faa5 	bl	8023b84 <memcpy>
 802663a:	4621      	mov	r1, r4
 802663c:	4638      	mov	r0, r7
 802663e:	f7ff ffbd 	bl	80265bc <_Bfree>
 8026642:	4644      	mov	r4, r8
 8026644:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8026648:	3501      	adds	r5, #1
 802664a:	615e      	str	r6, [r3, #20]
 802664c:	6125      	str	r5, [r4, #16]
 802664e:	4620      	mov	r0, r4
 8026650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026654:	080af611 	.word	0x080af611
 8026658:	080af67a 	.word	0x080af67a

0802665c <__hi0bits>:
 802665c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8026660:	4603      	mov	r3, r0
 8026662:	bf36      	itet	cc
 8026664:	0403      	lslcc	r3, r0, #16
 8026666:	2000      	movcs	r0, #0
 8026668:	2010      	movcc	r0, #16
 802666a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802666e:	bf3c      	itt	cc
 8026670:	021b      	lslcc	r3, r3, #8
 8026672:	3008      	addcc	r0, #8
 8026674:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8026678:	bf3c      	itt	cc
 802667a:	011b      	lslcc	r3, r3, #4
 802667c:	3004      	addcc	r0, #4
 802667e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026682:	bf3c      	itt	cc
 8026684:	009b      	lslcc	r3, r3, #2
 8026686:	3002      	addcc	r0, #2
 8026688:	2b00      	cmp	r3, #0
 802668a:	db05      	blt.n	8026698 <__hi0bits+0x3c>
 802668c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8026690:	f100 0001 	add.w	r0, r0, #1
 8026694:	bf08      	it	eq
 8026696:	2020      	moveq	r0, #32
 8026698:	4770      	bx	lr

0802669a <__lo0bits>:
 802669a:	6803      	ldr	r3, [r0, #0]
 802669c:	4602      	mov	r2, r0
 802669e:	f013 0007 	ands.w	r0, r3, #7
 80266a2:	d00b      	beq.n	80266bc <__lo0bits+0x22>
 80266a4:	07d9      	lsls	r1, r3, #31
 80266a6:	d421      	bmi.n	80266ec <__lo0bits+0x52>
 80266a8:	0798      	lsls	r0, r3, #30
 80266aa:	bf49      	itett	mi
 80266ac:	085b      	lsrmi	r3, r3, #1
 80266ae:	089b      	lsrpl	r3, r3, #2
 80266b0:	2001      	movmi	r0, #1
 80266b2:	6013      	strmi	r3, [r2, #0]
 80266b4:	bf5c      	itt	pl
 80266b6:	6013      	strpl	r3, [r2, #0]
 80266b8:	2002      	movpl	r0, #2
 80266ba:	4770      	bx	lr
 80266bc:	b299      	uxth	r1, r3
 80266be:	b909      	cbnz	r1, 80266c4 <__lo0bits+0x2a>
 80266c0:	0c1b      	lsrs	r3, r3, #16
 80266c2:	2010      	movs	r0, #16
 80266c4:	b2d9      	uxtb	r1, r3
 80266c6:	b909      	cbnz	r1, 80266cc <__lo0bits+0x32>
 80266c8:	3008      	adds	r0, #8
 80266ca:	0a1b      	lsrs	r3, r3, #8
 80266cc:	0719      	lsls	r1, r3, #28
 80266ce:	bf04      	itt	eq
 80266d0:	091b      	lsreq	r3, r3, #4
 80266d2:	3004      	addeq	r0, #4
 80266d4:	0799      	lsls	r1, r3, #30
 80266d6:	bf04      	itt	eq
 80266d8:	089b      	lsreq	r3, r3, #2
 80266da:	3002      	addeq	r0, #2
 80266dc:	07d9      	lsls	r1, r3, #31
 80266de:	d403      	bmi.n	80266e8 <__lo0bits+0x4e>
 80266e0:	085b      	lsrs	r3, r3, #1
 80266e2:	f100 0001 	add.w	r0, r0, #1
 80266e6:	d003      	beq.n	80266f0 <__lo0bits+0x56>
 80266e8:	6013      	str	r3, [r2, #0]
 80266ea:	4770      	bx	lr
 80266ec:	2000      	movs	r0, #0
 80266ee:	4770      	bx	lr
 80266f0:	2020      	movs	r0, #32
 80266f2:	4770      	bx	lr

080266f4 <__i2b>:
 80266f4:	b510      	push	{r4, lr}
 80266f6:	460c      	mov	r4, r1
 80266f8:	2101      	movs	r1, #1
 80266fa:	f7ff ff3a 	bl	8026572 <_Balloc>
 80266fe:	4602      	mov	r2, r0
 8026700:	b928      	cbnz	r0, 802670e <__i2b+0x1a>
 8026702:	4b05      	ldr	r3, [pc, #20]	@ (8026718 <__i2b+0x24>)
 8026704:	4805      	ldr	r0, [pc, #20]	@ (802671c <__i2b+0x28>)
 8026706:	f240 1145 	movw	r1, #325	@ 0x145
 802670a:	f000 fa6d 	bl	8026be8 <__assert_func>
 802670e:	2301      	movs	r3, #1
 8026710:	6144      	str	r4, [r0, #20]
 8026712:	6103      	str	r3, [r0, #16]
 8026714:	bd10      	pop	{r4, pc}
 8026716:	bf00      	nop
 8026718:	080af611 	.word	0x080af611
 802671c:	080af67a 	.word	0x080af67a

08026720 <__multiply>:
 8026720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026724:	4614      	mov	r4, r2
 8026726:	690a      	ldr	r2, [r1, #16]
 8026728:	6923      	ldr	r3, [r4, #16]
 802672a:	429a      	cmp	r2, r3
 802672c:	bfa8      	it	ge
 802672e:	4623      	movge	r3, r4
 8026730:	460f      	mov	r7, r1
 8026732:	bfa4      	itt	ge
 8026734:	460c      	movge	r4, r1
 8026736:	461f      	movge	r7, r3
 8026738:	f8d4 a010 	ldr.w	sl, [r4, #16]
 802673c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8026740:	68a3      	ldr	r3, [r4, #8]
 8026742:	6861      	ldr	r1, [r4, #4]
 8026744:	eb0a 0609 	add.w	r6, sl, r9
 8026748:	42b3      	cmp	r3, r6
 802674a:	b085      	sub	sp, #20
 802674c:	bfb8      	it	lt
 802674e:	3101      	addlt	r1, #1
 8026750:	f7ff ff0f 	bl	8026572 <_Balloc>
 8026754:	b930      	cbnz	r0, 8026764 <__multiply+0x44>
 8026756:	4602      	mov	r2, r0
 8026758:	4b44      	ldr	r3, [pc, #272]	@ (802686c <__multiply+0x14c>)
 802675a:	4845      	ldr	r0, [pc, #276]	@ (8026870 <__multiply+0x150>)
 802675c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8026760:	f000 fa42 	bl	8026be8 <__assert_func>
 8026764:	f100 0514 	add.w	r5, r0, #20
 8026768:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 802676c:	462b      	mov	r3, r5
 802676e:	2200      	movs	r2, #0
 8026770:	4543      	cmp	r3, r8
 8026772:	d321      	bcc.n	80267b8 <__multiply+0x98>
 8026774:	f107 0114 	add.w	r1, r7, #20
 8026778:	f104 0214 	add.w	r2, r4, #20
 802677c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8026780:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8026784:	9302      	str	r3, [sp, #8]
 8026786:	1b13      	subs	r3, r2, r4
 8026788:	3b15      	subs	r3, #21
 802678a:	f023 0303 	bic.w	r3, r3, #3
 802678e:	3304      	adds	r3, #4
 8026790:	f104 0715 	add.w	r7, r4, #21
 8026794:	42ba      	cmp	r2, r7
 8026796:	bf38      	it	cc
 8026798:	2304      	movcc	r3, #4
 802679a:	9301      	str	r3, [sp, #4]
 802679c:	9b02      	ldr	r3, [sp, #8]
 802679e:	9103      	str	r1, [sp, #12]
 80267a0:	428b      	cmp	r3, r1
 80267a2:	d80c      	bhi.n	80267be <__multiply+0x9e>
 80267a4:	2e00      	cmp	r6, #0
 80267a6:	dd03      	ble.n	80267b0 <__multiply+0x90>
 80267a8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80267ac:	2b00      	cmp	r3, #0
 80267ae:	d05b      	beq.n	8026868 <__multiply+0x148>
 80267b0:	6106      	str	r6, [r0, #16]
 80267b2:	b005      	add	sp, #20
 80267b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80267b8:	f843 2b04 	str.w	r2, [r3], #4
 80267bc:	e7d8      	b.n	8026770 <__multiply+0x50>
 80267be:	f8b1 a000 	ldrh.w	sl, [r1]
 80267c2:	f1ba 0f00 	cmp.w	sl, #0
 80267c6:	d024      	beq.n	8026812 <__multiply+0xf2>
 80267c8:	f104 0e14 	add.w	lr, r4, #20
 80267cc:	46a9      	mov	r9, r5
 80267ce:	f04f 0c00 	mov.w	ip, #0
 80267d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80267d6:	f8d9 3000 	ldr.w	r3, [r9]
 80267da:	fa1f fb87 	uxth.w	fp, r7
 80267de:	b29b      	uxth	r3, r3
 80267e0:	fb0a 330b 	mla	r3, sl, fp, r3
 80267e4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80267e8:	f8d9 7000 	ldr.w	r7, [r9]
 80267ec:	4463      	add	r3, ip
 80267ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80267f2:	fb0a c70b 	mla	r7, sl, fp, ip
 80267f6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80267fa:	b29b      	uxth	r3, r3
 80267fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8026800:	4572      	cmp	r2, lr
 8026802:	f849 3b04 	str.w	r3, [r9], #4
 8026806:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 802680a:	d8e2      	bhi.n	80267d2 <__multiply+0xb2>
 802680c:	9b01      	ldr	r3, [sp, #4]
 802680e:	f845 c003 	str.w	ip, [r5, r3]
 8026812:	9b03      	ldr	r3, [sp, #12]
 8026814:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8026818:	3104      	adds	r1, #4
 802681a:	f1b9 0f00 	cmp.w	r9, #0
 802681e:	d021      	beq.n	8026864 <__multiply+0x144>
 8026820:	682b      	ldr	r3, [r5, #0]
 8026822:	f104 0c14 	add.w	ip, r4, #20
 8026826:	46ae      	mov	lr, r5
 8026828:	f04f 0a00 	mov.w	sl, #0
 802682c:	f8bc b000 	ldrh.w	fp, [ip]
 8026830:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8026834:	fb09 770b 	mla	r7, r9, fp, r7
 8026838:	4457      	add	r7, sl
 802683a:	b29b      	uxth	r3, r3
 802683c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8026840:	f84e 3b04 	str.w	r3, [lr], #4
 8026844:	f85c 3b04 	ldr.w	r3, [ip], #4
 8026848:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802684c:	f8be 3000 	ldrh.w	r3, [lr]
 8026850:	fb09 330a 	mla	r3, r9, sl, r3
 8026854:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8026858:	4562      	cmp	r2, ip
 802685a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802685e:	d8e5      	bhi.n	802682c <__multiply+0x10c>
 8026860:	9f01      	ldr	r7, [sp, #4]
 8026862:	51eb      	str	r3, [r5, r7]
 8026864:	3504      	adds	r5, #4
 8026866:	e799      	b.n	802679c <__multiply+0x7c>
 8026868:	3e01      	subs	r6, #1
 802686a:	e79b      	b.n	80267a4 <__multiply+0x84>
 802686c:	080af611 	.word	0x080af611
 8026870:	080af67a 	.word	0x080af67a

08026874 <__pow5mult>:
 8026874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8026878:	4615      	mov	r5, r2
 802687a:	f012 0203 	ands.w	r2, r2, #3
 802687e:	4607      	mov	r7, r0
 8026880:	460e      	mov	r6, r1
 8026882:	d007      	beq.n	8026894 <__pow5mult+0x20>
 8026884:	4c1a      	ldr	r4, [pc, #104]	@ (80268f0 <__pow5mult+0x7c>)
 8026886:	3a01      	subs	r2, #1
 8026888:	2300      	movs	r3, #0
 802688a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802688e:	f7ff fe9f 	bl	80265d0 <__multadd>
 8026892:	4606      	mov	r6, r0
 8026894:	10ad      	asrs	r5, r5, #2
 8026896:	d027      	beq.n	80268e8 <__pow5mult+0x74>
 8026898:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 802689a:	b944      	cbnz	r4, 80268ae <__pow5mult+0x3a>
 802689c:	f240 2171 	movw	r1, #625	@ 0x271
 80268a0:	4638      	mov	r0, r7
 80268a2:	f7ff ff27 	bl	80266f4 <__i2b>
 80268a6:	2300      	movs	r3, #0
 80268a8:	6438      	str	r0, [r7, #64]	@ 0x40
 80268aa:	4604      	mov	r4, r0
 80268ac:	6003      	str	r3, [r0, #0]
 80268ae:	f04f 0900 	mov.w	r9, #0
 80268b2:	07eb      	lsls	r3, r5, #31
 80268b4:	d50a      	bpl.n	80268cc <__pow5mult+0x58>
 80268b6:	4631      	mov	r1, r6
 80268b8:	4622      	mov	r2, r4
 80268ba:	4638      	mov	r0, r7
 80268bc:	f7ff ff30 	bl	8026720 <__multiply>
 80268c0:	4631      	mov	r1, r6
 80268c2:	4680      	mov	r8, r0
 80268c4:	4638      	mov	r0, r7
 80268c6:	f7ff fe79 	bl	80265bc <_Bfree>
 80268ca:	4646      	mov	r6, r8
 80268cc:	106d      	asrs	r5, r5, #1
 80268ce:	d00b      	beq.n	80268e8 <__pow5mult+0x74>
 80268d0:	6820      	ldr	r0, [r4, #0]
 80268d2:	b938      	cbnz	r0, 80268e4 <__pow5mult+0x70>
 80268d4:	4622      	mov	r2, r4
 80268d6:	4621      	mov	r1, r4
 80268d8:	4638      	mov	r0, r7
 80268da:	f7ff ff21 	bl	8026720 <__multiply>
 80268de:	6020      	str	r0, [r4, #0]
 80268e0:	f8c0 9000 	str.w	r9, [r0]
 80268e4:	4604      	mov	r4, r0
 80268e6:	e7e4      	b.n	80268b2 <__pow5mult+0x3e>
 80268e8:	4630      	mov	r0, r6
 80268ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80268ee:	bf00      	nop
 80268f0:	080af6d4 	.word	0x080af6d4

080268f4 <__lshift>:
 80268f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80268f8:	460c      	mov	r4, r1
 80268fa:	6849      	ldr	r1, [r1, #4]
 80268fc:	6923      	ldr	r3, [r4, #16]
 80268fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8026902:	68a3      	ldr	r3, [r4, #8]
 8026904:	4607      	mov	r7, r0
 8026906:	4691      	mov	r9, r2
 8026908:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802690c:	f108 0601 	add.w	r6, r8, #1
 8026910:	42b3      	cmp	r3, r6
 8026912:	db0b      	blt.n	802692c <__lshift+0x38>
 8026914:	4638      	mov	r0, r7
 8026916:	f7ff fe2c 	bl	8026572 <_Balloc>
 802691a:	4605      	mov	r5, r0
 802691c:	b948      	cbnz	r0, 8026932 <__lshift+0x3e>
 802691e:	4602      	mov	r2, r0
 8026920:	4b28      	ldr	r3, [pc, #160]	@ (80269c4 <__lshift+0xd0>)
 8026922:	4829      	ldr	r0, [pc, #164]	@ (80269c8 <__lshift+0xd4>)
 8026924:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8026928:	f000 f95e 	bl	8026be8 <__assert_func>
 802692c:	3101      	adds	r1, #1
 802692e:	005b      	lsls	r3, r3, #1
 8026930:	e7ee      	b.n	8026910 <__lshift+0x1c>
 8026932:	2300      	movs	r3, #0
 8026934:	f100 0114 	add.w	r1, r0, #20
 8026938:	f100 0210 	add.w	r2, r0, #16
 802693c:	4618      	mov	r0, r3
 802693e:	4553      	cmp	r3, sl
 8026940:	db33      	blt.n	80269aa <__lshift+0xb6>
 8026942:	6920      	ldr	r0, [r4, #16]
 8026944:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8026948:	f104 0314 	add.w	r3, r4, #20
 802694c:	f019 091f 	ands.w	r9, r9, #31
 8026950:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8026954:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8026958:	d02b      	beq.n	80269b2 <__lshift+0xbe>
 802695a:	f1c9 0e20 	rsb	lr, r9, #32
 802695e:	468a      	mov	sl, r1
 8026960:	2200      	movs	r2, #0
 8026962:	6818      	ldr	r0, [r3, #0]
 8026964:	fa00 f009 	lsl.w	r0, r0, r9
 8026968:	4310      	orrs	r0, r2
 802696a:	f84a 0b04 	str.w	r0, [sl], #4
 802696e:	f853 2b04 	ldr.w	r2, [r3], #4
 8026972:	459c      	cmp	ip, r3
 8026974:	fa22 f20e 	lsr.w	r2, r2, lr
 8026978:	d8f3      	bhi.n	8026962 <__lshift+0x6e>
 802697a:	ebac 0304 	sub.w	r3, ip, r4
 802697e:	3b15      	subs	r3, #21
 8026980:	f023 0303 	bic.w	r3, r3, #3
 8026984:	3304      	adds	r3, #4
 8026986:	f104 0015 	add.w	r0, r4, #21
 802698a:	4584      	cmp	ip, r0
 802698c:	bf38      	it	cc
 802698e:	2304      	movcc	r3, #4
 8026990:	50ca      	str	r2, [r1, r3]
 8026992:	b10a      	cbz	r2, 8026998 <__lshift+0xa4>
 8026994:	f108 0602 	add.w	r6, r8, #2
 8026998:	3e01      	subs	r6, #1
 802699a:	4638      	mov	r0, r7
 802699c:	612e      	str	r6, [r5, #16]
 802699e:	4621      	mov	r1, r4
 80269a0:	f7ff fe0c 	bl	80265bc <_Bfree>
 80269a4:	4628      	mov	r0, r5
 80269a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80269aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80269ae:	3301      	adds	r3, #1
 80269b0:	e7c5      	b.n	802693e <__lshift+0x4a>
 80269b2:	3904      	subs	r1, #4
 80269b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80269b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80269bc:	459c      	cmp	ip, r3
 80269be:	d8f9      	bhi.n	80269b4 <__lshift+0xc0>
 80269c0:	e7ea      	b.n	8026998 <__lshift+0xa4>
 80269c2:	bf00      	nop
 80269c4:	080af611 	.word	0x080af611
 80269c8:	080af67a 	.word	0x080af67a

080269cc <__mcmp>:
 80269cc:	690a      	ldr	r2, [r1, #16]
 80269ce:	4603      	mov	r3, r0
 80269d0:	6900      	ldr	r0, [r0, #16]
 80269d2:	1a80      	subs	r0, r0, r2
 80269d4:	b530      	push	{r4, r5, lr}
 80269d6:	d10e      	bne.n	80269f6 <__mcmp+0x2a>
 80269d8:	3314      	adds	r3, #20
 80269da:	3114      	adds	r1, #20
 80269dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80269e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80269e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80269e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80269ec:	4295      	cmp	r5, r2
 80269ee:	d003      	beq.n	80269f8 <__mcmp+0x2c>
 80269f0:	d205      	bcs.n	80269fe <__mcmp+0x32>
 80269f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80269f6:	bd30      	pop	{r4, r5, pc}
 80269f8:	42a3      	cmp	r3, r4
 80269fa:	d3f3      	bcc.n	80269e4 <__mcmp+0x18>
 80269fc:	e7fb      	b.n	80269f6 <__mcmp+0x2a>
 80269fe:	2001      	movs	r0, #1
 8026a00:	e7f9      	b.n	80269f6 <__mcmp+0x2a>
	...

08026a04 <__mdiff>:
 8026a04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026a08:	4689      	mov	r9, r1
 8026a0a:	4606      	mov	r6, r0
 8026a0c:	4611      	mov	r1, r2
 8026a0e:	4648      	mov	r0, r9
 8026a10:	4614      	mov	r4, r2
 8026a12:	f7ff ffdb 	bl	80269cc <__mcmp>
 8026a16:	1e05      	subs	r5, r0, #0
 8026a18:	d112      	bne.n	8026a40 <__mdiff+0x3c>
 8026a1a:	4629      	mov	r1, r5
 8026a1c:	4630      	mov	r0, r6
 8026a1e:	f7ff fda8 	bl	8026572 <_Balloc>
 8026a22:	4602      	mov	r2, r0
 8026a24:	b928      	cbnz	r0, 8026a32 <__mdiff+0x2e>
 8026a26:	4b3f      	ldr	r3, [pc, #252]	@ (8026b24 <__mdiff+0x120>)
 8026a28:	f240 2137 	movw	r1, #567	@ 0x237
 8026a2c:	483e      	ldr	r0, [pc, #248]	@ (8026b28 <__mdiff+0x124>)
 8026a2e:	f000 f8db 	bl	8026be8 <__assert_func>
 8026a32:	2301      	movs	r3, #1
 8026a34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8026a38:	4610      	mov	r0, r2
 8026a3a:	b003      	add	sp, #12
 8026a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026a40:	bfbc      	itt	lt
 8026a42:	464b      	movlt	r3, r9
 8026a44:	46a1      	movlt	r9, r4
 8026a46:	4630      	mov	r0, r6
 8026a48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8026a4c:	bfba      	itte	lt
 8026a4e:	461c      	movlt	r4, r3
 8026a50:	2501      	movlt	r5, #1
 8026a52:	2500      	movge	r5, #0
 8026a54:	f7ff fd8d 	bl	8026572 <_Balloc>
 8026a58:	4602      	mov	r2, r0
 8026a5a:	b918      	cbnz	r0, 8026a64 <__mdiff+0x60>
 8026a5c:	4b31      	ldr	r3, [pc, #196]	@ (8026b24 <__mdiff+0x120>)
 8026a5e:	f240 2145 	movw	r1, #581	@ 0x245
 8026a62:	e7e3      	b.n	8026a2c <__mdiff+0x28>
 8026a64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8026a68:	6926      	ldr	r6, [r4, #16]
 8026a6a:	60c5      	str	r5, [r0, #12]
 8026a6c:	f109 0310 	add.w	r3, r9, #16
 8026a70:	f109 0514 	add.w	r5, r9, #20
 8026a74:	f104 0e14 	add.w	lr, r4, #20
 8026a78:	f100 0b14 	add.w	fp, r0, #20
 8026a7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8026a80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8026a84:	9301      	str	r3, [sp, #4]
 8026a86:	46d9      	mov	r9, fp
 8026a88:	f04f 0c00 	mov.w	ip, #0
 8026a8c:	9b01      	ldr	r3, [sp, #4]
 8026a8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8026a92:	f853 af04 	ldr.w	sl, [r3, #4]!
 8026a96:	9301      	str	r3, [sp, #4]
 8026a98:	fa1f f38a 	uxth.w	r3, sl
 8026a9c:	4619      	mov	r1, r3
 8026a9e:	b283      	uxth	r3, r0
 8026aa0:	1acb      	subs	r3, r1, r3
 8026aa2:	0c00      	lsrs	r0, r0, #16
 8026aa4:	4463      	add	r3, ip
 8026aa6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8026aaa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8026aae:	b29b      	uxth	r3, r3
 8026ab0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8026ab4:	4576      	cmp	r6, lr
 8026ab6:	f849 3b04 	str.w	r3, [r9], #4
 8026aba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8026abe:	d8e5      	bhi.n	8026a8c <__mdiff+0x88>
 8026ac0:	1b33      	subs	r3, r6, r4
 8026ac2:	3b15      	subs	r3, #21
 8026ac4:	f023 0303 	bic.w	r3, r3, #3
 8026ac8:	3415      	adds	r4, #21
 8026aca:	3304      	adds	r3, #4
 8026acc:	42a6      	cmp	r6, r4
 8026ace:	bf38      	it	cc
 8026ad0:	2304      	movcc	r3, #4
 8026ad2:	441d      	add	r5, r3
 8026ad4:	445b      	add	r3, fp
 8026ad6:	461e      	mov	r6, r3
 8026ad8:	462c      	mov	r4, r5
 8026ada:	4544      	cmp	r4, r8
 8026adc:	d30e      	bcc.n	8026afc <__mdiff+0xf8>
 8026ade:	f108 0103 	add.w	r1, r8, #3
 8026ae2:	1b49      	subs	r1, r1, r5
 8026ae4:	f021 0103 	bic.w	r1, r1, #3
 8026ae8:	3d03      	subs	r5, #3
 8026aea:	45a8      	cmp	r8, r5
 8026aec:	bf38      	it	cc
 8026aee:	2100      	movcc	r1, #0
 8026af0:	440b      	add	r3, r1
 8026af2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8026af6:	b191      	cbz	r1, 8026b1e <__mdiff+0x11a>
 8026af8:	6117      	str	r7, [r2, #16]
 8026afa:	e79d      	b.n	8026a38 <__mdiff+0x34>
 8026afc:	f854 1b04 	ldr.w	r1, [r4], #4
 8026b00:	46e6      	mov	lr, ip
 8026b02:	0c08      	lsrs	r0, r1, #16
 8026b04:	fa1c fc81 	uxtah	ip, ip, r1
 8026b08:	4471      	add	r1, lr
 8026b0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8026b0e:	b289      	uxth	r1, r1
 8026b10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8026b14:	f846 1b04 	str.w	r1, [r6], #4
 8026b18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8026b1c:	e7dd      	b.n	8026ada <__mdiff+0xd6>
 8026b1e:	3f01      	subs	r7, #1
 8026b20:	e7e7      	b.n	8026af2 <__mdiff+0xee>
 8026b22:	bf00      	nop
 8026b24:	080af611 	.word	0x080af611
 8026b28:	080af67a 	.word	0x080af67a

08026b2c <__d2b>:
 8026b2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8026b30:	460f      	mov	r7, r1
 8026b32:	2101      	movs	r1, #1
 8026b34:	ec59 8b10 	vmov	r8, r9, d0
 8026b38:	4616      	mov	r6, r2
 8026b3a:	f7ff fd1a 	bl	8026572 <_Balloc>
 8026b3e:	4604      	mov	r4, r0
 8026b40:	b930      	cbnz	r0, 8026b50 <__d2b+0x24>
 8026b42:	4602      	mov	r2, r0
 8026b44:	4b23      	ldr	r3, [pc, #140]	@ (8026bd4 <__d2b+0xa8>)
 8026b46:	4824      	ldr	r0, [pc, #144]	@ (8026bd8 <__d2b+0xac>)
 8026b48:	f240 310f 	movw	r1, #783	@ 0x30f
 8026b4c:	f000 f84c 	bl	8026be8 <__assert_func>
 8026b50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8026b54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8026b58:	b10d      	cbz	r5, 8026b5e <__d2b+0x32>
 8026b5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8026b5e:	9301      	str	r3, [sp, #4]
 8026b60:	f1b8 0300 	subs.w	r3, r8, #0
 8026b64:	d023      	beq.n	8026bae <__d2b+0x82>
 8026b66:	4668      	mov	r0, sp
 8026b68:	9300      	str	r3, [sp, #0]
 8026b6a:	f7ff fd96 	bl	802669a <__lo0bits>
 8026b6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8026b72:	b1d0      	cbz	r0, 8026baa <__d2b+0x7e>
 8026b74:	f1c0 0320 	rsb	r3, r0, #32
 8026b78:	fa02 f303 	lsl.w	r3, r2, r3
 8026b7c:	430b      	orrs	r3, r1
 8026b7e:	40c2      	lsrs	r2, r0
 8026b80:	6163      	str	r3, [r4, #20]
 8026b82:	9201      	str	r2, [sp, #4]
 8026b84:	9b01      	ldr	r3, [sp, #4]
 8026b86:	61a3      	str	r3, [r4, #24]
 8026b88:	2b00      	cmp	r3, #0
 8026b8a:	bf0c      	ite	eq
 8026b8c:	2201      	moveq	r2, #1
 8026b8e:	2202      	movne	r2, #2
 8026b90:	6122      	str	r2, [r4, #16]
 8026b92:	b1a5      	cbz	r5, 8026bbe <__d2b+0x92>
 8026b94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8026b98:	4405      	add	r5, r0
 8026b9a:	603d      	str	r5, [r7, #0]
 8026b9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8026ba0:	6030      	str	r0, [r6, #0]
 8026ba2:	4620      	mov	r0, r4
 8026ba4:	b003      	add	sp, #12
 8026ba6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8026baa:	6161      	str	r1, [r4, #20]
 8026bac:	e7ea      	b.n	8026b84 <__d2b+0x58>
 8026bae:	a801      	add	r0, sp, #4
 8026bb0:	f7ff fd73 	bl	802669a <__lo0bits>
 8026bb4:	9b01      	ldr	r3, [sp, #4]
 8026bb6:	6163      	str	r3, [r4, #20]
 8026bb8:	3020      	adds	r0, #32
 8026bba:	2201      	movs	r2, #1
 8026bbc:	e7e8      	b.n	8026b90 <__d2b+0x64>
 8026bbe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8026bc2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8026bc6:	6038      	str	r0, [r7, #0]
 8026bc8:	6918      	ldr	r0, [r3, #16]
 8026bca:	f7ff fd47 	bl	802665c <__hi0bits>
 8026bce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8026bd2:	e7e5      	b.n	8026ba0 <__d2b+0x74>
 8026bd4:	080af611 	.word	0x080af611
 8026bd8:	080af67a 	.word	0x080af67a

08026bdc <__locale_mb_cur_max>:
 8026bdc:	4b01      	ldr	r3, [pc, #4]	@ (8026be4 <__locale_mb_cur_max+0x8>)
 8026bde:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 8026be2:	4770      	bx	lr
 8026be4:	20008974 	.word	0x20008974

08026be8 <__assert_func>:
 8026be8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8026bea:	4614      	mov	r4, r2
 8026bec:	461a      	mov	r2, r3
 8026bee:	4b09      	ldr	r3, [pc, #36]	@ (8026c14 <__assert_func+0x2c>)
 8026bf0:	681b      	ldr	r3, [r3, #0]
 8026bf2:	4605      	mov	r5, r0
 8026bf4:	68d8      	ldr	r0, [r3, #12]
 8026bf6:	b954      	cbnz	r4, 8026c0e <__assert_func+0x26>
 8026bf8:	4b07      	ldr	r3, [pc, #28]	@ (8026c18 <__assert_func+0x30>)
 8026bfa:	461c      	mov	r4, r3
 8026bfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8026c00:	9100      	str	r1, [sp, #0]
 8026c02:	462b      	mov	r3, r5
 8026c04:	4905      	ldr	r1, [pc, #20]	@ (8026c1c <__assert_func+0x34>)
 8026c06:	f000 f843 	bl	8026c90 <fiprintf>
 8026c0a:	f7fb ff55 	bl	8022ab8 <abort>
 8026c0e:	4b04      	ldr	r3, [pc, #16]	@ (8026c20 <__assert_func+0x38>)
 8026c10:	e7f4      	b.n	8026bfc <__assert_func+0x14>
 8026c12:	bf00      	nop
 8026c14:	2000884c 	.word	0x2000884c
 8026c18:	080af916 	.word	0x080af916
 8026c1c:	080af8e8 	.word	0x080af8e8
 8026c20:	080af8db 	.word	0x080af8db

08026c24 <_calloc_r>:
 8026c24:	b538      	push	{r3, r4, r5, lr}
 8026c26:	fba1 1502 	umull	r1, r5, r1, r2
 8026c2a:	b935      	cbnz	r5, 8026c3a <_calloc_r+0x16>
 8026c2c:	f7fb ff5c 	bl	8022ae8 <_malloc_r>
 8026c30:	4604      	mov	r4, r0
 8026c32:	b938      	cbnz	r0, 8026c44 <_calloc_r+0x20>
 8026c34:	2400      	movs	r4, #0
 8026c36:	4620      	mov	r0, r4
 8026c38:	bd38      	pop	{r3, r4, r5, pc}
 8026c3a:	f7fc ff69 	bl	8023b10 <__errno>
 8026c3e:	230c      	movs	r3, #12
 8026c40:	6003      	str	r3, [r0, #0]
 8026c42:	e7f7      	b.n	8026c34 <_calloc_r+0x10>
 8026c44:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8026c48:	f022 0203 	bic.w	r2, r2, #3
 8026c4c:	3a04      	subs	r2, #4
 8026c4e:	2a24      	cmp	r2, #36	@ 0x24
 8026c50:	d819      	bhi.n	8026c86 <_calloc_r+0x62>
 8026c52:	2a13      	cmp	r2, #19
 8026c54:	d915      	bls.n	8026c82 <_calloc_r+0x5e>
 8026c56:	2a1b      	cmp	r2, #27
 8026c58:	e9c0 5500 	strd	r5, r5, [r0]
 8026c5c:	d806      	bhi.n	8026c6c <_calloc_r+0x48>
 8026c5e:	f100 0308 	add.w	r3, r0, #8
 8026c62:	2200      	movs	r2, #0
 8026c64:	e9c3 2200 	strd	r2, r2, [r3]
 8026c68:	609a      	str	r2, [r3, #8]
 8026c6a:	e7e4      	b.n	8026c36 <_calloc_r+0x12>
 8026c6c:	2a24      	cmp	r2, #36	@ 0x24
 8026c6e:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8026c72:	bf11      	iteee	ne
 8026c74:	f100 0310 	addne.w	r3, r0, #16
 8026c78:	6105      	streq	r5, [r0, #16]
 8026c7a:	f100 0318 	addeq.w	r3, r0, #24
 8026c7e:	6145      	streq	r5, [r0, #20]
 8026c80:	e7ef      	b.n	8026c62 <_calloc_r+0x3e>
 8026c82:	4603      	mov	r3, r0
 8026c84:	e7ed      	b.n	8026c62 <_calloc_r+0x3e>
 8026c86:	4629      	mov	r1, r5
 8026c88:	f7fc fecc 	bl	8023a24 <memset>
 8026c8c:	e7d3      	b.n	8026c36 <_calloc_r+0x12>
	...

08026c90 <fiprintf>:
 8026c90:	b40e      	push	{r1, r2, r3}
 8026c92:	b503      	push	{r0, r1, lr}
 8026c94:	4601      	mov	r1, r0
 8026c96:	ab03      	add	r3, sp, #12
 8026c98:	4805      	ldr	r0, [pc, #20]	@ (8026cb0 <fiprintf+0x20>)
 8026c9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8026c9e:	6800      	ldr	r0, [r0, #0]
 8026ca0:	9301      	str	r3, [sp, #4]
 8026ca2:	f000 f84b 	bl	8026d3c <_vfiprintf_r>
 8026ca6:	b002      	add	sp, #8
 8026ca8:	f85d eb04 	ldr.w	lr, [sp], #4
 8026cac:	b003      	add	sp, #12
 8026cae:	4770      	bx	lr
 8026cb0:	2000884c 	.word	0x2000884c

08026cb4 <__ascii_mbtowc>:
 8026cb4:	b082      	sub	sp, #8
 8026cb6:	b901      	cbnz	r1, 8026cba <__ascii_mbtowc+0x6>
 8026cb8:	a901      	add	r1, sp, #4
 8026cba:	b142      	cbz	r2, 8026cce <__ascii_mbtowc+0x1a>
 8026cbc:	b14b      	cbz	r3, 8026cd2 <__ascii_mbtowc+0x1e>
 8026cbe:	7813      	ldrb	r3, [r2, #0]
 8026cc0:	600b      	str	r3, [r1, #0]
 8026cc2:	7812      	ldrb	r2, [r2, #0]
 8026cc4:	1e10      	subs	r0, r2, #0
 8026cc6:	bf18      	it	ne
 8026cc8:	2001      	movne	r0, #1
 8026cca:	b002      	add	sp, #8
 8026ccc:	4770      	bx	lr
 8026cce:	4610      	mov	r0, r2
 8026cd0:	e7fb      	b.n	8026cca <__ascii_mbtowc+0x16>
 8026cd2:	f06f 0001 	mvn.w	r0, #1
 8026cd6:	e7f8      	b.n	8026cca <__ascii_mbtowc+0x16>

08026cd8 <__sprint_r>:
 8026cd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026cdc:	6893      	ldr	r3, [r2, #8]
 8026cde:	4680      	mov	r8, r0
 8026ce0:	460e      	mov	r6, r1
 8026ce2:	4614      	mov	r4, r2
 8026ce4:	b343      	cbz	r3, 8026d38 <__sprint_r+0x60>
 8026ce6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8026ce8:	049d      	lsls	r5, r3, #18
 8026cea:	d522      	bpl.n	8026d32 <__sprint_r+0x5a>
 8026cec:	6815      	ldr	r5, [r2, #0]
 8026cee:	68a0      	ldr	r0, [r4, #8]
 8026cf0:	3508      	adds	r5, #8
 8026cf2:	b928      	cbnz	r0, 8026d00 <__sprint_r+0x28>
 8026cf4:	2300      	movs	r3, #0
 8026cf6:	60a3      	str	r3, [r4, #8]
 8026cf8:	2300      	movs	r3, #0
 8026cfa:	6063      	str	r3, [r4, #4]
 8026cfc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026d00:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 8026d04:	f04f 0900 	mov.w	r9, #0
 8026d08:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 8026d0c:	45ca      	cmp	sl, r9
 8026d0e:	dc05      	bgt.n	8026d1c <__sprint_r+0x44>
 8026d10:	68a3      	ldr	r3, [r4, #8]
 8026d12:	f027 0703 	bic.w	r7, r7, #3
 8026d16:	1bdb      	subs	r3, r3, r7
 8026d18:	60a3      	str	r3, [r4, #8]
 8026d1a:	e7e8      	b.n	8026cee <__sprint_r+0x16>
 8026d1c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8026d20:	4632      	mov	r2, r6
 8026d22:	4640      	mov	r0, r8
 8026d24:	f000 fd20 	bl	8027768 <_fputwc_r>
 8026d28:	1c43      	adds	r3, r0, #1
 8026d2a:	d0e3      	beq.n	8026cf4 <__sprint_r+0x1c>
 8026d2c:	f109 0901 	add.w	r9, r9, #1
 8026d30:	e7ec      	b.n	8026d0c <__sprint_r+0x34>
 8026d32:	f7fc fc35 	bl	80235a0 <__sfvwrite_r>
 8026d36:	e7dd      	b.n	8026cf4 <__sprint_r+0x1c>
 8026d38:	4618      	mov	r0, r3
 8026d3a:	e7dd      	b.n	8026cf8 <__sprint_r+0x20>

08026d3c <_vfiprintf_r>:
 8026d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026d40:	b0bb      	sub	sp, #236	@ 0xec
 8026d42:	460f      	mov	r7, r1
 8026d44:	4693      	mov	fp, r2
 8026d46:	461c      	mov	r4, r3
 8026d48:	461d      	mov	r5, r3
 8026d4a:	9000      	str	r0, [sp, #0]
 8026d4c:	b118      	cbz	r0, 8026d56 <_vfiprintf_r+0x1a>
 8026d4e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8026d50:	b90b      	cbnz	r3, 8026d56 <_vfiprintf_r+0x1a>
 8026d52:	f7fc fb9f 	bl	8023494 <__sinit>
 8026d56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8026d58:	07db      	lsls	r3, r3, #31
 8026d5a:	d405      	bmi.n	8026d68 <_vfiprintf_r+0x2c>
 8026d5c:	89bb      	ldrh	r3, [r7, #12]
 8026d5e:	059e      	lsls	r6, r3, #22
 8026d60:	d402      	bmi.n	8026d68 <_vfiprintf_r+0x2c>
 8026d62:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8026d64:	f7fc ff0c 	bl	8023b80 <__retarget_lock_acquire_recursive>
 8026d68:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8026d6c:	0498      	lsls	r0, r3, #18
 8026d6e:	d406      	bmi.n	8026d7e <_vfiprintf_r+0x42>
 8026d70:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8026d74:	81bb      	strh	r3, [r7, #12]
 8026d76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8026d78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8026d7c:	667b      	str	r3, [r7, #100]	@ 0x64
 8026d7e:	89bb      	ldrh	r3, [r7, #12]
 8026d80:	0719      	lsls	r1, r3, #28
 8026d82:	d501      	bpl.n	8026d88 <_vfiprintf_r+0x4c>
 8026d84:	693b      	ldr	r3, [r7, #16]
 8026d86:	b9ab      	cbnz	r3, 8026db4 <_vfiprintf_r+0x78>
 8026d88:	9800      	ldr	r0, [sp, #0]
 8026d8a:	4639      	mov	r1, r7
 8026d8c:	f7fc fdca 	bl	8023924 <__swsetup_r>
 8026d90:	b180      	cbz	r0, 8026db4 <_vfiprintf_r+0x78>
 8026d92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8026d94:	07da      	lsls	r2, r3, #31
 8026d96:	d506      	bpl.n	8026da6 <_vfiprintf_r+0x6a>
 8026d98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8026d9c:	9303      	str	r3, [sp, #12]
 8026d9e:	9803      	ldr	r0, [sp, #12]
 8026da0:	b03b      	add	sp, #236	@ 0xec
 8026da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026da6:	89bb      	ldrh	r3, [r7, #12]
 8026da8:	059b      	lsls	r3, r3, #22
 8026daa:	d4f5      	bmi.n	8026d98 <_vfiprintf_r+0x5c>
 8026dac:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8026dae:	f7fc fee8 	bl	8023b82 <__retarget_lock_release_recursive>
 8026db2:	e7f1      	b.n	8026d98 <_vfiprintf_r+0x5c>
 8026db4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8026db8:	f003 021a 	and.w	r2, r3, #26
 8026dbc:	2a0a      	cmp	r2, #10
 8026dbe:	d114      	bne.n	8026dea <_vfiprintf_r+0xae>
 8026dc0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8026dc4:	2a00      	cmp	r2, #0
 8026dc6:	db10      	blt.n	8026dea <_vfiprintf_r+0xae>
 8026dc8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8026dca:	07d6      	lsls	r6, r2, #31
 8026dcc:	d404      	bmi.n	8026dd8 <_vfiprintf_r+0x9c>
 8026dce:	059d      	lsls	r5, r3, #22
 8026dd0:	d402      	bmi.n	8026dd8 <_vfiprintf_r+0x9c>
 8026dd2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8026dd4:	f7fc fed5 	bl	8023b82 <__retarget_lock_release_recursive>
 8026dd8:	9800      	ldr	r0, [sp, #0]
 8026dda:	4623      	mov	r3, r4
 8026ddc:	465a      	mov	r2, fp
 8026dde:	4639      	mov	r1, r7
 8026de0:	b03b      	add	sp, #236	@ 0xec
 8026de2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026de6:	f000 bc31 	b.w	802764c <__sbprintf>
 8026dea:	2300      	movs	r3, #0
 8026dec:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8026df0:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8026df4:	ae11      	add	r6, sp, #68	@ 0x44
 8026df6:	960e      	str	r6, [sp, #56]	@ 0x38
 8026df8:	9307      	str	r3, [sp, #28]
 8026dfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8026dfc:	9303      	str	r3, [sp, #12]
 8026dfe:	465b      	mov	r3, fp
 8026e00:	461c      	mov	r4, r3
 8026e02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8026e06:	b10a      	cbz	r2, 8026e0c <_vfiprintf_r+0xd0>
 8026e08:	2a25      	cmp	r2, #37	@ 0x25
 8026e0a:	d1f9      	bne.n	8026e00 <_vfiprintf_r+0xc4>
 8026e0c:	ebb4 080b 	subs.w	r8, r4, fp
 8026e10:	d00d      	beq.n	8026e2e <_vfiprintf_r+0xf2>
 8026e12:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8026e14:	4443      	add	r3, r8
 8026e16:	9310      	str	r3, [sp, #64]	@ 0x40
 8026e18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8026e1a:	3301      	adds	r3, #1
 8026e1c:	2b07      	cmp	r3, #7
 8026e1e:	e9c6 b800 	strd	fp, r8, [r6]
 8026e22:	930f      	str	r3, [sp, #60]	@ 0x3c
 8026e24:	dc75      	bgt.n	8026f12 <_vfiprintf_r+0x1d6>
 8026e26:	3608      	adds	r6, #8
 8026e28:	9b03      	ldr	r3, [sp, #12]
 8026e2a:	4443      	add	r3, r8
 8026e2c:	9303      	str	r3, [sp, #12]
 8026e2e:	7823      	ldrb	r3, [r4, #0]
 8026e30:	2b00      	cmp	r3, #0
 8026e32:	f000 83cd 	beq.w	80275d0 <_vfiprintf_r+0x894>
 8026e36:	2300      	movs	r3, #0
 8026e38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8026e3c:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8026e40:	3401      	adds	r4, #1
 8026e42:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8026e46:	469a      	mov	sl, r3
 8026e48:	46a3      	mov	fp, r4
 8026e4a:	f81b 3b01 	ldrb.w	r3, [fp], #1
 8026e4e:	f1a3 0220 	sub.w	r2, r3, #32
 8026e52:	2a5a      	cmp	r2, #90	@ 0x5a
 8026e54:	f200 8316 	bhi.w	8027484 <_vfiprintf_r+0x748>
 8026e58:	e8df f012 	tbh	[pc, r2, lsl #1]
 8026e5c:	0314009a 	.word	0x0314009a
 8026e60:	00a20314 	.word	0x00a20314
 8026e64:	03140314 	.word	0x03140314
 8026e68:	00820314 	.word	0x00820314
 8026e6c:	03140314 	.word	0x03140314
 8026e70:	00af00a5 	.word	0x00af00a5
 8026e74:	00ac0314 	.word	0x00ac0314
 8026e78:	031400b1 	.word	0x031400b1
 8026e7c:	00d000cd 	.word	0x00d000cd
 8026e80:	00d000d0 	.word	0x00d000d0
 8026e84:	00d000d0 	.word	0x00d000d0
 8026e88:	00d000d0 	.word	0x00d000d0
 8026e8c:	00d000d0 	.word	0x00d000d0
 8026e90:	03140314 	.word	0x03140314
 8026e94:	03140314 	.word	0x03140314
 8026e98:	03140314 	.word	0x03140314
 8026e9c:	03140314 	.word	0x03140314
 8026ea0:	00f70314 	.word	0x00f70314
 8026ea4:	03140104 	.word	0x03140104
 8026ea8:	03140314 	.word	0x03140314
 8026eac:	03140314 	.word	0x03140314
 8026eb0:	03140314 	.word	0x03140314
 8026eb4:	03140314 	.word	0x03140314
 8026eb8:	01520314 	.word	0x01520314
 8026ebc:	03140314 	.word	0x03140314
 8026ec0:	019a0314 	.word	0x019a0314
 8026ec4:	027a0314 	.word	0x027a0314
 8026ec8:	03140314 	.word	0x03140314
 8026ecc:	0314029a 	.word	0x0314029a
 8026ed0:	03140314 	.word	0x03140314
 8026ed4:	03140314 	.word	0x03140314
 8026ed8:	03140314 	.word	0x03140314
 8026edc:	03140314 	.word	0x03140314
 8026ee0:	00f70314 	.word	0x00f70314
 8026ee4:	03140106 	.word	0x03140106
 8026ee8:	03140314 	.word	0x03140314
 8026eec:	010600e0 	.word	0x010600e0
 8026ef0:	031400f1 	.word	0x031400f1
 8026ef4:	031400eb 	.word	0x031400eb
 8026ef8:	01540132 	.word	0x01540132
 8026efc:	00f10189 	.word	0x00f10189
 8026f00:	019a0314 	.word	0x019a0314
 8026f04:	027c0098 	.word	0x027c0098
 8026f08:	03140314 	.word	0x03140314
 8026f0c:	03140065 	.word	0x03140065
 8026f10:	0098      	.short	0x0098
 8026f12:	9800      	ldr	r0, [sp, #0]
 8026f14:	aa0e      	add	r2, sp, #56	@ 0x38
 8026f16:	4639      	mov	r1, r7
 8026f18:	f7ff fede 	bl	8026cd8 <__sprint_r>
 8026f1c:	2800      	cmp	r0, #0
 8026f1e:	f040 8336 	bne.w	802758e <_vfiprintf_r+0x852>
 8026f22:	ae11      	add	r6, sp, #68	@ 0x44
 8026f24:	e780      	b.n	8026e28 <_vfiprintf_r+0xec>
 8026f26:	4a99      	ldr	r2, [pc, #612]	@ (802718c <_vfiprintf_r+0x450>)
 8026f28:	9205      	str	r2, [sp, #20]
 8026f2a:	f01a 0220 	ands.w	r2, sl, #32
 8026f2e:	f000 8231 	beq.w	8027394 <_vfiprintf_r+0x658>
 8026f32:	3507      	adds	r5, #7
 8026f34:	f025 0507 	bic.w	r5, r5, #7
 8026f38:	46a8      	mov	r8, r5
 8026f3a:	686d      	ldr	r5, [r5, #4]
 8026f3c:	f858 4b08 	ldr.w	r4, [r8], #8
 8026f40:	f01a 0f01 	tst.w	sl, #1
 8026f44:	d009      	beq.n	8026f5a <_vfiprintf_r+0x21e>
 8026f46:	ea54 0205 	orrs.w	r2, r4, r5
 8026f4a:	bf1f      	itttt	ne
 8026f4c:	2230      	movne	r2, #48	@ 0x30
 8026f4e:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 8026f52:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 8026f56:	f04a 0a02 	orrne.w	sl, sl, #2
 8026f5a:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8026f5e:	e112      	b.n	8027186 <_vfiprintf_r+0x44a>
 8026f60:	9800      	ldr	r0, [sp, #0]
 8026f62:	f7fe fb9d 	bl	80256a0 <_localeconv_r>
 8026f66:	6843      	ldr	r3, [r0, #4]
 8026f68:	9309      	str	r3, [sp, #36]	@ 0x24
 8026f6a:	4618      	mov	r0, r3
 8026f6c:	f7df f998 	bl	80062a0 <strlen>
 8026f70:	9007      	str	r0, [sp, #28]
 8026f72:	9800      	ldr	r0, [sp, #0]
 8026f74:	f7fe fb94 	bl	80256a0 <_localeconv_r>
 8026f78:	6883      	ldr	r3, [r0, #8]
 8026f7a:	9306      	str	r3, [sp, #24]
 8026f7c:	9b07      	ldr	r3, [sp, #28]
 8026f7e:	b12b      	cbz	r3, 8026f8c <_vfiprintf_r+0x250>
 8026f80:	9b06      	ldr	r3, [sp, #24]
 8026f82:	b11b      	cbz	r3, 8026f8c <_vfiprintf_r+0x250>
 8026f84:	781b      	ldrb	r3, [r3, #0]
 8026f86:	b10b      	cbz	r3, 8026f8c <_vfiprintf_r+0x250>
 8026f88:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 8026f8c:	465c      	mov	r4, fp
 8026f8e:	e75b      	b.n	8026e48 <_vfiprintf_r+0x10c>
 8026f90:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8026f94:	2b00      	cmp	r3, #0
 8026f96:	d1f9      	bne.n	8026f8c <_vfiprintf_r+0x250>
 8026f98:	2320      	movs	r3, #32
 8026f9a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8026f9e:	e7f5      	b.n	8026f8c <_vfiprintf_r+0x250>
 8026fa0:	f04a 0a01 	orr.w	sl, sl, #1
 8026fa4:	e7f2      	b.n	8026f8c <_vfiprintf_r+0x250>
 8026fa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8026faa:	9302      	str	r3, [sp, #8]
 8026fac:	2b00      	cmp	r3, #0
 8026fae:	daed      	bge.n	8026f8c <_vfiprintf_r+0x250>
 8026fb0:	425b      	negs	r3, r3
 8026fb2:	9302      	str	r3, [sp, #8]
 8026fb4:	f04a 0a04 	orr.w	sl, sl, #4
 8026fb8:	e7e8      	b.n	8026f8c <_vfiprintf_r+0x250>
 8026fba:	232b      	movs	r3, #43	@ 0x2b
 8026fbc:	e7ed      	b.n	8026f9a <_vfiprintf_r+0x25e>
 8026fbe:	465a      	mov	r2, fp
 8026fc0:	f812 3b01 	ldrb.w	r3, [r2], #1
 8026fc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8026fc6:	d112      	bne.n	8026fee <_vfiprintf_r+0x2b2>
 8026fc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8026fcc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8026fd0:	9301      	str	r3, [sp, #4]
 8026fd2:	4693      	mov	fp, r2
 8026fd4:	e7da      	b.n	8026f8c <_vfiprintf_r+0x250>
 8026fd6:	9b01      	ldr	r3, [sp, #4]
 8026fd8:	fb00 1303 	mla	r3, r0, r3, r1
 8026fdc:	9301      	str	r3, [sp, #4]
 8026fde:	f812 3b01 	ldrb.w	r3, [r2], #1
 8026fe2:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8026fe6:	2909      	cmp	r1, #9
 8026fe8:	d9f5      	bls.n	8026fd6 <_vfiprintf_r+0x29a>
 8026fea:	4693      	mov	fp, r2
 8026fec:	e72f      	b.n	8026e4e <_vfiprintf_r+0x112>
 8026fee:	2100      	movs	r1, #0
 8026ff0:	9101      	str	r1, [sp, #4]
 8026ff2:	200a      	movs	r0, #10
 8026ff4:	e7f5      	b.n	8026fe2 <_vfiprintf_r+0x2a6>
 8026ff6:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 8026ffa:	e7c7      	b.n	8026f8c <_vfiprintf_r+0x250>
 8026ffc:	2100      	movs	r1, #0
 8026ffe:	465a      	mov	r2, fp
 8027000:	9102      	str	r1, [sp, #8]
 8027002:	200a      	movs	r0, #10
 8027004:	9902      	ldr	r1, [sp, #8]
 8027006:	3b30      	subs	r3, #48	@ 0x30
 8027008:	fb00 3301 	mla	r3, r0, r1, r3
 802700c:	9302      	str	r3, [sp, #8]
 802700e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8027012:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8027016:	2909      	cmp	r1, #9
 8027018:	d9f4      	bls.n	8027004 <_vfiprintf_r+0x2c8>
 802701a:	e7e6      	b.n	8026fea <_vfiprintf_r+0x2ae>
 802701c:	f89b 3000 	ldrb.w	r3, [fp]
 8027020:	2b68      	cmp	r3, #104	@ 0x68
 8027022:	bf06      	itte	eq
 8027024:	f10b 0b01 	addeq.w	fp, fp, #1
 8027028:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 802702c:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8027030:	e7ac      	b.n	8026f8c <_vfiprintf_r+0x250>
 8027032:	f89b 3000 	ldrb.w	r3, [fp]
 8027036:	2b6c      	cmp	r3, #108	@ 0x6c
 8027038:	d104      	bne.n	8027044 <_vfiprintf_r+0x308>
 802703a:	f10b 0b01 	add.w	fp, fp, #1
 802703e:	f04a 0a20 	orr.w	sl, sl, #32
 8027042:	e7a3      	b.n	8026f8c <_vfiprintf_r+0x250>
 8027044:	f04a 0a10 	orr.w	sl, sl, #16
 8027048:	e7a0      	b.n	8026f8c <_vfiprintf_r+0x250>
 802704a:	46a8      	mov	r8, r5
 802704c:	2400      	movs	r4, #0
 802704e:	f858 3b04 	ldr.w	r3, [r8], #4
 8027052:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8027056:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 802705a:	2301      	movs	r3, #1
 802705c:	9301      	str	r3, [sp, #4]
 802705e:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 8027062:	e0ab      	b.n	80271bc <_vfiprintf_r+0x480>
 8027064:	f04a 0a10 	orr.w	sl, sl, #16
 8027068:	f01a 0f20 	tst.w	sl, #32
 802706c:	d011      	beq.n	8027092 <_vfiprintf_r+0x356>
 802706e:	3507      	adds	r5, #7
 8027070:	f025 0507 	bic.w	r5, r5, #7
 8027074:	46a8      	mov	r8, r5
 8027076:	686d      	ldr	r5, [r5, #4]
 8027078:	f858 4b08 	ldr.w	r4, [r8], #8
 802707c:	2d00      	cmp	r5, #0
 802707e:	da06      	bge.n	802708e <_vfiprintf_r+0x352>
 8027080:	4264      	negs	r4, r4
 8027082:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8027086:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 802708a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 802708e:	2301      	movs	r3, #1
 8027090:	e048      	b.n	8027124 <_vfiprintf_r+0x3e8>
 8027092:	46a8      	mov	r8, r5
 8027094:	f01a 0f10 	tst.w	sl, #16
 8027098:	f858 5b04 	ldr.w	r5, [r8], #4
 802709c:	d002      	beq.n	80270a4 <_vfiprintf_r+0x368>
 802709e:	462c      	mov	r4, r5
 80270a0:	17ed      	asrs	r5, r5, #31
 80270a2:	e7eb      	b.n	802707c <_vfiprintf_r+0x340>
 80270a4:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80270a8:	d003      	beq.n	80270b2 <_vfiprintf_r+0x376>
 80270aa:	b22c      	sxth	r4, r5
 80270ac:	f345 35c0 	sbfx	r5, r5, #15, #1
 80270b0:	e7e4      	b.n	802707c <_vfiprintf_r+0x340>
 80270b2:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 80270b6:	d0f2      	beq.n	802709e <_vfiprintf_r+0x362>
 80270b8:	b26c      	sxtb	r4, r5
 80270ba:	f345 15c0 	sbfx	r5, r5, #7, #1
 80270be:	e7dd      	b.n	802707c <_vfiprintf_r+0x340>
 80270c0:	f01a 0f20 	tst.w	sl, #32
 80270c4:	d007      	beq.n	80270d6 <_vfiprintf_r+0x39a>
 80270c6:	9a03      	ldr	r2, [sp, #12]
 80270c8:	682b      	ldr	r3, [r5, #0]
 80270ca:	9903      	ldr	r1, [sp, #12]
 80270cc:	17d2      	asrs	r2, r2, #31
 80270ce:	e9c3 1200 	strd	r1, r2, [r3]
 80270d2:	3504      	adds	r5, #4
 80270d4:	e693      	b.n	8026dfe <_vfiprintf_r+0xc2>
 80270d6:	f01a 0f10 	tst.w	sl, #16
 80270da:	d003      	beq.n	80270e4 <_vfiprintf_r+0x3a8>
 80270dc:	682b      	ldr	r3, [r5, #0]
 80270de:	9a03      	ldr	r2, [sp, #12]
 80270e0:	601a      	str	r2, [r3, #0]
 80270e2:	e7f6      	b.n	80270d2 <_vfiprintf_r+0x396>
 80270e4:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80270e8:	d003      	beq.n	80270f2 <_vfiprintf_r+0x3b6>
 80270ea:	682b      	ldr	r3, [r5, #0]
 80270ec:	9a03      	ldr	r2, [sp, #12]
 80270ee:	801a      	strh	r2, [r3, #0]
 80270f0:	e7ef      	b.n	80270d2 <_vfiprintf_r+0x396>
 80270f2:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 80270f6:	d0f1      	beq.n	80270dc <_vfiprintf_r+0x3a0>
 80270f8:	682b      	ldr	r3, [r5, #0]
 80270fa:	9a03      	ldr	r2, [sp, #12]
 80270fc:	701a      	strb	r2, [r3, #0]
 80270fe:	e7e8      	b.n	80270d2 <_vfiprintf_r+0x396>
 8027100:	f04a 0a10 	orr.w	sl, sl, #16
 8027104:	f01a 0320 	ands.w	r3, sl, #32
 8027108:	d01f      	beq.n	802714a <_vfiprintf_r+0x40e>
 802710a:	3507      	adds	r5, #7
 802710c:	f025 0507 	bic.w	r5, r5, #7
 8027110:	46a8      	mov	r8, r5
 8027112:	686d      	ldr	r5, [r5, #4]
 8027114:	f858 4b08 	ldr.w	r4, [r8], #8
 8027118:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 802711c:	2300      	movs	r3, #0
 802711e:	2200      	movs	r2, #0
 8027120:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 8027124:	9a01      	ldr	r2, [sp, #4]
 8027126:	3201      	adds	r2, #1
 8027128:	f000 825f 	beq.w	80275ea <_vfiprintf_r+0x8ae>
 802712c:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8027130:	9204      	str	r2, [sp, #16]
 8027132:	ea54 0205 	orrs.w	r2, r4, r5
 8027136:	f040 825e 	bne.w	80275f6 <_vfiprintf_r+0x8ba>
 802713a:	9a01      	ldr	r2, [sp, #4]
 802713c:	2a00      	cmp	r2, #0
 802713e:	f000 8198 	beq.w	8027472 <_vfiprintf_r+0x736>
 8027142:	2b01      	cmp	r3, #1
 8027144:	f040 825a 	bne.w	80275fc <_vfiprintf_r+0x8c0>
 8027148:	e13b      	b.n	80273c2 <_vfiprintf_r+0x686>
 802714a:	46a8      	mov	r8, r5
 802714c:	f01a 0510 	ands.w	r5, sl, #16
 8027150:	f858 4b04 	ldr.w	r4, [r8], #4
 8027154:	d001      	beq.n	802715a <_vfiprintf_r+0x41e>
 8027156:	461d      	mov	r5, r3
 8027158:	e7de      	b.n	8027118 <_vfiprintf_r+0x3dc>
 802715a:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 802715e:	d001      	beq.n	8027164 <_vfiprintf_r+0x428>
 8027160:	b2a4      	uxth	r4, r4
 8027162:	e7d9      	b.n	8027118 <_vfiprintf_r+0x3dc>
 8027164:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8027168:	d0d6      	beq.n	8027118 <_vfiprintf_r+0x3dc>
 802716a:	b2e4      	uxtb	r4, r4
 802716c:	e7f3      	b.n	8027156 <_vfiprintf_r+0x41a>
 802716e:	46a8      	mov	r8, r5
 8027170:	f647 0330 	movw	r3, #30768	@ 0x7830
 8027174:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 8027178:	f858 4b04 	ldr.w	r4, [r8], #4
 802717c:	4b03      	ldr	r3, [pc, #12]	@ (802718c <_vfiprintf_r+0x450>)
 802717e:	9305      	str	r3, [sp, #20]
 8027180:	2500      	movs	r5, #0
 8027182:	f04a 0a02 	orr.w	sl, sl, #2
 8027186:	2302      	movs	r3, #2
 8027188:	e7c9      	b.n	802711e <_vfiprintf_r+0x3e2>
 802718a:	bf00      	nop
 802718c:	080af5c0 	.word	0x080af5c0
 8027190:	9b01      	ldr	r3, [sp, #4]
 8027192:	46a8      	mov	r8, r5
 8027194:	1c5c      	adds	r4, r3, #1
 8027196:	f04f 0500 	mov.w	r5, #0
 802719a:	f858 9b04 	ldr.w	r9, [r8], #4
 802719e:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 80271a2:	f000 80d0 	beq.w	8027346 <_vfiprintf_r+0x60a>
 80271a6:	461a      	mov	r2, r3
 80271a8:	4629      	mov	r1, r5
 80271aa:	4648      	mov	r0, r9
 80271ac:	f7df f828 	bl	8006200 <memchr>
 80271b0:	4604      	mov	r4, r0
 80271b2:	b118      	cbz	r0, 80271bc <_vfiprintf_r+0x480>
 80271b4:	eba0 0309 	sub.w	r3, r0, r9
 80271b8:	9301      	str	r3, [sp, #4]
 80271ba:	462c      	mov	r4, r5
 80271bc:	9b01      	ldr	r3, [sp, #4]
 80271be:	42a3      	cmp	r3, r4
 80271c0:	bfb8      	it	lt
 80271c2:	4623      	movlt	r3, r4
 80271c4:	9304      	str	r3, [sp, #16]
 80271c6:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80271ca:	b113      	cbz	r3, 80271d2 <_vfiprintf_r+0x496>
 80271cc:	9b04      	ldr	r3, [sp, #16]
 80271ce:	3301      	adds	r3, #1
 80271d0:	9304      	str	r3, [sp, #16]
 80271d2:	f01a 0302 	ands.w	r3, sl, #2
 80271d6:	9308      	str	r3, [sp, #32]
 80271d8:	bf1e      	ittt	ne
 80271da:	9b04      	ldrne	r3, [sp, #16]
 80271dc:	3302      	addne	r3, #2
 80271de:	9304      	strne	r3, [sp, #16]
 80271e0:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 80271e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80271e6:	d11f      	bne.n	8027228 <_vfiprintf_r+0x4ec>
 80271e8:	9b02      	ldr	r3, [sp, #8]
 80271ea:	9a04      	ldr	r2, [sp, #16]
 80271ec:	1a9d      	subs	r5, r3, r2
 80271ee:	2d00      	cmp	r5, #0
 80271f0:	dd1a      	ble.n	8027228 <_vfiprintf_r+0x4ec>
 80271f2:	4ba9      	ldr	r3, [pc, #676]	@ (8027498 <_vfiprintf_r+0x75c>)
 80271f4:	6033      	str	r3, [r6, #0]
 80271f6:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 80271fa:	2d10      	cmp	r5, #16
 80271fc:	f102 0201 	add.w	r2, r2, #1
 8027200:	f106 0008 	add.w	r0, r6, #8
 8027204:	f300 814e 	bgt.w	80274a4 <_vfiprintf_r+0x768>
 8027208:	6075      	str	r5, [r6, #4]
 802720a:	2a07      	cmp	r2, #7
 802720c:	4465      	add	r5, ip
 802720e:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8027212:	f340 815a 	ble.w	80274ca <_vfiprintf_r+0x78e>
 8027216:	9800      	ldr	r0, [sp, #0]
 8027218:	aa0e      	add	r2, sp, #56	@ 0x38
 802721a:	4639      	mov	r1, r7
 802721c:	f7ff fd5c 	bl	8026cd8 <__sprint_r>
 8027220:	2800      	cmp	r0, #0
 8027222:	f040 81b4 	bne.w	802758e <_vfiprintf_r+0x852>
 8027226:	ae11      	add	r6, sp, #68	@ 0x44
 8027228:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 802722c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8027230:	b161      	cbz	r1, 802724c <_vfiprintf_r+0x510>
 8027232:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8027236:	3301      	adds	r3, #1
 8027238:	6031      	str	r1, [r6, #0]
 802723a:	2101      	movs	r1, #1
 802723c:	440a      	add	r2, r1
 802723e:	2b07      	cmp	r3, #7
 8027240:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8027244:	6071      	str	r1, [r6, #4]
 8027246:	f300 8142 	bgt.w	80274ce <_vfiprintf_r+0x792>
 802724a:	3608      	adds	r6, #8
 802724c:	9908      	ldr	r1, [sp, #32]
 802724e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8027252:	b159      	cbz	r1, 802726c <_vfiprintf_r+0x530>
 8027254:	a90d      	add	r1, sp, #52	@ 0x34
 8027256:	3301      	adds	r3, #1
 8027258:	6031      	str	r1, [r6, #0]
 802725a:	2102      	movs	r1, #2
 802725c:	440a      	add	r2, r1
 802725e:	2b07      	cmp	r3, #7
 8027260:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8027264:	6071      	str	r1, [r6, #4]
 8027266:	f300 813b 	bgt.w	80274e0 <_vfiprintf_r+0x7a4>
 802726a:	3608      	adds	r6, #8
 802726c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802726e:	2b80      	cmp	r3, #128	@ 0x80
 8027270:	d11f      	bne.n	80272b2 <_vfiprintf_r+0x576>
 8027272:	9b02      	ldr	r3, [sp, #8]
 8027274:	9a04      	ldr	r2, [sp, #16]
 8027276:	1a9d      	subs	r5, r3, r2
 8027278:	2d00      	cmp	r5, #0
 802727a:	dd1a      	ble.n	80272b2 <_vfiprintf_r+0x576>
 802727c:	4b87      	ldr	r3, [pc, #540]	@ (802749c <_vfiprintf_r+0x760>)
 802727e:	6033      	str	r3, [r6, #0]
 8027280:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8027284:	2d10      	cmp	r5, #16
 8027286:	f102 0201 	add.w	r2, r2, #1
 802728a:	f106 0008 	add.w	r0, r6, #8
 802728e:	f300 8130 	bgt.w	80274f2 <_vfiprintf_r+0x7b6>
 8027292:	6075      	str	r5, [r6, #4]
 8027294:	2a07      	cmp	r2, #7
 8027296:	4465      	add	r5, ip
 8027298:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 802729c:	f340 813c 	ble.w	8027518 <_vfiprintf_r+0x7dc>
 80272a0:	9800      	ldr	r0, [sp, #0]
 80272a2:	aa0e      	add	r2, sp, #56	@ 0x38
 80272a4:	4639      	mov	r1, r7
 80272a6:	f7ff fd17 	bl	8026cd8 <__sprint_r>
 80272aa:	2800      	cmp	r0, #0
 80272ac:	f040 816f 	bne.w	802758e <_vfiprintf_r+0x852>
 80272b0:	ae11      	add	r6, sp, #68	@ 0x44
 80272b2:	9b01      	ldr	r3, [sp, #4]
 80272b4:	1ae4      	subs	r4, r4, r3
 80272b6:	2c00      	cmp	r4, #0
 80272b8:	dd1a      	ble.n	80272f0 <_vfiprintf_r+0x5b4>
 80272ba:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 80272be:	4877      	ldr	r0, [pc, #476]	@ (802749c <_vfiprintf_r+0x760>)
 80272c0:	6030      	str	r0, [r6, #0]
 80272c2:	2c10      	cmp	r4, #16
 80272c4:	f103 0301 	add.w	r3, r3, #1
 80272c8:	f106 0108 	add.w	r1, r6, #8
 80272cc:	f300 8126 	bgt.w	802751c <_vfiprintf_r+0x7e0>
 80272d0:	6074      	str	r4, [r6, #4]
 80272d2:	2b07      	cmp	r3, #7
 80272d4:	4414      	add	r4, r2
 80272d6:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 80272da:	f340 8130 	ble.w	802753e <_vfiprintf_r+0x802>
 80272de:	9800      	ldr	r0, [sp, #0]
 80272e0:	aa0e      	add	r2, sp, #56	@ 0x38
 80272e2:	4639      	mov	r1, r7
 80272e4:	f7ff fcf8 	bl	8026cd8 <__sprint_r>
 80272e8:	2800      	cmp	r0, #0
 80272ea:	f040 8150 	bne.w	802758e <_vfiprintf_r+0x852>
 80272ee:	ae11      	add	r6, sp, #68	@ 0x44
 80272f0:	9b01      	ldr	r3, [sp, #4]
 80272f2:	9a01      	ldr	r2, [sp, #4]
 80272f4:	6073      	str	r3, [r6, #4]
 80272f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80272f8:	f8c6 9000 	str.w	r9, [r6]
 80272fc:	4413      	add	r3, r2
 80272fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8027300:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8027302:	3301      	adds	r3, #1
 8027304:	2b07      	cmp	r3, #7
 8027306:	930f      	str	r3, [sp, #60]	@ 0x3c
 8027308:	f300 811b 	bgt.w	8027542 <_vfiprintf_r+0x806>
 802730c:	f106 0308 	add.w	r3, r6, #8
 8027310:	f01a 0f04 	tst.w	sl, #4
 8027314:	f040 811d 	bne.w	8027552 <_vfiprintf_r+0x816>
 8027318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802731c:	9904      	ldr	r1, [sp, #16]
 802731e:	428a      	cmp	r2, r1
 8027320:	bfac      	ite	ge
 8027322:	189b      	addge	r3, r3, r2
 8027324:	185b      	addlt	r3, r3, r1
 8027326:	9303      	str	r3, [sp, #12]
 8027328:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802732a:	b13b      	cbz	r3, 802733c <_vfiprintf_r+0x600>
 802732c:	9800      	ldr	r0, [sp, #0]
 802732e:	aa0e      	add	r2, sp, #56	@ 0x38
 8027330:	4639      	mov	r1, r7
 8027332:	f7ff fcd1 	bl	8026cd8 <__sprint_r>
 8027336:	2800      	cmp	r0, #0
 8027338:	f040 8129 	bne.w	802758e <_vfiprintf_r+0x852>
 802733c:	2300      	movs	r3, #0
 802733e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8027340:	4645      	mov	r5, r8
 8027342:	ae11      	add	r6, sp, #68	@ 0x44
 8027344:	e55b      	b.n	8026dfe <_vfiprintf_r+0xc2>
 8027346:	4648      	mov	r0, r9
 8027348:	f7de ffaa 	bl	80062a0 <strlen>
 802734c:	9001      	str	r0, [sp, #4]
 802734e:	e734      	b.n	80271ba <_vfiprintf_r+0x47e>
 8027350:	f04a 0a10 	orr.w	sl, sl, #16
 8027354:	f01a 0320 	ands.w	r3, sl, #32
 8027358:	d008      	beq.n	802736c <_vfiprintf_r+0x630>
 802735a:	3507      	adds	r5, #7
 802735c:	f025 0507 	bic.w	r5, r5, #7
 8027360:	46a8      	mov	r8, r5
 8027362:	686d      	ldr	r5, [r5, #4]
 8027364:	f858 4b08 	ldr.w	r4, [r8], #8
 8027368:	2301      	movs	r3, #1
 802736a:	e6d8      	b.n	802711e <_vfiprintf_r+0x3e2>
 802736c:	46a8      	mov	r8, r5
 802736e:	f01a 0510 	ands.w	r5, sl, #16
 8027372:	f858 4b04 	ldr.w	r4, [r8], #4
 8027376:	d001      	beq.n	802737c <_vfiprintf_r+0x640>
 8027378:	461d      	mov	r5, r3
 802737a:	e7f5      	b.n	8027368 <_vfiprintf_r+0x62c>
 802737c:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8027380:	d001      	beq.n	8027386 <_vfiprintf_r+0x64a>
 8027382:	b2a4      	uxth	r4, r4
 8027384:	e7f0      	b.n	8027368 <_vfiprintf_r+0x62c>
 8027386:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 802738a:	d0ed      	beq.n	8027368 <_vfiprintf_r+0x62c>
 802738c:	b2e4      	uxtb	r4, r4
 802738e:	e7f3      	b.n	8027378 <_vfiprintf_r+0x63c>
 8027390:	4a43      	ldr	r2, [pc, #268]	@ (80274a0 <_vfiprintf_r+0x764>)
 8027392:	e5c9      	b.n	8026f28 <_vfiprintf_r+0x1ec>
 8027394:	46a8      	mov	r8, r5
 8027396:	f01a 0510 	ands.w	r5, sl, #16
 802739a:	f858 4b04 	ldr.w	r4, [r8], #4
 802739e:	d001      	beq.n	80273a4 <_vfiprintf_r+0x668>
 80273a0:	4615      	mov	r5, r2
 80273a2:	e5cd      	b.n	8026f40 <_vfiprintf_r+0x204>
 80273a4:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 80273a8:	d001      	beq.n	80273ae <_vfiprintf_r+0x672>
 80273aa:	b2a4      	uxth	r4, r4
 80273ac:	e5c8      	b.n	8026f40 <_vfiprintf_r+0x204>
 80273ae:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 80273b2:	f43f adc5 	beq.w	8026f40 <_vfiprintf_r+0x204>
 80273b6:	b2e4      	uxtb	r4, r4
 80273b8:	e7f2      	b.n	80273a0 <_vfiprintf_r+0x664>
 80273ba:	2c0a      	cmp	r4, #10
 80273bc:	f175 0300 	sbcs.w	r3, r5, #0
 80273c0:	d206      	bcs.n	80273d0 <_vfiprintf_r+0x694>
 80273c2:	3430      	adds	r4, #48	@ 0x30
 80273c4:	b2e4      	uxtb	r4, r4
 80273c6:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 80273ca:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 80273ce:	e131      	b.n	8027634 <_vfiprintf_r+0x8f8>
 80273d0:	ab3a      	add	r3, sp, #232	@ 0xe8
 80273d2:	9308      	str	r3, [sp, #32]
 80273d4:	9b04      	ldr	r3, [sp, #16]
 80273d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80273da:	f04f 0a00 	mov.w	sl, #0
 80273de:	930a      	str	r3, [sp, #40]	@ 0x28
 80273e0:	220a      	movs	r2, #10
 80273e2:	2300      	movs	r3, #0
 80273e4:	4620      	mov	r0, r4
 80273e6:	4629      	mov	r1, r5
 80273e8:	f7df fc46 	bl	8006c78 <__aeabi_uldivmod>
 80273ec:	460b      	mov	r3, r1
 80273ee:	9908      	ldr	r1, [sp, #32]
 80273f0:	900b      	str	r0, [sp, #44]	@ 0x2c
 80273f2:	3230      	adds	r2, #48	@ 0x30
 80273f4:	f801 2c01 	strb.w	r2, [r1, #-1]
 80273f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80273fa:	f101 39ff 	add.w	r9, r1, #4294967295	@ 0xffffffff
 80273fe:	f10a 0a01 	add.w	sl, sl, #1
 8027402:	b1e2      	cbz	r2, 802743e <_vfiprintf_r+0x702>
 8027404:	9a06      	ldr	r2, [sp, #24]
 8027406:	7812      	ldrb	r2, [r2, #0]
 8027408:	4552      	cmp	r2, sl
 802740a:	d118      	bne.n	802743e <_vfiprintf_r+0x702>
 802740c:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8027410:	d015      	beq.n	802743e <_vfiprintf_r+0x702>
 8027412:	2c0a      	cmp	r4, #10
 8027414:	f175 0200 	sbcs.w	r2, r5, #0
 8027418:	d311      	bcc.n	802743e <_vfiprintf_r+0x702>
 802741a:	9308      	str	r3, [sp, #32]
 802741c:	9b07      	ldr	r3, [sp, #28]
 802741e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8027420:	eba9 0903 	sub.w	r9, r9, r3
 8027424:	461a      	mov	r2, r3
 8027426:	4648      	mov	r0, r9
 8027428:	f7fe f927 	bl	802567a <strncpy>
 802742c:	9b06      	ldr	r3, [sp, #24]
 802742e:	785a      	ldrb	r2, [r3, #1]
 8027430:	9b08      	ldr	r3, [sp, #32]
 8027432:	b172      	cbz	r2, 8027452 <_vfiprintf_r+0x716>
 8027434:	9a06      	ldr	r2, [sp, #24]
 8027436:	3201      	adds	r2, #1
 8027438:	9206      	str	r2, [sp, #24]
 802743a:	f04f 0a00 	mov.w	sl, #0
 802743e:	2c0a      	cmp	r4, #10
 8027440:	f175 0500 	sbcs.w	r5, r5, #0
 8027444:	f0c0 80f6 	bcc.w	8027634 <_vfiprintf_r+0x8f8>
 8027448:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 802744a:	f8cd 9020 	str.w	r9, [sp, #32]
 802744e:	461d      	mov	r5, r3
 8027450:	e7c6      	b.n	80273e0 <_vfiprintf_r+0x6a4>
 8027452:	4692      	mov	sl, r2
 8027454:	e7f3      	b.n	802743e <_vfiprintf_r+0x702>
 8027456:	f004 030f 	and.w	r3, r4, #15
 802745a:	9a05      	ldr	r2, [sp, #20]
 802745c:	0924      	lsrs	r4, r4, #4
 802745e:	5cd3      	ldrb	r3, [r2, r3]
 8027460:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8027464:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8027468:	092d      	lsrs	r5, r5, #4
 802746a:	ea54 0305 	orrs.w	r3, r4, r5
 802746e:	d1f2      	bne.n	8027456 <_vfiprintf_r+0x71a>
 8027470:	e0e0      	b.n	8027634 <_vfiprintf_r+0x8f8>
 8027472:	b923      	cbnz	r3, 802747e <_vfiprintf_r+0x742>
 8027474:	f01a 0f01 	tst.w	sl, #1
 8027478:	d001      	beq.n	802747e <_vfiprintf_r+0x742>
 802747a:	2430      	movs	r4, #48	@ 0x30
 802747c:	e7a3      	b.n	80273c6 <_vfiprintf_r+0x68a>
 802747e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8027482:	e0d7      	b.n	8027634 <_vfiprintf_r+0x8f8>
 8027484:	2b00      	cmp	r3, #0
 8027486:	f000 80a3 	beq.w	80275d0 <_vfiprintf_r+0x894>
 802748a:	2400      	movs	r4, #0
 802748c:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8027490:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8027494:	46a8      	mov	r8, r5
 8027496:	e5e0      	b.n	802705a <_vfiprintf_r+0x31e>
 8027498:	080af927 	.word	0x080af927
 802749c:	080af917 	.word	0x080af917
 80274a0:	080af5d1 	.word	0x080af5d1
 80274a4:	2110      	movs	r1, #16
 80274a6:	6071      	str	r1, [r6, #4]
 80274a8:	2a07      	cmp	r2, #7
 80274aa:	4461      	add	r1, ip
 80274ac:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 80274b0:	dd08      	ble.n	80274c4 <_vfiprintf_r+0x788>
 80274b2:	9800      	ldr	r0, [sp, #0]
 80274b4:	aa0e      	add	r2, sp, #56	@ 0x38
 80274b6:	4639      	mov	r1, r7
 80274b8:	f7ff fc0e 	bl	8026cd8 <__sprint_r>
 80274bc:	2800      	cmp	r0, #0
 80274be:	d166      	bne.n	802758e <_vfiprintf_r+0x852>
 80274c0:	4b60      	ldr	r3, [pc, #384]	@ (8027644 <_vfiprintf_r+0x908>)
 80274c2:	a811      	add	r0, sp, #68	@ 0x44
 80274c4:	3d10      	subs	r5, #16
 80274c6:	4606      	mov	r6, r0
 80274c8:	e694      	b.n	80271f4 <_vfiprintf_r+0x4b8>
 80274ca:	4606      	mov	r6, r0
 80274cc:	e6ac      	b.n	8027228 <_vfiprintf_r+0x4ec>
 80274ce:	9800      	ldr	r0, [sp, #0]
 80274d0:	aa0e      	add	r2, sp, #56	@ 0x38
 80274d2:	4639      	mov	r1, r7
 80274d4:	f7ff fc00 	bl	8026cd8 <__sprint_r>
 80274d8:	2800      	cmp	r0, #0
 80274da:	d158      	bne.n	802758e <_vfiprintf_r+0x852>
 80274dc:	ae11      	add	r6, sp, #68	@ 0x44
 80274de:	e6b5      	b.n	802724c <_vfiprintf_r+0x510>
 80274e0:	9800      	ldr	r0, [sp, #0]
 80274e2:	aa0e      	add	r2, sp, #56	@ 0x38
 80274e4:	4639      	mov	r1, r7
 80274e6:	f7ff fbf7 	bl	8026cd8 <__sprint_r>
 80274ea:	2800      	cmp	r0, #0
 80274ec:	d14f      	bne.n	802758e <_vfiprintf_r+0x852>
 80274ee:	ae11      	add	r6, sp, #68	@ 0x44
 80274f0:	e6bc      	b.n	802726c <_vfiprintf_r+0x530>
 80274f2:	2110      	movs	r1, #16
 80274f4:	6071      	str	r1, [r6, #4]
 80274f6:	2a07      	cmp	r2, #7
 80274f8:	4461      	add	r1, ip
 80274fa:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 80274fe:	dd08      	ble.n	8027512 <_vfiprintf_r+0x7d6>
 8027500:	9800      	ldr	r0, [sp, #0]
 8027502:	aa0e      	add	r2, sp, #56	@ 0x38
 8027504:	4639      	mov	r1, r7
 8027506:	f7ff fbe7 	bl	8026cd8 <__sprint_r>
 802750a:	2800      	cmp	r0, #0
 802750c:	d13f      	bne.n	802758e <_vfiprintf_r+0x852>
 802750e:	4b4e      	ldr	r3, [pc, #312]	@ (8027648 <_vfiprintf_r+0x90c>)
 8027510:	a811      	add	r0, sp, #68	@ 0x44
 8027512:	3d10      	subs	r5, #16
 8027514:	4606      	mov	r6, r0
 8027516:	e6b2      	b.n	802727e <_vfiprintf_r+0x542>
 8027518:	4606      	mov	r6, r0
 802751a:	e6ca      	b.n	80272b2 <_vfiprintf_r+0x576>
 802751c:	2010      	movs	r0, #16
 802751e:	4402      	add	r2, r0
 8027520:	2b07      	cmp	r3, #7
 8027522:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8027526:	6070      	str	r0, [r6, #4]
 8027528:	dd06      	ble.n	8027538 <_vfiprintf_r+0x7fc>
 802752a:	9800      	ldr	r0, [sp, #0]
 802752c:	aa0e      	add	r2, sp, #56	@ 0x38
 802752e:	4639      	mov	r1, r7
 8027530:	f7ff fbd2 	bl	8026cd8 <__sprint_r>
 8027534:	bb58      	cbnz	r0, 802758e <_vfiprintf_r+0x852>
 8027536:	a911      	add	r1, sp, #68	@ 0x44
 8027538:	3c10      	subs	r4, #16
 802753a:	460e      	mov	r6, r1
 802753c:	e6bd      	b.n	80272ba <_vfiprintf_r+0x57e>
 802753e:	460e      	mov	r6, r1
 8027540:	e6d6      	b.n	80272f0 <_vfiprintf_r+0x5b4>
 8027542:	9800      	ldr	r0, [sp, #0]
 8027544:	aa0e      	add	r2, sp, #56	@ 0x38
 8027546:	4639      	mov	r1, r7
 8027548:	f7ff fbc6 	bl	8026cd8 <__sprint_r>
 802754c:	b9f8      	cbnz	r0, 802758e <_vfiprintf_r+0x852>
 802754e:	ab11      	add	r3, sp, #68	@ 0x44
 8027550:	e6de      	b.n	8027310 <_vfiprintf_r+0x5d4>
 8027552:	9a02      	ldr	r2, [sp, #8]
 8027554:	9904      	ldr	r1, [sp, #16]
 8027556:	1a54      	subs	r4, r2, r1
 8027558:	2c00      	cmp	r4, #0
 802755a:	f77f aedd 	ble.w	8027318 <_vfiprintf_r+0x5dc>
 802755e:	4d39      	ldr	r5, [pc, #228]	@ (8027644 <_vfiprintf_r+0x908>)
 8027560:	2610      	movs	r6, #16
 8027562:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8027566:	2c10      	cmp	r4, #16
 8027568:	f102 0201 	add.w	r2, r2, #1
 802756c:	601d      	str	r5, [r3, #0]
 802756e:	dc1d      	bgt.n	80275ac <_vfiprintf_r+0x870>
 8027570:	605c      	str	r4, [r3, #4]
 8027572:	2a07      	cmp	r2, #7
 8027574:	440c      	add	r4, r1
 8027576:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 802757a:	f77f aecd 	ble.w	8027318 <_vfiprintf_r+0x5dc>
 802757e:	9800      	ldr	r0, [sp, #0]
 8027580:	aa0e      	add	r2, sp, #56	@ 0x38
 8027582:	4639      	mov	r1, r7
 8027584:	f7ff fba8 	bl	8026cd8 <__sprint_r>
 8027588:	2800      	cmp	r0, #0
 802758a:	f43f aec5 	beq.w	8027318 <_vfiprintf_r+0x5dc>
 802758e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8027590:	07d9      	lsls	r1, r3, #31
 8027592:	d405      	bmi.n	80275a0 <_vfiprintf_r+0x864>
 8027594:	89bb      	ldrh	r3, [r7, #12]
 8027596:	059a      	lsls	r2, r3, #22
 8027598:	d402      	bmi.n	80275a0 <_vfiprintf_r+0x864>
 802759a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 802759c:	f7fc faf1 	bl	8023b82 <__retarget_lock_release_recursive>
 80275a0:	89bb      	ldrh	r3, [r7, #12]
 80275a2:	065b      	lsls	r3, r3, #25
 80275a4:	f57f abfb 	bpl.w	8026d9e <_vfiprintf_r+0x62>
 80275a8:	f7ff bbf6 	b.w	8026d98 <_vfiprintf_r+0x5c>
 80275ac:	3110      	adds	r1, #16
 80275ae:	2a07      	cmp	r2, #7
 80275b0:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 80275b4:	605e      	str	r6, [r3, #4]
 80275b6:	dc02      	bgt.n	80275be <_vfiprintf_r+0x882>
 80275b8:	3308      	adds	r3, #8
 80275ba:	3c10      	subs	r4, #16
 80275bc:	e7d1      	b.n	8027562 <_vfiprintf_r+0x826>
 80275be:	9800      	ldr	r0, [sp, #0]
 80275c0:	aa0e      	add	r2, sp, #56	@ 0x38
 80275c2:	4639      	mov	r1, r7
 80275c4:	f7ff fb88 	bl	8026cd8 <__sprint_r>
 80275c8:	2800      	cmp	r0, #0
 80275ca:	d1e0      	bne.n	802758e <_vfiprintf_r+0x852>
 80275cc:	ab11      	add	r3, sp, #68	@ 0x44
 80275ce:	e7f4      	b.n	80275ba <_vfiprintf_r+0x87e>
 80275d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80275d2:	b913      	cbnz	r3, 80275da <_vfiprintf_r+0x89e>
 80275d4:	2300      	movs	r3, #0
 80275d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80275d8:	e7d9      	b.n	802758e <_vfiprintf_r+0x852>
 80275da:	9800      	ldr	r0, [sp, #0]
 80275dc:	aa0e      	add	r2, sp, #56	@ 0x38
 80275de:	4639      	mov	r1, r7
 80275e0:	f7ff fb7a 	bl	8026cd8 <__sprint_r>
 80275e4:	2800      	cmp	r0, #0
 80275e6:	d0f5      	beq.n	80275d4 <_vfiprintf_r+0x898>
 80275e8:	e7d1      	b.n	802758e <_vfiprintf_r+0x852>
 80275ea:	ea54 0205 	orrs.w	r2, r4, r5
 80275ee:	f8cd a010 	str.w	sl, [sp, #16]
 80275f2:	f43f ada6 	beq.w	8027142 <_vfiprintf_r+0x406>
 80275f6:	2b01      	cmp	r3, #1
 80275f8:	f43f aedf 	beq.w	80273ba <_vfiprintf_r+0x67e>
 80275fc:	2b02      	cmp	r3, #2
 80275fe:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8027602:	f43f af28 	beq.w	8027456 <_vfiprintf_r+0x71a>
 8027606:	f004 0307 	and.w	r3, r4, #7
 802760a:	08e4      	lsrs	r4, r4, #3
 802760c:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8027610:	08ed      	lsrs	r5, r5, #3
 8027612:	3330      	adds	r3, #48	@ 0x30
 8027614:	ea54 0105 	orrs.w	r1, r4, r5
 8027618:	464a      	mov	r2, r9
 802761a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 802761e:	d1f2      	bne.n	8027606 <_vfiprintf_r+0x8ca>
 8027620:	9904      	ldr	r1, [sp, #16]
 8027622:	07c8      	lsls	r0, r1, #31
 8027624:	d506      	bpl.n	8027634 <_vfiprintf_r+0x8f8>
 8027626:	2b30      	cmp	r3, #48	@ 0x30
 8027628:	d004      	beq.n	8027634 <_vfiprintf_r+0x8f8>
 802762a:	2330      	movs	r3, #48	@ 0x30
 802762c:	f809 3c01 	strb.w	r3, [r9, #-1]
 8027630:	f1a2 0902 	sub.w	r9, r2, #2
 8027634:	ab3a      	add	r3, sp, #232	@ 0xe8
 8027636:	eba3 0309 	sub.w	r3, r3, r9
 802763a:	9c01      	ldr	r4, [sp, #4]
 802763c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8027640:	9301      	str	r3, [sp, #4]
 8027642:	e5bb      	b.n	80271bc <_vfiprintf_r+0x480>
 8027644:	080af927 	.word	0x080af927
 8027648:	080af917 	.word	0x080af917

0802764c <__sbprintf>:
 802764c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802764e:	461f      	mov	r7, r3
 8027650:	898b      	ldrh	r3, [r1, #12]
 8027652:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8027656:	f023 0302 	bic.w	r3, r3, #2
 802765a:	f8ad 300c 	strh.w	r3, [sp, #12]
 802765e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8027660:	9319      	str	r3, [sp, #100]	@ 0x64
 8027662:	89cb      	ldrh	r3, [r1, #14]
 8027664:	f8ad 300e 	strh.w	r3, [sp, #14]
 8027668:	69cb      	ldr	r3, [r1, #28]
 802766a:	9307      	str	r3, [sp, #28]
 802766c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 802766e:	9309      	str	r3, [sp, #36]	@ 0x24
 8027670:	ab1a      	add	r3, sp, #104	@ 0x68
 8027672:	9300      	str	r3, [sp, #0]
 8027674:	9304      	str	r3, [sp, #16]
 8027676:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 802767a:	4615      	mov	r5, r2
 802767c:	4606      	mov	r6, r0
 802767e:	9302      	str	r3, [sp, #8]
 8027680:	9305      	str	r3, [sp, #20]
 8027682:	a816      	add	r0, sp, #88	@ 0x58
 8027684:	2300      	movs	r3, #0
 8027686:	460c      	mov	r4, r1
 8027688:	9306      	str	r3, [sp, #24]
 802768a:	f7fc fa77 	bl	8023b7c <__retarget_lock_init_recursive>
 802768e:	462a      	mov	r2, r5
 8027690:	463b      	mov	r3, r7
 8027692:	4669      	mov	r1, sp
 8027694:	4630      	mov	r0, r6
 8027696:	f7ff fb51 	bl	8026d3c <_vfiprintf_r>
 802769a:	1e05      	subs	r5, r0, #0
 802769c:	db07      	blt.n	80276ae <__sbprintf+0x62>
 802769e:	4669      	mov	r1, sp
 80276a0:	4630      	mov	r0, r6
 80276a2:	f7fd ff39 	bl	8025518 <_fflush_r>
 80276a6:	2800      	cmp	r0, #0
 80276a8:	bf18      	it	ne
 80276aa:	f04f 35ff 	movne.w	r5, #4294967295	@ 0xffffffff
 80276ae:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80276b2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80276b4:	065b      	lsls	r3, r3, #25
 80276b6:	bf42      	ittt	mi
 80276b8:	89a3      	ldrhmi	r3, [r4, #12]
 80276ba:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 80276be:	81a3      	strhmi	r3, [r4, #12]
 80276c0:	f7fc fa5d 	bl	8023b7e <__retarget_lock_close_recursive>
 80276c4:	4628      	mov	r0, r5
 80276c6:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 80276ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080276cc <__ascii_wctomb>:
 80276cc:	4603      	mov	r3, r0
 80276ce:	4608      	mov	r0, r1
 80276d0:	b141      	cbz	r1, 80276e4 <__ascii_wctomb+0x18>
 80276d2:	2aff      	cmp	r2, #255	@ 0xff
 80276d4:	d904      	bls.n	80276e0 <__ascii_wctomb+0x14>
 80276d6:	228a      	movs	r2, #138	@ 0x8a
 80276d8:	601a      	str	r2, [r3, #0]
 80276da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80276de:	4770      	bx	lr
 80276e0:	700a      	strb	r2, [r1, #0]
 80276e2:	2001      	movs	r0, #1
 80276e4:	4770      	bx	lr

080276e6 <__fputwc>:
 80276e6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80276ea:	4680      	mov	r8, r0
 80276ec:	460f      	mov	r7, r1
 80276ee:	4614      	mov	r4, r2
 80276f0:	f7ff fa74 	bl	8026bdc <__locale_mb_cur_max>
 80276f4:	2801      	cmp	r0, #1
 80276f6:	4605      	mov	r5, r0
 80276f8:	d11b      	bne.n	8027732 <__fputwc+0x4c>
 80276fa:	1e7b      	subs	r3, r7, #1
 80276fc:	2bfe      	cmp	r3, #254	@ 0xfe
 80276fe:	d818      	bhi.n	8027732 <__fputwc+0x4c>
 8027700:	f88d 7004 	strb.w	r7, [sp, #4]
 8027704:	2600      	movs	r6, #0
 8027706:	f10d 0904 	add.w	r9, sp, #4
 802770a:	42ae      	cmp	r6, r5
 802770c:	d021      	beq.n	8027752 <__fputwc+0x6c>
 802770e:	68a3      	ldr	r3, [r4, #8]
 8027710:	f816 1009 	ldrb.w	r1, [r6, r9]
 8027714:	3b01      	subs	r3, #1
 8027716:	2b00      	cmp	r3, #0
 8027718:	60a3      	str	r3, [r4, #8]
 802771a:	da04      	bge.n	8027726 <__fputwc+0x40>
 802771c:	69a2      	ldr	r2, [r4, #24]
 802771e:	4293      	cmp	r3, r2
 8027720:	db1b      	blt.n	802775a <__fputwc+0x74>
 8027722:	290a      	cmp	r1, #10
 8027724:	d019      	beq.n	802775a <__fputwc+0x74>
 8027726:	6823      	ldr	r3, [r4, #0]
 8027728:	1c5a      	adds	r2, r3, #1
 802772a:	6022      	str	r2, [r4, #0]
 802772c:	7019      	strb	r1, [r3, #0]
 802772e:	3601      	adds	r6, #1
 8027730:	e7eb      	b.n	802770a <__fputwc+0x24>
 8027732:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 8027736:	463a      	mov	r2, r7
 8027738:	a901      	add	r1, sp, #4
 802773a:	4640      	mov	r0, r8
 802773c:	f000 f83e 	bl	80277bc <_wcrtomb_r>
 8027740:	1c43      	adds	r3, r0, #1
 8027742:	4605      	mov	r5, r0
 8027744:	d1de      	bne.n	8027704 <__fputwc+0x1e>
 8027746:	89a3      	ldrh	r3, [r4, #12]
 8027748:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802774c:	81a3      	strh	r3, [r4, #12]
 802774e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8027752:	4638      	mov	r0, r7
 8027754:	b003      	add	sp, #12
 8027756:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802775a:	4622      	mov	r2, r4
 802775c:	4640      	mov	r0, r8
 802775e:	f7fd ff43 	bl	80255e8 <__swbuf_r>
 8027762:	3001      	adds	r0, #1
 8027764:	d1e3      	bne.n	802772e <__fputwc+0x48>
 8027766:	e7f2      	b.n	802774e <__fputwc+0x68>

08027768 <_fputwc_r>:
 8027768:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 802776a:	07db      	lsls	r3, r3, #31
 802776c:	b570      	push	{r4, r5, r6, lr}
 802776e:	4605      	mov	r5, r0
 8027770:	460e      	mov	r6, r1
 8027772:	4614      	mov	r4, r2
 8027774:	d405      	bmi.n	8027782 <_fputwc_r+0x1a>
 8027776:	8993      	ldrh	r3, [r2, #12]
 8027778:	0598      	lsls	r0, r3, #22
 802777a:	d402      	bmi.n	8027782 <_fputwc_r+0x1a>
 802777c:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 802777e:	f7fc f9ff 	bl	8023b80 <__retarget_lock_acquire_recursive>
 8027782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8027786:	0499      	lsls	r1, r3, #18
 8027788:	d406      	bmi.n	8027798 <_fputwc_r+0x30>
 802778a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 802778e:	81a3      	strh	r3, [r4, #12]
 8027790:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8027792:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8027796:	6663      	str	r3, [r4, #100]	@ 0x64
 8027798:	4622      	mov	r2, r4
 802779a:	4628      	mov	r0, r5
 802779c:	4631      	mov	r1, r6
 802779e:	f7ff ffa2 	bl	80276e6 <__fputwc>
 80277a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80277a4:	07da      	lsls	r2, r3, #31
 80277a6:	4605      	mov	r5, r0
 80277a8:	d405      	bmi.n	80277b6 <_fputwc_r+0x4e>
 80277aa:	89a3      	ldrh	r3, [r4, #12]
 80277ac:	059b      	lsls	r3, r3, #22
 80277ae:	d402      	bmi.n	80277b6 <_fputwc_r+0x4e>
 80277b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80277b2:	f7fc f9e6 	bl	8023b82 <__retarget_lock_release_recursive>
 80277b6:	4628      	mov	r0, r5
 80277b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080277bc <_wcrtomb_r>:
 80277bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80277be:	4c09      	ldr	r4, [pc, #36]	@ (80277e4 <_wcrtomb_r+0x28>)
 80277c0:	b085      	sub	sp, #20
 80277c2:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 80277c6:	4605      	mov	r5, r0
 80277c8:	461e      	mov	r6, r3
 80277ca:	b909      	cbnz	r1, 80277d0 <_wcrtomb_r+0x14>
 80277cc:	460a      	mov	r2, r1
 80277ce:	a901      	add	r1, sp, #4
 80277d0:	47b8      	blx	r7
 80277d2:	1c43      	adds	r3, r0, #1
 80277d4:	bf01      	itttt	eq
 80277d6:	2300      	moveq	r3, #0
 80277d8:	6033      	streq	r3, [r6, #0]
 80277da:	238a      	moveq	r3, #138	@ 0x8a
 80277dc:	602b      	streq	r3, [r5, #0]
 80277de:	b005      	add	sp, #20
 80277e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80277e2:	bf00      	nop
 80277e4:	20008974 	.word	0x20008974

080277e8 <_Unwind_GetDataRelBase>:
 80277e8:	b508      	push	{r3, lr}
 80277ea:	f7fb f965 	bl	8022ab8 <abort>

080277ee <_Unwind_GetTextRelBase>:
 80277ee:	b508      	push	{r3, lr}
 80277f0:	f7ff fffa 	bl	80277e8 <_Unwind_GetDataRelBase>

080277f4 <_getpid>:
 80277f4:	4b02      	ldr	r3, [pc, #8]	@ (8027800 <_getpid+0xc>)
 80277f6:	2258      	movs	r2, #88	@ 0x58
 80277f8:	601a      	str	r2, [r3, #0]
 80277fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80277fe:	4770      	bx	lr
 8027800:	2003cfdc 	.word	0x2003cfdc

08027804 <_kill>:
 8027804:	4b02      	ldr	r3, [pc, #8]	@ (8027810 <_kill+0xc>)
 8027806:	2258      	movs	r2, #88	@ 0x58
 8027808:	601a      	str	r2, [r3, #0]
 802780a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 802780e:	4770      	bx	lr
 8027810:	2003cfdc 	.word	0x2003cfdc

08027814 <_sbrk>:
 8027814:	4a04      	ldr	r2, [pc, #16]	@ (8027828 <_sbrk+0x14>)
 8027816:	6811      	ldr	r1, [r2, #0]
 8027818:	4603      	mov	r3, r0
 802781a:	b909      	cbnz	r1, 8027820 <_sbrk+0xc>
 802781c:	4903      	ldr	r1, [pc, #12]	@ (802782c <_sbrk+0x18>)
 802781e:	6011      	str	r1, [r2, #0]
 8027820:	6810      	ldr	r0, [r2, #0]
 8027822:	4403      	add	r3, r0
 8027824:	6013      	str	r3, [r2, #0]
 8027826:	4770      	bx	lr
 8027828:	2003cfe0 	.word	0x2003cfe0
 802782c:	2003cfe4 	.word	0x2003cfe4

08027830 <_init>:
 8027830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027832:	bf00      	nop
 8027834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8027836:	bc08      	pop	{r3}
 8027838:	469e      	mov	lr, r3
 802783a:	4770      	bx	lr

0802783c <_fini>:
 802783c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802783e:	bf00      	nop
 8027840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8027842:	bc08      	pop	{r3}
 8027844:	469e      	mov	lr, r3
 8027846:	4770      	bx	lr
