// Seed: 400109686
module module_0 (
    output tri1 id_0
);
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5
    , id_14,
    output wand id_6,
    input wor id_7,
    output tri0 id_8,
    input supply0 id_9,
    output tri id_10,
    input tri0 id_11,
    output supply0 id_12
);
  assign id_8 = -1;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_0 = 0;
  assign id_14 = id_0;
endmodule
module module_2 (
    output supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    output supply0 id_3
    , id_8,
    input tri1 id_4,
    output wor id_5,
    output tri1 id_6
);
  logic id_9 = -1;
  module_0 modCall_1 (id_3);
endmodule
