

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Fri Dec  8 09:48:39 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline_3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    31.903|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5411|  5411|  5411|  5411|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  5409|  5409|         3|          1|          1|  5408|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10816 x float]* %conv_1_out_1), !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10816 x float]* %conv_1_out_0), !map !15"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out), !map !21"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 15.1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [pool/pooling.cpp:10]   --->   Operation 11 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_5, %Col_Loop ]" [pool/pooling.cpp:28]   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13, %Col_Loop ]" [pool/pooling.cpp:13]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln35_1, %Col_Loop ]" [pool/pooling.cpp:35]   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.09ns)   --->   "%icmp_ln10 = icmp eq i13 %indvar_flatten13, -2784" [pool/pooling.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.67ns)   --->   "%add_ln10 = add i13 %indvar_flatten13, 1" [pool/pooling.cpp:10]   --->   Operation 17 'add' 'add_ln10' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [pool/pooling.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.82ns)   --->   "%f = add i6 1, %f_0" [pool/pooling.cpp:10]   --->   Operation 19 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [pool/pooling.cpp:13]   --->   Operation 20 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln28_4 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 21 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.18ns)   --->   "%select_ln28_5 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 22 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_7)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pool/pooling.cpp:28]   --->   Operation 23 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 24 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_7 = and i1 %icmp_ln16, %xor_ln28" [pool/pooling.cpp:28]   --->   Operation 25 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_4" [pool/pooling.cpp:13]   --->   Operation 26 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%or_ln35 = or i1 %and_ln28_7, %icmp_ln13" [pool/pooling.cpp:35]   --->   Operation 27 'or' 'or_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %or_ln35, i4 0, i4 %c_0" [pool/pooling.cpp:35]   --->   Operation 28 'select' 'select_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.02ns)   --->   "%select_ln35_1 = select i1 %and_ln28_7, i4 %r, i4 %select_ln28_4" [pool/pooling.cpp:35]   --->   Operation 29 'select' 'select_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %select_ln35_1 to i9" [pool/pooling.cpp:28]   --->   Operation 30 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i9 26, %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 31 'mul' 'mul_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln35, i1 false)" [pool/pooling.cpp:26]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %shl_ln to i9" [pool/pooling.cpp:28]   --->   Operation 33 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln28 = add i9 %zext_ln28_1, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 34 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i9 %add_ln28 to i1" [pool/pooling.cpp:28]   --->   Operation 35 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 36 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%or_ln28_7 = or i6 %tmp_1, %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 37 'or' 'or_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln28, i32 1, i32 8)" [pool/pooling.cpp:28]   --->   Operation 38 'partselect' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp, i6 %or_ln28_7)" [pool/pooling.cpp:28]   --->   Operation 39 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i14 %tmp_13 to i64" [pool/pooling.cpp:28]   --->   Operation 40 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 41 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 42 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%or_ln26 = or i5 %shl_ln, 1" [pool/pooling.cpp:26]   --->   Operation 43 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%zext_ln28_3 = zext i5 %or_ln26 to i9" [pool/pooling.cpp:28]   --->   Operation 44 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln28_1 = add i9 %zext_ln28_3, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 45 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln35" [pool/pooling.cpp:16]   --->   Operation 46 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %indvar_flatten" [pool/pooling.cpp:13]   --->   Operation 47 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.24ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [pool/pooling.cpp:13]   --->   Operation 48 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 11.0>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %select_ln28_5 to i15" [pool/pooling.cpp:35]   --->   Operation 49 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 50 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 51 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_0_load to i32" [pool/pooling.cpp:28]   --->   Operation 52 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 53 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 54 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_3, -1" [pool/pooling.cpp:28]   --->   Operation 55 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 56 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 57 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_0_load, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 58 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_4" [pool/pooling.cpp:28]   --->   Operation 59 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %conv_1_out_0_load, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 60 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %add_ln28_1, i5 0)" [pool/pooling.cpp:28]   --->   Operation 61 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i14 %tmp_14 to i15" [pool/pooling.cpp:28]   --->   Operation 62 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.81ns)   --->   "%add_ln28_2 = add i15 %zext_ln35_1, %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 63 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i15 %add_ln28_2 to i64" [pool/pooling.cpp:28]   --->   Operation 64 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 65 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 66 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 67 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 68 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 69 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 4 <SV = 3> <Delay = 31.9>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 70 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5408, i64 5408, i64 5408)"   --->   Operation 71 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %select_ln28_5 to i14" [pool/pooling.cpp:35]   --->   Operation 72 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 73 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i4 %select_ln35_1 to i8" [pool/pooling.cpp:35]   --->   Operation 74 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 13, %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 75 'mul' 'mul_ln35' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:17]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:17]   --->   Operation 77 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:18]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 79 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %conv_1_out_0_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 80 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 81 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 82 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 83 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 84 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 85 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 86 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 87 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 88 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_6, -1" [pool/pooling.cpp:28]   --->   Operation 89 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 90 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 91 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 92 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %conv_1_out_0_load_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 93 'fcmp' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_7" [pool/pooling.cpp:28]   --->   Operation 94 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %conv_1_out_0_load_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 95 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 96 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %conv_1_out_1_load to i32" [pool/pooling.cpp:28]   --->   Operation 97 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 98 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 99 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 100 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 101 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 102 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 103 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 104 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 105 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_9, -1" [pool/pooling.cpp:28]   --->   Operation 106 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 107 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 108 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 109 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %conv_1_out_1_load, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 110 'fcmp' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_s" [pool/pooling.cpp:28]   --->   Operation 111 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %conv_1_out_1_load, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 112 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 113 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %conv_1_out_1_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 114 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 115 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 116 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 117 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 118 'partselect' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 119 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 120 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 121 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 122 'or' 'or_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_11, -1" [pool/pooling.cpp:28]   --->   Operation 123 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 124 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 125 'or' 'or_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 126 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (6.78ns)   --->   "%tmp_12 = fcmp ogt float %conv_1_out_1_load_1, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 127 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_12" [pool/pooling.cpp:28]   --->   Operation 128 'and' 'and_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %conv_1_out_1_load_1, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 129 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i4 %select_ln35 to i8" [pool/pooling.cpp:35]   --->   Operation 130 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %zext_ln35_3, %mul_ln35" [pool/pooling.cpp:35]   --->   Operation 131 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 132 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i13 %tmp_15 to i14" [pool/pooling.cpp:35]   --->   Operation 133 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln35, %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 134 'add' 'add_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 135 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 136 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 137 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_2) nounwind" [pool/pooling.cpp:36]   --->   Operation 138 'specregionend' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 139 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 140 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000]
br_ln10             (br               ) [ 011110]
indvar_flatten13    (phi              ) [ 001000]
f_0                 (phi              ) [ 001000]
indvar_flatten      (phi              ) [ 001000]
r_0                 (phi              ) [ 001000]
c_0                 (phi              ) [ 001000]
icmp_ln10           (icmp             ) [ 001110]
add_ln10            (add              ) [ 011110]
br_ln10             (br               ) [ 000000]
f                   (add              ) [ 000000]
icmp_ln13           (icmp             ) [ 000000]
select_ln28_4       (select           ) [ 000000]
select_ln28_5       (select           ) [ 011110]
xor_ln28            (xor              ) [ 000000]
icmp_ln16           (icmp             ) [ 000000]
and_ln28_7          (and              ) [ 000000]
r                   (add              ) [ 000000]
or_ln35             (or               ) [ 000000]
select_ln35         (select           ) [ 001110]
select_ln35_1       (select           ) [ 011110]
zext_ln28           (zext             ) [ 000000]
mul_ln28            (mul              ) [ 000000]
shl_ln              (bitconcatenate   ) [ 000000]
zext_ln28_1         (zext             ) [ 000000]
add_ln28            (add              ) [ 000000]
trunc_ln28          (trunc            ) [ 000000]
tmp_1               (bitconcatenate   ) [ 000000]
or_ln28_7           (or               ) [ 000000]
tmp                 (partselect       ) [ 000000]
tmp_13              (bitconcatenate   ) [ 000000]
zext_ln28_2         (zext             ) [ 001100]
conv_1_out_0_addr   (getelementptr    ) [ 001100]
or_ln26             (or               ) [ 000000]
zext_ln28_3         (zext             ) [ 000000]
add_ln28_1          (add              ) [ 001100]
c                   (add              ) [ 011110]
add_ln13            (add              ) [ 000000]
select_ln13         (select           ) [ 011110]
zext_ln35_1         (zext             ) [ 000000]
conv_1_out_1_addr   (getelementptr    ) [ 001010]
conv_1_out_0_load   (load             ) [ 000000]
bitcast_ln28        (bitcast          ) [ 000000]
tmp_3               (partselect       ) [ 000000]
trunc_ln28_1        (trunc            ) [ 000000]
icmp_ln28           (icmp             ) [ 000000]
icmp_ln28_1         (icmp             ) [ 000000]
or_ln28             (or               ) [ 000000]
tmp_4               (fcmp             ) [ 000000]
and_ln28            (and              ) [ 000000]
select_ln28         (select           ) [ 001010]
tmp_14              (bitconcatenate   ) [ 000000]
zext_ln28_4         (zext             ) [ 000000]
add_ln28_2          (add              ) [ 000000]
zext_ln28_5         (zext             ) [ 000000]
conv_1_out_0_addr_1 (getelementptr    ) [ 001010]
conv_1_out_1_addr_1 (getelementptr    ) [ 001010]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
zext_ln35           (zext             ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
zext_ln35_2         (zext             ) [ 000000]
mul_ln35            (mul              ) [ 000000]
specloopname_ln17   (specloopname     ) [ 000000]
tmp_2               (specregionbegin  ) [ 000000]
specpipeline_ln18   (specpipeline     ) [ 000000]
conv_1_out_0_load_1 (load             ) [ 000000]
bitcast_ln28_1      (bitcast          ) [ 000000]
tmp_5               (partselect       ) [ 000000]
trunc_ln28_2        (trunc            ) [ 000000]
bitcast_ln28_2      (bitcast          ) [ 000000]
tmp_6               (partselect       ) [ 000000]
trunc_ln28_3        (trunc            ) [ 000000]
icmp_ln28_2         (icmp             ) [ 000000]
icmp_ln28_3         (icmp             ) [ 000000]
or_ln28_1           (or               ) [ 000000]
icmp_ln28_4         (icmp             ) [ 000000]
icmp_ln28_5         (icmp             ) [ 000000]
or_ln28_2           (or               ) [ 000000]
and_ln28_1          (and              ) [ 000000]
tmp_7               (fcmp             ) [ 000000]
and_ln28_2          (and              ) [ 000000]
select_ln28_1       (select           ) [ 000000]
conv_1_out_1_load   (load             ) [ 000000]
bitcast_ln28_3      (bitcast          ) [ 000000]
tmp_8               (partselect       ) [ 000000]
trunc_ln28_4        (trunc            ) [ 000000]
bitcast_ln28_4      (bitcast          ) [ 000000]
tmp_9               (partselect       ) [ 000000]
trunc_ln28_5        (trunc            ) [ 000000]
icmp_ln28_6         (icmp             ) [ 000000]
icmp_ln28_7         (icmp             ) [ 000000]
or_ln28_3           (or               ) [ 000000]
icmp_ln28_8         (icmp             ) [ 000000]
icmp_ln28_9         (icmp             ) [ 000000]
or_ln28_4           (or               ) [ 000000]
and_ln28_3          (and              ) [ 000000]
tmp_s               (fcmp             ) [ 000000]
and_ln28_4          (and              ) [ 000000]
select_ln28_2       (select           ) [ 000000]
conv_1_out_1_load_1 (load             ) [ 000000]
bitcast_ln28_5      (bitcast          ) [ 000000]
tmp_10              (partselect       ) [ 000000]
trunc_ln28_6        (trunc            ) [ 000000]
bitcast_ln28_6      (bitcast          ) [ 000000]
tmp_11              (partselect       ) [ 000000]
trunc_ln28_7        (trunc            ) [ 000000]
icmp_ln28_10        (icmp             ) [ 000000]
icmp_ln28_11        (icmp             ) [ 000000]
or_ln28_5           (or               ) [ 000000]
icmp_ln28_12        (icmp             ) [ 000000]
icmp_ln28_13        (icmp             ) [ 000000]
or_ln28_6           (or               ) [ 000000]
and_ln28_5          (and              ) [ 000000]
tmp_12              (fcmp             ) [ 000000]
and_ln28_6          (and              ) [ 000000]
select_ln28_3       (select           ) [ 000000]
zext_ln35_3         (zext             ) [ 000000]
add_ln35            (add              ) [ 000000]
tmp_15              (bitconcatenate   ) [ 000000]
zext_ln35_4         (zext             ) [ 000000]
add_ln35_1          (add              ) [ 000000]
zext_ln35_5         (zext             ) [ 000000]
max_pool_1_out_addr (getelementptr    ) [ 000000]
store_ln35          (store            ) [ 000000]
empty_6             (specregionend    ) [ 000000]
br_ln0              (br               ) [ 011110]
ret_ln39            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="conv_1_out_0_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
<pin id="137" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/2 conv_1_out_0_load_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_1_out_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="14" slack="1"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_1_out_0_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="15" slack="0"/>
<pin id="124" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_1/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv_1_out_1_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="15" slack="0"/>
<pin id="131" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="146" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
<pin id="148" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/3 conv_1_out_1_load_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="max_pool_1_out_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln35_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="indvar_flatten13_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="13" slack="1"/>
<pin id="165" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten13_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="13" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="f_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="1"/>
<pin id="176" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="f_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="indvar_flatten_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvar_flatten_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="r_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="c_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="c_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_7_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_12_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln10_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="0"/>
<pin id="241" dir="0" index="1" bw="13" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln10_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="f_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln13_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln28_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln28_5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xor_ln28_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln16_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="and_ln28_7_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_7/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="r_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="or_ln35_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln35_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln35_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="4" slack="0"/>
<pin id="321" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln28_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="mul_ln28_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln28_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln28_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="9" slack="0"/>
<pin id="350" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln28_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="or_ln28_7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="0" index="1" bw="6" slack="0"/>
<pin id="368" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="9" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="0" index="3" bw="5" slack="0"/>
<pin id="376" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_13_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="14" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln28_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln26_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln28_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln28_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="9" slack="0"/>
<pin id="407" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="c_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln13_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln13_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln35_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="1"/>
<pin id="432" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="bitcast_ln28_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln28_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln28_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln28_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="23" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln28_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln28_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln28_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_14_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="14" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="1"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln28_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="0"/>
<pin id="492" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln28_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="14" slack="0"/>
<pin id="497" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln28_5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="15" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln35_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="2"/>
<pin id="508" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln35_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="2"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="bitcast_ln28_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln28_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="bitcast_ln28_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_6_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln28_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln28_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln28_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="23" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln28_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln28_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln28_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="23" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln28_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln28_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="and_ln28_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln28_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="32" slack="1"/>
<pin id="599" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="bitcast_ln28_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="6" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln28_4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="bitcast_ln28_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_9_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="6" slack="0"/>
<pin id="630" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="trunc_ln28_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln28_6_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln28_7_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="23" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="or_ln28_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln28_8_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln28_9_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="23" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln28_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="and_ln28_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln28_4_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln28_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="32" slack="0"/>
<pin id="691" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="bitcast_ln28_5_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_10_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="6" slack="0"/>
<pin id="704" dir="0" index="3" bw="6" slack="0"/>
<pin id="705" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln28_6_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="bitcast_ln28_6_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_11_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="6" slack="0"/>
<pin id="722" dir="0" index="3" bw="6" slack="0"/>
<pin id="723" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln28_7_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_7/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln28_10_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln28_11_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="23" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="or_ln28_5_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln28_12_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln28_13_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="23" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="or_ln28_6_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="and_ln28_5_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="and_ln28_6_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln28_3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="0" index="2" bw="32" slack="0"/>
<pin id="784" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln35_3_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="2"/>
<pin id="791" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_15_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="13" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="0"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln35_4_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="13" slack="0"/>
<pin id="801" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln35_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="6" slack="0"/>
<pin id="805" dir="0" index="1" bw="13" slack="0"/>
<pin id="806" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln35_5_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="14" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/4 "/>
</bind>
</comp>

<comp id="814" class="1007" name="grp_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="4" slack="0"/>
<pin id="817" dir="0" index="2" bw="4" slack="0"/>
<pin id="818" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/4 add_ln35/4 "/>
</bind>
</comp>

<comp id="823" class="1005" name="icmp_ln10_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln10_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="13" slack="0"/>
<pin id="829" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="832" class="1005" name="select_ln28_5_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="0"/>
<pin id="834" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_5 "/>
</bind>
</comp>

<comp id="839" class="1005" name="select_ln35_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="4" slack="2"/>
<pin id="841" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="844" class="1005" name="select_ln35_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="4" slack="0"/>
<pin id="846" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="850" class="1005" name="zext_ln28_2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="1"/>
<pin id="852" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="conv_1_out_0_addr_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="14" slack="1"/>
<pin id="857" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="860" class="1005" name="add_ln28_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="9" slack="1"/>
<pin id="862" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="c_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="4" slack="0"/>
<pin id="867" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="870" class="1005" name="select_ln13_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="875" class="1005" name="conv_1_out_1_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="14" slack="1"/>
<pin id="877" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="select_ln28_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="887" class="1005" name="conv_1_out_0_addr_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="14" slack="1"/>
<pin id="889" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="conv_1_out_1_addr_1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="1"/>
<pin id="894" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="120" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="144"><net_src comp="113" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="127" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="107" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="107" pin="7"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="139" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="139" pin="7"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="167" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="167" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="178" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="189" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="200" pin="4"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="257" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="251" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="178" pin="4"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="257" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="211" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="279" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="263" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="291" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="257" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="211" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="291" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="297" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="263" pin="3"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="309" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="329" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="271" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="347" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="371" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="365" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="398"><net_src comp="335" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="54" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="329" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="32" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="309" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="189" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="257" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="436"><net_src comp="107" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="58" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="62" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="433" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="437" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="64" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="447" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="66" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="218" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="107" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="68" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="42" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="483" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="430" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="515"><net_src comp="107" pin="7"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="58" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="60" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="62" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="529"><net_src comp="512" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="60" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="62" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="546"><net_src comp="530" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="516" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="64" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="526" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="66" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="547" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="533" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="64" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="543" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="565" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="559" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="224" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="107" pin="7"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="595" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="606"><net_src comp="139" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="58" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="60" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="620"><net_src comp="603" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="595" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="58" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="60" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="62" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="621" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="607" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="64" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="617" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="66" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="639" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="625" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="64" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="635" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="66" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="657" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="651" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="229" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="139" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="595" pin="3"/><net_sink comp="687" pin=2"/></net>

<net id="695"><net_src comp="687" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="699"><net_src comp="139" pin="7"/><net_sink comp="696" pin=0"/></net>

<net id="706"><net_src comp="58" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="708"><net_src comp="60" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="709"><net_src comp="62" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="713"><net_src comp="696" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="687" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="58" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="60" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="62" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="731"><net_src comp="714" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="700" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="64" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="710" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="66" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="732" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="718" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="64" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="728" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="66" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="750" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="744" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="234" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="139" pin="7"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="687" pin="3"/><net_sink comp="780" pin=2"/></net>

<net id="788"><net_src comp="780" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="797"><net_src comp="96" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="42" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="802"><net_src comp="792" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="506" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="799" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="819"><net_src comp="82" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="509" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="789" pin="1"/><net_sink comp="814" pin=2"/></net>

<net id="822"><net_src comp="814" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="826"><net_src comp="239" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="245" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="835"><net_src comp="271" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="842"><net_src comp="309" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="847"><net_src comp="317" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="853"><net_src comp="389" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="858"><net_src comp="100" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="863"><net_src comp="404" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="868"><net_src comp="410" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="873"><net_src comp="422" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="878"><net_src comp="113" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="883"><net_src comp="475" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="890"><net_src comp="120" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="895"><net_src comp="127" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="139" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {4 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {2 3 4 }
	Port: max_pool_1 : conv_1_out_1 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_4 : 2
		select_ln28_5 : 2
		xor_ln28 : 2
		icmp_ln16 : 1
		and_ln28_7 : 2
		r : 3
		or_ln35 : 2
		select_ln35 : 2
		select_ln35_1 : 2
		zext_ln28 : 3
		mul_ln28 : 4
		shl_ln : 3
		zext_ln28_1 : 4
		add_ln28 : 5
		trunc_ln28 : 6
		tmp_1 : 7
		or_ln28_7 : 8
		tmp : 6
		tmp_13 : 8
		zext_ln28_2 : 9
		conv_1_out_0_addr : 10
		conv_1_out_0_load : 11
		or_ln26 : 4
		zext_ln28_3 : 4
		add_ln28_1 : 5
		c : 3
		add_ln13 : 1
		select_ln13 : 2
	State 3
		bitcast_ln28 : 1
		tmp_3 : 2
		trunc_ln28_1 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		tmp_4 : 1
		and_ln28 : 4
		select_ln28 : 4
		zext_ln28_4 : 1
		add_ln28_2 : 2
		zext_ln28_5 : 3
		conv_1_out_0_addr_1 : 4
		conv_1_out_1_addr_1 : 4
		conv_1_out_0_load_1 : 5
		conv_1_out_1_load : 1
		conv_1_out_1_load_1 : 5
	State 4
		mul_ln35 : 1
		bitcast_ln28_1 : 1
		tmp_5 : 2
		trunc_ln28_2 : 2
		tmp_6 : 1
		trunc_ln28_3 : 1
		icmp_ln28_2 : 3
		icmp_ln28_3 : 3
		or_ln28_1 : 4
		icmp_ln28_4 : 2
		icmp_ln28_5 : 2
		or_ln28_2 : 3
		and_ln28_1 : 4
		tmp_7 : 1
		and_ln28_2 : 4
		select_ln28_1 : 4
		bitcast_ln28_3 : 1
		tmp_8 : 2
		trunc_ln28_4 : 2
		bitcast_ln28_4 : 5
		tmp_9 : 6
		trunc_ln28_5 : 6
		icmp_ln28_6 : 3
		icmp_ln28_7 : 3
		or_ln28_3 : 4
		icmp_ln28_8 : 7
		icmp_ln28_9 : 7
		or_ln28_4 : 8
		and_ln28_3 : 8
		tmp_s : 5
		and_ln28_4 : 8
		select_ln28_2 : 8
		bitcast_ln28_5 : 1
		tmp_10 : 2
		trunc_ln28_6 : 2
		bitcast_ln28_6 : 9
		tmp_11 : 10
		trunc_ln28_7 : 10
		icmp_ln28_10 : 3
		icmp_ln28_11 : 3
		or_ln28_5 : 4
		icmp_ln28_12 : 11
		icmp_ln28_13 : 11
		or_ln28_6 : 12
		and_ln28_5 : 12
		tmp_12 : 9
		and_ln28_6 : 12
		select_ln28_3 : 12
		add_ln35 : 2
		tmp_15 : 3
		zext_ln35_4 : 4
		add_ln35_1 : 5
		zext_ln35_5 : 6
		max_pool_1_out_addr : 7
		store_ln35 : 13
		empty_6 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_4_fu_218     |    0    |    66   |   239   |
|   fcmp   |     tmp_7_fu_224     |    0    |    66   |   239   |
|          |     tmp_s_fu_229     |    0    |    66   |   239   |
|          |     tmp_12_fu_234    |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_239   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_257   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_285   |    0    |    0    |    9    |
|          |   icmp_ln28_fu_451   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_457  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_547  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_553  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_565  |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_5_fu_571  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_639  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_645  |    0    |    0    |    18   |
|          |  icmp_ln28_8_fu_657  |    0    |    0    |    11   |
|          |  icmp_ln28_9_fu_663  |    0    |    0    |    18   |
|          |  icmp_ln28_10_fu_732 |    0    |    0    |    11   |
|          |  icmp_ln28_11_fu_738 |    0    |    0    |    18   |
|          |  icmp_ln28_12_fu_750 |    0    |    0    |    11   |
|          |  icmp_ln28_13_fu_756 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln28_4_fu_263 |    0    |    0    |    4    |
|          | select_ln28_5_fu_271 |    0    |    0    |    6    |
|          |  select_ln35_fu_309  |    0    |    0    |    4    |
|          | select_ln35_1_fu_317 |    0    |    0    |    4    |
|  select  |  select_ln13_fu_422  |    0    |    0    |    8    |
|          |  select_ln28_fu_475  |    0    |    0    |    32   |
|          | select_ln28_1_fu_595 |    0    |    0    |    32   |
|          | select_ln28_2_fu_687 |    0    |    0    |    32   |
|          | select_ln28_3_fu_780 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_245   |    0    |    0    |    17   |
|          |       f_fu_251       |    0    |    0    |    15   |
|          |       r_fu_297       |    0    |    0    |    13   |
|          |    add_ln28_fu_347   |    0    |    0    |    15   |
|    add   |   add_ln28_1_fu_404  |    0    |    0    |    15   |
|          |       c_fu_410       |    0    |    0    |    13   |
|          |    add_ln13_fu_416   |    0    |    0    |    15   |
|          |   add_ln28_2_fu_494  |    0    |    0    |    19   |
|          |   add_ln35_1_fu_803  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln28_fu_329   |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_303    |    0    |    0    |    2    |
|          |   or_ln28_7_fu_365   |    0    |    0    |    6    |
|          |    or_ln26_fu_394    |    0    |    0    |    0    |
|          |    or_ln28_fu_463    |    0    |    0    |    2    |
|    or    |   or_ln28_1_fu_559   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_577   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_651   |    0    |    0    |    2    |
|          |   or_ln28_4_fu_669   |    0    |    0    |    2    |
|          |   or_ln28_5_fu_744   |    0    |    0    |    2    |
|          |   or_ln28_6_fu_762   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_7_fu_291  |    0    |    0    |    2    |
|          |    and_ln28_fu_469   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_583  |    0    |    0    |    2    |
|    and   |   and_ln28_2_fu_589  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_675  |    0    |    0    |    2    |
|          |   and_ln28_4_fu_681  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_768  |    0    |    0    |    2    |
|          |   and_ln28_6_fu_774  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_279   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_814      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln28_fu_325   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_343  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_389  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_400  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_430  |    0    |    0    |    0    |
|   zext   |  zext_ln28_4_fu_490  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_500  |    0    |    0    |    0    |
|          |   zext_ln35_fu_506   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_509  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_789  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_799  |    0    |    0    |    0    |
|          |  zext_ln35_5_fu_809  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_335    |    0    |    0    |    0    |
|          |     tmp_1_fu_357     |    0    |    0    |    0    |
|bitconcatenate|     tmp_13_fu_381    |    0    |    0    |    0    |
|          |     tmp_14_fu_483    |    0    |    0    |    0    |
|          |     tmp_15_fu_792    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_353  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_447 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_526 |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_3_fu_543 |    0    |    0    |    0    |
|          |  trunc_ln28_4_fu_617 |    0    |    0    |    0    |
|          |  trunc_ln28_5_fu_635 |    0    |    0    |    0    |
|          |  trunc_ln28_6_fu_710 |    0    |    0    |    0    |
|          |  trunc_ln28_7_fu_728 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_371      |    0    |    0    |    0    |
|          |     tmp_3_fu_437     |    0    |    0    |    0    |
|          |     tmp_5_fu_516     |    0    |    0    |    0    |
|partselect|     tmp_6_fu_533     |    0    |    0    |    0    |
|          |     tmp_8_fu_607     |    0    |    0    |    0    |
|          |     tmp_9_fu_625     |    0    |    0    |    0    |
|          |     tmp_10_fu_700    |    0    |    0    |    0    |
|          |     tmp_11_fu_718    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   264   |   1551  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln10_reg_827     |   13   |
|     add_ln28_1_reg_860    |    9   |
|        c_0_reg_207        |    4   |
|         c_reg_865         |    4   |
|conv_1_out_0_addr_1_reg_887|   14   |
| conv_1_out_0_addr_reg_855 |   14   |
|conv_1_out_1_addr_1_reg_892|   14   |
| conv_1_out_1_addr_reg_875 |   14   |
|        f_0_reg_174        |    6   |
|     icmp_ln10_reg_823     |    1   |
|  indvar_flatten13_reg_163 |   13   |
|   indvar_flatten_reg_185  |    8   |
|        r_0_reg_196        |    4   |
|    select_ln13_reg_870    |    8   |
|   select_ln28_5_reg_832   |    6   |
|    select_ln28_reg_880    |   32   |
|   select_ln35_1_reg_844   |    4   |
|    select_ln35_reg_839    |    4   |
|    zext_ln28_2_reg_850    |   64   |
+---------------------------+--------+
|           Total           |   236  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_139 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_139 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   264  |  1551  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   236  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   500  |  1587  |
+-----------+--------+--------+--------+--------+
