

================================================================
== Vitis HLS Report for 'udpTxEngine'
================================================================
* Date:           Wed Mar  8 19:15:07 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.935 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      104|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      194|    -|
|Register             |        -|     -|     1839|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1839|      298|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln229_1_fu_538_p2             |         +|   0|  0|  23|          16|           4|
    |add_ln229_fu_526_p2               |         +|   0|  0|  23|          16|           5|
    |ap_condition_228                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_277                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_290                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_293                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_296                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_306                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_358                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_673                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_81                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op107_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op133_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op136_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op138_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op71_read_state1     |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_162_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_6_i_nbreadreq_fu_184_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_176_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln312_fu_550_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 104|          60|          35|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |agmdDataOut_blk_n                               |   9|          2|    1|          2|
    |agmdpayloadLenOut_blk_n                         |   9|          2|    1|          2|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241    |  14|          3|    1|          3|
    |prevWord_data_V                                 |   9|          2|  512|       1024|
    |prevWord_keep_V                                 |   9|          2|   64|        128|
    |txUdpDataOut_TDATA_blk_n                        |   9|          2|    1|          2|
    |txUdpDataOut_TDATA_int_regslice                 |  20|          4|  512|       2048|
    |txUdpDataOut_TKEEP_int_regslice                 |  20|          4|   64|        256|
    |txUdpDataOut_TLAST_int_regslice                 |  20|          4|    1|          4|
    |txthMetaData_blk_n                              |   9|          2|    1|          2|
    |ute_state                                       |  43|          8|    3|         24|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 194|         40| 1163|       3500|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                       |    1|   0|    1|          0|
    |ap_done_reg                                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241    |    1|   0|    1|          0|
    |currMetaData_myIP_V                             |   32|   0|   32|          0|
    |currMetaData_myPort_V                           |   16|   0|   16|          0|
    |currMetaData_theirIP_V                          |   32|   0|   32|          0|
    |currMetaData_theirPort_V                        |   16|   0|   16|          0|
    |ip_len_V                                        |   16|   0|   16|          0|
    |p_Result_14_reg_792                             |  224|   0|  224|          0|
    |p_Result_15_reg_797                             |   28|   0|   28|          0|
    |prevWord_data_V                                 |  512|   0|  512|          0|
    |prevWord_keep_V                                 |   64|   0|   64|          0|
    |reg_306                                         |   36|   0|   36|          0|
    |tmp_1_i_reg_827                                 |    1|   0|    1|          0|
    |tmp_1_i_reg_827_pp0_iter1_reg                   |    1|   0|    1|          0|
    |tmp_2_i_reg_802                                 |    1|   0|    1|          0|
    |tmp_2_i_reg_802_pp0_iter1_reg                   |    1|   0|    1|          0|
    |trunc_ln674_6_reg_834                           |  288|   0|  288|          0|
    |trunc_ln674_7_reg_809                           |  224|   0|  224|          0|
    |trunc_ln674_8_reg_814                           |   28|   0|   28|          0|
    |trunc_ln674_9_reg_819                           |  288|   0|  288|          0|
    |udp_len_V                                       |   16|   0|   16|          0|
    |ute_state                                       |    3|   0|    3|          0|
    |ute_state_load_reg_788                          |    3|   0|    3|          0|
    |ute_state_load_reg_788_pp0_iter1_reg            |    3|   0|    3|          0|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 1839|   0| 1839|          0|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+-----------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |     Source Object     |    C Type    |
+---------------------------+-----+------+------------+-----------------------+--------------+
|ap_clk                     |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_rst                     |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_start                   |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_done                    |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_continue                |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_idle                    |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_ready                   |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|agmdDataOut_dout           |   in|  1024|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_empty_n        |   in|     1|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_read           |  out|     1|     ap_fifo|            agmdDataOut|       pointer|
|txthMetaData_dout          |   in|   128|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_empty_n       |   in|     1|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_read          |  out|     1|     ap_fifo|           txthMetaData|       pointer|
|agmdpayloadLenOut_dout     |   in|    16|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_empty_n  |   in|     1|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_read     |  out|     1|     ap_fifo|      agmdpayloadLenOut|       pointer|
|txUdpDataOut_TREADY        |   in|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TVALID        |  out|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TLAST         |  out|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TDATA         |  out|   512|        axis|  txUdpDataOut_V_data_V|       pointer|
|txUdpDataOut_TKEEP         |  out|    64|        axis|  txUdpDataOut_V_keep_V|       pointer|
|txUdpDataOut_TSTRB         |  out|    64|        axis|  txUdpDataOut_V_strb_V|       pointer|
+---------------------------+-----+------+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txUdpDataOut_V_last_V, i64 %txUdpDataOut_V_strb_V, i64 %txUdpDataOut_V_keep_V, i512 %txUdpDataOut_V_data_V, void @empty_68, i32 1, i32 1, void @empty_66, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_65"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ute_state_load = load i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:304]   --->   Operation 18 'load' 'ute_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V"   --->   Operation 19 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64 %prevWord_keep_V"   --->   Operation 20 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%switch_ln304 = switch i3 %ute_state_load, void, i3 4, void, i3 1, void, i3 2, void, i3 3, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:304]   --->   Operation 21 'switch' 'switch_ln304' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_14 = trunc i512 %p_Val2_s"   --->   Operation 22 'trunc' 'p_Result_14' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_15 = trunc i64 %p_Val2_1"   --->   Operation 23 'trunc' 'p_Result_15' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.45ns)   --->   "%store_ln393 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:393]   --->   Operation 24 'store' 'store_ln393' <Predicate = (ute_state_load == 3)> <Delay = 0.45>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_2_i' <Predicate = (ute_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %tmp_2_i, void %._crit_edge5.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:362]   --->   Operation 26 'br' 'br_ln362' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.15ns)   --->   "%agmdDataOut_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'read' 'agmdDataOut_read_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%currWord_last_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_2, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'bitselect' 'currWord_last_V_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln674_7 = trunc i512 %p_Val2_s"   --->   Operation 29 'trunc' 'trunc_ln674_7' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln674_8 = trunc i64 %p_Val2_1"   --->   Operation 30 'trunc' 'trunc_ln674_8' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln674_9 = trunc i1024 %agmdDataOut_read_2"   --->   Operation 31 'trunc' 'trunc_ln674_9' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_22_i = partselect i36 @_ssdm_op_PartSelect.i36.i1024.i32.i32, i1024 %agmdDataOut_read_2, i32 512, i32 547"   --->   Operation 32 'partselect' 'p_Result_22_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_24_i = partselect i224 @_ssdm_op_PartSelect.i224.i1024.i32.i32, i1024 %agmdDataOut_read_2, i32 288, i32 511"   --->   Operation 33 'partselect' 'p_Result_24_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_4 = partset i512 @llvm.part.set.i512.i224, i512 %p_Val2_s, i224 %p_Result_24_i, i32 0, i32 223"   --->   Operation 34 'partset' 'p_Result_4' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln414 = store i512 %p_Result_4, i512 %prevWord_data_V"   --->   Operation 35 'store' 'store_ln414' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_26_i = partselect i28 @_ssdm_op_PartSelect.i28.i1024.i32.i32, i1024 %agmdDataOut_read_2, i32 548, i32 575"   --->   Operation 36 'partselect' 'p_Result_26_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_5 = partset i64 @llvm.part.set.i64.i28, i64 %p_Val2_1, i28 %p_Result_26_i, i32 0, i32 27"   --->   Operation 37 'partset' 'p_Result_5' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln414 = store i64 %p_Result_5, i64 %prevWord_keep_V"   --->   Operation 38 'store' 'store_ln414' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln376 = br i1 %currWord_last_V_2, void %._crit_edge6.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:376]   --->   Operation 39 'br' 'br_ln376' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_2, i32 548"   --->   Operation 40 'bitselect' 'tmp_2' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_V_2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %tmp_2, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:377]   --->   Operation 41 'br' 'br_ln377' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_V_2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.45ns)   --->   "%store_ln381 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:381]   --->   Operation 42 'store' 'store_ln381' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_V_2 & !tmp_2)> <Delay = 0.45>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge6.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_V_2 & !tmp_2)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.45ns)   --->   "%store_ln378 = store i3 3, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:378]   --->   Operation 44 'store' 'store_ln378' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_V_2 & tmp_2)> <Delay = 0.45>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln378 = br void %._crit_edge6.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:378]   --->   Operation 45 'br' 'br_ln378' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_V_2 & tmp_2)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln386 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:386]   --->   Operation 46 'br' 'br_ln386' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 47 'nbreadreq' 'tmp_1_i' <Predicate = (ute_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %tmp_1_i, void %._crit_edge4.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:316]   --->   Operation 48 'br' 'br_ln316' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.15ns)   --->   "%agmdDataOut_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'read' 'agmdDataOut_read_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'bitselect' 'currWord_last_V_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln674_6 = trunc i1024 %agmdDataOut_read_1"   --->   Operation 51 'trunc' 'trunc_ln674_6' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_13_i = partselect i36 @_ssdm_op_PartSelect.i36.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 512, i32 547"   --->   Operation 52 'partselect' 'p_Result_13_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_15_i = partselect i224 @_ssdm_op_PartSelect.i224.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 288, i32 511"   --->   Operation 53 'partselect' 'p_Result_15_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = partset i512 @llvm.part.set.i512.i224, i512 %p_Val2_s, i224 %p_Result_15_i, i32 0, i32 223"   --->   Operation 54 'partset' 'p_Result_s' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln414 = store i512 %p_Result_s, i512 %prevWord_data_V"   --->   Operation 55 'store' 'store_ln414' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_16_i = partselect i28 @_ssdm_op_PartSelect.i28.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 548, i32 575"   --->   Operation 56 'partselect' 'p_Result_16_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i64 @llvm.part.set.i64.i28, i64 %p_Val2_1, i28 %p_Result_16_i, i32 0, i32 27"   --->   Operation 57 'partset' 'p_Result_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln414 = store i64 %p_Result_1, i64 %prevWord_keep_V"   --->   Operation 58 'store' 'store_ln414' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %currWord_last_V_1, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:346]   --->   Operation 59 'br' 'br_ln346' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.45ns)   --->   "%store_ln355 = store i3 2, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:355]   --->   Operation 60 'store' 'store_ln355' <Predicate = (ute_state_load == 1 & tmp_1_i & !currWord_last_V_1)> <Delay = 0.45>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (ute_state_load == 1 & tmp_1_i & !currWord_last_V_1)> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_1, i32 548"   --->   Operation 62 'bitselect' 'tmp_1' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_V_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %tmp_1, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:347]   --->   Operation 63 'br' 'br_ln347' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_V_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.45ns)   --->   "%store_ln351 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:351]   --->   Operation 64 'store' 'store_ln351' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_V_1 & !tmp_1)> <Delay = 0.45>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_V_1 & !tmp_1)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.45ns)   --->   "%store_ln348 = store i3 3, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:348]   --->   Operation 66 'store' 'store_ln348' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_V_1 & tmp_1)> <Delay = 0.45>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln348 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:348]   --->   Operation 67 'br' 'br_ln348' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_V_1 & tmp_1)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln360 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:360]   --->   Operation 68 'br' 'br_ln360' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 69 'nbreadreq' 'tmp_5_i' <Predicate = (ute_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln396 = br i1 %tmp_5_i, void %._crit_edge7.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:396]   --->   Operation 70 'br' 'br_ln396' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.15ns)   --->   "%agmdDataOut_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 71 'read' 'agmdDataOut_read' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 72 'bitselect' 'currWord_last_V' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %currWord_last_V, void %._crit_edge8.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:398]   --->   Operation 73 'br' 'br_ln398' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.45ns)   --->   "%store_ln399 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:399]   --->   Operation 74 'store' 'store_ln399' <Predicate = (ute_state_load == 4 & tmp_5_i & currWord_last_V)> <Delay = 0.45>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln399 = br void %._crit_edge8.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:399]   --->   Operation 75 'br' 'br_ln399' <Predicate = (ute_state_load == 4 & tmp_5_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln400 = br void %._crit_edge7.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:400]   --->   Operation 76 'br' 'br_ln400' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln401 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:401]   --->   Operation 77 'br' 'br_ln401' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txthMetaData, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 78 'nbreadreq' 'tmp_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 79 'br' 'br_ln306' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %agmdpayloadLenOut, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 80 'nbreadreq' 'tmp_6_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %tmp_6_i, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 81 'br' 'br_ln306' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.15ns)   --->   "%txthMetaData_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txthMetaData" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 82 'read' 'txthMetaData_read' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i128 %txthMetaData_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 83 'trunc' 'trunc_ln144' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144, i32 %currMetaData_theirIP_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 84 'store' 'store_ln144' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %txthMetaData_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 85 'partselect' 'trunc_ln144_1' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144_1, i32 %currMetaData_myIP_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 86 'store' 'store_ln144' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txthMetaData_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 87 'partselect' 'trunc_ln144_2' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_2, i16 %currMetaData_theirPort_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 88 'store' 'store_ln144' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txthMetaData_read, i32 80, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 89 'partselect' 'trunc_ln144_3' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_3, i16 %currMetaData_myPort_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 90 'store' 'store_ln144' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %txthMetaData_read, i32 96" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 91 'bitselect' 'tmp' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.15ns)   --->   "%currLen_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %agmdpayloadLenOut" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 92 'read' 'currLen_V' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 93 [1/1] (0.78ns)   --->   "%add_ln229 = add i16 %currLen_V, i16 28"   --->   Operation 93 'add' 'add_ln229' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln310 = store i16 %add_ln229, i16 %ip_len_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:310]   --->   Operation 94 'store' 'store_ln310' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln229_1 = add i16 %currLen_V, i16 8"   --->   Operation 95 'add' 'add_ln229_1' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln311 = store i16 %add_ln229_1, i16 %udp_len_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:311]   --->   Operation 96 'store' 'store_ln311' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.27ns)   --->   "%select_ln312 = select i1 %tmp, i3 1, i3 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:312]   --->   Operation 97 'select' 'select_ln312' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.45ns)   --->   "%store_ln312 = store i3 %select_ln312, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:312]   --->   Operation 98 'store' 'store_ln312' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.45>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln313 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:313]   --->   Operation 99 'br' 'br_ln313' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln314 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:314]   --->   Operation 100 'br' 'br_ln314' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i224 %p_Result_14"   --->   Operation 101 'zext' 'zext_ln414' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i28 %p_Result_15"   --->   Operation 102 'zext' 'zext_ln414_1' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1"   --->   Operation 103 'write' 'write_ln304' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_12 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i288.i224, i288 %trunc_ln674_9, i224 %trunc_ln674_7"   --->   Operation 104 'bitconcatenate' 'p_Result_12' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %p_Result_22_i, i28 %trunc_ln674_8"   --->   Operation 105 'bitconcatenate' 'p_Result_13' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sendWord_last_V_1 = phi i1 0, void, i1 1, void, i1 0, void"   --->   Operation 106 'phi' 'sendWord_last_V_1' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %p_Result_12, i64 %p_Result_13, i64 0, i1 %sendWord_last_V_1"   --->   Operation 107 'write' 'write_ln304' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%inputVector_V = load i16 %ip_len_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:321]   --->   Operation 108 'load' 'inputVector_V' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V, i32 8, i32 15"   --->   Operation 109 'partselect' 'p_Result_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %inputVector_V"   --->   Operation 110 'trunc' 'trunc_ln674' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%inputVector_V_1 = load i32 %currMetaData_myIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 111 'load' 'inputVector_V_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_1, i32 24, i32 31"   --->   Operation 112 'partselect' 'tmp_7_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_1, i32 16, i32 23"   --->   Operation 113 'partselect' 'p_Result_2_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_3_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_1, i32 8, i32 15"   --->   Operation 114 'partselect' 'p_Result_3_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i32 %inputVector_V_1"   --->   Operation 115 'trunc' 'trunc_ln674_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%inputVector_V_2 = load i32 %currMetaData_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 116 'load' 'inputVector_V_2' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_2, i32 24, i32 31"   --->   Operation 117 'partselect' 'tmp_8_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_5_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_2, i32 16, i32 23"   --->   Operation 118 'partselect' 'p_Result_5_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_6_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_2, i32 8, i32 15"   --->   Operation 119 'partselect' 'p_Result_6_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i32 %inputVector_V_2"   --->   Operation 120 'trunc' 'trunc_ln674_2' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%inputVector_V_3 = load i16 %currMetaData_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:331]   --->   Operation 121 'load' 'inputVector_V_3' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V_3, i32 8, i32 15"   --->   Operation 122 'partselect' 'tmp_9_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i16 %inputVector_V_3"   --->   Operation 123 'trunc' 'trunc_ln674_3' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%inputVector_V_4 = load i16 %currMetaData_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:332]   --->   Operation 124 'load' 'inputVector_V_4' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V_4, i32 8, i32 15"   --->   Operation 125 'partselect' 'tmp_10_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln674_4 = trunc i16 %inputVector_V_4"   --->   Operation 126 'trunc' 'trunc_ln674_4' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%inputVector_V_5 = load i16 %udp_len_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:333]   --->   Operation 127 'load' 'inputVector_V_5' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_11_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V_5, i32 8, i32 15"   --->   Operation 128 'partselect' 'tmp_11_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln674_5 = trunc i16 %inputVector_V_5"   --->   Operation 129 'trunc' 'trunc_ln674_5' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16, i288 %trunc_ln674_6, i16 0, i8 %trunc_ln674_5, i8 %tmp_11_i, i8 %trunc_ln674_4, i8 %tmp_10_i, i8 %trunc_ln674_3, i8 %tmp_9_i, i8 %trunc_ln674_2, i8 %p_Result_6_i, i8 %p_Result_5_i, i8 %tmp_8_i, i8 %trunc_ln674_1, i8 %p_Result_3_i, i8 %p_Result_2_i, i8 %tmp_7_i, i64 18966575579136, i8 %trunc_ln674, i8 %p_Result_i, i16 69"   --->   Operation 130 'bitconcatenate' 'p_Result_10' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %p_Result_13_i, i28 268435455"   --->   Operation 131 'bitconcatenate' 'p_Result_11' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sendWord_last_V = phi i1 0, void, i1 0, void, i1 1, void"   --->   Operation 132 'phi' 'sendWord_last_V' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %p_Result_10, i64 %p_Result_11, i64 0, i1 %sendWord_last_V"   --->   Operation 133 'write' 'write_ln304' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 134 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1"   --->   Operation 134 'write' 'write_ln304' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln394 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:394]   --->   Operation 135 'br' 'br_ln394' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_3 : Operation 136 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %p_Result_12, i64 %p_Result_13, i64 0, i1 %sendWord_last_V_1"   --->   Operation 136 'write' 'write_ln304' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln385 = br void %._crit_edge5.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:385]   --->   Operation 137 'br' 'br_ln385' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %p_Result_10, i64 %p_Result_11, i64 0, i1 %sendWord_last_V"   --->   Operation 138 'write' 'write_ln304' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln359 = br void %._crit_edge4.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:359]   --->   Operation 139 'br' 'br_ln359' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ txUdpDataOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txUdpDataOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txUdpDataOut_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txUdpDataOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ute_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txthMetaData]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ agmdpayloadLenOut]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ currMetaData_theirIP_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ currMetaData_myIP_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ currMetaData_theirPort_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ currMetaData_myPort_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ip_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ udp_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ agmdDataOut]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specpipeline_ln0   (specpipeline  ) [ 0000]
ute_state_load     (load          ) [ 0111]
p_Val2_s           (load          ) [ 0000]
p_Val2_1           (load          ) [ 0000]
switch_ln304       (switch        ) [ 0000]
p_Result_14        (trunc         ) [ 0110]
p_Result_15        (trunc         ) [ 0110]
store_ln393        (store         ) [ 0000]
tmp_2_i            (nbreadreq     ) [ 0111]
br_ln362           (br            ) [ 0000]
agmdDataOut_read_2 (read          ) [ 0000]
currWord_last_V_2  (bitselect     ) [ 0100]
trunc_ln674_7      (trunc         ) [ 0110]
trunc_ln674_8      (trunc         ) [ 0110]
trunc_ln674_9      (trunc         ) [ 0110]
p_Result_22_i      (partselect    ) [ 0110]
p_Result_24_i      (partselect    ) [ 0000]
p_Result_4         (partset       ) [ 0000]
store_ln414        (store         ) [ 0000]
p_Result_26_i      (partselect    ) [ 0000]
p_Result_5         (partset       ) [ 0000]
store_ln414        (store         ) [ 0000]
br_ln376           (br            ) [ 0110]
tmp_2              (bitselect     ) [ 0100]
br_ln377           (br            ) [ 0000]
store_ln381        (store         ) [ 0000]
br_ln0             (br            ) [ 0110]
store_ln378        (store         ) [ 0000]
br_ln378           (br            ) [ 0110]
br_ln386           (br            ) [ 0000]
tmp_1_i            (nbreadreq     ) [ 0111]
br_ln316           (br            ) [ 0000]
agmdDataOut_read_1 (read          ) [ 0000]
currWord_last_V_1  (bitselect     ) [ 0100]
trunc_ln674_6      (trunc         ) [ 0110]
p_Result_13_i      (partselect    ) [ 0110]
p_Result_15_i      (partselect    ) [ 0000]
p_Result_s         (partset       ) [ 0000]
store_ln414        (store         ) [ 0000]
p_Result_16_i      (partselect    ) [ 0000]
p_Result_1         (partset       ) [ 0000]
store_ln414        (store         ) [ 0000]
br_ln346           (br            ) [ 0000]
store_ln355        (store         ) [ 0000]
br_ln0             (br            ) [ 0110]
tmp_1              (bitselect     ) [ 0100]
br_ln347           (br            ) [ 0000]
store_ln351        (store         ) [ 0000]
br_ln0             (br            ) [ 0110]
store_ln348        (store         ) [ 0000]
br_ln348           (br            ) [ 0110]
br_ln360           (br            ) [ 0000]
tmp_5_i            (nbreadreq     ) [ 0100]
br_ln396           (br            ) [ 0000]
agmdDataOut_read   (read          ) [ 0000]
currWord_last_V    (bitselect     ) [ 0100]
br_ln398           (br            ) [ 0000]
store_ln399        (store         ) [ 0000]
br_ln399           (br            ) [ 0000]
br_ln400           (br            ) [ 0000]
br_ln401           (br            ) [ 0000]
tmp_i              (nbreadreq     ) [ 0100]
br_ln306           (br            ) [ 0000]
tmp_6_i            (nbreadreq     ) [ 0100]
br_ln306           (br            ) [ 0000]
txthMetaData_read  (read          ) [ 0000]
trunc_ln144        (trunc         ) [ 0000]
store_ln144        (store         ) [ 0000]
trunc_ln144_1      (partselect    ) [ 0000]
store_ln144        (store         ) [ 0000]
trunc_ln144_2      (partselect    ) [ 0000]
store_ln144        (store         ) [ 0000]
trunc_ln144_3      (partselect    ) [ 0000]
store_ln144        (store         ) [ 0000]
tmp                (bitselect     ) [ 0000]
currLen_V          (read          ) [ 0000]
add_ln229          (add           ) [ 0000]
store_ln310        (store         ) [ 0000]
add_ln229_1        (add           ) [ 0000]
store_ln311        (store         ) [ 0000]
select_ln312       (select        ) [ 0000]
store_ln312        (store         ) [ 0000]
br_ln313           (br            ) [ 0000]
br_ln314           (br            ) [ 0000]
zext_ln414         (zext          ) [ 0101]
zext_ln414_1       (zext          ) [ 0101]
p_Result_12        (bitconcatenate) [ 0101]
p_Result_13        (bitconcatenate) [ 0101]
sendWord_last_V_1  (phi           ) [ 0111]
inputVector_V      (load          ) [ 0000]
p_Result_i         (partselect    ) [ 0000]
trunc_ln674        (trunc         ) [ 0000]
inputVector_V_1    (load          ) [ 0000]
tmp_7_i            (partselect    ) [ 0000]
p_Result_2_i       (partselect    ) [ 0000]
p_Result_3_i       (partselect    ) [ 0000]
trunc_ln674_1      (trunc         ) [ 0000]
inputVector_V_2    (load          ) [ 0000]
tmp_8_i            (partselect    ) [ 0000]
p_Result_5_i       (partselect    ) [ 0000]
p_Result_6_i       (partselect    ) [ 0000]
trunc_ln674_2      (trunc         ) [ 0000]
inputVector_V_3    (load          ) [ 0000]
tmp_9_i            (partselect    ) [ 0000]
trunc_ln674_3      (trunc         ) [ 0000]
inputVector_V_4    (load          ) [ 0000]
tmp_10_i           (partselect    ) [ 0000]
trunc_ln674_4      (trunc         ) [ 0000]
inputVector_V_5    (load          ) [ 0000]
tmp_11_i           (partselect    ) [ 0000]
trunc_ln674_5      (trunc         ) [ 0000]
p_Result_10        (bitconcatenate) [ 0101]
p_Result_11        (bitconcatenate) [ 0101]
sendWord_last_V    (phi           ) [ 0111]
write_ln304        (write         ) [ 0000]
br_ln394           (br            ) [ 0000]
write_ln304        (write         ) [ 0000]
br_ln385           (br            ) [ 0000]
write_ln304        (write         ) [ 0000]
br_ln359           (br            ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="txUdpDataOut_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txUdpDataOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="txUdpDataOut_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txUdpDataOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txUdpDataOut_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txUdpDataOut_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txUdpDataOut_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txUdpDataOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ute_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ute_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prevWord_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prevWord_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="txthMetaData">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txthMetaData"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="agmdpayloadLenOut">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdpayloadLenOut"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="currMetaData_theirIP_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_theirIP_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="currMetaData_myIP_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_myIP_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="currMetaData_theirPort_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_theirPort_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="currMetaData_myPort_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_myPort_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ip_len_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_len_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="udp_len_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udp_len_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="agmdDataOut">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdDataOut"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_66"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i224.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i224"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i28"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i288.i224"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i36.i28"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="grp_nbreadreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1024" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/1 tmp_1_i/1 tmp_5_i/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1024" slack="0"/>
<pin id="172" dir="0" index="1" bw="1024" slack="0"/>
<pin id="173" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="agmdDataOut_read_2/1 agmdDataOut_read_1/1 agmdDataOut_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_i_nbreadreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="128" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_6_i_nbreadreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="txthMetaData_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txthMetaData_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="currLen_V_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currLen_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="512" slack="0"/>
<pin id="207" dir="0" index="2" bw="64" slack="0"/>
<pin id="208" dir="0" index="3" bw="64" slack="0"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="512" slack="0"/>
<pin id="211" dir="0" index="6" bw="64" slack="0"/>
<pin id="212" dir="0" index="7" bw="1" slack="0"/>
<pin id="213" dir="0" index="8" bw="1" slack="0"/>
<pin id="214" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 write_ln304/2 write_ln304/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="sendWord_last_V_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="sendWord_last_V_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="1" slack="1"/>
<pin id="234" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V_1/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="sendWord_last_V_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="sendWord_last_V_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="4" bw="1" slack="1"/>
<pin id="253" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1024" slack="0"/>
<pin id="263" dir="0" index="2" bw="11" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_2/1 currWord_last_V_1/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="36" slack="0"/>
<pin id="270" dir="0" index="1" bw="1024" slack="0"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="0" index="3" bw="11" slack="0"/>
<pin id="273" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_i/1 p_Result_13_i/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="224" slack="0"/>
<pin id="280" dir="0" index="1" bw="1024" slack="0"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="0" index="3" bw="10" slack="0"/>
<pin id="283" dir="1" index="4" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_24_i/1 p_Result_15_i/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="28" slack="0"/>
<pin id="290" dir="0" index="1" bw="1024" slack="0"/>
<pin id="291" dir="0" index="2" bw="11" slack="0"/>
<pin id="292" dir="0" index="3" bw="11" slack="0"/>
<pin id="293" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_26_i/1 p_Result_16_i/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1024" slack="0"/>
<pin id="301" dir="0" index="2" bw="11" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 tmp_1/1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="36" slack="1"/>
<pin id="308" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_i p_Result_13_i "/>
</bind>
</comp>

<comp id="310" class="1004" name="ute_state_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ute_state_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Val2_s_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="512" slack="0"/>
<pin id="316" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Val2_1_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_14_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="512" slack="0"/>
<pin id="324" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Result_15_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln393_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln393/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln674_7_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="512" slack="0"/>
<pin id="338" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_7/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln674_8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_8/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln674_9_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1024" slack="0"/>
<pin id="346" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_9/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_Result_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="512" slack="0"/>
<pin id="350" dir="0" index="1" bw="512" slack="0"/>
<pin id="351" dir="0" index="2" bw="224" slack="0"/>
<pin id="352" dir="0" index="3" bw="1" slack="0"/>
<pin id="353" dir="0" index="4" bw="9" slack="0"/>
<pin id="354" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln414_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="512" slack="0"/>
<pin id="362" dir="0" index="1" bw="512" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="28" slack="0"/>
<pin id="370" dir="0" index="3" bw="1" slack="0"/>
<pin id="371" dir="0" index="4" bw="6" slack="0"/>
<pin id="372" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln414_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln381_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln381/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln378_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="3" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln378/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln674_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1024" slack="0"/>
<pin id="398" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_6/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="512" slack="0"/>
<pin id="402" dir="0" index="1" bw="512" slack="0"/>
<pin id="403" dir="0" index="2" bw="224" slack="0"/>
<pin id="404" dir="0" index="3" bw="1" slack="0"/>
<pin id="405" dir="0" index="4" bw="9" slack="0"/>
<pin id="406" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln414_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="512" slack="0"/>
<pin id="414" dir="0" index="1" bw="512" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Result_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="0"/>
<pin id="421" dir="0" index="2" bw="28" slack="0"/>
<pin id="422" dir="0" index="3" bw="1" slack="0"/>
<pin id="423" dir="0" index="4" bw="6" slack="0"/>
<pin id="424" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln414_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln355_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln355/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln351_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="3" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln351/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln348_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln399_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln144_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="128" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln144_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln144_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="128" slack="0"/>
<pin id="473" dir="0" index="2" bw="7" slack="0"/>
<pin id="474" dir="0" index="3" bw="7" slack="0"/>
<pin id="475" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_1/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln144_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln144_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="128" slack="0"/>
<pin id="489" dir="0" index="2" bw="8" slack="0"/>
<pin id="490" dir="0" index="3" bw="8" slack="0"/>
<pin id="491" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_2/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln144_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln144_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="0" index="1" bw="128" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="0" index="3" bw="8" slack="0"/>
<pin id="507" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_3/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln144_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="128" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln229_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="6" slack="0"/>
<pin id="529" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln310_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="0" index="1" bw="16" slack="0"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln229_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229_1/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln311_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln312_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="3" slack="0"/>
<pin id="553" dir="0" index="2" bw="3" slack="0"/>
<pin id="554" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln312_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="0"/>
<pin id="560" dir="0" index="1" bw="3" slack="0"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln414_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="224" slack="1"/>
<pin id="566" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln414_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="28" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_12_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="512" slack="0"/>
<pin id="574" dir="0" index="1" bw="288" slack="1"/>
<pin id="575" dir="0" index="2" bw="224" slack="1"/>
<pin id="576" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="p_Result_13_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="36" slack="1"/>
<pin id="582" dir="0" index="2" bw="28" slack="1"/>
<pin id="583" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="inputVector_V_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_V/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_Result_i_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="0"/>
<pin id="594" dir="0" index="2" bw="5" slack="0"/>
<pin id="595" dir="0" index="3" bw="5" slack="0"/>
<pin id="596" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln674_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="inputVector_V_1_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_V_1/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_7_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="6" slack="0"/>
<pin id="613" dir="0" index="3" bw="6" slack="0"/>
<pin id="614" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_Result_2_i_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="6" slack="0"/>
<pin id="623" dir="0" index="3" bw="6" slack="0"/>
<pin id="624" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_Result_3_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="5" slack="0"/>
<pin id="633" dir="0" index="3" bw="5" slack="0"/>
<pin id="634" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="trunc_ln674_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="inputVector_V_2_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_V_2/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_8_i_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="0" index="3" bw="6" slack="0"/>
<pin id="652" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_i/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="p_Result_5_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="6" slack="0"/>
<pin id="661" dir="0" index="3" bw="6" slack="0"/>
<pin id="662" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_i/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_Result_6_i_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="5" slack="0"/>
<pin id="671" dir="0" index="3" bw="5" slack="0"/>
<pin id="672" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln674_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="inputVector_V_3_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_V_3/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_9_i_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="5" slack="0"/>
<pin id="689" dir="0" index="3" bw="5" slack="0"/>
<pin id="690" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln674_3_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_3/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="inputVector_V_4_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_V_4/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_10_i_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="16" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="0" index="3" bw="5" slack="0"/>
<pin id="708" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln674_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="0"/>
<pin id="715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_4/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="inputVector_V_5_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="0"/>
<pin id="719" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputVector_V_5/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_11_i_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="16" slack="0"/>
<pin id="724" dir="0" index="2" bw="5" slack="0"/>
<pin id="725" dir="0" index="3" bw="5" slack="0"/>
<pin id="726" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_i/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln674_5_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_5/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Result_10_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="512" slack="0"/>
<pin id="737" dir="0" index="1" bw="288" slack="1"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="0" index="3" bw="8" slack="0"/>
<pin id="740" dir="0" index="4" bw="8" slack="0"/>
<pin id="741" dir="0" index="5" bw="8" slack="0"/>
<pin id="742" dir="0" index="6" bw="8" slack="0"/>
<pin id="743" dir="0" index="7" bw="8" slack="0"/>
<pin id="744" dir="0" index="8" bw="8" slack="0"/>
<pin id="745" dir="0" index="9" bw="8" slack="0"/>
<pin id="746" dir="0" index="10" bw="8" slack="0"/>
<pin id="747" dir="0" index="11" bw="8" slack="0"/>
<pin id="748" dir="0" index="12" bw="8" slack="0"/>
<pin id="749" dir="0" index="13" bw="8" slack="0"/>
<pin id="750" dir="0" index="14" bw="8" slack="0"/>
<pin id="751" dir="0" index="15" bw="8" slack="0"/>
<pin id="752" dir="0" index="16" bw="8" slack="0"/>
<pin id="753" dir="0" index="17" bw="46" slack="0"/>
<pin id="754" dir="0" index="18" bw="8" slack="0"/>
<pin id="755" dir="0" index="19" bw="8" slack="0"/>
<pin id="756" dir="0" index="20" bw="8" slack="0"/>
<pin id="757" dir="1" index="21" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_Result_11_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="0"/>
<pin id="781" dir="0" index="1" bw="36" slack="1"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="ute_state_load_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="1"/>
<pin id="790" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="ute_state_load "/>
</bind>
</comp>

<comp id="792" class="1005" name="p_Result_14_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="224" slack="1"/>
<pin id="794" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="797" class="1005" name="p_Result_15_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="28" slack="1"/>
<pin id="799" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_2_i_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="809" class="1005" name="trunc_ln674_7_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="224" slack="1"/>
<pin id="811" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_7 "/>
</bind>
</comp>

<comp id="814" class="1005" name="trunc_ln674_8_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="28" slack="1"/>
<pin id="816" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_8 "/>
</bind>
</comp>

<comp id="819" class="1005" name="trunc_ln674_9_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="288" slack="1"/>
<pin id="821" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_9 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_1_i_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln674_6_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="288" slack="1"/>
<pin id="836" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_6 "/>
</bind>
</comp>

<comp id="854" class="1005" name="zext_ln414_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="512" slack="1"/>
<pin id="856" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414 "/>
</bind>
</comp>

<comp id="859" class="1005" name="zext_ln414_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="1"/>
<pin id="861" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="p_Result_12_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="512" slack="1"/>
<pin id="866" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="869" class="1005" name="p_Result_13_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="1"/>
<pin id="871" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_Result_10_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="512" slack="1"/>
<pin id="876" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="879" class="1005" name="p_Result_11_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="1"/>
<pin id="881" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="92" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="94" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="96" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="118" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="215"><net_src comp="124" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="220"><net_src comp="126" pin="0"/><net_sink comp="204" pin=7"/></net>

<net id="221"><net_src comp="128" pin="0"/><net_sink comp="204" pin=8"/></net>

<net id="225"><net_src comp="134" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="128" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="204" pin=8"/></net>

<net id="236"><net_src comp="222" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="222" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="222" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="239"><net_src comp="228" pin="6"/><net_sink comp="204" pin=8"/></net>

<net id="240"><net_src comp="228" pin="6"/><net_sink comp="222" pin=0"/></net>

<net id="244"><net_src comp="134" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="128" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="204" pin=8"/></net>

<net id="255"><net_src comp="241" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="241" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="241" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="258"><net_src comp="247" pin="6"/><net_sink comp="204" pin=8"/></net>

<net id="259"><net_src comp="247" pin="6"/><net_sink comp="241" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="170" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="170" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="68" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="284"><net_src comp="72" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="170" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="294"><net_src comp="82" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="170" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="84" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="86" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="170" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="84" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="268" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="314" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="318" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="8" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="314" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="318" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="170" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="78" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="314" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="278" pin="4"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="359"><net_src comp="80" pin="0"/><net_sink comp="348" pin=4"/></net>

<net id="364"><net_src comp="348" pin="5"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="10" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="373"><net_src comp="88" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="318" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="288" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="36" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="377"><net_src comp="90" pin="0"/><net_sink comp="366" pin=4"/></net>

<net id="382"><net_src comp="366" pin="5"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="8" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="54" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="8" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="170" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="314" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="278" pin="4"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="411"><net_src comp="80" pin="0"/><net_sink comp="400" pin=4"/></net>

<net id="416"><net_src comp="400" pin="5"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="10" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="425"><net_src comp="88" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="318" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="288" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="36" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="418" pin=4"/></net>

<net id="434"><net_src comp="418" pin="5"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="12" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="8" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="8" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="54" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="8" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="8" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="192" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="18" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="98" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="192" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="100" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="102" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="484"><net_src comp="470" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="20" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="104" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="192" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="106" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="108" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="486" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="22" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="104" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="192" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="110" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="112" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="516"><net_src comp="502" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="114" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="192" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="116" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="198" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="120" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="26" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="198" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="122" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="28" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="518" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="48" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="8" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="571"><net_src comp="568" pin="1"/><net_sink comp="204" pin=6"/></net>

<net id="577"><net_src comp="130" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="572" pin="3"/><net_sink comp="204" pin=5"/></net>

<net id="584"><net_src comp="132" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="306" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="579" pin="3"/><net_sink comp="204" pin=6"/></net>

<net id="590"><net_src comp="26" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="136" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="138" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="140" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="604"><net_src comp="587" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="20" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="142" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="144" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="146" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="625"><net_src comp="142" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="605" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="148" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="150" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="635"><net_src comp="142" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="605" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="138" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="140" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="642"><net_src comp="605" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="18" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="653"><net_src comp="142" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="144" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="146" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="663"><net_src comp="142" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="643" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="148" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="150" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="673"><net_src comp="142" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="643" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="138" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="140" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="643" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="24" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="136" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="138" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="140" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="698"><net_src comp="681" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="22" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="136" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="138" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="140" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="716"><net_src comp="699" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="28" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="727"><net_src comp="136" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="138" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="140" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="734"><net_src comp="717" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="758"><net_src comp="152" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="759"><net_src comp="154" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="760"><net_src comp="731" pin="1"/><net_sink comp="735" pin=3"/></net>

<net id="761"><net_src comp="721" pin="4"/><net_sink comp="735" pin=4"/></net>

<net id="762"><net_src comp="713" pin="1"/><net_sink comp="735" pin=5"/></net>

<net id="763"><net_src comp="703" pin="4"/><net_sink comp="735" pin=6"/></net>

<net id="764"><net_src comp="695" pin="1"/><net_sink comp="735" pin=7"/></net>

<net id="765"><net_src comp="685" pin="4"/><net_sink comp="735" pin=8"/></net>

<net id="766"><net_src comp="677" pin="1"/><net_sink comp="735" pin=9"/></net>

<net id="767"><net_src comp="667" pin="4"/><net_sink comp="735" pin=10"/></net>

<net id="768"><net_src comp="657" pin="4"/><net_sink comp="735" pin=11"/></net>

<net id="769"><net_src comp="647" pin="4"/><net_sink comp="735" pin=12"/></net>

<net id="770"><net_src comp="639" pin="1"/><net_sink comp="735" pin=13"/></net>

<net id="771"><net_src comp="629" pin="4"/><net_sink comp="735" pin=14"/></net>

<net id="772"><net_src comp="619" pin="4"/><net_sink comp="735" pin=15"/></net>

<net id="773"><net_src comp="609" pin="4"/><net_sink comp="735" pin=16"/></net>

<net id="774"><net_src comp="156" pin="0"/><net_sink comp="735" pin=17"/></net>

<net id="775"><net_src comp="601" pin="1"/><net_sink comp="735" pin=18"/></net>

<net id="776"><net_src comp="591" pin="4"/><net_sink comp="735" pin=19"/></net>

<net id="777"><net_src comp="158" pin="0"/><net_sink comp="735" pin=20"/></net>

<net id="778"><net_src comp="735" pin="21"/><net_sink comp="204" pin=5"/></net>

<net id="784"><net_src comp="132" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="306" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="160" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="787"><net_src comp="779" pin="3"/><net_sink comp="204" pin=6"/></net>

<net id="791"><net_src comp="310" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="322" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="800"><net_src comp="326" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="805"><net_src comp="162" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="812"><net_src comp="336" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="817"><net_src comp="340" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="822"><net_src comp="344" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="830"><net_src comp="162" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="837"><net_src comp="396" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="857"><net_src comp="564" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="862"><net_src comp="568" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="204" pin=6"/></net>

<net id="867"><net_src comp="572" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="872"><net_src comp="579" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="204" pin=6"/></net>

<net id="877"><net_src comp="735" pin="21"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="882"><net_src comp="779" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="204" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: txUdpDataOut_V_data_V | {3 }
	Port: txUdpDataOut_V_keep_V | {3 }
	Port: txUdpDataOut_V_strb_V | {3 }
	Port: txUdpDataOut_V_last_V | {3 }
	Port: ute_state | {1 }
	Port: prevWord_data_V | {1 }
	Port: prevWord_keep_V | {1 }
	Port: txthMetaData | {}
	Port: agmdpayloadLenOut | {}
	Port: currMetaData_theirIP_V | {1 }
	Port: currMetaData_myIP_V | {1 }
	Port: currMetaData_theirPort_V | {1 }
	Port: currMetaData_myPort_V | {1 }
	Port: ip_len_V | {1 }
	Port: udp_len_V | {1 }
	Port: agmdDataOut | {}
 - Input state : 
	Port: udpTxEngine : txUdpDataOut_V_data_V | {}
	Port: udpTxEngine : txUdpDataOut_V_keep_V | {}
	Port: udpTxEngine : txUdpDataOut_V_strb_V | {}
	Port: udpTxEngine : txUdpDataOut_V_last_V | {}
	Port: udpTxEngine : ute_state | {1 }
	Port: udpTxEngine : prevWord_data_V | {1 }
	Port: udpTxEngine : prevWord_keep_V | {1 }
	Port: udpTxEngine : txthMetaData | {1 }
	Port: udpTxEngine : agmdpayloadLenOut | {1 }
	Port: udpTxEngine : currMetaData_theirIP_V | {2 }
	Port: udpTxEngine : currMetaData_myIP_V | {2 }
	Port: udpTxEngine : currMetaData_theirPort_V | {2 }
	Port: udpTxEngine : currMetaData_myPort_V | {2 }
	Port: udpTxEngine : ip_len_V | {2 }
	Port: udpTxEngine : udp_len_V | {2 }
	Port: udpTxEngine : agmdDataOut | {1 }
  - Chain level:
	State 1
		switch_ln304 : 1
		p_Result_14 : 1
		p_Result_15 : 1
		trunc_ln674_7 : 1
		trunc_ln674_8 : 1
		p_Result_4 : 1
		store_ln414 : 2
		p_Result_5 : 1
		store_ln414 : 2
		br_ln376 : 1
		br_ln377 : 1
		p_Result_s : 1
		store_ln414 : 2
		p_Result_1 : 1
		store_ln414 : 2
		br_ln346 : 1
		br_ln347 : 1
		br_ln398 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln310 : 1
		store_ln311 : 1
		select_ln312 : 1
		store_ln312 : 2
	State 2
		write_ln304 : 1
		write_ln304 : 1
		p_Result_i : 1
		trunc_ln674 : 1
		tmp_7_i : 1
		p_Result_2_i : 1
		p_Result_3_i : 1
		trunc_ln674_1 : 1
		tmp_8_i : 1
		p_Result_5_i : 1
		p_Result_6_i : 1
		trunc_ln674_2 : 1
		tmp_9_i : 1
		trunc_ln674_3 : 1
		tmp_10_i : 1
		trunc_ln674_4 : 1
		tmp_11_i : 1
		trunc_ln674_5 : 1
		p_Result_10 : 2
		write_ln304 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln229_fu_526       |    0    |    23   |
|          |       add_ln229_1_fu_538      |    0    |    23   |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln312_fu_550      |    0    |    3    |
|----------|-------------------------------|---------|---------|
|          |      grp_nbreadreq_fu_162     |    0    |    0    |
| nbreadreq|     tmp_i_nbreadreq_fu_176    |    0    |    0    |
|          |    tmp_6_i_nbreadreq_fu_184   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_read_fu_170        |    0    |    0    |
|   read   | txthMetaData_read_read_fu_192 |    0    |    0    |
|          |     currLen_V_read_fu_198     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_204       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_260          |    0    |    0    |
| bitselect|           grp_fu_298          |    0    |    0    |
|          |           tmp_fu_518          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_268          |    0    |    0    |
|          |           grp_fu_278          |    0    |    0    |
|          |           grp_fu_288          |    0    |    0    |
|          |      trunc_ln144_1_fu_470     |    0    |    0    |
|          |      trunc_ln144_2_fu_486     |    0    |    0    |
|          |      trunc_ln144_3_fu_502     |    0    |    0    |
|          |       p_Result_i_fu_591       |    0    |    0    |
|partselect|         tmp_7_i_fu_609        |    0    |    0    |
|          |      p_Result_2_i_fu_619      |    0    |    0    |
|          |      p_Result_3_i_fu_629      |    0    |    0    |
|          |         tmp_8_i_fu_647        |    0    |    0    |
|          |      p_Result_5_i_fu_657      |    0    |    0    |
|          |      p_Result_6_i_fu_667      |    0    |    0    |
|          |         tmp_9_i_fu_685        |    0    |    0    |
|          |        tmp_10_i_fu_703        |    0    |    0    |
|          |        tmp_11_i_fu_721        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_14_fu_322      |    0    |    0    |
|          |       p_Result_15_fu_326      |    0    |    0    |
|          |      trunc_ln674_7_fu_336     |    0    |    0    |
|          |      trunc_ln674_8_fu_340     |    0    |    0    |
|          |      trunc_ln674_9_fu_344     |    0    |    0    |
|          |      trunc_ln674_6_fu_396     |    0    |    0    |
|   trunc  |       trunc_ln144_fu_460      |    0    |    0    |
|          |       trunc_ln674_fu_601      |    0    |    0    |
|          |      trunc_ln674_1_fu_639     |    0    |    0    |
|          |      trunc_ln674_2_fu_677     |    0    |    0    |
|          |      trunc_ln674_3_fu_695     |    0    |    0    |
|          |      trunc_ln674_4_fu_713     |    0    |    0    |
|          |      trunc_ln674_5_fu_731     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_4_fu_348       |    0    |    0    |
|  partset |       p_Result_5_fu_366       |    0    |    0    |
|          |       p_Result_s_fu_400       |    0    |    0    |
|          |       p_Result_1_fu_418       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln414_fu_564       |    0    |    0    |
|          |      zext_ln414_1_fu_568      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_12_fu_572      |    0    |    0    |
|bitconcatenate|       p_Result_13_fu_579      |    0    |    0    |
|          |       p_Result_10_fu_735      |    0    |    0    |
|          |       p_Result_11_fu_779      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    49   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   p_Result_10_reg_874   |   512  |
|   p_Result_11_reg_879   |   64   |
|   p_Result_12_reg_864   |   512  |
|   p_Result_13_reg_869   |   64   |
|   p_Result_14_reg_792   |   224  |
|   p_Result_15_reg_797   |   28   |
|         reg_306         |   36   |
|sendWord_last_V_1_reg_222|    1   |
| sendWord_last_V_reg_241 |    1   |
|     tmp_1_i_reg_827     |    1   |
|     tmp_2_i_reg_802     |    1   |
|  trunc_ln674_6_reg_834  |   288  |
|  trunc_ln674_7_reg_809  |   224  |
|  trunc_ln674_8_reg_814  |   28   |
|  trunc_ln674_9_reg_819  |   288  |
|  ute_state_load_reg_788 |    3   |
|   zext_ln414_1_reg_859  |   64   |
|    zext_ln414_reg_854   |   512  |
+-------------------------+--------+
|          Total          |  2851  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_204     |  p5  |   6  |  512 |  3072  ||    31   |
|      grp_write_fu_204     |  p6  |   6  |  64  |   384  ||    31   |
|      grp_write_fu_204     |  p8  |   5  |   1  |    5   ||    26   |
| sendWord_last_V_1_reg_222 |  p0  |   3  |   1  |    3   ||    9    |
|  sendWord_last_V_reg_241  |  p0  |   3  |   1  |    3   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  3467  || 2.36214 ||   106   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   106  |
|  Register |    -   |  2851  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  2851  |   155  |
+-----------+--------+--------+--------+
