/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [31:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [12:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  reg [4:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(in_data[164] ? celloutsig_1_2z[0] : in_data[143]);
  assign celloutsig_0_19z = !(celloutsig_0_3z ? celloutsig_0_16z : celloutsig_0_9z[7]);
  assign celloutsig_0_2z = !(in_data[55] ? in_data[80] : in_data[36]);
  assign celloutsig_1_6z = ~((celloutsig_1_1z[2] | celloutsig_1_3z) & (in_data[146] | celloutsig_1_0z));
  assign celloutsig_0_49z = celloutsig_0_16z ^ celloutsig_0_25z[9];
  assign celloutsig_0_51z = celloutsig_0_49z ^ celloutsig_0_15z[10];
  assign celloutsig_1_5z = celloutsig_1_1z[10] ^ celloutsig_1_4z[3];
  assign celloutsig_0_18z = celloutsig_0_12z[17] ^ celloutsig_0_11z;
  assign celloutsig_0_23z = celloutsig_0_22z ^ celloutsig_0_21z[6];
  assign celloutsig_0_24z = celloutsig_0_12z[24] ^ celloutsig_0_15z[12];
  assign celloutsig_0_30z = celloutsig_0_0z ^ celloutsig_0_22z;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_9z[6:3];
  assign celloutsig_0_4z = { in_data[52:48], celloutsig_0_1z, celloutsig_0_1z[0] } == { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z[2], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[65:51] === in_data[53:39];
  assign celloutsig_0_3z = { in_data[91:89], celloutsig_0_0z } === in_data[41:38];
  assign celloutsig_0_11z = { celloutsig_0_7z[11:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z } === { in_data[48:47], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[141:124] <= in_data[129:112];
  assign celloutsig_1_7z = { celloutsig_1_4z[4:0], celloutsig_1_6z, celloutsig_1_5z } <= in_data[159:153];
  assign celloutsig_1_12z = { celloutsig_1_4z[2], celloutsig_1_1z } <= { celloutsig_1_8z[6:1], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_22z = { celloutsig_0_6z[3:1], celloutsig_0_18z } <= { celloutsig_0_17z[3:1], celloutsig_0_10z };
  assign celloutsig_0_45z = { celloutsig_0_9z[5:4], celloutsig_0_30z } % { 1'h1, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_52z = { celloutsig_0_12z[9:1], celloutsig_0_17z } % { 1'h1, celloutsig_0_45z[1], celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_24z };
  assign celloutsig_1_8z = { in_data[107:100], celloutsig_1_0z, celloutsig_1_5z } % { 1'h1, celloutsig_1_1z[14:6] };
  assign celloutsig_1_9z = celloutsig_1_1z[7:0] % { 1'h1, celloutsig_1_1z[9:4], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[11], celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, in_data[89:88] };
  assign celloutsig_0_12z = { in_data[56:27], celloutsig_0_2z, celloutsig_0_11z } % { 1'h1, in_data[68:40], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_17z } % { 1'h1, in_data[61:58], celloutsig_0_18z, _00_, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_4z = { in_data[103:99], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[11:10], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_1z[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } !== { in_data[78], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[158:154] !== { in_data[150:149], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_13z[3:0] !== celloutsig_1_9z[7:4];
  assign celloutsig_0_10z = in_data[62:60] !== { celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[48:40], celloutsig_0_6z } !== { celloutsig_0_1z[1], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_16z = { _00_[2], celloutsig_0_1z } !== _00_;
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } <<< in_data[16:13];
  assign celloutsig_0_7z = { in_data[71:61], celloutsig_0_2z } <<< { in_data[39:37], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_12z[4:0] <<< { in_data[61], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[177:165], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - in_data[173:157];
  assign celloutsig_1_2z = celloutsig_1_1z[9:5] - in_data[143:139];
  assign celloutsig_0_9z = { celloutsig_0_1z[2:1], celloutsig_0_8z, celloutsig_0_1z } - { celloutsig_0_7z[4], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[10:9], celloutsig_0_0z } - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_12z[8:3], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z } - { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_12z[31:28] - celloutsig_0_7z[6:3];
  assign celloutsig_0_25z = in_data[55:45] - { in_data[86:83], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_31z = { celloutsig_0_20z[4:3], celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_23z } - { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_19z };
  always_latch
    if (clkin_data[32]) celloutsig_1_13z = 5'h00;
    else if (!clkin_data[96]) celloutsig_1_13z = { celloutsig_1_8z[4:1], celloutsig_1_12z };
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
