{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737138409159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737138409159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 15:26:49 2025 " "Processing started: Fri Jan 17 15:26:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737138409159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737138409159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737138409159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737138409602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MPC_GENERATOR " "Found entity 1: MPC_GENERATOR" {  } { { "MPC_GENERATOR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MPC_GENERATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138409981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138409981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER_ULA " "Found entity 1: SHIFTER_ULA" {  } { { "SHIFTER_ULA.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2x4 " "Found entity 1: DECODER2x4" {  } { { "DECODER2x4.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DECODER2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mic1 " "Found entity 1: mic1" {  } { { "MIC1.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138410332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138410332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_store-SYN " "Found design unit 1: control_store-SYN" {  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_STORE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138411510 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_STORE " "Found entity 1: CONTROL_STORE" {  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_STORE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138411510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138411510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138411510 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138411510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138411510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1_def.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1_def.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIC1_DEF " "Found entity 1: MIC1_DEF" {  } { { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138411510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138411510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIC1_DEF " "Elaborating entity \"MIC1_DEF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737138411888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "MIC1_DEF.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 264 192 512 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138411919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CPU:inst\|CONTROL_UNIT:inst1 " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 304 800 992 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138411935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_STORE CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5 " "Elaborating entity \"CONTROL_STORE\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\"" {  } { { "CONTROL_UNIT.bdf" "inst5" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 256 960 1176 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138411951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\"" {  } { { "CONTROL_STORE.vhd" "altsyncram_component" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_STORE.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\"" {  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_STORE.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file microprogram.mif " "Parameter \"init_file\" = \"microprogram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412254 ""}  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_STORE.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737138412254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ag81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ag81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ag81 " "Found entity 1: altsyncram_ag81" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138412332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138412332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ag81 CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated " "Elaborating entity \"altsyncram_ag81\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPC_GENERATOR CPU:inst\|CONTROL_UNIT:inst1\|MPC_GENERATOR:inst " "Elaborating entity \"MPC_GENERATOR\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\"" {  } { { "CONTROL_UNIT.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 256 512 744 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH CPU:inst\|DATAPATH:inst2 " "Elaborating entity \"DATAPATH\" for hierarchy \"CPU:inst\|DATAPATH:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 448 528 752 640 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER_ULA CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst " "Elaborating entity \"SHIFTER_ULA\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 232 592 784 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst " "Elaborating entity \"ULA_32bit\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\"" {  } { { "SHIFTER_ULA.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { { 440 384 568 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4 " "Elaborating entity \"ULA_8bit\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\"" {  } { { "ULA_32bit.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { { 1216 632 800 1408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8 " "Elaborating entity \"ULA_1bit\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\"" {  } { { "ULA_8bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { { 1208 952 1048 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1bit CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst " "Elaborating entity \"FullAdder_1bit\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\"" {  } { { "ULA_1bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 288 736 880 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborating entity \"XOR3\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "inst9" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborated megafunction instantiation \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737138412521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborating entity \"XOR4\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborated megafunction instantiation \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737138412537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2x4 CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|DECODER2x4:inst3 " "Elaborating entity \"DECODER2x4\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|DECODER2x4:inst3\"" {  } { { "ULA_1bit.bdf" "inst3" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 400 496 592 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REG CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1 " "Elaborating entity \"BANK_REG\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\"" {  } { { "DATAPATH.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 192 88 312 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138412710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\"" {  } { { "BANK_REG.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { -112 328 560 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst " "Elaborating entity \"REGISTER32bit\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { { 24 632 888 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 152 464 648 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5 " "Elaborating entity \"MBR\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\"" {  } { { "BANK_REG.bdf" "inst5" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 304 312 584 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413219 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER32bit inst " "Block or symbol \"REGISTER32bit\" of instance \"inst\" overlaps another block or symbol" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { { 88 488 744 280 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1737138413235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_extensor CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|MBR_extensor:inst100 " "Elaborating entity \"MBR_extensor\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|MBR_extensor:inst100\"" {  } { { "MBR.bdf" "inst100" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { { 64 -312 -72 160 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3 " "Elaborating entity \"MDR\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\"" {  } { { "BANK_REG.bdf" "inst3" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 24 328 568 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\"" {  } { { "BANK_REG.bdf" "inst10" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1144 384 576 1272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\"" {  } { { "BANK_REG.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 160 312 584 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|SP:inst1 " "Elaborating entity \"SP\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|SP:inst1\"" {  } { { "BANK_REG.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 448 384 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_init CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|SP:inst1\|LV_init:inst1 " "Elaborating entity \"LV_init\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|SP:inst1\|LV_init:inst1\"" {  } { { "SP.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf" { { 40 -224 -88 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|LV:inst2 " "Elaborating entity \"LV\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|LV:inst2\"" {  } { { "BANK_REG.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 584 384 576 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|CPP:inst6 " "Elaborating entity \"CPP\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|CPP:inst6\"" {  } { { "BANK_REG.bdf" "inst6" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 720 384 576 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_init CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|CPP:inst6\|CPP_init:inst1 " "Elaborating entity \"CPP_init\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|CPP:inst6\|CPP_init:inst1\"" {  } { { "CPP.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf" { { 272 208 344 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|TOS:inst7 " "Elaborating entity \"TOS\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|TOS:inst7\"" {  } { { "BANK_REG.bdf" "inst7" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 872 384 576 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|OPC:inst8 " "Elaborating entity \"OPC\" for hierarchy \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|OPC:inst8\"" {  } { { "BANK_REG.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1008 384 576 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst2 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst2\"" {  } { { "MIC1_DEF.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 360 952 1208 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst2\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst2\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sumen.mif " "Parameter \"init_file\" = \"sumen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413739 ""}  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737138413739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ib2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ib2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ib2 " "Found entity 1: altsyncram_6ib2" {  } { { "db/altsyncram_6ib2.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_6ib2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737138413770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737138413770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ib2 RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated " "Elaborating entity \"altsyncram_6ib2\" for hierarchy \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737138413770 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\] DATA_MEM_ADDR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"DATA_MEM_ADDR\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\] DATA_MEM_ADDR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"DATA_MEM_ADDR\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\] DATA_MEM_ADDR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"DATA_MEM_ADDR\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\] DATA_MEM_ADDR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"DATA_MEM_ADDR\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\] DATA_MEM_ADDR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"DATA_MEM_ADDR\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\] DATA_MEM_ADDR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"DATA_MEM_ADDR\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\] DATA_MEM_ADDR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"DATA_MEM_ADDR\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\] DATA_MEM_ADDR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"DATA_MEM_ADDR\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\] DATA_MEM_ADDR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"DATA_MEM_ADDR\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\] DATA_MEM_ADDR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"DATA_MEM_ADDR\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\] DATA_MEM_ADDR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"DATA_MEM_ADDR\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\] DATA_MEM_ADDR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"DATA_MEM_ADDR\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\] DATA_MEM_ADDR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"DATA_MEM_ADDR\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\] DATA_MEM_ADDR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"DATA_MEM_ADDR\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\] DATA_MEM_ADDR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"DATA_MEM_ADDR\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\] DATA_MEM_ADDR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"DATA_MEM_ADDR\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\] DATA_MEM_ADDR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"DATA_MEM_ADDR\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\] DATA_MEM_ADDR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"DATA_MEM_ADDR\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\] DATA_MEM_ADDR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"DATA_MEM_ADDR\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\] DATA_MEM_ADDR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"DATA_MEM_ADDR\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\] DATA_MEM_ADDR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"DATA_MEM_ADDR\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\] DATA_MEM_ADDR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"DATA_MEM_ADDR\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\] DATA_MEM_ADDR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"DATA_MEM_ADDR\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\] DATA_MEM_ADDR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"DATA_MEM_ADDR\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\] DATA_MEM_ADDR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"DATA_MEM_ADDR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\] DATA_MEM_ADDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"DATA_MEM_ADDR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\] DATA_MEM_ADDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"DATA_MEM_ADDR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\] DATA_MEM_ADDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"DATA_MEM_ADDR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\] DATA_MEM_ADDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"DATA_MEM_ADDR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\] DATA_MEM_ADDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"DATA_MEM_ADDR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\] DATA_MEM_ADDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"DATA_MEM_ADDR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\] DATA_MEM_ADDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"DATA_MEM_ADDR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] A\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"A\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] A\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"A\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] A\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"A\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] A\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"A\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] A\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"A\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] A\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"A\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] A\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"A\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] A\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"A\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] A\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"A\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] A\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"A\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] A\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"A\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] A\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"A\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] A\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"A\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] A\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"A\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] A\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"A\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] A\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"A\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] A\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"A\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] A\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"A\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] A\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"A\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] A\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"A\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] A\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"A\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] A\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"A\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] A\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"A\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] A\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"A\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"A\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"A\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"A\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"A\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"A\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"A\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"A\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"A\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\] DATA_MEM_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"DATA_MEM_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\] DATA_MEM_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"DATA_MEM_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\] DATA_MEM_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"DATA_MEM_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\] DATA_MEM_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"DATA_MEM_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\] DATA_MEM_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"DATA_MEM_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\] DATA_MEM_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"DATA_MEM_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\] DATA_MEM_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"DATA_MEM_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\] DATA_MEM_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"DATA_MEM_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\] DATA_MEM_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"DATA_MEM_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\] DATA_MEM_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"DATA_MEM_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\] DATA_MEM_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"DATA_MEM_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\] DATA_MEM_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"DATA_MEM_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\] DATA_MEM_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"DATA_MEM_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\] DATA_MEM_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"DATA_MEM_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\] DATA_MEM_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"DATA_MEM_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\] DATA_MEM_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"DATA_MEM_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\] DATA_MEM_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"DATA_MEM_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\] DATA_MEM_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"DATA_MEM_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\] DATA_MEM_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"DATA_MEM_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\] DATA_MEM_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"DATA_MEM_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\] DATA_MEM_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"DATA_MEM_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\] DATA_MEM_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"DATA_MEM_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\] DATA_MEM_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"DATA_MEM_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\] DATA_MEM_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"DATA_MEM_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\] DATA_MEM_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"DATA_MEM_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\] DATA_MEM_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"DATA_MEM_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\] DATA_MEM_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"DATA_MEM_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\] DATA_MEM_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"DATA_MEM_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\] DATA_MEM_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"DATA_MEM_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\] DATA_MEM_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"DATA_MEM_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\] DATA_MEM_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"DATA_MEM_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\] DATA_MEM_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"DATA_MEM_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737138414547 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1737138414547 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\] RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_6ib2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] CPU:inst\|CONTROL_UNIT:inst1\|inst4\[7\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst1\|inst4\[7\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] CPU:inst\|CONTROL_UNIT:inst1\|inst4\[6\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst1\|inst4\[6\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] CPU:inst\|CONTROL_UNIT:inst1\|inst4\[5\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst1\|inst4\[5\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] CPU:inst\|CONTROL_UNIT:inst1\|inst4\[4\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst1\|inst4\[4\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] CPU:inst\|CONTROL_UNIT:inst1\|inst4\[3\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst1\|inst4\[3\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] CPU:inst\|CONTROL_UNIT:inst1\|inst4\[2\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst1\|inst4\[2\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] CPU:inst\|CONTROL_UNIT:inst1\|inst4\[1\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst1\|inst4\[1\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] CPU:inst\|CONTROL_UNIT:inst1\|inst4\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst1\|inst4\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1737138414563 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[31\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[30\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[29\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[28\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[27\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[26\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[25\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[24\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[23\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[22\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[21\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[20\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[19\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[18\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[17\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[16\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[15\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[14\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[13\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[12\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[11\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[10\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[9\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[8\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\] CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\]\" to the node \"CPU:inst\|DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737138414563 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1737138414563 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 536 1080 1144 616 "inst24" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 728 1080 1144 808 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 352 1080 1144 432 "inst20" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 160 1080 1144 240 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1737138414580 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1737138414580 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mic1 " "Ignored assignments for entity \"mic1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity mic1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138415034 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1737138415034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737138416157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737138416157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1072 " "Implemented 1072 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737138416492 ""} { "Info" "ICUT_CUT_TM_OPINS" "246 " "Implemented 246 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737138416492 ""} { "Info" "ICUT_CUT_TM_LCELLS" "780 " "Implemented 780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737138416492 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1737138416492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737138416492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 291 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737138416524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 15:26:56 2025 " "Processing ended: Fri Jan 17 15:26:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737138416524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737138416524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737138416524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737138416524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737138417741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737138417741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 15:26:57 2025 " "Processing started: Fri Jan 17 15:26:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737138417741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737138417741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737138417741 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737138417915 ""}
{ "Info" "0" "" "Project  = mic1" {  } {  } 0 0 "Project  = mic1" 0 0 "Fitter" 0 0 1737138417915 ""}
{ "Info" "0" "" "Revision = mic1" {  } {  } 0 0 "Revision = mic1" 0 0 "Fitter" 0 0 1737138417915 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1737138418125 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mic1 EP2C15AF484C6 " "Automatically selected device EP2C15AF484C6 for design mic1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1737138418331 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1737138418331 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737138418694 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737138418725 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737138419102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737138419102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737138419102 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737138419102 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 2325 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737138419121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 2326 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737138419121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 2327 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737138419121 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737138419121 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737138419121 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "248 248 " "No exact pin location assignment(s) for 248 pins of 248 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[31\] " "Pin B\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[31] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[30\] " "Pin B\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[30] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[29\] " "Pin B\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[29] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[28\] " "Pin B\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[28] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[27\] " "Pin B\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[27] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[26\] " "Pin B\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[26] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[25\] " "Pin B\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[25] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[24\] " "Pin B\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[24] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[23\] " "Pin B\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[23] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[22\] " "Pin B\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[22] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[21\] " "Pin B\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[21] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[20\] " "Pin B\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[20] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[19\] " "Pin B\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[19] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[18\] " "Pin B\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[18] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[17\] " "Pin B\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[17] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[16\] " "Pin B\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[16] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[15] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[14] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[13] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[12] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[11] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[10] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[9] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[8] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 416 544 720 432 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_write_enable " "Pin DATA_MEM_write_enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_write_enable } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 576 1032 1208 592 "DATA_MEM_write_enable" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_write_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[31] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[30] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[29] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[28] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[27] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[26] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[25] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[24] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[23] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[22] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[21] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[20] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[19] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[18] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[17] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[16] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 592 1032 1208 608 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[31\] " "Pin DATA_MEM_ADDR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[31] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[30\] " "Pin DATA_MEM_ADDR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[30] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[29\] " "Pin DATA_MEM_ADDR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[29] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[28\] " "Pin DATA_MEM_ADDR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[28] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[27\] " "Pin DATA_MEM_ADDR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[27] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[26\] " "Pin DATA_MEM_ADDR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[26] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[25\] " "Pin DATA_MEM_ADDR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[25] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[24\] " "Pin DATA_MEM_ADDR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[24] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[23\] " "Pin DATA_MEM_ADDR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[23] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[22\] " "Pin DATA_MEM_ADDR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[22] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[21\] " "Pin DATA_MEM_ADDR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[21] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[20\] " "Pin DATA_MEM_ADDR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[20] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[19\] " "Pin DATA_MEM_ADDR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[19] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[18\] " "Pin DATA_MEM_ADDR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[18] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[17\] " "Pin DATA_MEM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[17] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[16\] " "Pin DATA_MEM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[16] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[15\] " "Pin DATA_MEM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[15] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[14\] " "Pin DATA_MEM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[14] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[13\] " "Pin DATA_MEM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[13] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[12\] " "Pin DATA_MEM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[12] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[11\] " "Pin DATA_MEM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[11] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[10\] " "Pin DATA_MEM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[10] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[9\] " "Pin DATA_MEM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[9] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[8\] " "Pin DATA_MEM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[8] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[7\] " "Pin DATA_MEM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[7] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[6\] " "Pin DATA_MEM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[6] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[5\] " "Pin DATA_MEM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[5] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[4\] " "Pin DATA_MEM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[4] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[3\] " "Pin DATA_MEM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[3] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[2\] " "Pin DATA_MEM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[2] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[1\] " "Pin DATA_MEM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[1] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[0\] " "Pin DATA_MEM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[0] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 624 1032 1208 640 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[31\] " "Pin A\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[30\] " "Pin A\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[29\] " "Pin A\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[28\] " "Pin A\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[27\] " "Pin A\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[26\] " "Pin A\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[25\] " "Pin A\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[24\] " "Pin A\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[23\] " "Pin A\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[22\] " "Pin A\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[21\] " "Pin A\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[20\] " "Pin A\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[19\] " "Pin A\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[18\] " "Pin A\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[17\] " "Pin A\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[16\] " "Pin A\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 432 544 720 448 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[31\] " "Pin C_BUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[31] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[30\] " "Pin C_BUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[30] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[29\] " "Pin C_BUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[29] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[28\] " "Pin C_BUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[28] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[27\] " "Pin C_BUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[27] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[26\] " "Pin C_BUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[26] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[25\] " "Pin C_BUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[25] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[24\] " "Pin C_BUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[24] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[23\] " "Pin C_BUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[23] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[22\] " "Pin C_BUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[22] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[21\] " "Pin C_BUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[21] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[20\] " "Pin C_BUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[20] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[19\] " "Pin C_BUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[19] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[18\] " "Pin C_BUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[18] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[17\] " "Pin C_BUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[17] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[16\] " "Pin C_BUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[16] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[15\] " "Pin C_BUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[15] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[14\] " "Pin C_BUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[14] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[13\] " "Pin C_BUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[13] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[12\] " "Pin C_BUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[12] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[11\] " "Pin C_BUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[11] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[10\] " "Pin C_BUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[10] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[9\] " "Pin C_BUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[9] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[8\] " "Pin C_BUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[8] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[7\] " "Pin C_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[7] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[6\] " "Pin C_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[6] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[5\] " "Pin C_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[5] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[4\] " "Pin C_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[4] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[3\] " "Pin C_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[3] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[2\] " "Pin C_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[2] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[1\] " "Pin C_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[1] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[0\] " "Pin C_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[0] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 640 1032 1208 656 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[31\] " "Pin DATA_MEM_OUT\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[31] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[30\] " "Pin DATA_MEM_OUT\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[30] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[29\] " "Pin DATA_MEM_OUT\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[29] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[28\] " "Pin DATA_MEM_OUT\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[28] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[27\] " "Pin DATA_MEM_OUT\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[27] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[26\] " "Pin DATA_MEM_OUT\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[26] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[25\] " "Pin DATA_MEM_OUT\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[25] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[24\] " "Pin DATA_MEM_OUT\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[24] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[23\] " "Pin DATA_MEM_OUT\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[23] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[22\] " "Pin DATA_MEM_OUT\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[22] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[21\] " "Pin DATA_MEM_OUT\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[21] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[20\] " "Pin DATA_MEM_OUT\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[20] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[19\] " "Pin DATA_MEM_OUT\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[19] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[18\] " "Pin DATA_MEM_OUT\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[18] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[17\] " "Pin DATA_MEM_OUT\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[17] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[16\] " "Pin DATA_MEM_OUT\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[16] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[15\] " "Pin DATA_MEM_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[15] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[14\] " "Pin DATA_MEM_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[14] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[13\] " "Pin DATA_MEM_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[13] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[12\] " "Pin DATA_MEM_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[12] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[11\] " "Pin DATA_MEM_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[11] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[10\] " "Pin DATA_MEM_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[10] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[9\] " "Pin DATA_MEM_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[9] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[8\] " "Pin DATA_MEM_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[8] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[7\] " "Pin DATA_MEM_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[7] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[6\] " "Pin DATA_MEM_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[6] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[5\] " "Pin DATA_MEM_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[5] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[4\] " "Pin DATA_MEM_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[4] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[3\] " "Pin DATA_MEM_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[3] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[2\] " "Pin DATA_MEM_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[2] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[1\] " "Pin DATA_MEM_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[1] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[0\] " "Pin DATA_MEM_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[0] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 608 1032 1208 624 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[7\] " "Pin MBR_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[7] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 688 1032 1208 704 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[6\] " "Pin MBR_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[6] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 688 1032 1208 704 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[5\] " "Pin MBR_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[5] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 688 1032 1208 704 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[4\] " "Pin MBR_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[4] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 688 1032 1208 704 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[3\] " "Pin MBR_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[3] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 688 1032 1208 704 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[2\] " "Pin MBR_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[2] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 688 1032 1208 704 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[1\] " "Pin MBR_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[1] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 688 1032 1208 704 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[0\] " "Pin MBR_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[0] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 688 1032 1208 704 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[35\] " "Pin MIR\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[35] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[34\] " "Pin MIR\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[34] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[33\] " "Pin MIR\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[33] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[32\] " "Pin MIR\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[32] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[31\] " "Pin MIR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[31] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[30\] " "Pin MIR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[30] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[29\] " "Pin MIR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[29] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[28\] " "Pin MIR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[28] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[27\] " "Pin MIR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[27] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[26\] " "Pin MIR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[26] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[25\] " "Pin MIR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[25] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[24\] " "Pin MIR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[24] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[23\] " "Pin MIR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[23] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[22\] " "Pin MIR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[22] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[21\] " "Pin MIR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[21] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[20\] " "Pin MIR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[20] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[19\] " "Pin MIR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[19] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[18\] " "Pin MIR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[18] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[17\] " "Pin MIR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[17] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[16\] " "Pin MIR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[16] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[15\] " "Pin MIR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[15] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[14\] " "Pin MIR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[14] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[13\] " "Pin MIR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[13] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[12\] " "Pin MIR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[12] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[11\] " "Pin MIR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[11] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[10\] " "Pin MIR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[10] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[9\] " "Pin MIR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[9] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[8\] " "Pin MIR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[8] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[7\] " "Pin MIR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[7] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[6\] " "Pin MIR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[6] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[5\] " "Pin MIR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[5] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[4\] " "Pin MIR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[4] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[3\] " "Pin MIR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[3] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[2\] " "Pin MIR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[2] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[1\] " "Pin MIR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[1] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[0\] " "Pin MIR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[0] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 656 1032 1208 672 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[8\] " "Pin MPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[8] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 672 1032 1208 688 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[7\] " "Pin MPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[7] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 672 1032 1208 688 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[6\] " "Pin MPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[6] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 672 1032 1208 688 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[5\] " "Pin MPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[5] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 672 1032 1208 688 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[4\] " "Pin MPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[4] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 672 1032 1208 688 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[3\] " "Pin MPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[3] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 672 1032 1208 688 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[2\] " "Pin MPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[2] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 672 1032 1208 688 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[1\] " "Pin MPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[1] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 672 1032 1208 688 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[0\] " "Pin MPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[0] } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 672 1032 1208 688 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 288 -144 32 304 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOADN " "Pin LOADN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOADN } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 392 -280 -104 408 "LOADN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOADN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737138419181 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1737138419181 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737138419354 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737138419354 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737138419370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a7 " "Destination node CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a8 " "Destination node CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a9 " "Destination node CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a10 " "Destination node CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a11 " "Destination node CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a12 " "Destination node CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a13 " "Destination node CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a14 " "Destination node CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a15 " "Destination node CPU:inst\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_ag81.tdf" 334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|inst13 " "Destination node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|inst13" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { { 320 512 576 400 "inst13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|MDR:inst3|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 288 -144 32 304 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|CPP:inst6\|REGISTER32bit:inst\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|CPP:inst6\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 811 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 943 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|LV:inst2\|REGISTER32bit:inst1\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|LV:inst2\|REGISTER32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 844 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|OPC:inst8\|REGISTER32bit:inst\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|OPC:inst8\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 910 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|SP:inst1\|REGISTER32bit:inst\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|SP:inst1\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|TOS:inst7\|REGISTER32bit:inst\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|TOS:inst7\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 1006 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst12  " "Automatically promoted node CPU:inst\|DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst2|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 1040 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOADN (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node LOADN (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737138419401 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOADN } } } { "MIC1_DEF.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_DEF.bdf" { { 392 -280 -104 408 "LOADN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOADN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737138419401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737138419513 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737138419513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737138419513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737138419513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737138419513 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737138419513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737138419513 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737138419513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737138419527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1737138419543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737138419543 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "246 unused 3.3V 0 246 0 " "Number of I/O pins in group: 246 (unused VREF, 3.3V VCCIO, 0 input, 246 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1737138419543 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1737138419543 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1737138419543 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737138419543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737138419543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737138419543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737138419543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 38 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737138419543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737138419543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737138419543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737138419543 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1737138419543 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1737138419543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737138419590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737138420158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737138420394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737138420394 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737138421654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737138421654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737138421733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1737138422316 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737138422316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737138422899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1737138422899 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737138422899 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1737138422930 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737138422930 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "246 " "Found 246 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[31\] 0 " "Pin \"B\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[30\] 0 " "Pin \"B\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[29\] 0 " "Pin \"B\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[28\] 0 " "Pin \"B\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[27\] 0 " "Pin \"B\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[26\] 0 " "Pin \"B\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[25\] 0 " "Pin \"B\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[24\] 0 " "Pin \"B\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[23\] 0 " "Pin \"B\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[22\] 0 " "Pin \"B\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[21\] 0 " "Pin \"B\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[20\] 0 " "Pin \"B\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[19\] 0 " "Pin \"B\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[18\] 0 " "Pin \"B\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[17\] 0 " "Pin \"B\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[16\] 0 " "Pin \"B\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[15\] 0 " "Pin \"B\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[14\] 0 " "Pin \"B\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[13\] 0 " "Pin \"B\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[12\] 0 " "Pin \"B\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[11\] 0 " "Pin \"B\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[10\] 0 " "Pin \"B\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[9\] 0 " "Pin \"B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[8\] 0 " "Pin \"B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[7\] 0 " "Pin \"B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[6\] 0 " "Pin \"B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[5\] 0 " "Pin \"B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[4\] 0 " "Pin \"B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[3\] 0 " "Pin \"B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[2\] 0 " "Pin \"B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[1\] 0 " "Pin \"B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[0\] 0 " "Pin \"B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_write_enable 0 " "Pin \"DATA_MEM_write_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[31\] 0 " "Pin \"DATA_MEM_ADDR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[30\] 0 " "Pin \"DATA_MEM_ADDR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[29\] 0 " "Pin \"DATA_MEM_ADDR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[28\] 0 " "Pin \"DATA_MEM_ADDR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[27\] 0 " "Pin \"DATA_MEM_ADDR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[26\] 0 " "Pin \"DATA_MEM_ADDR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[25\] 0 " "Pin \"DATA_MEM_ADDR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[24\] 0 " "Pin \"DATA_MEM_ADDR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[23\] 0 " "Pin \"DATA_MEM_ADDR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[22\] 0 " "Pin \"DATA_MEM_ADDR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[21\] 0 " "Pin \"DATA_MEM_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[20\] 0 " "Pin \"DATA_MEM_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[19\] 0 " "Pin \"DATA_MEM_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[18\] 0 " "Pin \"DATA_MEM_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[17\] 0 " "Pin \"DATA_MEM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[16\] 0 " "Pin \"DATA_MEM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[15\] 0 " "Pin \"DATA_MEM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[14\] 0 " "Pin \"DATA_MEM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[13\] 0 " "Pin \"DATA_MEM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[12\] 0 " "Pin \"DATA_MEM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[11\] 0 " "Pin \"DATA_MEM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[10\] 0 " "Pin \"DATA_MEM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[9\] 0 " "Pin \"DATA_MEM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[8\] 0 " "Pin \"DATA_MEM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[7\] 0 " "Pin \"DATA_MEM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[6\] 0 " "Pin \"DATA_MEM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[5\] 0 " "Pin \"DATA_MEM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[4\] 0 " "Pin \"DATA_MEM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[3\] 0 " "Pin \"DATA_MEM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[2\] 0 " "Pin \"DATA_MEM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[1\] 0 " "Pin \"DATA_MEM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[0\] 0 " "Pin \"DATA_MEM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[31\] 0 " "Pin \"A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[30\] 0 " "Pin \"A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[29\] 0 " "Pin \"A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[28\] 0 " "Pin \"A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[27\] 0 " "Pin \"A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[26\] 0 " "Pin \"A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[25\] 0 " "Pin \"A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[24\] 0 " "Pin \"A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[23\] 0 " "Pin \"A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[22\] 0 " "Pin \"A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[21\] 0 " "Pin \"A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[20\] 0 " "Pin \"A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[19\] 0 " "Pin \"A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[18\] 0 " "Pin \"A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[17\] 0 " "Pin \"A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[16\] 0 " "Pin \"A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[15\] 0 " "Pin \"A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[14\] 0 " "Pin \"A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[13\] 0 " "Pin \"A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[12\] 0 " "Pin \"A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[11\] 0 " "Pin \"A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[10\] 0 " "Pin \"A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[9\] 0 " "Pin \"A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[8\] 0 " "Pin \"A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[7\] 0 " "Pin \"A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[6\] 0 " "Pin \"A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[5\] 0 " "Pin \"A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[4\] 0 " "Pin \"A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[3\] 0 " "Pin \"A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[2\] 0 " "Pin \"A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[1\] 0 " "Pin \"A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[0\] 0 " "Pin \"A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[31\] 0 " "Pin \"C_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[30\] 0 " "Pin \"C_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[29\] 0 " "Pin \"C_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[28\] 0 " "Pin \"C_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[27\] 0 " "Pin \"C_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[26\] 0 " "Pin \"C_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[25\] 0 " "Pin \"C_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[24\] 0 " "Pin \"C_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[23\] 0 " "Pin \"C_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[22\] 0 " "Pin \"C_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[21\] 0 " "Pin \"C_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[20\] 0 " "Pin \"C_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[19\] 0 " "Pin \"C_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[18\] 0 " "Pin \"C_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[17\] 0 " "Pin \"C_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[16\] 0 " "Pin \"C_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[15\] 0 " "Pin \"C_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[14\] 0 " "Pin \"C_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[13\] 0 " "Pin \"C_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[12\] 0 " "Pin \"C_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[11\] 0 " "Pin \"C_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[10\] 0 " "Pin \"C_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[9\] 0 " "Pin \"C_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[8\] 0 " "Pin \"C_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[7\] 0 " "Pin \"C_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[6\] 0 " "Pin \"C_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[5\] 0 " "Pin \"C_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[4\] 0 " "Pin \"C_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[3\] 0 " "Pin \"C_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[2\] 0 " "Pin \"C_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[1\] 0 " "Pin \"C_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[0\] 0 " "Pin \"C_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[31\] 0 " "Pin \"DATA_MEM_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[30\] 0 " "Pin \"DATA_MEM_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[29\] 0 " "Pin \"DATA_MEM_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[28\] 0 " "Pin \"DATA_MEM_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[27\] 0 " "Pin \"DATA_MEM_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[26\] 0 " "Pin \"DATA_MEM_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[25\] 0 " "Pin \"DATA_MEM_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[24\] 0 " "Pin \"DATA_MEM_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[23\] 0 " "Pin \"DATA_MEM_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[22\] 0 " "Pin \"DATA_MEM_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[21\] 0 " "Pin \"DATA_MEM_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[20\] 0 " "Pin \"DATA_MEM_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[19\] 0 " "Pin \"DATA_MEM_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[18\] 0 " "Pin \"DATA_MEM_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[17\] 0 " "Pin \"DATA_MEM_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[16\] 0 " "Pin \"DATA_MEM_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[15\] 0 " "Pin \"DATA_MEM_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[14\] 0 " "Pin \"DATA_MEM_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[13\] 0 " "Pin \"DATA_MEM_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[12\] 0 " "Pin \"DATA_MEM_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[11\] 0 " "Pin \"DATA_MEM_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[10\] 0 " "Pin \"DATA_MEM_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[9\] 0 " "Pin \"DATA_MEM_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[8\] 0 " "Pin \"DATA_MEM_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[7\] 0 " "Pin \"DATA_MEM_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[6\] 0 " "Pin \"DATA_MEM_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[5\] 0 " "Pin \"DATA_MEM_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[4\] 0 " "Pin \"DATA_MEM_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[3\] 0 " "Pin \"DATA_MEM_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[2\] 0 " "Pin \"DATA_MEM_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[1\] 0 " "Pin \"DATA_MEM_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[0\] 0 " "Pin \"DATA_MEM_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[7\] 0 " "Pin \"MBR_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[6\] 0 " "Pin \"MBR_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[5\] 0 " "Pin \"MBR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[4\] 0 " "Pin \"MBR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[3\] 0 " "Pin \"MBR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[2\] 0 " "Pin \"MBR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[1\] 0 " "Pin \"MBR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[0\] 0 " "Pin \"MBR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[35\] 0 " "Pin \"MIR\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[34\] 0 " "Pin \"MIR\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[33\] 0 " "Pin \"MIR\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[32\] 0 " "Pin \"MIR\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[31\] 0 " "Pin \"MIR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[30\] 0 " "Pin \"MIR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[29\] 0 " "Pin \"MIR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[28\] 0 " "Pin \"MIR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[27\] 0 " "Pin \"MIR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[26\] 0 " "Pin \"MIR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[25\] 0 " "Pin \"MIR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[24\] 0 " "Pin \"MIR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[23\] 0 " "Pin \"MIR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[22\] 0 " "Pin \"MIR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[21\] 0 " "Pin \"MIR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[20\] 0 " "Pin \"MIR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[19\] 0 " "Pin \"MIR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[18\] 0 " "Pin \"MIR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[17\] 0 " "Pin \"MIR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[16\] 0 " "Pin \"MIR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[15\] 0 " "Pin \"MIR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[14\] 0 " "Pin \"MIR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[13\] 0 " "Pin \"MIR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[12\] 0 " "Pin \"MIR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[11\] 0 " "Pin \"MIR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[10\] 0 " "Pin \"MIR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[9\] 0 " "Pin \"MIR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[8\] 0 " "Pin \"MIR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[7\] 0 " "Pin \"MIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[6\] 0 " "Pin \"MIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[5\] 0 " "Pin \"MIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[4\] 0 " "Pin \"MIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[3\] 0 " "Pin \"MIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[2\] 0 " "Pin \"MIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[1\] 0 " "Pin \"MIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[0\] 0 " "Pin \"MIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[8\] 0 " "Pin \"MPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[7\] 0 " "Pin \"MPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[6\] 0 " "Pin \"MPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[5\] 0 " "Pin \"MPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[4\] 0 " "Pin \"MPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[3\] 0 " "Pin \"MPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[2\] 0 " "Pin \"MPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[1\] 0 " "Pin \"MPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[0\] 0 " "Pin \"MPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737138422945 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1737138422945 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737138423119 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737138423151 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737138423338 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737138423481 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737138423481 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1737138423544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/output_files/mic1.fit.smsg " "Generated suppressed messages file C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/output_files/mic1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737138423670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737138423874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 15:27:03 2025 " "Processing ended: Fri Jan 17 15:27:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737138423874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737138423874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737138423874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737138423874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737138424991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737138424991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 15:27:04 2025 " "Processing started: Fri Jan 17 15:27:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737138424991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737138424991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737138424991 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737138425543 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737138425558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737138425889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 15:27:05 2025 " "Processing ended: Fri Jan 17 15:27:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737138425889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737138425889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737138425889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737138425889 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737138426520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737138427070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 15:27:06 2025 " "Processing started: Fri Jan 17 15:27:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737138427070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737138427070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mic1 -c mic1 " "Command: quartus_sta mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737138427070 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1737138427196 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mic1 " "Ignored assignments for entity \"mic1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity mic1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity mic1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity mic1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1737138427227 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1737138427227 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737138427274 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1737138427376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1737138427376 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427376 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427376 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1737138427386 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1737138427386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1737138427402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.438 " "Worst-case setup slack is -24.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.438     -5397.603 CLOCK  " "  -24.438     -5397.603 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737138427402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.659 " "Worst-case hold slack is -0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659        -2.715 CLOCK  " "   -0.659        -2.715 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737138427413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737138427415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737138427416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1476.836 CLOCK  " "   -2.000     -1476.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737138427418 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1737138427511 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1737138427511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1737138427533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.838 " "Worst-case setup slack is -10.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.838     -2407.523 CLOCK  " "  -10.838     -2407.523 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737138427536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.454 " "Worst-case hold slack is -0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454        -2.414 CLOCK  " "   -0.454        -2.414 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737138427540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737138427542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737138427545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1476.836 CLOCK  " "   -2.000     -1476.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737138427547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737138427547 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1737138427621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1737138427652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1737138427652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737138427715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 15:27:07 2025 " "Processing ended: Fri Jan 17 15:27:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737138427715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737138427715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737138427715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737138427715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737138433150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737138433150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 15:27:13 2025 " "Processing started: Fri Jan 17 15:27:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737138433150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737138433150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737138433150 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "mic1.vo\", \"mic1_fast.vo mic1_v.sdo mic1_v_fast.sdo C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/ simulation " "Generated files \"mic1.vo\", \"mic1_fast.vo\", \"mic1_v.sdo\" and \"mic1_v_fast.sdo\" in directory \"C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1737138433560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737138433575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 15:27:13 2025 " "Processing ended: Fri Jan 17 15:27:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737138433575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737138433575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737138433575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737138433575 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 325 s " "Quartus II Full Compilation was successful. 0 errors, 325 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737138468880 ""}
