
---------- Begin Simulation Statistics ----------
final_tick                                11882869180                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159857                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656628                       # Number of bytes of host memory used
host_op_rate                                   284568                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.53                       # Real time elapsed on the host
host_tick_rate                              190033088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9995921                       # Number of instructions simulated
sim_ops                                      17794161                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011883                       # Number of seconds simulated
sim_ticks                                 11882869180                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11359400                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9085620                       # number of cc regfile writes
system.cpu.committedInsts                     9995921                       # Number of Instructions Simulated
system.cpu.committedOps                      17794161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.612685                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.612685                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   4376538                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2000724                       # number of floating regfile writes
system.cpu.idleCycles                           40839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1109                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2272078                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.683724                       # Inst execution rate
system.cpu.iew.exec_refs                      2335967                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2207022                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  150218                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                129405                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 17                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                25                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2207525                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            17861315                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                128945                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1156                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              17856269                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  31197                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               6497885                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1238                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               6544594                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          740                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            369                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18132570                       # num instructions consuming a value
system.cpu.iew.wb_count                      17848648                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.656572                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11905338                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.683432                       # insts written-back per cycle
system.cpu.iew.wb_sent                       17855841                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22742025                       # number of integer regfile reads
system.cpu.int_regfile_writes                11376583                       # number of integer regfile writes
system.cpu.ipc                               0.382748                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.382748                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               788      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14018449     78.50%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1312      0.01%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    30      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 145      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               499996      2.80%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               125178      0.70%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               125046      0.70%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750207      4.20%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 13      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4080      0.02%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2206589     12.36%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125064      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            528      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17857425                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2282221                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4283542                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2001291                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2001638                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      336047                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018818                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   55084     16.39%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  93617     27.86%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 124817     37.14%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62463     18.59%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     35      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    22      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15910463                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           57842785                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15847357                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15926835                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   17861266                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  17857425                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  49                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           67148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                72                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        45875                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      26075358                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.684839                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.514431                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20425509     78.33%     78.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1002651      3.85%     82.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1569880      6.02%     88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              606782      2.33%     90.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1037918      3.98%     94.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1018891      3.91%     98.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              325893      1.25%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9489      0.04%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               78345      0.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26075358                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.683768                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                38                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               129405                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2207525                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6881453                       # number of misc regfile reads
system.cpu.numCycles                         26116197                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       775438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1552362                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 2277750                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2276521                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1053                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2273946                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2273145                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.964775                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              269                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           67309                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               970                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     26066288                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.682650                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.538418                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        20512821     78.69%     78.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          242319      0.93%     79.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2257070      8.66%     88.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1476069      5.66%     93.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          724879      2.78%     96.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          287558      1.10%     97.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           42998      0.16%     98.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          166391      0.64%     98.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          356183      1.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     26066288                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              9995921                       # Number of instructions committed
system.cpu.commit.opsCommitted               17794161                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2327019                       # Number of memory references committed
system.cpu.commit.loads                        127545                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2264230                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2001126                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15918412                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   148                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          287      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     13965345     78.48%     78.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1004      0.01%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd       499996      2.81%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       125100      0.70%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       125044      0.70%     82.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       750204      4.22%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            6      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         2499      0.01%     86.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2199016     12.36%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       125046      0.70%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          458      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17794161                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        356183                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1504296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1504296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1504296                       # number of overall hits
system.cpu.dcache.overall_hits::total         1504296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       839437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         839437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       839437                       # number of overall misses
system.cpu.dcache.overall_misses::total        839437                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10952684014                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10952684014                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10952684014                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10952684014                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2343733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2343733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2343733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2343733                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.358162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.358162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.358162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.358162                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13047.654576                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13047.654576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13047.654576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13047.654576                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1727                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    95.944444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       775334                       # number of writebacks
system.cpu.dcache.writebacks::total            775334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62999                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62999                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62999                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62999                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       776438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       776438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       776438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       776438                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9736273819                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9736273819                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9736273819                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9736273819                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.331283                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.331283                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.331283                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.331283                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12539.666810                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12539.666810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12539.666810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12539.666810                       # average overall mshr miss latency
system.cpu.dcache.replacements                 775414                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    708587425                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    708587425                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       144258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       144258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.546805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.546805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8982.992419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8982.992419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        62998                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62998                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    184357810                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    184357810                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.110101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.110101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11607.241075                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11607.241075                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1438919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1438919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       760556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       760556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10244096589                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10244096589                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 13469.220661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13469.220661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       760555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       760555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9551916009                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9551916009                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12559.139062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12559.139062                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.626079                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2280734                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            776438                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.937432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.626079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38276166                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38276166                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   685967                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              23120240                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    700743                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1567170                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   1238                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2270100                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   223                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               17869492                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   910                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      144513                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2207025                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           498                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         47838                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             147293                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10053021                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2277750                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2273460                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      25925572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2904                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  146                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           860                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    130885                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   440                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           26075358                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.686311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.964040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22739196     87.21%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   346472      1.33%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   253814      0.97%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   207103      0.79%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   254079      0.97%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   190299      0.73%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   377822      1.45%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1466944      5.63%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   239629      0.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             26075358                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.087216                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.384934                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       130263                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           130263                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       130263                       # number of overall hits
system.cpu.icache.overall_hits::total          130263                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          622                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            622                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          622                       # number of overall misses
system.cpu.icache.overall_misses::total           622                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46819044                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46819044                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46819044                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46819044                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       130885                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130885                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130885                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130885                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004752                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004752                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004752                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004752                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75271.774920                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75271.774920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75271.774920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75271.774920                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          522                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   104.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.icache.writebacks::total                24                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38570804                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38570804                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38570804                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38570804                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003713                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003713                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003713                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003713                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79363.794239                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79363.794239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79363.794239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79363.794239                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       130263                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          130263                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          622                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           622                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46819044                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46819044                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75271.774920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75271.774920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38570804                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38570804                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003713                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003713                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79363.794239                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79363.794239                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           418.320281                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               485                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            269.583505                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   418.320281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.408516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.408516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.450195                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            262255                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           262255                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      131036                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           196                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         190                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1860                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   8051                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  11882869180                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   1238                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1172614                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6701878                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1765600                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              16433994                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               17865519                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   752                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  46906                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16176398                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22474273                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    45387539                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 22757977                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4376754                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22385329                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    88938                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8418122                       # count of insts added to the skid buffer
system.cpu.rob.reads                         43568221                       # The number of ROB reads
system.cpu.rob.writes                        35732030                       # The number of ROB writes
system.cpu.thread_0.numInsts                  9995921                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17794161                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               760583                       # number of demand (read+write) hits
system.l2.demand_hits::total                   760587                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data              760583                       # number of overall hits
system.l2.overall_hits::total                  760587                       # number of overall hits
system.l2.demand_misses::.cpu.inst                482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15855                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16337                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               482                       # number of overall misses
system.l2.overall_misses::.cpu.data             15855                       # number of overall misses
system.l2.overall_misses::total                 16337                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37866920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1160823300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1198690220                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37866920                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1160823300                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1198690220                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           776438                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               776924                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          776438                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              776924                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.020420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021028                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.020420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021028                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78562.074689                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73214.966887                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73372.725715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78562.074689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73214.966887                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73372.725715                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16337                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33383525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1012962165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1046345690                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33383525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1012962165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1046345690                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.020420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021028                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.020420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.021028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69260.425311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63889.130558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64047.602987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69260.425311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63889.130558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64047.602987                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       775334                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           775334                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       775334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       775334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            744825                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                744825                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           15730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15730                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1148730765                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1148730765                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        760555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            760555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.020682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73028.020661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73028.020661                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        15730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1002036150                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1002036150                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.020682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63702.234584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63702.234584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37866920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37866920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78562.074689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78562.074689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33383525                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33383525                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69260.425311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69260.425311                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12092535                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12092535                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96740.280000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96740.280000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10926015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10926015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87408.120000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87408.120000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15164.483829                       # Cycle average of tags in use
system.l2.tags.total_refs                     1552361                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     95.026996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       436.278900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14728.204929                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.013314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.449469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.462783                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16275                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.498535                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24854128                       # Number of tag accesses
system.l2.tags.data_accesses                 24854128                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583530                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35675                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16336                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1045504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     87.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   11882780000                       # Total gap between requests
system.mem_ctrls.avgGap                     727398.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1014720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2590620.121595919132                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 85393517.729528680444                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          481                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        15855                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13923010                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    371551030                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28945.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23434.31                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1014720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1045504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          481                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        15855                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          16336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2590620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     85393518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         87984138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2590620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2590620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2590620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     85393518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        87984138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                16336                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                79174040                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              81680000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          385474040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 4846.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23596.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               15019                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   794.885845                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   637.446938                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   343.340626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           96      7.31%      7.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           90      6.85%     14.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           49      3.73%     17.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           43      3.27%     21.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           39      2.97%     24.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          119      9.06%     33.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           32      2.44%     35.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           28      2.13%     37.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          818     62.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1045504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               87.984138                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4712400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2500905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       57469860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 937940640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    538038390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   4109937120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    5650599315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   475.524827                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10676275125                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    396760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    809834055                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4690980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2485725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       59169180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 937940640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    550207320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4099689600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    5654183445                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   475.826449                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10649340105                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    396760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    836769075                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                606                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15730                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           606                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        32672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        32672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  32672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1045504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1045504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1045504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16336                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16336    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16336                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            26494100                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           86108615                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             16368                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       775334                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           24                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           760555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          760555                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15883                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          995                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2328290                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2329285                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     99313408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               99345984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           776924                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 776924    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             776924                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11882869180                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1411900490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            662025                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1059837870                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
