Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Oct 30 02:50:30 2021
| Host         : DESKTOP-D80LUPK running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file ./../out/zedboard/led_counter/Output/place/reports/post_place_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                  114       -4.790      -75.447                     17                  114        4.500        0.000                       0                    67  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.228        0.000                      0                  114       -4.790      -75.447                     17                  114        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :           17  Failing Endpoints,  Worst Slack       -4.790ns,  Total Violation      -75.447ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 LED_PIPE_count1_a1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg/D
                            (negative level-sensitive latch clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 2.311ns (48.704%)  route 2.434ns (51.296%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, estimated)        2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, estimated)       1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y98        FDRE                                         r  LED_PIPE_count1_a1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  LED_PIPE_count1_a1_reg[1]/Q
                         net (fo=2, estimated)        0.619     6.765    LED_PIPE_count1_a1[1]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.402 r  LED_PIPE_count1_a1_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.402    LED_PIPE_count1_a1_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  LED_PIPE_count1_a1_reg[8]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.519    LED_PIPE_count1_a1_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  LED_PIPE_count1_a1_reg[12]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.636    LED_PIPE_count1_a1_reg[12]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.753 r  LED_PIPE_count1_a1_reg[16]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.753    LED_PIPE_count1_a1_reg[16]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.009 r  LED_PIPE_count1_a1_reg[20]_i_1/O[2]
                         net (fo=2, estimated)        0.956     8.965    gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_3_1[2]
    SLICE_X113Y103       LUT6 (Prop_lut6_I0_O)        0.301     9.266 r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_8/O
                         net (fo=1, estimated)        0.574     9.840    gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_8_n_0
    SLICE_X113Y103       LUT4 (Prop_lut4_I2_O)        0.124     9.964 r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_3/O
                         net (fo=1, estimated)        0.285    10.249    gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_3_n_0
    SLICE_X111Y103       LUT4 (Prop_lut4_I0_O)        0.124    10.373 r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000    10.373    gen_clkF_LED_PIPE_refresh_a1/LED_PIPE_refresh_a0
    SLICE_X111Y103       LDCE                                         r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_IBUF_inst/O
                         net (fo=2, estimated)        2.062     8.482    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.573 f  clk_IBUF_BUFG_inst/O
                         net (fo=50, estimated)       1.860    10.433    gen_clkF_LED_PIPE_refresh_a1/clk_IBUF_BUFG
    SLICE_X111Y103       LDCE                                         r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg/G  (IS_INVERTED)
                         clock pessimism              0.203    10.636    
                         clock uncertainty           -0.035    10.601    
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.790ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_PIPE_Leds_a0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 1.416ns (61.786%)  route 0.876ns (38.214%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        7.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  reset_IBUF_inst/O
                         net (fo=17, estimated)       0.876     2.292    reset_IBUF
    SLICE_X110Y103       FDRE                                         r  LED_PIPE_Leds_a0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, estimated)        4.773     6.263    gen_clkF_LED_PIPE_refresh_a1/clk_IBUF
    SLICE_X109Y102       LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  gen_clkF_LED_PIPE_refresh_a1/LED_PIPE_Leds_a0[15]_i_2/O
                         net (fo=16, estimated)       0.679     7.066    clkF_LED_PIPE_refresh_a1
    SLICE_X110Y103       FDRE                                         r  LED_PIPE_Leds_a0_reg[13]/C
                         clock pessimism              0.000     7.066    
                         clock uncertainty            0.035     7.102    
    SLICE_X110Y103       FDRE (Hold_fdre_C_R)        -0.020     7.082    LED_PIPE_Leds_a0_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.082    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                 -4.790    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y99   LED_PIPE_count1_a1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y102  LED_PIPE_Leds_a0_reg[10]/C



