<map id="haldls::vx::DifferentialWriteTrait" name="haldls::vx::DifferentialWriteTrait">
<area shape="rect" id="node1" title="Trait signalling derived&#45;from container type support differential write operation." alt="" coords="5,492,153,536"/>
<area shape="rect" id="node2" href="$classhaldls_1_1vx_1_1_cap_mem_cell.html" title=" " alt="" coords="235,5,396,33"/>
<area shape="rect" id="node3" href="$classhaldls_1_1vx_1_1_column_correlation_quad.html" title=" " alt="" coords="201,57,429,85"/>
<area shape="rect" id="node4" href="$classhaldls_1_1vx_1_1_column_current_quad.html" title=" " alt="" coords="212,109,419,137"/>
<area shape="rect" id="node5" href="$classhaldls_1_1vx_1_1_common_neuron_backend_config.html" title="Read/write access to common neuron parameters." alt="" coords="224,161,406,205"/>
<area shape="rect" id="node6" href="$classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config.html" title="Configuration for a PADI bus block." alt="" coords="219,229,412,273"/>
<area shape="rect" id="node7" href="$classhaldls_1_1vx_1_1_common_s_t_p_config.html" title="Common STP configuration shared by synapse drivers per vertical half." alt="" coords="214,297,417,325"/>
<area shape="rect" id="node8" href="$classhaldls_1_1vx_1_1_common_synram_config.html" title=" " alt="" coords="223,349,408,393"/>
<area shape="rect" id="node9" href="$classhaldls_1_1vx_1_1_d_a_c_channel.html" title="Container for individual configuration of the value of a DAC channel of the xBoard DACs." alt="" coords="234,417,396,445"/>
<area shape="rect" id="node10" href="$classhaldls_1_1vx_1_1_d_a_c_control.html" title="Container for enabling DAC channels of a xBoard DAC." alt="" coords="238,469,393,497"/>
<area shape="rect" id="node11" href="$classhaldls_1_1vx_1_1_neuron_backend_config.html" title="Read/write access to the NeuronBackend container." alt="" coords="225,521,405,565"/>
<area shape="rect" id="node12" href="$classhaldls_1_1vx_1_1_neuron_config.html" title=" " alt="" coords="232,589,399,617"/>
<area shape="rect" id="node13" href="$classhaldls_1_1vx_1_1_p_p_u_control_register.html" title=" " alt="" coords="213,641,418,669"/>
<area shape="rect" id="node14" href="$classhaldls_1_1vx_1_1_shift_register.html" title="Container for configuration of the 24&#45;bit wide shift register controlling six VDD switches,..." alt="" coords="235,693,396,721"/>
<area shape="rect" id="node15" href="$classhaldls_1_1vx_1_1_synapse_correlation_calib_quad.html" title=" " alt="" coords="215,745,416,789"/>
<area shape="rect" id="node16" href="$classhaldls_1_1vx_1_1_synapse_driver_config.html" title=" " alt="" coords="229,813,401,857"/>
<area shape="rect" id="node17" href="$classhaldls_1_1vx_1_1_synapse_label_quad.html" title=" " alt="" coords="215,881,416,909"/>
<area shape="rect" id="node18" href="$classhaldls_1_1vx_1_1_synapse_quad.html" title=" " alt="" coords="231,933,400,961"/>
<area shape="rect" id="node19" href="$classhaldls_1_1vx_1_1_synapse_weight_quad.html" title=" " alt="" coords="210,985,420,1013"/>
</map>
