vendor_name = ModelSim
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/testeHps.qsys
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/hpstut.vhd
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_default_burst_converter.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_reset_controller.sdc
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_reset_controller.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_reset_synchronizer.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps.pre.xml
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_AC_ROM.hex
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_inst_ROM.hex
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0.ppf
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0.sdc
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/hps_sdram_pll.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/alt_types.pre.h
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/emif.pre.xml
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/sdram_io.pre.h
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/sequencer.pre.c
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/sequencer.pre.h
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/sequencer_auto.pre.h
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/sequencer_auto_ac_init.pre.c
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/sequencer_auto_inst_init.pre.c
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/sequencer_defines.pre.h
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/system.pre.h
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/tclrpt.pre.c
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/sequencer/tclrpt.pre.h
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_chaves.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_hps_0.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_hps_0_fpga_interfaces.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_hps_0_hps_io.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_hps_0_hps_io_border.sdc
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_hps_0_hps_io_border.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_leds.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_mm_interconnect_0.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_mm_interconnect_0_router.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_mm_interconnect_0_router_002.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/submodules/testeHps_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ip/testeHps/testeHps.v
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /opt/intelFPGA/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/bruno/Working/de1-soc/testes/002-hpsTutorial/dse/dse1_hpstut/dse1_hpstut_1/db/ddio_out_uqe.tdf
design_name = hpstut
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, hpstut, 1
instance = comp, \ledr[0]~output\, ledr[0]~output, hpstut, 1
instance = comp, \ledr[1]~output\, ledr[1]~output, hpstut, 1
instance = comp, \ledr[2]~output\, ledr[2]~output, hpstut, 1
instance = comp, \ledr[3]~output\, ledr[3]~output, hpstut, 1
instance = comp, \ledr[4]~output\, ledr[4]~output, hpstut, 1
instance = comp, \ledr[5]~output\, ledr[5]~output, hpstut, 1
instance = comp, \ledr[6]~output\, ledr[6]~output, hpstut, 1
instance = comp, \ledr[7]~output\, ledr[7]~output, hpstut, 1
instance = comp, \ledr[8]~output\, ledr[8]~output, hpstut, 1
instance = comp, \ledr[9]~output\, ledr[9]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[0]~output\, HPS_DDR3_ADDR[0]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[1]~output\, HPS_DDR3_ADDR[1]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[2]~output\, HPS_DDR3_ADDR[2]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[3]~output\, HPS_DDR3_ADDR[3]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[4]~output\, HPS_DDR3_ADDR[4]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[5]~output\, HPS_DDR3_ADDR[5]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[6]~output\, HPS_DDR3_ADDR[6]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[7]~output\, HPS_DDR3_ADDR[7]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[8]~output\, HPS_DDR3_ADDR[8]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[9]~output\, HPS_DDR3_ADDR[9]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[10]~output\, HPS_DDR3_ADDR[10]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[11]~output\, HPS_DDR3_ADDR[11]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[12]~output\, HPS_DDR3_ADDR[12]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[13]~output\, HPS_DDR3_ADDR[13]~output, hpstut, 1
instance = comp, \HPS_DDR3_ADDR[14]~output\, HPS_DDR3_ADDR[14]~output, hpstut, 1
instance = comp, \HPS_DDR3_BA[0]~output\, HPS_DDR3_BA[0]~output, hpstut, 1
instance = comp, \HPS_DDR3_BA[1]~output\, HPS_DDR3_BA[1]~output, hpstut, 1
instance = comp, \HPS_DDR3_BA[2]~output\, HPS_DDR3_BA[2]~output, hpstut, 1
instance = comp, \HPS_DDR3_CAS_N~output\, HPS_DDR3_CAS_N~output, hpstut, 1
instance = comp, \HPS_DDR3_CKE~output\, HPS_DDR3_CKE~output, hpstut, 1
instance = comp, \HPS_DDR3_CS_N~output\, HPS_DDR3_CS_N~output, hpstut, 1
instance = comp, \HPS_DDR3_ODT~output\, HPS_DDR3_ODT~output, hpstut, 1
instance = comp, \HPS_DDR3_RAS_N~output\, HPS_DDR3_RAS_N~output, hpstut, 1
instance = comp, \HPS_DDR3_RESET_N~output\, HPS_DDR3_RESET_N~output, hpstut, 1
instance = comp, \HPS_DDR3_WE_N~output\, HPS_DDR3_WE_N~output, hpstut, 1
instance = comp, \HPS_ENET_GTX_CLK~output\, HPS_ENET_GTX_CLK~output, hpstut, 1
instance = comp, \HPS_ENET_MDC~output\, HPS_ENET_MDC~output, hpstut, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output\, HPS_ENET_TX_DATA[0]~output, hpstut, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output\, HPS_ENET_TX_DATA[1]~output, hpstut, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output\, HPS_ENET_TX_DATA[2]~output, hpstut, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output\, HPS_ENET_TX_DATA[3]~output, hpstut, 1
instance = comp, \HPS_ENET_TX_EN~output\, HPS_ENET_TX_EN~output, hpstut, 1
instance = comp, \HPS_SD_CLK~output\, HPS_SD_CLK~output, hpstut, 1
instance = comp, \HPS_UART_TX~output\, HPS_UART_TX~output, hpstut, 1
instance = comp, \HPS_USB_STP~output\, HPS_USB_STP~output, hpstut, 1
instance = comp, \HPS_CONV_USB_N~output\, HPS_CONV_USB_N~output, hpstut, 1
instance = comp, \HPS_ENET_INT_N~output\, HPS_ENET_INT_N~output, hpstut, 1
instance = comp, \HPS_KEY~output\, HPS_KEY~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll\, u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\, u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, hpstut, 1
instance = comp, \HPS_DDR3_RZQ~input\, HPS_DDR3_RZQ~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\, u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, hpstut, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk\, HPS_DDR3_DM[2]~_s2p_logic_blk, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, hpstut, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk\, HPS_DDR3_DM[0]~_s2p_logic_blk, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, hpstut, 1
instance = comp, \HPS_ENET_RX_CLK~input\, HPS_ENET_RX_CLK~input, hpstut, 1
instance = comp, \HPS_ENET_RX_DV~input\, HPS_ENET_RX_DV~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, hpstut, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input\, HPS_ENET_RX_DATA[0]~input, hpstut, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input\, HPS_ENET_RX_DATA[1]~input, hpstut, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input\, HPS_ENET_RX_DATA[2]~input, hpstut, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input\, HPS_ENET_RX_DATA[3]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|emac1_inst\, u0|hps_0|hps_io|border|emac1_inst, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|sdio_inst\, u0|hps_0|hps_io|border|sdio_inst, hpstut, 1
instance = comp, \HPS_USB_CLKOUT~input\, HPS_USB_CLKOUT~input, hpstut, 1
instance = comp, \HPS_USB_DIR~input\, HPS_USB_DIR~input, hpstut, 1
instance = comp, \HPS_USB_NXT~input\, HPS_USB_NXT~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|usb1_inst\, u0|hps_0|hps_io|border|usb1_inst, hpstut, 1
instance = comp, \clock_50~input\, clock_50~input, hpstut, 1
instance = comp, \clock_50~inputCLKENA0\, clock_50~inputCLKENA0, hpstut, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, hpstut, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], hpstut, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, hpstut, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], hpstut, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, hpstut, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, hpstut, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, hpstut, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets\, u0|hps_0|fpga_interfaces|clocks_resets, hpstut, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0\, u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, hpstut, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], hpstut, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, hpstut, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], hpstut, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][60], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|local_write\, u0|mm_interconnect_0|leds_s1_agent|local_write, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|m0_write\, u0|mm_interconnect_0|leds_s1_agent|m0_write, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|cp_ready~4\, u0|mm_interconnect_0|leds_s1_agent|cp_ready~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][112]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][112], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|local_write\, u0|mm_interconnect_0|chaves_s1_agent|local_write, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|m0_write\, u0|mm_interconnect_0|chaves_s1_agent|m0_write, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|chaves_s1_translator|read_latency_shift_reg~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|chaves_s1_translator|wait_latency_counter[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|cp_ready~4\, u0|mm_interconnect_0|chaves_s1_agent|cp_ready~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|chaves_s1_agent|rf_source_valid~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|write~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][97], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|chaves_s1_translator|read_latency_shift_reg~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|chaves_s1_translator|read_latency_shift_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][112]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][112], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~20, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|rp_valid\, u0|mm_interconnect_0|chaves_s1_agent|rp_valid, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|always0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][112]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][112], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|read~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem_used[1]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem_used[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem_used[0]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem_used[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][59], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][59], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_001|src1_valid~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|always4~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0]~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3], hpstut, 1
instance = comp, \sw[4]~input\, sw[4]~input, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6], hpstut, 1
instance = comp, \sw[8]~input\, sw[8]~input, hpstut, 1
instance = comp, \u0|chaves|read_mux_out[8]\, u0|chaves|read_mux_out[8], hpstut, 1
instance = comp, \u0|chaves|readdata[8]\, u0|chaves|readdata[8], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[8], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][8], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~8, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|always0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][8], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][89]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][92]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][97], hpstut, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight\, u0|hps_0|fpga_interfaces|hps2fpga_light_weight, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[99]\, u0|mm_interconnect_0|cmd_mux_001|src_data[99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~19, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[99]\, u0|mm_interconnect_0|rsp_mux_001|src_data[99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[98]\, u0|mm_interconnect_0|cmd_mux|src_data[98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~18, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|comb~0\, u0|mm_interconnect_0|leds_s1_agent|comb~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|read~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|always0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[98]\, u0|mm_interconnect_0|rsp_mux_001|src_data[98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[97]\, u0|mm_interconnect_0|cmd_mux_001|src_data[97], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~17, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][97], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[97]\, u0|mm_interconnect_0|rsp_mux_001|src_data[97], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[96]\, u0|mm_interconnect_0|cmd_mux_001|src_data[96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~16, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[96]\, u0|mm_interconnect_0|rsp_mux_001|src_data[96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[95]\, u0|mm_interconnect_0|cmd_mux_001|src_data[95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~15, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[95]\, u0|mm_interconnect_0|rsp_mux_001|src_data[95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[94]\, u0|mm_interconnect_0|cmd_mux_001|src_data[94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~14, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[94]\, u0|mm_interconnect_0|rsp_mux_001|src_data[94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[93]\, u0|mm_interconnect_0|cmd_mux|src_data[93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][93]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~13, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][93]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[93]\, u0|mm_interconnect_0|rsp_mux_001|src_data[93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[92]\, u0|mm_interconnect_0|cmd_mux_001|src_data[92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~12, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][92]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[92]\, u0|mm_interconnect_0|rsp_mux_001|src_data[92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[91]\, u0|mm_interconnect_0|cmd_mux|src_data[91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][91]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~11, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][91]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[91]\, u0|mm_interconnect_0|rsp_mux_001|src_data[91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[90]\, u0|mm_interconnect_0|cmd_mux|src_data[90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][90]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~10, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][90]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[90]\, u0|mm_interconnect_0|rsp_mux_001|src_data[90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[89]\, u0|mm_interconnect_0|cmd_mux_001|src_data[89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][89]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[89]\, u0|mm_interconnect_0|rsp_mux_001|src_data[89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[88]\, u0|mm_interconnect_0|cmd_mux|src_data[88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][88]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~8, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][88]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[88]\, u0|mm_interconnect_0|rsp_mux_001|src_data[88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~9\, u0|mm_interconnect_0|cmd_mux|src_payload~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], hpstut, 1
instance = comp, \u0|leds|data_out[9]~9\, u0|leds|data_out[9]~9, hpstut, 1
instance = comp, \u0|leds|always0~0\, u0|leds|always0~0, hpstut, 1
instance = comp, \u0|leds|data_out[9]\, u0|leds|data_out[9], hpstut, 1
instance = comp, \u0|leds|readdata[9]\, u0|leds|readdata[9], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[9], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][9], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][9], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][9], hpstut, 1
instance = comp, \sw[9]~input\, sw[9]~input, hpstut, 1
instance = comp, \u0|chaves|read_mux_out[9]\, u0|chaves|read_mux_out[9], hpstut, 1
instance = comp, \u0|chaves|readdata[9]\, u0|chaves|readdata[9], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[9], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][9], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~8\, u0|mm_interconnect_0|cmd_mux|src_payload~8, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], hpstut, 1
instance = comp, \u0|leds|data_out[8]~8\, u0|leds|data_out[8]~8, hpstut, 1
instance = comp, \u0|leds|data_out[8]\, u0|leds|data_out[8], hpstut, 1
instance = comp, \u0|leds|readdata[8]\, u0|leds|readdata[8], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[8], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][8], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~8, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][8], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16, hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7\, u0|mm_interconnect_0|cmd_mux|src_payload~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], hpstut, 1
instance = comp, \u0|leds|data_out[7]~7\, u0|leds|data_out[7]~7, hpstut, 1
instance = comp, \u0|leds|data_out[7]\, u0|leds|data_out[7], hpstut, 1
instance = comp, \u0|leds|readdata[7]\, u0|leds|readdata[7], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][7], hpstut, 1
instance = comp, \sw[7]~input\, sw[7]~input, hpstut, 1
instance = comp, \u0|chaves|read_mux_out[7]\, u0|chaves|read_mux_out[7], hpstut, 1
instance = comp, \u0|chaves|readdata[7]\, u0|chaves|readdata[7], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[7], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][7], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6\, u0|mm_interconnect_0|cmd_mux|src_payload~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], hpstut, 1
instance = comp, \u0|leds|data_out[6]~6\, u0|leds|data_out[6]~6, hpstut, 1
instance = comp, \u0|leds|data_out[6]\, u0|leds|data_out[6], hpstut, 1
instance = comp, \u0|leds|readdata[6]\, u0|leds|readdata[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][6], hpstut, 1
instance = comp, \sw[6]~input\, sw[6]~input, hpstut, 1
instance = comp, \u0|chaves|read_mux_out[6]\, u0|chaves|read_mux_out[6], hpstut, 1
instance = comp, \u0|chaves|readdata[6]\, u0|chaves|readdata[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5\, u0|mm_interconnect_0|cmd_mux|src_payload~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], hpstut, 1
instance = comp, \u0|leds|data_out[5]~5\, u0|leds|data_out[5]~5, hpstut, 1
instance = comp, \u0|leds|data_out[5]\, u0|leds|data_out[5], hpstut, 1
instance = comp, \u0|leds|readdata[5]\, u0|leds|readdata[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][5], hpstut, 1
instance = comp, \sw[5]~input\, sw[5]~input, hpstut, 1
instance = comp, \u0|chaves|read_mux_out[5]\, u0|chaves|read_mux_out[5], hpstut, 1
instance = comp, \u0|chaves|readdata[5]\, u0|chaves|readdata[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[5]~feeder, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[72]\, u0|mm_interconnect_0|cmd_mux_001|src_data[72], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[77]\, u0|mm_interconnect_0|cmd_mux_001|src_data[77], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[79]\, u0|mm_interconnect_0|cmd_mux_001|src_data[79], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[78]\, u0|mm_interconnect_0|cmd_mux_001|src_data[78], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[70]\, u0|mm_interconnect_0|cmd_mux_001|src_data[70], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[71]\, u0|mm_interconnect_0|cmd_mux_001|src_data[71], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], hpstut, 1
instance = comp, \u0|chaves|read_mux_out[4]\, u0|chaves|read_mux_out[4], hpstut, 1
instance = comp, \u0|chaves|readdata[4]\, u0|chaves|readdata[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[4]~feeder, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4\, u0|mm_interconnect_0|cmd_mux|src_payload~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], hpstut, 1
instance = comp, \u0|leds|data_out[4]~4\, u0|leds|data_out[4]~4, hpstut, 1
instance = comp, \u0|leds|data_out[4]\, u0|leds|data_out[4], hpstut, 1
instance = comp, \u0|leds|readdata[4]\, u0|leds|readdata[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8, hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[77]\, u0|mm_interconnect_0|cmd_mux|src_data[77], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[78]\, u0|mm_interconnect_0|cmd_mux|src_data[78], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[79]\, u0|mm_interconnect_0|cmd_mux|src_data[79], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]\, u0|mm_interconnect_0|cmd_mux|src_data[71], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[70]\, u0|mm_interconnect_0|cmd_mux|src_data[70], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[72]\, u0|mm_interconnect_0|cmd_mux|src_data[72], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3\, u0|mm_interconnect_0|cmd_mux|src_payload~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], hpstut, 1
instance = comp, \u0|leds|data_out[3]~3\, u0|leds|data_out[3]~3, hpstut, 1
instance = comp, \u0|leds|data_out[3]\, u0|leds|data_out[3], hpstut, 1
instance = comp, \u0|leds|readdata[3]\, u0|leds|readdata[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][3], hpstut, 1
instance = comp, \sw[3]~input\, sw[3]~input, hpstut, 1
instance = comp, \u0|chaves|read_mux_out[3]\, u0|chaves|read_mux_out[3], hpstut, 1
instance = comp, \u0|chaves|readdata[3]\, u0|chaves|readdata[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[73]\, u0|mm_interconnect_0|cmd_mux|src_data[73], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2\, u0|mm_interconnect_0|cmd_mux|src_payload~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], hpstut, 1
instance = comp, \u0|leds|data_out[2]~2\, u0|leds|data_out[2]~2, hpstut, 1
instance = comp, \u0|leds|data_out[2]\, u0|leds|data_out[2], hpstut, 1
instance = comp, \u0|leds|readdata[2]\, u0|leds|readdata[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][2], hpstut, 1
instance = comp, \sw[2]~input\, sw[2]~input, hpstut, 1
instance = comp, \u0|chaves|read_mux_out[2]\, u0|chaves|read_mux_out[2], hpstut, 1
instance = comp, \u0|chaves|readdata[2]\, u0|chaves|readdata[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][59], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|WideOr0~0\, u0|mm_interconnect_0|rsp_demux|WideOr0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|always4~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1\, u0|mm_interconnect_0|cmd_mux|src_payload~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], hpstut, 1
instance = comp, \u0|leds|data_out[1]~1\, u0|leds|data_out[1]~1, hpstut, 1
instance = comp, \u0|leds|data_out[1]\, u0|leds|data_out[1], hpstut, 1
instance = comp, \u0|leds|readdata[1]\, u0|leds|readdata[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][1], hpstut, 1
instance = comp, \sw[1]~input\, sw[1]~input, hpstut, 1
instance = comp, \u0|chaves|read_mux_out[1]\, u0|chaves|read_mux_out[1], hpstut, 1
instance = comp, \u0|chaves|readdata[1]\, u0|chaves|readdata[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[73]\, u0|mm_interconnect_0|cmd_mux_001|src_data[73], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], hpstut, 1
instance = comp, \sw[0]~input\, sw[0]~input, hpstut, 1
instance = comp, \u0|chaves|read_mux_out[0]\, u0|chaves|read_mux_out[0], hpstut, 1
instance = comp, \u0|chaves|readdata[0]\, u0|chaves|readdata[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|chaves_s1_translator|av_readdata_pre[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[1][0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|chaves_s1_agent_rdata_fifo|mem[0][0], hpstut, 1
instance = comp, \u0|leds|readdata[0]\, u0|leds|readdata[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[99]\, u0|mm_interconnect_0|cmd_mux|src_data[99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~19, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[99]\, u0|mm_interconnect_0|rsp_mux|src_data[99], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[98]\, u0|mm_interconnect_0|cmd_mux_001|src_data[98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~18, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[98]\, u0|mm_interconnect_0|rsp_mux|src_data[98], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[97]\, u0|mm_interconnect_0|cmd_mux|src_data[97], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~17, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][97], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[97]\, u0|mm_interconnect_0|rsp_mux|src_data[97], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[96]\, u0|mm_interconnect_0|cmd_mux|src_data[96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~16, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[96]\, u0|mm_interconnect_0|rsp_mux|src_data[96], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[95]\, u0|mm_interconnect_0|cmd_mux|src_data[95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~15, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[95]\, u0|mm_interconnect_0|rsp_mux|src_data[95], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[94]\, u0|mm_interconnect_0|cmd_mux|src_data[94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~14, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[94]\, u0|mm_interconnect_0|rsp_mux|src_data[94], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0\, u0|mm_interconnect_0|rsp_demux_001|WideOr0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|comb~0\, u0|mm_interconnect_0|chaves_s1_agent|comb~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|read~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem_used[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem_used[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][93]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[93]\, u0|mm_interconnect_0|cmd_mux_001|src_data[93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~13, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][93]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[93]\, u0|mm_interconnect_0|rsp_mux|src_data[93], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[92]\, u0|mm_interconnect_0|cmd_mux|src_data[92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][92]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~12, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][92]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[92]\, u0|mm_interconnect_0|rsp_mux|src_data[92], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[91]\, u0|mm_interconnect_0|cmd_mux_001|src_data[91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][91]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~11, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][91]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[91]\, u0|mm_interconnect_0|rsp_mux|src_data[91], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[90]\, u0|mm_interconnect_0|cmd_mux_001|src_data[90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][90]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~10, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][90]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[90]\, u0|mm_interconnect_0|rsp_mux|src_data[90], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[89]\, u0|mm_interconnect_0|cmd_mux|src_data[89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][89]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][89]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[89]\, u0|mm_interconnect_0|rsp_mux|src_data[89], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[88]\, u0|mm_interconnect_0|cmd_mux_001|src_data[88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][88]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~8, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][88]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[88]\, u0|mm_interconnect_0|rsp_mux|src_data[88], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~4\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload[0]\, u0|mm_interconnect_0|cmd_mux|src_payload[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~20, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][112]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][112], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|rp_valid\, u0|mm_interconnect_0|leds_s1_agent|rp_valid, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|leds_s1_agent|rf_source_valid~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0\, u0|mm_interconnect_0|rsp_demux|src1_valid~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1\, u0|mm_interconnect_0|rsp_mux_001|WideOr1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[32]\, u0|mm_interconnect_0|cmd_mux|src_data[32], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[33]\, u0|mm_interconnect_0|cmd_mux|src_data[33], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[35]\, u0|mm_interconnect_0|cmd_mux|src_data[35], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[34]\, u0|mm_interconnect_0|cmd_mux|src_data[34], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|WideOr0~0\, u0|mm_interconnect_0|leds_s1_agent|WideOr0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|cp_ready~0\, u0|mm_interconnect_0|leds_s1_agent|cp_ready~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][57], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][65], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][65], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][67], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][67], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][69], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][69], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][68], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][66], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][66], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add1~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add1~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|Add0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[7], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][59], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid\, u0|mm_interconnect_0|rsp_demux|src0_valid, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][113]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][113], hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][113]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][113], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0\, u0|mm_interconnect_0|rsp_mux_001|src_payload~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|cp_ready~1\, u0|mm_interconnect_0|leds_s1_agent|cp_ready~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|cp_ready~2\, u0|mm_interconnect_0|leds_s1_agent|cp_ready~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|cp_ready~3\, u0|mm_interconnect_0|leds_s1_agent|cp_ready~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0\, u0|mm_interconnect_0|cmd_demux|WideOr0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload[0]\, u0|mm_interconnect_0|cmd_mux_001|src_payload[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][113]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][113], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][113]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][113], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1\, u0|mm_interconnect_0|cmd_mux_001|WideOr1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0\, u0|mm_interconnect_0|cmd_mux_001|update_grant~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[32]\, u0|mm_interconnect_0|cmd_mux_001|src_data[32], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[34]\, u0|mm_interconnect_0|cmd_mux_001|src_data[34], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[35]\, u0|mm_interconnect_0|cmd_mux_001|src_data[35], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[33]\, u0|mm_interconnect_0|cmd_mux_001|src_data[33], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|WideOr0~0\, u0|mm_interconnect_0|chaves_s1_agent|WideOr0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|cp_ready~0\, u0|mm_interconnect_0|chaves_s1_agent|cp_ready~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|cp_ready~1\, u0|mm_interconnect_0|chaves_s1_agent|cp_ready~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|cp_ready~2\, u0|mm_interconnect_0|chaves_s1_agent|cp_ready~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|cp_ready~3\, u0|mm_interconnect_0|chaves_s1_agent|cp_ready~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][60], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][57], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][69], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][69], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][68], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][68], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][65], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~7, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][65], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_busy, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][67], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][67], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[1][66], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem[0][66], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|last_packet_beat~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[2], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add1~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add1~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~3, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[5], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[6], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~6, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[7], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~5, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[3], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|Add0~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter~4, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|burst_uncompress_byte_counter[4], hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|last_packet_beat~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|chaves_s1_agent|uncompressor|last_packet_beat~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem_used[0]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|chaves_s1_agent_rsp_fifo|mem_used[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src0_valid\, u0|mm_interconnect_0|rsp_demux_001|src0_valid, hpstut, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1\, u0|mm_interconnect_0|rsp_mux|WideOr1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1\, u0|mm_interconnect_0|cmd_demux|WideOr0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1\, u0|mm_interconnect_0|cmd_mux|WideOr1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0\, u0|mm_interconnect_0|cmd_mux|update_grant~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress\, u0|mm_interconnect_0|cmd_mux|packet_in_progress, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0\, u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux|saved_grant[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|chaves_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0\, u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1], hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1, hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux|saved_grant[0], hpstut, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0\, u0|mm_interconnect_0|cmd_mux|src_payload~0, hpstut, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], hpstut, 1
instance = comp, \u0|leds|data_out[0]~0\, u0|leds|data_out[0]~0, hpstut, 1
instance = comp, \u0|leds|data_out[0]\, u0|leds|data_out[0], hpstut, 1
instance = comp, \u0|leds|data_out[7]~DUPLICATE\, u0|leds|data_out[7]~DUPLICATE, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, hpstut, 1
instance = comp, \HPS_UART_RX~input\, HPS_UART_RX~input, hpstut, 1
instance = comp, \u0|hps_0|hps_io|border|uart0_inst\, u0|hps_0|hps_io|border|uart0_inst, hpstut, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb\, u0|hps_0|fpga_interfaces|debug_apb, hpstut, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu\, u0|hps_0|fpga_interfaces|tpiu, hpstut, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga\, u0|hps_0|fpga_interfaces|boot_from_fpga, hpstut, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps\, u0|hps_0|fpga_interfaces|fpga2hps, hpstut, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga\, u0|hps_0|fpga_interfaces|hps2fpga, hpstut, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram\, u0|hps_0|fpga_interfaces|f2sdram, hpstut, 1
instance = comp, \HPS_CONV_USB_N~input\, HPS_CONV_USB_N~input, hpstut, 1
instance = comp, \HPS_ENET_INT_N~input\, HPS_ENET_INT_N~input, hpstut, 1
instance = comp, \HPS_KEY~input\, HPS_KEY~input, hpstut, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, hpstut, 1
