// Seed: 1372482857
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_2
  );
endmodule
module module_2 (
    output wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri id_4,
    output tri id_5,
    input wire id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9
);
  assign id_3 = id_7 == id_9;
  tri1 id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  assign id_0 = id_11 && id_8;
  xor (id_0, id_9, id_2, id_11, id_7, id_1);
endmodule
