<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Radar_VHDL\gowin\test_dot\impl\gwsynthesis\test_dot.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Radar_VHDL\gowin\test_dot\src\port.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 20 17:18:41 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>356</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>303</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>78</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>count_t/n98_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>91.238(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n98_6!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-25.453</td>
<td>dis/mult_5_s2/DOUT[25]</td>
<td>dis/distance_cm_1_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.087</td>
<td>43.040</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-23.482</td>
<td>dis/mult_5_s2/DOUT[25]</td>
<td>dis/distance_cm_2_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.087</td>
<td>41.069</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-21.192</td>
<td>dis/mult_5_s2/DOUT[25]</td>
<td>dis/distance_cm_3_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.087</td>
<td>38.779</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-15.226</td>
<td>dis/mult_5_s2/DOUT[25]</td>
<td>dis/distance_cm_4_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.087</td>
<td>32.813</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-10.295</td>
<td>dis/mult_5_s2/DOUT[25]</td>
<td>dis/distance_cm_5_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.087</td>
<td>27.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.971</td>
<td>dis/mult_5_s2/DOUT[25]</td>
<td>dis/distance_cm_6_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.087</td>
<td>23.558</td>
</tr>
<tr>
<td>7</td>
<td>9.040</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.664</td>
</tr>
<tr>
<td>8</td>
<td>9.390</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_21_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.313</td>
</tr>
<tr>
<td>9</td>
<td>10.159</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_20_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.545</td>
</tr>
<tr>
<td>10</td>
<td>10.209</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_19_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.495</td>
</tr>
<tr>
<td>11</td>
<td>11.236</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_21_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.732</td>
</tr>
<tr>
<td>12</td>
<td>11.469</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt1_1_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.499</td>
</tr>
<tr>
<td>13</td>
<td>11.469</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt1_2_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.499</td>
</tr>
<tr>
<td>14</td>
<td>11.469</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt1_3_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.499</td>
</tr>
<tr>
<td>15</td>
<td>11.469</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt1_4_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.499</td>
</tr>
<tr>
<td>16</td>
<td>11.469</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt1_5_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.499</td>
</tr>
<tr>
<td>17</td>
<td>11.494</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_3_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.209</td>
</tr>
<tr>
<td>18</td>
<td>11.494</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_12_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.209</td>
</tr>
<tr>
<td>19</td>
<td>11.501</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_4_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.467</td>
</tr>
<tr>
<td>20</td>
<td>11.501</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_5_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.467</td>
</tr>
<tr>
<td>21</td>
<td>11.501</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_6_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.467</td>
</tr>
<tr>
<td>22</td>
<td>11.502</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_1_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.466</td>
</tr>
<tr>
<td>23</td>
<td>11.502</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_2_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.466</td>
</tr>
<tr>
<td>24</td>
<td>11.502</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_15_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.466</td>
</tr>
<tr>
<td>25</td>
<td>11.505</td>
<td>cv/cnt2_11_s1/Q</td>
<td>cv/cnt2_3_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.463</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.850</td>
<td>count_t/b_s0/D</td>
<td>count_t/b_s0/D</td>
<td>n98_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.108</td>
<td>0.288</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>ser/loop_0_s0/Q</td>
<td>ser/loop_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>ser/counter_0_s0/Q</td>
<td>ser/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_0_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>cv/cnt2_12_s1/Q</td>
<td>cv/cnt2_12_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>cv/cnt2_14_s1/Q</td>
<td>cv/cnt2_14_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>cv/cnt2_20_s1/Q</td>
<td>cv/cnt2_20_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>cv/cnt2_22_s1/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_1_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>cv/cnt2_3_s1/Q</td>
<td>cv/cnt2_3_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>cv/cnt2_4_s1/Q</td>
<td>cv/cnt2_4_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>cv/cnt2_17_s1/Q</td>
<td>cv/cnt2_17_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>cv/cnt2_18_s1/Q</td>
<td>cv/cnt2_18_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>14</td>
<td>0.525</td>
<td>count_t/count_6_s3/Q</td>
<td>count_t/count_6_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>count_t/count_9_s3/Q</td>
<td>count_t/count_9_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>count_t/count_5_s1/Q</td>
<td>count_t/count_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>count_t/count_10_s1/Q</td>
<td>count_t/count_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>count_t/count_13_s1/Q</td>
<td>count_t/count_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.526</td>
<td>cv/cnt2_13_s1/Q</td>
<td>cv/cnt2_13_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>20</td>
<td>0.526</td>
<td>count_t/count_0_s3/Q</td>
<td>count_t/count_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>21</td>
<td>0.526</td>
<td>count_t/count_15_s3/Q</td>
<td>count_t/count_15_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>22</td>
<td>0.528</td>
<td>ser/toggle_s2/Q</td>
<td>ser/toggle_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.528</td>
</tr>
<tr>
<td>23</td>
<td>0.541</td>
<td>ser/loop_3_s0/Q</td>
<td>ser/loop_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>24</td>
<td>0.541</td>
<td>ser/loop_7_s0/Q</td>
<td>ser/loop_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>25</td>
<td>0.541</td>
<td>ser/loop_9_s0/Q</td>
<td>ser/loop_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_13_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_2_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_6_s3</td>
</tr>
<tr>
<td>5</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ser/counter_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ser/loop_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ser/loop_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ser/counter_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ser/loop_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[25]</td>
</tr>
<tr>
<td>4.302</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>dis/n115_s76/I3</td>
</tr>
<tr>
<td>5.116</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n115_s76/F</td>
</tr>
<tr>
<td>5.724</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>dis/n115_s73/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s73/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>dis/n114_s190/I2</td>
</tr>
<tr>
<td>7.574</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s190/F</td>
</tr>
<tr>
<td>8.200</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>dis/n114_s146/I3</td>
</tr>
<tr>
<td>8.960</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s146/F</td>
</tr>
<tr>
<td>9.274</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>dis/n114_s117/I2</td>
</tr>
<tr>
<td>10.038</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s117/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dis/n114_s72/I0</td>
</tr>
<tr>
<td>11.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">dis/n114_s72/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n114_s219/I2</td>
</tr>
<tr>
<td>13.083</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s219/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n114_s62/I3</td>
</tr>
<tr>
<td>14.693</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>15.553</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>dis/n114_s95/I1</td>
</tr>
<tr>
<td>16.367</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s95/F</td>
</tr>
<tr>
<td>17.093</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>dis/n114_s77/I2</td>
</tr>
<tr>
<td>17.557</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s77/F</td>
</tr>
<tr>
<td>18.405</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>dis/n114_s214/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s214/F</td>
</tr>
<tr>
<td>20.191</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n114_s46/I0</td>
</tr>
<tr>
<td>20.977</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s46/F</td>
</tr>
<tr>
<td>21.295</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>dis/n114_s28/I1</td>
</tr>
<tr>
<td>22.059</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s28/F</td>
</tr>
<tr>
<td>23.045</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>dis/n114_s21/I1</td>
</tr>
<tr>
<td>23.860</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s21/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td>dis/n114_s19/I0</td>
</tr>
<tr>
<td>25.080</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>25.946</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>dis/n115_s28/I2</td>
</tr>
<tr>
<td>26.711</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s28/F</td>
</tr>
<tr>
<td>27.437</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>dis/n115_s20/I3</td>
</tr>
<tr>
<td>28.202</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][A]</td>
<td style=" background: #97FFFF;">dis/n115_s20/F</td>
</tr>
<tr>
<td>29.164</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n115_s17/I2</td>
</tr>
<tr>
<td>29.773</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>30.874</td>
<td>1.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>dis/n116_s36/I2</td>
</tr>
<tr>
<td>31.688</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C29[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s36/F</td>
</tr>
<tr>
<td>32.542</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>dis/n117_s94/I0</td>
</tr>
<tr>
<td>33.307</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s94/F</td>
</tr>
<tr>
<td>33.915</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>dis/n117_s81/I1</td>
</tr>
<tr>
<td>34.679</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s81/F</td>
</tr>
<tr>
<td>34.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dis/n117_s61/I3</td>
</tr>
<tr>
<td>35.498</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s61/F</td>
</tr>
<tr>
<td>36.098</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>dis/n117_s38/I2</td>
</tr>
<tr>
<td>36.912</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>37.871</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>dis/n117_s100/I0</td>
</tr>
<tr>
<td>38.685</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s100/F</td>
</tr>
<tr>
<td>39.302</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>dis/n117_s27/I2</td>
</tr>
<tr>
<td>40.062</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s27/F</td>
</tr>
<tr>
<td>40.380</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>dis/n118_s23/I1</td>
</tr>
<tr>
<td>41.194</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s23/F</td>
</tr>
<tr>
<td>41.798</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td>dis/n118_s22/I0</td>
</tr>
<tr>
<td>42.613</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s22/F</td>
</tr>
<tr>
<td>43.229</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>dis/n119_s21/I0</td>
</tr>
<tr>
<td>43.990</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">dis/n119_s21/F</td>
</tr>
<tr>
<td>44.300</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>dis/n119_s14/I3</td>
</tr>
<tr>
<td>45.065</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">dis/n119_s14/F</td>
</tr>
<tr>
<td>45.673</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>dis/n119_s12/I1</td>
</tr>
<tr>
<td>46.137</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">dis/n119_s12/F</td>
</tr>
<tr>
<td>46.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R8C30[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>dis/distance_cm_1_s0/CLK</td>
</tr>
<tr>
<td>20.980</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_1_s0</td>
</tr>
<tr>
<td>20.684</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>dis/distance_cm_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.126, 51.408%; route: 20.674, 48.035%; tC2Q: 0.240, 0.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[25]</td>
</tr>
<tr>
<td>4.302</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>dis/n115_s76/I3</td>
</tr>
<tr>
<td>5.116</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n115_s76/F</td>
</tr>
<tr>
<td>5.724</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>dis/n115_s73/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s73/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>dis/n114_s190/I2</td>
</tr>
<tr>
<td>7.574</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s190/F</td>
</tr>
<tr>
<td>8.200</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>dis/n114_s146/I3</td>
</tr>
<tr>
<td>8.960</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s146/F</td>
</tr>
<tr>
<td>9.274</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>dis/n114_s117/I2</td>
</tr>
<tr>
<td>10.038</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s117/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dis/n114_s72/I0</td>
</tr>
<tr>
<td>11.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">dis/n114_s72/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n114_s219/I2</td>
</tr>
<tr>
<td>13.083</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s219/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n114_s62/I3</td>
</tr>
<tr>
<td>14.693</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>15.553</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>dis/n114_s95/I1</td>
</tr>
<tr>
<td>16.367</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s95/F</td>
</tr>
<tr>
<td>17.093</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>dis/n114_s77/I2</td>
</tr>
<tr>
<td>17.557</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s77/F</td>
</tr>
<tr>
<td>18.405</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>dis/n114_s214/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s214/F</td>
</tr>
<tr>
<td>20.191</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n114_s46/I0</td>
</tr>
<tr>
<td>20.977</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s46/F</td>
</tr>
<tr>
<td>21.295</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>dis/n114_s28/I1</td>
</tr>
<tr>
<td>22.059</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s28/F</td>
</tr>
<tr>
<td>23.045</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>dis/n114_s21/I1</td>
</tr>
<tr>
<td>23.860</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s21/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td>dis/n114_s19/I0</td>
</tr>
<tr>
<td>25.080</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>25.946</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>dis/n115_s28/I2</td>
</tr>
<tr>
<td>26.711</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s28/F</td>
</tr>
<tr>
<td>27.437</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>dis/n115_s20/I3</td>
</tr>
<tr>
<td>28.202</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][A]</td>
<td style=" background: #97FFFF;">dis/n115_s20/F</td>
</tr>
<tr>
<td>29.164</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n115_s17/I2</td>
</tr>
<tr>
<td>29.773</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>30.874</td>
<td>1.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>dis/n116_s36/I2</td>
</tr>
<tr>
<td>31.688</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C29[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s36/F</td>
</tr>
<tr>
<td>32.542</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>dis/n117_s94/I0</td>
</tr>
<tr>
<td>33.307</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s94/F</td>
</tr>
<tr>
<td>33.915</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>dis/n117_s81/I1</td>
</tr>
<tr>
<td>34.679</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s81/F</td>
</tr>
<tr>
<td>34.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dis/n117_s61/I3</td>
</tr>
<tr>
<td>35.498</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s61/F</td>
</tr>
<tr>
<td>36.098</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>dis/n117_s38/I2</td>
</tr>
<tr>
<td>36.912</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>37.871</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>dis/n117_s100/I0</td>
</tr>
<tr>
<td>38.685</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s100/F</td>
</tr>
<tr>
<td>39.302</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>dis/n117_s27/I2</td>
</tr>
<tr>
<td>40.062</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s27/F</td>
</tr>
<tr>
<td>40.380</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>dis/n118_s23/I1</td>
</tr>
<tr>
<td>41.194</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s23/F</td>
</tr>
<tr>
<td>41.798</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td>dis/n118_s22/I0</td>
</tr>
<tr>
<td>42.613</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s22/F</td>
</tr>
<tr>
<td>44.166</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R8C30[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>dis/distance_cm_2_s0/CLK</td>
</tr>
<tr>
<td>20.980</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_2_s0</td>
</tr>
<tr>
<td>20.684</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>dis/distance_cm_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.137, 49.033%; route: 20.692, 50.384%; tC2Q: 0.240, 0.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[25]</td>
</tr>
<tr>
<td>4.302</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>dis/n115_s76/I3</td>
</tr>
<tr>
<td>5.116</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n115_s76/F</td>
</tr>
<tr>
<td>5.724</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>dis/n115_s73/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s73/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>dis/n114_s190/I2</td>
</tr>
<tr>
<td>7.574</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s190/F</td>
</tr>
<tr>
<td>8.200</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>dis/n114_s146/I3</td>
</tr>
<tr>
<td>8.960</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s146/F</td>
</tr>
<tr>
<td>9.274</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>dis/n114_s117/I2</td>
</tr>
<tr>
<td>10.038</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s117/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dis/n114_s72/I0</td>
</tr>
<tr>
<td>11.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">dis/n114_s72/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n114_s219/I2</td>
</tr>
<tr>
<td>13.083</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s219/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n114_s62/I3</td>
</tr>
<tr>
<td>14.693</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>15.553</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>dis/n114_s95/I1</td>
</tr>
<tr>
<td>16.367</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s95/F</td>
</tr>
<tr>
<td>17.093</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>dis/n114_s77/I2</td>
</tr>
<tr>
<td>17.557</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s77/F</td>
</tr>
<tr>
<td>18.405</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>dis/n114_s214/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s214/F</td>
</tr>
<tr>
<td>20.191</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n114_s46/I0</td>
</tr>
<tr>
<td>20.977</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s46/F</td>
</tr>
<tr>
<td>21.295</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>dis/n114_s28/I1</td>
</tr>
<tr>
<td>22.059</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s28/F</td>
</tr>
<tr>
<td>23.045</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>dis/n114_s21/I1</td>
</tr>
<tr>
<td>23.860</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s21/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td>dis/n114_s19/I0</td>
</tr>
<tr>
<td>25.080</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>25.946</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>dis/n115_s28/I2</td>
</tr>
<tr>
<td>26.711</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s28/F</td>
</tr>
<tr>
<td>27.437</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>dis/n115_s20/I3</td>
</tr>
<tr>
<td>28.202</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][A]</td>
<td style=" background: #97FFFF;">dis/n115_s20/F</td>
</tr>
<tr>
<td>29.164</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n115_s17/I2</td>
</tr>
<tr>
<td>29.773</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>30.874</td>
<td>1.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>dis/n116_s36/I2</td>
</tr>
<tr>
<td>31.688</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C29[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s36/F</td>
</tr>
<tr>
<td>32.542</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>dis/n117_s94/I0</td>
</tr>
<tr>
<td>33.307</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s94/F</td>
</tr>
<tr>
<td>33.915</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>dis/n117_s81/I1</td>
</tr>
<tr>
<td>34.679</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s81/F</td>
</tr>
<tr>
<td>34.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dis/n117_s61/I3</td>
</tr>
<tr>
<td>35.498</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s61/F</td>
</tr>
<tr>
<td>36.098</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>dis/n117_s38/I2</td>
</tr>
<tr>
<td>36.912</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>37.871</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>dis/n117_s100/I0</td>
</tr>
<tr>
<td>38.685</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s100/F</td>
</tr>
<tr>
<td>39.302</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>dis/n117_s27/I2</td>
</tr>
<tr>
<td>40.066</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s27/F</td>
</tr>
<tr>
<td>41.876</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R8C30[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dis/distance_cm_3_s0/CLK</td>
</tr>
<tr>
<td>20.980</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_3_s0</td>
</tr>
<tr>
<td>20.684</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dis/distance_cm_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.513, 47.740%; route: 20.026, 51.642%; tC2Q: 0.240, 0.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[25]</td>
</tr>
<tr>
<td>4.302</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>dis/n115_s76/I3</td>
</tr>
<tr>
<td>5.116</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n115_s76/F</td>
</tr>
<tr>
<td>5.724</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>dis/n115_s73/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s73/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>dis/n114_s190/I2</td>
</tr>
<tr>
<td>7.574</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s190/F</td>
</tr>
<tr>
<td>8.200</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>dis/n114_s146/I3</td>
</tr>
<tr>
<td>8.960</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s146/F</td>
</tr>
<tr>
<td>9.274</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>dis/n114_s117/I2</td>
</tr>
<tr>
<td>10.038</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s117/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dis/n114_s72/I0</td>
</tr>
<tr>
<td>11.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">dis/n114_s72/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n114_s219/I2</td>
</tr>
<tr>
<td>13.083</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s219/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n114_s62/I3</td>
</tr>
<tr>
<td>14.693</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>15.553</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>dis/n114_s95/I1</td>
</tr>
<tr>
<td>16.367</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s95/F</td>
</tr>
<tr>
<td>17.093</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>dis/n114_s77/I2</td>
</tr>
<tr>
<td>17.557</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s77/F</td>
</tr>
<tr>
<td>18.405</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>dis/n114_s214/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s214/F</td>
</tr>
<tr>
<td>20.191</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n114_s46/I0</td>
</tr>
<tr>
<td>20.977</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s46/F</td>
</tr>
<tr>
<td>21.295</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>dis/n114_s28/I1</td>
</tr>
<tr>
<td>22.059</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s28/F</td>
</tr>
<tr>
<td>23.045</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>dis/n114_s21/I1</td>
</tr>
<tr>
<td>23.860</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s21/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td>dis/n114_s19/I0</td>
</tr>
<tr>
<td>25.080</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>25.946</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>dis/n115_s28/I2</td>
</tr>
<tr>
<td>26.711</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s28/F</td>
</tr>
<tr>
<td>27.437</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>dis/n115_s20/I3</td>
</tr>
<tr>
<td>28.202</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][A]</td>
<td style=" background: #97FFFF;">dis/n115_s20/F</td>
</tr>
<tr>
<td>29.161</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>dis/n116_s46/I1</td>
</tr>
<tr>
<td>29.925</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s46/F</td>
</tr>
<tr>
<td>30.521</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>dis/n116_s31/I3</td>
</tr>
<tr>
<td>31.286</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s31/F</td>
</tr>
<tr>
<td>32.371</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][B]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>32.835</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C29[3][B]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>33.456</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>34.221</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C28[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>35.909</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R8C30[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>dis/distance_cm_4_s0/CLK</td>
</tr>
<tr>
<td>20.980</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_4_s0</td>
</tr>
<tr>
<td>20.684</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>dis/distance_cm_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.110, 46.051%; route: 17.463, 53.219%; tC2Q: 0.240, 0.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[25]</td>
</tr>
<tr>
<td>4.302</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>dis/n115_s76/I3</td>
</tr>
<tr>
<td>5.116</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n115_s76/F</td>
</tr>
<tr>
<td>5.724</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>dis/n115_s73/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s73/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>dis/n114_s190/I2</td>
</tr>
<tr>
<td>7.574</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s190/F</td>
</tr>
<tr>
<td>8.200</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>dis/n114_s146/I3</td>
</tr>
<tr>
<td>8.960</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s146/F</td>
</tr>
<tr>
<td>9.274</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>dis/n114_s117/I2</td>
</tr>
<tr>
<td>10.038</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s117/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dis/n114_s72/I0</td>
</tr>
<tr>
<td>11.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">dis/n114_s72/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n114_s219/I2</td>
</tr>
<tr>
<td>13.083</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s219/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n114_s62/I3</td>
</tr>
<tr>
<td>14.693</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>15.553</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>dis/n114_s95/I1</td>
</tr>
<tr>
<td>16.367</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s95/F</td>
</tr>
<tr>
<td>17.093</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>dis/n114_s77/I2</td>
</tr>
<tr>
<td>17.557</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s77/F</td>
</tr>
<tr>
<td>18.405</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>dis/n114_s214/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s214/F</td>
</tr>
<tr>
<td>20.191</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n114_s46/I0</td>
</tr>
<tr>
<td>20.977</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s46/F</td>
</tr>
<tr>
<td>21.295</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>dis/n114_s28/I1</td>
</tr>
<tr>
<td>22.059</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s28/F</td>
</tr>
<tr>
<td>23.045</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>dis/n114_s21/I1</td>
</tr>
<tr>
<td>23.860</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s21/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td>dis/n114_s19/I0</td>
</tr>
<tr>
<td>25.080</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>25.946</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>dis/n115_s28/I2</td>
</tr>
<tr>
<td>26.711</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s28/F</td>
</tr>
<tr>
<td>27.437</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>dis/n115_s20/I3</td>
</tr>
<tr>
<td>28.202</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][A]</td>
<td style=" background: #97FFFF;">dis/n115_s20/F</td>
</tr>
<tr>
<td>29.164</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n115_s17/I2</td>
</tr>
<tr>
<td>29.773</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>30.979</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td style=" font-weight:bold;">dis/distance_cm_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R8C30[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>dis/distance_cm_5_s0/CLK</td>
</tr>
<tr>
<td>20.980</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_5_s0</td>
</tr>
<tr>
<td>20.684</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>dis/distance_cm_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.962, 46.487%; route: 14.681, 52.654%; tC2Q: 0.240, 0.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[25]</td>
</tr>
<tr>
<td>4.302</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>dis/n115_s76/I3</td>
</tr>
<tr>
<td>5.116</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n115_s76/F</td>
</tr>
<tr>
<td>5.724</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>dis/n115_s73/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s73/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>dis/n114_s190/I2</td>
</tr>
<tr>
<td>7.574</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s190/F</td>
</tr>
<tr>
<td>8.200</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>dis/n114_s146/I3</td>
</tr>
<tr>
<td>8.960</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s146/F</td>
</tr>
<tr>
<td>9.274</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>dis/n114_s117/I2</td>
</tr>
<tr>
<td>10.038</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s117/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dis/n114_s72/I0</td>
</tr>
<tr>
<td>11.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">dis/n114_s72/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n114_s219/I2</td>
</tr>
<tr>
<td>13.083</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s219/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n114_s62/I3</td>
</tr>
<tr>
<td>14.693</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>15.553</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>dis/n114_s95/I1</td>
</tr>
<tr>
<td>16.367</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s95/F</td>
</tr>
<tr>
<td>17.093</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>dis/n114_s77/I2</td>
</tr>
<tr>
<td>17.557</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s77/F</td>
</tr>
<tr>
<td>18.405</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>dis/n114_s214/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s214/F</td>
</tr>
<tr>
<td>20.191</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n114_s46/I0</td>
</tr>
<tr>
<td>20.977</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s46/F</td>
</tr>
<tr>
<td>21.295</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>dis/n114_s28/I1</td>
</tr>
<tr>
<td>22.059</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s28/F</td>
</tr>
<tr>
<td>23.045</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>dis/n114_s21/I1</td>
</tr>
<tr>
<td>23.860</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s21/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td>dis/n114_s19/I0</td>
</tr>
<tr>
<td>25.080</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>25.109</td>
<td>0.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>dis/n114_s242/I0</td>
</tr>
<tr>
<td>25.869</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s242/F</td>
</tr>
<tr>
<td>26.654</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R8C30[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>dis/distance_cm_6_s0/CLK</td>
</tr>
<tr>
<td>20.980</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_6_s0</td>
</tr>
<tr>
<td>20.684</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>dis/distance_cm_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.583, 49.170%; route: 11.735, 49.813%; tC2Q: 0.240, 1.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.557</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>cv/n82_s2/I0</td>
</tr>
<tr>
<td>15.372</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n82_s2/F</td>
</tr>
<tr>
<td>15.388</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>cv/n79_s2/I3</td>
</tr>
<tr>
<td>16.153</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n79_s2/F</td>
</tr>
<tr>
<td>16.761</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/n77_s2/I2</td>
</tr>
<tr>
<td>17.525</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n77_s2/F</td>
</tr>
<tr>
<td>17.534</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n75_s2/I2</td>
</tr>
<tr>
<td>17.997</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n75_s2/F</td>
</tr>
<tr>
<td>18.610</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/n73_s4/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/n73_s4/F</td>
</tr>
<tr>
<td>20.182</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.947</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.955</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>cv/n67_s2/I3</td>
</tr>
<tr>
<td>21.715</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">cv/n67_s2/F</td>
</tr>
<tr>
<td>22.029</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/n65_s2/I2</td>
</tr>
<tr>
<td>22.843</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n65_s2/F</td>
</tr>
<tr>
<td>23.443</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>cv/n64_s1/I1</td>
</tr>
<tr>
<td>24.258</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>24.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.570, 61.614%; route: 3.754, 35.201%; tC2Q: 0.340, 3.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.557</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>cv/n82_s2/I0</td>
</tr>
<tr>
<td>15.372</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n82_s2/F</td>
</tr>
<tr>
<td>15.388</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>cv/n79_s2/I3</td>
</tr>
<tr>
<td>16.153</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n79_s2/F</td>
</tr>
<tr>
<td>16.761</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/n77_s2/I2</td>
</tr>
<tr>
<td>17.525</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n77_s2/F</td>
</tr>
<tr>
<td>17.534</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n75_s2/I2</td>
</tr>
<tr>
<td>17.997</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n75_s2/F</td>
</tr>
<tr>
<td>18.610</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/n73_s4/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/n73_s4/F</td>
</tr>
<tr>
<td>20.182</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.947</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.955</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>cv/n67_s2/I3</td>
</tr>
<tr>
<td>21.715</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">cv/n67_s2/F</td>
</tr>
<tr>
<td>22.029</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/n65_s2/I2</td>
</tr>
<tr>
<td>22.843</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n65_s2/F</td>
</tr>
<tr>
<td>23.443</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>cv/n65_s1/I2</td>
</tr>
<tr>
<td>23.907</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td style=" background: #97FFFF;">cv/n65_s1/F</td>
</tr>
<tr>
<td>23.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.220, 60.310%; route: 3.754, 36.397%; tC2Q: 0.340, 3.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.557</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>cv/n82_s2/I0</td>
</tr>
<tr>
<td>15.372</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n82_s2/F</td>
</tr>
<tr>
<td>15.388</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>cv/n79_s2/I3</td>
</tr>
<tr>
<td>16.153</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n79_s2/F</td>
</tr>
<tr>
<td>16.761</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/n77_s2/I2</td>
</tr>
<tr>
<td>17.525</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n77_s2/F</td>
</tr>
<tr>
<td>17.534</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n75_s2/I2</td>
</tr>
<tr>
<td>17.997</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n75_s2/F</td>
</tr>
<tr>
<td>18.610</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/n73_s4/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/n73_s4/F</td>
</tr>
<tr>
<td>20.182</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.947</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.955</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>cv/n67_s2/I3</td>
</tr>
<tr>
<td>21.720</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">cv/n67_s2/F</td>
</tr>
<tr>
<td>22.324</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/n66_s1/I1</td>
</tr>
<tr>
<td>23.138</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n66_s1/F</td>
</tr>
<tr>
<td>23.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt2_20_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt2_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.761, 60.353%; route: 3.445, 36.089%; tC2Q: 0.340, 3.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.557</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>cv/n82_s2/I0</td>
</tr>
<tr>
<td>15.372</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n82_s2/F</td>
</tr>
<tr>
<td>15.388</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>cv/n79_s2/I3</td>
</tr>
<tr>
<td>16.153</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n79_s2/F</td>
</tr>
<tr>
<td>16.761</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/n77_s2/I2</td>
</tr>
<tr>
<td>17.525</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n77_s2/F</td>
</tr>
<tr>
<td>17.534</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n75_s2/I2</td>
</tr>
<tr>
<td>17.997</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n75_s2/F</td>
</tr>
<tr>
<td>18.610</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/n73_s4/I2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/n73_s4/F</td>
</tr>
<tr>
<td>20.182</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.947</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.955</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>cv/n67_s2/I3</td>
</tr>
<tr>
<td>21.720</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">cv/n67_s2/F</td>
</tr>
<tr>
<td>22.324</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cv/n67_s1/I2</td>
</tr>
<tr>
<td>23.089</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">cv/n67_s1/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cv/cnt2_19_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cv/cnt2_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.711, 60.146%; route: 3.445, 36.277%; tC2Q: 0.340, 3.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.829</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.149</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.910</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.326</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 47.656%; route: 4.231, 48.455%; tC2Q: 0.340, 3.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.830</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.488</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.248</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.093</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt1_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>cv/cnt1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.162, 48.973%; route: 3.997, 47.031%; tC2Q: 0.340, 3.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.830</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.488</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.248</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.093</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.162, 48.973%; route: 3.997, 47.031%; tC2Q: 0.340, 3.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.830</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.488</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.248</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.093</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][B]</td>
<td style=" font-weight:bold;">cv/cnt1_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][B]</td>
<td>cv/cnt1_3_s0/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[1][B]</td>
<td>cv/cnt1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.162, 48.973%; route: 3.997, 47.031%; tC2Q: 0.340, 3.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.830</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.488</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.248</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.093</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" font-weight:bold;">cv/cnt1_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/cnt1_4_s0/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/cnt1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.162, 48.973%; route: 3.997, 47.031%; tC2Q: 0.340, 3.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.830</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.488</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.248</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.093</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][B]</td>
<td style=" font-weight:bold;">cv/cnt1_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][B]</td>
<td>cv/cnt1_5_s0/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[2][B]</td>
<td>cv/cnt1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.162, 48.973%; route: 3.997, 47.031%; tC2Q: 0.340, 3.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.830</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.989</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/n83_s1/I0</td>
</tr>
<tr>
<td>21.803</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n83_s1/F</td>
</tr>
<tr>
<td>21.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.216, 51.359%; route: 3.653, 44.504%; tC2Q: 0.340, 4.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.830</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.989</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/n74_s1/I2</td>
</tr>
<tr>
<td>21.803</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n74_s1/F</td>
</tr>
<tr>
<td>21.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_12_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.216, 51.359%; route: 3.653, 44.504%; tC2Q: 0.340, 4.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.829</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.149</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.910</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.060</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/cnt2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 49.151%; route: 3.966, 46.838%; tC2Q: 0.340, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.829</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.149</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.910</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.060</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>cv/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>cv/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 49.151%; route: 3.966, 46.838%; tC2Q: 0.340, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.829</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.149</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.910</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.060</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>cv/cnt2_6_s1/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>cv/cnt2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 49.151%; route: 3.966, 46.838%; tC2Q: 0.340, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.829</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.149</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.910</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.059</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/cnt2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 49.158%; route: 3.964, 46.830%; tC2Q: 0.340, 4.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.829</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.149</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.910</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.059</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>cv/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 49.158%; route: 3.964, 46.830%; tC2Q: 0.340, 4.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.829</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.149</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.910</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.059</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>cv/cnt2_15_s1/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>cv/cnt2_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 49.158%; route: 3.964, 46.830%; tC2Q: 0.340, 4.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_11_s1/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s1/Q</td>
</tr>
<tr>
<td>14.543</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/n73_s3/I0</td>
</tr>
<tr>
<td>15.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n73_s3/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/b_s7/I3</td>
</tr>
<tr>
<td>17.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/b_s5/I1</td>
</tr>
<tr>
<td>17.853</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>19.055</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.829</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.149</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.910</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.057</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>33.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 49.171%; route: 3.962, 46.817%; tC2Q: 0.340, 4.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R8C30[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>0.288</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" font-weight:bold;">count_t/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>count_t/b_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>count_t/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.288, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/loop_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ser/loop_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>ser/loop_0_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">ser/loop_0_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>ser/n78_s2/I0</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">ser/n78_s2/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">ser/loop_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>ser/loop_0_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>ser/loop_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ser/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>ser/counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">ser/counter_0_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>ser/n27_s2/I0</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">ser/n27_s2/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">ser/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>ser/counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>ser/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/n86_s2/I0</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n86_s2/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_12_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_12_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/n74_s1/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n74_s1/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_12_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/cnt2_14_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_14_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/n72_s1/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n72_s1/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/cnt2_14_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/cnt2_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt2_20_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/n66_s1/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n66_s1/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt2_20_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt2_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>cv/n64_s1/I2</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/n85_s1/I1</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n85_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>cv/cnt2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/n83_s1/I2</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n83_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/n82_s1/I1</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n82_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/cnt2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_17_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_17_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/n69_s1/I1</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n69_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_17_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n68_s1/I3</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n68_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>count_t/count_6_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">count_t/count_6_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>count_t/n91_s4/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">count_t/n91_s4/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">count_t/count_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>count_t/count_6_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>count_t/count_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>count_t/count_9_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_9_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>count_t/n88_s4/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">count_t/n88_s4/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>count_t/count_9_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>count_t/count_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>count_t/count_5_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">count_t/count_5_s1/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>count_t/n92_s1/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">count_t/n92_s1/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">count_t/count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>count_t/count_5_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>count_t/count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>count_t/count_10_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_10_s1/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>count_t/n87_s1/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">count_t/n87_s1/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>count_t/count_10_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>count_t/count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>count_t/count_13_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_13_s1/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>count_t/n84_s1/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">count_t/n84_s1/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>count_t/count_13_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>count_t/count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_13_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_13_s1/Q</td>
</tr>
<tr>
<td>12.698</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/n73_s1/I1</td>
</tr>
<tr>
<td>12.974</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n73_s1/F</td>
</tr>
<tr>
<td>12.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_13_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>count_t/count_0_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_0_s3/Q</td>
</tr>
<tr>
<td>2.359</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>count_t/n97_s3/I2</td>
</tr>
<tr>
<td>2.634</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">count_t/n97_s3/F</td>
</tr>
<tr>
<td>2.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>count_t/count_0_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>count_t/count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_15_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>count_t/count_15_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">count_t/count_15_s3/Q</td>
</tr>
<tr>
<td>2.359</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>count_t/n82_s4/I2</td>
</tr>
<tr>
<td>2.634</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">count_t/n82_s4/F</td>
</tr>
<tr>
<td>2.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">count_t/count_15_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>count_t/count_15_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>count_t/count_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/toggle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ser/toggle_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>ser/toggle_s2/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">ser/toggle_s2/Q</td>
</tr>
<tr>
<td>2.360</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>ser/n350_s6/I0</td>
</tr>
<tr>
<td>2.636</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">ser/n350_s6/F</td>
</tr>
<tr>
<td>2.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">ser/toggle_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>ser/toggle_s2/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>ser/toggle_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.217%; route: 0.005, 0.994%; tC2Q: 0.247, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/loop_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ser/loop_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>ser/loop_3_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">ser/loop_3_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C14[1][A]</td>
<td>ser/n75_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" background: #97FFFF;">ser/n75_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">ser/loop_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>ser/loop_3_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>ser/loop_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/loop_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ser/loop_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>ser/loop_7_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">ser/loop_7_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C15[0][A]</td>
<td>ser/n71_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" background: #97FFFF;">ser/n71_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">ser/loop_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>ser/loop_7_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>ser/loop_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/loop_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ser/loop_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>ser/loop_9_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">ser/loop_9_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C15[1][A]</td>
<td>ser/n69_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" background: #97FFFF;">ser/n69_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">ser/loop_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>ser/loop_9_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>ser/loop_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/b_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/b_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/b_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_13_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_2_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_6_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_6_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_6_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ser/counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ser/counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ser/counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ser/loop_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ser/loop_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ser/loop_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ser/loop_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ser/loop_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ser/loop_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ser/counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ser/counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ser/counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ser/loop_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ser/loop_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ser/loop_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>124</td>
<td>clk_d</td>
<td>-25.453</td>
<td>1.280</td>
</tr>
<tr>
<td>47</td>
<td>n19_3</td>
<td>-24.282</td>
<td>1.373</td>
</tr>
<tr>
<td>37</td>
<td>b_7</td>
<td>11.236</td>
<td>1.349</td>
</tr>
<tr>
<td>29</td>
<td>n134_4</td>
<td>11.713</td>
<td>0.980</td>
</tr>
<tr>
<td>28</td>
<td>n115_24</td>
<td>-25.453</td>
<td>1.359</td>
</tr>
<tr>
<td>23</td>
<td>toggle</td>
<td>14.779</td>
<td>1.109</td>
</tr>
<tr>
<td>23</td>
<td>cnt2_24_10</td>
<td>11.236</td>
<td>1.695</td>
</tr>
<tr>
<td>21</td>
<td>n29_4</td>
<td>14.878</td>
<td>1.333</td>
</tr>
<tr>
<td>20</td>
<td>n301_3</td>
<td>11.713</td>
<td>1.334</td>
</tr>
<tr>
<td>19</td>
<td>set_p[7]</td>
<td>15.083</td>
<td>1.456</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C13</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C12</td>
<td>83.33%</td>
</tr>
<tr>
<td>R8C11</td>
<td>80.56%</td>
</tr>
<tr>
<td>R6C14</td>
<td>79.17%</td>
</tr>
<tr>
<td>R6C12</td>
<td>77.78%</td>
</tr>
<tr>
<td>R6C17</td>
<td>75.00%</td>
</tr>
<tr>
<td>R6C15</td>
<td>75.00%</td>
</tr>
<tr>
<td>R6C16</td>
<td>75.00%</td>
</tr>
<tr>
<td>R6C10</td>
<td>73.61%</td>
</tr>
<tr>
<td>R6C31</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
