// Seed: 2265414977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_5 = id_1, id_6, id_7, id_8, id_9;
  wire id_10;
  wire id_11;
  assign module_1.type_0 = 0;
  assign id_9 = 'd0;
  wire id_12;
endmodule
module module_1 (
    inout  logic id_0,
    output wor   id_1,
    input  tri1  id_2
);
  always begin : LABEL_0
    id_0 <= id_0;
  end
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  tri id_5 = id_2;
endmodule
