// Seed: 1410653808
`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd4,
    parameter id_4 = 32'd79,
    parameter id_5 = 32'd69,
    parameter id_6 = 32'd73
) (
    input id_2,
    input id_3
);
  always @(posedge id_2 or posedge id_1) begin
    id_1 <= id_1;
  end
  initial begin
    deassign id_1[id_1];
  end
  logic _id_4;
  logic _id_5;
  assign id_1 = id_5;
  logic _id_6;
  type_11(
      1, id_1
  );
  assign id_3 = id_3;
  assign id_2[id_6[id_5 : id_4]] = "";
  defparam id_7.id_8 = "";
endmodule
