

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          7.8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             3 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_UDGabz
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_E5vwsM"
Running: cat _ptx_E5vwsM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_SWvVJZ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_SWvVJZ --output-file  /dev/null 2> _ptx_E5vwsMinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_E5vwsM _ptx2_SWvVJZ _ptx_E5vwsMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=29065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 29065 (inst/sec)
gpgpu_simulation_rate = 2394 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=51179

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 4 sec (184 sec)
gpgpu_simulation_rate = 51179 (inst/sec)
gpgpu_simulation_rate = 3455 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=39856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f1f115989a0 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 1 sec (361 sec)
gpgpu_simulation_rate = 39856 (inst/sec)
gpgpu_simulation_rate = 3005 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=50496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 13 sec (373 sec)
gpgpu_simulation_rate = 50496 (inst/sec)
gpgpu_simulation_rate = 3513 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 760134
gpu_sim_insn = 4974794
gpu_ipc =       6.5446
gpu_tot_sim_cycle = 2297947
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3615
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16722948
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2445
partiton_reqs_in_parallel_util = 16722948
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 760134
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1902 GB/Sec
L2_BW_total  =       1.7693 GB/Sec
gpu_total_sim_rate=26251

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53607093	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	302 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179109 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001544
n_activity=6169 dram_eff=0.546
bk0: 92a 2180477i bk1: 68a 2180615i bk2: 76a 2180694i bk3: 76a 2180613i bk4: 68a 2180708i bk5: 76a 2180559i bk6: 76a 2180526i bk7: 68a 2180460i bk8: 120a 2180566i bk9: 128a 2180302i bk10: 136a 2180491i bk11: 140a 2180299i bk12: 132a 2180575i bk13: 136a 2180401i bk14: 140a 2180538i bk15: 132a 2180433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179110 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001536
n_activity=6242 dram_eff=0.5367
bk0: 80a 2180583i bk1: 76a 2180566i bk2: 72a 2180687i bk3: 76a 2180633i bk4: 68a 2180713i bk5: 84a 2180524i bk6: 72a 2180517i bk7: 68a 2180483i bk8: 108a 2180592i bk9: 132a 2180276i bk10: 152a 2180337i bk11: 140a 2180319i bk12: 128a 2180610i bk13: 132a 2180449i bk14: 132a 2180578i bk15: 136a 2180388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179055 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001581
n_activity=6522 dram_eff=0.5287
bk0: 84a 2180551i bk1: 72a 2180632i bk2: 92a 2180493i bk3: 88a 2180576i bk4: 80a 2180609i bk5: 72a 2180574i bk6: 84a 2180458i bk7: 76a 2180469i bk8: 120a 2180502i bk9: 120a 2180345i bk10: 140a 2180458i bk11: 140a 2180322i bk12: 128a 2180613i bk13: 140a 2180382i bk14: 132a 2180587i bk15: 136a 2180425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179088 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001558
n_activity=6342 dram_eff=0.5358
bk0: 80a 2180546i bk1: 92a 2180469i bk2: 72a 2180697i bk3: 68a 2180697i bk4: 76a 2180646i bk5: 84a 2180545i bk6: 80a 2180562i bk7: 68a 2180506i bk8: 116a 2180562i bk9: 124a 2180317i bk10: 132a 2180549i bk11: 140a 2180334i bk12: 140a 2180512i bk13: 136a 2180393i bk14: 132a 2180547i bk15: 136a 2180439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00289422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179097 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.00155
n_activity=6229 dram_eff=0.5426
bk0: 88a 2180493i bk1: 84a 2180477i bk2: 84a 2180611i bk3: 72a 2180643i bk4: 64a 2180739i bk5: 68a 2180651i bk6: 88a 2180396i bk7: 76a 2180456i bk8: 112a 2180509i bk9: 112a 2180430i bk10: 136a 2180497i bk11: 132a 2180377i bk12: 136a 2180541i bk13: 128a 2180473i bk14: 148a 2180417i bk15: 140a 2180345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324178
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179065 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001574
n_activity=6394 dram_eff=0.5368
bk0: 72a 2180633i bk1: 84a 2180513i bk2: 84a 2180594i bk3: 76a 2180650i bk4: 76a 2180626i bk5: 68a 2180609i bk6: 68a 2180518i bk7: 76a 2180451i bk8: 120a 2180537i bk9: 128a 2180328i bk10: 148a 2180390i bk11: 144a 2180320i bk12: 136a 2180562i bk13: 140a 2180352i bk14: 140a 2180503i bk15: 132a 2180451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00348297
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179077 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.00157
n_activity=6369 dram_eff=0.5376
bk0: 80a 2180621i bk1: 72a 2180567i bk2: 80a 2180602i bk3: 68a 2180659i bk4: 80a 2180609i bk5: 72a 2180592i bk6: 80a 2180527i bk7: 80a 2180421i bk8: 136a 2180444i bk9: 116a 2180410i bk10: 132a 2180532i bk11: 136a 2180335i bk12: 140a 2180514i bk13: 136a 2180402i bk14: 140a 2180519i bk15: 144a 2180241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321106
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179065 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.00157
n_activity=6437 dram_eff=0.5319
bk0: 76a 2180608i bk1: 80a 2180591i bk2: 76a 2180663i bk3: 72a 2180634i bk4: 68a 2180725i bk5: 72a 2180582i bk6: 76a 2180470i bk7: 88a 2180425i bk8: 112a 2180575i bk9: 108a 2180456i bk10: 148a 2180434i bk11: 152a 2180202i bk12: 148a 2180434i bk13: 136a 2180384i bk14: 144a 2180464i bk15: 136a 2180404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307213
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179154 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.00152
n_activity=5769 dram_eff=0.5744
bk0: 68a 2180653i bk1: 76a 2180591i bk2: 92a 2180595i bk3: 92a 2180642i bk4: 76a 2180597i bk5: 64a 2180598i bk6: 68a 2180512i bk7: 80a 2180368i bk8: 108a 2180594i bk9: 112a 2180465i bk10: 132a 2180570i bk11: 136a 2180415i bk12: 132a 2180567i bk13: 144a 2180340i bk14: 136a 2180531i bk15: 124a 2180469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00308267
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179202 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001477
n_activity=5499 dram_eff=0.5859
bk0: 72a 2180656i bk1: 72a 2180576i bk2: 72a 2180710i bk3: 76a 2180683i bk4: 72a 2180672i bk5: 72a 2180564i bk6: 76a 2180480i bk7: 64a 2180477i bk8: 112a 2180561i bk9: 116a 2180426i bk10: 132a 2180554i bk11: 132a 2180404i bk12: 132a 2180588i bk13: 132a 2180450i bk14: 128a 2180594i bk15: 140a 2180374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00261635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179074 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001565
n_activity=6470 dram_eff=0.5277
bk0: 88a 2180582i bk1: 76a 2180604i bk2: 80a 2180626i bk3: 72a 2180665i bk4: 72a 2180682i bk5: 80a 2180534i bk6: 80a 2180447i bk7: 72a 2180438i bk8: 128a 2180471i bk9: 128a 2180348i bk10: 136a 2180523i bk11: 140a 2180300i bk12: 132a 2180578i bk13: 140a 2180362i bk14: 132a 2180530i bk15: 128a 2180422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00281123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025114
	minimum = 0.000189441 (at node 18)
	maximum = 0.000316392 (at node 42)
Accepted packet rate average = 0.00025114
	minimum = 0.000189441 (at node 18)
	maximum = 0.000316392 (at node 42)
Injected flit rate average = 0.000377263
	minimum = 0.000189441 (at node 18)
	maximum = 0.000620944 (at node 42)
Accepted flit rate average= 0.000377263
	minimum = 0.000274952 (at node 37)
	maximum = 0.000542668 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180109 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0220615 (5 samples)
Accepted packet rate average = 0.0180109 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0220615 (5 samples)
Injected flit rate average = 0.0270998 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0449951 (5 samples)
Accepted flit rate average = 0.0270998 (5 samples)
	minimum = 0.020235 (5 samples)
	maximum = 0.0346133 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 7 sec (907 sec)
gpgpu_simulation_rate = 26251 (inst/sec)
gpgpu_simulation_rate = 2533 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3545
gpu_sim_insn = 4448504
gpu_ipc =    1254.8672
gpu_tot_sim_cycle = 2523642
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.1975
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 77990
partiton_reqs_in_parallel_total    = 25839175
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2697
partiton_reqs_in_parallel_util = 77990
partiton_reqs_in_parallel_util_total    = 25839175
gpu_sim_cycle_parition_util = 3545
gpu_tot_sim_cycle_parition_util    = 1174517
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     236.4386 GB/Sec
L2_BW_total  =       1.9432 GB/Sec
gpu_total_sim_rate=30749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
685, 685, 684, 685, 684, 685, 933, 700, 685, 685, 715, 685, 685, 685, 685, 700, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 549, 549, 549, 549, 549, 549, 798, 549, 549, 564, 549, 549, 549, 549, 549, 549, 717, 505, 505, 505, 505, 505, 520, 520, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130543	W0_Idle:53614009	W0_Scoreboard:7936875	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1404 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2523641 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37230 	9460 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24005 	453 	109 	3 	22267 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37080 	8973 	3859 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26049     23323      2192      4467      2440      6440      2430      2650     10296      9405     16293     15451     25786     23765     19306     20253
dram[1]:      19147     19929      8905      2007      2568      3595      3134      2463     12722     12689     20914     16210     26707     25937     20302     19144
dram[2]:      17451     22083     10296      3295     10770      2320      2156      2406     10320     10593     15167     14599     26690     25284     20240     27037
dram[3]:      29892     14836      2951      2336     11442      3533      2201      2577     12097     15292     15785     14842     27370     30432     22035     20822
dram[4]:      16078     18513     12392      2193      2811      2653      2076      2549     10591     11299     20347     16273     23740     26685     18614     20583
dram[5]:      20961     18162      2212      2043      5915      2469      6453      2471      9873      9054     13917     14566     23749     25449     21168     22999
dram[6]:      19989     21568      9252     14902      7331      2521      5168      2018      8388     10569     16577     15651     27565     26465     21325     22342
dram[7]:      19899     19891      2085      5724      2594      2237     12660      4603     11926     12287     18596     24982     20151     22958     20658     29964
dram[8]:      19256     17174      1649      1864      1996      2544      5415      2120     12787     12313     16583     16083     22428     20695     28810     24375
dram[9]:      18254     17180      2276      2076      2302      2067      4170      2774     12988     20436     16132     16622     23564     23538     22986     26536
dram[10]:      15672     17381      1787     16619      4337      2129      5485      2330     11174     10700     18174     14404     23646     21193     22318     22944
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185690 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.00154
n_activity=6169 dram_eff=0.546
bk0: 92a 2187058i bk1: 68a 2187196i bk2: 76a 2187275i bk3: 76a 2187194i bk4: 68a 2187289i bk5: 76a 2187140i bk6: 76a 2187107i bk7: 68a 2187041i bk8: 120a 2187147i bk9: 128a 2186883i bk10: 136a 2187072i bk11: 140a 2186880i bk12: 132a 2187156i bk13: 136a 2186982i bk14: 140a 2187119i bk15: 132a 2187014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00346243
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185691 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001531
n_activity=6242 dram_eff=0.5367
bk0: 80a 2187164i bk1: 76a 2187147i bk2: 72a 2187268i bk3: 76a 2187214i bk4: 68a 2187294i bk5: 84a 2187105i bk6: 72a 2187098i bk7: 68a 2187064i bk8: 108a 2187173i bk9: 132a 2186857i bk10: 152a 2186918i bk11: 140a 2186900i bk12: 128a 2187191i bk13: 132a 2187030i bk14: 132a 2187159i bk15: 136a 2186969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185636 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001576
n_activity=6522 dram_eff=0.5287
bk0: 84a 2187132i bk1: 72a 2187213i bk2: 92a 2187074i bk3: 88a 2187157i bk4: 80a 2187190i bk5: 72a 2187155i bk6: 84a 2187039i bk7: 76a 2187050i bk8: 120a 2187083i bk9: 120a 2186926i bk10: 140a 2187039i bk11: 140a 2186903i bk12: 128a 2187194i bk13: 140a 2186963i bk14: 132a 2187168i bk15: 136a 2187006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00314197
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185669 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001553
n_activity=6342 dram_eff=0.5358
bk0: 80a 2187127i bk1: 92a 2187050i bk2: 72a 2187278i bk3: 68a 2187278i bk4: 76a 2187227i bk5: 84a 2187126i bk6: 80a 2187143i bk7: 68a 2187087i bk8: 116a 2187143i bk9: 124a 2186898i bk10: 132a 2187130i bk11: 140a 2186915i bk12: 140a 2187093i bk13: 136a 2186974i bk14: 132a 2187128i bk15: 136a 2187020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00288551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185678 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001545
n_activity=6229 dram_eff=0.5426
bk0: 88a 2187074i bk1: 84a 2187058i bk2: 84a 2187192i bk3: 72a 2187224i bk4: 64a 2187320i bk5: 68a 2187232i bk6: 88a 2186977i bk7: 76a 2187037i bk8: 112a 2187090i bk9: 112a 2187011i bk10: 136a 2187078i bk11: 132a 2186958i bk12: 136a 2187122i bk13: 128a 2187054i bk14: 148a 2186998i bk15: 140a 2186926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00323203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185646 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001569
n_activity=6394 dram_eff=0.5368
bk0: 72a 2187214i bk1: 84a 2187094i bk2: 84a 2187175i bk3: 76a 2187231i bk4: 76a 2187207i bk5: 68a 2187190i bk6: 68a 2187099i bk7: 76a 2187032i bk8: 120a 2187118i bk9: 128a 2186909i bk10: 148a 2186971i bk11: 144a 2186901i bk12: 136a 2187143i bk13: 140a 2186933i bk14: 140a 2187084i bk15: 132a 2187032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00347249
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185658 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001565
n_activity=6369 dram_eff=0.5376
bk0: 80a 2187202i bk1: 72a 2187148i bk2: 80a 2187183i bk3: 68a 2187240i bk4: 80a 2187190i bk5: 72a 2187173i bk6: 80a 2187108i bk7: 80a 2187002i bk8: 136a 2187025i bk9: 116a 2186991i bk10: 132a 2187113i bk11: 136a 2186916i bk12: 140a 2187095i bk13: 136a 2186983i bk14: 140a 2187100i bk15: 144a 2186822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032014
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185646 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001565
n_activity=6437 dram_eff=0.5319
bk0: 76a 2187189i bk1: 80a 2187172i bk2: 76a 2187244i bk3: 72a 2187215i bk4: 68a 2187306i bk5: 72a 2187163i bk6: 76a 2187051i bk7: 88a 2187006i bk8: 112a 2187156i bk9: 108a 2187037i bk10: 148a 2187015i bk11: 152a 2186783i bk12: 148a 2187015i bk13: 136a 2186965i bk14: 144a 2187045i bk15: 136a 2186985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00306289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185735 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001515
n_activity=5769 dram_eff=0.5744
bk0: 68a 2187234i bk1: 76a 2187172i bk2: 92a 2187176i bk3: 92a 2187223i bk4: 76a 2187178i bk5: 64a 2187179i bk6: 68a 2187093i bk7: 80a 2186949i bk8: 108a 2187175i bk9: 112a 2187046i bk10: 132a 2187151i bk11: 136a 2186996i bk12: 132a 2187148i bk13: 144a 2186921i bk14: 136a 2187112i bk15: 124a 2187050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030734
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185783 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001473
n_activity=5499 dram_eff=0.5859
bk0: 72a 2187237i bk1: 72a 2187157i bk2: 72a 2187291i bk3: 76a 2187264i bk4: 72a 2187253i bk5: 72a 2187145i bk6: 76a 2187061i bk7: 64a 2187058i bk8: 112a 2187142i bk9: 116a 2187007i bk10: 132a 2187135i bk11: 132a 2186985i bk12: 132a 2187169i bk13: 132a 2187031i bk14: 128a 2187175i bk15: 140a 2186955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00260848
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185655 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001561
n_activity=6470 dram_eff=0.5277
bk0: 88a 2187163i bk1: 76a 2187185i bk2: 80a 2187207i bk3: 72a 2187246i bk4: 72a 2187263i bk5: 80a 2187115i bk6: 80a 2187028i bk7: 72a 2187019i bk8: 128a 2187052i bk9: 128a 2186929i bk10: 136a 2187104i bk11: 140a 2186881i bk12: 132a 2187159i bk13: 140a 2186943i bk14: 132a 2187111i bk15: 128a 2187003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00280277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.09018
	minimum = 6
	maximum = 47
Network latency average = 8.02895
	minimum = 6
	maximum = 45
Slowest packet = 87629
Flit latency average = 7.82751
	minimum = 6
	maximum = 44
Slowest flit = 154438
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0499041
	minimum = 0.0395034 (at node 12)
	maximum = 0.0785835 (at node 44)
Accepted packet rate average = 0.0499041
	minimum = 0.0395034 (at node 12)
	maximum = 0.0785835 (at node 44)
Injected flit rate average = 0.0748561
	minimum = 0.0428894 (at node 12)
	maximum = 0.130926 (at node 44)
Accepted flit rate average= 0.0748561
	minimum = 0.0567156 (at node 42)
	maximum = 0.104825 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5581 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.5 (6 samples)
Network latency average = 9.95554 (6 samples)
	minimum = 6 (6 samples)
	maximum = 48.3333 (6 samples)
Flit latency average = 9.75376 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0233265 (6 samples)
	minimum = 0.0193382 (6 samples)
	maximum = 0.0314819 (6 samples)
Accepted packet rate average = 0.0233265 (6 samples)
	minimum = 0.0193382 (6 samples)
	maximum = 0.0314819 (6 samples)
Injected flit rate average = 0.0350592 (6 samples)
	minimum = 0.0199025 (6 samples)
	maximum = 0.0593168 (6 samples)
Accepted flit rate average = 0.0350592 (6 samples)
	minimum = 0.0263151 (6 samples)
	maximum = 0.0463153 (6 samples)
Injected packet size average = 1.50298 (6 samples)
Accepted packet size average = 1.50298 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 19 sec (919 sec)
gpgpu_simulation_rate = 30749 (inst/sec)
gpgpu_simulation_rate = 2746 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 121177
gpu_sim_insn = 4995458
gpu_ipc =      41.2245
gpu_tot_sim_cycle = 2872041
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      11.5785
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 2665894
partiton_reqs_in_parallel_total    = 25917165
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9522
partiton_reqs_in_parallel_util = 2665894
partiton_reqs_in_parallel_util_total    = 25917165
gpu_sim_cycle_parition_util = 121177
gpu_tot_sim_cycle_parition_util    = 1178062
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =      12.1311 GB/Sec
L2_BW_total  =       2.2193 GB/Sec
gpu_total_sim_rate=32570

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617443
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
800, 800, 799, 800, 799, 800, 1048, 1012, 800, 800, 1079, 800, 800, 800, 1101, 815, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 641, 641, 812, 641, 641, 641, 890, 837, 641, 656, 641, 641, 641, 641, 641, 641, 832, 620, 620, 620, 817, 620, 635, 635, 620, 620, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153624	W0_Idle:58310966	W0_Scoreboard:9684922	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1142 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2872040 
mrq_lat_table:4963 	271 	276 	1285 	323 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51029 	11053 	39 	6 	917 	162 	2604 	1209 	14 	23 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	35745 	476 	109 	3 	25901 	51 	2 	3 	5 	919 	161 	2602 	1209 	14 	23 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50353 	9175 	3859 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	460 	100 	6 	4 	6 	4 	16 	19 	8 	13 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296     87441    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     46668    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     86989    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452     57646    516484    496384     86701    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     95118    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.866667  2.583333  2.692308  3.400000  2.928571  2.578947  2.350000  2.727273  3.923077  2.944444  3.210526  3.714286  4.363636  4.666667  4.700000  6.285714 
dram[1]:  2.500000  2.642857  3.363636  3.100000  2.692308  3.363636  3.076923  2.785714  3.187500  2.666667  3.916667  5.000000  8.800000  5.571429  4.416667  4.333333 
dram[2]:  2.181818  4.250000  2.166667  2.933333  3.454545  3.363636  3.166667  2.916667  2.894737  3.111111  3.411765  3.769231  5.714286  4.700000  7.400000  5.375000 
dram[3]:  2.777778  3.000000  3.400000  2.642857  2.368421  3.000000  2.916667  2.812500  2.941176  3.058824  5.111111  4.636364  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.529412  2.600000  3.083333  3.333333  3.000000  3.200000  2.733333  3.066667  3.333333  5.000000  3.375000  4.166667  4.333333  8.400000  5.222222  4.888889 
dram[5]:  2.687500  2.470588  2.315789  4.444445  2.600000  3.444444  3.714286  3.625000  3.615385  3.166667  3.388889  3.500000  6.142857  3.285714  4.083333  4.166667 
dram[6]:  2.750000  4.428571  3.083333  2.900000  2.714286  2.818182  2.900000  2.923077  3.687500  3.857143  5.222222  3.250000  3.666667  6.125000  5.444445  4.090909 
dram[7]:  3.545455  3.636364  4.333333  3.555556  2.647059  3.100000  3.545455  2.928571  5.250000  4.000000  4.214286  3.600000  4.250000  7.800000  3.923077  4.666667 
dram[8]:  3.857143  3.300000  3.545455  4.333333  2.916667  3.111111  3.272727  2.312500  5.111111  3.727273  3.923077  3.928571  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.533333  2.642857  2.050000  3.500000  2.833333  3.444444  4.600000  4.000000  4.000000  4.363636  5.222222  4.454545  5.666667  4.166667 
dram[10]:  3.666667  2.800000  2.529412  3.625000  3.727273  2.800000  3.615385  2.650000  3.000000  2.666667  4.600000  4.000000  5.000000  5.000000  4.250000 10.250000 
average row locality = 7595/2152 = 3.529275
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15565     13691      2444      5280      2070      2895      1459      2056      6502      6962      9673     11412     21222     21701     16039     15953
dram[1]:      10826     11300      4971      1813      1592      2468      1998      1816      7255     11583     18558     13457     19741     22337     13368     13950
dram[2]:       9015     12302      7101      2154      6412      1721      1535      1547      6075      6754      9714     11582     22110     22084     18984     21980
dram[3]:      13548     10805      2415      1541      5697      2457      1638      1285      7605      9696     11957     11075     21931     22992     19078     15455
dram[4]:       9741     11805      8458      2028      2209      1764      1657      1227      6639      7347     13207     11033     16831     20656     16572     17807
dram[5]:       9863     10595      1897      1394      3631      1665      4916      2186      7136      5865      9885     12577     20330     14464     16022     15555
dram[6]:       9961     13729      5705      9729      5111      1717      4094      1585      5856      7891     11961     11095     19299     19210     16391     18683
dram[7]:      10685     10383      2225      3884      1553      1713      7051      3260      8483      8114     12090     18946     16154     20934     15833     24610
dram[8]:      12601     12247      2286      1576      1616      1804      5524      1542      7812      8813     11191     10304     16435     17121     19672     18888
dram[9]:      12226     13707      1669      1603      1415      1469      2464      1582      8204     15143     11007     13051     17387     16680     15219     20721
dram[10]:      10870      8247      1843     10938      2352      1313      2811      1058      8465      6812     14142     10873     16373     18338     15244     18784
maximum mf latency per bank:
dram[0]:     230680     18205     29459     71506     29485     84262      6739      8804     10608     27397     10680     10723     84349     23185     43275     18365
dram[1]:      18152     18163    128582       364       560     31869     18179      9998     39113     92511    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251      8224       496      1274     10607     32067     10648     10682     13519     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     43291
dram[4]:      18159     25583    240381      3492     11887       463      5227       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189     10185       360     78590       441     68354      9269     10607     10623     30159     60723     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562      3691     12796     92527     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274     11511      1648    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     49611     29472       366      3725      2500     91897       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204      4770       359       402       418     32618       501     10643    230458     10680     60588     13300     13316     18328    180433
dram[10]:      18175     18207     13354    258751     32574       430     75319       489     60618     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409566 n_act=216 n_pre=200 n_req=708 n_rd=2396 n_write=109 bw_util=0.002077
n_activity=14132 dram_eff=0.3545
bk0: 136a 2411750i bk1: 112a 2411873i bk2: 116a 2411938i bk3: 116a 2411974i bk4: 132a 2411839i bk5: 144a 2411537i bk6: 156a 2411467i bk7: 108a 2411714i bk8: 172a 2411755i bk9: 172a 2411520i bk10: 200a 2411493i bk11: 188a 2411532i bk12: 168a 2411849i bk13: 156a 2411813i bk14: 168a 2411897i bk15: 152a 2411859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0037708
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409699 n_act=193 n_pre=177 n_req=675 n_rd=2324 n_write=94 bw_util=0.002005
n_activity=13439 dram_eff=0.3598
bk0: 136a 2411773i bk1: 124a 2411789i bk2: 116a 2411947i bk3: 112a 2411994i bk4: 116a 2411895i bk5: 132a 2411848i bk6: 124a 2411700i bk7: 128a 2411630i bk8: 168a 2411676i bk9: 180a 2411523i bk10: 176a 2411790i bk11: 172a 2411725i bk12: 152a 2412039i bk13: 148a 2411912i bk14: 172a 2411831i bk15: 168a 2411690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00348396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409572 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.002088
n_activity=14129 dram_eff=0.3566
bk0: 156a 2411585i bk1: 124a 2411946i bk2: 132a 2411745i bk3: 144a 2411775i bk4: 124a 2411918i bk5: 128a 2411841i bk6: 128a 2411770i bk7: 124a 2411705i bk8: 188a 2411585i bk9: 192a 2411439i bk10: 200a 2411586i bk11: 176a 2411606i bk12: 148a 2412002i bk13: 164a 2411744i bk14: 140a 2412099i bk15: 160a 2411860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00338157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409568 n_act=205 n_pre=189 n_req=713 n_rd=2416 n_write=109 bw_util=0.002093
n_activity=14214 dram_eff=0.3553
bk0: 152a 2411587i bk1: 128a 2411773i bk2: 128a 2412000i bk3: 120a 2411857i bk4: 148a 2411704i bk5: 132a 2411753i bk6: 128a 2411824i bk7: 140a 2411554i bk8: 172a 2411683i bk9: 176a 2411504i bk10: 164a 2411895i bk11: 180a 2411697i bk12: 164a 2411908i bk13: 160a 2411791i bk14: 148a 2412011i bk15: 176a 2411686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00317598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc08e4800, atomic=0 1 entries : 0x7f1f13b73040 :  mf: uid=1064118, sid05:w56, part=4, addr=0xc08e4860, load , size=32, unknown  status = IN_PARTITION_DRAM (2872040), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409696 n_act=190 n_pre=174 n_req=682 n_rd=2327 n_write=100 bw_util=0.002012
n_activity=13163 dram_eff=0.3688
bk0: 128a 2411730i bk1: 136a 2411719i bk2: 132a 2411923i bk3: 104a 2412012i bk4: 104a 2412016i bk5: 120a 2411932i bk6: 132a 2411649i bk7: 140a 2411541i bk8: 167a 2411669i bk9: 164a 2411732i bk10: 184a 2411647i bk11: 180a 2411609i bk12: 172a 2411796i bk13: 148a 2411904i bk14: 160a 2411913i bk15: 156a 2411801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00346323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409524 n_act=215 n_pre=199 n_req=719 n_rd=2440 n_write=109 bw_util=0.002113
n_activity=14484 dram_eff=0.352
bk0: 140a 2411732i bk1: 136a 2411660i bk2: 140a 2411690i bk3: 128a 2411921i bk4: 124a 2411807i bk5: 104a 2411929i bk6: 96a 2411922i bk7: 108a 2411804i bk8: 164a 2411837i bk9: 188a 2411462i bk10: 212a 2411577i bk11: 180a 2411588i bk12: 156a 2412005i bk13: 216a 2411321i bk14: 172a 2411820i bk15: 176a 2411691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0037136
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409643 n_act=191 n_pre=175 n_req=687 n_rd=2388 n_write=90 bw_util=0.002054
n_activity=13570 dram_eff=0.3652
bk0: 144a 2411703i bk1: 112a 2411964i bk2: 128a 2411905i bk3: 108a 2411967i bk4: 128a 2411841i bk5: 112a 2411884i bk6: 112a 2411876i bk7: 128a 2411678i bk8: 192a 2411657i bk9: 180a 2411556i bk10: 172a 2411863i bk11: 188a 2411508i bk12: 188a 2411710i bk13: 164a 2411774i bk14: 168a 2411893i bk15: 164a 2411653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00332561
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409733 n_act=176 n_pre=160 n_req=675 n_rd=2324 n_write=94 bw_util=0.002005
n_activity=12772 dram_eff=0.3786
bk0: 136a 2411866i bk1: 136a 2411820i bk2: 92a 2412167i bk3: 104a 2411995i bk4: 144a 2411749i bk5: 108a 2411898i bk6: 132a 2411736i bk7: 136a 2411699i bk8: 148a 2411958i bk9: 148a 2411714i bk10: 204a 2411654i bk11: 192a 2411507i bk12: 172a 2411812i bk13: 144a 2411911i bk14: 172a 2411798i bk15: 156a 2411826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00320914
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409768 n_act=175 n_pre=159 n_req=660 n_rd=2300 n_write=85 bw_util=0.001977
n_activity=12605 dram_eff=0.3784
bk0: 100a 2412040i bk1: 124a 2411878i bk2: 128a 2411944i bk3: 140a 2411938i bk4: 116a 2411913i bk5: 96a 2411939i bk6: 124a 2411746i bk7: 124a 2411572i bk8: 164a 2411894i bk9: 152a 2411774i bk10: 188a 2411791i bk11: 188a 2411582i bk12: 172a 2411821i bk13: 164a 2411725i bk14: 172a 2411795i bk15: 148a 2411824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0032825
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409787 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.001952
n_activity=12487 dram_eff=0.377
bk0: 104a 2412024i bk1: 96a 2412009i bk2: 132a 2411870i bk3: 128a 2411851i bk4: 136a 2411710i bk5: 120a 2411881i bk6: 112a 2411741i bk7: 108a 2411758i bk8: 164a 2411844i bk9: 148a 2411788i bk10: 184a 2411754i bk11: 176a 2411674i bk12: 160a 2411930i bk13: 164a 2411734i bk14: 168a 2411900i bk15: 168a 2411735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00284893
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2412487 n_nop=2409556 n_act=205 n_pre=189 n_req=725 n_rd=2416 n_write=121 bw_util=0.002103
n_activity=14355 dram_eff=0.3535
bk0: 116a 2411983i bk1: 132a 2411739i bk2: 148a 2411772i bk3: 104a 2412040i bk4: 128a 2411925i bk5: 132a 2411692i bk6: 140a 2411624i bk7: 160a 2411354i bk8: 188a 2411633i bk9: 192a 2411419i bk10: 164a 2411856i bk11: 176a 2411578i bk12: 164a 2411864i bk13: 156a 2411802i bk14: 172a 2411795i bk15: 144a 2411921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00314199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.96309
	minimum = 6
	maximum = 27
Network latency average = 6.95973
	minimum = 6
	maximum = 23
Slowest packet = 121658
Flit latency average = 6.51331
	minimum = 6
	maximum = 22
Slowest flit = 182848
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00255975
	minimum = 0.00181967 (at node 4)
	maximum = 0.00328448 (at node 38)
Accepted packet rate average = 0.00255975
	minimum = 0.00181967 (at node 4)
	maximum = 0.00328448 (at node 38)
Injected flit rate average = 0.0038435
	minimum = 0.00198884 (at node 23)
	maximum = 0.00630075 (at node 38)
Accepted flit rate average= 0.0038435
	minimum = 0.00308229 (at node 43)
	maximum = 0.00488133 (at node 10)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9017 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.52757 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.7143 (7 samples)
Flit latency average = 9.29084 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0203598 (7 samples)
	minimum = 0.0168356 (7 samples)
	maximum = 0.0274537 (7 samples)
Accepted packet rate average = 0.0203598 (7 samples)
	minimum = 0.0168356 (7 samples)
	maximum = 0.0274537 (7 samples)
Injected flit rate average = 0.0305998 (7 samples)
	minimum = 0.0173434 (7 samples)
	maximum = 0.0517431 (7 samples)
Accepted flit rate average = 0.0305998 (7 samples)
	minimum = 0.0229961 (7 samples)
	maximum = 0.0403961 (7 samples)
Injected packet size average = 1.50295 (7 samples)
Accepted packet size average = 1.50295 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 1 sec (1021 sec)
gpgpu_simulation_rate = 32570 (inst/sec)
gpgpu_simulation_rate = 2812 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3874
gpu_sim_insn = 4456084
gpu_ipc =    1150.2540
gpu_tot_sim_cycle = 3098065
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      12.1722
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14479
partiton_reqs_in_parallel = 85228
partiton_reqs_in_parallel_total    = 28583059
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.2536
partiton_reqs_in_parallel_util = 85228
partiton_reqs_in_parallel_util_total    = 28583059
gpu_sim_cycle_parition_util = 3874
gpu_tot_sim_cycle_parition_util    = 1299239
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     287.0189 GB/Sec
L2_BW_total  =       2.4163 GB/Sec
gpu_total_sim_rate=36434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703638
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
884, 884, 883, 899, 883, 884, 1162, 1096, 914, 884, 1163, 884, 899, 884, 1185, 899, 880, 880, 925, 880, 895, 895, 880, 895, 880, 895, 895, 880, 895, 880, 880, 895, 740, 725, 926, 725, 740, 725, 989, 921, 740, 740, 725, 740, 740, 725, 740, 740, 931, 704, 704, 704, 946, 704, 719, 719, 719, 704, 719, 704, 704, 719, 704, 719, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1890
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1208
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171310	W0_Idle:58326883	W0_Scoreboard:9727358	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1000 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3098064 
mrq_lat_table:4963 	271 	276 	1285 	323 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62670 	11143 	39 	6 	917 	162 	2604 	1209 	14 	23 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	44629 	1121 	251 	319 	27552 	116 	30 	3 	5 	919 	161 	2602 	1209 	14 	23 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57713 	9972 	3873 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	467 	101 	6 	4 	6 	4 	16 	19 	8 	13 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296     87441    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     46668    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     86989    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452     57646    516484    496384     86701    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     95118    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.866667  2.583333  2.692308  3.400000  2.928571  2.578947  2.350000  2.727273  3.923077  2.944444  3.210526  3.714286  4.363636  4.666667  4.700000  6.285714 
dram[1]:  2.500000  2.642857  3.363636  3.100000  2.692308  3.363636  3.076923  2.785714  3.187500  2.666667  3.916667  5.000000  8.800000  5.571429  4.416667  4.333333 
dram[2]:  2.181818  4.250000  2.166667  2.933333  3.454545  3.363636  3.166667  2.916667  2.894737  3.111111  3.411765  3.769231  5.714286  4.700000  7.400000  5.375000 
dram[3]:  2.777778  3.000000  3.400000  2.642857  2.368421  3.000000  2.916667  2.812500  2.941176  3.058824  5.111111  4.636364  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.529412  2.600000  3.083333  3.333333  3.000000  3.200000  2.733333  3.066667  3.333333  5.000000  3.375000  4.166667  4.333333  8.400000  5.222222  4.888889 
dram[5]:  2.687500  2.470588  2.315789  4.444445  2.600000  3.444444  3.714286  3.625000  3.615385  3.166667  3.388889  3.500000  6.142857  3.285714  4.083333  4.166667 
dram[6]:  2.750000  4.428571  3.083333  2.900000  2.714286  2.818182  2.900000  2.923077  3.687500  3.857143  5.222222  3.250000  3.666667  6.125000  5.444445  4.090909 
dram[7]:  3.545455  3.636364  4.333333  3.555556  2.647059  3.100000  3.545455  2.928571  5.250000  4.000000  4.214286  3.600000  4.250000  7.800000  3.923077  4.666667 
dram[8]:  3.857143  3.300000  3.545455  4.333333  2.916667  3.111111  3.272727  2.312500  5.111111  3.727273  3.923077  3.928571  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.533333  2.642857  2.050000  3.500000  2.833333  3.444444  4.600000  4.000000  4.000000  4.363636  5.222222  4.454545  5.666667  4.166667 
dram[10]:  3.666667  2.800000  2.529412  3.625000  3.727273  2.800000  3.615385  2.650000  3.000000  2.666667  4.600000  4.000000  5.000000  5.000000  4.250000 10.250000 
average row locality = 7595/2152 = 3.529275
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15609     13764      2500      5341      2332      3073      1718      2439      6732      7210      9890     11673     21431     21967     16281     16241
dram[1]:      10931     11348      5012      1884      1832      2784      2294      2116      7490     11846     18830     13750     19993     22602     13585     14156
dram[2]:       9070     12410      7149      2217      6645      1958      1852      1885      6294      6979      9934     11818     22413     22329     19245     22232
dram[3]:      13595     10852      2492      1571      5919      2664      1986      1549      7884      9931     12215     11329     22160     23235     19346     15658
dram[4]:       9785     11878      8541      2076      2538      2077      1922      1470      6873      7623     13432     11306     17047     20914     16814     18043
dram[5]:       9922     10634      1937      1456      3865      1949      5339      2585      7421      6080     10077     12806     20589     14637     16256     15757
dram[6]:      10037     13823      5788      9810      5388      2026      4469      1889      6061      8122     12237     11346     19482     19417     16645     18936
dram[7]:      10784     10458      2287      3937      1746      2020      7357      3542      8767      8357     12346     19206     16390     21212     16074     24896
dram[8]:      12708     12371      2324      1636      1872      2114      5870      1877      8138      9128     11459     10536     19090     17350     19896     19157
dram[9]:      12325     13768      1740      1675      1658      1737      2807      1943      8474     15431     11248     13324     17641     16918     15422     20907
dram[10]:      10945      8305      1910     11026      2586      1530      3044      1293      8712      7026     14421     11095     16575     18580     15476     19067
maximum mf latency per bank:
dram[0]:     230680     18205     29459     71506     29485     84262      6739      8804     10608     27397     10680     10723     84349     23185     43275     18365
dram[1]:      18152     18163    128582       364       560     31869     18179      9998     39113     92511    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251      8224       496      1274     10607     32067     10648     10682     13519     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     43291
dram[4]:      18159     25583    240381      3492     11887       463      5227       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189     10185       360     78590       441     68354      9269     10607     10623     30159     60723     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562      3691     12796     92527     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274     11511      1648    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     49611     29472       366      3725      2500     91897       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204      4770       359       402       418     32618       501     10643    230458     10680     60588     13300     13316     18328    180433
dram[10]:      18175     18207     13354    258751     32574       430     75319       489     60618     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416758 n_act=216 n_pre=200 n_req=708 n_rd=2396 n_write=109 bw_util=0.002071
n_activity=14132 dram_eff=0.3545
bk0: 136a 2418942i bk1: 112a 2419065i bk2: 116a 2419130i bk3: 116a 2419166i bk4: 132a 2419031i bk5: 144a 2418729i bk6: 156a 2418659i bk7: 108a 2418906i bk8: 172a 2418947i bk9: 172a 2418712i bk10: 200a 2418685i bk11: 188a 2418724i bk12: 168a 2419041i bk13: 156a 2419005i bk14: 168a 2419089i bk15: 152a 2419051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00375959
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416891 n_act=193 n_pre=177 n_req=675 n_rd=2324 n_write=94 bw_util=0.001999
n_activity=13439 dram_eff=0.3598
bk0: 136a 2418965i bk1: 124a 2418981i bk2: 116a 2419139i bk3: 112a 2419186i bk4: 116a 2419087i bk5: 132a 2419040i bk6: 124a 2418892i bk7: 128a 2418822i bk8: 168a 2418868i bk9: 180a 2418715i bk10: 176a 2418982i bk11: 172a 2418917i bk12: 152a 2419231i bk13: 148a 2419104i bk14: 172a 2419023i bk15: 168a 2418882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0034736
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416764 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.002082
n_activity=14129 dram_eff=0.3566
bk0: 156a 2418777i bk1: 124a 2419138i bk2: 132a 2418937i bk3: 144a 2418967i bk4: 124a 2419110i bk5: 128a 2419033i bk6: 128a 2418962i bk7: 124a 2418897i bk8: 188a 2418777i bk9: 192a 2418631i bk10: 200a 2418778i bk11: 176a 2418798i bk12: 148a 2419194i bk13: 164a 2418936i bk14: 140a 2419291i bk15: 160a 2419052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00337152
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416760 n_act=205 n_pre=189 n_req=713 n_rd=2416 n_write=109 bw_util=0.002087
n_activity=14214 dram_eff=0.3553
bk0: 152a 2418779i bk1: 128a 2418965i bk2: 128a 2419192i bk3: 120a 2419049i bk4: 148a 2418896i bk5: 132a 2418945i bk6: 128a 2419016i bk7: 140a 2418746i bk8: 172a 2418875i bk9: 176a 2418696i bk10: 164a 2419087i bk11: 180a 2418889i bk12: 164a 2419100i bk13: 160a 2418983i bk14: 148a 2419203i bk15: 176a 2418878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00316654
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416887 n_act=190 n_pre=174 n_req=682 n_rd=2328 n_write=100 bw_util=0.002007
n_activity=13180 dram_eff=0.3684
bk0: 128a 2418922i bk1: 136a 2418911i bk2: 132a 2419115i bk3: 104a 2419204i bk4: 104a 2419208i bk5: 120a 2419124i bk6: 132a 2418841i bk7: 140a 2418733i bk8: 168a 2418859i bk9: 164a 2418924i bk10: 184a 2418839i bk11: 180a 2418801i bk12: 172a 2418988i bk13: 148a 2419096i bk14: 160a 2419105i bk15: 156a 2418993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00345294
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416716 n_act=215 n_pre=199 n_req=719 n_rd=2440 n_write=109 bw_util=0.002107
n_activity=14484 dram_eff=0.352
bk0: 140a 2418924i bk1: 136a 2418852i bk2: 140a 2418882i bk3: 128a 2419113i bk4: 124a 2418999i bk5: 104a 2419121i bk6: 96a 2419114i bk7: 108a 2418996i bk8: 164a 2419029i bk9: 188a 2418654i bk10: 212a 2418769i bk11: 180a 2418780i bk12: 156a 2419197i bk13: 216a 2418513i bk14: 172a 2419012i bk15: 176a 2418883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00370256
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416835 n_act=191 n_pre=175 n_req=687 n_rd=2388 n_write=90 bw_util=0.002048
n_activity=13570 dram_eff=0.3652
bk0: 144a 2418895i bk1: 112a 2419156i bk2: 128a 2419097i bk3: 108a 2419159i bk4: 128a 2419033i bk5: 112a 2419076i bk6: 112a 2419068i bk7: 128a 2418870i bk8: 192a 2418849i bk9: 180a 2418748i bk10: 172a 2419055i bk11: 188a 2418700i bk12: 188a 2418902i bk13: 164a 2418966i bk14: 168a 2419085i bk15: 164a 2418845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00331573
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416925 n_act=176 n_pre=160 n_req=675 n_rd=2324 n_write=94 bw_util=0.001999
n_activity=12772 dram_eff=0.3786
bk0: 136a 2419058i bk1: 136a 2419012i bk2: 92a 2419359i bk3: 104a 2419187i bk4: 144a 2418941i bk5: 108a 2419090i bk6: 132a 2418928i bk7: 136a 2418891i bk8: 148a 2419150i bk9: 148a 2418906i bk10: 204a 2418846i bk11: 192a 2418699i bk12: 172a 2419004i bk13: 144a 2419103i bk14: 172a 2418990i bk15: 156a 2419018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0031996
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416960 n_act=175 n_pre=159 n_req=660 n_rd=2300 n_write=85 bw_util=0.001971
n_activity=12605 dram_eff=0.3784
bk0: 100a 2419232i bk1: 124a 2419070i bk2: 128a 2419136i bk3: 140a 2419130i bk4: 116a 2419105i bk5: 96a 2419131i bk6: 124a 2418938i bk7: 124a 2418764i bk8: 164a 2419086i bk9: 152a 2418966i bk10: 188a 2418983i bk11: 188a 2418774i bk12: 172a 2419013i bk13: 164a 2418917i bk14: 172a 2418987i bk15: 148a 2419016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00327275
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416979 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.001946
n_activity=12487 dram_eff=0.377
bk0: 104a 2419216i bk1: 96a 2419201i bk2: 132a 2419062i bk3: 128a 2419043i bk4: 136a 2418902i bk5: 120a 2419073i bk6: 112a 2418933i bk7: 108a 2418950i bk8: 164a 2419036i bk9: 148a 2418980i bk10: 184a 2418946i bk11: 176a 2418866i bk12: 160a 2419122i bk13: 164a 2418926i bk14: 168a 2419092i bk15: 168a 2418927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00284046
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2419679 n_nop=2416748 n_act=205 n_pre=189 n_req=725 n_rd=2416 n_write=121 bw_util=0.002097
n_activity=14355 dram_eff=0.3535
bk0: 116a 2419175i bk1: 132a 2418931i bk2: 148a 2418964i bk3: 104a 2419232i bk4: 128a 2419117i bk5: 132a 2418884i bk6: 140a 2418816i bk7: 160a 2418546i bk8: 188a 2418825i bk9: 192a 2418611i bk10: 164a 2419048i bk11: 176a 2418770i bk12: 164a 2419056i bk13: 156a 2418994i bk14: 172a 2418987i bk15: 144a 2419113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00313265

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.4812
	minimum = 6
	maximum = 333
Network latency average = 10.0356
	minimum = 6
	maximum = 216
Slowest packet = 137330
Flit latency average = 9.82977
	minimum = 6
	maximum = 215
Slowest flit = 206383
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0605784
	minimum = 0.0494449 (at node 6)
	maximum = 0.179447 (at node 44)
Accepted packet rate average = 0.0605784
	minimum = 0.0494449 (at node 6)
	maximum = 0.179447 (at node 44)
Injected flit rate average = 0.0908675
	minimum = 0.0623548 (at node 6)
	maximum = 0.227343 (at node 44)
Accepted flit rate average= 0.0908675
	minimum = 0.0753938 (at node 47)
	maximum = 0.310999 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9741 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.625 (8 samples)
Network latency average = 9.59107 (8 samples)
	minimum = 6 (8 samples)
	maximum = 66.125 (8 samples)
Flit latency average = 9.35821 (8 samples)
	minimum = 6 (8 samples)
	maximum = 65.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0253871 (8 samples)
	minimum = 0.0209117 (8 samples)
	maximum = 0.0464529 (8 samples)
Accepted packet rate average = 0.0253871 (8 samples)
	minimum = 0.0209117 (8 samples)
	maximum = 0.0464529 (8 samples)
Injected flit rate average = 0.0381333 (8 samples)
	minimum = 0.0229698 (8 samples)
	maximum = 0.0736931 (8 samples)
Accepted flit rate average = 0.0381333 (8 samples)
	minimum = 0.0295458 (8 samples)
	maximum = 0.0742215 (8 samples)
Injected packet size average = 1.50207 (8 samples)
Accepted packet size average = 1.50207 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 15 sec (1035 sec)
gpgpu_simulation_rate = 36434 (inst/sec)
gpgpu_simulation_rate = 2993 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 811518
gpu_sim_insn = 5111858
gpu_ipc =       6.2991
gpu_tot_sim_cycle = 4136805
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      10.3515
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14479
partiton_reqs_in_parallel = 17853396
partiton_reqs_in_parallel_total    = 28668287
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2458
partiton_reqs_in_parallel_util = 17853396
partiton_reqs_in_parallel_util_total    = 28668287
gpu_sim_cycle_parition_util = 811518
gpu_tot_sim_cycle_parition_util    = 1303113
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       5.7100 GB/Sec
L2_BW_total  =       2.9297 GB/Sec
gpu_total_sim_rate=25657

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868551
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1355, 976, 975, 1162, 975, 976, 1477, 1556, 1006, 976, 1425, 1381, 991, 976, 1277, 991, 995, 1218, 1040, 995, 1010, 1010, 995, 1154, 995, 1010, 1010, 1088, 1010, 995, 995, 1010, 1026, 840, 1290, 958, 1130, 840, 1249, 1036, 1249, 1052, 984, 855, 1078, 840, 855, 855, 1023, 796, 796, 796, 1405, 1045, 811, 811, 811, 796, 811, 796, 1004, 811, 1305, 982, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8775
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2681
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1208
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196245	W0_Idle:85081171	W0_Scoreboard:27991082	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 984 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4136537 
mrq_lat_table:11820 	295 	314 	3908 	534 	402 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106772 	15443 	40 	6 	917 	176 	2637 	1235 	92 	342 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	86562 	1172 	251 	319 	33969 	116 	31 	3 	5 	919 	175 	2635 	1235 	92 	342 	37 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95057 	10192 	3873 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	860 	105 	9 	5 	8 	6 	21 	24 	15 	18 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    202881    478896    403510    238182    196675    468563    198350    278201    431495    332834    513748    175456    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    219296    171169    167526    228811    246719    496733    213603    214517    231002    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    189180    275627    201991    210618    170769    466819    485654    747175 
dram[3]:    264056    248262    218749    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    221781    181522    293141    349571    164526    289887    446124    381675    170213    252585    237314 
dram[5]:    237690    203007    376647    458191    358050    336072    170686    387904    402845    288336    184045    220265    196814    265856    471366    200788 
dram[6]:    220529    307636    308929    184152    268224    329934    301590    233602    254644    387833    170641    251938    421221    363717    168081    289203 
dram[7]:    477618    183499    237688    211993    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    212657    236850    211781    184123    171335    267354    189494    217263    198246    579987    584718    248614    232716    250109    278163    186481 
dram[9]:    228998    210163    169963    184165    335491    471074    291452    240371    516484    496384    167636    503333    182814    496868    493711    239370 
dram[10]:    443420    239587    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.295455  2.289474  2.152174  2.733333  2.250000  2.148936  2.040816  2.358974  2.355556  2.211539  2.296296  2.622222  2.750000  2.944444  2.705882  2.800000 
dram[1]:  2.022727  2.000000  2.444444  2.289474  2.045455  2.324324  2.538461  2.181818  2.224490  2.276596  2.825000  3.066667  3.129032  2.823529  2.916667  3.000000 
dram[2]:  1.961538  2.484848  2.046512  2.162791  2.394737  2.250000  2.260870  2.093023  2.476191  2.220000  2.627907  2.512820  3.161290  2.764706  2.962963  2.968750 
dram[3]:  2.145833  2.352941  2.025641  2.048780  1.942308  2.166667  2.214286  2.289474  2.511628  2.411765  2.894737  2.404762  2.702703  2.871795  2.571429  2.771429 
dram[4]:  2.181818  2.400000  1.960000  2.023809  2.135135  2.238095  2.238095  2.212766  2.365854  2.365854  2.380000  2.581395  3.384615  3.233333  2.710526  2.875000 
dram[5]:  2.190476  2.040000  1.921569  2.781250  2.040000  2.710526  2.260870  2.243243  2.416667  2.214286  2.510638  2.525000  2.878788  2.488372  2.659091  2.789474 
dram[6]:  2.090909  2.195122  2.348837  2.200000  2.268293  2.355556  2.139535  2.072727  2.300000  2.574468  2.763158  2.200000  2.756098  3.357143  2.809524  2.882353 
dram[7]:  2.406250  2.487180  2.105263  2.333333  1.951613  2.243243  2.388889  2.333333  2.617647  2.441860  2.613636  2.466667  2.600000  3.333333  2.609756  2.685714 
dram[8]:  2.042553  2.088889  2.069767  2.645161  1.933333  2.040816  2.318182  2.065217  2.564103  2.320000  2.842105  3.272727  2.909091  2.564103  2.756757  3.121212 
dram[9]:  2.315789  2.111111  2.238095  2.042553  1.943396  2.285714  2.361111  2.388889  2.441860  2.380952  2.404762  3.088235  2.875000  2.942857  3.028571  2.837838 
dram[10]:  2.750000  2.139535  2.078947  2.200000  2.357143  2.476191  2.775000  2.170213  2.304348  2.203704  2.395349  2.488889  3.096774  2.685714  3.137931  3.464286 
average row locality = 17371/7170 = 2.422734
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4460
bank skew: 34/15 = 2.27
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:       9500      5295      2488      2687      2644      3120      3295      1560      5248      7741      6873      7214     16319     10302     11361     12093
dram[1]:       7540      6176      3082      4115      2893      4490      3963      3351      5479      7336      9859      7139     13128     10990      7299      8695
dram[2]:       7751      5641      7034      3826      5993      6884      5251      7923      4979      8345      6733      7786     11339     14970     15749     14433
dram[3]:       7815      6969      7189      3710      4992      5769      3322      1546      5835      9657      5530      9404     13193     12715     10925     14346
dram[4]:       5734      7429      7418      2243      3815      2957      5027      2320      5244      6811      7232     11211     13331     10162     13186     12199
dram[5]:       5065      6673      3002      4014      4825       924      4308      2944      6388      7226      6958      9553     10191     11804     10492      9007
dram[6]:       8319      7109      4611      9094      3609      5467      3153      4724      6669      4972      7885      8864     10426     12688     11430      9104
dram[7]:       8089      4819      4042      4614      5286      3616      5213      2729      9043      6009     12311     12903      9586     12948     13058     16074
dram[8]:       5679      5044      3388      2410      2887      6990      5438      1616      7407      6126     10772      6902     12110     10330     13526      8236
dram[9]:       6554      6104      4322      2488      2201      3347      1517      2193      7062     10676      6968      7912     13932     10722     10802     10501
dram[10]:       4554      7105      2731      7797      3632      3800      2926      3082      8082      7110      7589      7380     10478     10684      9146      9926
maximum mf latency per bank:
dram[0]:     230680     18205     60789     71506    125429     89944     89865     36350    123124    123128    123165    123184    123066    122724    123037    122924
dram[1]:     123142     74391    128582     90178     74394     90061    125295    122972    123104    123176    248804     10689    122957    123224     18301     60694
dram[2]:     122971     18175    213550     85670    123204    125356    125404    123213    123300    123198     72007    122863     71964    123087    148614    230279
dram[3]:     257915     74294    123173    123145    193082    123131    109345     29150    122997    171042     10645    123116    157904    208804    134900    148405
dram[4]:      74272    123049    240381     74307    123113    125238    125320    123096    109337    123129    151099    123044    123211     60906    134878    122984
dram[5]:      18169     74353     90219    125315    125349       441    123161    123114    123257    123233     76971    122913     36602    109156    148579    123226
dram[6]:     122566    123079    123202    213540     90006    125237     72239    125332    123041    109280     72013    123217    143804    124249    148596     66251
dram[7]:     122758     18197    122999     74402    125295    123200    219375     43290    123129    109312    137045    248157    109213    123041    148599    257910
dram[8]:     122577     49611     85642     90151     74245    125410    123214     36354    123226    123240    123108    123071    123056    109198    248288     19834
dram[9]:      85690    122868    123113     74327    123010    122956     32618     89942    123186    230458     71812     76980    123208    122738    148618    180433
dram[10]:      18175    122565     90106    258751    125349    125352    123124     89893    123128    125354     85985    123155     60882    122996     18338    123030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3920043 n_act=675 n_pre=659 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002634
n_activity=36548 dram_eff=0.283
bk0: 296a 3924575i bk1: 252a 3924849i bk2: 288a 3924699i bk3: 244a 3925133i bk4: 280a 3924684i bk5: 288a 3924519i bk6: 288a 3924396i bk7: 268a 3924523i bk8: 320a 3924567i bk9: 332a 3924118i bk10: 360a 3924105i bk11: 352a 3924209i bk12: 292a 3924829i bk13: 312a 3924686i bk14: 276a 3924939i bk15: 288a 3924768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00370937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3920361 n_act=626 n_pre=610 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002522
n_activity=34879 dram_eff=0.2839
bk0: 256a 3924761i bk1: 272a 3924657i bk2: 256a 3925009i bk3: 256a 3924947i bk4: 272a 3924732i bk5: 260a 3924873i bk6: 288a 3924618i bk7: 280a 3924446i bk8: 324a 3924440i bk9: 324a 3924337i bk10: 340a 3924565i bk11: 288a 3924875i bk12: 280a 3925019i bk13: 288a 3924867i bk14: 292a 3924908i bk15: 272a 3924928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00340146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3920226 n_act=640 n_pre=624 n_req=1542 n_rd=4688 n_write=370 bw_util=0.002576
n_activity=35105 dram_eff=0.2882
bk0: 304a 3924437i bk1: 248a 3925039i bk2: 268a 3924769i bk3: 292a 3924744i bk4: 268a 3924806i bk5: 300a 3924559i bk6: 300a 3924454i bk7: 272a 3924510i bk8: 324a 3924590i bk9: 336a 3924178i bk10: 344a 3924542i bk11: 308a 3924622i bk12: 292a 3924946i bk13: 284a 3924824i bk14: 256a 3925233i bk15: 292a 3924853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0033276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3920066 n_act=669 n_pre=653 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002628
n_activity=36274 dram_eff=0.2845
bk0: 304a 3924497i bk1: 244a 3924990i bk2: 256a 3924939i bk3: 264a 3924846i bk4: 300a 3924475i bk5: 308a 3924460i bk6: 276a 3924674i bk7: 252a 3924702i bk8: 316a 3924590i bk9: 372a 3924095i bk10: 328a 3924749i bk11: 316a 3924535i bk12: 300a 3924793i bk13: 320a 3924504i bk14: 308a 3924604i bk15: 296a 3924789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00327158
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3920281 n_act=640 n_pre=624 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002548
n_activity=34991 dram_eff=0.286
bk0: 288a 3924744i bk1: 256a 3924915i bk2: 300a 3924564i bk3: 272a 3924808i bk4: 236a 3924975i bk5: 292a 3924695i bk6: 272a 3924551i bk7: 288a 3924291i bk8: 292a 3924742i bk9: 300a 3924616i bk10: 368a 3924347i bk11: 340a 3924355i bk12: 260a 3925108i bk13: 280a 3924903i bk14: 304a 3924785i bk15: 272a 3924821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00328864
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3919964 n_act=681 n_pre=665 n_req=1626 n_rd=4816 n_write=422 bw_util=0.002668
n_activity=36653 dram_eff=0.2858
bk0: 268a 3924762i bk1: 296a 3924463i bk2: 292a 3924539i bk3: 264a 3925044i bk4: 304a 3924511i bk5: 276a 3924660i bk6: 300a 3924333i bk7: 256a 3924617i bk8: 352a 3924416i bk9: 292a 3924585i bk10: 360a 3924496i bk11: 316a 3924507i bk12: 280a 3924998i bk13: 316a 3924520i bk14: 336a 3924490i bk15: 308a 3924615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00369205
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3919917 n_act=677 n_pre=661 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002696
n_activity=37230 dram_eff=0.2843
bk0: 276a 3924675i bk1: 272a 3924707i bk2: 288a 3924646i bk3: 244a 3924990i bk4: 276a 3924853i bk5: 304a 3924466i bk6: 276a 3924652i bk7: 332a 3923977i bk8: 340a 3924360i bk9: 356a 3924279i bk10: 332a 3924731i bk11: 344a 3924184i bk12: 328a 3924650i bk13: 276a 3924950i bk14: 340a 3924585i bk15: 288a 3924753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0035586
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3920234 n_act=637 n_pre=621 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002575
n_activity=35386 dram_eff=0.2858
bk0: 232a 3925037i bk1: 284a 3924744i bk2: 244a 3924929i bk3: 268a 3924854i bk4: 352a 3924075i bk5: 252a 3924792i bk6: 264a 3924832i bk7: 284a 3924641i bk8: 276a 3924948i bk9: 316a 3924502i bk10: 356a 3924412i bk11: 340a 3924320i bk12: 300a 3924742i bk13: 288a 3924803i bk14: 312a 3924678i bk15: 296a 3924864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00345978
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3920172 n_act=652 n_pre=636 n_req=1578 n_rd=4680 n_write=408 bw_util=0.002592
n_activity=35747 dram_eff=0.2847
bk0: 292a 3924594i bk1: 284a 3924581i bk2: 268a 3924854i bk3: 248a 3925130i bk4: 268a 3924766i bk5: 284a 3924353i bk6: 296a 3924360i bk7: 288a 3924419i bk8: 304a 3924743i bk9: 348a 3924207i bk10: 324a 3924668i bk11: 316a 3924708i bk12: 284a 3925018i bk13: 292a 3924724i bk14: 292a 3924865i bk15: 292a 3924758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00345291
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3920276 n_act=639 n_pre=623 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002552
n_activity=35325 dram_eff=0.2837
bk0: 264a 3924857i bk1: 284a 3924631i bk2: 280a 3924792i bk3: 288a 3924653i bk4: 292a 3924434i bk5: 276a 3924657i bk6: 244a 3924816i bk7: 252a 3924701i bk8: 328a 3924544i bk9: 304a 3924487i bk10: 312a 3924714i bk11: 312a 3924689i bk12: 272a 3925004i bk13: 296a 3924763i bk14: 300a 3924852i bk15: 296a 3924734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00315621
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3926548 n_nop=3920218 n_act=635 n_pre=619 n_req=1581 n_rd=4660 n_write=416 bw_util=0.002585
n_activity=35681 dram_eff=0.2845
bk0: 248a 3925043i bk1: 276a 3924684i bk2: 252a 3925060i bk3: 268a 3924856i bk4: 280a 3924757i bk5: 288a 3924592i bk6: 328a 3924478i bk7: 288a 3924394i bk8: 328a 3924544i bk9: 356a 3924110i bk10: 312a 3924660i bk11: 336a 3924398i bk12: 280a 3924991i bk13: 272a 3924786i bk14: 268a 3925089i bk15: 280a 3924894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00315366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.90968
	minimum = 6
	maximum = 26
Network latency average = 6.90685
	minimum = 6
	maximum = 23
Slowest packet = 184881
Flit latency average = 6.39862
	minimum = 6
	maximum = 22
Slowest flit = 277879
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00120485
	minimum = 0.000857037 (at node 22)
	maximum = 0.00146516 (at node 40)
Accepted packet rate average = 0.00120485
	minimum = 0.000857037 (at node 22)
	maximum = 0.00146516 (at node 40)
Injected flit rate average = 0.00181554
	minimum = 0.00104434 (at node 22)
	maximum = 0.00264381 (at node 35)
Accepted flit rate average= 0.00181554
	minimum = 0.00151506 (at node 31)
	maximum = 0.00262102 (at node 7)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5225 (9 samples)
	minimum = 6 (9 samples)
	maximum = 85.2222 (9 samples)
Network latency average = 9.29282 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61.3333 (9 samples)
Flit latency average = 9.02936 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.4444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0227002 (9 samples)
	minimum = 0.0186834 (9 samples)
	maximum = 0.0414543 (9 samples)
Accepted packet rate average = 0.0227002 (9 samples)
	minimum = 0.0186834 (9 samples)
	maximum = 0.0414543 (9 samples)
Injected flit rate average = 0.034098 (9 samples)
	minimum = 0.0205337 (9 samples)
	maximum = 0.0657987 (9 samples)
Accepted flit rate average = 0.034098 (9 samples)
	minimum = 0.0264313 (9 samples)
	maximum = 0.0662659 (9 samples)
Injected packet size average = 1.5021 (9 samples)
Accepted packet size average = 1.5021 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 49 sec (1669 sec)
gpgpu_simulation_rate = 25657 (inst/sec)
gpgpu_simulation_rate = 2478 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7777
gpu_sim_insn = 4498644
gpu_ipc =     578.4550
gpu_tot_sim_cycle = 4366732
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      10.8366
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14499
partiton_reqs_in_parallel = 171094
partiton_reqs_in_parallel_total    = 46521683
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.6928
partiton_reqs_in_parallel_util = 171094
partiton_reqs_in_parallel_util_total    = 46521683
gpu_sim_cycle_parition_util = 7777
gpu_tot_sim_cycle_parition_util    = 2114631
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     288.8858 GB/Sec
L2_BW_total  =       3.2899 GB/Sec
gpu_total_sim_rate=27934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969711
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1505, 1126, 1125, 1297, 1125, 1111, 1597, 1691, 1141, 1111, 1575, 1531, 1126, 1126, 1412, 1141, 1109, 1302, 1154, 1109, 1094, 1124, 1109, 1298, 1094, 1139, 1139, 1202, 1124, 1094, 1094, 1139, 1191, 1005, 1440, 1093, 1280, 1005, 1429, 1141, 1384, 1202, 1149, 1005, 1228, 975, 1020, 975, 1122, 925, 910, 895, 1504, 1159, 940, 895, 895, 940, 925, 910, 1088, 910, 1419, 1111, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126815
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118766
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3163
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:381691	W0_Idle:85119312	W0_Scoreboard:28037343	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 863 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4366731 
mrq_lat_table:11820 	295 	314 	3908 	534 	402 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128461 	17152 	233 	118 	917 	176 	2637 	1235 	92 	342 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	90817 	2103 	1938 	5292 	43740 	1810 	193 	170 	68 	919 	175 	2635 	1235 	92 	342 	37 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102346 	11056 	3891 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	15532 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	874 	106 	9 	5 	8 	6 	21 	24 	15 	18 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    202881    478896    403510    238182    196675    468563    198350    278201    431495    332834    513748    175456    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    219296    171169    167526    228811    246719    496733    213603    214517    231002    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    189180    275627    201991    210618    170769    466819    485654    747175 
dram[3]:    264056    248262    218749    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    221781    181522    293141    349571    164526    289887    446124    381675    170213    252585    237314 
dram[5]:    237690    203007    376647    458191    358050    336072    170686    387904    402845    288336    184045    220265    196814    265856    471366    200788 
dram[6]:    220529    307636    308929    184152    268224    329934    301590    233602    254644    387833    170641    251938    421221    363717    168081    289203 
dram[7]:    477618    183499    237688    211993    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    212657    236850    211781    184123    171335    267354    189494    217263    198246    579987    584718    248614    232716    250109    278163    186481 
dram[9]:    228998    210163    169963    184165    335491    471074    291452    240371    516484    496384    167636    503333    182814    496868    493711    239370 
dram[10]:    443420    239587    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.295455  2.289474  2.152174  2.733333  2.250000  2.148936  2.040816  2.358974  2.355556  2.211539  2.296296  2.622222  2.750000  2.944444  2.705882  2.800000 
dram[1]:  2.022727  2.000000  2.444444  2.289474  2.045455  2.324324  2.538461  2.181818  2.224490  2.276596  2.825000  3.066667  3.129032  2.823529  2.916667  3.000000 
dram[2]:  1.961538  2.484848  2.046512  2.162791  2.394737  2.250000  2.260870  2.093023  2.476191  2.220000  2.627907  2.512820  3.161290  2.764706  2.962963  2.968750 
dram[3]:  2.145833  2.352941  2.025641  2.048780  1.942308  2.166667  2.214286  2.289474  2.511628  2.411765  2.894737  2.404762  2.702703  2.871795  2.571429  2.771429 
dram[4]:  2.181818  2.400000  1.960000  2.023809  2.135135  2.238095  2.238095  2.212766  2.365854  2.365854  2.380000  2.581395  3.384615  3.233333  2.710526  2.875000 
dram[5]:  2.190476  2.040000  1.921569  2.781250  2.040000  2.710526  2.260870  2.243243  2.416667  2.214286  2.510638  2.525000  2.878788  2.488372  2.659091  2.789474 
dram[6]:  2.090909  2.195122  2.348837  2.200000  2.268293  2.355556  2.139535  2.072727  2.300000  2.574468  2.763158  2.200000  2.756098  3.357143  2.809524  2.882353 
dram[7]:  2.406250  2.487180  2.105263  2.333333  1.951613  2.243243  2.388889  2.333333  2.617647  2.441860  2.613636  2.466667  2.600000  3.333333  2.609756  2.685714 
dram[8]:  2.042553  2.088889  2.069767  2.645161  1.933333  2.040816  2.318182  2.065217  2.564103  2.320000  2.842105  3.272727  2.909091  2.564103  2.756757  3.121212 
dram[9]:  2.315789  2.111111  2.238095  2.042553  1.943396  2.285714  2.361111  2.388889  2.441860  2.380952  2.404762  3.088235  2.875000  2.942857  3.028571  2.837838 
dram[10]:  2.750000  2.139535  2.078947  2.200000  2.357143  2.476191  2.775000  2.170213  2.304348  2.203704  2.395349  2.488889  3.096774  2.685714  3.137931  3.464286 
average row locality = 17371/7170 = 2.422734
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4460
bank skew: 34/15 = 2.27
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:       9621      5428      2586      2825      2835      3321      3520      1801      5520      7990      7129      7470     16559     10512     11610     12344
dram[1]:       7669      6321      3226      4255      3092      4685      4188      3577      5748      7656     10134      7520     13376     11239      7526      8927
dram[2]:       7874      5769      7145      3938      6198      7089      5454      8171      5265      8588      7000      8085     11574     15206     16015     14672
dram[3]:       7926      7114      7344      3878      5166      5940      3563      1775      6083      9894      5797      9736     13424     12923     11132     14586
dram[4]:       5865      7538      7533      2380      4057      3163      5233      2536      5602      7144      7488     11495     13591     10386     13405     12458
dram[5]:       5182      6796      3112      4163      5020      1102      4508      3198      6660      7560      7229      9913     10451     12002     10659      9222
dram[6]:       8450      7260      4708      9235      3812      5646      3381      4931      6917      5205      8234      9132     10625     12925     11609      9337
dram[7]:       8243      4954      4212      4740      5451      3843      5457      2948      9444      6317     12601     13197      9823     13185     13293     16322
dram[8]:       5838      5166      3547      2571      3110      7188      5675      1858      7817      6450     11147      7243     20993     10613     13793      8469
dram[9]:       6666      6247      4480      2616      2400      3559      1811      2480      7348     10995      7300      8199     14214     10969     11033     10729
dram[10]:       4702      7239      2890      7946      3840      4003      3116      3295      8371      7426      7882      7633     10702     10944      9397     10170
maximum mf latency per bank:
dram[0]:     230680     18205     60789     71506    125429     89944     89865     36350    123124    123128    123165    123184    123066    122724    123037    122924
dram[1]:     123142     74391    128582     90178     74394     90061    125295    122972    123104    123176    248804     10689    122957    123224     18301     60694
dram[2]:     122971     18175    213550     85670    123204    125356    125404    123213    123300    123198     72007    122863     71964    123087    148614    230279
dram[3]:     257915     74294    123173    123145    193082    123131    109345     29150    122997    171042     10645    123116    157904    208804    134900    148405
dram[4]:      74272    123049    240381     74307    123113    125238    125320    123096    109337    123129    151099    123044    123211     60906    134878    122984
dram[5]:      18169     74353     90219    125315    125349       441    123161    123114    123257    123233     76971    122913     36602    109156    148579    123226
dram[6]:     122566    123079    123202    213540     90006    125237     72239    125332    123041    109280     72013    123217    143804    124249    148596     66251
dram[7]:     122758     18197    122999     74402    125295    123200    219375     43290    123129    109312    137045    248157    109213    123041    148599    257910
dram[8]:     122577     49611     85642     90151     74245    125410    123214     36354    123226    123240    123108    123071    123056    109198    248288     19834
dram[9]:      85690    122868    123113     74327    123010    122956     32618     89942    123186    230458     71812     76980    123208    122738    148618    180433
dram[10]:      18175    122565     90106    258751    125349    125352    123124     89893    123128    125354     85985    123155     60882    122996     18338    123030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934482 n_act=675 n_pre=659 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002624
n_activity=36548 dram_eff=0.283
bk0: 296a 3939014i bk1: 252a 3939288i bk2: 288a 3939138i bk3: 244a 3939572i bk4: 280a 3939123i bk5: 288a 3938958i bk6: 288a 3938835i bk7: 268a 3938962i bk8: 320a 3939006i bk9: 332a 3938557i bk10: 360a 3938544i bk11: 352a 3938648i bk12: 292a 3939268i bk13: 312a 3939125i bk14: 276a 3939378i bk15: 288a 3939207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00369577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934800 n_act=626 n_pre=610 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002513
n_activity=34879 dram_eff=0.2839
bk0: 256a 3939200i bk1: 272a 3939096i bk2: 256a 3939448i bk3: 256a 3939386i bk4: 272a 3939171i bk5: 260a 3939312i bk6: 288a 3939057i bk7: 280a 3938885i bk8: 324a 3938879i bk9: 324a 3938776i bk10: 340a 3939004i bk11: 288a 3939314i bk12: 280a 3939458i bk13: 288a 3939306i bk14: 292a 3939347i bk15: 272a 3939367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.003389
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934665 n_act=640 n_pre=624 n_req=1542 n_rd=4688 n_write=370 bw_util=0.002567
n_activity=35105 dram_eff=0.2882
bk0: 304a 3938876i bk1: 248a 3939478i bk2: 268a 3939208i bk3: 292a 3939183i bk4: 268a 3939245i bk5: 300a 3938998i bk6: 300a 3938893i bk7: 272a 3938949i bk8: 324a 3939029i bk9: 336a 3938617i bk10: 344a 3938981i bk11: 308a 3939061i bk12: 292a 3939385i bk13: 284a 3939263i bk14: 256a 3939672i bk15: 292a 3939292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00331541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934505 n_act=669 n_pre=653 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002619
n_activity=36274 dram_eff=0.2845
bk0: 304a 3938936i bk1: 244a 3939429i bk2: 256a 3939378i bk3: 264a 3939285i bk4: 300a 3938914i bk5: 308a 3938899i bk6: 276a 3939113i bk7: 252a 3939141i bk8: 316a 3939029i bk9: 372a 3938534i bk10: 328a 3939188i bk11: 316a 3938974i bk12: 300a 3939232i bk13: 320a 3938943i bk14: 308a 3939043i bk15: 296a 3939228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00325959
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934720 n_act=640 n_pre=624 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002539
n_activity=34991 dram_eff=0.286
bk0: 288a 3939183i bk1: 256a 3939354i bk2: 300a 3939003i bk3: 272a 3939247i bk4: 236a 3939414i bk5: 292a 3939134i bk6: 272a 3938990i bk7: 288a 3938730i bk8: 292a 3939181i bk9: 300a 3939055i bk10: 368a 3938786i bk11: 340a 3938794i bk12: 260a 3939547i bk13: 280a 3939342i bk14: 304a 3939224i bk15: 272a 3939260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934403 n_act=681 n_pre=665 n_req=1626 n_rd=4816 n_write=422 bw_util=0.002658
n_activity=36653 dram_eff=0.2858
bk0: 268a 3939201i bk1: 296a 3938902i bk2: 292a 3938978i bk3: 264a 3939483i bk4: 304a 3938950i bk5: 276a 3939099i bk6: 300a 3938772i bk7: 256a 3939056i bk8: 352a 3938855i bk9: 292a 3939024i bk10: 360a 3938935i bk11: 316a 3938946i bk12: 280a 3939437i bk13: 316a 3938959i bk14: 336a 3938929i bk15: 308a 3939054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00367852
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934356 n_act=677 n_pre=661 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002686
n_activity=37230 dram_eff=0.2843
bk0: 276a 3939114i bk1: 272a 3939146i bk2: 288a 3939085i bk3: 244a 3939429i bk4: 276a 3939292i bk5: 304a 3938905i bk6: 276a 3939091i bk7: 332a 3938416i bk8: 340a 3938799i bk9: 356a 3938718i bk10: 332a 3939170i bk11: 344a 3938623i bk12: 328a 3939089i bk13: 276a 3939389i bk14: 340a 3939024i bk15: 288a 3939192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00354556
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934673 n_act=637 n_pre=621 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002566
n_activity=35386 dram_eff=0.2858
bk0: 232a 3939476i bk1: 284a 3939183i bk2: 244a 3939368i bk3: 268a 3939293i bk4: 352a 3938514i bk5: 252a 3939231i bk6: 264a 3939271i bk7: 284a 3939080i bk8: 276a 3939387i bk9: 316a 3938941i bk10: 356a 3938851i bk11: 340a 3938759i bk12: 300a 3939181i bk13: 288a 3939242i bk14: 312a 3939117i bk15: 296a 3939303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00344711
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934611 n_act=652 n_pre=636 n_req=1578 n_rd=4680 n_write=408 bw_util=0.002582
n_activity=35747 dram_eff=0.2847
bk0: 292a 3939033i bk1: 284a 3939020i bk2: 268a 3939293i bk3: 248a 3939569i bk4: 268a 3939205i bk5: 284a 3938792i bk6: 296a 3938799i bk7: 288a 3938858i bk8: 304a 3939182i bk9: 348a 3938646i bk10: 324a 3939107i bk11: 316a 3939147i bk12: 284a 3939457i bk13: 292a 3939163i bk14: 292a 3939304i bk15: 292a 3939197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00344025
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934715 n_act=639 n_pre=623 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002543
n_activity=35325 dram_eff=0.2837
bk0: 264a 3939296i bk1: 284a 3939070i bk2: 280a 3939231i bk3: 288a 3939092i bk4: 292a 3938873i bk5: 276a 3939096i bk6: 244a 3939255i bk7: 252a 3939140i bk8: 328a 3938983i bk9: 304a 3938926i bk10: 312a 3939153i bk11: 312a 3939128i bk12: 272a 3939443i bk13: 296a 3939202i bk14: 300a 3939291i bk15: 296a 3939173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00314464
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3940987 n_nop=3934657 n_act=635 n_pre=619 n_req=1581 n_rd=4660 n_write=416 bw_util=0.002576
n_activity=35681 dram_eff=0.2845
bk0: 248a 3939482i bk1: 276a 3939123i bk2: 252a 3939499i bk3: 268a 3939295i bk4: 280a 3939196i bk5: 288a 3939031i bk6: 328a 3938917i bk7: 288a 3938833i bk8: 328a 3938983i bk9: 356a 3938549i bk10: 312a 3939099i bk11: 336a 3938837i bk12: 280a 3939430i bk13: 272a 3939225i bk14: 268a 3939528i bk15: 280a 3939333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00314211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.0109
	minimum = 6
	maximum = 588
Network latency average = 35.7483
	minimum = 6
	maximum = 337
Slowest packet = 258450
Flit latency average = 40.5868
	minimum = 6
	maximum = 336
Slowest flit = 389144
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0609606
	minimum = 0.0475149 (at node 24)
	maximum = 0.307915 (at node 44)
Accepted packet rate average = 0.0609606
	minimum = 0.0475149 (at node 24)
	maximum = 0.307915 (at node 44)
Injected flit rate average = 0.0914409
	minimum = 0.0778628 (at node 24)
	maximum = 0.331769 (at node 44)
Accepted flit rate average= 0.0914409
	minimum = 0.0646821 (at node 24)
	maximum = 0.591976 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8713 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.5 (10 samples)
Network latency average = 11.9384 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88.9 (10 samples)
Flit latency average = 12.1851 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0265262 (10 samples)
	minimum = 0.0215666 (10 samples)
	maximum = 0.0681003 (10 samples)
Accepted packet rate average = 0.0265262 (10 samples)
	minimum = 0.0215666 (10 samples)
	maximum = 0.0681003 (10 samples)
Injected flit rate average = 0.0398323 (10 samples)
	minimum = 0.0262666 (10 samples)
	maximum = 0.0923958 (10 samples)
Accepted flit rate average = 0.0398323 (10 samples)
	minimum = 0.0302564 (10 samples)
	maximum = 0.118837 (10 samples)
Injected packet size average = 1.50162 (10 samples)
Accepted packet size average = 1.50162 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 14 sec (1694 sec)
gpgpu_simulation_rate = 27934 (inst/sec)
gpgpu_simulation_rate = 2577 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1067479
gpu_sim_insn = 5750033
gpu_ipc =       5.3866
gpu_tot_sim_cycle = 5661433
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       9.3741
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 745
gpu_stall_icnt2sh    = 21611
partiton_reqs_in_parallel = 23483992
partiton_reqs_in_parallel_total    = 46692777
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =      12.3956
partiton_reqs_in_parallel_util = 23483992
partiton_reqs_in_parallel_util_total    = 46692777
gpu_sim_cycle_parition_util = 1067479
gpu_tot_sim_cycle_parition_util    = 2122408
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      19.4192 GB/Sec
L2_BW_total  =       6.1991 GB/Sec
gpu_total_sim_rate=19641

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2130, 2207, 1657, 1918, 2322, 1470, 2663, 2455, 1817, 1445, 2225, 2348, 1658, 1725, 2274, 1828, 1732, 2124, 1570, 1369, 1406, 1421, 1836, 1832, 1603, 1646, 1592, 1829, 2118, 1707, 1721, 2148, 1731, 1294, 1792, 1958, 1918, 1438, 1915, 1662, 1933, 1439, 1241, 1230, 1870, 1407, 1283, 1408, 1738, 1109, 1649, 1442, 1741, 1541, 1374, 1798, 1210, 1032, 1303, 1522, 1429, 1173, 1904, 1607, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 157617
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3196
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414027	W0_Idle:109829169	W0_Scoreboard:62321349	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 358 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1408 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 5661395 
mrq_lat_table:23520 	522 	600 	7592 	1898 	1253 	827 	448 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336630 	24127 	267 	119 	941 	205 	2851 	1664 	674 	1398 	1228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	285347 	13534 	4007 	5415 	50718 	1856 	194 	170 	69 	944 	203 	2849 	1664 	674 	1398 	1228 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243098 	25678 	6638 	435 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	76043 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1371 	111 	12 	9 	13 	12 	29 	35 	21 	22 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    202881    478896    403510    238182    209016    468563    204840    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    219296    232398    211781    228811    246719    496733    238166    238141    231002    746041 
dram[2]:    428347    199037    260748    336633    184709    209206    266664    216360    204990    275627    224704    210618    170769    466819    485654    747175 
dram[3]:    264056    248262    222594    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    202941    306908    271712    301586    184663    238809    193954    293141    349571    164526    289887    446124    381675    238162    252585    237314 
dram[5]:    237690    203007    376647    458191    358050    336072    170686    387904    402845    288336    240220    220265    228873    265856    471366    203070 
dram[6]:    220529    307636    308929    184152    268224    329934    301590    233602    254644    387833    237668    251938    421221    363717    203105    289203 
dram[7]:    477618    202654    237688    217493    231476    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    212657    238463    211781    224693    237418    267354    189494    232403    199918    579987    584718    248614    237278    250109    278163    203140 
dram[9]:    238653    210163    169963    238506    335491    471074    291452    240371    516484    496384    224959    503333    182814    496868    493711    239370 
dram[10]:    443420    239587    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.375000  2.325581  2.181818  2.373494  2.236559  2.098039  2.040000  2.321839  2.274725  2.084906  2.117647  2.336735  2.530120  2.454545  2.414634  2.645570 
dram[1]:  2.113402  2.206186  2.240964  2.166667  2.302325  2.476744  2.292683  2.234043  2.027523  2.247525  2.541177  2.523256  2.513514  2.322581  2.887324  2.379310 
dram[2]:  2.142857  2.649351  2.080460  2.142857  2.383721  2.275510  2.333333  2.390805  2.308511  2.151786  2.370786  2.292929  2.432099  2.766234  2.524390  2.481482 
dram[3]:  2.192308  2.308642  2.153061  1.865385  2.145631  2.202247  2.355556  2.063830  2.277228  2.322917  2.421053  2.365591  2.469136  2.493671  2.378049  2.585366 
dram[4]:  2.282353  2.220779  2.111111  2.053191  2.294118  2.266667  2.229167  2.170213  2.373494  2.348837  2.123711  2.430233  2.805195  2.518518  2.500000  2.528090 
dram[5]:  2.250000  2.252874  2.129032  2.500000  2.287234  2.292135  2.120879  2.184783  2.310000  2.222222  2.413043  2.340425  2.366667  2.385417  2.409639  2.597701 
dram[6]:  2.210000  2.203883  2.314607  2.144330  2.107527  2.186047  2.375000  2.158416  2.233010  2.505495  2.357143  2.336735  2.360465  2.807692  2.382022  2.471264 
dram[7]:  2.226191  2.224719  2.065934  2.348837  2.037383  2.366667  2.280899  2.263736  2.273684  2.240000  2.382022  2.353535  2.318182  2.556818  2.567901  2.444444 
dram[8]:  2.094737  2.303371  2.116505  2.345679  2.165049  2.142857  2.370786  2.108911  2.445652  2.257426  2.505495  2.628205  2.380435  2.370786  2.318681  2.540540 
dram[9]:  2.329268  2.175824  2.098901  2.129412  2.056075  2.087379  2.687500  2.300000  2.292135  2.117647  2.358696  2.458823  2.528090  2.439560  2.511628  2.642857 
dram[10]:  2.552632  2.111111  2.228916  2.082474  2.380952  2.223529  2.465116  2.366667  2.125000  2.183673  2.285714  2.293478  2.698630  2.517647  2.578313  2.821918 
average row locality = 36739/15877 = 2.313976
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       143       147       152       155       149       152       153       157       157       166       157       158       146       156 
dram[1]:       153       164       141       147       149       161       138       155       159       164       158       159       137       156       155       149 
dram[2]:       161       156       138       157       153       167       157       158       153       173       157       167       144       159       156       153 
dram[3]:       173       140       163       147       168       144       160       141       166       165       170       160       148       145       142       158 
dram[4]:       148       129       146       150       142       157       158       148       142       148       152       153       160       150       160       168 
dram[5]:       150       151       148       157       162       151       143       153       169       160       162       155       156       169       151       170 
dram[6]:       170       170       157       158       142       138       171       164       166       166       170       166       152       161       152       159 
dram[7]:       141       148       140       154       163       158       153       156       161       166       158       169       152       167       156       147 
dram[8]:       151       157       165       144       168       156       156       159       169       165       163       150       159       155       156       140 
dram[9]:       147       149       146       134       163       163       160       153       146       156       161       154       164       164       161       161 
dram[10]:       147       144       140       152       148       139       160       161       162       159       152       156       146       156       157       150 
total reads: 27277
bank skew: 173/129 = 1.34
chip skew: 2562/2411 = 1.06
number of total write accesses:
dram[0]:        48        50        49        50        56        59        55        50        54        64        59        63        53        58        52        53 
dram[1]:        52        50        45        48        49        52        50        55        62        63        58        58        49        60        50        58 
dram[2]:        49        48        43        53        52        56        53        50        64        68        54        60        53        54        51        48 
dram[3]:        55        47        48        47        53        52        52        53        64        58        60        60        52        52        53        54 
dram[4]:        46        42        44        43        53        47        56        56        55        54        54        56        56        54        55        57 
dram[5]:        48        45        50        48        53        53        50        48        62        60        60        65        57        60        49        56 
dram[6]:        51        57        49        50        54        50        57        54        64        62        61        63        51        58        60        56 
dram[7]:        46        50        48        48        55        55        50        50        55        58        54        64        52        58        52        51 
dram[8]:        48        48        53        46        55        54        55        54        56        63        65        55        60        56        55        48 
dram[9]:        44        49        45        47        57        52        55        54        58        60        56        55        61        58        55        61 
dram[10]:        47        46        45        50        52        50        52        52        59        55        56        55        51        58        57        56 
total reads: 9462
bank skew: 68/42 = 1.62
chip skew: 897/828 = 1.08
average mf latency per bank:
dram[0]:      17240     16295      8371     12013      9349     12274     13697     11675     15230      9171     15624     15181     17939     16787     17816     15455
dram[1]:      12366     14780     13039     14068      9922     12966      6817     13446     14004     11410     13557     12521     14986     13310     13416     14368
dram[2]:      13939     15068     13504     15470     16640     18621     13163     17025     13469     13160     13167     15035     13645     18209     16506     17244
dram[3]:      16626     14025     15986     11602     17475     13042     12102     12990     10284     13391      9845     12903     12620     15799     16483     17132
dram[4]:      13290     13986     13733     14541     11364     12879     14066     12890     10172     10077     13742     16406     21468     14415     17786     19001
dram[5]:      15152     15079     14947      9843     12019     13972     14185     12373     13798     10470     11099     14157     12358     15035     13218     13638
dram[6]:      16820     13647     14353     14486     10757     13469     12962     12514     15687     13958     12114     13933     15817     17610     18577     16614
dram[7]:      13810     12419      8527     12568     10612      9017     12601     13814     13266     11775     17004     15689     16784     18465     17717     16930
dram[8]:      11514     15135     14394     11018     17410     15216     16326     13079     15588      8922     13829     11898     20867     17377     18719     13649
dram[9]:      19415     12623     11826     16080     12786     14740     11792     18685     12799     18727     14833     13558     16539     16639     16225     15070
dram[10]:      15838     12425     10944     12489     10279     15036     13665     14734     12761     14949     13097     14226     13096     16263     18190     17021
maximum mf latency per bank:
dram[0]:     230680    185311    185306    185400    261856    261738    261710    261811    261728    139377    185402    185208    185284    185329    185384    185274
dram[1]:     185248    185365    185399    185314    261742    185360    185065    261766    261725    185067    248804    185271    185152    185322    185269    185324
dram[2]:     185280    185475    213550    185250    261757    261717    185335    261712    185467    185284    185307    185394    185303    185245    185429    230279
dram[3]:     257915    185304    185102    185462    261822    185281    261794    261739    185283    185181    185299    185244    185280    208804    185274    185301
dram[4]:     185352    185216    240381    185197    185497    261788    261723    185347    185330    185273    185387    185343    185436    185295    185327    185412
dram[5]:     185282    185219    185427    185266    261720    261807    261818    261775    185411    185233    185205    185380    185201    185271    185287    185211
dram[6]:     185485    185414    185310    213540    261772    261861    261739    261870    185450    185224    185185    185193    185334    185321    185358    185306
dram[7]:     185299    185387    139241    185267    261750    185380    261751    185435    261738    261842    185361    248157    185279    185359    185310    257910
dram[8]:     185326    185405    185298    185343    261873    261806    261860    261797    261700    185226    185444    167114    185383    185415    248288    185260
dram[9]:     185234    185572    185392    185458    261819    261856    261829    261851    185377    261813    185424    185419    185456    185049    185342    185548
dram[10]:     185280    167153    185339    258751    261759    261752    261741    261751    261733    261722    185411    185246    167035    185310    185291    185087
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909332 n_act=1449 n_pre=1433 n_req=3313 n_rd=9760 n_write=1164 bw_util=0.003689
n_activity=65788 dram_eff=0.3321
bk0: 568a 5918433i bk1: 600a 5917915i bk2: 572a 5917662i bk3: 588a 5917850i bk4: 608a 5917929i bk5: 620a 5917271i bk6: 596a 5917604i bk7: 608a 5917641i bk8: 612a 5917746i bk9: 628a 5916973i bk10: 628a 5916991i bk11: 664a 5916806i bk12: 628a 5917388i bk13: 632a 5917512i bk14: 584a 5918459i bk15: 624a 5918092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00966329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909373 n_act=1421 n_pre=1405 n_req=3304 n_rd=9780 n_write=1159 bw_util=0.003694
n_activity=64983 dram_eff=0.3367
bk0: 612a 5917717i bk1: 656a 5917143i bk2: 564a 5917712i bk3: 588a 5917365i bk4: 596a 5918460i bk5: 644a 5917462i bk6: 552a 5918767i bk7: 620a 5917075i bk8: 636a 5916597i bk9: 656a 5917166i bk10: 632a 5918042i bk11: 636a 5917642i bk12: 548a 5918950i bk13: 624a 5917034i bk14: 620a 5918649i bk15: 596a 5917610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00947792
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909117 n_act=1436 n_pre=1420 n_req=3365 n_rd=10036 n_write=1129 bw_util=0.00377
n_activity=66408 dram_eff=0.3363
bk0: 644a 5917691i bk1: 624a 5917726i bk2: 552a 5918214i bk3: 628a 5917016i bk4: 612a 5917822i bk5: 668a 5917368i bk6: 628a 5917674i bk7: 632a 5917777i bk8: 612a 5917074i bk9: 692a 5916327i bk10: 628a 5917458i bk11: 668a 5917095i bk12: 576a 5917990i bk13: 636a 5918023i bk14: 624a 5918216i bk15: 612a 5918423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0111581
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909117 n_act=1472 n_pre=1456 n_req=3350 n_rd=9960 n_write=1133 bw_util=0.003746
n_activity=67390 dram_eff=0.3292
bk0: 692a 5916994i bk1: 560a 5918056i bk2: 652a 5917496i bk3: 588a 5917490i bk4: 672a 5917530i bk5: 576a 5918346i bk6: 640a 5917822i bk7: 564a 5917945i bk8: 664a 5917045i bk9: 660a 5916561i bk10: 680a 5916893i bk11: 640a 5916409i bk12: 592a 5918243i bk13: 580a 5917833i bk14: 568a 5918177i bk15: 632a 5917336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0100089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909674 n_act=1396 n_pre=1380 n_req=3239 n_rd=9644 n_write=1044 bw_util=0.003609
n_activity=64618 dram_eff=0.3308
bk0: 592a 5918028i bk1: 516a 5918592i bk2: 584a 5918221i bk3: 600a 5917869i bk4: 568a 5918168i bk5: 628a 5917741i bk6: 632a 5917434i bk7: 592a 5917283i bk8: 568a 5917883i bk9: 592a 5917965i bk10: 608a 5917844i bk11: 612a 5917780i bk12: 640a 5918119i bk13: 600a 5918147i bk14: 640a 5917985i bk15: 672a 5917350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00823938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909078 n_act=1457 n_pre=1441 n_req=3371 n_rd=10028 n_write=1134 bw_util=0.003769
n_activity=66341 dram_eff=0.3365
bk0: 600a 5918064i bk1: 604a 5917964i bk2: 592a 5917758i bk3: 628a 5917615i bk4: 648a 5917137i bk5: 604a 5917936i bk6: 572a 5917696i bk7: 612a 5917275i bk8: 676a 5916538i bk9: 640a 5917430i bk10: 648a 5917940i bk11: 620a 5916547i bk12: 624a 5916956i bk13: 676a 5917249i bk14: 604a 5918117i bk15: 680a 5917061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0116357
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5908686 n_act=1495 n_pre=1479 n_req=3459 n_rd=10248 n_write=1230 bw_util=0.003876
n_activity=68766 dram_eff=0.3338
bk0: 680a 5917065i bk1: 680a 5916427i bk2: 628a 5917062i bk3: 632a 5916774i bk4: 568a 5917762i bk5: 552a 5918231i bk6: 684a 5916891i bk7: 656a 5917433i bk8: 664a 5916479i bk9: 664a 5916740i bk10: 680a 5917130i bk11: 664a 5916500i bk12: 608a 5918417i bk13: 644a 5918092i bk14: 608a 5917754i bk15: 636a 5917463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0115976
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909195 n_act=1448 n_pre=1432 n_req=3335 n_rd=9956 n_write=1107 bw_util=0.003736
n_activity=65924 dram_eff=0.3356
bk0: 564a 5918096i bk1: 592a 5917702i bk2: 560a 5918314i bk3: 616a 5917849i bk4: 652a 5917677i bk5: 632a 5917602i bk6: 612a 5918130i bk7: 624a 5917366i bk8: 644a 5916931i bk9: 664a 5917088i bk10: 632a 5917795i bk11: 676a 5916627i bk12: 608a 5918043i bk13: 668a 5916449i bk14: 624a 5917807i bk15: 588a 5917726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0102164
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909009 n_act=1467 n_pre=1451 n_req=3384 n_rd=10052 n_write=1159 bw_util=0.003785
n_activity=67093 dram_eff=0.3342
bk0: 604a 5917907i bk1: 628a 5917888i bk2: 660a 5917291i bk3: 576a 5917891i bk4: 672a 5917488i bk5: 624a 5917319i bk6: 624a 5917698i bk7: 636a 5916710i bk8: 676a 5917575i bk9: 660a 5917247i bk10: 652a 5917422i bk11: 600a 5917764i bk12: 636a 5917648i bk13: 620a 5917444i bk14: 624a 5917125i bk15: 560a 5917741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0103476
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909195 n_act=1447 n_pre=1431 n_req=3349 n_rd=9928 n_write=1137 bw_util=0.003736
n_activity=65587 dram_eff=0.3374
bk0: 588a 5918357i bk1: 596a 5917419i bk2: 584a 5917721i bk3: 536a 5917773i bk4: 652a 5917539i bk5: 652a 5917292i bk6: 640a 5917891i bk7: 612a 5917481i bk8: 584a 5917693i bk9: 624a 5917096i bk10: 644a 5917646i bk11: 616a 5917673i bk12: 656a 5917466i bk13: 656a 5917158i bk14: 644a 5917981i bk15: 644a 5917593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.00991518
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5923138 n_nop=5909577 n_act=1390 n_pre=1374 n_req=3270 n_rd=9716 n_write=1081 bw_util=0.003646
n_activity=64554 dram_eff=0.3345
bk0: 588a 5918076i bk1: 576a 5918240i bk2: 560a 5918351i bk3: 608a 5917371i bk4: 592a 5918489i bk5: 556a 5917970i bk6: 640a 5918113i bk7: 644a 5917674i bk8: 648a 5917150i bk9: 636a 5917712i bk10: 608a 5917845i bk11: 624a 5917452i bk12: 584a 5918156i bk13: 624a 5918020i bk14: 628a 5918060i bk15: 600a 5918132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00855796

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1199, Miss_rate = 0.073, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1241, Miss_rate = 0.075, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1190, Miss_rate = 0.073, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1255, Miss_rate = 0.076, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1219, Miss_rate = 0.074, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1290, Miss_rate = 0.077, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1290, Miss_rate = 0.076, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1208, Miss_rate = 0.074, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1203, Miss_rate = 0.073, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1241, Miss_rate = 0.074, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1266, Miss_rate = 0.075, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1280, Miss_rate = 0.076, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1282, Miss_rate = 0.076, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1224, Miss_rate = 0.074, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1265, Miss_rate = 0.076, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1287, Miss_rate = 0.058, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1226, Miss_rate = 0.075, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1248, Miss_rate = 0.075, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1234, Miss_rate = 0.076, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1212, Miss_rate = 0.074, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1217, Miss_rate = 0.073, Pending_hits = 578, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27277
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 12807
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12606
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8404
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.80304
	minimum = 6
	maximum = 208
Network latency average = 8.48762
	minimum = 6
	maximum = 208
Slowest packet = 550799
Flit latency average = 7.94884
	minimum = 6
	maximum = 208
Slowest flit = 840414
Fragmentation average = 1.60034e-05
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00409758
	minimum = 0.00319351 (at node 9)
	maximum = 0.00488816 (at node 34)
Accepted packet rate average = 0.00409758
	minimum = 0.00319351 (at node 9)
	maximum = 0.00488816 (at node 34)
Injected flit rate average = 0.00636408
	minimum = 0.00407409 (at node 9)
	maximum = 0.00909714 (at node 34)
Accepted flit rate average= 0.00636408
	minimum = 0.00576874 (at node 28)
	maximum = 0.00780578 (at node 7)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (11 samples)
	minimum = 6 (11 samples)
	maximum = 142.091 (11 samples)
Network latency average = 11.6247 (11 samples)
	minimum = 6 (11 samples)
	maximum = 99.7273 (11 samples)
Flit latency average = 11.8 (11 samples)
	minimum = 6 (11 samples)
	maximum = 98.9091 (11 samples)
Fragmentation average = 1.45485e-06 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0909091 (11 samples)
Injected packet rate average = 0.0244873 (11 samples)
	minimum = 0.0198963 (11 samples)
	maximum = 0.0623538 (11 samples)
Accepted packet rate average = 0.0244873 (11 samples)
	minimum = 0.0198963 (11 samples)
	maximum = 0.0623538 (11 samples)
Injected flit rate average = 0.0367897 (11 samples)
	minimum = 0.0242491 (11 samples)
	maximum = 0.0848232 (11 samples)
Accepted flit rate average = 0.0367897 (11 samples)
	minimum = 0.0280302 (11 samples)
	maximum = 0.108743 (11 samples)
Injected packet size average = 1.5024 (11 samples)
Accepted packet size average = 1.5024 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 2 sec (2702 sec)
gpgpu_simulation_rate = 19641 (inst/sec)
gpgpu_simulation_rate = 2095 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14595
gpu_sim_insn = 4715414
gpu_ipc =     323.0842
gpu_tot_sim_cycle = 5898178
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       9.7973
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 885
gpu_stall_icnt2sh    = 21822
partiton_reqs_in_parallel = 320950
partiton_reqs_in_parallel_total    = 70176769
partiton_level_parallism =      21.9904
partiton_level_parallism_total  =      11.9525
partiton_reqs_in_parallel_util = 320950
partiton_reqs_in_parallel_util_total    = 70176769
gpu_sim_cycle_parition_util = 14595
gpu_tot_sim_cycle_parition_util    = 3189887
partiton_level_parallism_util =      21.9904
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     258.0761 GB/Sec
L2_BW_total  =       6.5889 GB/Sec
gpu_total_sim_rate=20997

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517581
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2310, 2387, 1837, 2098, 2502, 1635, 2828, 2635, 1997, 1625, 2405, 2528, 1838, 1905, 2454, 2008, 1912, 2304, 1750, 1549, 1586, 1601, 2001, 2012, 1783, 1811, 1772, 2009, 2283, 1887, 1901, 2328, 1875, 1438, 1936, 2102, 2062, 1582, 2044, 1806, 2062, 1583, 1385, 1359, 2014, 1551, 1427, 1537, 1882, 1253, 1793, 1586, 1885, 1685, 1518, 1942, 1354, 1176, 1447, 1666, 1573, 1317, 2033, 1736, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 452745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 444129
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3730
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:906881	W0_Idle:109905736	W0_Scoreboard:62379531	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 358 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1292 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 5898177 
mrq_lat_table:24171 	532 	649 	7800 	2030 	1382 	993 	479 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371813 	28586 	312 	171 	941 	205 	2851 	1664 	674 	1398 	1228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	289053 	14883 	5438 	13047 	72278 	5634 	399 	215 	101 	944 	203 	2849 	1664 	674 	1398 	1228 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250382 	26538 	6665 	435 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	107611 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1400 	112 	12 	9 	13 	12 	29 	35 	21 	22 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        19        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        20        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        18        16        16        87        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    202881    478896    403510    238182    209016    468563    204840    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    219296    232398    211781    228811    246719    496733    238166    238141    231002    746041 
dram[2]:    428347    199037    260748    336633    184709    209206    266664    216360    204990    275627    224704    210618    170769    466819    485654    747175 
dram[3]:    264056    248262    222594    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    202941    306908    271712    301586    184663    238809    193954    293141    349571    164526    289887    446124    381675    238162    252585    237314 
dram[5]:    237690    203007    376647    458191    358050    336072    170686    387904    402845    288336    240220    220265    228873    265856    471366    203070 
dram[6]:    220529    307636    308929    184152    268224    329934    301590    233602    254644    387833    237668    251938    421221    363717    203105    289203 
dram[7]:    477618    202654    237688    217493    231476    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    212657    238463    211781    224693    237418    267354    189494    232403    199918    579987    584718    248614    237278    250109    278163    203140 
dram[9]:    238653    210163    169963    238506    335491    471074    291452    240371    516484    496384    224959    503333    182814    496868    493711    239370 
dram[10]:    443420    239587    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.375000  2.360465  2.155555  2.357143  2.236559  2.098039  2.040000  2.321839  2.406593  2.194444  2.242718  2.565657  2.547619  2.595506  2.421687  2.650000 
dram[1]:  2.122449  2.193877  2.240964  2.166667  2.302325  2.476744  2.277108  2.234043  2.207207  2.475248  2.670455  2.758621  2.506494  2.440860  2.888889  2.448276 
dram[2]:  2.142857  2.641026  2.080460  2.131313  2.383721  2.262626  2.318681  2.390805  2.494737  2.362832  2.489130  2.520000  2.580247  2.961039  2.530120  2.481482 
dram[3]:  2.192308  2.308642  2.153061  1.875000  2.145631  2.202247  2.355556  2.052632  2.558824  2.422680  2.570000  2.595745  2.617284  2.575000  2.385542  2.621951 
dram[4]:  2.261364  2.220779  2.111111  2.053191  2.294118  2.266667  2.229167  2.157895  2.541177  2.494253  2.210000  2.655172  2.910256  2.597561  2.494253  2.566667 
dram[5]:  2.250000  2.261364  2.129032  2.464286  2.273684  2.277778  2.108696  2.172043  2.524752  2.330000  2.602150  2.621053  2.494505  2.463917  2.416667  2.602273 
dram[6]:  2.257426  2.211539  2.314607  2.144330  2.107527  2.172414  2.375000  2.158416  2.400000  2.659575  2.574257  2.524752  2.390805  2.937500  2.377778  2.500000 
dram[7]:  2.261905  2.211111  2.065934  2.348837  2.037383  2.366667  2.280899  2.263736  2.395833  2.386139  2.516854  2.600000  2.382022  2.727273  2.560976  2.451220 
dram[8]:  2.094737  2.355556  2.116505  2.329268  2.153846  2.142857  2.382022  2.108911  2.602150  2.398058  2.802198  2.797468  3.406250  2.456522  2.358696  2.540540 
dram[9]:  2.329268  2.239130  2.098901  2.129412  2.056075  2.076923  2.700000  2.285714  2.500000  2.271845  2.463158  2.593023  2.619565  2.531915  2.540230  2.647059 
dram[10]:  2.578947  2.111111  2.228916  2.082474  2.364706  2.223529  2.465116  2.366667  2.295238  2.343434  2.414894  2.483871  2.743243  2.593023  2.583333  2.810811 
average row locality = 38115/16022 = 2.378917
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       143       147       152       155       149       152       157       162       162       175       159       163       147       157 
dram[1]:       154       164       141       147       149       161       138       155       168       172       165       167       139       160       156       151 
dram[2]:       161       156       138       157       153       167       157       158       160       182       164       176       148       164       157       153 
dram[3]:       173       140       163       147       168       144       160       141       176       169       181       169       152       149       143       159 
dram[4]:       149       129       146       150       142       157       158       148       148       153       157       161       164       153       161       170 
dram[5]:       150       152       148       157       162       151       143       153       177       165       169       166       161       173       152       171 
dram[6]:       173       171       157       158       142       138       171       164       173       173       180       176       154       167       153       161 
dram[7]:       142       148       140       154       163       158       153       156       166       172       163       179       155       172       157       148 
dram[8]:       151       159       165       144       168       156       156       159       175       171       173       156       166       161       158       140 
dram[9]:       147       151       146       134       163       163       160       153       153       162       167       159       169       169       163       162 
dram[10]:       147       144       140       152       148       139       160       161       169       165       159       163       149       159       158       151 
total reads: 27721
bank skew: 182/129 = 1.41
chip skew: 2611/2446 = 1.07
number of total write accesses:
dram[0]:        48        52        51        51        56        59        55        50        62        75        69        79        55        68        54        55 
dram[1]:        54        51        45        48        49        52        51        55        77        78        70        73        54        67        52        62 
dram[2]:        49        50        43        54        52        57        54        50        77        85        65        76        61        64        53        48 
dram[3]:        55        47        48        48        53        52        52        54        85        66        76        75        60        57        55        56 
dram[4]:        50        42        44        43        53        47        56        57        68        64        64        70        63        60        56        61 
dram[5]:        48        47        50        50        54        54        51        49        78        68        73        83        66        66        51        58 
dram[6]:        55        59        49        50        54        51        57        54        79        77        80        79        54        68        61        59 
dram[7]:        48        51        48        48        55        55        50        50        64        69        61        81        57        68        53        53 
dram[8]:        48        53        53        47        56        54        56        54        67        76        82        65       161        65        59        48 
dram[9]:        44        55        45        47        57        53        56        55        72        72        67        64        72        69        58        63 
dram[10]:        49        46        45        50        53        50        52        52        72        67        68        68        54        64        59        57 
total reads: 10394
bank skew: 161/42 = 3.83
chip skew: 1044/898 = 1.16
average mf latency per bank:
dram[0]:      17370     16177      8407     12070      9498     12423     13868     11853     14602      8739     14818     13875     17781     15858     17736     15413
dram[1]:      12314     14831     13168     14189     10090     13120      6969     13619     12817     10547     12663     11528     14632     12829     13403     14140
dram[2]:      14058     15039     13631     15513     16799     18688     13264     17197     12523     12049     12339     13737     13043     17183     16469     17440
dram[3]:      16731     14161     16096     11669     17623     13203     12267     13111      9248     12900      9003     11828     12091     15301     16436     17076
dram[4]:      13082     14130     13854     14669     11526     13033     14233     12998      9484      9588     13018     15042     20601     13993     17789     18667
dram[5]:      15282     14983     15073      9877     12117     14059     14293     12489     12678     10078     10369     12700     11760     14562     13209     13624
dram[6]:      16419     13602     14471     14615     10919     13568     13117     12677     14496     12916     10953     12708     15619     16577     18583     16420
dram[7]:      13732     12492      8661     12690     10762      9166     12795     13991     12666     11135     16322     14262     16344     17478     17733     16864
dram[8]:      11687     14780     14539     11109     17499     15386     16458     13284     14721      8450     12598     11290     19684     16411     18400     13864
dram[9]:      19569     12267     11957     16227     12937     14831     11920     18791     11821     17499     13970     12930     15606     15683     16026     15028
dram[10]:      15813     12571     11083     12612     10401     15218     13850     14902     11905     13998     12219     13207     12895     15780     18106     17034
maximum mf latency per bank:
dram[0]:     230680    185311    185306    185400    261856    261738    261710    261811    261728    139377    185402    185208    185284    185329    185384    185274
dram[1]:     185248    185365    185399    185314    261742    185360    185065    261766    261725    185067    248804    185271    185152    185322    185269    185324
dram[2]:     185280    185475    213550    185250    261757    261717    185335    261712    185467    185284    185307    185394    185303    185245    185429    230279
dram[3]:     257915    185304    185102    185462    261822    185281    261794    261739    185283    185181    185299    185244    185280    208804    185274    185301
dram[4]:     185352    185216    240381    185197    185497    261788    261723    185347    185330    185273    185387    185343    185436    185295    185327    185412
dram[5]:     185282    185219    185427    185266    261720    261807    261818    261775    185411    185233    185205    185380    185201    185271    185287    185211
dram[6]:     185485    185414    185310    213540    261772    261861    261739    261870    185450    185224    185185    185193    185334    185321    185358    185306
dram[7]:     185299    185387    139241    185267    261750    185380    261751    185435    261738    261842    185361    248157    185279    185359    185310    257910
dram[8]:     185326    185405    185298    185343    261873    261806    261860    261797    261700    185226    185444    167114    185383    185415    248288    185260
dram[9]:     185234    185572    185392    185458    261819    261856    261829    261851    185377    261813    185424    185419    185456    185049    185342    185548
dram[10]:     185280    167153    185339    258751    261759    261752    261741    261751    261733    261722    185411    185246    167035    185310    185291    185087
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5936199 n_act=1460 n_pre=1444 n_req=3412 n_rd=9892 n_write=1242 bw_util=0.003742
n_activity=67051 dram_eff=0.3321
bk0: 568a 5945527i bk1: 604a 5944984i bk2: 572a 5944672i bk3: 588a 5944919i bk4: 608a 5945024i bk5: 620a 5944371i bk6: 596a 5944704i bk7: 608a 5944741i bk8: 628a 5944680i bk9: 648a 5943841i bk10: 648a 5943900i bk11: 700a 5943634i bk12: 636a 5944432i bk13: 652a 5944466i bk14: 588a 5945507i bk15: 628a 5945149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00993002
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5936184 n_act=1434 n_pre=1418 n_req=3425 n_rd=9948 n_write=1253 bw_util=0.003765
n_activity=66523 dram_eff=0.3368
bk0: 616a 5944765i bk1: 656a 5944211i bk2: 564a 5944807i bk3: 588a 5944460i bk4: 596a 5945560i bk5: 644a 5944564i bk6: 552a 5945842i bk7: 620a 5944180i bk8: 672a 5943301i bk9: 688a 5943938i bk10: 660a 5944914i bk11: 668a 5944489i bk12: 556a 5945896i bk13: 640a 5944045i bk14: 624a 5945681i bk15: 604a 5944655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0104251
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5935926 n_act=1447 n_pre=1431 n_req=3489 n_rd=10204 n_write=1229 bw_util=0.003843
n_activity=67929 dram_eff=0.3366
bk0: 644a 5944791i bk1: 624a 5944759i bk2: 552a 5945315i bk3: 628a 5944083i bk4: 612a 5944922i bk5: 668a 5944436i bk6: 628a 5944745i bk7: 632a 5944875i bk8: 640a 5943841i bk9: 728a 5943046i bk10: 656a 5944327i bk11: 704a 5943932i bk12: 592a 5944953i bk13: 656a 5944965i bk14: 628a 5945263i bk15: 612a 5945519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0120414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5935924 n_act=1483 n_pre=1467 n_req=3473 n_rd=10136 n_write=1227 bw_util=0.003819
n_activity=69065 dram_eff=0.3291
bk0: 692a 5944091i bk1: 560a 5945154i bk2: 652a 5944595i bk3: 588a 5944583i bk4: 672a 5944632i bk5: 576a 5945448i bk6: 640a 5944925i bk7: 564a 5945014i bk8: 704a 5943746i bk9: 676a 5943453i bk10: 724a 5943644i bk11: 676a 5943233i bk12: 608a 5945220i bk13: 596a 5944824i bk14: 572a 5945234i bk15: 636a 5944413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0110285
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5936518 n_act=1411 n_pre=1395 n_req=3344 n_rd=9784 n_write=1129 bw_util=0.003668
n_activity=66107 dram_eff=0.3302
bk0: 596a 5944977i bk1: 516a 5945680i bk2: 584a 5945312i bk3: 600a 5944964i bk4: 568a 5945267i bk5: 628a 5944842i bk6: 632a 5944537i bk7: 592a 5944355i bk8: 592a 5944675i bk9: 612a 5944807i bk10: 628a 5944715i bk11: 644a 5944636i bk12: 656a 5945102i bk13: 612a 5945158i bk14: 644a 5945046i bk15: 680a 5944391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00887897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5935872 n_act=1472 n_pre=1456 n_req=3496 n_rd=10200 n_write=1237 bw_util=0.003844
n_activity=67937 dram_eff=0.3367
bk0: 600a 5945163i bk1: 608a 5945015i bk2: 592a 5944859i bk3: 628a 5944635i bk4: 648a 5944203i bk5: 604a 5944998i bk6: 572a 5944763i bk7: 612a 5944340i bk8: 708a 5943306i bk9: 660a 5944297i bk10: 676a 5944804i bk11: 664a 5943316i bk12: 644a 5943923i bk13: 692a 5944228i bk14: 608a 5945156i bk15: 684a 5944098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0124718
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5935441 n_act=1514 n_pre=1498 n_req=3597 n_rd=10444 n_write=1340 bw_util=0.003961
n_activity=70743 dram_eff=0.3331
bk0: 692a 5944087i bk1: 684a 5943463i bk2: 628a 5944160i bk3: 632a 5943874i bk4: 568a 5944863i bk5: 552a 5945299i bk6: 684a 5943992i bk7: 656a 5944536i bk8: 692a 5943220i bk9: 692a 5943444i bk10: 720a 5943844i bk11: 704a 5943273i bk12: 616a 5945444i bk13: 668a 5944986i bk14: 612a 5944810i bk15: 644a 5944491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0126696
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5936064 n_act=1455 n_pre=1439 n_req=3437 n_rd=10104 n_write=1175 bw_util=0.003791
n_activity=67210 dram_eff=0.3356
bk0: 568a 5945163i bk1: 592a 5944771i bk2: 560a 5945410i bk3: 616a 5944947i bk4: 652a 5944775i bk5: 632a 5944702i bk6: 612a 5945230i bk7: 624a 5944468i bk8: 664a 5943792i bk9: 688a 5943933i bk10: 652a 5944797i bk11: 716a 5943453i bk12: 620a 5945069i bk13: 688a 5943396i bk14: 628a 5944867i bk15: 592a 5944774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0107413
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5935701 n_act=1482 n_pre=1466 n_req=3602 n_rd=10232 n_write=1356 bw_util=0.003895
n_activity=69053 dram_eff=0.3356
bk0: 604a 5945001i bk1: 636a 5944908i bk2: 660a 5944386i bk3: 576a 5944953i bk4: 672a 5944556i bk5: 624a 5944417i bk6: 624a 5944791i bk7: 636a 5943813i bk8: 700a 5944239i bk9: 684a 5943899i bk10: 692a 5944335i bk11: 624a 5944706i bk12: 664a 5944243i bk13: 644a 5944354i bk14: 632a 5944145i bk15: 560a 5944834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.011576
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5935998 n_act=1464 n_pre=1448 n_req=3470 n_rd=10084 n_write=1243 bw_util=0.003807
n_activity=67175 dram_eff=0.3372
bk0: 588a 5945448i bk1: 604a 5944410i bk2: 584a 5944819i bk3: 536a 5944872i bk4: 652a 5944640i bk5: 652a 5944363i bk6: 640a 5944986i bk7: 612a 5944556i bk8: 612a 5944475i bk9: 648a 5943911i bk10: 668a 5944491i bk11: 636a 5944627i bk12: 676a 5944365i bk13: 676a 5944018i bk14: 652a 5945007i bk15: 648a 5944623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0107849
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5950237 n_nop=5936437 n_act=1401 n_pre=1385 n_req=3370 n_rd=9856 n_write=1158 bw_util=0.003702
n_activity=65798 dram_eff=0.3348
bk0: 588a 5945152i bk1: 576a 5945339i bk2: 560a 5945450i bk3: 608a 5944470i bk4: 592a 5945559i bk5: 556a 5945068i bk6: 640a 5945212i bk7: 644a 5944774i bk8: 676a 5943942i bk9: 660a 5944527i bk10: 636a 5944660i bk11: 652a 5944320i bk12: 596a 5945169i bk13: 636a 5945021i bk14: 632a 5945094i bk15: 604a 5945182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00937324

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1211, Miss_rate = 0.068, Pending_hits = 619, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1262, Miss_rate = 0.070, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1210, Miss_rate = 0.068, Pending_hits = 581, Reservation_fails = 2
L2_cache_bank[3]: Access = 17995, Miss = 1277, Miss_rate = 0.071, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1238, Miss_rate = 0.069, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1313, Miss_rate = 0.072, Pending_hits = 593, Reservation_fails = 3
L2_cache_bank[6]: Access = 18466, Miss = 1316, Miss_rate = 0.071, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1225, Miss_rate = 0.069, Pending_hits = 616, Reservation_fails = 2
L2_cache_bank[9]: Access = 17963, Miss = 1221, Miss_rate = 0.068, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1262, Miss_rate = 0.070, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1288, Miss_rate = 0.070, Pending_hits = 619, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1303, Miss_rate = 0.071, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1308, Miss_rate = 0.071, Pending_hits = 606, Reservation_fails = 3
L2_cache_bank[14]: Access = 18022, Miss = 1239, Miss_rate = 0.069, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1287, Miss_rate = 0.071, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[16]: Access = 31380, Miss = 1312, Miss_rate = 0.042, Pending_hits = 689, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1246, Miss_rate = 0.070, Pending_hits = 580, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1268, Miss_rate = 0.070, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[19]: Access = 17630, Miss = 1253, Miss_rate = 0.071, Pending_hits = 585, Reservation_fails = 5
L2_cache_bank[20]: Access = 17795, Miss = 1230, Miss_rate = 0.069, Pending_hits = 581, Reservation_fails = 3
L2_cache_bank[21]: Access = 18074, Miss = 1234, Miss_rate = 0.068, Pending_hits = 593, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27721
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13235
L2_total_cache_reservation_fails = 20
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12606
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.8627
	minimum = 6
	maximum = 832
Network latency average = 43.6381
	minimum = 6
	maximum = 587
Slowest packet = 744380
Flit latency average = 52.2139
	minimum = 6
	maximum = 586
Slowest flit = 1141855
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0544594
	minimum = 0.0448129 (at node 1)
	maximum = 0.319618 (at node 44)
Accepted packet rate average = 0.0544594
	minimum = 0.0448129 (at node 1)
	maximum = 0.319618 (at node 44)
Injected flit rate average = 0.0816891
	minimum = 0.061772 (at node 46)
	maximum = 0.332328 (at node 44)
Accepted flit rate average= 0.0816891
	minimum = 0.0541318 (at node 1)
	maximum = 0.626525 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6983 (12 samples)
	minimum = 6 (12 samples)
	maximum = 199.583 (12 samples)
Network latency average = 14.2925 (12 samples)
	minimum = 6 (12 samples)
	maximum = 140.333 (12 samples)
Flit latency average = 15.1678 (12 samples)
	minimum = 6 (12 samples)
	maximum = 139.5 (12 samples)
Fragmentation average = 1.33361e-06 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0833333 (12 samples)
Injected packet rate average = 0.0269849 (12 samples)
	minimum = 0.0219727 (12 samples)
	maximum = 0.0837924 (12 samples)
Accepted packet rate average = 0.0269849 (12 samples)
	minimum = 0.0219727 (12 samples)
	maximum = 0.0837924 (12 samples)
Injected flit rate average = 0.0405313 (12 samples)
	minimum = 0.027376 (12 samples)
	maximum = 0.105449 (12 samples)
Accepted flit rate average = 0.0405313 (12 samples)
	minimum = 0.0302054 (12 samples)
	maximum = 0.151892 (12 samples)
Injected packet size average = 1.502 (12 samples)
Accepted packet size average = 1.502 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 52 sec (2752 sec)
gpgpu_simulation_rate = 20997 (inst/sec)
gpgpu_simulation_rate = 2143 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 814419
gpu_sim_insn = 8878634
gpu_ipc =      10.9018
gpu_tot_sim_cycle = 6939819
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       9.6061
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 380075
gpu_stall_icnt2sh    = 1446345
partiton_reqs_in_parallel = 17538028
partiton_reqs_in_parallel_total    = 70497719
partiton_level_parallism =      21.5344
partiton_level_parallism_total  =      12.6856
partiton_reqs_in_parallel_util = 17538028
partiton_reqs_in_parallel_util_total    = 70497719
gpu_sim_cycle_parition_util = 813886
gpu_tot_sim_cycle_parition_util    = 3204482
partiton_level_parallism_util =      21.5485
partiton_level_parallism_util_total  =      21.9083
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     100.4425 GB/Sec
L2_BW_total  =      17.3873 GB/Sec
gpu_total_sim_rate=17315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423322
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3455, 3867, 3168, 3562, 3652, 2760, 4066, 3846, 3080, 2771, 3578, 3754, 2929, 3060, 3661, 3252, 3090, 3663, 3051, 2950, 2799, 2800, 3223, 2816, 3139, 2989, 3031, 3326, 3527, 3089, 3070, 3702, 2953, 2561, 2883, 3130, 3091, 2669, 3176, 2730, 3033, 2557, 2236, 2374, 2532, 2660, 2363, 2454, 2882, 2234, 2490, 2578, 2808, 2697, 2510, 3002, 2220, 2199, 2397, 2614, 2642, 2426, 3029, 2784, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 2359323
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2342784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11653
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3270891	W0_Idle:126414439	W0_Scoreboard:87485366	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1631 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1451 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 6939781 
mrq_lat_table:54669 	1366 	1600 	14057 	6234 	4294 	4859 	6235 	7031 	2084 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1092303 	144063 	11125 	4702 	1709 	731 	4169 	2731 	1490 	4264 	5595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	520430 	78199 	291540 	145488 	129280 	77429 	6681 	2254 	1316 	1499 	738 	4128 	2715 	1490 	4264 	5595 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	423810 	181159 	250359 	17808 	217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	381317 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1830 	159 	20 	14 	17 	16 	35 	40 	24 	26 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        25        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        24        16        23        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        26        16        25        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        19        24        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        22        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        20        29        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        16        20        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        27        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        18        28        16        87        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        18        16        20        16        16        16        16 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    216878    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    221390    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    266664    226036    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220827    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    217848    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.361345  2.372385  2.369099  2.480000  2.155642  2.184932  2.117216  2.308642  2.274262  2.310757  2.286290  2.493450  2.539419  2.477612  2.209790  2.370107 
dram[1]:  2.270677  2.288538  2.237500  2.415929  2.415179  2.288210  2.372197  2.282701  2.282353  2.397436  2.477876  2.515022  2.404255  2.375000  2.337037  2.192440 
dram[2]:  2.271654  2.402542  2.465000  2.448276  2.234375  2.120690  2.389380  2.352697  2.403361  2.403292  2.434389  2.332090  2.406374  2.658537  2.267442  2.304660 
dram[3]:  2.355731  2.381395  2.351695  2.294372  2.122034  2.289062  2.234818  2.308642  2.432773  2.364444  2.439331  2.581498  2.329630  2.398438  2.184300  2.215328 
dram[4]:  2.152249  2.230469  2.421053  2.320833  2.189723  2.347458  2.215768  2.302905  2.390946  2.565022  2.246212  2.458150  2.585062  2.366795  2.185315  2.265233 
dram[5]:  2.366935  2.331915  2.311966  2.386956  2.253846  2.189394  2.217742  2.143885  2.457490  2.220884  2.419492  2.515284  2.419608  2.305970  2.320611  2.298969 
dram[6]:  2.426877  2.296703  2.386831  2.392071  2.273469  2.390909  2.265385  2.321033  2.423387  2.416327  2.522822  2.504425  2.383673  2.532258  2.288321  2.302491 
dram[7]:  2.355856  2.363265  2.443965  2.432432  2.197719  2.339844  2.202206  2.232365  2.235060  2.277992  2.467811  2.512712  2.450980  2.634146  2.259740  2.282946 
dram[8]:  2.407563  2.427419  2.139706  2.422727  2.307054  2.302041  2.372807  2.249057  2.356847  2.451883  2.493671  2.533019  2.667883  2.385827  2.181507  2.219331 
dram[9]:  2.232000  2.251938  2.307018  2.344828  2.253846  2.275472  2.366935  2.294821  2.362832  2.305556  2.388186  2.385593  2.230496  2.348659  2.289377  2.409266 
dram[10]:  2.432653  2.291188  2.361607  2.315353  2.576923  2.195122  2.383260  2.305221  2.286274  2.325490  2.434599  2.363208  2.382353  2.432540  2.428571  2.381818 
average row locality = 102475/43748 = 2.342393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       416       414       407       419       406       456       424       418       395       423       409       406       445       468       445       468 
dram[1]:       442       436       406       411       407       398       394       408       418       400       400       420       408       425       449       454 
dram[2]:       432       416       385       430       424       447       412       426       403       421       399       444       428       468       427       460 
dram[3]:       442       395       427       402       456       422       413       414       415       388       425       420       448       438       451       444 
dram[4]:       451       417       410       425       410       420       396       405       406       405       423       413       438       431       455       455 
dram[5]:       433       412       413       415       434       416       410       430       432       400       403       407       438       445       439       477 
dram[6]:       460       467       431       411       404       394       440       459       421       422       438       424       430       450       444       461 
dram[7]:       391       422       427       404       432       445       427       412       410       427       411       426       451       448       484       425 
dram[8]:       427       444       435       414       415       410       402       436       417       411       421       391       450       436       457       433 
dram[9]:       423       432       397       368       427       441       433       426       377       410       415       407       447       437       455       441 
dram[10]:       435       437       400       427       409       401       414       431       404       429       414       370       407       434       434       459 
total reads: 74719
bank skew: 484/368 = 1.32
chip skew: 6956/6676 = 1.04
number of total write accesses:
dram[0]:       146       153       145       139       148       182       154       143       144       157       158       165       167       196       187       198 
dram[1]:       162       143       131       135       134       126       135       133       164       161       160       166       157       164       182       184 
dram[2]:       145       151       108       138       148       168       128       141       169       163       139       181       176       186       158       183 
dram[3]:       154       117       128       128       170       164       139       147       164       144       158       166       181       176       189       163 
dram[4]:       171       154       142       132       144       134       138       150       175       167       170       145       185       182       170       177 
dram[5]:       154       136       128       134       152       162       140       166       175       153       168       169       179       173       169       192 
dram[6]:       154       160       149       132       153       132       149       170       180       170       170       142       154       178       183       186 
dram[7]:       132       157       140       136       146       154       172       126       151       163       164       167       174       200       212       164 
dram[8]:       146       158       147       119       141       154       139       160       151       175       170       146       281       170       180       164 
dram[9]:       135       149       129       108       159       162       154       150       157       171       151       156       182       176       170       183 
dram[10]:       161       161       129       131       127       139       127       143       179       164       163       131       160       179       178       196 
total reads: 27756
bank skew: 281/108 = 2.60
chip skew: 2601/2437 = 1.07
average mf latency per bank:
dram[0]:      17676     17384     17737     19581     19283     19091     19835     19628     17921     17521     19557     15117     17795     16294     15953     16327
dram[1]:      16906     20171     18402     20005     18489     19743     19604     18552     19513     16636     16737     15621     17917     16935     15558     16873
dram[2]:      17805     17516     19042     20551     20743     18784     19694     21381     18896     17292     16750     15855     16014     19201     18413     16973
dram[3]:      18627     18210     21879     19668     19308     20311     16081     22160     15068     16760     15561     17239     15687     17449     17504     18824
dram[4]:      15535     17511     17506     20068     19533     22355     19489     17611     17982     17799     16408     18622     16029     15775     17304     17924
dram[5]:      17229     17914     18778     17247     19417     18352     21433     17930     18276     15575     15190     16494     14804     17272     17670     16079
dram[6]:      18212     16990     17757     18180     19209     20632     18112     18773     19079     17388     15337     17568     16894     19097     17185     15817
dram[7]:      16852     16867     19071     17723     21408     17088     16550     21752     17253     16890     16521     17837     16627     17233     15296     17068
dram[8]:      16886     16861     18987     18850     24201     18559     19971     20774     18715     16676     18474     16555     18453     19127     17422     16243
dram[9]:      20517     18453     17100     20094     19064     19562     17779     23547     18032     19905     18315     17824     16619     17088     17304     16883
dram[10]:      17362     16698     19575     19735     20589     22905     20687     19232     15274     19208     16853     16271     14854     17377     16949     16377
maximum mf latency per bank:
dram[0]:     236975    237089    237166    237184    261856    261738    261710    261811    261728    260151    237117    237072    237166    236999    237092    237193
dram[1]:     237200    237150    237099    237118    261742    259886    260218    261766    261725    260017    248804    237083    237110    237207    237110    237139
dram[2]:     237042    237230    237150    237299    261757    261717    260203    261712    260222    260237    237172    237093    237175    237304    237150    237154
dram[3]:     257915    237068    237189    237162    261822    260328    261794    261739    260100    260187    236931    237015    237117    237243    236954    236919
dram[4]:     237001    237179    240381    237254    259932    261788    261723    260231    260137    260142    237126    237197    237093    237134    237169    237171
dram[5]:     237414    236987    237170    237048    261720    261807    261818    261775    260074    260180    237329    237231    236890    236939    237125    237078
dram[6]:     237204    237183    237220    236982    261772    261861    261739    261870    260195    260204    236959    236966    236907    237286    237047    237102
dram[7]:     237039    237041    237085    237133    261750    259948    261751    260466    261738    261842    237063    248157    237053    237086    237381    257910
dram[8]:     237027    237048    237446    237387    261873    261806    261860    261797    261700    260124    237177    237187    237087    237244    248288    237068
dram[9]:     237063    237306    237463    237300    261819    261856    261829    261851    237017    261813    237167    237101    237140    237138    237096    237050
dram[10]:     237102    237105    237338    258751    261759    261752    261741    261751    261733    261722    237208    237092    237057    237147    237041    237390
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7421410 n_act=4042 n_pre=4026 n_req=9401 n_rd=27276 n_write=5738 bw_util=0.008848
n_activity=159496 dram_eff=0.414
bk0: 1664a 7434893i bk1: 1656a 7435808i bk2: 1628a 7436278i bk3: 1676a 7435405i bk4: 1624a 7435556i bk5: 1824a 7433892i bk6: 1696a 7437273i bk7: 1672a 7440156i bk8: 1580a 7438354i bk9: 1692a 7435500i bk10: 1636a 7436300i bk11: 1624a 7436942i bk12: 1780a 7436565i bk13: 1872a 7434361i bk14: 1780a 7433984i bk15: 1872a 7431760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140484
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7422632 n_act=3890 n_pre=3874 n_req=9113 n_rd=26704 n_write=5392 bw_util=0.008602
n_activity=155560 dram_eff=0.4127
bk0: 1768a 7435055i bk1: 1744a 7435909i bk2: 1624a 7435374i bk3: 1644a 7437763i bk4: 1628a 7439255i bk5: 1592a 7438141i bk6: 1576a 7438588i bk7: 1632a 7439521i bk8: 1672a 7436373i bk9: 1600a 7438211i bk10: 1600a 7439898i bk11: 1680a 7436296i bk12: 1632a 7436800i bk13: 1700a 7435241i bk14: 1796a 7435994i bk15: 1816a 7432336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7421893 n_act=3939 n_pre=3923 n_req=9304 n_rd=27288 n_write=5449 bw_util=0.008774
n_activity=159344 dram_eff=0.4109
bk0: 1728a 7436253i bk1: 1664a 7436198i bk2: 1540a 7440310i bk3: 1720a 7435341i bk4: 1696a 7435975i bk5: 1788a 7434411i bk6: 1648a 7442573i bk7: 1704a 7439984i bk8: 1612a 7435959i bk9: 1684a 7436124i bk10: 1596a 7440122i bk11: 1776a 7434535i bk12: 1712a 7437686i bk13: 1872a 7436019i bk14: 1708a 7436001i bk15: 1840a 7434097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138017
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7421812 n_act=3998 n_pre=3982 n_req=9288 n_rd=27200 n_write=5500 bw_util=0.008764
n_activity=160694 dram_eff=0.407
bk0: 1768a 7435242i bk1: 1580a 7439602i bk2: 1708a 7436792i bk3: 1608a 7437072i bk4: 1824a 7434755i bk5: 1688a 7435940i bk6: 1652a 7439287i bk7: 1656a 7437583i bk8: 1660a 7436105i bk9: 1552a 7438162i bk10: 1700a 7438303i bk11: 1680a 7436907i bk12: 1792a 7435813i bk13: 1752a 7435914i bk14: 1804a 7433649i bk15: 1776a 7435501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134647
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7421830 n_act=4006 n_pre=3990 n_req=9296 n_rd=27040 n_write=5626 bw_util=0.008755
n_activity=161032 dram_eff=0.4057
bk0: 1804a 7434615i bk1: 1668a 7434611i bk2: 1640a 7437469i bk3: 1700a 7436694i bk4: 1640a 7436437i bk5: 1680a 7436987i bk6: 1584a 7440113i bk7: 1620a 7437889i bk8: 1624a 7436128i bk9: 1620a 7437155i bk10: 1692a 7436963i bk11: 1652a 7438081i bk12: 1752a 7437514i bk13: 1724a 7435520i bk14: 1820a 7434850i bk15: 1820a 7433649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139706
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7421605 n_act=4034 n_pre=4018 n_req=9354 n_rd=27216 n_write=5619 bw_util=0.0088
n_activity=159653 dram_eff=0.4113
bk0: 1732a 7436867i bk1: 1648a 7437132i bk2: 1652a 7438010i bk3: 1660a 7438452i bk4: 1736a 7437545i bk5: 1664a 7436300i bk6: 1640a 7440556i bk7: 1720a 7436684i bk8: 1728a 7434845i bk9: 1600a 7436880i bk10: 1612a 7438462i bk11: 1628a 7437127i bk12: 1752a 7436075i bk13: 1780a 7434532i bk14: 1756a 7434267i bk15: 1908a 7432525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129369
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7421002 n_act=4000 n_pre=3984 n_req=9518 n_rd=27824 n_write=5682 bw_util=0.00898
n_activity=161046 dram_eff=0.4161
bk0: 1840a 7436339i bk1: 1868a 7433577i bk2: 1724a 7435900i bk3: 1644a 7437192i bk4: 1616a 7435350i bk5: 1576a 7436536i bk6: 1760a 7437015i bk7: 1836a 7437262i bk8: 1684a 7435786i bk9: 1688a 7435267i bk10: 1752a 7437327i bk11: 1696a 7439068i bk12: 1720a 7437309i bk13: 1800a 7437328i bk14: 1776a 7433100i bk15: 1844a 7432964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138965
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7421440 n_act=3999 n_pre=3983 n_req=9400 n_rd=27368 n_write=5702 bw_util=0.008863
n_activity=159270 dram_eff=0.4153
bk0: 1564a 7437319i bk1: 1688a 7436014i bk2: 1708a 7437577i bk3: 1616a 7437960i bk4: 1728a 7435707i bk5: 1780a 7437159i bk6: 1708a 7438633i bk7: 1648a 7438507i bk8: 1640a 7436771i bk9: 1708a 7436947i bk10: 1644a 7436793i bk11: 1704a 7436508i bk12: 1804a 7436387i bk13: 1792a 7433912i bk14: 1936a 7432827i bk15: 1700a 7435086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135674
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7421752 n_act=3975 n_pre=3959 n_req=9400 n_rd=27196 n_write=5610 bw_util=0.008792
n_activity=159876 dram_eff=0.4104
bk0: 1708a 7437222i bk1: 1776a 7434191i bk2: 1740a 7437384i bk3: 1656a 7439351i bk4: 1660a 7438313i bk5: 1640a 7436876i bk6: 1608a 7440894i bk7: 1744a 7436874i bk8: 1668a 7437536i bk9: 1644a 7436513i bk10: 1684a 7437000i bk11: 1564a 7438055i bk12: 1800a 7435832i bk13: 1744a 7436653i bk14: 1828a 7433471i bk15: 1732a 7434180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132223
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7422106 n_act=3989 n_pre=3973 n_req=9228 n_rd=26944 n_write=5480 bw_util=0.00869
n_activity=158175 dram_eff=0.41
bk0: 1692a 7438314i bk1: 1728a 7436758i bk2: 1588a 7438162i bk3: 1472a 7439714i bk4: 1708a 7437122i bk5: 1764a 7437360i bk6: 1732a 7439767i bk7: 1704a 7439715i bk8: 1508a 7437902i bk9: 1640a 7435609i bk10: 1660a 7438209i bk11: 1628a 7436899i bk12: 1788a 7436497i bk13: 1748a 7434565i bk14: 1820a 7435217i bk15: 1764a 7433249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133242
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7462492 n_nop=7422496 n_act=3877 n_pre=3861 n_req=9173 n_rd=26820 n_write=5438 bw_util=0.008645
n_activity=157187 dram_eff=0.4104
bk0: 1740a 7436282i bk1: 1748a 7437230i bk2: 1600a 7438091i bk3: 1708a 7436646i bk4: 1636a 7440551i bk5: 1604a 7437112i bk6: 1656a 7440491i bk7: 1724a 7437714i bk8: 1616a 7435972i bk9: 1716a 7436431i bk10: 1656a 7438817i bk11: 1480a 7440172i bk12: 1628a 7438867i bk13: 1736a 7436231i bk14: 1736a 7436125i bk15: 1836a 7434055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3347, Miss_rate = 0.059, Pending_hits = 741, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3472, Miss_rate = 0.060, Pending_hits = 744, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3324, Miss_rate = 0.058, Pending_hits = 724, Reservation_fails = 2
L2_cache_bank[3]: Access = 57114, Miss = 3352, Miss_rate = 0.059, Pending_hits = 738, Reservation_fails = 0
L2_cache_bank[4]: Access = 56785, Miss = 3310, Miss_rate = 0.058, Pending_hits = 714, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3512, Miss_rate = 0.061, Pending_hits = 728, Reservation_fails = 3
L2_cache_bank[6]: Access = 57935, Miss = 3477, Miss_rate = 0.060, Pending_hits = 740, Reservation_fails = 0
L2_cache_bank[7]: Access = 57130, Miss = 3323, Miss_rate = 0.058, Pending_hits = 721, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3389, Miss_rate = 0.059, Pending_hits = 750, Reservation_fails = 3
L2_cache_bank[9]: Access = 57604, Miss = 3371, Miss_rate = 0.059, Pending_hits = 737, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3402, Miss_rate = 0.059, Pending_hits = 718, Reservation_fails = 0
L2_cache_bank[11]: Access = 57727, Miss = 3402, Miss_rate = 0.059, Pending_hits = 746, Reservation_fails = 0
L2_cache_bank[12]: Access = 57590, Miss = 3468, Miss_rate = 0.060, Pending_hits = 752, Reservation_fails = 0
L2_cache_bank[13]: Access = 58054, Miss = 3488, Miss_rate = 0.060, Pending_hits = 733, Reservation_fails = 5
L2_cache_bank[14]: Access = 57323, Miss = 3433, Miss_rate = 0.060, Pending_hits = 725, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3409, Miss_rate = 0.060, Pending_hits = 746, Reservation_fails = 0
L2_cache_bank[16]: Access = 70240, Miss = 3424, Miss_rate = 0.049, Pending_hits = 817, Reservation_fails = 2
L2_cache_bank[17]: Access = 56879, Miss = 3375, Miss_rate = 0.059, Pending_hits = 712, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3374, Miss_rate = 0.059, Pending_hits = 721, Reservation_fails = 0
L2_cache_bank[19]: Access = 56598, Miss = 3362, Miss_rate = 0.059, Pending_hits = 719, Reservation_fails = 5
L2_cache_bank[20]: Access = 56661, Miss = 3317, Miss_rate = 0.059, Pending_hits = 706, Reservation_fails = 4
L2_cache_bank[21]: Access = 57158, Miss = 3388, Miss_rate = 0.059, Pending_hits = 713, Reservation_fails = 1
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74719
L2_total_cache_miss_rate = 0.0587
L2_total_cache_pending_hits = 16145
L2_total_cache_reservation_fails = 29
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 382931
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.9811
	minimum = 6
	maximum = 1630
Network latency average = 28.0336
	minimum = 6
	maximum = 1455
Slowest packet = 1195136
Flit latency average = 24.2346
	minimum = 6
	maximum = 1455
Slowest flit = 1886854
Fragmentation average = 0.0390759
	minimum = 0
	maximum = 825
Injected packet rate average = 0.021194
	minimum = 0.0181633 (at node 7)
	maximum = 0.0243517 (at node 41)
Accepted packet rate average = 0.021194
	minimum = 0.0181633 (at node 7)
	maximum = 0.0243517 (at node 41)
Injected flit rate average = 0.035722
	minimum = 0.0238882 (at node 7)
	maximum = 0.0505349 (at node 37)
Accepted flit rate average= 0.035722
	minimum = 0.0313647 (at node 46)
	maximum = 0.0420724 (at node 15)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7969 (13 samples)
	minimum = 6 (13 samples)
	maximum = 309.615 (13 samples)
Network latency average = 15.3495 (13 samples)
	minimum = 6 (13 samples)
	maximum = 241.462 (13 samples)
Flit latency average = 15.8653 (13 samples)
	minimum = 6 (13 samples)
	maximum = 240.692 (13 samples)
Fragmentation average = 0.00300707 (13 samples)
	minimum = 0 (13 samples)
	maximum = 63.5385 (13 samples)
Injected packet rate average = 0.0265395 (13 samples)
	minimum = 0.0216796 (13 samples)
	maximum = 0.0792201 (13 samples)
Accepted packet rate average = 0.0265395 (13 samples)
	minimum = 0.0216796 (13 samples)
	maximum = 0.0792201 (13 samples)
Injected flit rate average = 0.0401614 (13 samples)
	minimum = 0.0271077 (13 samples)
	maximum = 0.101224 (13 samples)
Accepted flit rate average = 0.0401614 (13 samples)
	minimum = 0.0302945 (13 samples)
	maximum = 0.143444 (13 samples)
Injected packet size average = 1.51327 (13 samples)
Accepted packet size average = 1.51327 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 10 sec (3850 sec)
gpgpu_simulation_rate = 17315 (inst/sec)
gpgpu_simulation_rate = 1802 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15259
gpu_sim_insn = 5472444
gpu_ipc =     358.6371
gpu_tot_sim_cycle = 7177228
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      10.0508
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 380231
gpu_stall_icnt2sh    = 1446559
partiton_reqs_in_parallel = 335542
partiton_reqs_in_parallel_total    = 88035747
partiton_level_parallism =      21.9898
partiton_level_parallism_total  =      12.3127
partiton_reqs_in_parallel_util = 335542
partiton_reqs_in_parallel_util_total    = 88035747
gpu_sim_cycle_parition_util = 15259
gpu_tot_sim_cycle_parition_util    = 4018368
partiton_level_parallism_util =      21.9898
partiton_level_parallism_util_total  =      21.9086
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     253.7781 GB/Sec
L2_BW_total  =      17.3517 GB/Sec
gpu_total_sim_rate=18477

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3635, 4047, 3348, 3742, 3832, 2940, 4246, 4026, 3260, 2951, 3758, 3934, 3109, 3240, 3841, 3432, 3270, 3843, 3231, 3130, 2979, 2980, 3403, 2996, 3319, 3169, 3211, 3506, 3707, 3269, 3250, 3882, 3133, 2741, 3063, 3310, 3271, 2849, 3356, 2910, 3213, 2737, 2416, 2554, 2712, 2840, 2543, 2634, 3062, 2414, 2670, 2758, 2988, 2877, 2690, 3182, 2400, 2379, 2577, 2794, 2822, 2606, 3209, 2964, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2666018
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2649070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12062
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3785717	W0_Idle:126492225	W0_Scoreboard:87542572	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1631 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1412 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 7177227 
mrq_lat_table:58034 	1422 	1810 	14847 	6505 	4409 	5080 	6439 	7032 	2084 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1126630 	150492 	11210 	4716 	1709 	731 	4169 	2731 	1490 	4264 	5595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	524162 	79525 	292959 	153442 	151596 	81229 	6952 	2279 	1328 	1499 	738 	4128 	2715 	1490 	4264 	5595 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	431233 	181889 	250377 	17808 	217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	414001 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1860 	160 	20 	14 	17 	16 	35 	40 	24 	26 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        17        19        16        16        16        16        30        30        16        25        16        47        16        20 
dram[1]:        16        16        19        16        16        16        17        16        29        30        16        23        36        35        16        16 
dram[2]:        16        37        16        16        16        16        16        16        30        26        16        25        18        16        16        32 
dram[3]:        16        16        16        16        17        16        16        16        31        16        19        24        29        40        16        27 
dram[4]:        29        16        17        26        16        16        16        16        18        30        16        45        16        16        16        16 
dram[5]:        16        27        16        16        16        16        16        16        24        16        44        34        16        16        32        16 
dram[6]:        16        16        16        21        16        16        17        16        30        27        28        20        16        16        16        16 
dram[7]:        25        16        16        16        16        15        16        16        29        17        16        27        16        16        36        16 
dram[8]:        16        29        16        16        15        15        17        16        29        18        28        16        90        37        39        16 
dram[9]:        38        27        16        16        15        15        16        16        21        33        16        44        25        34        16        16 
dram[10]:        16        16        16        24        17        16        16        16        20        33        48        45        16        16        16        16 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    216878    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    221390    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    266664    226036    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220827    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    217848    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.495833  2.562500  2.440678  2.572687  2.155642  2.184932  2.109091  2.308642  2.384937  2.409449  2.449799  2.669565  2.723140  2.630996  2.358885  2.514085 
dram[1]:  2.423221  2.446640  2.325103  2.555066  2.415179  2.288210  2.372197  2.282701  2.381323  2.508475  2.669604  2.665254  2.554622  2.525896  2.487085  2.339041 
dram[2]:  2.443137  2.548117  2.527094  2.527897  2.234375  2.113014  2.383260  2.347107  2.516667  2.489879  2.626126  2.479554  2.574803  2.825911  2.424711  2.446809 
dram[3]:  2.513834  2.564815  2.430380  2.385593  2.114478  2.284047  2.233871  2.303279  2.541667  2.486726  2.586777  2.767544  2.468864  2.544402  2.326531  2.368231 
dram[4]:  2.284247  2.385214  2.493506  2.407408  2.189723  2.347458  2.219917  2.302905  2.500000  2.680000  2.396226  2.630435  2.768595  2.526923  2.327526  2.421429 
dram[5]:  2.526104  2.493671  2.412766  2.519480  2.253846  2.188679  2.217742  2.139785  2.568548  2.332000  2.588235  2.681035  2.582031  2.468401  2.456929  2.441781 
dram[6]:  2.598425  2.434307  2.469388  2.475982  2.268293  2.384615  2.269231  2.311355  2.532000  2.500000  2.676229  2.668122  2.532520  2.677291  2.436364  2.457447 
dram[7]:  2.500000  2.504032  2.515022  2.518018  2.193182  2.339844  2.202206  2.232365  2.330709  2.380769  2.622881  2.679325  2.597656  2.809717  2.385852  2.440155 
dram[8]:  2.575630  2.561753  2.212454  2.497758  2.307054  2.302041  2.372807  2.249057  2.460905  2.558333  2.645833  2.727700  3.123188  2.529183  2.315254  2.377778 
dram[9]:  2.395257  2.390805  2.353712  2.431373  2.253846  2.275472  2.356000  2.294821  2.493392  2.421260  2.545833  2.554622  2.362369  2.490566  2.445256  2.565385 
dram[10]:  2.569106  2.432331  2.457778  2.393443  2.554502  2.195122  2.377193  2.284585  2.406250  2.439689  2.619247  2.556075  2.556485  2.604743  2.600791  2.536232 
average row locality = 107708/44025 = 2.446519
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       430       430       415       427       406       456       424       418       405       433       425       422       461       484       461       484 
dram[1]:       456       450       415       422       407       398       394       408       428       410       416       436       424       441       465       470 
dram[2]:       446       430       391       437       424       447       412       426       413       431       415       460       444       484       443       476 
dram[3]:       456       410       435       412       456       422       413       414       425       398       441       436       464       454       467       460 
dram[4]:       466       431       418       434       410       420       396       405       416       415       439       429       454       447       471       471 
dram[5]:       448       427       421       425       434       416       410       430       442       410       419       423       454       461       455       493 
dram[6]:       476       481       439       419       404       394       440       459       431       432       454       440       446       466       460       477 
dram[7]:       405       437       434       411       432       445       427       412       420       437       427       442       467       464       500       441 
dram[8]:       441       458       443       423       415       410       402       436       427       421       437       407       467       452       473       449 
dram[9]:       439       446       402       376       427       441       433       426       388       421       431       423       463       453       471       457 
dram[10]:       448       453       407       435       409       401       414       431       415       440       430       386       423       450       450       475 
total reads: 76497
bank skew: 500/376 = 1.33
chip skew: 7118/6840 = 1.04
number of total write accesses:
dram[0]:       169       185       161       157       148       182       156       143       165       179       185       192       198       229       216       230 
dram[1]:       191       169       150       158       134       126       135       133       184       182       190       193       184       193       209       213 
dram[2]:       177       179       122       152       148       170       129       142       191       184       168       207       210       214       185       214 
dram[3]:       180       144       141       151       172       165       141       148       185       164       185       195       210       205       217       196 
dram[4]:       201       182       158       151       144       134       139       150       194       188       196       176       216       210       197       207 
dram[5]:       181       164       146       157       152       164       140       167       195       173       197       199       207       203       201       220 
dram[6]:       184       186       166       148       154       133       150       172       202       193       199       171       177       206       210       216 
dram[7]:       155       184       152       148       147       154       172       126       172       182       192       193       198       230       242       191 
dram[8]:       172       185       161       134       141       154       139       160       171       193       198       174       395       198       210       193 
dram[9]:       167       178       137       120       159       162       156       150       178       194       180       185       215       207       199       210 
dram[10]:       184       194       146       149       130       139       128       147       201       187       196       161       188       209       208       225 
total reads: 31211
bank skew: 395/120 = 3.29
chip skew: 2978/2744 = 1.09
average mf latency per bank:
dram[0]:      16633     16075     17043     18754     19344     19141     19829     19693     17031     16685     18260     14139     16588     15232     14954     15286
dram[1]:      15834     18918     17537     18879     18551     19807     19675     18620     18637     15847     15550     14633     16716     15797     14625     15820
dram[2]:      16541     16358     18350     19862     20800     18776     19725     21408     17974     16499     15544     14933     14851     18047     17218     15878
dram[3]:      17499     16882     21125     18561     19298     20333     16088     22187     14382     15952     14572     16090     14699     16318     16435     17478
dram[4]:      14529     16356     16821     19153     19593     22415     19522     17677     17207     16966     15402     17259     14965     14782     16248     16766
dram[5]:      16127     16666     17964     16316     19473     18345     21498     17961     17490     14857     14161     15356     13879     16135     16441     15144
dram[6]:      16989     16018     17067     17461     19232     20655     18144     18773     18192     16549     14357     16361     15901     17909     16144     14827
dram[7]:      15792     15774     18501     17172     21430     17143     16617     21823     16438     16181     15435     16741     15693     16154     14406     15973
dram[8]:      15845     15838     18350     18091     24272     18624     20056     20848     17875     16010     17293     15402     17891     17905     16320     15174
dram[9]:      18944     17230     16738     19340     19124     19620     17788     23617     17109     18892     17052     16591     15482     15934     16206     15855
dram[10]:      16420     15481     18778     18903     20541     22969     20723     19165     14541     18247     15618     14994     13852     16226     15825     15382
maximum mf latency per bank:
dram[0]:     236975    237089    237166    237184    261856    261738    261710    261811    261728    260151    237117    237072    237166    236999    237092    237193
dram[1]:     237200    237150    237099    237118    261742    259886    260218    261766    261725    260017    248804    237083    237110    237207    237110    237139
dram[2]:     237042    237230    237150    237299    261757    261717    260203    261712    260222    260237    237172    237093    237175    237304    237150    237154
dram[3]:     257915    237068    237189    237162    261822    260328    261794    261739    260100    260187    236931    237015    237117    237243    236954    236919
dram[4]:     237001    237179    240381    237254    259932    261788    261723    260231    260137    260142    237126    237197    237093    237134    237169    237171
dram[5]:     237414    236987    237170    237048    261720    261807    261818    261775    260074    260180    237329    237231    236890    236939    237125    237078
dram[6]:     237204    237183    237220    236982    261772    261861    261739    261870    260195    260204    236959    236966    236907    237286    237047    237102
dram[7]:     237039    237041    237085    237133    261750    259948    261751    260466    261738    261842    237063    248157    237053    237086    237381    257910
dram[8]:     237027    237048    237446    237387    261873    261806    261860    261797    261700    260124    237177    237187    237087    237244    248288    237068
dram[9]:     237063    237306    237463    237300    261819    261856    261829    261851    237017    261813    237167    237101    237140    237138    237096    237050
dram[10]:     237102    237105    237338    258751    261759    261752    261741    261751    261733    261722    237208    237092    237057    237147    237041    237390
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7448689 n_act=4067 n_pre=4051 n_req=9876 n_rd=27924 n_write=6093 bw_util=0.009082
n_activity=165304 dram_eff=0.4116
bk0: 1720a 7462850i bk1: 1720a 7463615i bk2: 1660a 7464305i bk3: 1708a 7463435i bk4: 1624a 7463884i bk5: 1824a 7462221i bk6: 1696a 7465545i bk7: 1672a 7468486i bk8: 1620a 7466222i bk9: 1732a 7463276i bk10: 1700a 7464080i bk11: 1688a 7464804i bk12: 1844a 7464394i bk13: 1936a 7462148i bk14: 1844a 7461807i bk15: 1936a 7459514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7449920 n_act=3911 n_pre=3895 n_req=9584 n_rd=27360 n_write=5738 bw_util=0.008837
n_activity=161002 dram_eff=0.4112
bk0: 1824a 7462899i bk1: 1800a 7463790i bk2: 1660a 7463300i bk3: 1688a 7465645i bk4: 1628a 7467583i bk5: 1592a 7466471i bk6: 1576a 7466921i bk7: 1632a 7467855i bk8: 1712a 7464215i bk9: 1640a 7466022i bk10: 1664a 7467608i bk11: 1744a 7464048i bk12: 1696a 7464654i bk13: 1764a 7463137i bk14: 1860a 7463865i bk15: 1880a 7460167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137301
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7449165 n_act=3967 n_pre=3951 n_req=9771 n_rd=27916 n_write=5825 bw_util=0.009009
n_activity=164911 dram_eff=0.4092
bk0: 1784a 7463991i bk1: 1720a 7463962i bk2: 1564a 7468356i bk3: 1748a 7463449i bk4: 1696a 7464308i bk5: 1788a 7462655i bk6: 1648a 7470871i bk7: 1704a 7468282i bk8: 1652a 7463809i bk9: 1724a 7463845i bk10: 1660a 7467889i bk11: 1840a 7462401i bk12: 1776a 7465494i bk13: 1936a 7463900i bk14: 1772a 7463867i bk15: 1904a 7461877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139068
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7449057 n_act=4027 n_pre=4011 n_req=9762 n_rd=27852 n_write=5877 bw_util=0.009005
n_activity=166355 dram_eff=0.4055
bk0: 1824a 7463237i bk1: 1640a 7467527i bk2: 1740a 7464918i bk3: 1648a 7464931i bk4: 1824a 7462995i bk5: 1688a 7464222i bk6: 1652a 7467549i bk7: 1656a 7465883i bk8: 1700a 7463905i bk9: 1592a 7466004i bk10: 1764a 7466147i bk11: 1744a 7464695i bk12: 1856a 7463580i bk13: 1816a 7463688i bk14: 1868a 7461482i bk15: 1840a 7463254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7449129 n_act=4027 n_pre=4011 n_req=9765 n_rd=27688 n_write=5969 bw_util=0.008986
n_activity=166695 dram_eff=0.4038
bk0: 1864a 7462467i bk1: 1724a 7462461i bk2: 1672a 7465503i bk3: 1736a 7464678i bk4: 1640a 7464764i bk5: 1680a 7465315i bk6: 1584a 7468429i bk7: 1620a 7466221i bk8: 1664a 7464047i bk9: 1660a 7464988i bk10: 1756a 7464799i bk11: 1716a 7465867i bk12: 1816a 7465302i bk13: 1788a 7463362i bk14: 1884a 7462726i bk15: 1884a 7461519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140547
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7448876 n_act=4056 n_pre=4040 n_req=9834 n_rd=27872 n_write=5980 bw_util=0.009038
n_activity=165413 dram_eff=0.4093
bk0: 1792a 7464752i bk1: 1708a 7464981i bk2: 1684a 7466052i bk3: 1700a 7466436i bk4: 1736a 7465876i bk5: 1664a 7464591i bk6: 1640a 7468888i bk7: 1720a 7464983i bk8: 1768a 7462755i bk9: 1640a 7464740i bk10: 1676a 7466220i bk11: 1692a 7464824i bk12: 1816a 7463928i bk13: 1844a 7462369i bk14: 1820a 7461983i bk15: 1972a 7460392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130312
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7448263 n_act=4029 n_pre=4013 n_req=9985 n_rd=28472 n_write=6047 bw_util=0.009216
n_activity=166739 dram_eff=0.414
bk0: 1904a 7464183i bk1: 1924a 7461508i bk2: 1756a 7463984i bk3: 1676a 7465225i bk4: 1616a 7463649i bk5: 1576a 7464832i bk6: 1760a 7465342i bk7: 1836a 7465521i bk8: 1724a 7463613i bk9: 1728a 7462980i bk10: 1816a 7465054i bk11: 1760a 7466845i bk12: 1784a 7465187i bk13: 1864a 7465146i bk14: 1840a 7460965i bk15: 1908a 7460761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7448778 n_act=4020 n_pre=4004 n_req=9839 n_rd=28004 n_write=6018 bw_util=0.009084
n_activity=164796 dram_eff=0.4129
bk0: 1620a 7465273i bk1: 1748a 7463860i bk2: 1736a 7465709i bk3: 1644a 7466110i bk4: 1728a 7464001i bk5: 1780a 7465488i bk6: 1708a 7466962i bk7: 1648a 7466841i bk8: 1680a 7464576i bk9: 1748a 7464815i bk10: 1708a 7464637i bk11: 1768a 7464381i bk12: 1868a 7464337i bk13: 1856a 7461797i bk14: 2000a 7460682i bk15: 1764a 7462980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136817
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7448974 n_act=3998 n_pre=3982 n_req=9939 n_rd=27844 n_write=6026 bw_util=0.009043
n_activity=165910 dram_eff=0.4083
bk0: 1764a 7465263i bk1: 1832a 7462084i bk2: 1772a 7465502i bk3: 1692a 7467396i bk4: 1660a 7466640i bk5: 1640a 7465207i bk6: 1608a 7469228i bk7: 1744a 7465212i bk8: 1708a 7465211i bk9: 1684a 7464198i bk10: 1748a 7464920i bk11: 1628a 7465936i bk12: 1868a 7463571i bk13: 1808a 7464518i bk14: 1892a 7461431i bk15: 1796a 7462097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134016
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7449386 n_act=4018 n_pre=4002 n_req=9694 n_rd=27588 n_write=5830 bw_util=0.008922
n_activity=163707 dram_eff=0.4083
bk0: 1756a 7466106i bk1: 1784a 7464553i bk2: 1608a 7466354i bk3: 1504a 7467823i bk4: 1708a 7465452i bk5: 1764a 7465693i bk6: 1732a 7468020i bk7: 1704a 7468045i bk8: 1552a 7465732i bk9: 1684a 7463376i bk10: 1724a 7465938i bk11: 1692a 7464626i bk12: 1852a 7464278i bk13: 1812a 7462361i bk14: 1884a 7463065i bk15: 1828a 7461139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134846
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7490824 n_nop=7449735 n_act=3906 n_pre=3890 n_req=9659 n_rd=27468 n_write=5825 bw_util=0.008889
n_activity=162868 dram_eff=0.4088
bk0: 1792a 7464248i bk1: 1812a 7464932i bk2: 1628a 7466135i bk3: 1740a 7464620i bk4: 1636a 7468777i bk5: 1604a 7465443i bk6: 1656a 7468793i bk7: 1724a 7465885i bk8: 1660a 7463823i bk9: 1760a 7464187i bk10: 1720a 7466627i bk11: 1544a 7468001i bk12: 1692a 7466758i bk13: 1800a 7464086i bk14: 1800a 7463953i bk15: 1900a 7461845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3427, Miss_rate = 0.059, Pending_hits = 804, Reservation_fails = 2
L2_cache_bank[1]: Access = 59051, Miss = 3554, Miss_rate = 0.060, Pending_hits = 818, Reservation_fails = 1
L2_cache_bank[2]: Access = 58449, Miss = 3405, Miss_rate = 0.058, Pending_hits = 789, Reservation_fails = 5
L2_cache_bank[3]: Access = 58602, Miss = 3435, Miss_rate = 0.059, Pending_hits = 803, Reservation_fails = 1
L2_cache_bank[4]: Access = 58273, Miss = 3388, Miss_rate = 0.058, Pending_hits = 784, Reservation_fails = 2
L2_cache_bank[5]: Access = 59175, Miss = 3591, Miss_rate = 0.061, Pending_hits = 789, Reservation_fails = 6
L2_cache_bank[6]: Access = 59423, Miss = 3557, Miss_rate = 0.060, Pending_hits = 798, Reservation_fails = 3
L2_cache_bank[7]: Access = 58618, Miss = 3406, Miss_rate = 0.058, Pending_hits = 789, Reservation_fails = 10
L2_cache_bank[8]: Access = 58906, Miss = 3470, Miss_rate = 0.059, Pending_hits = 813, Reservation_fails = 3
L2_cache_bank[9]: Access = 59092, Miss = 3452, Miss_rate = 0.058, Pending_hits = 807, Reservation_fails = 5
L2_cache_bank[10]: Access = 59066, Miss = 3483, Miss_rate = 0.059, Pending_hits = 785, Reservation_fails = 1
L2_cache_bank[11]: Access = 59215, Miss = 3485, Miss_rate = 0.059, Pending_hits = 816, Reservation_fails = 3
L2_cache_bank[12]: Access = 59078, Miss = 3550, Miss_rate = 0.060, Pending_hits = 810, Reservation_fails = 2
L2_cache_bank[13]: Access = 59542, Miss = 3568, Miss_rate = 0.060, Pending_hits = 798, Reservation_fails = 7
L2_cache_bank[14]: Access = 58810, Miss = 3512, Miss_rate = 0.060, Pending_hits = 776, Reservation_fails = 3
L2_cache_bank[15]: Access = 58698, Miss = 3489, Miss_rate = 0.059, Pending_hits = 804, Reservation_fails = 4
L2_cache_bank[16]: Access = 79893, Miss = 3505, Miss_rate = 0.044, Pending_hits = 961, Reservation_fails = 3
L2_cache_bank[17]: Access = 58355, Miss = 3456, Miss_rate = 0.059, Pending_hits = 770, Reservation_fails = 4
L2_cache_bank[18]: Access = 58348, Miss = 3454, Miss_rate = 0.059, Pending_hits = 787, Reservation_fails = 6
L2_cache_bank[19]: Access = 58074, Miss = 3443, Miss_rate = 0.059, Pending_hits = 782, Reservation_fails = 9
L2_cache_bank[20]: Access = 58145, Miss = 3396, Miss_rate = 0.058, Pending_hits = 775, Reservation_fails = 6
L2_cache_bank[21]: Access = 58642, Miss = 3471, Miss_rate = 0.059, Pending_hits = 785, Reservation_fails = 4
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76497
L2_total_cache_miss_rate = 0.0582
L2_total_cache_pending_hits = 17643
L2_total_cache_reservation_fails = 90
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.1887
	minimum = 6
	maximum = 873
Network latency average = 43.7546
	minimum = 6
	maximum = 627
Slowest packet = 2549648
Flit latency average = 52.3813
	minimum = 6
	maximum = 626
Slowest flit = 4169363
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0535522
	minimum = 0.0419452 (at node 5)
	maximum = 0.316326 (at node 44)
Accepted packet rate average = 0.0535522
	minimum = 0.0419452 (at node 5)
	maximum = 0.316326 (at node 44)
Injected flit rate average = 0.0803284
	minimum = 0.0604273 (at node 45)
	maximum = 0.328483 (at node 44)
Accepted flit rate average= 0.0803284
	minimum = 0.0503343 (at node 5)
	maximum = 0.620494 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.9678 (14 samples)
	minimum = 6 (14 samples)
	maximum = 349.857 (14 samples)
Network latency average = 17.3784 (14 samples)
	minimum = 6 (14 samples)
	maximum = 269 (14 samples)
Flit latency average = 18.4736 (14 samples)
	minimum = 6 (14 samples)
	maximum = 268.214 (14 samples)
Fragmentation average = 0.00279228 (14 samples)
	minimum = 0 (14 samples)
	maximum = 59 (14 samples)
Injected packet rate average = 0.028469 (14 samples)
	minimum = 0.0231272 (14 samples)
	maximum = 0.0961562 (14 samples)
Accepted packet rate average = 0.028469 (14 samples)
	minimum = 0.0231272 (14 samples)
	maximum = 0.0961562 (14 samples)
Injected flit rate average = 0.0430304 (14 samples)
	minimum = 0.0294877 (14 samples)
	maximum = 0.117457 (14 samples)
Accepted flit rate average = 0.0430304 (14 samples)
	minimum = 0.031726 (14 samples)
	maximum = 0.177519 (14 samples)
Injected packet size average = 1.51149 (14 samples)
Accepted packet size average = 1.51149 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 4 sec (3904 sec)
gpgpu_simulation_rate = 18477 (inst/sec)
gpgpu_simulation_rate = 1838 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 906750
gpu_sim_insn = 17757560
gpu_ipc =      19.5837
gpu_tot_sim_cycle = 8311200
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      10.8161
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1996727
gpu_stall_icnt2sh    = 7169608
partiton_reqs_in_parallel = 18332004
partiton_reqs_in_parallel_total    = 88371289
partiton_level_parallism =      20.2173
partiton_level_parallism_total  =      12.8385
partiton_reqs_in_parallel_util = 18332004
partiton_reqs_in_parallel_util_total    = 88371289
gpu_sim_cycle_parition_util = 905250
gpu_tot_sim_cycle_parition_util    = 4033627
partiton_level_parallism_util =      20.2508
partiton_level_parallism_util_total  =      21.6048
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     205.9732 GB/Sec
L2_BW_total  =      37.4559 GB/Sec
gpu_total_sim_rate=16238

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619479
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5420, 5788, 5041, 5367, 5533, 4633, 5891, 5648, 5120, 4659, 5520, 5711, 4870, 4953, 5538, 5043, 4608, 5371, 4635, 4557, 4347, 4437, 4789, 4399, 4746, 4644, 4626, 4982, 5049, 4745, 4731, 5364, 4300, 3903, 4137, 4457, 4413, 4047, 4519, 4060, 4254, 3908, 3643, 3677, 3771, 3974, 3794, 3672, 4232, 3583, 3814, 4031, 4054, 3992, 3874, 4328, 3479, 3525, 3708, 3964, 3891, 3716, 4425, 4099, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8957432
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8905824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 46722
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11688333	W0_Idle:141969363	W0_Scoreboard:112999063	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1723 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1575 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 8311162 
mrq_lat_table:114607 	2871 	3290 	25009 	12930 	8021 	10383 	15236 	17063 	5737 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2587439 	601851 	22648 	11226 	3804 	3330 	10080 	10612 	7917 	13783 	11487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	730082 	207501 	1058326 	557501 	307301 	328183 	28274 	3917 	3380 	3025 	3174 	10082 	10489 	7836 	13783 	11487 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	620804 	544624 	941388 	125056 	14360 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	1019418 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2276 	367 	124 	64 	33 	22 	37 	45 	32 	33 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        48        17        19        16        16        16        16        30        30        43        43        47        47        45        27 
dram[1]:        43        41        19        34        16        16        17        16        29        30        46        23        36        35        43        45 
dram[2]:        46        37        16        21        16        16        16        16        30        26        45        42        31        44        43        32 
dram[3]:        41        42        21        20        17        16        16        16        31        30        36        45        29        40        44        27 
dram[4]:        29        42        17        26        16        16        16        16        29        30        42        45        47        44        43        46 
dram[5]:        42        27        26        33        16        16        16        16        30        30        44        34        44        46        32        44 
dram[6]:        46        40        16        21        16        16        17        16        30        27        28        25        39        32        43        46 
dram[7]:        25        40        19        20        16        16        16        16        29        29        36        42        40        46        36        43 
dram[8]:        41        29        22        22        16        16        17        16        29        28        28        44        90        37        39        45 
dram[9]:        38        27        16        20        16        16        16        16        32        33        36        44        25        34        45        43 
dram[10]:        36        21        24        24        17        16        16        16        33        33        48        45        44        46        46        45 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    216878    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    225033    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    266664    226036    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220827    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    217848    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.395349  2.433400  2.564516  2.613122  2.262664  2.296763  2.194805  2.205769  2.158095  2.276768  2.437895  2.520343  2.639279  2.639155  2.225649  2.332792 
dram[1]:  2.361377  2.413306  2.480000  2.637188  2.391039  2.340551  2.216635  2.209615  2.211720  2.320641  2.571749  2.643498  2.567568  2.531915  2.336770  2.232964 
dram[2]:  2.411650  2.461856  2.511161  2.574514  2.375246  2.259124  2.286299  2.214418  2.321650  2.245174  2.581818  2.417850  2.621901  2.709486  2.195246  2.229774 
dram[3]:  2.364504  2.420833  2.538631  2.487288  2.257603  2.246377  2.264113  2.236742  2.282150  2.213592  2.458918  2.559748  2.559772  2.567924  2.228040  2.244328 
dram[4]:  2.328358  2.338521  2.510638  2.478873  2.280603  2.342412  2.228346  2.263261  2.219739  2.297087  2.428858  2.528662  2.671315  2.485348  2.205342  2.255285 
dram[5]:  2.405882  2.376218  2.492408  2.498938  2.305344  2.308448  2.236398  2.217391  2.256983  2.213439  2.444219  2.598684  2.471698  2.470370  2.262982  2.250407 
dram[6]:  2.468208  2.420949  2.589362  2.533917  2.264151  2.333988  2.256932  2.311909  2.291016  2.241379  2.539877  2.530172  2.575758  2.500928  2.198728  2.235387 
dram[7]:  2.381250  2.392157  2.467078  2.527716  2.180506  2.280303  2.171735  2.227898  2.222015  2.323711  2.414449  2.556522  2.505618  2.629191  2.202161  2.281619 
dram[8]:  2.446721  2.449597  2.349705  2.617312  2.312500  2.320312  2.228464  2.186131  2.244231  2.323108  2.473896  2.514100  2.914894  2.499044  2.201939  2.349177 
dram[9]:  2.446058  2.330813  2.482759  2.583732  2.252319  2.281955  2.258555  2.228302  2.251012  2.287968  2.497881  2.575688  2.438532  2.490637  2.286449  2.300699 
dram[10]:  2.470226  2.347249  2.487124  2.500000  2.308617  2.307544  2.299389  2.218692  2.180451  2.252409  2.466805  2.412527  2.562753  2.562030  2.374564  2.297619 
average row locality = 215371/90707 = 2.374359
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       904       894       846       875       882       925       877       864       831       842       851       859       961       981       966      1003 
dram[1]:       906       903       851       871       873       880       856       864       860       844       841       868       906       941       970       991 
dram[2]:       912       884       856       892       895       911       851       895       828       856       849       878       918       980       938       981 
dram[3]:       920       878       885       875       918       897       849       862       861       840       894       885       965       966       947       934 
dram[4]:       922       886       880       913       886       891       848       852       853       847       878       869       954       956       957       985 
dram[5]:       905       895       866       877       889       873       877       877       876       822       864       866       943       956       962       989 
dram[6]:       946       930       902       875       872       870       910       915       851       850       900       876       937       969       970       992 
dram[7]:       858       897       900       860       896       896       885       859       860       840       900       867       960       948      1004       955 
dram[8]:       894       909       890       879       883       871       871       891       862       836       887       845       954       943       978       942 
dram[9]:       888       908       861       823       886       900       886       879       813       847       872       837       956       958       958       946 
dram[10]:       894       908       870       886       867       878       866       885       838       859       866       824       917       957       956       962 
total reads: 157736
bank skew: 1004/813 = 1.23
chip skew: 14565/14218 = 1.02
number of total write accesses:
dram[0]:       332       330       267       280       324       352       306       283       302       285       307       318       356       394       405       434 
dram[1]:       329       294       265       292       301       309       290       285       310       314       306       311       329       368       390       418 
dram[2]:       330       310       269       300       314       327       267       303       298       307       287       314       351       391       355       397 
dram[3]:       319       284       265       299       344       343       274       319       328       300       333       336       384       395       372       352 
dram[4]:       326       316       300       319       325       313       284       300       339       336       334       322       387       401       364       402 
dram[5]:       322       324       283       300       319       302       315       296       336       298       341       319       367       378       389       395 
dram[6]:       335       295       315       283       328       318       311       308       322       320       342       298       338       379       413       423 
dram[7]:       285       323       299       280       312       308       329       275       331       287       370       309       378       385       423       398 
dram[8]:       300       306       306       270       301       317       319       307       305       300       345       314       553       364       385       343 
dram[9]:       291       325       291       257       328       314       302       302       299       313       307       286       373       372       375       370 
dram[10]:       309       329       289       279       285       315       263       302       322       310       323       293       349       406       407       389 
total reads: 57635
bank skew: 553/257 = 2.15
chip skew: 5368/5105 = 1.05
average mf latency per bank:
dram[0]:      23974     24141     26451     25932     24406     25084     26131     26445     25000     25653     24287     22279     21682     20719     21043     21167
dram[1]:      23657     26152     26048     27048     25099     25580     25173     24655     26923     25186     24329     22920     22800     21259     20829     21044
dram[2]:      24119     24933     25385     26262     26263     24669     25732     26503     26122     25074     24167     22977     21458     22210     23519     21707
dram[3]:      25174     24970     28092     25817     24040     25103     25072     27764     23355     25139     22614     22927     20204     21177     22468     22813
dram[4]:      23719     25322     24986     25058     25354     26636     26623     25371     25346     24246     22848     23816     21041     20203     22469     21769
dram[5]:      23844     24233     26275     24762     25004     25760     26148     25815     24886     24200     22263     23623     19676     21556     21718     21172
dram[6]:      23178     24960     24502     25193     25577     24974     23884     25965     26530     24674     22092     23677     20722     21316     20723     20096
dram[7]:      24418     24348     25443     25315     25483     24602     24050     26202     24522     25201     22020     23547     20489     21155     21085     21489
dram[8]:      24929     24887     25029     26719     27112     26021     25343     25830     25679     26093     22764     22901     22267     22328     22656     22639
dram[9]:      26826     24393     25083     25967     25188     24932     25125     27541     25338     25975     24021     24620     20996     21194     22084     22272
dram[10]:      24746     23742     25564     25760     26236     26574     28065     25430     25044     26508     23470     23703     21263     20400     20973     21469
maximum mf latency per bank:
dram[0]:     248709    248700    248673    248576    261856    261738    261710    261811    261728    260151    248642    248684    248520    248531    248641    248578
dram[1]:     248681    248716    249204    248795    261742    259886    260218    261766    261725    260017    248804    248642    248407    248356    248462    248469
dram[2]:     248507    248736    248370    248523    261757    261717    260203    261712    260222    260237    248665    248484    248478    248618    248466    248502
dram[3]:     257915    248877    248624    248624    261822    260328    261794    261739    260100    260187    248596    248667    248668    248652    249102    248305
dram[4]:     248634    248964    248698    248700    259932    261788    261723    260231    260137    260142    248780    248678    248764    248821    248384    248459
dram[5]:     249342    248725    248916    248472    261720    261807    261818    261775    260074    260180    248638    248738    248629    248445    248608    248753
dram[6]:     248964    248564    248513    248401    261772    261861    261739    261870    260195    260204    248700    248679    248445    248526    248668    248718
dram[7]:     248773    248749    248503    248323    261750    259948    261751    260466    261738    261842    248604    248587    248484    248471    248754    257910
dram[8]:     248713    248714    248584    248549    261873    261806    261860    261797    261700    260124    248932    248946    248525    248559    248550    248574
dram[9]:     248805    248845    248680    248675    261819    261856    261829    261851    255098    261813    248613    248633    248525    248494    248493    248508
dram[10]:     248855    248681    248744    258751    261759    261752    261741    261751    261733    261722    248780    248704    248578    248496    248533    248569
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9088130 n_act=8258 n_pre=8242 n_req=19636 n_rd=57444 n_write=12451 bw_util=0.01524
n_activity=333020 dram_eff=0.4198
bk0: 3616a 9114612i bk1: 3576a 9115876i bk2: 3384a 9119782i bk3: 3500a 9116379i bk4: 3528a 9114681i bk5: 3700a 9114526i bk6: 3508a 9122645i bk7: 3456a 9124254i bk8: 3324a 9118119i bk9: 3368a 9118819i bk10: 3404a 9118019i bk11: 3436a 9117824i bk12: 3844a 9117517i bk13: 3924a 9115403i bk14: 3864a 9111686i bk15: 4012a 9108710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9089386 n_act=8077 n_pre=8061 n_req=19336 n_rd=56900 n_write=12101 bw_util=0.01504
n_activity=328496 dram_eff=0.4201
bk0: 3624a 9115780i bk1: 3612a 9117762i bk2: 3404a 9116365i bk3: 3484a 9118627i bk4: 3492a 9122108i bk5: 3520a 9118941i bk6: 3424a 9122604i bk7: 3456a 9122511i bk8: 3440a 9120899i bk9: 3376a 9119873i bk10: 3364a 9123297i bk11: 3472a 9119461i bk12: 3624a 9118726i bk13: 3764a 9114342i bk14: 3880a 9116971i bk15: 3964a 9109032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274635
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9088884 n_act=8131 n_pre=8115 n_req=19444 n_rd=57296 n_write=12099 bw_util=0.01513
n_activity=330949 dram_eff=0.4194
bk0: 3648a 9116055i bk1: 3536a 9114436i bk2: 3424a 9120894i bk3: 3568a 9116244i bk4: 3580a 9115960i bk5: 3644a 9116746i bk6: 3404a 9125361i bk7: 3580a 9120780i bk8: 3312a 9119536i bk9: 3424a 9116817i bk10: 3396a 9122117i bk11: 3512a 9116845i bk12: 3672a 9117111i bk13: 3920a 9117085i bk14: 3752a 9115152i bk15: 3924a 9112700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275107
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9088015 n_act=8298 n_pre=8282 n_req=19623 n_rd=57504 n_write=12426 bw_util=0.01524
n_activity=335818 dram_eff=0.4165
bk0: 3680a 9114909i bk1: 3512a 9121841i bk2: 3540a 9119798i bk3: 3500a 9117568i bk4: 3672a 9116825i bk5: 3588a 9114291i bk6: 3396a 9121738i bk7: 3448a 9121798i bk8: 3444a 9119187i bk9: 3360a 9119118i bk10: 3576a 9118662i bk11: 3540a 9117141i bk12: 3860a 9115551i bk13: 3864a 9116371i bk14: 3788a 9113103i bk15: 3736a 9116778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9087605 n_act=8363 n_pre=8347 n_req=19745 n_rd=57508 n_write=12702 bw_util=0.01531
n_activity=338902 dram_eff=0.4143
bk0: 3688a 9115331i bk1: 3544a 9115427i bk2: 3520a 9118138i bk3: 3652a 9116259i bk4: 3544a 9115791i bk5: 3564a 9113840i bk6: 3392a 9122702i bk7: 3408a 9119597i bk8: 3412a 9115106i bk9: 3388a 9114865i bk10: 3512a 9117058i bk11: 3476a 9117761i bk12: 3816a 9119086i bk13: 3824a 9113057i bk14: 3828a 9113057i bk15: 3940a 9109687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28089
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9088082 n_act=8324 n_pre=8308 n_req=19621 n_rd=57348 n_write=12463 bw_util=0.01522
n_activity=333292 dram_eff=0.4189
bk0: 3620a 9115133i bk1: 3580a 9117388i bk2: 3464a 9118488i bk3: 3508a 9119517i bk4: 3556a 9119225i bk5: 3492a 9116327i bk6: 3508a 9122291i bk7: 3508a 9119582i bk8: 3504a 9115029i bk9: 3288a 9117410i bk10: 3456a 9117782i bk11: 3464a 9117535i bk12: 3772a 9116571i bk13: 3824a 9112549i bk14: 3848a 9112403i bk15: 3956a 9109230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272692
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9086932 n_act=8344 n_pre=8328 n_req=19893 n_rd=58260 n_write=12661 bw_util=0.01546
n_activity=337516 dram_eff=0.4203
bk0: 3784a 9115351i bk1: 3720a 9116595i bk2: 3608a 9117237i bk3: 3500a 9118682i bk4: 3488a 9114265i bk5: 3480a 9114325i bk6: 3640a 9117830i bk7: 3660a 9120864i bk8: 3404a 9120089i bk9: 3400a 9118513i bk10: 3600a 9117045i bk11: 3504a 9120884i bk12: 3748a 9118390i bk13: 3876a 9117394i bk14: 3880a 9110843i bk15: 3968a 9109631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279373
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9087717 n_act=8366 n_pre=8350 n_req=19677 n_rd=57540 n_write=12552 bw_util=0.01528
n_activity=334571 dram_eff=0.419
bk0: 3432a 9119698i bk1: 3588a 9116427i bk2: 3600a 9117498i bk3: 3440a 9118586i bk4: 3584a 9116901i bk5: 3584a 9117134i bk6: 3540a 9122944i bk7: 3436a 9123967i bk8: 3440a 9117878i bk9: 3360a 9120538i bk10: 3600a 9116517i bk11: 3468a 9118770i bk12: 3840a 9116689i bk13: 3792a 9114005i bk14: 4016a 9111413i bk15: 3820a 9114142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272447
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9088425 n_act=8212 n_pre=8196 n_req=19670 n_rd=57340 n_write=12352 bw_util=0.01519
n_activity=332512 dram_eff=0.4192
bk0: 3576a 9117280i bk1: 3636a 9115397i bk2: 3560a 9117367i bk3: 3516a 9119053i bk4: 3532a 9118820i bk5: 3484a 9116486i bk6: 3484a 9121947i bk7: 3564a 9121078i bk8: 3448a 9116636i bk9: 3344a 9121705i bk10: 3548a 9116773i bk11: 3380a 9119295i bk12: 3816a 9116763i bk13: 3772a 9117869i bk14: 3912a 9112811i bk15: 3768a 9112616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266905
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9089284 n_act=8163 n_pre=8147 n_req=19323 n_rd=56872 n_write=12059 bw_util=0.01503
n_activity=328260 dram_eff=0.42
bk0: 3552a 9120989i bk1: 3632a 9116212i bk2: 3444a 9118300i bk3: 3292a 9121613i bk4: 3544a 9117251i bk5: 3600a 9118195i bk6: 3544a 9123492i bk7: 3516a 9122929i bk8: 3252a 9122080i bk9: 3388a 9119124i bk10: 3488a 9118550i bk11: 3348a 9121734i bk12: 3824a 9115992i bk13: 3832a 9114699i bk14: 3832a 9115184i bk15: 3784a 9113997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266152
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9174525 n_nop=9089069 n_act=8172 n_pre=8156 n_req=19403 n_rd=56932 n_write=12196 bw_util=0.01507
n_activity=331398 dram_eff=0.4172
bk0: 3576a 9117807i bk1: 3632a 9118756i bk2: 3480a 9118581i bk3: 3544a 9119597i bk4: 3468a 9122616i bk5: 3512a 9117690i bk6: 3464a 9127320i bk7: 3540a 9121124i bk8: 3352a 9119605i bk9: 3436a 9118466i bk10: 3464a 9121965i bk11: 3296a 9123127i bk12: 3668a 9120952i bk13: 3828a 9114773i bk14: 3824a 9113859i bk15: 3848a 9113232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7118, Miss_rate = 0.048, Pending_hits = 1161, Reservation_fails = 3
L2_cache_bank[1]: Access = 148856, Miss = 7243, Miss_rate = 0.049, Pending_hits = 1190, Reservation_fails = 4
L2_cache_bank[2]: Access = 147823, Miss = 7063, Miss_rate = 0.048, Pending_hits = 1149, Reservation_fails = 5
L2_cache_bank[3]: Access = 148284, Miss = 7162, Miss_rate = 0.048, Pending_hits = 1171, Reservation_fails = 2
L2_cache_bank[4]: Access = 147672, Miss = 7047, Miss_rate = 0.048, Pending_hits = 1145, Reservation_fails = 2
L2_cache_bank[5]: Access = 148430, Miss = 7277, Miss_rate = 0.049, Pending_hits = 1144, Reservation_fails = 6
L2_cache_bank[6]: Access = 149351, Miss = 7239, Miss_rate = 0.048, Pending_hits = 1155, Reservation_fails = 10
L2_cache_bank[7]: Access = 148038, Miss = 7137, Miss_rate = 0.048, Pending_hits = 1144, Reservation_fails = 11
L2_cache_bank[8]: Access = 148602, Miss = 7178, Miss_rate = 0.048, Pending_hits = 1178, Reservation_fails = 4
L2_cache_bank[9]: Access = 148850, Miss = 7199, Miss_rate = 0.048, Pending_hits = 1159, Reservation_fails = 7
L2_cache_bank[10]: Access = 148576, Miss = 7182, Miss_rate = 0.048, Pending_hits = 1131, Reservation_fails = 3
L2_cache_bank[11]: Access = 148852, Miss = 7155, Miss_rate = 0.048, Pending_hits = 1181, Reservation_fails = 4
L2_cache_bank[12]: Access = 148563, Miss = 7288, Miss_rate = 0.049, Pending_hits = 1194, Reservation_fails = 2
L2_cache_bank[13]: Access = 149723, Miss = 7277, Miss_rate = 0.049, Pending_hits = 1165, Reservation_fails = 8
L2_cache_bank[14]: Access = 148753, Miss = 7263, Miss_rate = 0.049, Pending_hits = 1141, Reservation_fails = 3
L2_cache_bank[15]: Access = 148540, Miss = 7122, Miss_rate = 0.048, Pending_hits = 1123, Reservation_fails = 8
L2_cache_bank[16]: Access = 169949, Miss = 7219, Miss_rate = 0.042, Pending_hits = 1313, Reservation_fails = 3
L2_cache_bank[17]: Access = 148545, Miss = 7116, Miss_rate = 0.048, Pending_hits = 1120, Reservation_fails = 4
L2_cache_bank[18]: Access = 147151, Miss = 7120, Miss_rate = 0.048, Pending_hits = 1134, Reservation_fails = 6
L2_cache_bank[19]: Access = 147135, Miss = 7098, Miss_rate = 0.048, Pending_hits = 1139, Reservation_fails = 12
L2_cache_bank[20]: Access = 147085, Miss = 7074, Miss_rate = 0.048, Pending_hits = 1141, Reservation_fails = 6
L2_cache_bank[21]: Access = 148069, Miss = 7159, Miss_rate = 0.048, Pending_hits = 1121, Reservation_fails = 5
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 157736
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 25499
L2_total_cache_reservation_fails = 118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2094937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1006132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4224
	minimum = 6
	maximum = 1776
Network latency average = 36.2592
	minimum = 6
	maximum = 1490
Slowest packet = 2637309
Flit latency average = 30.0634
	minimum = 6
	maximum = 1490
Slowest flit = 4300331
Fragmentation average = 0.0677625
	minimum = 0
	maximum = 994
Injected packet rate average = 0.0434616
	minimum = 0.0363524 (at node 10)
	maximum = 0.0497326 (at node 45)
Accepted packet rate average = 0.0434616
	minimum = 0.0363524 (at node 10)
	maximum = 0.0497326 (at node 45)
Injected flit rate average = 0.0775402
	minimum = 0.0475065 (at node 10)
	maximum = 0.112875 (at node 45)
Accepted flit rate average= 0.0775402
	minimum = 0.0638909 (at node 46)
	maximum = 0.0925466 (at node 0)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4647 (15 samples)
	minimum = 6 (15 samples)
	maximum = 444.933 (15 samples)
Network latency average = 18.6371 (15 samples)
	minimum = 6 (15 samples)
	maximum = 350.4 (15 samples)
Flit latency average = 19.2462 (15 samples)
	minimum = 6 (15 samples)
	maximum = 349.667 (15 samples)
Fragmentation average = 0.00712363 (15 samples)
	minimum = 0 (15 samples)
	maximum = 121.333 (15 samples)
Injected packet rate average = 0.0294685 (15 samples)
	minimum = 0.0240089 (15 samples)
	maximum = 0.0930613 (15 samples)
Accepted packet rate average = 0.0294685 (15 samples)
	minimum = 0.0240089 (15 samples)
	maximum = 0.0930613 (15 samples)
Injected flit rate average = 0.0453311 (15 samples)
	minimum = 0.0306889 (15 samples)
	maximum = 0.117152 (15 samples)
Accepted flit rate average = 0.0453311 (15 samples)
	minimum = 0.0338703 (15 samples)
	maximum = 0.171854 (15 samples)
Injected packet size average = 1.53829 (15 samples)
Accepted packet size average = 1.53829 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 16 sec (5536 sec)
gpgpu_simulation_rate = 16238 (inst/sec)
gpgpu_simulation_rate = 1501 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15153
gpu_sim_insn = 5617924
gpu_ipc =     370.7466
gpu_tot_sim_cycle = 8548503
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      11.1730
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1996872
gpu_stall_icnt2sh    = 7169803
partiton_reqs_in_parallel = 333221
partiton_reqs_in_parallel_total    = 106703293
partiton_level_parallism =      21.9904
partiton_level_parallism_total  =      12.5211
partiton_reqs_in_parallel_util = 333221
partiton_reqs_in_parallel_util_total    = 106703293
gpu_sim_cycle_parition_util = 15153
gpu_tot_sim_cycle_parition_util    = 4938877
partiton_level_parallism_util =      21.9904
partiton_level_parallism_util_total  =      21.6059
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.5534 GB/Sec
L2_BW_total  =      36.8691 GB/Sec
gpu_total_sim_rate=17095

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742079
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5600, 5968, 5221, 5547, 5713, 4813, 6071, 5828, 5300, 4839, 5700, 5891, 5050, 5133, 5718, 5223, 4752, 5515, 4779, 4701, 4491, 4581, 4933, 4543, 4890, 4788, 4770, 5126, 5193, 4889, 4875, 5508, 4444, 4047, 4281, 4601, 4557, 4191, 4663, 4204, 4398, 4052, 3787, 3821, 3915, 4118, 3938, 3816, 4376, 3727, 3958, 4175, 4198, 4136, 4018, 4472, 3623, 3669, 3852, 4108, 4035, 3860, 4569, 4243, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 9264177
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9212450
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 46841
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12203069	W0_Idle:142046631	W0_Scoreboard:113060031	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1723 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1559 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 8548502 
mrq_lat_table:118405 	2939 	3523 	25883 	13235 	8161 	10581 	15452 	17071 	5737 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2621357 	608736 	22684 	11242 	3804 	3330 	10080 	10612 	7917 	13783 	11487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	733840 	208966 	1059792 	565476 	329269 	332140 	28516 	3933 	3388 	3025 	3174 	10082 	10489 	7836 	13783 	11487 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	628072 	545506 	941409 	125056 	14360 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	1019418 	32684 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2306 	368 	124 	64 	33 	22 	37 	45 	32 	33 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        48        35        19        16        16        16        16        30        30        43        43        47        47        45        27 
dram[1]:        43        41        24        34        16        16        17        16        29        30        46        42        36        35        43        45 
dram[2]:        46        37        16        21        16        16        16        16        30        30        45        45        31        44        43        32 
dram[3]:        41        42        21        20        17        16        16        16        31        30        36        45        29        40        44        43 
dram[4]:        29        42        17        26        16        16        16        16        30        30        42        45        47        44        43        46 
dram[5]:        42        27        26        33        16        16        16        16        30        30        44        34        44        46        32        44 
dram[6]:        46        40        16        21        16        16        17        16        30        30        48        45        39        32        43        46 
dram[7]:        25        40        19        37        16        16        16        16        29        31        36        42        40        46        36        43 
dram[8]:        41        29        22        22        16        16        17        16        30        30        28        44        90        37        39        45 
dram[9]:        38        27        16        20        16        16        16        16        34        33        36        44        25        42        45        43 
dram[10]:        36        21        32        24        17        16        16        16        33        33        48        45        44        46        46        45 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    216878    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    225033    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    266664    226036    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220827    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    217848    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.475822  2.511905  2.653759  2.701124  2.271536  2.298025  2.196661  2.203455  2.206439  2.332661  2.517820  2.611111  2.724000  2.717557  2.294976  2.403566 
dram[1]:  2.435361  2.484000  2.562914  2.737556  2.386640  2.336595  2.216635  2.209615  2.264151  2.365805  2.664429  2.723831  2.645228  2.610039  2.411664  2.294953 
dram[2]:  2.494186  2.548255  2.596882  2.673866  2.392157  2.269581  2.286299  2.214418  2.376543  2.293666  2.673469  2.501010  2.709278  2.798817  2.254209  2.298869 
dram[3]:  2.431002  2.506224  2.649007  2.579281  2.266071  2.249548  2.266129  2.232075  2.335249  2.255769  2.540000  2.642259  2.636364  2.639775  2.300169  2.313044 
dram[4]:  2.398887  2.413592  2.598726  2.562249  2.298872  2.361165  2.228346  2.260784  2.269017  2.350775  2.502994  2.604651  2.750495  2.551913  2.271667  2.324675 
dram[5]:  2.487280  2.461090  2.590909  2.597458  2.308571  2.317647  2.236398  2.217391  2.308550  2.265748  2.523232  2.673913  2.553672  2.537753  2.331104  2.317152 
dram[6]:  2.546154  2.499014  2.673729  2.633188  2.268293  2.343750  2.254612  2.309434  2.339806  2.291429  2.629328  2.618026  2.659274  2.574074  2.263492  2.298742 
dram[7]:  2.456432  2.471624  2.562628  2.621145  2.175943  2.281663  2.171735  2.227451  2.277985  2.382716  2.489563  2.648590  2.573832  2.704724  2.268105  2.347316 
dram[8]:  2.531697  2.533199  2.419922  2.694570  2.308738  2.331384  2.228464  2.183971  2.295019  2.376782  2.559118  2.591793  3.144231  2.576336  2.262058  2.423358 
dram[9]:  2.538302  2.413208  2.572043  2.659524  2.255556  2.285178  2.256167  2.225989  2.310484  2.345776  2.587738  2.670480  2.510989  2.561567  2.354949  2.375218 
dram[10]:  2.543967  2.428030  2.557447  2.576017  2.304781  2.308880  2.296748  2.218692  2.238274  2.309021  2.550725  2.497854  2.643863  2.631776  2.452174  2.371817 
average row locality = 221211/90988 = 2.431211
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       920       910       862       890       884       926       877       864       841       852       867       875       977       997       982      1019 
dram[1]:       922       919       866       887       874       881       856       864       870       854       857       884       922       957       986      1007 
dram[2]:       928       900       871       907       898       913       851       895       838       866       865       894       934       996       954       997 
dram[3]:       936       894       901       891       920       898       849       862       871       850       910       901       981       982       963       950 
dram[4]:       938       902       895       928       889       894       848       852       863       857       894       885       970       972       973      1001 
dram[5]:       921       911       882       893       890       875       877       877       886       832       880       882       959       972       978      1005 
dram[6]:       962       946       916       891       874       873       910       915       861       860       916       892       953       985       986      1008 
dram[7]:       874       913       916       876       897       897       885       859       870       850       916       883       976       964      1020       971 
dram[8]:       910       925       904       893       884       873       871       891       872       846       903       861       971       959       994       958 
dram[9]:       904       924       876       836       887       901       886       879       824       858       888       853       972       974       974       962 
dram[10]:       910       924       884       899       868       879       866       885       849       870       882       840       933       973       972       978 
total reads: 159736
bank skew: 1020/824 = 1.24
chip skew: 14748/14398 = 1.02
number of total write accesses:
dram[0]:       360       356       303       312       329       354       307       284       324       305       334       347       385       427       434       464 
dram[1]:       359       323       295       323       305       313       290       285       330       336       334       339       353       395       420       448 
dram[2]:       359       341       295       331       322       333       267       303       317       329       314       344       380       423       385       426 
dram[3]:       350       314       299       329       349       346       275       321       348       323       360       362       411       425       401       380 
dram[4]:       355       341       329       348       334       322       284       301       360       356       360       347       419       429       390       431 
dram[5]:       350       354       315       333       322       307       315       296       356       319       369       348       397       406       416       427 
dram[6]:       362       321       346       315       335       327       312       309       344       343       375       328       366       405       440       454 
dram[7]:       310       350       332       314       315       310       329       277       351       308       396       338       401       410       452       428 
dram[8]:       328       334       335       298       305       323       319       308       326       321       374       339       664       391       413       370 
dram[9]:       322       355       320       281       331       317       303       303       322       336       336       314       399       399       406       399 
dram[10]:       334       358       318       304       289       317       264       302       344       333       350       324       381       435       438       419 
total reads: 61475
bank skew: 664/264 = 2.52
chip skew: 5748/5443 = 1.06
average mf latency per bank:
dram[0]:      23174     23364     25294     24941     24292     25051     26138     26453     24356     25030     23459     21501     20995     20034     20403     20537
dram[1]:      22830     25228     25062     26020     25021     25500     25205     24688     26292     24551     23474     22137     22116     20613     20176     20406
dram[2]:      23299     24013     24517     25310     26053     24537     25764     26534     25510     24443     23329     22165     20753     21487     22741     21048
dram[3]:      24277     24043     26944     24867     23934     25049     25082     27748     22821     24473     21889     22204     19609     20513     21756     22087
dram[4]:      22916     24510     24110     24215     25133     26401     26655     25382     24743     23685     22122     23064     20343     19597     21806     21112
dram[5]:      23041     23376     25245     23795     24949     25635     26179     25847     24325     23590     21519     22800     19038     20897     21077     20490
dram[6]:      22447     24156     23651     24214     25414     24752     23894     25974     25866     24040     21294     22828     20062     20703     20127     19478
dram[7]:      23598     23544     24466     24276     25428     24568     24081     26188     23961     24569     21357     22722     19941     20555     20470     20812
dram[8]:      24072     24043     24188     25803     27030     25878     25381     25844     25066     25448     22010     22167     21708     21651     21981     21939
dram[9]:      25823     23540     24185     25136     25133     24879     25137     27552     24633     25280     23181     23737     20387     20563     21362     21564
dram[10]:      23955     22932     24674     24970     26154     26536     28074     25463     24395     25802     22693     22788     20519     19778     20301     20789
maximum mf latency per bank:
dram[0]:     248709    248700    248673    248576    261856    261738    261710    261811    261728    260151    248642    248684    248520    248531    248641    248578
dram[1]:     248681    248716    249204    248795    261742    259886    260218    261766    261725    260017    248804    248642    248407    248356    248462    248469
dram[2]:     248507    248736    248370    248523    261757    261717    260203    261712    260222    260237    248665    248484    248478    248618    248466    248502
dram[3]:     257915    248877    248624    248624    261822    260328    261794    261739    260100    260187    248596    248667    248668    248652    249102    248305
dram[4]:     248634    248964    248698    248700    259932    261788    261723    260231    260137    260142    248780    248678    248764    248821    248384    248459
dram[5]:     249342    248725    248916    248472    261720    261807    261818    261775    260074    260180    248638    248738    248629    248445    248608    248753
dram[6]:     248964    248564    248513    248401    261772    261861    261739    261870    260195    260204    248700    248679    248445    248526    248668    248718
dram[7]:     248773    248749    248503    248323    261750    259948    261751    260466    261738    261842    248604    248587    248484    248471    248754    257910
dram[8]:     248713    248714    248584    248549    261873    261806    261860    261797    261700    260124    248932    248946    248525    248559    248550    248574
dram[9]:     248805    248845    248680    248675    261819    261856    261829    261851    255098    261813    248613    248633    248525    248494    248493    248508
dram[10]:     248855    248681    248744    258751    261759    261752    261741    261751    261733    261722    248780    248704    248578    248496    248533    248569
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9115076 n_act=8284 n_pre=8268 n_req=20168 n_rd=58172 n_write=12861 bw_util=0.01544
n_activity=339172 dram_eff=0.4189
bk0: 3680a 9142182i bk1: 3640a 9143510i bk2: 3448a 9147329i bk3: 3560a 9143962i bk4: 3536a 9142714i bk5: 3704a 9142605i bk6: 3508a 9150770i bk7: 3456a 9152357i bk8: 3364a 9145747i bk9: 3408a 9146497i bk10: 3468a 9145560i bk11: 3500a 9145311i bk12: 3908a 9145119i bk13: 3988a 9142949i bk14: 3928a 9139393i bk15: 4076a 9136339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276744
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9116340 n_act=8109 n_pre=8093 n_req=19854 n_rd=57624 n_write=12495 bw_util=0.01524
n_activity=334784 dram_eff=0.4189
bk0: 3688a 9143397i bk1: 3676a 9145347i bk2: 3464a 9143934i bk3: 3548a 9146207i bk4: 3496a 9150127i bk5: 3524a 9146955i bk6: 3424a 9150733i bk7: 3456a 9150641i bk8: 3480a 9148581i bk9: 3416a 9147441i bk10: 3428a 9150833i bk11: 3536a 9146990i bk12: 3688a 9146430i bk13: 3828a 9142069i bk14: 3944a 9144581i bk15: 4028a 9136561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275301
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9115852 n_act=8152 n_pre=8136 n_req=19976 n_rd=58028 n_write=12493 bw_util=0.01533
n_activity=337114 dram_eff=0.4184
bk0: 3712a 9143699i bk1: 3600a 9142022i bk2: 3484a 9148641i bk3: 3628a 9143960i bk4: 3592a 9143984i bk5: 3652a 9144757i bk6: 3404a 9153498i bk7: 3580a 9148919i bk8: 3352a 9147240i bk9: 3464a 9144433i bk10: 3460a 9149714i bk11: 3576a 9144390i bk12: 3736a 9144747i bk13: 3984a 9144755i bk14: 3816a 9142715i bk15: 3988a 9140324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9114959 n_act=8325 n_pre=8309 n_req=20152 n_rd=58236 n_write=12832 bw_util=0.01545
n_activity=342079 dram_eff=0.4155
bk0: 3744a 9142450i bk1: 3576a 9149515i bk2: 3604a 9147438i bk3: 3564a 9145163i bk4: 3680a 9144879i bk5: 3592a 9142377i bk6: 3396a 9149873i bk7: 3448a 9149856i bk8: 3484a 9146879i bk9: 3400a 9146686i bk10: 3640a 9146225i bk11: 3604a 9144705i bk12: 3924a 9143211i bk13: 3928a 9144006i bk14: 3852a 9140754i bk15: 3800a 9144424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273913
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9114565 n_act=8387 n_pre=8371 n_req=20267 n_rd=58244 n_write=13094 bw_util=0.0155
n_activity=345067 dram_eff=0.4135
bk0: 3752a 9142965i bk1: 3608a 9143111i bk2: 3580a 9145793i bk3: 3712a 9143868i bk4: 3556a 9143790i bk5: 3576a 9141840i bk6: 3392a 9150837i bk7: 3408a 9147701i bk8: 3452a 9142771i bk9: 3428a 9142572i bk10: 3576a 9144585i bk11: 3540a 9145396i bk12: 3880a 9146590i bk13: 3888a 9140614i bk14: 3892a 9140748i bk15: 4004a 9137319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9115046 n_act=8347 n_pre=8331 n_req=20150 n_rd=58080 n_write=12857 bw_util=0.01542
n_activity=339542 dram_eff=0.4178
bk0: 3684a 9142786i bk1: 3644a 9145006i bk2: 3528a 9146106i bk3: 3572a 9147181i bk4: 3560a 9147309i bk5: 3500a 9144370i bk6: 3508a 9150425i bk7: 3508a 9147717i bk8: 3544a 9142736i bk9: 3328a 9145048i bk10: 3520a 9145317i bk11: 3528a 9145037i bk12: 3836a 9144271i bk13: 3888a 9140151i bk14: 3912a 9140022i bk15: 4020a 9136837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273204
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9113849 n_act=8373 n_pre=8357 n_req=20430 n_rd=58992 n_write=13090 bw_util=0.01567
n_activity=343854 dram_eff=0.4193
bk0: 3848a 9143009i bk1: 3784a 9144260i bk2: 3664a 9144861i bk3: 3564a 9146275i bk4: 3496a 9142244i bk5: 3492a 9142277i bk6: 3640a 9145930i bk7: 3660a 9148966i bk8: 3444a 9147714i bk9: 3440a 9146056i bk10: 3664a 9144650i bk11: 3568a 9148464i bk12: 3812a 9145962i bk13: 3940a 9145022i bk14: 3944a 9138512i bk15: 4032a 9137247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9114700 n_act=8387 n_pre=8371 n_req=20188 n_rd=58268 n_write=12935 bw_util=0.01547
n_activity=340694 dram_eff=0.418
bk0: 3496a 9147435i bk1: 3652a 9144110i bk2: 3664a 9145133i bk3: 3504a 9146131i bk4: 3588a 9144922i bk5: 3588a 9145223i bk6: 3540a 9151078i bk7: 3436a 9152054i bk8: 3480a 9145597i bk9: 3400a 9148206i bk10: 3664a 9144098i bk11: 3532a 9146319i bk12: 3904a 9144445i bk13: 3856a 9141719i bk14: 4080a 9139136i bk15: 3884a 9141732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272894
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9115321 n_act=8240 n_pre=8224 n_req=20263 n_rd=58060 n_write=12816 bw_util=0.0154
n_activity=339024 dram_eff=0.4181
bk0: 3640a 9145091i bk1: 3700a 9143092i bk2: 3616a 9145117i bk3: 3572a 9146691i bk4: 3536a 9146836i bk5: 3492a 9144543i bk6: 3484a 9150082i bk7: 3564a 9149167i bk8: 3488a 9144112i bk9: 3384a 9149177i bk10: 3612a 9144503i bk11: 3444a 9146952i bk12: 3884a 9144256i bk13: 3836a 9145519i bk14: 3976a 9140538i bk15: 3832a 9140283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268309
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9116273 n_act=8185 n_pre=8169 n_req=19841 n_rd=57592 n_write=12442 bw_util=0.01522
n_activity=334421 dram_eff=0.4188
bk0: 3616a 9148619i bk1: 3696a 9143837i bk2: 3504a 9145970i bk3: 3344a 9149329i bk4: 3548a 9145329i bk5: 3604a 9146283i bk6: 3544a 9151596i bk7: 3516a 9151025i bk8: 3296a 9149687i bk9: 3432a 9146756i bk10: 3552a 9146189i bk11: 3412a 9149335i bk12: 3888a 9143689i bk13: 3896a 9142364i bk14: 3896a 9142803i bk15: 3848a 9141687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266897
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9202661 n_nop=9116042 n_act=8200 n_pre=8184 n_req=19922 n_rd=57648 n_write=12587 bw_util=0.01526
n_activity=337489 dram_eff=0.4162
bk0: 3640a 9145471i bk1: 3696a 9146405i bk2: 3536a 9146135i bk3: 3596a 9147309i bk4: 3472a 9150615i bk5: 3516a 9145753i bk6: 3464a 9155418i bk7: 3540a 9149260i bk8: 3396a 9147265i bk9: 3480a 9146081i bk10: 3528a 9149536i bk11: 3360a 9150622i bk12: 3732a 9148612i bk13: 3892a 9142380i bk14: 3888a 9141501i bk15: 3912a 9140875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7210, Miss_rate = 0.048, Pending_hits = 1233, Reservation_fails = 4
L2_cache_bank[1]: Access = 150344, Miss = 7333, Miss_rate = 0.049, Pending_hits = 1266, Reservation_fails = 8
L2_cache_bank[2]: Access = 149311, Miss = 7153, Miss_rate = 0.048, Pending_hits = 1219, Reservation_fails = 7
L2_cache_bank[3]: Access = 149772, Miss = 7253, Miss_rate = 0.048, Pending_hits = 1238, Reservation_fails = 7
L2_cache_bank[4]: Access = 149160, Miss = 7139, Miss_rate = 0.048, Pending_hits = 1214, Reservation_fails = 3
L2_cache_bank[5]: Access = 149918, Miss = 7368, Miss_rate = 0.049, Pending_hits = 1226, Reservation_fails = 7
L2_cache_bank[6]: Access = 150839, Miss = 7331, Miss_rate = 0.049, Pending_hits = 1229, Reservation_fails = 15
L2_cache_bank[7]: Access = 149526, Miss = 7228, Miss_rate = 0.048, Pending_hits = 1213, Reservation_fails = 18
L2_cache_bank[8]: Access = 150090, Miss = 7270, Miss_rate = 0.048, Pending_hits = 1249, Reservation_fails = 8
L2_cache_bank[9]: Access = 150338, Miss = 7291, Miss_rate = 0.048, Pending_hits = 1224, Reservation_fails = 9
L2_cache_bank[10]: Access = 150064, Miss = 7273, Miss_rate = 0.048, Pending_hits = 1203, Reservation_fails = 4
L2_cache_bank[11]: Access = 150340, Miss = 7247, Miss_rate = 0.048, Pending_hits = 1256, Reservation_fails = 5
L2_cache_bank[12]: Access = 150051, Miss = 7378, Miss_rate = 0.049, Pending_hits = 1271, Reservation_fails = 5
L2_cache_bank[13]: Access = 151211, Miss = 7370, Miss_rate = 0.049, Pending_hits = 1234, Reservation_fails = 13
L2_cache_bank[14]: Access = 150240, Miss = 7354, Miss_rate = 0.049, Pending_hits = 1202, Reservation_fails = 9
L2_cache_bank[15]: Access = 150024, Miss = 7213, Miss_rate = 0.048, Pending_hits = 1191, Reservation_fails = 11
L2_cache_bank[16]: Access = 179602, Miss = 7309, Miss_rate = 0.041, Pending_hits = 1465, Reservation_fails = 4
L2_cache_bank[17]: Access = 150021, Miss = 7206, Miss_rate = 0.048, Pending_hits = 1184, Reservation_fails = 6
L2_cache_bank[18]: Access = 148630, Miss = 7211, Miss_rate = 0.049, Pending_hits = 1207, Reservation_fails = 9
L2_cache_bank[19]: Access = 148611, Miss = 7187, Miss_rate = 0.048, Pending_hits = 1209, Reservation_fails = 12
L2_cache_bank[20]: Access = 148569, Miss = 7164, Miss_rate = 0.048, Pending_hits = 1211, Reservation_fails = 10
L2_cache_bank[21]: Access = 149553, Miss = 7248, Miss_rate = 0.048, Pending_hits = 1195, Reservation_fails = 8
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 159736
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 27139
L2_total_cache_reservation_fails = 182
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1035176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 182
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.2534
	minimum = 6
	maximum = 849
Network latency average = 43.7598
	minimum = 6
	maximum = 600
Slowest packet = 6571653
Flit latency average = 52.5005
	minimum = 6
	maximum = 599
Slowest flit = 11323124
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539269
	minimum = 0.0448786 (at node 0)
	maximum = 0.318539 (at node 44)
Accepted packet rate average = 0.0539269
	minimum = 0.0448786 (at node 0)
	maximum = 0.318539 (at node 44)
Injected flit rate average = 0.0808903
	minimum = 0.0608501 (at node 45)
	maximum = 0.330781 (at node 44)
Accepted flit rate average= 0.0808903
	minimum = 0.0538543 (at node 0)
	maximum = 0.624835 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.7015 (16 samples)
	minimum = 6 (16 samples)
	maximum = 470.188 (16 samples)
Network latency average = 20.2073 (16 samples)
	minimum = 6 (16 samples)
	maximum = 366 (16 samples)
Flit latency average = 21.3246 (16 samples)
	minimum = 6 (16 samples)
	maximum = 365.25 (16 samples)
Fragmentation average = 0.0066784 (16 samples)
	minimum = 0 (16 samples)
	maximum = 113.75 (16 samples)
Injected packet rate average = 0.0309971 (16 samples)
	minimum = 0.0253132 (16 samples)
	maximum = 0.107154 (16 samples)
Accepted packet rate average = 0.0309971 (16 samples)
	minimum = 0.0253132 (16 samples)
	maximum = 0.107154 (16 samples)
Injected flit rate average = 0.0475535 (16 samples)
	minimum = 0.032574 (16 samples)
	maximum = 0.130504 (16 samples)
Accepted flit rate average = 0.0475535 (16 samples)
	minimum = 0.0351193 (16 samples)
	maximum = 0.200165 (16 samples)
Injected packet size average = 1.53413 (16 samples)
Accepted packet size average = 1.53413 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 7 sec (5587 sec)
gpgpu_simulation_rate = 17095 (inst/sec)
gpgpu_simulation_rate = 1530 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 855880
gpu_sim_insn = 15785486
gpu_ipc =      18.4436
gpu_tot_sim_cycle = 9631605
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      11.5555
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3332170
gpu_stall_icnt2sh    = 11231236
partiton_reqs_in_parallel = 17494062
partiton_reqs_in_parallel_total    = 107036514
partiton_level_parallism =      20.4399
partiton_level_parallism_total  =      12.9294
partiton_reqs_in_parallel_util = 17494062
partiton_reqs_in_parallel_util_total    = 107036514
gpu_sim_cycle_parition_util = 849809
gpu_tot_sim_cycle_parition_util    = 4954030
partiton_level_parallism_util =      20.5859
partiton_level_parallism_util_total  =      21.4566
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     132.7518 GB/Sec
L2_BW_total  =      44.5196 GB/Sec
gpu_total_sim_rate=16219

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6657, 6995, 6384, 6631, 6880, 5877, 7207, 6863, 6429, 5805, 6693, 6959, 6132, 6202, 6707, 6265, 5810, 6487, 5732, 5735, 5484, 5756, 5969, 5552, 6030, 5900, 5792, 6270, 6202, 5899, 5914, 6576, 5291, 4929, 5130, 5474, 5446, 5042, 5432, 5053, 5230, 4873, 4642, 4647, 4769, 5008, 4736, 4668, 5202, 4645, 4743, 5069, 5062, 4977, 4909, 5358, 4482, 4513, 4723, 4867, 4845, 4690, 5422, 5100, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 12952224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12871073
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 76265
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16123404	W0_Idle:156080608	W0_Scoreboard:141640109	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1723 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1845 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 9630819 
mrq_lat_table:177714 	4431 	5328 	36615 	21337 	12667 	16432 	23404 	25645 	8458 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3322086 	1046922 	35305 	18342 	6979 	7351 	18675 	16171 	10937 	23139 	17846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	935619 	239480 	1393212 	840039 	440284 	487659 	77105 	5666 	5564 	5914 	7005 	18773 	15756 	10855 	23203 	17782 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	769903 	842952 	1519597 	216076 	30748 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	1019418 	106167 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2601 	527 	200 	91 	36 	28 	48 	53 	40 	41 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        35        45        16        16        16        16        30        30        43        45        47        47        45        46 
dram[1]:        43        41        24        47        16        16        17        16        30        30        46        42        40        43        46        45 
dram[2]:        46        46        41        47        16        16        16        16        30        30        45        45        45        48        43        45 
dram[3]:        41        45        51        46        17        16        16        16        31        30        43        45        43        40        45        43 
dram[4]:        33        42        44        44        16        16        16        16        30        30        42        45        47        44        43        46 
dram[5]:        44        46        48        49        16        16        16        16        30        30        44        34        46        46        43        44 
dram[6]:        46        42        44        48        16        16        17        16        30        30        48        45        44        42        43        46 
dram[7]:        40        43        49        37        16        16        16        16        31        31        42        45        40        46        45        43 
dram[8]:        44        44        40        39        16        16        17        16        30        30        45        44        90        43        39        45 
dram[9]:        47        46        44        36        16        16        16        16        34        33        45        44        42        42        45        45 
dram[10]:        40        45        32        38        17        16        16        16        33        33        48        45        44        46        47        46 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    225405    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    227605    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    266664    226095    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220985    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    225703    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.305897  2.340880  2.500000  2.531205  2.175915  2.186839  2.176255  2.136970  2.116446  2.168689  2.301405  2.314931  2.435748  2.473005  2.157464  2.249742 
dram[1]:  2.310303  2.359039  2.419128  2.520057  2.249678  2.219094  2.133011  2.111243  2.205955  2.212608  2.372185  2.445323  2.395577  2.359212  2.282773  2.201432 
dram[2]:  2.331258  2.373402  2.500726  2.480663  2.228814  2.160652  2.167910  2.119266  2.197304  2.181258  2.371762  2.272727  2.416361  2.489535  2.116565  2.152457 
dram[3]:  2.313044  2.356397  2.505731  2.439024  2.132503  2.157526  2.134071  2.154306  2.181595  2.126190  2.277712  2.377049  2.404817  2.424706  2.149688  2.182112 
dram[4]:  2.268857  2.355128  2.520451  2.454305  2.165501  2.234491  2.122596  2.149398  2.158206  2.236908  2.339599  2.394018  2.447430  2.331492  2.157007  2.171859 
dram[5]:  2.325871  2.336228  2.434247  2.488112  2.178744  2.122378  2.164482  2.134684  2.187354  2.110846  2.365915  2.390026  2.330709  2.275676  2.150924  2.151454 
dram[6]:  2.443467  2.421875  2.558621  2.497890  2.142349  2.225806  2.148276  2.185142  2.177936  2.210918  2.360097  2.363520  2.385698  2.326281  2.154303  2.149505 
dram[7]:  2.307595  2.345771  2.437252  2.530758  2.107143  2.203390  2.121637  2.166460  2.158711  2.246558  2.328588  2.407455  2.361653  2.424608  2.177778  2.193416 
dram[8]:  2.386889  2.399474  2.358639  2.533239  2.177804  2.252874  2.140000  2.083146  2.193510  2.163485  2.321300  2.350190  2.721770  2.356482  2.140960  2.252712 
dram[9]:  2.327785  2.313044  2.535976  2.570769  2.124287  2.201935  2.164090  2.143868  2.149272  2.149343  2.347328  2.420000  2.356164  2.357143  2.172839  2.253583 
dram[10]:  2.304562  2.274272  2.468619  2.489511  2.177559  2.230380  2.161800  2.105568  2.118192  2.193627  2.334168  2.267166  2.354726  2.404086  2.252643  2.189781 
average row locality = 332310/145958 = 2.276751
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1381      1369      1312      1320      1349      1372      1330      1322      1276      1309      1312      1328      1506      1508      1485      1530 
dram[1]:      1395      1393      1304      1317      1320      1342      1316      1323      1300      1291      1301      1343      1426      1467      1497      1523 
dram[2]:      1384      1365      1306      1338      1360      1370      1314      1366      1293      1305      1331      1346      1436      1517      1472      1522 
dram[3]:      1392      1353      1329      1334      1379      1349      1309      1320      1289      1301      1375      1351      1492      1470      1475      1458 
dram[4]:      1392      1360      1327      1374      1359      1343      1313      1316      1307      1293      1342      1335      1491      1483      1476      1517 
dram[5]:      1382      1377      1325      1326      1338      1343      1339      1340      1334      1279      1340      1337      1471      1494      1486      1521 
dram[6]:      1433      1400      1369      1332      1323      1321      1370      1375      1313      1298      1379      1351      1468      1499      1515      1521 
dram[7]:      1353      1385      1370      1321      1358      1352      1335      1319      1306      1305      1378      1348      1484      1449      1524      1493 
dram[8]:      1380      1370      1344      1345      1351      1313      1334      1358      1326      1308      1369      1329      1488      1467      1501      1486 
dram[9]:      1364      1375      1304      1273      1355      1353      1357      1344      1274      1304      1336      1319      1483      1490      1498      1467 
dram[10]:      1386      1380      1324      1341      1322      1318      1337      1351      1310      1303      1344      1308      1442      1492      1490      1492 
total reads: 242180
bank skew: 1530/1273 = 1.20
chip skew: 22267/21858 = 1.02
number of total write accesses:
dram[0]:       496       492       428       424       494       489       448       441       487       478       490       517       579       599       625       650 
dram[1]:       511       473       416       442       428       471       448       461       478       499       490       513       524       569       610       630 
dram[2]:       488       491       417       458       481       486       429       482       500       464       500       504       543       624       598       624 
dram[3]:       470       452       420       466       504       500       426       481       489       485       536       534       605       591       593       567 
dram[4]:       473       477       460       479       499       458       453       468       521       501       525       506       604       627       571       644 
dram[5]:       488       506       452       453       466       478       477       451       534       492       548       532       601       611       609       624 
dram[6]:       512       460       486       444       483       473       499       478       523       484       561       502       567       590       663       650 
dram[7]:       470       501       475       448       471       468       479       425       503       490       585       525       573       561       632       639 
dram[8]:       477       456       458       446       474       451       485       496       499       505       560       530       850       569       595       591 
dram[9]:       454       487       423       398       508       468       463       474       497       495       509       496       581       589       614       577 
dram[10]:       483       494       446       439       444       444       440       464       518       487       521       508       576       626       641       608 
total reads: 90130
bank skew: 850/398 = 2.14
chip skew: 8442/7963 = 1.06
average mf latency per bank:
dram[0]:      26040     25803     28406     27794     25972     27511     28326     27865     25983     25841     24734     22722     21487     21651     21551     22134
dram[1]:      25640     26788     28751     28461     27442     27587     26975     26686     27964     25823     24010     23444     22898     22033     22129     22008
dram[2]:      26132     26930     27159     28097     28016     26998     27049     27183     26362     26410     23731     23941     21610     21687     22664     22758
dram[3]:      26529     26880     28953     27480     26338     27167     27164     28116     25397     25957     23240     23076     20991     21896     22707     22735
dram[4]:      26004     27220     27162     27352     26645     27862     27270     27113     26459     25764     23691     23633     21454     20699     23644     22372
dram[5]:      26010     26186     27854     27126     27217     27123     27812     27266     25417     24875     22775     23613     20210     21496     22535     22317
dram[6]:      25572     26120     26898     27629     27028     27013     25608     27488     26334     26026     22255     23364     21302     21162     21396     21223
dram[7]:      26317     26207     27205     28204     26584     26604     26312     27506     26044     25909     22261     23077     21746     22148     22280     21954
dram[8]:      26538     27180     27063     27851     27971     28277     26909     27125     26162     25791     22885     23342     22374     22422     22842     22708
dram[9]:      27780     26690     27878     29271     26353     27035     26845     28036     25951     26059     23771     23950     21149     21822     22572     22863
dram[10]:      26051     25707     27832     27804     27266     28736     28558     26626     25266     27092     23664     23396     21832     20890     22271     22068
maximum mf latency per bank:
dram[0]:     257530    257491    257698    258040    261856    261738    261710    261811    261728    260151    249094    249103    257867    257850    257726    257787
dram[1]:     257363    257920    257256    257593    261742    259886    260218    261766    261725    260017    248955    248892    257156    257774    257656    257920
dram[2]:     257489    257505    257650    257652    261757    261717    260203    261712    260222    260237    248836    248765    257933    258057    257252    257513
dram[3]:     257915    257615    257566    257649    261822    260328    261794    261739    260100    260187    249069    248689    257855    257963    258023    257373
dram[4]:     257626    257529    257447    257828    259932    261788    261723    260231    260137    260142    248780    249056    257585    257476    257751    257658
dram[5]:     257332    257315    257422    257503    261720    261807    261818    261775    260074    260180    248969    248971    256944    257683    257193    257463
dram[6]:     257762    257130    257216    257195    261772    261861    261739    261870    260195    260204    248711    249311    258020    257021    257205    257405
dram[7]:     257376    257383    257321    257394    261750    259948    261751    260466    261738    261842    248901    248904    258021    257144    257514    257910
dram[8]:     257299    257290    258003    257256    261873    261806    261860    261797    261700    260124    249039    248946    257889    258067    258164    257597
dram[9]:     257147    257695    257692    257326    261819    261856    261829    261851    257431    261813    249076    248739    257149    257851    257391    257401
dram[10]:     257137    257191    257990    258751    261759    261752    261741    261751    261733    261722    249299    249060    257783    257962    257936    257353
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10657511 n_act=13227 n_pre=13211 n_req=30146 n_rd=88036 n_write=19918 bw_util=0.02001
n_activity=502636 dram_eff=0.4296
bk0: 5524a 10701541i bk1: 5476a 10704237i bk2: 5248a 10708303i bk3: 5280a 10704708i bk4: 5396a 10701890i bk5: 5488a 10702616i bk6: 5320a 10711654i bk7: 5288a 10711643i bk8: 5104a 10706794i bk9: 5236a 10705091i bk10: 5248a 10703883i bk11: 5312a 10703278i bk12: 6024a 10698798i bk13: 6032a 10699626i bk14: 5940a 10694052i bk15: 6120a 10690455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352551
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10658879 n_act=12998 n_pre=12982 n_req=29821 n_rd=87432 n_write=19612 bw_util=0.01984
n_activity=497818 dram_eff=0.4301
bk0: 5580a 10703517i bk1: 5572a 10706563i bk2: 5216a 10706557i bk3: 5268a 10706591i bk4: 5280a 10711799i bk5: 5368a 10707549i bk6: 5264a 10708572i bk7: 5292a 10707642i bk8: 5200a 10707616i bk9: 5164a 10704514i bk10: 5204a 10710603i bk11: 5372a 10704305i bk12: 5704a 10705558i bk13: 5868a 10700287i bk14: 5988a 10698042i bk15: 6092a 10692456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10657538 n_act=13226 n_pre=13210 n_req=30114 n_rd=88100 n_write=19829 bw_util=0.02
n_activity=504306 dram_eff=0.428
bk0: 5536a 10704195i bk1: 5460a 10702733i bk2: 5224a 10711926i bk3: 5352a 10704240i bk4: 5440a 10703042i bk5: 5480a 10702407i bk6: 5256a 10713464i bk7: 5464a 10707021i bk8: 5172a 10705192i bk9: 5220a 10704141i bk10: 5324a 10705971i bk11: 5384a 10702552i bk12: 5744a 10701077i bk13: 6068a 10699886i bk14: 5888a 10696510i bk15: 6088a 10695241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10657480 n_act=13295 n_pre=13279 n_req=30095 n_rd=87904 n_write=19945 bw_util=0.01999
n_activity=505311 dram_eff=0.4269
bk0: 5568a 10704629i bk1: 5412a 10710681i bk2: 5316a 10708427i bk3: 5336a 10704785i bk4: 5516a 10702740i bk5: 5396a 10699698i bk6: 5236a 10709519i bk7: 5280a 10709611i bk8: 5156a 10705607i bk9: 5204a 10706732i bk10: 5500a 10704266i bk11: 5404a 10703398i bk12: 5968a 10700620i bk13: 5880a 10701143i bk14: 5900a 10695526i bk15: 5832a 10699549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10656889 n_act=13313 n_pre=13297 n_req=30294 n_rd=88112 n_write=20292 bw_util=0.02009
n_activity=510270 dram_eff=0.4249
bk0: 5568a 10703839i bk1: 5440a 10703919i bk2: 5308a 10707520i bk3: 5496a 10704104i bk4: 5436a 10700803i bk5: 5372a 10702355i bk6: 5252a 10710108i bk7: 5264a 10703628i bk8: 5228a 10700378i bk9: 5172a 10701764i bk10: 5368a 10705137i bk11: 5340a 10706170i bk12: 5964a 10704161i bk13: 5932a 10696416i bk14: 5904a 10698395i bk15: 6068a 10692996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355169
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10656443 n_act=13477 n_pre=13461 n_req=30354 n_rd=88128 n_write=20394 bw_util=0.02011
n_activity=507420 dram_eff=0.4277
bk0: 5528a 10702107i bk1: 5508a 10705082i bk2: 5300a 10706386i bk3: 5304a 10708937i bk4: 5352a 10706394i bk5: 5372a 10701798i bk6: 5356a 10710572i bk7: 5360a 10705917i bk8: 5336a 10703023i bk9: 5116a 10702894i bk10: 5360a 10705129i bk11: 5348a 10704445i bk12: 5884a 10700519i bk13: 5976a 10694536i bk14: 5944a 10695016i bk15: 6084a 10690192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.348038
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10655477 n_act=13394 n_pre=13378 n_req=30642 n_rd=89068 n_write=20586 bw_util=0.02032
n_activity=511716 dram_eff=0.4286
bk0: 5732a 10705247i bk1: 5600a 10704083i bk2: 5476a 10705005i bk3: 5328a 10707634i bk4: 5292a 10700451i bk5: 5284a 10701816i bk6: 5480a 10703554i bk7: 5500a 10706002i bk8: 5252a 10706854i bk9: 5192a 10705478i bk10: 5516a 10700486i bk11: 5404a 10707484i bk12: 5872a 10700668i bk13: 5996a 10700004i bk14: 6060a 10692741i bk15: 6084a 10691548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354736
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10656727 n_act=13324 n_pre=13308 n_req=30325 n_rd=88320 n_write=20224 bw_util=0.02012
n_activity=505895 dram_eff=0.4291
bk0: 5412a 10707131i bk1: 5540a 10704413i bk2: 5480a 10705954i bk3: 5284a 10707777i bk4: 5432a 10704218i bk5: 5408a 10703027i bk6: 5340a 10710633i bk7: 5276a 10712458i bk8: 5224a 10703989i bk9: 5220a 10706350i bk10: 5512a 10702354i bk11: 5392a 10702453i bk12: 5936a 10702085i bk13: 5796a 10697338i bk14: 6096a 10694537i bk15: 5972a 10694904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35028
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10656777 n_act=13287 n_pre=13271 n_req=30511 n_rd=88276 n_write=20292 bw_util=0.02012
n_activity=505333 dram_eff=0.4297
bk0: 5520a 10702580i bk1: 5480a 10704082i bk2: 5376a 10706283i bk3: 5380a 10708403i bk4: 5404a 10702958i bk5: 5252a 10706651i bk6: 5336a 10709739i bk7: 5432a 10707364i bk8: 5304a 10702028i bk9: 5232a 10704652i bk10: 5476a 10700131i bk11: 5316a 10700725i bk12: 5952a 10698215i bk13: 5868a 10699992i bk14: 6004a 10695779i bk15: 5944a 10692835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346349
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10658371 n_act=13144 n_pre=13128 n_req=29929 n_rd=87584 n_write=19676 bw_util=0.01988
n_activity=497756 dram_eff=0.431
bk0: 5456a 10705933i bk1: 5500a 10705419i bk2: 5216a 10709923i bk3: 5092a 10711397i bk4: 5420a 10703011i bk5: 5412a 10706836i bk6: 5428a 10711502i bk7: 5376a 10709167i bk8: 5096a 10706517i bk9: 5216a 10705227i bk10: 5344a 10704393i bk11: 5276a 10706665i bk12: 5932a 10700163i bk13: 5960a 10697333i bk14: 5992a 10696078i bk15: 5868a 10696743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342971
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10791903 n_nop=10657673 n_act=13274 n_pre=13258 n_req=30079 n_rd=87760 n_write=19938 bw_util=0.01996
n_activity=503167 dram_eff=0.4281
bk0: 5544a 10703465i bk1: 5520a 10705432i bk2: 5296a 10706491i bk3: 5364a 10706877i bk4: 5288a 10710152i bk5: 5272a 10706374i bk6: 5348a 10714333i bk7: 5404a 10706832i bk8: 5240a 10705195i bk9: 5212a 10705315i bk10: 5376a 10704669i bk11: 5232a 10707679i bk12: 5768a 10702984i bk13: 5968a 10697710i bk14: 5960a 10695438i bk15: 5968a 10694140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345904

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10951, Miss_rate = 0.054, Pending_hits = 1467, Reservation_fails = 6
L2_cache_bank[1]: Access = 204825, Miss = 11058, Miss_rate = 0.054, Pending_hits = 1490, Reservation_fails = 8
L2_cache_bank[2]: Access = 203921, Miss = 10859, Miss_rate = 0.053, Pending_hits = 1463, Reservation_fails = 8
L2_cache_bank[3]: Access = 204543, Miss = 10999, Miss_rate = 0.054, Pending_hits = 1479, Reservation_fails = 8
L2_cache_bank[4]: Access = 203926, Miss = 10896, Miss_rate = 0.053, Pending_hits = 1449, Reservation_fails = 3
L2_cache_bank[5]: Access = 205028, Miss = 11129, Miss_rate = 0.054, Pending_hits = 1483, Reservation_fails = 7
L2_cache_bank[6]: Access = 205141, Miss = 11040, Miss_rate = 0.054, Pending_hits = 1454, Reservation_fails = 18
L2_cache_bank[7]: Access = 204015, Miss = 10936, Miss_rate = 0.054, Pending_hits = 1442, Reservation_fails = 19
L2_cache_bank[8]: Access = 204756, Miss = 11007, Miss_rate = 0.054, Pending_hits = 1497, Reservation_fails = 8
L2_cache_bank[9]: Access = 204618, Miss = 11021, Miss_rate = 0.054, Pending_hits = 1455, Reservation_fails = 9
L2_cache_bank[10]: Access = 204736, Miss = 11015, Miss_rate = 0.054, Pending_hits = 1435, Reservation_fails = 5
L2_cache_bank[11]: Access = 204819, Miss = 11017, Miss_rate = 0.054, Pending_hits = 1498, Reservation_fails = 6
L2_cache_bank[12]: Access = 204923, Miss = 11170, Miss_rate = 0.055, Pending_hits = 1507, Reservation_fails = 10
L2_cache_bank[13]: Access = 205297, Miss = 11097, Miss_rate = 0.054, Pending_hits = 1464, Reservation_fails = 14
L2_cache_bank[14]: Access = 204654, Miss = 11108, Miss_rate = 0.054, Pending_hits = 1443, Reservation_fails = 10
L2_cache_bank[15]: Access = 205078, Miss = 10972, Miss_rate = 0.054, Pending_hits = 1410, Reservation_fails = 12
L2_cache_bank[16]: Access = 233916, Miss = 11093, Miss_rate = 0.047, Pending_hits = 1691, Reservation_fails = 5
L2_cache_bank[17]: Access = 204248, Miss = 10976, Miss_rate = 0.054, Pending_hits = 1434, Reservation_fails = 6
L2_cache_bank[18]: Access = 203028, Miss = 10971, Miss_rate = 0.054, Pending_hits = 1443, Reservation_fails = 10
L2_cache_bank[19]: Access = 202820, Miss = 10925, Miss_rate = 0.054, Pending_hits = 1450, Reservation_fails = 14
L2_cache_bank[20]: Access = 202456, Miss = 10955, Miss_rate = 0.054, Pending_hits = 1454, Reservation_fails = 12
L2_cache_bank[21]: Access = 203679, Miss = 10985, Miss_rate = 0.054, Pending_hits = 1423, Reservation_fails = 9
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 242180
L2_total_cache_miss_rate = 0.0535
L2_total_cache_pending_hits = 32331
L2_total_cache_reservation_fails = 207
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3152182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1097187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42539
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 206
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.6242
	minimum = 6
	maximum = 1282
Network latency average = 40.0381
	minimum = 6
	maximum = 1211
Slowest packet = 6660214
Flit latency average = 31.396
	minimum = 6
	maximum = 1211
Slowest flit = 11827592
Fragmentation average = 0.0257917
	minimum = 0
	maximum = 887
Injected packet rate average = 0.0280115
	minimum = 0.0227778 (at node 13)
	maximum = 0.032195 (at node 33)
Accepted packet rate average = 0.0280115
	minimum = 0.0227778 (at node 13)
	maximum = 0.032195 (at node 33)
Injected flit rate average = 0.0489089
	minimum = 0.0241751 (at node 13)
	maximum = 0.0783329 (at node 33)
Accepted flit rate average= 0.0489089
	minimum = 0.0333049 (at node 48)
	maximum = 0.0642486 (at node 25)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0499 (17 samples)
	minimum = 6 (17 samples)
	maximum = 517.941 (17 samples)
Network latency average = 21.3738 (17 samples)
	minimum = 6 (17 samples)
	maximum = 415.706 (17 samples)
Flit latency average = 21.917 (17 samples)
	minimum = 6 (17 samples)
	maximum = 415 (17 samples)
Fragmentation average = 0.00780271 (17 samples)
	minimum = 0 (17 samples)
	maximum = 159.235 (17 samples)
Injected packet rate average = 0.0308215 (17 samples)
	minimum = 0.0251641 (17 samples)
	maximum = 0.102744 (17 samples)
Accepted packet rate average = 0.0308215 (17 samples)
	minimum = 0.0251641 (17 samples)
	maximum = 0.102744 (17 samples)
Injected flit rate average = 0.0476333 (17 samples)
	minimum = 0.03208 (17 samples)
	maximum = 0.127435 (17 samples)
Accepted flit rate average = 0.0476333 (17 samples)
	minimum = 0.0350126 (17 samples)
	maximum = 0.19217 (17 samples)
Injected packet size average = 1.54546 (17 samples)
Accepted packet size average = 1.54546 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 22 sec (6862 sec)
gpgpu_simulation_rate = 16219 (inst/sec)
gpgpu_simulation_rate = 1403 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10305
gpu_sim_insn = 4532584
gpu_ipc =     439.8432
gpu_tot_sim_cycle = 9864060
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      11.7427
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3332309
gpu_stall_icnt2sh    = 11231418
partiton_reqs_in_parallel = 226571
partiton_reqs_in_parallel_total    = 124530576
partiton_level_parallism =      21.9865
partiton_level_parallism_total  =      12.6476
partiton_reqs_in_parallel_util = 226571
partiton_reqs_in_parallel_util_total    = 124530576
gpu_sim_cycle_parition_util = 10305
gpu_tot_sim_cycle_parition_util    = 5803839
partiton_level_parallism_util =      21.9865
partiton_level_parallism_util_total  =      21.4575
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.1807 GB/Sec
L2_BW_total  =      43.7538 GB/Sec
gpu_total_sim_rate=16804

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6807, 7145, 6534, 6796, 7060, 6027, 7342, 7013, 6609, 5955, 6858, 7094, 6267, 6382, 6872, 6430, 5954, 6601, 5876, 5864, 5613, 5855, 6098, 5696, 6174, 6014, 5921, 6369, 6316, 6013, 6058, 6720, 5420, 5043, 5244, 5588, 5560, 5171, 5561, 5182, 5329, 5017, 4771, 4776, 4883, 5122, 4865, 4797, 5346, 4774, 4872, 5183, 5176, 5121, 5038, 5487, 4596, 4627, 4822, 4996, 4974, 4834, 5536, 5229, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 13135400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13054209
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 76305
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16430984	W0_Idle:156125297	W0_Scoreboard:141688353	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1723 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1834 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 9864059 
mrq_lat_table:180888 	4503 	5528 	37234 	21664 	12834 	16611 	23473 	25645 	8458 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3346661 	1051809 	35320 	18348 	6979 	7351 	18675 	16171 	10937 	23139 	17846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	939768 	240593 	1394556 	846050 	454613 	490058 	77237 	5672 	5564 	5914 	7005 	18773 	15756 	10855 	23203 	17782 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	777220 	843772 	1519631 	216076 	30748 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	1019418 	127479 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2621 	528 	200 	91 	36 	28 	48 	53 	40 	41 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        35        45        16        16        16        16        30        30        43        45        47        47        45        46 
dram[1]:        43        41        24        47        16        16        17        16        30        30        46        42        40        43        46        45 
dram[2]:        46        46        41        47        16        16        16        16        30        30        45        45        45        48        43        45 
dram[3]:        41        45        51        46        17        16        16        16        31        30        43        45        43        40        45        43 
dram[4]:        33        42        44        44        16        16        16        16        30        30        42        45        47        44        43        46 
dram[5]:        44        46        48        49        16        16        16        16        30        30        44        34        46        46        43        44 
dram[6]:        46        42        44        48        16        16        17        16        30        30        48        45        44        42        43        46 
dram[7]:        40        43        49        37        16        16        16        16        31        31        42        45        40        46        45        43 
dram[8]:        44        44        40        39        16        16        17        16        30        30        45        44        91        43        39        45 
dram[9]:        47        46        44        36        16        16        16        16        34        33        45        44        42        42        45        45 
dram[10]:        40        45        32        38        17        16        16        16        33        33        48        45        44        46        47        46 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    225405    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    227605    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    266664    226095    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220985    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    225703    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.348039  2.380653  2.526542  2.566667  2.175915  2.186839  2.174817  2.136804  2.142515  2.193237  2.346497  2.357143  2.480747  2.506433  2.189990  2.277949 
dram[1]:  2.351449  2.403531  2.446629  2.543509  2.244872  2.215854  2.135429  2.112293  2.233911  2.237685  2.422721  2.483617  2.435583  2.400000  2.318574  2.237755 
dram[2]:  2.370968  2.416347  2.524638  2.506207  2.227053  2.157773  2.166047  2.116705  2.218027  2.206388  2.411840  2.317402  2.460976  2.517361  2.147658  2.187812 
dram[3]:  2.356079  2.390402  2.537911  2.466216  2.129944  2.156177  2.133907  2.153938  2.208078  2.148104  2.322235  2.420655  2.448513  2.464789  2.187759  2.215434 
dram[4]:  2.313487  2.397190  2.547887  2.478204  2.162791  2.231436  2.119904  2.149218  2.184923  2.256824  2.378580  2.433204  2.488345  2.366337  2.188482  2.210843 
dram[5]:  2.371747  2.378245  2.454918  2.512570  2.177322  2.122235  2.161712  2.133017  2.208625  2.138955  2.411765  2.424397  2.373737  2.312837  2.182004  2.195195 
dram[6]:  2.484355  2.468831  2.570451  2.515406  2.140995  2.225806  2.147936  2.186101  2.202830  2.233333  2.401699  2.407360  2.415888  2.368889  2.182266  2.186759 
dram[7]:  2.351454  2.387856  2.459921  2.560000  2.109447  2.204601  2.121495  2.163569  2.185493  2.265509  2.368047  2.452564  2.405498  2.465144  2.209889  2.229980 
dram[8]:  2.425287  2.444882  2.383007  2.562147  2.175000  2.250955  2.139836  2.081930  2.212919  2.187649  2.366586  2.385678  2.854167  2.397688  2.176171  2.285097 
dram[9]:  2.375959  2.354839  2.563050  2.593272  2.125285  2.200483  2.161329  2.142353  2.175121  2.174584  2.390368  2.460927  2.386364  2.394144  2.206366  2.296378 
dram[10]:  2.341523  2.310012  2.495822  2.511142  2.177559  2.230088  2.161408  2.103009  2.150289  2.221001  2.381250  2.309317  2.390698  2.441676  2.288421  2.224766 
average row locality = 337117/146381 = 2.303011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1396      1385      1322      1330      1349      1372      1331      1323      1288      1322      1327      1344      1522      1523      1499      1547 
dram[1]:      1411      1409      1313      1326      1321      1344      1318      1326      1310      1303      1320      1359      1442      1486      1515      1539 
dram[2]:      1399      1381      1314      1347      1362      1371      1317      1366      1305      1316      1349      1364      1452      1533      1489      1541 
dram[3]:      1408      1369      1338      1343      1380      1349      1311      1323      1299      1314      1392      1367      1512      1487      1494      1477 
dram[4]:      1408      1376      1336      1383      1360      1344      1314      1318      1318      1304      1361      1351      1507      1501      1493      1533 
dram[5]:      1398      1393      1334      1335      1339      1344      1340      1343      1345      1290      1355      1355      1490      1511      1504      1541 
dram[6]:      1448      1416      1377      1341      1324      1321      1373      1378      1326      1309      1396      1369      1483      1518      1532      1539 
dram[7]:      1369      1401      1380      1330      1360      1352      1336      1320      1318      1317      1395      1364      1503      1465      1540      1510 
dram[8]:      1396      1386      1353      1354      1351      1315      1336      1358      1336      1320      1385      1346      1506      1483      1517      1503 
dram[9]:      1380      1391      1313      1282      1358      1354      1358      1345      1286      1317      1352      1339      1499      1508      1515      1484 
dram[10]:      1402      1396      1333      1350      1322      1318      1340      1352      1323      1315      1360      1325      1458      1510      1507      1509 
total reads: 244171
bank skew: 1547/1282 = 1.21
chip skew: 22450/22042 = 1.02
number of total write accesses:
dram[0]:       520       510       439       441       494       489       448       442       501       494       515       537       604       620       645       674 
dram[1]:       536       497       429       457       430       473       448       461       495       514       514       536       543       590       632       654 
dram[2]:       512       511       428       470       482       489       431       484       516       480       525       527       566       642       620       649 
dram[3]:       491       474       436       482       505       501       426       482       505       499       561       555       628       613       615       590 
dram[4]:       496       501       473       493       500       459       454       468       537       515       549       525       628       650       597       669 
dram[5]:       516       531       463       464       466       479       478       453       550       511       572       553       625       633       630       652 
dram[6]:       537       485       502       455       483       473       500       478       542       500       583       528       585       614       683       674 
dram[7]:       491       526       492       462       471       469       480       426       520       509       606       549       597       586       650       662 
dram[8]:       503       477       470       460       476       452       485       497       514       522       584       553       960       591       620       613 
dram[9]:       478       507       435       414       508       468       464       476       515       514       534       519       601       618       634       608 
dram[10]:       504       519       459       453       444       446       441       465       537       504       545       534       598       646       667       629 
total reads: 92946
bank skew: 960/414 = 2.32
chip skew: 8777/8209 = 1.07
average mf latency per bank:
dram[0]:      25519     25350     28076     27381     25985     27525     28326     27848     25626     25447     24217     22306     21087     21301     21223     21739
dram[1]:      25111     26236     28397     28087     27409     27539     26960     26657     27565     25459     23467     22981     22508     21623     21731     21620
dram[2]:      25609     26426     26872     27781     27984     26953     26987     27169     25976     26033     23205     23441     21208     21361     22259     22314
dram[3]:      26022     26336     28555     27113     26322     27165     27149     28070     25051     25589     22759     22649     20584     21504     22279     22287
dram[4]:      25481     26648     26841     27026     26629     27844     27256     27097     26092     25428     23177     23211     21067     20318     23173     21970
dram[5]:      25423     25639     27554     26834     27216     27106     27796     27205     25074     24480     22335     23149     19813     21119     22138     21842
dram[6]:      25066     25567     26564     27331     27027     27027     25567     27458     25902     25656     21836     22842     20977     20752     21053     20835
dram[7]:      25805     25661     26822     27853     26569     26603     26299     27490     25653     25490     21858     22615     21316     21721     21948     21565
dram[8]:      25963     26651     26761     27509     27955     28245     26898     27127     25833     25406     22444     22874     21714     22028     22421     22306
dram[9]:      27193     26194     27554     28851     26324     27034     26832     28006     25540     25625     23275     23417     20800     21355     22198     22354
dram[10]:      25555     25167     27500     27459     27280     28717     28510     26613     24851     26680     23187     22875     21444     20536     21844     21689
maximum mf latency per bank:
dram[0]:     257530    257491    257698    258040    261856    261738    261710    261811    261728    260151    249094    249103    257867    257850    257726    257787
dram[1]:     257363    257920    257256    257593    261742    259886    260218    261766    261725    260017    248955    248892    257156    257774    257656    257920
dram[2]:     257489    257505    257650    257652    261757    261717    260203    261712    260222    260237    248836    248765    257933    258057    257252    257513
dram[3]:     257915    257615    257566    257649    261822    260328    261794    261739    260100    260187    249069    248689    257855    257963    258023    257373
dram[4]:     257626    257529    257447    257828    259932    261788    261723    260231    260137    260142    248780    249056    257585    257476    257751    257658
dram[5]:     257332    257315    257422    257503    261720    261807    261818    261775    260074    260180    248969    248971    256944    257683    257193    257463
dram[6]:     257762    257130    257216    257195    261772    261861    261739    261870    260195    260204    248711    249311    258020    257021    257205    257405
dram[7]:     257376    257383    257321    257394    261750    259948    261751    260466    261738    261842    248901    248904    258021    257144    257514    257910
dram[8]:     257299    257290    258003    257256    261873    261806    261860    261797    261700    260124    249039    248946    257889    258067    258164    257597
dram[9]:     257147    257695    257692    257326    261819    261856    261829    261851    257431    261813    249076    248739    257149    257851    257391    257401
dram[10]:     257137    257191    257990    258751    261759    261752    261741    261751    261733    261722    249299    249060    257783    257962    257936    257353
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10675641 n_act=13254 n_pre=13238 n_req=30553 n_rd=88720 n_write=20184 bw_util=0.02015
n_activity=507810 dram_eff=0.4289
bk0: 5584a 10720218i bk1: 5540a 10723008i bk2: 5288a 10727184i bk3: 5320a 10723520i bk4: 5396a 10721020i bk5: 5488a 10721750i bk6: 5324a 10730760i bk7: 5292a 10730737i bk8: 5152a 10725500i bk9: 5288a 10723746i bk10: 5308a 10722520i bk11: 5376a 10721938i bk12: 6088a 10717444i bk13: 6092a 10718322i bk14: 5996a 10712778i bk15: 6188a 10708990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10676925 n_act=13033 n_pre=13017 n_req=30251 n_rd=88168 n_write=19894 bw_util=0.01999
n_activity=503330 dram_eff=0.4294
bk0: 5644a 10722156i bk1: 5636a 10725215i bk2: 5252a 10725466i bk3: 5304a 10725397i bk4: 5284a 10730812i bk5: 5376a 10726572i bk6: 5272a 10727689i bk7: 5304a 10726733i bk8: 5240a 10726332i bk9: 5212a 10723181i bk10: 5280a 10729212i bk11: 5436a 10722822i bk12: 5768a 10724286i bk13: 5944a 10718929i bk14: 6060a 10716689i bk15: 6156a 10711141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350377
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10675563 n_act=13270 n_pre=13254 n_req=30538 n_rd=88824 n_write=20126 bw_util=0.02016
n_activity=509999 dram_eff=0.4273
bk0: 5596a 10722784i bk1: 5524a 10721361i bk2: 5256a 10730848i bk3: 5388a 10723167i bk4: 5448a 10722103i bk5: 5484a 10721438i bk6: 5268a 10732479i bk7: 5464a 10726076i bk8: 5220a 10723852i bk9: 5264a 10722815i bk10: 5396a 10724480i bk11: 5456a 10721145i bk12: 5808a 10719771i bk13: 6132a 10718563i bk14: 5956a 10715133i bk15: 6164a 10713810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10675516 n_act=13330 n_pre=13314 n_req=30526 n_rd=88652 n_write=20225 bw_util=0.02014
n_activity=511070 dram_eff=0.4261
bk0: 5632a 10723315i bk1: 5476a 10729285i bk2: 5352a 10727317i bk3: 5372a 10723609i bk4: 5520a 10721791i bk5: 5396a 10718785i bk6: 5244a 10728610i bk7: 5292a 10728664i bk8: 5196a 10724287i bk9: 5256a 10725397i bk10: 5568a 10722837i bk11: 5468a 10722034i bk12: 6048a 10719223i bk13: 5948a 10719793i bk14: 5976a 10714238i bk15: 5908a 10718110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34776
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10674943 n_act=13353 n_pre=13337 n_req=30721 n_rd=88828 n_write=20576 bw_util=0.02024
n_activity=515879 dram_eff=0.4241
bk0: 5632a 10722609i bk1: 5504a 10722563i bk2: 5344a 10726399i bk3: 5532a 10722956i bk4: 5440a 10719861i bk5: 5376a 10721408i bk6: 5256a 10729185i bk7: 5272a 10722723i bk8: 5272a 10719097i bk9: 5216a 10720460i bk10: 5444a 10723674i bk11: 5404a 10724829i bk12: 6028a 10722832i bk13: 6004a 10715022i bk14: 5972a 10716910i bk15: 6132a 10711675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10674466 n_act=13516 n_pre=13500 n_req=30793 n_rd=88868 n_write=20687 bw_util=0.02027
n_activity=513167 dram_eff=0.427
bk0: 5592a 10720663i bk1: 5572a 10723694i bk2: 5336a 10725266i bk3: 5340a 10727824i bk4: 5356a 10725496i bk5: 5376a 10720892i bk6: 5360a 10729655i bk7: 5372a 10724936i bk8: 5380a 10721611i bk9: 5160a 10721546i bk10: 5420a 10723704i bk11: 5420a 10722974i bk12: 5960a 10719191i bk13: 6044a 10713178i bk14: 6016a 10713651i bk15: 6164a 10708783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.348266
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10673505 n_act=13438 n_pre=13422 n_req=31072 n_rd=89800 n_write=20872 bw_util=0.02047
n_activity=517535 dram_eff=0.4277
bk0: 5792a 10723861i bk1: 5664a 10722721i bk2: 5508a 10723738i bk3: 5364a 10726453i bk4: 5296a 10719543i bk5: 5284a 10720946i bk6: 5492a 10722605i bk7: 5512a 10725089i bk8: 5304a 10725440i bk9: 5236a 10724136i bk10: 5584a 10719179i bk11: 5476a 10726062i bk12: 5932a 10719314i bk13: 6072a 10718606i bk14: 6128a 10711400i bk15: 6156a 10710208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354782
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10674780 n_act=13358 n_pre=13342 n_req=30756 n_rd=89040 n_write=20517 bw_util=0.02027
n_activity=511680 dram_eff=0.4282
bk0: 5476a 10725870i bk1: 5604a 10723001i bk2: 5520a 10724709i bk3: 5320a 10726630i bk4: 5440a 10723336i bk5: 5408a 10722153i bk6: 5344a 10729734i bk7: 5280a 10731533i bk8: 5272a 10722648i bk9: 5268a 10724903i bk10: 5580a 10721079i bk11: 5456a 10721129i bk12: 6012a 10720727i bk13: 5860a 10715967i bk14: 6160a 10713295i bk15: 6040a 10713580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350425
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10674736 n_act=13328 n_pre=13312 n_req=31022 n_rd=88980 n_write=20681 bw_util=0.02029
n_activity=511269 dram_eff=0.429
bk0: 5584a 10721177i bk1: 5544a 10722774i bk2: 5412a 10725189i bk3: 5416a 10727292i bk4: 5404a 10722008i bk5: 5260a 10725709i bk6: 5344a 10728836i bk7: 5432a 10726463i bk8: 5344a 10720544i bk9: 5280a 10723112i bk10: 5540a 10718856i bk11: 5384a 10719344i bk12: 6024a 10716663i bk13: 5932a 10718690i bk14: 6068a 10714487i bk15: 6012a 10711422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346764
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10676365 n_act=13190 n_pre=13174 n_req=30374 n_rd=88324 n_write=19984 bw_util=0.02004
n_activity=503638 dram_eff=0.4301
bk0: 5520a 10724620i bk1: 5564a 10724112i bk2: 5252a 10728784i bk3: 5128a 10730156i bk4: 5432a 10722092i bk5: 5416a 10725930i bk6: 5432a 10730564i bk7: 5380a 10728216i bk8: 5144a 10725097i bk9: 5268a 10723802i bk10: 5408a 10723006i bk11: 5356a 10725272i bk12: 5996a 10718838i bk13: 6032a 10715846i bk14: 6060a 10714812i bk15: 5936a 10715263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34327
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10811037 n_nop=10675720 n_act=13312 n_pre=13296 n_req=30511 n_rd=88480 n_write=20229 bw_util=0.02011
n_activity=508883 dram_eff=0.4272
bk0: 5608a 10722107i bk1: 5584a 10724004i bk2: 5332a 10725383i bk3: 5400a 10725660i bk4: 5288a 10729278i bk5: 5272a 10725460i bk6: 5360a 10733385i bk7: 5408a 10725901i bk8: 5292a 10723850i bk9: 5260a 10723978i bk10: 5440a 10723359i bk11: 5300a 10726254i bk12: 5832a 10721643i bk13: 6040a 10716316i bk14: 6028a 10713978i bk15: 6036a 10712769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11034, Miss_rate = 0.054, Pending_hits = 1507, Reservation_fails = 7
L2_cache_bank[1]: Access = 205937, Miss = 11146, Miss_rate = 0.054, Pending_hits = 1524, Reservation_fails = 8
L2_cache_bank[2]: Access = 205029, Miss = 10950, Miss_rate = 0.053, Pending_hits = 1506, Reservation_fails = 9
L2_cache_bank[3]: Access = 205636, Miss = 11092, Miss_rate = 0.054, Pending_hits = 1525, Reservation_fails = 9
L2_cache_bank[4]: Access = 205010, Miss = 10987, Miss_rate = 0.054, Pending_hits = 1495, Reservation_fails = 6
L2_cache_bank[5]: Access = 206107, Miss = 11219, Miss_rate = 0.054, Pending_hits = 1525, Reservation_fails = 7
L2_cache_bank[6]: Access = 206240, Miss = 11134, Miss_rate = 0.054, Pending_hits = 1505, Reservation_fails = 19
L2_cache_bank[7]: Access = 205089, Miss = 11029, Miss_rate = 0.054, Pending_hits = 1483, Reservation_fails = 19
L2_cache_bank[8]: Access = 205876, Miss = 11097, Miss_rate = 0.054, Pending_hits = 1543, Reservation_fails = 8
L2_cache_bank[9]: Access = 205691, Miss = 11110, Miss_rate = 0.054, Pending_hits = 1497, Reservation_fails = 11
L2_cache_bank[10]: Access = 205863, Miss = 11105, Miss_rate = 0.054, Pending_hits = 1482, Reservation_fails = 5
L2_cache_bank[11]: Access = 205901, Miss = 11112, Miss_rate = 0.054, Pending_hits = 1551, Reservation_fails = 7
L2_cache_bank[12]: Access = 206031, Miss = 11259, Miss_rate = 0.055, Pending_hits = 1547, Reservation_fails = 11
L2_cache_bank[13]: Access = 206398, Miss = 11191, Miss_rate = 0.054, Pending_hits = 1518, Reservation_fails = 15
L2_cache_bank[14]: Access = 205748, Miss = 11201, Miss_rate = 0.054, Pending_hits = 1484, Reservation_fails = 10
L2_cache_bank[15]: Access = 206195, Miss = 11059, Miss_rate = 0.054, Pending_hits = 1460, Reservation_fails = 15
L2_cache_bank[16]: Access = 240327, Miss = 11180, Miss_rate = 0.047, Pending_hits = 1816, Reservation_fails = 8
L2_cache_bank[17]: Access = 205364, Miss = 11065, Miss_rate = 0.054, Pending_hits = 1472, Reservation_fails = 6
L2_cache_bank[18]: Access = 204106, Miss = 11061, Miss_rate = 0.054, Pending_hits = 1489, Reservation_fails = 11
L2_cache_bank[19]: Access = 203935, Miss = 11020, Miss_rate = 0.054, Pending_hits = 1507, Reservation_fails = 16
L2_cache_bank[20]: Access = 203542, Miss = 11045, Miss_rate = 0.054, Pending_hits = 1499, Reservation_fails = 12
L2_cache_bank[21]: Access = 204790, Miss = 11075, Miss_rate = 0.054, Pending_hits = 1464, Reservation_fails = 11
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 244171
L2_total_cache_miss_rate = 0.0536
L2_total_cache_pending_hits = 33399
L2_total_cache_reservation_fails = 230
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3159959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115834
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4925
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 229
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.2084
	minimum = 6
	maximum = 833
Network latency average = 40.1518
	minimum = 6
	maximum = 585
Slowest packet = 9050456
Flit latency average = 46.7951
	minimum = 6
	maximum = 584
Slowest flit = 15632201
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0572235
	minimum = 0.0442525 (at node 16)
	maximum = 0.311078 (at node 44)
Accepted packet rate average = 0.0572235
	minimum = 0.0442525 (at node 16)
	maximum = 0.311078 (at node 44)
Injected flit rate average = 0.0858353
	minimum = 0.070115 (at node 37)
	maximum = 0.32908 (at node 44)
Accepted flit rate average= 0.0858353
	minimum = 0.0558979 (at node 16)
	maximum = 0.604154 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.1698 (18 samples)
	minimum = 6 (18 samples)
	maximum = 535.444 (18 samples)
Network latency average = 22.417 (18 samples)
	minimum = 6 (18 samples)
	maximum = 425.111 (18 samples)
Flit latency average = 23.2992 (18 samples)
	minimum = 6 (18 samples)
	maximum = 424.389 (18 samples)
Fragmentation average = 0.00736923 (18 samples)
	minimum = 0 (18 samples)
	maximum = 150.389 (18 samples)
Injected packet rate average = 0.0322883 (18 samples)
	minimum = 0.0262245 (18 samples)
	maximum = 0.114318 (18 samples)
Accepted packet rate average = 0.0322883 (18 samples)
	minimum = 0.0262245 (18 samples)
	maximum = 0.114318 (18 samples)
Injected flit rate average = 0.0497556 (18 samples)
	minimum = 0.034193 (18 samples)
	maximum = 0.138637 (18 samples)
Accepted flit rate average = 0.0497556 (18 samples)
	minimum = 0.0361729 (18 samples)
	maximum = 0.215058 (18 samples)
Injected packet size average = 1.54098 (18 samples)
Accepted packet size average = 1.54098 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 53 sec (6893 sec)
gpgpu_simulation_rate = 16804 (inst/sec)
gpgpu_simulation_rate = 1431 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 640323
gpu_sim_insn = 5569050
gpu_ipc =       8.6973
gpu_tot_sim_cycle = 10731605
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      11.3124
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3334019
gpu_stall_icnt2sh    = 11241534
partiton_reqs_in_parallel = 14085396
partiton_reqs_in_parallel_total    = 124757147
partiton_level_parallism =      21.9973
partiton_level_parallism_total  =      12.9377
partiton_reqs_in_parallel_util = 14085396
partiton_reqs_in_parallel_util_total    = 124757147
gpu_sim_cycle_parition_util = 640323
gpu_tot_sim_cycle_parition_util    = 5814144
partiton_level_parallism_util =      21.9973
partiton_level_parallism_util_total  =      21.5111
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      14.2013 GB/Sec
L2_BW_total  =      41.0641 GB/Sec
gpu_total_sim_rate=16175

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023126
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7107, 7498, 7014, 7081, 7485, 6396, 7842, 7443, 7049, 6440, 7403, 7363, 6712, 6796, 7387, 6645, 6216, 6993, 6368, 6071, 5790, 6232, 6445, 5957, 6466, 6490, 6313, 6461, 6738, 6259, 6365, 7112, 5812, 5624, 5661, 5995, 5837, 5692, 5823, 5597, 5651, 5349, 5163, 5023, 5305, 5464, 5302, 5059, 5601, 5103, 5257, 5612, 5636, 5476, 5423, 5840, 5011, 5012, 5122, 5356, 5619, 5333, 6111, 5613, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 13159183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13077686
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 76611
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16457575	W0_Idle:168731380	W0_Scoreboard:164390150	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1723 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1889 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 10729240 
mrq_lat_table:188479 	4819 	5964 	38106 	23256 	14503 	18538 	25376 	27035 	8554 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3428522 	1060624 	36547 	18357 	6991 	7403 	18802 	16455 	11329 	25151 	18993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1024692 	242230 	1394914 	846321 	459333 	490058 	77237 	5672 	5564 	5926 	7057 	18900 	16040 	11247 	25215 	18929 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	849132 	857745 	1524304 	216102 	30748 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	1019418 	132833 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2785 	531 	203 	92 	37 	33 	53 	61 	46 	44 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        35        45        16        16        16        16        30        30        43        45        47        47        45        46 
dram[1]:        43        41        24        47        16        16        17        16        30        30        46        42        40        43        46        45 
dram[2]:        46        46        41        47        16        16        16        16        30        30        45        45        45        48        43        45 
dram[3]:        41        45        51        46        17        16        16        16        31        30        43        45        43        40        45        43 
dram[4]:        39        42        44        44        16        16        16        16        30        30        42        45        47        44        43        46 
dram[5]:        44        46        48        49        16        16        16        16        30        30        44        34        46        46        43        44 
dram[6]:        46        42        44        48        16        16        17        16        30        30        48        45        44        42        43        46 
dram[7]:        40        43        49        37        16        16        16        16        31        31        42        45        40        46        45        43 
dram[8]:        44        44        40        39        16        16        17        16        30        30        45        44        91        43        39        45 
dram[9]:        47        46        44        36        16        16        16        16        34        33        45        44        42        42        45        45 
dram[10]:        40        45        32        38        17        16        16        16        33        33        48        45        44        46        47        46 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    225405    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    227605    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    266664    226095    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220985    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    225703    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.351508  2.398315  2.494624  2.556927  2.197072  2.171617  2.177700  2.136674  2.137697  2.186421  2.321343  2.342756  2.496652  2.483407  2.201970  2.285015 
dram[1]:  2.363636  2.403846  2.439894  2.524324  2.251512  2.194064  2.129841  2.109131  2.243529  2.232477  2.400000  2.465347  2.424594  2.394040  2.316822  2.241715 
dram[2]:  2.382527  2.443627  2.514364  2.474093  2.215176  2.154444  2.172695  2.112798  2.212471  2.190920  2.397797  2.315912  2.471742  2.505507  2.164888  2.190202 
dram[3]:  2.374705  2.389369  2.550409  2.467266  2.121636  2.150110  2.126012  2.121381  2.204129  2.155153  2.322398  2.380332  2.450273  2.446309  2.206554  2.229980 
dram[4]:  2.318339  2.400978  2.514512  2.479950  2.156560  2.229777  2.119101  2.145642  2.170732  2.253224  2.364912  2.402187  2.466009  2.369633  2.186070  2.210780 
dram[5]:  2.379882  2.363208  2.437258  2.512097  2.169318  2.125137  2.155830  2.135288  2.197137  2.133787  2.413018  2.401442  2.354057  2.318275  2.184211  2.220077 
dram[6]:  2.493445  2.473620  2.572903  2.533333  2.143177  2.198606  2.147987  2.195773  2.210468  2.231482  2.409874  2.389750  2.409745  2.365751  2.196597  2.192417 
dram[7]:  2.349340  2.387059  2.422693  2.579946  2.108791  2.213548  2.106077  2.161440  2.189888  2.245655  2.350168  2.406436  2.410793  2.448276  2.215325  2.238469 
dram[8]:  2.429440  2.425216  2.371250  2.546062  2.166855  2.244256  2.157895  2.074974  2.214689  2.179054  2.357143  2.380668  2.836667  2.391447  2.175147  2.298969 
dram[9]:  2.393682  2.342385  2.522510  2.571223  2.108858  2.201373  2.153675  2.154535  2.178286  2.176404  2.374554  2.449749  2.393246  2.392324  2.225616  2.286757 
dram[10]:  2.331776  2.335632  2.494056  2.501992  2.182139  2.226619  2.178694  2.090209  2.153595  2.212226  2.367924  2.305326  2.401766  2.437703  2.296185  2.239719 
average row locality = 354909/154315 = 2.299900
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1495      1475      1401      1415      1438      1466      1414      1415      1368      1389      1404      1425      1615      1610      1582      1639 
dram[1]:      1508      1491      1406      1402      1412      1426      1402      1414      1388      1377      1405      1440      1530      1566      1597      1634 
dram[2]:      1496      1477      1401      1425      1447      1439      1412      1449      1378      1381      1415      1449      1560      1620      1593      1618 
dram[3]:      1507      1451      1429      1429      1452      1434      1395      1401      1391      1388      1471      1436      1601      1560      1590      1569 
dram[4]:      1506      1455      1420      1475      1442      1427      1413      1386      1395      1386      1446      1426      1599      1594      1582      1618 
dram[5]:      1485      1465      1409      1401      1425      1438      1427      1424      1427      1355      1446      1431      1590      1606      1593      1635 
dram[6]:      1540      1524      1477      1432      1415      1403      1459      1477      1417      1401      1484      1455      1569      1606      1620      1626 
dram[7]:      1452      1490      1441      1429      1433      1443      1406      1413      1406      1400      1474      1442      1582      1534      1620      1601 
dram[8]:      1486      1475      1421      1436      1431      1393      1430      1441      1421      1394      1448      1425      1584      1574      1588      1602 
dram[9]:      1480      1468      1400      1365      1446      1438      1449      1431      1373      1399      1436      1417      1582      1608      1610      1572 
dram[10]:      1479      1500      1422      1426      1401      1399      1439      1420      1416      1390      1443      1392      1557      1590      1604      1591 
total reads: 259103
bank skew: 1639/1355 = 1.21
chip skew: 23905/23398 = 1.02
number of total write accesses:
dram[0]:       532       518       455       449       513       508       461       461       526       511       532       564       622       635       653       694 
dram[1]:       546       509       441       466       450       496       468       480       519       534       539       552       560       603       648       666 
dram[2]:       522       517       437       485       509       500       450       499       538       501       544       545       583       655       639       662 
dram[3]:       502       482       443       493       519       514       444       504       531       515       582       573       641       627       632       603 
dram[4]:       504       509       486       504       514       475       473       485       563       536       576       551       650       669       615       679 
dram[5]:       526       539       475       468       484       498       496       470       568       527       593       567       644       652       648       665 
dram[6]:       552       492       517       468       501       490       515       497       568       527       615       550       607       632       704       687 
dram[7]:       505       539       502       475       486       485       500       448       543       538       620       577       607       596       664       680 
dram[8]:       511       487       476       471       491       463       497       524       539       541       598       570       969       607       635       628 
dram[9]:       490       516       449       422       530       486       485       493       533       538       561       533       615       636       649       621 
dram[10]:       517       532       466       458       456       458       463       480       561       528       565       556       619       660       683       642 
total reads: 95806
bank skew: 969/422 = 2.30
chip skew: 9007/8477 = 1.06
average mf latency per bank:
dram[0]:      25535     25504     27827     27605     25963     27616     28597     27651     25339     25482     24080     22264     20819     21594     21679     21710
dram[1]:      25210     26207     28010     28139     27278     27424     27014     26870     27223     25825     23182     22868     22242     21271     21821     21827
dram[2]:      25896     26705     26927     27499     27355     26778     27874     26932     25283     26032     23329     22897     21323     21722     22546     22362
dram[3]:      26370     26696     28535     26954     26336     27242     26906     28060     24727     25428     22434     22269     20660     21633     22487     22310
dram[4]:      25627     26673     26656     27169     26639     28218     27097     26865     25808     25531     23051     23092     20946     20360     23254     22000
dram[5]:      26067     25645     27292     27034     27105     27164     27585     26893     24932     24209     21893     22879     19618     21297     22498     22058
dram[6]:      24951     25554     26836     27299     27173     27207     26168     27104     25722     25806     21921     23167     20535     20613     21294     20976
dram[7]:      25450     25942     26654     27307     26484     26391     26424     27530     25460     25185     22026     22463     21715     21622     21803     21312
dram[8]:      26183     26870     27002     27253     27823     28160     27254     26942     25700     25965     22360     23094     21732     22226     22374     22367
dram[9]:      26645     26424     27350     28004     26170     26312     26862     27909     25737     25750     22701     22971     20811     21537     22119     22285
dram[10]:      25207     25163     26889     27529     27382     28760     28169     26577     25036     26539     23059     22641     21654     20383     21792     21914
maximum mf latency per bank:
dram[0]:     257530    257491    257698    258040    261856    261738    261710    261811    261728    260518    249094    249103    257867    257850    257726    257787
dram[1]:     257363    257920    257256    257593    261742    259886    260526    261766    261725    260532    248955    248892    257156    257774    257656    257920
dram[2]:     257489    257505    257650    257652    261757    261717    260510    261712    260400    260237    248836    248765    257933    258057    257252    257513
dram[3]:     257915    257615    257566    257649    261822    260328    261794    261739    260485    260187    249069    248689    257855    257963    258023    257373
dram[4]:     257626    257529    257447    257828    259932    261788    261723    260556    260305    260558    248780    249056    257585    257476    257751    257658
dram[5]:     257332    257315    257422    257503    261720    261807    261818    261775    260074    260180    248969    248971    256944    257683    257193    257463
dram[6]:     257762    257130    257216    257195    261772    261861    261739    261870    260195    260349    248711    249311    258020    257021    257205    257405
dram[7]:     257376    257383    257321    257394    261750    259948    261751    260466    261738    261842    248901    248904    258021    257144    257514    257910
dram[8]:     257299    257290    258003    257256    261873    261806    261860    261797    261700    260622    249039    248946    257889    258067    258164    257597
dram[9]:     257147    257695    257692    257326    261819    261856    261829    261851    257431    261813    249076    248739    257149    257851    257391    257401
dram[10]:     257137    257191    257990    258751    261759    261752    261741    261751    261733    261722    249299    249060    257783    257962    257936    257353
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11856652 n_act=13977 n_pre=13961 n_req=32185 n_rd=94204 n_write=21228 bw_util=0.01924
n_activity=526822 dram_eff=0.4382
bk0: 5980a 11902605i bk1: 5900a 11905840i bk2: 5604a 11909308i bk3: 5660a 11906075i bk4: 5752a 11903050i bk5: 5864a 11903393i bk6: 5656a 11912024i bk7: 5660a 11912039i bk8: 5472a 11907101i bk9: 5556a 11906224i bk10: 5616a 11904403i bk11: 5700a 11903345i bk12: 6460a 11900097i bk13: 6440a 11900070i bk14: 6328a 11895252i bk15: 6556a 11891131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334335
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11857952 n_act=13764 n_pre=13748 n_req=31875 n_rd=93592 n_write=20966 bw_util=0.01909
n_activity=522037 dram_eff=0.4389
bk0: 6032a 11904721i bk1: 5964a 11907964i bk2: 5624a 11908445i bk3: 5608a 11908252i bk4: 5648a 11911294i bk5: 5704a 11908842i bk6: 5608a 11908945i bk7: 5656a 11908292i bk8: 5552a 11907513i bk9: 5508a 11905051i bk10: 5620a 11911006i bk11: 5760a 11905279i bk12: 6120a 11905839i bk13: 6264a 11901765i bk14: 6388a 11898824i bk15: 6536a 11893536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334873
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11856703 n_act=13978 n_pre=13962 n_req=32146 n_rd=94240 n_write=21139 bw_util=0.01923
n_activity=528897 dram_eff=0.4363
bk0: 5984a 11905441i bk1: 5908a 11904339i bk2: 5604a 11914972i bk3: 5700a 11906687i bk4: 5788a 11902707i bk5: 5756a 11905474i bk6: 5648a 11914963i bk7: 5796a 11909695i bk8: 5512a 11906322i bk9: 5524a 11905551i bk10: 5660a 11906866i bk11: 5796a 11902872i bk12: 6240a 11901487i bk13: 6480a 11900745i bk14: 6372a 11897533i bk15: 6472a 11896086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331543
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11856751 n_act=14039 n_pre=14023 n_req=32109 n_rd=94016 n_write=21193 bw_util=0.0192
n_activity=529552 dram_eff=0.4351
bk0: 6028a 11905490i bk1: 5804a 11913780i bk2: 5716a 11911405i bk3: 5716a 11906993i bk4: 5808a 11904894i bk5: 5736a 11900666i bk6: 5580a 11911382i bk7: 5604a 11910611i bk8: 5564a 11904843i bk9: 5552a 11907419i bk10: 5884a 11905141i bk11: 5744a 11904992i bk12: 6404a 11901746i bk13: 6240a 11902740i bk14: 6360a 11896778i bk15: 6276a 11900687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11855868 n_act=14107 n_pre=14091 n_req=32359 n_rd=94280 n_write=21676 bw_util=0.01933
n_activity=535421 dram_eff=0.4331
bk0: 6024a 11905473i bk1: 5820a 11905675i bk2: 5680a 11909629i bk3: 5900a 11906581i bk4: 5768a 11902444i bk5: 5708a 11904339i bk6: 5652a 11910996i bk7: 5544a 11905592i bk8: 5580a 11901112i bk9: 5544a 11901883i bk10: 5784a 11905035i bk11: 5704a 11908153i bk12: 6396a 11903489i bk13: 6376a 11897139i bk14: 6328a 11898804i bk15: 6472a 11894595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336525
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11855683 n_act=14232 n_pre=14216 n_req=32377 n_rd=94228 n_write=21663 bw_util=0.01932
n_activity=531785 dram_eff=0.4359
bk0: 5940a 11904162i bk1: 5860a 11907469i bk2: 5636a 11908952i bk3: 5604a 11912479i bk4: 5700a 11908330i bk5: 5752a 11903103i bk6: 5708a 11912903i bk7: 5696a 11907586i bk8: 5708a 11903936i bk9: 5420a 11906209i bk10: 5784a 11906226i bk11: 5724a 11906569i bk12: 6360a 11901620i bk13: 6424a 11894990i bk14: 6372a 11895322i bk15: 6540a 11892041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327272
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11853974 n_act=14186 n_pre=14170 n_req=32827 n_rd=95620 n_write=22072 bw_util=0.01962
n_activity=537656 dram_eff=0.4378
bk0: 6160a 11905129i bk1: 6096a 11905665i bk2: 5908a 11905131i bk3: 5728a 11908930i bk4: 5660a 11901057i bk5: 5612a 11902257i bk6: 5836a 11904549i bk7: 5908a 11905774i bk8: 5668a 11906082i bk9: 5604a 11905011i bk10: 5936a 11899175i bk11: 5820a 11906022i bk12: 6276a 11900758i bk13: 6424a 11900272i bk14: 6480a 11891855i bk15: 6504a 11891325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341142
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11856019 n_act=14081 n_pre=14065 n_req=32331 n_rd=94264 n_write=21593 bw_util=0.01931
n_activity=530412 dram_eff=0.4369
bk0: 5808a 11908702i bk1: 5960a 11905788i bk2: 5764a 11908468i bk3: 5716a 11910033i bk4: 5732a 11906803i bk5: 5772a 11905294i bk6: 5624a 11912308i bk7: 5652a 11913040i bk8: 5624a 11904522i bk9: 5600a 11905755i bk10: 5896a 11904678i bk11: 5768a 11902686i bk12: 6328a 11905154i bk13: 6136a 11900036i bk14: 6480a 11897128i bk15: 6404a 11896482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330647
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11856207 n_act=14017 n_pre=14001 n_req=32556 n_rd=94196 n_write=21601 bw_util=0.0193
n_activity=529419 dram_eff=0.4374
bk0: 5944a 11904902i bk1: 5900a 11905352i bk2: 5684a 11909774i bk3: 5744a 11911186i bk4: 5724a 11904567i bk5: 5572a 11908415i bk6: 5720a 11912269i bk7: 5764a 11907263i bk8: 5684a 11901807i bk9: 5576a 11905384i bk10: 5792a 11903021i bk11: 5700a 11903049i bk12: 6336a 11900952i bk13: 6296a 11900616i bk14: 6352a 11898049i bk15: 6408a 11894369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325383
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11857241 n_act=13932 n_pre=13916 n_req=32031 n_rd=93896 n_write=21037 bw_util=0.01916
n_activity=523069 dram_eff=0.4395
bk0: 5920a 11908175i bk1: 5872a 11906513i bk2: 5600a 11911149i bk3: 5460a 11913169i bk4: 5784a 11902970i bk5: 5752a 11906914i bk6: 5796a 11911611i bk7: 5724a 11909966i bk8: 5492a 11907690i bk9: 5596a 11905725i bk10: 5744a 11904201i bk11: 5668a 11907214i bk12: 6328a 11901822i bk13: 6432a 11898460i bk14: 6440a 11896860i bk15: 6288a 11897709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327905
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12000022 n_nop=11856921 n_act=14003 n_pre=13987 n_req=32113 n_rd=93876 n_write=21235 bw_util=0.01919
n_activity=527591 dram_eff=0.4364
bk0: 5916a 11904601i bk1: 6000a 11905083i bk2: 5688a 11908230i bk3: 5704a 11908924i bk4: 5604a 11911507i bk5: 5596a 11908288i bk6: 5756a 11914289i bk7: 5680a 11908245i bk8: 5664a 11904296i bk9: 5560a 11904856i bk10: 5772a 11904814i bk11: 5568a 11907115i bk12: 6228a 11902794i bk13: 6360a 11899704i bk14: 6416a 11894874i bk15: 6364a 11895544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331627

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1519, Reservation_fails = 7
L2_cache_bank[1]: Access = 210322, Miss = 11834, Miss_rate = 0.056, Pending_hits = 1537, Reservation_fails = 8
L2_cache_bank[2]: Access = 209466, Miss = 11648, Miss_rate = 0.056, Pending_hits = 1515, Reservation_fails = 9
L2_cache_bank[3]: Access = 209934, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1534, Reservation_fails = 9
L2_cache_bank[4]: Access = 209540, Miss = 11702, Miss_rate = 0.056, Pending_hits = 1504, Reservation_fails = 6
L2_cache_bank[5]: Access = 210392, Miss = 11858, Miss_rate = 0.056, Pending_hits = 1530, Reservation_fails = 7
L2_cache_bank[6]: Access = 210689, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1508, Reservation_fails = 19
L2_cache_bank[7]: Access = 209302, Miss = 11668, Miss_rate = 0.056, Pending_hits = 1485, Reservation_fails = 19
L2_cache_bank[8]: Access = 210327, Miss = 11803, Miss_rate = 0.056, Pending_hits = 1547, Reservation_fails = 8
L2_cache_bank[9]: Access = 209957, Miss = 11767, Miss_rate = 0.056, Pending_hits = 1503, Reservation_fails = 11
L2_cache_bank[10]: Access = 210261, Miss = 11802, Miss_rate = 0.056, Pending_hits = 1490, Reservation_fails = 5
L2_cache_bank[11]: Access = 210055, Miss = 11755, Miss_rate = 0.056, Pending_hits = 1552, Reservation_fails = 7
L2_cache_bank[12]: Access = 210465, Miss = 11981, Miss_rate = 0.057, Pending_hits = 1555, Reservation_fails = 11
L2_cache_bank[13]: Access = 210869, Miss = 11924, Miss_rate = 0.057, Pending_hits = 1526, Reservation_fails = 15
L2_cache_bank[14]: Access = 209940, Miss = 11814, Miss_rate = 0.056, Pending_hits = 1486, Reservation_fails = 10
L2_cache_bank[15]: Access = 210618, Miss = 11752, Miss_rate = 0.056, Pending_hits = 1467, Reservation_fails = 15
L2_cache_bank[16]: Access = 244634, Miss = 11809, Miss_rate = 0.048, Pending_hits = 1817, Reservation_fails = 8
L2_cache_bank[17]: Access = 209736, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1476, Reservation_fails = 6
L2_cache_bank[18]: Access = 208560, Miss = 11776, Miss_rate = 0.056, Pending_hits = 1505, Reservation_fails = 11
L2_cache_bank[19]: Access = 208272, Miss = 11698, Miss_rate = 0.056, Pending_hits = 1509, Reservation_fails = 16
L2_cache_bank[20]: Access = 208064, Miss = 11761, Miss_rate = 0.057, Pending_hits = 1507, Reservation_fails = 12
L2_cache_bank[21]: Access = 209003, Miss = 11708, Miss_rate = 0.056, Pending_hits = 1466, Reservation_fails = 11
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 259103
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 33538
L2_total_cache_reservation_fails = 230
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3235476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4926
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44353
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 229
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.66522
	minimum = 6
	maximum = 200
Network latency average = 8.96337
	minimum = 6
	maximum = 200
Slowest packet = 9175820
Flit latency average = 8.67592
	minimum = 6
	maximum = 200
Slowest flit = 15821488
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00299655
	minimum = 0.00240192 (at node 8)
	maximum = 0.00353728 (at node 32)
Accepted packet rate average = 0.00299655
	minimum = 0.00240192 (at node 8)
	maximum = 0.00353728 (at node 32)
Injected flit rate average = 0.00465107
	minimum = 0.00253544 (at node 8)
	maximum = 0.00724557 (at node 32)
Accepted flit rate average= 0.00465107
	minimum = 0.00342952 (at node 39)
	maximum = 0.00604852 (at node 5)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.7222 (19 samples)
	minimum = 6 (19 samples)
	maximum = 517.789 (19 samples)
Network latency average = 21.7089 (19 samples)
	minimum = 6 (19 samples)
	maximum = 413.263 (19 samples)
Flit latency average = 22.5295 (19 samples)
	minimum = 6 (19 samples)
	maximum = 412.579 (19 samples)
Fragmentation average = 0.00698137 (19 samples)
	minimum = 0 (19 samples)
	maximum = 142.474 (19 samples)
Injected packet rate average = 0.0307466 (19 samples)
	minimum = 0.0249707 (19 samples)
	maximum = 0.108488 (19 samples)
Accepted packet rate average = 0.0307466 (19 samples)
	minimum = 0.0249707 (19 samples)
	maximum = 0.108488 (19 samples)
Injected flit rate average = 0.0473817 (19 samples)
	minimum = 0.0325268 (19 samples)
	maximum = 0.131722 (19 samples)
Accepted flit rate average = 0.0473817 (19 samples)
	minimum = 0.0344495 (19 samples)
	maximum = 0.204058 (19 samples)
Injected packet size average = 1.54104 (19 samples)
Accepted packet size average = 1.54104 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 5 sec (7505 sec)
gpgpu_simulation_rate = 16175 (inst/sec)
gpgpu_simulation_rate = 1429 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3269
gpu_sim_insn = 4446854
gpu_ipc =    1360.3102
gpu_tot_sim_cycle = 10957024
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      11.4855
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3334019
gpu_stall_icnt2sh    = 11241761
partiton_reqs_in_parallel = 71918
partiton_reqs_in_parallel_total    = 138842543
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.6781
partiton_reqs_in_parallel_util = 71918
partiton_reqs_in_parallel_util_total    = 138842543
gpu_sim_cycle_parition_util = 3269
gpu_tot_sim_cycle_parition_util    = 6454467
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5113
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     237.4964 GB/Sec
L2_BW_total  =      40.2901 GB/Sec
gpu_total_sim_rate=16741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104896
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7212, 7603, 7119, 7186, 7590, 6501, 7947, 7548, 7154, 6545, 7508, 7468, 6817, 6901, 7492, 6750, 6321, 7098, 6473, 6176, 5895, 6337, 6550, 6062, 6571, 6595, 6418, 6566, 6843, 6364, 6470, 7217, 5896, 5708, 5745, 6079, 5921, 5776, 5907, 5681, 5735, 5433, 5247, 5107, 5389, 5548, 5386, 5143, 5685, 5187, 5341, 5696, 5720, 5560, 5507, 5924, 5095, 5096, 5206, 5440, 5703, 5417, 6195, 5697, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 13159183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13077686
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 76611
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16473735	W0_Idle:168732654	W0_Scoreboard:164423656	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1723 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1886 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 10957023 
mrq_lat_table:189098 	4868 	5989 	38155 	23295 	14519 	18538 	25376 	27035 	8554 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3436239 	1061098 	36547 	18357 	6991 	7403 	18802 	16455 	11329 	25151 	18993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1032644 	242469 	1394914 	846321 	459333 	490058 	77237 	5672 	5564 	5926 	7057 	18900 	16040 	11247 	25215 	18929 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	855679 	859163 	1524510 	216102 	30748 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	1019418 	132853 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2792 	531 	203 	92 	37 	33 	53 	61 	46 	44 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        35        45        16        16        16        16        30        30        43        45        47        47        45        46 
dram[1]:        43        41        24        47        16        16        17        16        30        30        46        42        40        43        46        45 
dram[2]:        46        46        41        47        16        16        16        16        30        30        45        45        45        48        43        45 
dram[3]:        41        45        51        46        17        16        16        16        31        30        43        45        43        40        45        43 
dram[4]:        39        42        44        44        16        16        16        16        30        30        42        45        47        44        43        46 
dram[5]:        44        46        48        49        16        16        16        16        30        30        44        34        46        46        43        44 
dram[6]:        46        42        44        48        16        16        17        16        30        30        48        45        44        42        43        46 
dram[7]:        40        43        49        37        16        16        16        16        31        31        42        45        40        46        45        43 
dram[8]:        44        44        40        39        16        16        17        16        30        30        45        44        91        43        39        45 
dram[9]:        47        46        44        36        16        16        16        16        34        33        45        44        42        42        45        45 
dram[10]:        40        45        32        38        17        16        16        16        33        33        48        45        44        46        47        46 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    225405    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    227605    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    266664    226095    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220985    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    225703    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.351508  2.398315  2.494624  2.556927  2.201350  2.174725  2.181185  2.139932  2.138358  2.183486  2.321770  2.339578  2.497219  2.490608  2.205911  2.290607 
dram[1]:  2.363636  2.403846  2.439894  2.524324  2.257557  2.193843  2.131968  2.114699  2.243845  2.233372  2.397059  2.457565  2.432213  2.394708  2.319588  2.246349 
dram[2]:  2.382527  2.443627  2.514364  2.474093  2.223982  2.155383  2.178322  2.115926  2.214286  2.187283  2.399755  2.316705  2.484465  2.508251  2.169574  2.197887 
dram[3]:  2.374705  2.389369  2.550409  2.467266  2.121505  2.151047  2.130485  2.122358  2.202965  2.154802  2.325424  2.376623  2.453057  2.449162  2.212301  2.232821 
dram[4]:  2.318339  2.400978  2.514512  2.479950  2.159692  2.231850  2.123457  2.146621  2.171271  2.254673  2.360465  2.400726  2.469365  2.374477  2.190855  2.212500 
dram[5]:  2.379882  2.363208  2.437258  2.512097  2.174801  2.131579  2.161435  2.138514  2.197585  2.132503  2.411072  2.398082  2.361345  2.323439  2.189873  2.223722 
dram[6]:  2.493445  2.473620  2.572903  2.533333  2.147486  2.203252  2.154516  2.198889  2.215556  2.233871  2.417431  2.389549  2.413907  2.370644  2.201133  2.195076 
dram[7]:  2.349340  2.387059  2.422693  2.579946  2.109770  2.216743  2.108168  2.168213  2.189038  2.245958  2.348655  2.410714  2.416300  2.456322  2.218992  2.248039 
dram[8]:  2.429440  2.425216  2.371250  2.546062  2.168919  2.245169  2.159955  2.081224  2.216216  2.177329  2.355581  2.378121  2.838317  2.393209  2.178886  2.306900 
dram[9]:  2.393682  2.342385  2.522510  2.571223  2.110874  2.203429  2.156841  2.154362  2.181300  2.176932  2.378860  2.447368  2.397171  2.400426  2.228346  2.286458 
dram[10]:  2.331776  2.335632  2.494056  2.501992  2.186620  2.224880  2.183066  2.091209  2.154180  2.213793  2.363423  2.303066  2.395400  2.437229  2.299900  2.240481 
average row locality = 355706/154536 = 2.301768
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1495      1475      1401      1415      1444      1471      1417      1420      1374      1392      1408      1432      1621      1616      1585      1644 
dram[1]:      1508      1491      1406      1402      1417      1428      1406      1419      1394      1380      1414      1444      1536      1568      1601      1639 
dram[2]:      1496      1477      1401      1425      1457      1442      1419      1454      1382      1388      1419      1452      1570      1624      1600      1623 
dram[3]:      1507      1451      1429      1429      1454      1437      1401      1404      1399      1391      1476      1439      1605      1563      1596      1572 
dram[4]:      1506      1455      1420      1475      1447      1431      1419      1389      1401      1392      1452      1431      1606      1599      1588      1621 
dram[5]:      1485      1465      1409      1401      1432      1446      1432      1429      1433      1356      1452      1432      1598      1614      1598      1640 
dram[6]:      1540      1524      1477      1432      1421      1407      1465      1482      1425      1410      1493      1460      1577      1611      1626      1631 
dram[7]:      1452      1490      1441      1429      1436      1448      1410      1421      1412      1406      1475      1448      1585      1539      1624      1609 
dram[8]:      1486      1475      1421      1436      1435      1396      1434      1449      1428      1398      1449      1429      1589      1578      1592      1610 
dram[9]:      1480      1468      1400      1365      1450      1442      1454      1433      1379      1404      1442      1419      1587      1615      1615      1574 
dram[10]:      1479      1500      1422      1426      1407      1401      1445      1423      1422      1397      1449      1396      1563      1592      1609      1594 
total reads: 259762
bank skew: 1644/1356 = 1.21
chip skew: 23981/23453 = 1.02
number of total write accesses:
dram[0]:       532       518       455       449       513       508       461       461       527       512       533       566       624       638       654       697 
dram[1]:       546       509       441       466       450       496       468       480       520       534       542       554       563       604       649       668 
dram[2]:       522       517       437       485       509       500       450       499       540       504       544       545       589       656       639       665 
dram[3]:       502       482       443       493       519       514       444       504       533       516       582       574       642       629       634       605 
dram[4]:       504       509       486       504       514       475       473       485       564       538       578       552       651       671       616       680 
dram[5]:       526       539       475       468       484       498       496       470       569       527       595       568       650       656       651       666 
dram[6]:       552       492       517       468       501       490       515       497       569       529       615       552       610       634       705       687 
dram[7]:       505       539       502       475       486       485       500       448       545       539       620       577       609       598       666       684 
dram[8]:       511       487       476       471       491       463       497       524       540       542       598       571       974       607       637       630 
dram[9]:       490       516       449       422       530       486       485       493       534       540       561       534       616       639       649       621 
dram[10]:       517       532       466       458       456       459       463       480       562       529       567       557       624       660       684       642 
total reads: 95944
bank skew: 974/422 = 2.31
chip skew: 9019/8490 = 1.06
average mf latency per bank:
dram[0]:      25535     25504     27827     27605     25887     27551     28556     27583     25252     25433     24023     22169     20749     21513     21644     21640
dram[1]:      25210     26207     28010     28139     27210     27400     26962     26805     27129     25789     23046     22804     22152     21246     21777     21765
dram[2]:      25896     26705     26927     27499     27221     26740     27775     26868     25209     25900     23286     22868     21170     21678     22481     22288
dram[3]:      26370     26696     28535     26954     26313     27204     26824     28021     24605     25380     22385     22230     20619     21588     22411     22263
dram[4]:      25627     26673     26656     27169     26576     28163     27017     26827     25721     25430     22966     23027     20877     20302     23185     21966
dram[5]:      26067     25645     27292     27034     27010     27057     27519     26827     24851     24201     21813     22860     19501     21189     22422     22005
dram[6]:      24951     25554     26836     27299     27092     27154     26094     27041     25611     25665     21833     23091     20437     20554     21234     20935
dram[7]:      25450     25942     26654     27307     26446     26327     26374     27418     25361     25100     22020     22402     21670     21556     21750     21205
dram[8]:      26183     26870     27002     27253     27770     28118     27202     26839     25601     25904     22353     23041     21652     22190     22318     22272
dram[9]:      26645     26424     27350     28004     26121     26261     26798     27885     25649     25662     22639     22940     20759     21446     22075     22268
dram[10]:      25207     25163     26889     27529     27299     28718     28086     26540     24953     26434     22972     22588     21550     20369     21739     21889
maximum mf latency per bank:
dram[0]:     257530    257491    257698    258040    261856    261738    261710    261811    261728    260518    249094    249103    257867    257850    257726    257787
dram[1]:     257363    257920    257256    257593    261742    259886    260526    261766    261725    260532    248955    248892    257156    257774    257656    257920
dram[2]:     257489    257505    257650    257652    261757    261717    260510    261712    260400    260237    248836    248765    257933    258057    257252    257513
dram[3]:     257915    257615    257566    257649    261822    260328    261794    261739    260485    260187    249069    248689    257855    257963    258023    257373
dram[4]:     257626    257529    257447    257828    259932    261788    261723    260556    260305    260558    248780    249056    257585    257476    257751    257658
dram[5]:     257332    257315    257422    257503    261720    261807    261818    261775    260074    260180    248969    248971    256944    257683    257193    257463
dram[6]:     257762    257130    257216    257195    261772    261861    261739    261870    260195    260349    248711    249311    258020    257021    257205    257405
dram[7]:     257376    257383    257321    257394    261750    259948    261751    260466    261738    261842    248901    248904    258021    257144    257514    257910
dram[8]:     257299    257290    258003    257256    261873    261806    261860    261797    261700    260622    249039    248946    257889    258067    258164    257597
dram[9]:     257147    257695    257692    257326    261819    261856    261829    261851    257431    261813    249076    248739    257149    257851    257391    257401
dram[10]:     257137    257191    257990    258751    261759    261752    261741    261751    261733    261722    249299    249060    257783    257962    257936    257353
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11862387 n_act=13998 n_pre=13982 n_req=32258 n_rd=94440 n_write=21284 bw_util=0.01928
n_activity=528161 dram_eff=0.4382
bk0: 5980a 11908672i bk1: 5900a 11911907i bk2: 5604a 11915376i bk3: 5660a 11912145i bk4: 5776a 11909047i bk5: 5884a 11909365i bk6: 5668a 11918064i bk7: 5680a 11918030i bk8: 5496a 11913039i bk9: 5568a 11912181i bk10: 5632a 11910383i bk11: 5728a 11909236i bk12: 6484a 11905979i bk13: 6464a 11905987i bk14: 6340a 11901256i bk15: 6576a 11897067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334201
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11863707 n_act=13785 n_pre=13769 n_req=31943 n_rd=93812 n_write=21018 bw_util=0.01913
n_activity=523475 dram_eff=0.4387
bk0: 6032a 11910786i bk1: 5964a 11914031i bk2: 5624a 11914513i bk3: 5608a 11914322i bk4: 5668a 11917294i bk5: 5712a 11914872i bk6: 5624a 11914961i bk7: 5676a 11914319i bk8: 5576a 11913454i bk9: 5520a 11911079i bk10: 5656a 11916845i bk11: 5776a 11911176i bk12: 6144a 11911811i bk13: 6272a 11907781i bk14: 6404a 11904813i bk15: 6556a 11899511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334718
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11862400 n_act=13996 n_pre=13980 n_req=32230 n_rd=94516 n_write=21199 bw_util=0.01928
n_activity=530439 dram_eff=0.4363
bk0: 5984a 11911508i bk1: 5908a 11910407i bk2: 5604a 11921041i bk3: 5700a 11912756i bk4: 5828a 11908627i bk5: 5768a 11911416i bk6: 5676a 11920958i bk7: 5816a 11915696i bk8: 5528a 11912272i bk9: 5552a 11911383i bk10: 5676a 11912875i bk11: 5808a 11908877i bk12: 6280a 11907369i bk13: 6496a 11906746i bk14: 6400a 11903522i bk15: 6492a 11902009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11862542 n_act=14058 n_pre=14042 n_req=32169 n_rd=94212 n_write=21237 bw_util=0.01923
n_activity=530745 dram_eff=0.435
bk0: 6028a 11911554i bk1: 5804a 11919851i bk2: 5716a 11917476i bk3: 5716a 11913065i bk4: 5816a 11910927i bk5: 5748a 11906673i bk6: 5604a 11917369i bk7: 5616a 11916635i bk8: 5596a 11910723i bk9: 5564a 11913402i bk10: 5904a 11911149i bk11: 5756a 11910955i bk12: 6420a 11907731i bk13: 6252a 11908685i bk14: 6384a 11902700i bk15: 6288a 11906630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11861599 n_act=14130 n_pre=14114 n_req=32432 n_rd=94528 n_write=21720 bw_util=0.01936
n_activity=536866 dram_eff=0.4331
bk0: 6024a 11911541i bk1: 5820a 11911743i bk2: 5680a 11915697i bk3: 5900a 11912650i bk4: 5788a 11908451i bk5: 5724a 11910326i bk6: 5676a 11916997i bk7: 5556a 11911604i bk8: 5604a 11907066i bk9: 5568a 11907806i bk10: 5808a 11910925i bk11: 5724a 11914087i bk12: 6424a 11909421i bk13: 6396a 11903063i bk14: 6352a 11904781i bk15: 6484a 11900613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336372
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11861378 n_act=14253 n_pre=14237 n_req=32460 n_rd=94488 n_write=21735 bw_util=0.01936
n_activity=533267 dram_eff=0.4359
bk0: 5940a 11910226i bk1: 5860a 11913534i bk2: 5636a 11915018i bk3: 5604a 11918547i bk4: 5728a 11914322i bk5: 5784a 11909013i bk6: 5728a 11918930i bk7: 5716a 11913582i bk8: 5732a 11909872i bk9: 5424a 11912248i bk10: 5808a 11912150i bk11: 5728a 11912566i bk12: 6392a 11907382i bk13: 6456a 11900764i bk14: 6392a 11901230i bk15: 6560a 11898025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327161
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11859659 n_act=14204 n_pre=14188 n_req=32914 n_rd=95924 n_write=22116 bw_util=0.01966
n_activity=539231 dram_eff=0.4378
bk0: 6160a 11911192i bk1: 6096a 11911731i bk2: 5908a 11911198i bk3: 5728a 11915000i bk4: 5684a 11907059i bk5: 5628a 11908277i bk6: 5860a 11910571i bk7: 5928a 11911782i bk8: 5700a 11912031i bk9: 5640a 11910906i bk10: 5972a 11905152i bk11: 5840a 11911941i bk12: 6308a 11906644i bk13: 6444a 11906227i bk14: 6504a 11897822i bk15: 6524a 11897303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340987
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11861770 n_act=14096 n_pre=14080 n_req=32403 n_rd=94500 n_write=21645 bw_util=0.01935
n_activity=531580 dram_eff=0.437
bk0: 5808a 11914772i bk1: 5960a 11911859i bk2: 5764a 11914539i bk3: 5716a 11916104i bk4: 5744a 11912828i bk5: 5792a 11911291i bk6: 5640a 11918306i bk7: 5684a 11919001i bk8: 5648a 11910419i bk9: 5624a 11911674i bk10: 5900a 11910708i bk11: 5792a 11908684i bk12: 6340a 11911159i bk13: 6156a 11905987i bk14: 6496a 11903079i bk15: 6436a 11902391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330496
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11861970 n_act=14037 n_pre=14021 n_req=32624 n_rd=94420 n_write=21643 bw_util=0.01933
n_activity=530800 dram_eff=0.4373
bk0: 5944a 11910967i bk1: 5900a 11911420i bk2: 5684a 11915843i bk3: 5744a 11917257i bk4: 5740a 11910581i bk5: 5584a 11914400i bk6: 5736a 11918287i bk7: 5796a 11913252i bk8: 5712a 11907747i bk9: 5592a 11911338i bk10: 5796a 11909056i bk11: 5716a 11909013i bk12: 6356a 11906785i bk13: 6312a 11906617i bk14: 6368a 11903984i bk15: 6440a 11900291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325248
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11863034 n_act=13948 n_pre=13932 n_req=32092 n_rd=94108 n_write=21069 bw_util=0.01919
n_activity=524187 dram_eff=0.4395
bk0: 5920a 11914240i bk1: 5872a 11912579i bk2: 5600a 11917217i bk3: 5460a 11919239i bk4: 5800a 11908986i bk5: 5768a 11912930i bk6: 5816a 11917623i bk7: 5732a 11916001i bk8: 5516a 11913649i bk9: 5616a 11911656i bk10: 5768a 11910200i bk11: 5676a 11913213i bk12: 6348a 11907797i bk13: 6460a 11904359i bk14: 6460a 11902866i bk15: 6296a 11903737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327763
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12006091 n_nop=11862660 n_act=14032 n_pre=14016 n_req=32181 n_rd=94100 n_write=21283 bw_util=0.01922
n_activity=529030 dram_eff=0.4362
bk0: 5916a 11910665i bk1: 6000a 11911151i bk2: 5688a 11914299i bk3: 5704a 11914995i bk4: 5628a 11917507i bk5: 5604a 11914234i bk6: 5780a 11920291i bk7: 5692a 11914259i bk8: 5688a 11910206i bk9: 5588a 11910795i bk10: 5796a 11910701i bk11: 5584a 11913067i bk12: 6252a 11908564i bk13: 6368a 11905725i bk14: 6436a 11900877i bk15: 6376a 11901557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331504

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11745, Miss_rate = 0.056, Pending_hits = 1584, Reservation_fails = 7
L2_cache_bank[1]: Access = 210694, Miss = 11865, Miss_rate = 0.056, Pending_hits = 1615, Reservation_fails = 8
L2_cache_bank[2]: Access = 209838, Miss = 11682, Miss_rate = 0.056, Pending_hits = 1603, Reservation_fails = 9
L2_cache_bank[3]: Access = 210306, Miss = 11771, Miss_rate = 0.056, Pending_hits = 1584, Reservation_fails = 9
L2_cache_bank[4]: Access = 209912, Miss = 11744, Miss_rate = 0.056, Pending_hits = 1614, Reservation_fails = 6
L2_cache_bank[5]: Access = 210764, Miss = 11885, Miss_rate = 0.056, Pending_hits = 1599, Reservation_fails = 7
L2_cache_bank[6]: Access = 211062, Miss = 11867, Miss_rate = 0.056, Pending_hits = 1591, Reservation_fails = 19
L2_cache_bank[7]: Access = 209674, Miss = 11686, Miss_rate = 0.056, Pending_hits = 1528, Reservation_fails = 19
L2_cache_bank[8]: Access = 210700, Miss = 11839, Miss_rate = 0.056, Pending_hits = 1641, Reservation_fails = 8
L2_cache_bank[9]: Access = 210329, Miss = 11793, Miss_rate = 0.056, Pending_hits = 1566, Reservation_fails = 11
L2_cache_bank[10]: Access = 210637, Miss = 11839, Miss_rate = 0.056, Pending_hits = 1585, Reservation_fails = 5
L2_cache_bank[11]: Access = 210428, Miss = 11783, Miss_rate = 0.056, Pending_hits = 1626, Reservation_fails = 7
L2_cache_bank[12]: Access = 210840, Miss = 12024, Miss_rate = 0.057, Pending_hits = 1670, Reservation_fails = 11
L2_cache_bank[13]: Access = 211242, Miss = 11957, Miss_rate = 0.057, Pending_hits = 1608, Reservation_fails = 15
L2_cache_bank[14]: Access = 210315, Miss = 11835, Miss_rate = 0.056, Pending_hits = 1543, Reservation_fails = 10
L2_cache_bank[15]: Access = 210991, Miss = 11790, Miss_rate = 0.056, Pending_hits = 1566, Reservation_fails = 15
L2_cache_bank[16]: Access = 245010, Miss = 11834, Miss_rate = 0.048, Pending_hits = 1880, Reservation_fails = 8
L2_cache_bank[17]: Access = 210104, Miss = 11771, Miss_rate = 0.056, Pending_hits = 1560, Reservation_fails = 6
L2_cache_bank[18]: Access = 208928, Miss = 11807, Miss_rate = 0.057, Pending_hits = 1586, Reservation_fails = 11
L2_cache_bank[19]: Access = 208640, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1561, Reservation_fails = 16
L2_cache_bank[20]: Access = 208436, Miss = 11796, Miss_rate = 0.057, Pending_hits = 1595, Reservation_fails = 12
L2_cache_bank[21]: Access = 209375, Miss = 11729, Miss_rate = 0.056, Pending_hits = 1519, Reservation_fails = 11
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 259762
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 35224
L2_total_cache_reservation_fails = 230
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3241304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 229
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.96368
	minimum = 6
	maximum = 54
Network latency average = 8.62874
	minimum = 6
	maximum = 45
Slowest packet = 9299462
Flit latency average = 8.53213
	minimum = 6
	maximum = 44
Slowest flit = 16031420
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0501285
	minimum = 0.0440636 (at node 0)
	maximum = 0.0575275 (at node 38)
Accepted packet rate average = 0.0501285
	minimum = 0.0440636 (at node 0)
	maximum = 0.0575275 (at node 38)
Injected flit rate average = 0.0751928
	minimum = 0.0440636 (at node 0)
	maximum = 0.114443 (at node 38)
Accepted flit rate average= 0.0751928
	minimum = 0.0563035 (at node 45)
	maximum = 0.0942472 (at node 9)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.3843 (20 samples)
	minimum = 6 (20 samples)
	maximum = 494.6 (20 samples)
Network latency average = 21.0549 (20 samples)
	minimum = 6 (20 samples)
	maximum = 394.85 (20 samples)
Flit latency average = 21.8296 (20 samples)
	minimum = 6 (20 samples)
	maximum = 394.15 (20 samples)
Fragmentation average = 0.0066323 (20 samples)
	minimum = 0 (20 samples)
	maximum = 135.35 (20 samples)
Injected packet rate average = 0.0317157 (20 samples)
	minimum = 0.0259254 (20 samples)
	maximum = 0.10594 (20 samples)
Accepted packet rate average = 0.0317157 (20 samples)
	minimum = 0.0259254 (20 samples)
	maximum = 0.10594 (20 samples)
Injected flit rate average = 0.0487722 (20 samples)
	minimum = 0.0331037 (20 samples)
	maximum = 0.130858 (20 samples)
Accepted flit rate average = 0.0487722 (20 samples)
	minimum = 0.0355422 (20 samples)
	maximum = 0.198567 (20 samples)
Injected packet size average = 1.53779 (20 samples)
Accepted packet size average = 1.53779 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 17 sec (7517 sec)
gpgpu_simulation_rate = 16741 (inst/sec)
gpgpu_simulation_rate = 1457 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 302802
gpu_sim_insn = 4970317
gpu_ipc =      16.4144
gpu_tot_sim_cycle = 11487048
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      11.3882
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3334022
gpu_stall_icnt2sh    = 11243727
partiton_reqs_in_parallel = 6661641
partiton_reqs_in_parallel_total    = 138914461
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.6731
partiton_reqs_in_parallel_util = 6661641
partiton_reqs_in_parallel_util_total    = 138914461
gpu_sim_cycle_parition_util = 302802
gpu_tot_sim_cycle_parition_util    = 6457736
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5332
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =       2.5705 GB/Sec
L2_BW_total  =      38.4988 GB/Sec
gpu_total_sim_rate=16881

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7327, 7718, 7234, 7301, 7705, 6616, 8062, 7663, 7269, 6660, 7623, 7583, 6932, 7016, 7607, 6865, 6436, 7213, 6588, 6291, 6010, 6452, 6665, 6177, 6686, 6710, 6533, 6681, 6958, 6479, 6585, 7332, 5988, 5800, 5837, 6171, 6013, 5868, 5999, 5773, 5827, 5525, 5339, 5199, 5481, 5640, 5478, 5235, 5777, 5279, 5433, 5788, 5812, 5652, 5599, 6016, 5187, 5188, 5298, 5532, 5795, 5509, 6287, 5789, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 13159528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13077686
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 76956
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16497162	W0_Idle:182118802	W0_Scoreboard:167244371	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1723 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1893 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 11476364 
mrq_lat_table:189246 	4884 	5993 	38168 	23301 	14519 	18538 	25376 	27035 	8554 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3441751 	1061223 	36547 	18357 	7120 	7660 	20259 	17187 	11329 	25151 	18993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1036842 	242516 	1394914 	846321 	460725 	490058 	77237 	5672 	5564 	6055 	7314 	20357 	16772 	11247 	25215 	18929 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	861842 	860699 	1525016 	216104 	30748 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	1019418 	132858 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2809 	531 	203 	94 	38 	37 	55 	63 	46 	44 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        35        45        16        16        16        16        30        30        43        45        47        47        45        46 
dram[1]:        43        41        24        47        16        16        17        16        30        30        46        42        40        43        46        45 
dram[2]:        46        46        41        47        16        16        16        16        30        30        45        45        45        48        43        45 
dram[3]:        41        45        51        46        17        16        16        16        31        30        43        45        43        40        45        43 
dram[4]:        39        42        44        44        16        16        16        16        30        30        42        45        47        44        43        46 
dram[5]:        44        46        48        49        16        16        16        16        30        30        44        34        46        46        43        44 
dram[6]:        46        42        44        48        16        16        17        16        30        30        48        45        44        42        43        46 
dram[7]:        40        43        49        37        16        16        16        16        31        31        42        45        40        46        45        43 
dram[8]:        44        44        40        39        16        16        17        16        30        30        45        44        91        43        39        45 
dram[9]:        47        46        44        36        16        16        16        16        34        33        45        44        42        42        45        45 
dram[10]:        40        45        32        38        17        16        16        16        33        33        48        45        44        46        47        46 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    225405    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    227605    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    291624    226095    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220985    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    225703    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.351508  2.398315  2.494624  2.556927  2.201350  2.174725  2.181185  2.139932  2.140450  2.183276  2.326555  2.341521  2.495556  2.488962  2.205911  2.290607 
dram[1]:  2.363636  2.403846  2.439894  2.524324  2.257557  2.193843  2.131968  2.114699  2.247073  2.234266  2.403917  2.458231  2.432213  2.394708  2.319588  2.246349 
dram[2]:  2.382527  2.443627  2.514364  2.474093  2.223982  2.155383  2.176950  2.115926  2.214942  2.193063  2.399267  2.316338  2.482759  2.506593  2.169574  2.197887 
dram[3]:  2.374705  2.389369  2.550409  2.467266  2.121505  2.151047  2.130485  2.122358  2.207289  2.155932  2.327314  2.375000  2.453057  2.449162  2.211100  2.232821 
dram[4]:  2.318339  2.400978  2.514512  2.479950  2.159692  2.231850  2.123457  2.146621  2.172185  2.256709  2.363531  2.403869  2.467760  2.374477  2.190855  2.212500 
dram[5]:  2.379882  2.363208  2.437258  2.512097  2.174801  2.130340  2.161435  2.138514  2.199561  2.132503  2.416961  2.399281  2.359916  2.322086  2.189873  2.223722 
dram[6]:  2.493445  2.473620  2.572903  2.533333  2.147486  2.203252  2.154516  2.198889  2.222222  2.240783  2.421535  2.392645  2.413451  2.370644  2.201133  2.193945 
dram[7]:  2.349340  2.387059  2.422693  2.579946  2.109770  2.216743  2.108168  2.168213  2.191061  2.250288  2.347144  2.413793  2.416300  2.456322  2.218992  2.248039 
dram[8]:  2.429440  2.425216  2.371250  2.546062  2.168919  2.245169  2.159955  2.081224  2.218223  2.178251  2.354023  2.380048  2.838317  2.393209  2.178886  2.306900 
dram[9]:  2.393682  2.342385  2.522510  2.571223  2.110874  2.203429  2.156841  2.154362  2.183371  2.178971  2.381969  2.449875  2.397171  2.400426  2.228346  2.286458 
dram[10]:  2.330222  2.335632  2.494056  2.501992  2.186620  2.224880  2.183066  2.091209  2.157267  2.215596  2.365340  2.302709  2.397155  2.437229  2.299900  2.240481 
average row locality = 355893/154587 = 2.302218
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1495      1475      1401      1415      1444      1471      1417      1420      1378      1394      1412      1436      1622      1617      1585      1644 
dram[1]:      1508      1491      1406      1402      1417      1428      1406      1419      1399      1383      1422      1447      1536      1568      1601      1639 
dram[2]:      1496      1477      1401      1425      1457      1442      1420      1454      1387      1393      1421      1454      1571      1625      1600      1623 
dram[3]:      1507      1451      1429      1429      1454      1437      1401      1404      1405      1392      1480      1440      1605      1563      1597      1572 
dram[4]:      1506      1455      1420      1475      1447      1431      1419      1389      1404      1396      1457      1436      1607      1599      1588      1621 
dram[5]:      1485      1465      1409      1401      1432      1447      1432      1429      1437      1356      1457      1433      1599      1615      1598      1640 
dram[6]:      1540      1524      1477      1432      1421      1407      1465      1482      1431      1416      1499      1465      1579      1611      1626      1632 
dram[7]:      1452      1490      1441      1429      1436      1448      1410      1421      1416      1412      1476      1453      1585      1539      1624      1609 
dram[8]:      1486      1475      1421      1436      1435      1396      1434      1449      1432      1401      1450      1433      1589      1578      1592      1610 
dram[9]:      1480      1468      1400      1365      1450      1442      1454      1433      1383      1408      1447      1421      1587      1615      1615      1574 
dram[10]:      1480      1500      1422      1426      1407      1401      1445      1423      1427      1403      1453      1398      1567      1592      1609      1594 
total reads: 259949
bank skew: 1644/1356 = 1.21
chip skew: 24007/23472 = 1.02
number of total write accesses:
dram[0]:       532       518       455       449       513       508       461       461       527       512       533       566       624       638       654       697 
dram[1]:       546       509       441       466       450       496       468       480       520       534       542       554       563       604       649       668 
dram[2]:       522       517       437       485       509       500       450       499       540       504       544       545       589       656       639       665 
dram[3]:       502       482       443       493       519       514       444       504       533       516       582       574       642       629       634       605 
dram[4]:       504       509       486       504       514       475       473       485       564       538       578       552       651       671       616       680 
dram[5]:       526       539       475       468       484       498       496       470       569       527       595       568       650       656       651       666 
dram[6]:       552       492       517       468       501       490       515       497       569       529       615       552       610       634       705       687 
dram[7]:       505       539       502       475       486       485       500       448       545       539       620       577       609       598       666       684 
dram[8]:       511       487       476       471       491       463       497       524       540       542       598       571       974       607       637       630 
dram[9]:       490       516       449       422       530       486       485       493       534       540       561       534       616       639       649       621 
dram[10]:       517       532       466       458       456       459       463       480       562       529       567       557       624       660       684       642 
total reads: 95944
bank skew: 974/422 = 2.31
chip skew: 9019/8490 = 1.06
average mf latency per bank:
dram[0]:      25820     25793     27833     27611     25889     27552     28556     27583     25202     25410     23978     22130     20966     21766     22101     22076
dram[1]:      25470     26473     28017     28145     27211     27401     26962     26805     27062     25752     22957     22774     22379     21518     22231     22207
dram[2]:      26161     26972     26934     27505     27222     26741     27760     26868     25149     25835     23267     22849     21368     21928     22937     22733
dram[3]:      26636     26972     28542     26961     26314     27205     26824     28021     24532     25369     22346     22223     20818     21832     22866     22737
dram[4]:      25893     26944     26662     27175     26577     28164     27017     26827     25685     25381     22914     22974     21080     20550     23658     22418
dram[5]:      26332     25910     27298     27041     27012     27045     27519     26827     24804     24204     21765     22853     19743     21466     22829     22401
dram[6]:      25206     25818     26842     27305     27094     27155     26094     27041     25538     25589     21776     23039     20642     20810     21626     21326
dram[7]:      25746     26227     26660     27313     26448     26328     26374     27418     25313     25027     22013     22351     21945     21892     22149     21603
dram[8]:      26473     27165     27009     27259     27771     28119     27202     26839     25552     25867     22346     23000     21888     22506     22741     22692
dram[9]:      26909     26685     27356     28010     26122     26262     26798     27885     25599     25613     22587     22921     21060     21753     22496     22702
dram[10]:      25454     25417     26896     27535     27300     28719     28086     26540     24894     26356     22932     22570     21800     20675     22155     22314
maximum mf latency per bank:
dram[0]:     257530    257491    257698    258040    261856    261738    261710    261811    261728    260518    249094    249103    257867    257850    257726    257787
dram[1]:     257363    257920    257256    257593    261742    259886    260526    261766    261725    260532    248955    248892    257156    257774    257656    257920
dram[2]:     257489    257505    257650    257652    261757    261717    260510    261712    260400    260237    248836    248765    257933    258057    257252    257513
dram[3]:     257915    257615    257566    257649    261822    260328    261794    261739    260485    260187    249069    248689    257855    257963    258023    257373
dram[4]:     257626    257529    257447    257828    259932    261788    261723    260556    260305    260558    248780    249056    257585    257476    257751    257658
dram[5]:     257332    257315    257422    257503    261720    261807    261818    261775    260074    260180    248969    248971    256944    257683    257193    257463
dram[6]:     257762    257130    257216    257195    261772    261861    261739    261870    260195    260349    248711    249311    258020    257021    257205    257405
dram[7]:     257376    257383    257321    257394    261750    259948    261751    260466    261738    261842    248901    248904    258021    257144    257514    257910
dram[8]:     257299    257290    258003    257256    261873    261806    261860    261797    261700    260622    249039    248946    257889    258067    258164    257597
dram[9]:     257147    257695    257692    257326    261819    261856    261829    261851    257431    261813    249076    248739    257149    257851    257391    257401
dram[10]:     257137    257191    257990    258751    261759    261752    261741    261751    261733    261722    249299    249060    257783    257962    257936    257353
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12424571 n_act=14003 n_pre=13987 n_req=32274 n_rd=94504 n_write=21284 bw_util=0.01843
n_activity=528517 dram_eff=0.4382
bk0: 5980a 12470929i bk1: 5900a 12474164i bk2: 5604a 12477633i bk3: 5660a 12474402i bk4: 5776a 12471305i bk5: 5884a 12471623i bk6: 5668a 12480324i bk7: 5680a 12480290i bk8: 5512a 12475244i bk9: 5576a 12474394i bk10: 5648a 12472613i bk11: 5744a 12471439i bk12: 6488a 12468205i bk13: 6468a 12468212i bk14: 6340a 12463512i bk15: 6576a 12459324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12425881 n_act=13789 n_pre=13773 n_req=31962 n_rd=93888 n_write=21018 bw_util=0.01828
n_activity=523834 dram_eff=0.4387
bk0: 6032a 12473044i bk1: 5964a 12476289i bk2: 5624a 12476771i bk3: 5608a 12476580i bk4: 5668a 12479553i bk5: 5712a 12477131i bk6: 5624a 12477221i bk7: 5676a 12476579i bk8: 5596a 12475651i bk9: 5532a 12473290i bk10: 5688a 12479019i bk11: 5788a 12473384i bk12: 6144a 12474066i bk13: 6272a 12470037i bk14: 6404a 12467070i bk15: 6556a 12461768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319749
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12424576 n_act=14003 n_pre=13987 n_req=32247 n_rd=94584 n_write=21199 bw_util=0.01842
n_activity=530845 dram_eff=0.4362
bk0: 5984a 12473766i bk1: 5908a 12472665i bk2: 5604a 12483299i bk3: 5700a 12475014i bk4: 5828a 12470887i bk5: 5768a 12473676i bk6: 5680a 12483187i bk7: 5816a 12477956i bk8: 5548a 12474445i bk9: 5572a 12473587i bk10: 5684a 12475093i bk11: 5816a 12471095i bk12: 6284a 12469593i bk13: 6500a 12468970i bk14: 6400a 12465778i bk15: 6492a 12464266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316617
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12424740 n_act=14062 n_pre=14046 n_req=32182 n_rd=94264 n_write=21237 bw_util=0.01838
n_activity=531068 dram_eff=0.435
bk0: 6028a 12473811i bk1: 5804a 12482109i bk2: 5716a 12479734i bk3: 5716a 12475323i bk4: 5816a 12473186i bk5: 5748a 12468932i bk6: 5604a 12479629i bk7: 5616a 12478895i bk8: 5620a 12472913i bk9: 5568a 12475654i bk10: 5920a 12473355i bk11: 5760a 12473180i bk12: 6420a 12469986i bk13: 6252a 12470941i bk14: 6388a 12464925i bk15: 6288a 12468886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31325
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12423775 n_act=14135 n_pre=14119 n_req=32450 n_rd=94600 n_write=21720 bw_util=0.01851
n_activity=537267 dram_eff=0.433
bk0: 6024a 12473797i bk1: 5820a 12474001i bk2: 5680a 12477955i bk3: 5900a 12474908i bk4: 5788a 12470710i bk5: 5724a 12472585i bk6: 5676a 12479258i bk7: 5556a 12473865i bk8: 5616a 12469281i bk9: 5584a 12470012i bk10: 5828a 12473123i bk11: 5744a 12476283i bk12: 6428a 12471645i bk13: 6396a 12465318i bk14: 6352a 12467036i bk15: 6484a 12462868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321324
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12423576 n_act=14257 n_pre=14241 n_req=32473 n_rd=94540 n_write=21735 bw_util=0.0185
n_activity=533606 dram_eff=0.4358
bk0: 5940a 12472483i bk1: 5860a 12475791i bk2: 5636a 12477275i bk3: 5604a 12480805i bk4: 5728a 12476580i bk5: 5788a 12471240i bk6: 5728a 12481187i bk7: 5716a 12475840i bk8: 5748a 12472077i bk9: 5424a 12474506i bk10: 5828a 12474374i bk11: 5732a 12474818i bk12: 6396a 12469610i bk13: 6460a 12462990i bk14: 6392a 12463486i bk15: 6560a 12460282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312527
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12421805 n_act=14208 n_pre=14192 n_req=32940 n_rd=96028 n_write=22116 bw_util=0.0188
n_activity=539740 dram_eff=0.4378
bk0: 6160a 12473448i bk1: 6096a 12473988i bk2: 5908a 12473455i bk3: 5728a 12477257i bk4: 5684a 12469316i bk5: 5628a 12470536i bk6: 5860a 12472831i bk7: 5928a 12474042i bk8: 5724a 12474247i bk9: 5664a 12473106i bk10: 5996a 12467344i bk11: 5860a 12474136i bk12: 6316a 12468862i bk13: 6444a 12468483i bk14: 6504a 12460078i bk15: 6528a 12459528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325738
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12423956 n_act=14100 n_pre=14084 n_req=32419 n_rd=94564 n_write=21645 bw_util=0.01849
n_activity=531902 dram_eff=0.437
bk0: 5808a 12477027i bk1: 5960a 12474117i bk2: 5764a 12476797i bk3: 5716a 12478363i bk4: 5744a 12475087i bk5: 5792a 12473552i bk6: 5640a 12480567i bk7: 5684a 12481262i bk8: 5664a 12472626i bk9: 5648a 12473856i bk10: 5904a 12472934i bk11: 5812a 12470880i bk12: 6340a 12473414i bk13: 6156a 12468242i bk14: 6496a 12465334i bk15: 6436a 12464646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315715
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12424172 n_act=14041 n_pre=14025 n_req=32636 n_rd=94468 n_write=21643 bw_util=0.01848
n_activity=531072 dram_eff=0.4373
bk0: 5944a 12473225i bk1: 5900a 12473678i bk2: 5684a 12478101i bk3: 5744a 12479516i bk4: 5740a 12472840i bk5: 5584a 12476659i bk6: 5736a 12480547i bk7: 5796a 12475512i bk8: 5728a 12469953i bk9: 5604a 12473550i bk10: 5800a 12471281i bk11: 5732a 12471217i bk12: 6356a 12469041i bk13: 6312a 12468873i bk14: 6368a 12466240i bk15: 6440a 12462548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12425226 n_act=13951 n_pre=13935 n_req=32107 n_rd=94168 n_write=21069 bw_util=0.01834
n_activity=524459 dram_eff=0.4395
bk0: 5920a 12476497i bk1: 5872a 12474837i bk2: 5600a 12479475i bk3: 5460a 12481497i bk4: 5800a 12471245i bk5: 5768a 12475190i bk6: 5816a 12479883i bk7: 5732a 12478261i bk8: 5532a 12475855i bk9: 5632a 12473852i bk10: 5788a 12472397i bk11: 5684a 12475455i bk12: 6348a 12470053i bk13: 6460a 12466615i bk14: 6460a 12465123i bk15: 6296a 12465994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313109
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12568349 n_nop=12424816 n_act=14039 n_pre=14023 n_req=32203 n_rd=94188 n_write=21283 bw_util=0.01837
n_activity=529550 dram_eff=0.4361
bk0: 5920a 12472889i bk1: 6000a 12473407i bk2: 5688a 12476555i bk3: 5704a 12477254i bk4: 5628a 12479766i bk5: 5604a 12476493i bk6: 5780a 12482550i bk7: 5692a 12476520i bk8: 5708a 12472405i bk9: 5612a 12472952i bk10: 5812a 12472905i bk11: 5592a 12475286i bk12: 6268a 12470769i bk13: 6368a 12467981i bk14: 6436a 12463133i bk15: 6376a 12463813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316681

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11754, Miss_rate = 0.056, Pending_hits = 1596, Reservation_fails = 7
L2_cache_bank[1]: Access = 211067, Miss = 11872, Miss_rate = 0.056, Pending_hits = 1626, Reservation_fails = 8
L2_cache_bank[2]: Access = 210211, Miss = 11695, Miss_rate = 0.056, Pending_hits = 1621, Reservation_fails = 9
L2_cache_bank[3]: Access = 210680, Miss = 11777, Miss_rate = 0.056, Pending_hits = 1591, Reservation_fails = 9
L2_cache_bank[4]: Access = 210288, Miss = 11753, Miss_rate = 0.056, Pending_hits = 1624, Reservation_fails = 6
L2_cache_bank[5]: Access = 211136, Miss = 11893, Miss_rate = 0.056, Pending_hits = 1611, Reservation_fails = 7
L2_cache_bank[6]: Access = 211440, Miss = 11878, Miss_rate = 0.056, Pending_hits = 1605, Reservation_fails = 19
L2_cache_bank[7]: Access = 210047, Miss = 11688, Miss_rate = 0.056, Pending_hits = 1530, Reservation_fails = 19
L2_cache_bank[8]: Access = 211072, Miss = 11848, Miss_rate = 0.056, Pending_hits = 1651, Reservation_fails = 8
L2_cache_bank[9]: Access = 210701, Miss = 11802, Miss_rate = 0.056, Pending_hits = 1576, Reservation_fails = 11
L2_cache_bank[10]: Access = 211012, Miss = 11849, Miss_rate = 0.056, Pending_hits = 1598, Reservation_fails = 5
L2_cache_bank[11]: Access = 210803, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1629, Reservation_fails = 7
L2_cache_bank[12]: Access = 211213, Miss = 12038, Miss_rate = 0.057, Pending_hits = 1691, Reservation_fails = 11
L2_cache_bank[13]: Access = 211616, Miss = 11969, Miss_rate = 0.057, Pending_hits = 1624, Reservation_fails = 15
L2_cache_bank[14]: Access = 210687, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1552, Reservation_fails = 10
L2_cache_bank[15]: Access = 211362, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1579, Reservation_fails = 15
L2_cache_bank[16]: Access = 245379, Miss = 11839, Miss_rate = 0.048, Pending_hits = 1887, Reservation_fails = 8
L2_cache_bank[17]: Access = 210474, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1570, Reservation_fails = 6
L2_cache_bank[18]: Access = 209302, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1598, Reservation_fails = 11
L2_cache_bank[19]: Access = 209012, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1573, Reservation_fails = 16
L2_cache_bank[20]: Access = 208811, Miss = 11810, Miss_rate = 0.057, Pending_hits = 1611, Reservation_fails = 12
L2_cache_bank[21]: Access = 209749, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1530, Reservation_fails = 11
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 259949
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 35473
L2_total_cache_reservation_fails = 230
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3249075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 229
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.9714
	minimum = 6
	maximum = 88
Network latency average = 10.7485
	minimum = 6
	maximum = 51
Slowest packet = 9322560
Flit latency average = 10.0068
	minimum = 6
	maximum = 51
Slowest flit = 16050948
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000542402
	minimum = 0.00047556 (at node 0)
	maximum = 0.000624172 (at node 34)
Accepted packet rate average = 0.000542402
	minimum = 0.00047556 (at node 0)
	maximum = 0.000624172 (at node 34)
Injected flit rate average = 0.000813604
	minimum = 0.00047556 (at node 0)
	maximum = 0.00124669 (at node 34)
Accepted flit rate average= 0.000813604
	minimum = 0.000609311 (at node 44)
	maximum = 0.0010535 (at node 24)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3646 (21 samples)
	minimum = 6 (21 samples)
	maximum = 475.238 (21 samples)
Network latency average = 20.5642 (21 samples)
	minimum = 6 (21 samples)
	maximum = 378.476 (21 samples)
Flit latency average = 21.2666 (21 samples)
	minimum = 6 (21 samples)
	maximum = 377.81 (21 samples)
Fragmentation average = 0.00631648 (21 samples)
	minimum = 0 (21 samples)
	maximum = 128.905 (21 samples)
Injected packet rate average = 0.0302313 (21 samples)
	minimum = 0.0247135 (21 samples)
	maximum = 0.100925 (21 samples)
Accepted packet rate average = 0.0302313 (21 samples)
	minimum = 0.0247135 (21 samples)
	maximum = 0.100925 (21 samples)
Injected flit rate average = 0.0464885 (21 samples)
	minimum = 0.0315499 (21 samples)
	maximum = 0.124686 (21 samples)
Accepted flit rate average = 0.0464885 (21 samples)
	minimum = 0.0338787 (21 samples)
	maximum = 0.189162 (21 samples)
Injected packet size average = 1.53776 (21 samples)
Accepted packet size average = 1.53776 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 9 sec (7749 sec)
gpgpu_simulation_rate = 16881 (inst/sec)
gpgpu_simulation_rate = 1482 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3183
gpu_sim_insn = 4446804
gpu_ipc =    1397.0481
gpu_tot_sim_cycle = 11712381
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      11.5488
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3334022
gpu_stall_icnt2sh    = 11243755
partiton_reqs_in_parallel = 70026
partiton_reqs_in_parallel_total    = 145576102
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.4352
partiton_reqs_in_parallel_util = 70026
partiton_reqs_in_parallel_util_total    = 145576102
gpu_sim_cycle_parition_util = 3183
gpu_tot_sim_cycle_parition_util    = 6760538
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5334
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.3176 GB/Sec
L2_BW_total  =      37.8243 GB/Sec
gpu_total_sim_rate=17428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276706
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7432, 7823, 7339, 7406, 7810, 6721, 8167, 7768, 7374, 6765, 7728, 7688, 7037, 7121, 7712, 6970, 6541, 7318, 6693, 6396, 6115, 6557, 6770, 6282, 6791, 6815, 6638, 6786, 7063, 6584, 6690, 7437, 6072, 5884, 5921, 6255, 6097, 5952, 6083, 5857, 5911, 5609, 5423, 5283, 5565, 5724, 5562, 5319, 5861, 5363, 5517, 5872, 5896, 5736, 5683, 6100, 5271, 5272, 5382, 5616, 5879, 5593, 6371, 5873, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 13159528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13077686
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 76956
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16513152	W0_Idle:182121206	W0_Scoreboard:167274798	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1723 
maxdqlatency = 0 
maxmflatency = 261873 
averagemflatency = 1890 
max_icnt2mem_latency = 261631 
max_icnt2sh_latency = 11476364 
mrq_lat_table:189246 	4884 	5993 	38168 	23301 	14519 	18538 	25376 	27035 	8554 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3449922 	1061223 	36547 	18357 	7120 	7660 	20259 	17187 	11329 	25151 	18993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1044686 	242834 	1394923 	846321 	460725 	490058 	77237 	5672 	5564 	6055 	7314 	20357 	16772 	11247 	25215 	18929 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	868589 	862012 	1525127 	216104 	30748 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	1019418 	132858 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2815 	531 	203 	94 	38 	37 	55 	63 	46 	44 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        35        45        16        16        16        16        30        30        43        45        47        47        45        46 
dram[1]:        43        41        24        47        16        16        17        16        30        30        46        42        40        43        46        45 
dram[2]:        46        46        41        47        16        16        16        16        30        30        45        45        45        48        43        45 
dram[3]:        41        45        51        46        17        16        16        16        31        30        43        45        43        40        45        43 
dram[4]:        39        42        44        44        16        16        16        16        30        30        42        45        47        44        43        46 
dram[5]:        44        46        48        49        16        16        16        16        30        30        44        34        46        46        43        44 
dram[6]:        46        42        44        48        16        16        17        16        30        30        48        45        44        42        43        46 
dram[7]:        40        43        49        37        16        16        16        16        31        31        42        45        40        46        45        43 
dram[8]:        44        44        40        39        16        16        17        16        30        30        45        44        91        43        39        45 
dram[9]:        47        46        44        36        16        16        16        16        34        33        45        44        42        42        45        45 
dram[10]:        40        45        32        38        17        16        16        16        33        33        48        45        44        46        47        46 
maximum service time to same row:
dram[0]:    234213    234330    478896    403510    238182    225405    468563    228725    278201    431495    332834    513748    238150    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    241327    263728    230935    232398    227605    232010    246719    496733    238166    239987    231002    746041 
dram[2]:    428347    235078    260748    336633    236871    233186    291624    226095    231909    275627    242107    231933    238722    466819    485654    747175 
dram[3]:    264056    248262    239065    567428    269719    321837    354392    239922    361436    268952    551436    584035    447535    499050    747525    241447 
dram[4]:    220985    306908    271712    301586    237156    238809    231955    293141    349571    231906    289887    446124    381675    240674    252585    237314 
dram[5]:    237690    234949    376647    458191    358050    336072    231903    387904    402845    288336    240220    237481    234726    265856    471366    231848 
dram[6]:    231871    307636    308929    238887    268224    329934    301590    233602    254644    387833    241127    251938    421221    363717    230505    289203 
dram[7]:    477618    230439    237688    240361    237819    285261    464461    251619    483280    579749    285909    265307    476070    434990    241973    287778 
dram[8]:    228610    240461    233804    237003    237418    267354    231969    232403    225703    579987    584718    248614    237278    250109    278163    231848 
dram[9]:    238653    234921    235722    238506    335491    471074    291452    240371    516484    496384    235556    503333    236554    496868    493711    239370 
dram[10]:    443420    239587    249074    237864    416755    234452    246211    289556    276797    290418    240334    281505    331094    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.351508  2.398315  2.494624  2.556927  2.201350  2.174725  2.181185  2.139932  2.140450  2.183276  2.326555  2.341521  2.495556  2.488962  2.205911  2.290607 
dram[1]:  2.363636  2.403846  2.439894  2.524324  2.257557  2.193843  2.131968  2.114699  2.247073  2.234266  2.403917  2.458231  2.432213  2.394708  2.319588  2.246349 
dram[2]:  2.382527  2.443627  2.514364  2.474093  2.223982  2.155383  2.176950  2.115926  2.214942  2.193063  2.399267  2.316338  2.482759  2.506593  2.169574  2.197887 
dram[3]:  2.374705  2.389369  2.550409  2.467266  2.121505  2.151047  2.130485  2.122358  2.207289  2.155932  2.327314  2.375000  2.453057  2.449162  2.211100  2.232821 
dram[4]:  2.318339  2.400978  2.514512  2.479950  2.159692  2.231850  2.123457  2.146621  2.172185  2.256709  2.363531  2.403869  2.467760  2.374477  2.190855  2.212500 
dram[5]:  2.379882  2.363208  2.437258  2.512097  2.174801  2.130340  2.161435  2.138514  2.199561  2.132503  2.416961  2.399281  2.359916  2.322086  2.189873  2.223722 
dram[6]:  2.493445  2.473620  2.572903  2.533333  2.147486  2.203252  2.154516  2.198889  2.222222  2.240783  2.421535  2.392645  2.413451  2.370644  2.201133  2.193945 
dram[7]:  2.349340  2.387059  2.422693  2.579946  2.109770  2.216743  2.108168  2.168213  2.191061  2.250288  2.347144  2.413793  2.416300  2.456322  2.218992  2.248039 
dram[8]:  2.429440  2.425216  2.371250  2.546062  2.168919  2.245169  2.159955  2.081224  2.218223  2.178251  2.354023  2.380048  2.838317  2.393209  2.178886  2.306900 
dram[9]:  2.393682  2.342385  2.522510  2.571223  2.110874  2.203429  2.156841  2.154362  2.183371  2.178971  2.381969  2.449875  2.397171  2.400426  2.228346  2.286458 
dram[10]:  2.330222  2.335632  2.494056  2.501992  2.186620  2.224880  2.183066  2.091209  2.157267  2.215596  2.365340  2.302709  2.397155  2.437229  2.299900  2.240481 
average row locality = 355893/154587 = 2.302218
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1495      1475      1401      1415      1444      1471      1417      1420      1378      1394      1412      1436      1622      1617      1585      1644 
dram[1]:      1508      1491      1406      1402      1417      1428      1406      1419      1399      1383      1422      1447      1536      1568      1601      1639 
dram[2]:      1496      1477      1401      1425      1457      1442      1420      1454      1387      1393      1421      1454      1571      1625      1600      1623 
dram[3]:      1507      1451      1429      1429      1454      1437      1401      1404      1405      1392      1480      1440      1605      1563      1597      1572 
dram[4]:      1506      1455      1420      1475      1447      1431      1419      1389      1404      1396      1457      1436      1607      1599      1588      1621 
dram[5]:      1485      1465      1409      1401      1432      1447      1432      1429      1437      1356      1457      1433      1599      1615      1598      1640 
dram[6]:      1540      1524      1477      1432      1421      1407      1465      1482      1431      1416      1499      1465      1579      1611      1626      1632 
dram[7]:      1452      1490      1441      1429      1436      1448      1410      1421      1416      1412      1476      1453      1585      1539      1624      1609 
dram[8]:      1486      1475      1421      1436      1435      1396      1434      1449      1432      1401      1450      1433      1589      1578      1592      1610 
dram[9]:      1480      1468      1400      1365      1450      1442      1454      1433      1383      1408      1447      1421      1587      1615      1615      1574 
dram[10]:      1480      1500      1422      1426      1407      1401      1445      1423      1427      1403      1453      1398      1567      1592      1609      1594 
total reads: 259949
bank skew: 1644/1356 = 1.21
chip skew: 24007/23472 = 1.02
number of total write accesses:
dram[0]:       532       518       455       449       513       508       461       461       527       512       533       566       624       638       654       697 
dram[1]:       546       509       441       466       450       496       468       480       520       534       542       554       563       604       649       668 
dram[2]:       522       517       437       485       509       500       450       499       540       504       544       545       589       656       639       665 
dram[3]:       502       482       443       493       519       514       444       504       533       516       582       574       642       629       634       605 
dram[4]:       504       509       486       504       514       475       473       485       564       538       578       552       651       671       616       680 
dram[5]:       526       539       475       468       484       498       496       470       569       527       595       568       650       656       651       666 
dram[6]:       552       492       517       468       501       490       515       497       569       529       615       552       610       634       705       687 
dram[7]:       505       539       502       475       486       485       500       448       545       539       620       577       609       598       666       684 
dram[8]:       511       487       476       471       491       463       497       524       540       542       598       571       974       607       637       630 
dram[9]:       490       516       449       422       530       486       485       493       534       540       561       534       616       639       649       621 
dram[10]:       517       532       466       458       456       459       463       480       562       529       567       557       624       660       684       642 
total reads: 95944
bank skew: 974/422 = 2.31
chip skew: 9019/8490 = 1.06
average mf latency per bank:
dram[0]:      25820     25793     27833     27611     25892     27555     28561     27587     25206     25414     23983     22134     20970     21769     22104     22080
dram[1]:      25470     26473     28017     28145     27214     27405     26966     26810     27067     25757     22962     22779     22383     21522     22234     22211
dram[2]:      26161     26972     26934     27505     27226     26745     27765     26872     25153     25839     23271     22853     21372     21932     22941     22737
dram[3]:      26636     26972     28542     26961     26318     27209     26828     28025     24536     25374     22350     22227     20822     21836     22870     22740
dram[4]:      25893     26944     26662     27175     26580     28168     27021     26831     25689     25385     22918     22979     21083     20554     23662     22422
dram[5]:      26332     25910     27298     27041     27015     27049     27523     26831     24809     24208     21769     22858     19747     21469     22833     22404
dram[6]:      25206     25818     26842     27305     27097     27159     26098     27045     25542     25594     21780     23043     20646     20814     21630     21330
dram[7]:      25746     26227     26660     27313     26451     26332     26378     27423     25317     25031     22017     22355     21949     21896     22153     21607
dram[8]:      26473     27165     27009     27259     27774     28123     27206     26843     25556     25871     22350     23004     21891     22510     22745     22696
dram[9]:      26909     26685     27356     28010     26126     26266     26802     27889     25603     25618     22591     22925     21064     21756     22500     22706
dram[10]:      25454     25417     26896     27535     27304     28723     28090     26544     24898     26360     22936     22574     21804     20679     22158     22318
maximum mf latency per bank:
dram[0]:     257530    257491    257698    258040    261856    261738    261710    261811    261728    260518    249094    249103    257867    257850    257726    257787
dram[1]:     257363    257920    257256    257593    261742    259886    260526    261766    261725    260532    248955    248892    257156    257774    257656    257920
dram[2]:     257489    257505    257650    257652    261757    261717    260510    261712    260400    260237    248836    248765    257933    258057    257252    257513
dram[3]:     257915    257615    257566    257649    261822    260328    261794    261739    260485    260187    249069    248689    257855    257963    258023    257373
dram[4]:     257626    257529    257447    257828    259932    261788    261723    260556    260305    260558    248780    249056    257585    257476    257751    257658
dram[5]:     257332    257315    257422    257503    261720    261807    261818    261775    260074    260180    248969    248971    256944    257683    257193    257463
dram[6]:     257762    257130    257216    257195    261772    261861    261739    261870    260195    260349    248711    249311    258020    257021    257205    257405
dram[7]:     257376    257383    257321    257394    261750    259948    261751    260466    261738    261842    248901    248904    258021    257144    257514    257910
dram[8]:     257299    257290    258003    257256    261873    261806    261860    261797    261700    260622    249039    248946    257889    258067    258164    257597
dram[9]:     257147    257695    257692    257326    261819    261856    261829    261851    257431    261813    249076    248739    257149    257851    257391    257401
dram[10]:     257137    257191    257990    258751    261759    261752    261741    261751    261733    261722    249299    249060    257783    257962    257936    257353
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12430480 n_act=14003 n_pre=13987 n_req=32274 n_rd=94504 n_write=21284 bw_util=0.01842
n_activity=528517 dram_eff=0.4382
bk0: 5980a 12476838i bk1: 5900a 12480073i bk2: 5604a 12483542i bk3: 5660a 12480311i bk4: 5776a 12477214i bk5: 5884a 12477532i bk6: 5668a 12486233i bk7: 5680a 12486199i bk8: 5512a 12481153i bk9: 5576a 12480303i bk10: 5648a 12478522i bk11: 5744a 12477348i bk12: 6488a 12474114i bk13: 6468a 12474121i bk14: 6340a 12469421i bk15: 6576a 12465233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319105
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12431790 n_act=13789 n_pre=13773 n_req=31962 n_rd=93888 n_write=21018 bw_util=0.01828
n_activity=523834 dram_eff=0.4387
bk0: 6032a 12478953i bk1: 5964a 12482198i bk2: 5624a 12482680i bk3: 5608a 12482489i bk4: 5668a 12485462i bk5: 5712a 12483040i bk6: 5624a 12483130i bk7: 5676a 12482488i bk8: 5596a 12481560i bk9: 5532a 12479199i bk10: 5688a 12484928i bk11: 5788a 12479293i bk12: 6144a 12479975i bk13: 6272a 12475946i bk14: 6404a 12472979i bk15: 6556a 12467677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319598
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12430485 n_act=14003 n_pre=13987 n_req=32247 n_rd=94584 n_write=21199 bw_util=0.01842
n_activity=530845 dram_eff=0.4362
bk0: 5984a 12479675i bk1: 5908a 12478574i bk2: 5604a 12489208i bk3: 5700a 12480923i bk4: 5828a 12476796i bk5: 5768a 12479585i bk6: 5680a 12489096i bk7: 5816a 12483865i bk8: 5548a 12480354i bk9: 5572a 12479496i bk10: 5684a 12481002i bk11: 5816a 12477004i bk12: 6284a 12475502i bk13: 6500a 12474879i bk14: 6400a 12471687i bk15: 6492a 12470175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316469
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12430649 n_act=14062 n_pre=14046 n_req=32182 n_rd=94264 n_write=21237 bw_util=0.01837
n_activity=531068 dram_eff=0.435
bk0: 6028a 12479720i bk1: 5804a 12488018i bk2: 5716a 12485643i bk3: 5716a 12481232i bk4: 5816a 12479095i bk5: 5748a 12474841i bk6: 5604a 12485538i bk7: 5616a 12484804i bk8: 5620a 12478822i bk9: 5568a 12481563i bk10: 5920a 12479264i bk11: 5760a 12479089i bk12: 6420a 12475895i bk13: 6252a 12476850i bk14: 6388a 12470834i bk15: 6288a 12474795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313103
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12429684 n_act=14135 n_pre=14119 n_req=32450 n_rd=94600 n_write=21720 bw_util=0.0185
n_activity=537267 dram_eff=0.433
bk0: 6024a 12479706i bk1: 5820a 12479910i bk2: 5680a 12483864i bk3: 5900a 12480817i bk4: 5788a 12476619i bk5: 5724a 12478494i bk6: 5676a 12485167i bk7: 5556a 12479774i bk8: 5616a 12475190i bk9: 5584a 12475921i bk10: 5828a 12479032i bk11: 5744a 12482192i bk12: 6428a 12477554i bk13: 6396a 12471227i bk14: 6352a 12472945i bk15: 6484a 12468777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321173
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12429485 n_act=14257 n_pre=14241 n_req=32473 n_rd=94540 n_write=21735 bw_util=0.01849
n_activity=533606 dram_eff=0.4358
bk0: 5940a 12478392i bk1: 5860a 12481700i bk2: 5636a 12483184i bk3: 5604a 12486714i bk4: 5728a 12482489i bk5: 5788a 12477149i bk6: 5728a 12487096i bk7: 5716a 12481749i bk8: 5748a 12477986i bk9: 5424a 12480415i bk10: 5828a 12480283i bk11: 5732a 12480727i bk12: 6396a 12475519i bk13: 6460a 12468899i bk14: 6392a 12469395i bk15: 6560a 12466191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31238
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12427714 n_act=14208 n_pre=14192 n_req=32940 n_rd=96028 n_write=22116 bw_util=0.01879
n_activity=539740 dram_eff=0.4378
bk0: 6160a 12479357i bk1: 6096a 12479897i bk2: 5908a 12479364i bk3: 5728a 12483166i bk4: 5684a 12475225i bk5: 5628a 12476445i bk6: 5860a 12478740i bk7: 5928a 12479951i bk8: 5724a 12480156i bk9: 5664a 12479015i bk10: 5996a 12473253i bk11: 5860a 12480045i bk12: 6316a 12474771i bk13: 6444a 12474392i bk14: 6504a 12465987i bk15: 6528a 12465437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325585
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12429865 n_act=14100 n_pre=14084 n_req=32419 n_rd=94564 n_write=21645 bw_util=0.01848
n_activity=531902 dram_eff=0.437
bk0: 5808a 12482936i bk1: 5960a 12480026i bk2: 5764a 12482706i bk3: 5716a 12484272i bk4: 5744a 12480996i bk5: 5792a 12479461i bk6: 5640a 12486476i bk7: 5684a 12487171i bk8: 5664a 12478535i bk9: 5648a 12479765i bk10: 5904a 12478843i bk11: 5812a 12476789i bk12: 6340a 12479323i bk13: 6156a 12474151i bk14: 6496a 12471243i bk15: 6436a 12470555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315567
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12430081 n_act=14041 n_pre=14025 n_req=32636 n_rd=94468 n_write=21643 bw_util=0.01847
n_activity=531072 dram_eff=0.4373
bk0: 5944a 12479134i bk1: 5900a 12479587i bk2: 5684a 12484010i bk3: 5744a 12485425i bk4: 5740a 12478749i bk5: 5584a 12482568i bk6: 5736a 12486456i bk7: 5796a 12481421i bk8: 5728a 12475862i bk9: 5604a 12479459i bk10: 5800a 12477190i bk11: 5732a 12477126i bk12: 6356a 12474950i bk13: 6312a 12474782i bk14: 6368a 12472149i bk15: 6440a 12468457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310553
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12431135 n_act=13951 n_pre=13935 n_req=32107 n_rd=94168 n_write=21069 bw_util=0.01833
n_activity=524459 dram_eff=0.4395
bk0: 5920a 12482406i bk1: 5872a 12480746i bk2: 5600a 12485384i bk3: 5460a 12487406i bk4: 5800a 12477154i bk5: 5768a 12481099i bk6: 5816a 12485792i bk7: 5732a 12484170i bk8: 5532a 12481764i bk9: 5632a 12479761i bk10: 5788a 12478306i bk11: 5684a 12481364i bk12: 6348a 12475962i bk13: 6460a 12472524i bk14: 6460a 12471032i bk15: 6296a 12471903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12574258 n_nop=12430725 n_act=14039 n_pre=14023 n_req=32203 n_rd=94188 n_write=21283 bw_util=0.01837
n_activity=529550 dram_eff=0.4361
bk0: 5920a 12478798i bk1: 6000a 12479316i bk2: 5688a 12482464i bk3: 5704a 12483163i bk4: 5628a 12485675i bk5: 5604a 12482402i bk6: 5780a 12488459i bk7: 5692a 12482429i bk8: 5708a 12478314i bk9: 5612a 12478861i bk10: 5812a 12478814i bk11: 5592a 12481195i bk12: 6268a 12476678i bk13: 6368a 12473890i bk14: 6436a 12469042i bk15: 6376a 12469722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11754, Miss_rate = 0.056, Pending_hits = 1596, Reservation_fails = 7
L2_cache_bank[1]: Access = 211439, Miss = 11872, Miss_rate = 0.056, Pending_hits = 1626, Reservation_fails = 8
L2_cache_bank[2]: Access = 210583, Miss = 11695, Miss_rate = 0.056, Pending_hits = 1621, Reservation_fails = 9
L2_cache_bank[3]: Access = 211052, Miss = 11777, Miss_rate = 0.056, Pending_hits = 1591, Reservation_fails = 9
L2_cache_bank[4]: Access = 210660, Miss = 11753, Miss_rate = 0.056, Pending_hits = 1624, Reservation_fails = 6
L2_cache_bank[5]: Access = 211508, Miss = 11893, Miss_rate = 0.056, Pending_hits = 1611, Reservation_fails = 7
L2_cache_bank[6]: Access = 211812, Miss = 11878, Miss_rate = 0.056, Pending_hits = 1605, Reservation_fails = 19
L2_cache_bank[7]: Access = 210419, Miss = 11688, Miss_rate = 0.056, Pending_hits = 1530, Reservation_fails = 19
L2_cache_bank[8]: Access = 211444, Miss = 11848, Miss_rate = 0.056, Pending_hits = 1651, Reservation_fails = 8
L2_cache_bank[9]: Access = 211073, Miss = 11802, Miss_rate = 0.056, Pending_hits = 1576, Reservation_fails = 11
L2_cache_bank[10]: Access = 211384, Miss = 11849, Miss_rate = 0.056, Pending_hits = 1598, Reservation_fails = 5
L2_cache_bank[11]: Access = 211175, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1629, Reservation_fails = 7
L2_cache_bank[12]: Access = 211585, Miss = 12038, Miss_rate = 0.057, Pending_hits = 1691, Reservation_fails = 11
L2_cache_bank[13]: Access = 211988, Miss = 11969, Miss_rate = 0.056, Pending_hits = 1624, Reservation_fails = 15
L2_cache_bank[14]: Access = 211059, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1552, Reservation_fails = 10
L2_cache_bank[15]: Access = 211734, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1579, Reservation_fails = 15
L2_cache_bank[16]: Access = 245750, Miss = 11839, Miss_rate = 0.048, Pending_hits = 1887, Reservation_fails = 8
L2_cache_bank[17]: Access = 210842, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1570, Reservation_fails = 6
L2_cache_bank[18]: Access = 209670, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1598, Reservation_fails = 11
L2_cache_bank[19]: Access = 209380, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1573, Reservation_fails = 16
L2_cache_bank[20]: Access = 209183, Miss = 11810, Miss_rate = 0.056, Pending_hits = 1611, Reservation_fails = 12
L2_cache_bank[21]: Access = 210121, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1530, Reservation_fails = 11
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 259949
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 35473
L2_total_cache_reservation_fails = 230
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3257246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 229
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.84531
	minimum = 6
	maximum = 50
Network latency average = 8.68321
	minimum = 6
	maximum = 36
Slowest packet = 9337423
Flit latency average = 8.52229
	minimum = 6
	maximum = 36
Slowest flit = 16069946
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0513576
	minimum = 0.0452546 (at node 0)
	maximum = 0.0584538 (at node 28)
Accepted packet rate average = 0.0513576
	minimum = 0.0452546 (at node 0)
	maximum = 0.0584538 (at node 28)
Injected flit rate average = 0.0770365
	minimum = 0.0452546 (at node 0)
	maximum = 0.116908 (at node 28)
Accepted flit rate average= 0.0770365
	minimum = 0.0578253 (at node 45)
	maximum = 0.0955374 (at node 2)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2501 (22 samples)
	minimum = 6 (22 samples)
	maximum = 455.909 (22 samples)
Network latency average = 20.0241 (22 samples)
	minimum = 6 (22 samples)
	maximum = 362.909 (22 samples)
Flit latency average = 20.6874 (22 samples)
	minimum = 6 (22 samples)
	maximum = 362.273 (22 samples)
Fragmentation average = 0.00602937 (22 samples)
	minimum = 0 (22 samples)
	maximum = 123.045 (22 samples)
Injected packet rate average = 0.0311916 (22 samples)
	minimum = 0.0256472 (22 samples)
	maximum = 0.0989943 (22 samples)
Accepted packet rate average = 0.0311916 (22 samples)
	minimum = 0.0256472 (22 samples)
	maximum = 0.0989943 (22 samples)
Injected flit rate average = 0.047877 (22 samples)
	minimum = 0.0321729 (22 samples)
	maximum = 0.124332 (22 samples)
Accepted flit rate average = 0.047877 (22 samples)
	minimum = 0.0349672 (22 samples)
	maximum = 0.184906 (22 samples)
Injected packet size average = 1.53494 (22 samples)
Accepted packet size average = 1.53494 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 21 sec (7761 sec)
gpgpu_simulation_rate = 17428 (inst/sec)
gpgpu_simulation_rate = 1509 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 169240 Tlb_hit: 162677 Tlb_miss: 6563 Tlb_hit_rate: 0.961221
Shader1: Tlb_access: 167354 Tlb_hit: 160761 Tlb_miss: 6593 Tlb_hit_rate: 0.960604
Shader2: Tlb_access: 164308 Tlb_hit: 157794 Tlb_miss: 6514 Tlb_hit_rate: 0.960355
Shader3: Tlb_access: 164520 Tlb_hit: 158115 Tlb_miss: 6405 Tlb_hit_rate: 0.961069
Shader4: Tlb_access: 163894 Tlb_hit: 157433 Tlb_miss: 6461 Tlb_hit_rate: 0.960578
Shader5: Tlb_access: 167559 Tlb_hit: 160508 Tlb_miss: 7051 Tlb_hit_rate: 0.957919
Shader6: Tlb_access: 164728 Tlb_hit: 158120 Tlb_miss: 6608 Tlb_hit_rate: 0.959885
Shader7: Tlb_access: 167863 Tlb_hit: 161154 Tlb_miss: 6709 Tlb_hit_rate: 0.960033
Shader8: Tlb_access: 170027 Tlb_hit: 163220 Tlb_miss: 6807 Tlb_hit_rate: 0.959965
Shader9: Tlb_access: 162712 Tlb_hit: 156135 Tlb_miss: 6577 Tlb_hit_rate: 0.959579
Shader10: Tlb_access: 160167 Tlb_hit: 153664 Tlb_miss: 6503 Tlb_hit_rate: 0.959399
Shader11: Tlb_access: 162715 Tlb_hit: 156066 Tlb_miss: 6649 Tlb_hit_rate: 0.959137
Shader12: Tlb_access: 162820 Tlb_hit: 156431 Tlb_miss: 6389 Tlb_hit_rate: 0.960760
Shader13: Tlb_access: 162339 Tlb_hit: 155969 Tlb_miss: 6370 Tlb_hit_rate: 0.960761
Shader14: Tlb_access: 160347 Tlb_hit: 153706 Tlb_miss: 6641 Tlb_hit_rate: 0.958584
Shader15: Tlb_access: 169651 Tlb_hit: 162958 Tlb_miss: 6693 Tlb_hit_rate: 0.960548
Shader16: Tlb_access: 163918 Tlb_hit: 157500 Tlb_miss: 6418 Tlb_hit_rate: 0.960846
Shader17: Tlb_access: 166907 Tlb_hit: 160501 Tlb_miss: 6406 Tlb_hit_rate: 0.961619
Shader18: Tlb_access: 166566 Tlb_hit: 160029 Tlb_miss: 6537 Tlb_hit_rate: 0.960754
Shader19: Tlb_access: 164993 Tlb_hit: 158367 Tlb_miss: 6626 Tlb_hit_rate: 0.959841
Shader20: Tlb_access: 164276 Tlb_hit: 157588 Tlb_miss: 6688 Tlb_hit_rate: 0.959288
Shader21: Tlb_access: 170065 Tlb_hit: 163311 Tlb_miss: 6754 Tlb_hit_rate: 0.960286
Shader22: Tlb_access: 168601 Tlb_hit: 161871 Tlb_miss: 6730 Tlb_hit_rate: 0.960083
Shader23: Tlb_access: 170177 Tlb_hit: 163611 Tlb_miss: 6566 Tlb_hit_rate: 0.961417
Shader24: Tlb_access: 164830 Tlb_hit: 158353 Tlb_miss: 6477 Tlb_hit_rate: 0.960705
Shader25: Tlb_access: 167001 Tlb_hit: 160467 Tlb_miss: 6534 Tlb_hit_rate: 0.960874
Shader26: Tlb_access: 169565 Tlb_hit: 162938 Tlb_miss: 6627 Tlb_hit_rate: 0.960918
Shader27: Tlb_access: 162028 Tlb_hit: 155493 Tlb_miss: 6535 Tlb_hit_rate: 0.959667
Tlb_tot_access: 4639171 Tlb_tot_hit: 4454740, Tlb_tot_miss: 184431, Tlb_tot_hit_rate: 0.960245
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 927 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader1: Tlb_validate: 924 Tlb_invalidate: 709 Tlb_evict: 0 Tlb_page_evict: 709
Shader2: Tlb_validate: 923 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader3: Tlb_validate: 912 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader4: Tlb_validate: 923 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader5: Tlb_validate: 927 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader6: Tlb_validate: 927 Tlb_invalidate: 718 Tlb_evict: 0 Tlb_page_evict: 718
Shader7: Tlb_validate: 926 Tlb_invalidate: 722 Tlb_evict: 0 Tlb_page_evict: 722
Shader8: Tlb_validate: 920 Tlb_invalidate: 716 Tlb_evict: 0 Tlb_page_evict: 716
Shader9: Tlb_validate: 910 Tlb_invalidate: 703 Tlb_evict: 0 Tlb_page_evict: 703
Shader10: Tlb_validate: 926 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader11: Tlb_validate: 920 Tlb_invalidate: 708 Tlb_evict: 0 Tlb_page_evict: 708
Shader12: Tlb_validate: 910 Tlb_invalidate: 713 Tlb_evict: 0 Tlb_page_evict: 713
Shader13: Tlb_validate: 914 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader14: Tlb_validate: 910 Tlb_invalidate: 703 Tlb_evict: 0 Tlb_page_evict: 703
Shader15: Tlb_validate: 939 Tlb_invalidate: 718 Tlb_evict: 0 Tlb_page_evict: 718
Shader16: Tlb_validate: 907 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader17: Tlb_validate: 919 Tlb_invalidate: 709 Tlb_evict: 0 Tlb_page_evict: 709
Shader18: Tlb_validate: 911 Tlb_invalidate: 702 Tlb_evict: 0 Tlb_page_evict: 702
Shader19: Tlb_validate: 920 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader20: Tlb_validate: 919 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader21: Tlb_validate: 928 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader22: Tlb_validate: 936 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader23: Tlb_validate: 928 Tlb_invalidate: 719 Tlb_evict: 0 Tlb_page_evict: 719
Shader24: Tlb_validate: 926 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader25: Tlb_validate: 937 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader26: Tlb_validate: 927 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader27: Tlb_validate: 923 Tlb_invalidate: 709 Tlb_evict: 0 Tlb_page_evict: 709
Tlb_tot_valiate: 25819 Tlb_invalidate: 19942, Tlb_tot_evict: 0, Tlb_tot_evict page: 19942
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787521 Trashed: 1 | Page: 787522 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787607 Trashed: 1 | Page: 787608 Trashed: 2 | Page: 787881 Trashed: 1 | Page: 787882 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788397 Trashed: 1 | Total 46
Shader1: Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787440 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787524 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787609 Trashed: 1 | Page: 787610 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788632 Trashed: 1 | Total 46
Shader2: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787191 Trashed: 2 | Page: 787192 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787527 Trashed: 1 | Page: 787528 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 787613 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788553 Trashed: 1 | Total 49
Shader3: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787530 Trashed: 1 | Page: 787531 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787616 Trashed: 1 | Page: 787715 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788440 Trashed: 1 | Total 43
Shader4: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787450 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787533 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788641 Trashed: 1 | Total 47
Shader5: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787453 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787538 Trashed: 2 | Page: 787620 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787622 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788563 Trashed: 1 | Total 44
Shader6: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787539 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787625 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788417 Trashed: 1 | Total 45
Shader7: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 787627 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788199 Trashed: 1 | Page: 788200 Trashed: 2 | Page: 788201 Trashed: 1 | Page: 788420 Trashed: 1 | Total 51
Shader8: Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787462 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787546 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788598 Trashed: 1 | Total 44
Shader9: Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787463 Trashed: 2 | Page: 787464 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787548 Trashed: 1 | Page: 787549 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787633 Trashed: 1 | Page: 787634 Trashed: 1 | Page: 787885 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788341 Trashed: 1 | Total 47
Shader10: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788377 Trashed: 1 | Total 46
Shader11: Page: 786967 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787149 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787470 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787639 Trashed: 1 | Page: 787640 Trashed: 1 | Page: 788102 Trashed: 1 | Total 44
Shader12: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787136 Trashed: 2 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787474 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787642 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788331 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788432 Trashed: 1 | Total 50
Shader13: Page: 786968 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787323 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787393 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787476 Trashed: 1 | Page: 787477 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787561 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787645 Trashed: 1 | Page: 787646 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Total 52
Shader14: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787563 Trashed: 1 | Page: 787564 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788272 Trashed: 1 | Total 49
Shader15: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787482 Trashed: 2 | Page: 787483 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787567 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788438 Trashed: 1 | Total 50
Shader16: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787149 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787485 Trashed: 2 | Page: 787486 Trashed: 2 | Page: 787487 Trashed: 2 | Page: 787569 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 788201 Trashed: 2 | Page: 788202 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788647 Trashed: 1 | Total 49
Shader17: Page: 786965 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787488 Trashed: 1 | Page: 787489 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787573 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788514 Trashed: 1 | Total 47
Shader18: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787323 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787492 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787576 Trashed: 1 | Page: 787577 Trashed: 1 | Page: 787578 Trashed: 2 | Page: 787662 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 788518 Trashed: 1 | Total 50
Shader19: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787494 Trashed: 1 | Page: 787495 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787579 Trashed: 1 | Page: 787580 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Total 46
Shader20: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787498 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788525 Trashed: 1 | Total 50
Shader21: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787500 Trashed: 1 | Page: 787501 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787586 Trashed: 1 | Page: 787587 Trashed: 2 | Page: 788048 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788528 Trashed: 1 | Total 46
Shader22: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787589 Trashed: 1 | Page: 787590 Trashed: 2 | Page: 787674 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788529 Trashed: 1 | Total 50
Shader23: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787591 Trashed: 1 | Page: 787592 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788615 Trashed: 1 | Total 48
Shader24: Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787173 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787511 Trashed: 2 | Page: 787593 Trashed: 1 | Page: 787594 Trashed: 1 | Page: 787595 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788647 Trashed: 1 | Total 47
Shader25: Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787512 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788390 Trashed: 1 | Total 47
Shader26: Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787431 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787515 Trashed: 1 | Page: 787516 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788391 Trashed: 1 | Total 49
Shader27: Page: 786966 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787518 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787602 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787604 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788429 Trashed: 1 | Total 42
Tlb_tot_thrash: 1324
========================================Page fault statistics==============================
Shader0: Page_table_access:6563 Page_hit: 4029 Page_miss: 2534 Page_hit_rate: 0.613896
Shader1: Page_table_access:6593 Page_hit: 4134 Page_miss: 2459 Page_hit_rate: 0.627029
Shader2: Page_table_access:6514 Page_hit: 3989 Page_miss: 2525 Page_hit_rate: 0.612373
Shader3: Page_table_access:6405 Page_hit: 3957 Page_miss: 2448 Page_hit_rate: 0.617799
Shader4: Page_table_access:6461 Page_hit: 4006 Page_miss: 2455 Page_hit_rate: 0.620028
Shader5: Page_table_access:7051 Page_hit: 4496 Page_miss: 2555 Page_hit_rate: 0.637640
Shader6: Page_table_access:6608 Page_hit: 4122 Page_miss: 2486 Page_hit_rate: 0.623789
Shader7: Page_table_access:6709 Page_hit: 4065 Page_miss: 2644 Page_hit_rate: 0.605902
Shader8: Page_table_access:6807 Page_hit: 4299 Page_miss: 2508 Page_hit_rate: 0.631556
Shader9: Page_table_access:6577 Page_hit: 4145 Page_miss: 2432 Page_hit_rate: 0.630227
Shader10: Page_table_access:6503 Page_hit: 4031 Page_miss: 2472 Page_hit_rate: 0.619868
Shader11: Page_table_access:6649 Page_hit: 4203 Page_miss: 2446 Page_hit_rate: 0.632125
Shader12: Page_table_access:6389 Page_hit: 3993 Page_miss: 2396 Page_hit_rate: 0.624980
Shader13: Page_table_access:6370 Page_hit: 4004 Page_miss: 2366 Page_hit_rate: 0.628571
Shader14: Page_table_access:6641 Page_hit: 4278 Page_miss: 2363 Page_hit_rate: 0.644180
Shader15: Page_table_access:6693 Page_hit: 4202 Page_miss: 2491 Page_hit_rate: 0.627820
Shader16: Page_table_access:6418 Page_hit: 3980 Page_miss: 2438 Page_hit_rate: 0.620131
Shader17: Page_table_access:6406 Page_hit: 3934 Page_miss: 2472 Page_hit_rate: 0.614112
Shader18: Page_table_access:6537 Page_hit: 4154 Page_miss: 2383 Page_hit_rate: 0.635460
Shader19: Page_table_access:6626 Page_hit: 4141 Page_miss: 2485 Page_hit_rate: 0.624962
Shader20: Page_table_access:6688 Page_hit: 4274 Page_miss: 2414 Page_hit_rate: 0.639055
Shader21: Page_table_access:6754 Page_hit: 4307 Page_miss: 2447 Page_hit_rate: 0.637696
Shader22: Page_table_access:6730 Page_hit: 4291 Page_miss: 2439 Page_hit_rate: 0.637593
Shader23: Page_table_access:6566 Page_hit: 4045 Page_miss: 2521 Page_hit_rate: 0.616052
Shader24: Page_table_access:6477 Page_hit: 4023 Page_miss: 2454 Page_hit_rate: 0.621121
Shader25: Page_table_access:6534 Page_hit: 4083 Page_miss: 2451 Page_hit_rate: 0.624885
Shader26: Page_table_access:6627 Page_hit: 4361 Page_miss: 2266 Page_hit_rate: 0.658065
Shader27: Page_table_access:6535 Page_hit: 4174 Page_miss: 2361 Page_hit_rate: 0.638715
Page_table_tot_access: 184431 Page_tot_hit: 115720, Page_tot_miss 68711, Page_tot_hit_rate: 0.627443 Page_tot_fault: 149 Page_tot_pending: 68468
Total_memory_access_page_fault: 149, Average_latency: 8055253.000000
========================================Page thrashing statistics==============================
Page_validate: 9264 Page_evict_dirty: 64 Page_evict_not_dirty: 7680
Page: 786944 Thrashed: 1
Page: 786945 Thrashed: 1
Page: 786946 Thrashed: 1
Page: 786947 Thrashed: 1
Page: 786948 Thrashed: 1
Page: 786949 Thrashed: 1
Page: 786950 Thrashed: 1
Page: 786951 Thrashed: 1
Page: 786952 Thrashed: 1
Page: 786953 Thrashed: 1
Page: 786954 Thrashed: 1
Page: 786955 Thrashed: 1
Page: 786956 Thrashed: 1
Page: 786957 Thrashed: 1
Page: 786958 Thrashed: 1
Page: 786959 Thrashed: 1
Page: 786960 Thrashed: 1
Page: 786961 Thrashed: 1
Page: 786962 Thrashed: 1
Page: 786963 Thrashed: 1
Page: 786964 Thrashed: 1
Page: 786965 Thrashed: 1
Page: 786966 Thrashed: 1
Page: 786967 Thrashed: 1
Page: 786968 Thrashed: 1
Page: 786969 Thrashed: 1
Page: 786970 Thrashed: 1
Page: 786971 Thrashed: 1
Page: 786972 Thrashed: 1
Page: 786973 Thrashed: 1
Page: 786974 Thrashed: 1
Page: 786975 Thrashed: 1
Page: 786976 Thrashed: 1
Page: 786977 Thrashed: 1
Page: 786978 Thrashed: 1
Page: 786979 Thrashed: 1
Page: 786980 Thrashed: 1
Page: 786981 Thrashed: 1
Page: 786982 Thrashed: 1
Page: 786983 Thrashed: 1
Page: 786984 Thrashed: 1
Page: 786985 Thrashed: 1
Page: 786986 Thrashed: 1
Page: 786987 Thrashed: 1
Page: 786988 Thrashed: 1
Page: 786989 Thrashed: 1
Page: 786990 Thrashed: 1
Page: 786991 Thrashed: 1
Page: 786992 Thrashed: 1
Page: 786993 Thrashed: 1
Page: 786994 Thrashed: 1
Page: 786995 Thrashed: 1
Page: 786996 Thrashed: 1
Page: 786997 Thrashed: 1
Page: 786998 Thrashed: 1
Page: 786999 Thrashed: 1
Page: 787000 Thrashed: 1
Page: 787001 Thrashed: 1
Page: 787002 Thrashed: 1
Page: 787003 Thrashed: 1
Page: 787004 Thrashed: 1
Page: 787005 Thrashed: 1
Page: 787006 Thrashed: 1
Page: 787007 Thrashed: 1
Page: 787136 Thrashed: 6
Page: 787137 Thrashed: 6
Page: 787138 Thrashed: 6
Page: 787139 Thrashed: 6
Page: 787140 Thrashed: 6
Page: 787141 Thrashed: 6
Page: 787142 Thrashed: 6
Page: 787143 Thrashed: 6
Page: 787144 Thrashed: 6
Page: 787145 Thrashed: 6
Page: 787146 Thrashed: 6
Page: 787147 Thrashed: 6
Page: 787148 Thrashed: 6
Page: 787149 Thrashed: 6
Page: 787150 Thrashed: 6
Page: 787151 Thrashed: 6
Page: 787152 Thrashed: 6
Page: 787153 Thrashed: 6
Page: 787154 Thrashed: 6
Page: 787155 Thrashed: 6
Page: 787156 Thrashed: 6
Page: 787157 Thrashed: 6
Page: 787158 Thrashed: 6
Page: 787159 Thrashed: 6
Page: 787160 Thrashed: 6
Page: 787161 Thrashed: 6
Page: 787162 Thrashed: 6
Page: 787163 Thrashed: 6
Page: 787164 Thrashed: 6
Page: 787165 Thrashed: 6
Page: 787166 Thrashed: 6
Page: 787167 Thrashed: 6
Page: 787168 Thrashed: 6
Page: 787169 Thrashed: 6
Page: 787170 Thrashed: 6
Page: 787171 Thrashed: 6
Page: 787172 Thrashed: 6
Page: 787173 Thrashed: 6
Page: 787174 Thrashed: 6
Page: 787175 Thrashed: 6
Page: 787176 Thrashed: 6
Page: 787177 Thrashed: 6
Page: 787178 Thrashed: 6
Page: 787179 Thrashed: 6
Page: 787180 Thrashed: 6
Page: 787181 Thrashed: 6
Page: 787182 Thrashed: 6
Page: 787183 Thrashed: 6
Page: 787184 Thrashed: 6
Page: 787185 Thrashed: 6
Page: 787186 Thrashed: 6
Page: 787187 Thrashed: 6
Page: 787188 Thrashed: 6
Page: 787189 Thrashed: 6
Page: 787190 Thrashed: 6
Page: 787191 Thrashed: 6
Page: 787192 Thrashed: 6
Page: 787193 Thrashed: 6
Page: 787194 Thrashed: 6
Page: 787195 Thrashed: 6
Page: 787196 Thrashed: 6
Page: 787197 Thrashed: 6
Page: 787198 Thrashed: 6
Page: 787199 Thrashed: 6
Page: 787200 Thrashed: 6
Page: 787201 Thrashed: 6
Page: 787202 Thrashed: 6
Page: 787203 Thrashed: 6
Page: 787204 Thrashed: 6
Page: 787205 Thrashed: 6
Page: 787206 Thrashed: 6
Page: 787207 Thrashed: 6
Page: 787208 Thrashed: 6
Page: 787209 Thrashed: 6
Page: 787210 Thrashed: 6
Page: 787211 Thrashed: 6
Page: 787212 Thrashed: 6
Page: 787213 Thrashed: 6
Page: 787214 Thrashed: 6
Page: 787215 Thrashed: 6
Page: 787216 Thrashed: 6
Page: 787217 Thrashed: 6
Page: 787218 Thrashed: 6
Page: 787219 Thrashed: 6
Page: 787220 Thrashed: 6
Page: 787221 Thrashed: 6
Page: 787222 Thrashed: 6
Page: 787223 Thrashed: 6
Page: 787224 Thrashed: 6
Page: 787225 Thrashed: 6
Page: 787226 Thrashed: 6
Page: 787227 Thrashed: 6
Page: 787228 Thrashed: 6
Page: 787229 Thrashed: 6
Page: 787230 Thrashed: 6
Page: 787231 Thrashed: 6
Page: 787232 Thrashed: 6
Page: 787233 Thrashed: 6
Page: 787234 Thrashed: 6
Page: 787235 Thrashed: 6
Page: 787236 Thrashed: 6
Page: 787237 Thrashed: 6
Page: 787238 Thrashed: 6
Page: 787239 Thrashed: 6
Page: 787240 Thrashed: 6
Page: 787241 Thrashed: 6
Page: 787242 Thrashed: 6
Page: 787243 Thrashed: 6
Page: 787244 Thrashed: 6
Page: 787245 Thrashed: 6
Page: 787246 Thrashed: 6
Page: 787247 Thrashed: 6
Page: 787248 Thrashed: 6
Page: 787249 Thrashed: 6
Page: 787250 Thrashed: 6
Page: 787251 Thrashed: 6
Page: 787252 Thrashed: 6
Page: 787253 Thrashed: 6
Page: 787254 Thrashed: 6
Page: 787255 Thrashed: 6
Page: 787256 Thrashed: 6
Page: 787257 Thrashed: 6
Page: 787258 Thrashed: 6
Page: 787259 Thrashed: 6
Page: 787260 Thrashed: 6
Page: 787261 Thrashed: 6
Page: 787262 Thrashed: 6
Page: 787263 Thrashed: 6
Page: 787264 Thrashed: 6
Page: 787265 Thrashed: 6
Page: 787266 Thrashed: 6
Page: 787267 Thrashed: 6
Page: 787268 Thrashed: 6
Page: 787269 Thrashed: 6
Page: 787270 Thrashed: 6
Page: 787271 Thrashed: 6
Page: 787272 Thrashed: 6
Page: 787273 Thrashed: 6
Page: 787274 Thrashed: 6
Page: 787275 Thrashed: 6
Page: 787276 Thrashed: 6
Page: 787277 Thrashed: 6
Page: 787278 Thrashed: 6
Page: 787279 Thrashed: 6
Page: 787280 Thrashed: 6
Page: 787281 Thrashed: 6
Page: 787282 Thrashed: 6
Page: 787283 Thrashed: 6
Page: 787284 Thrashed: 6
Page: 787285 Thrashed: 6
Page: 787286 Thrashed: 6
Page: 787287 Thrashed: 6
Page: 787288 Thrashed: 6
Page: 787289 Thrashed: 6
Page: 787290 Thrashed: 6
Page: 787291 Thrashed: 6
Page: 787292 Thrashed: 6
Page: 787293 Thrashed: 6
Page: 787294 Thrashed: 6
Page: 787295 Thrashed: 6
Page: 787296 Thrashed: 7
Page: 787297 Thrashed: 7
Page: 787298 Thrashed: 7
Page: 787299 Thrashed: 7
Page: 787300 Thrashed: 7
Page: 787301 Thrashed: 7
Page: 787302 Thrashed: 7
Page: 787303 Thrashed: 7
Page: 787304 Thrashed: 7
Page: 787305 Thrashed: 7
Page: 787306 Thrashed: 7
Page: 787307 Thrashed: 7
Page: 787308 Thrashed: 7
Page: 787309 Thrashed: 7
Page: 787310 Thrashed: 7
Page: 787311 Thrashed: 7
Page: 787312 Thrashed: 6
Page: 787313 Thrashed: 6
Page: 787314 Thrashed: 6
Page: 787315 Thrashed: 6
Page: 787316 Thrashed: 6
Page: 787317 Thrashed: 6
Page: 787318 Thrashed: 6
Page: 787319 Thrashed: 6
Page: 787320 Thrashed: 6
Page: 787321 Thrashed: 6
Page: 787322 Thrashed: 6
Page: 787323 Thrashed: 6
Page: 787324 Thrashed: 6
Page: 787325 Thrashed: 6
Page: 787326 Thrashed: 6
Page: 787327 Thrashed: 6
Page: 787328 Thrashed: 7
Page: 787329 Thrashed: 7
Page: 787330 Thrashed: 7
Page: 787331 Thrashed: 7
Page: 787332 Thrashed: 7
Page: 787333 Thrashed: 7
Page: 787334 Thrashed: 7
Page: 787335 Thrashed: 7
Page: 787336 Thrashed: 7
Page: 787337 Thrashed: 7
Page: 787338 Thrashed: 7
Page: 787339 Thrashed: 7
Page: 787340 Thrashed: 7
Page: 787341 Thrashed: 7
Page: 787342 Thrashed: 7
Page: 787343 Thrashed: 7
Page: 787344 Thrashed: 6
Page: 787345 Thrashed: 6
Page: 787346 Thrashed: 6
Page: 787347 Thrashed: 6
Page: 787348 Thrashed: 6
Page: 787349 Thrashed: 6
Page: 787350 Thrashed: 6
Page: 787351 Thrashed: 6
Page: 787352 Thrashed: 6
Page: 787353 Thrashed: 6
Page: 787354 Thrashed: 6
Page: 787355 Thrashed: 6
Page: 787356 Thrashed: 6
Page: 787357 Thrashed: 6
Page: 787358 Thrashed: 6
Page: 787359 Thrashed: 6
Page: 787360 Thrashed: 6
Page: 787361 Thrashed: 6
Page: 787362 Thrashed: 6
Page: 787363 Thrashed: 6
Page: 787364 Thrashed: 6
Page: 787365 Thrashed: 6
Page: 787366 Thrashed: 6
Page: 787367 Thrashed: 6
Page: 787368 Thrashed: 6
Page: 787369 Thrashed: 6
Page: 787370 Thrashed: 6
Page: 787371 Thrashed: 6
Page: 787372 Thrashed: 6
Page: 787373 Thrashed: 6
Page: 787374 Thrashed: 6
Page: 787375 Thrashed: 6
Page: 787376 Thrashed: 6
Page: 787377 Thrashed: 6
Page: 787378 Thrashed: 6
Page: 787379 Thrashed: 6
Page: 787380 Thrashed: 6
Page: 787381 Thrashed: 6
Page: 787382 Thrashed: 6
Page: 787383 Thrashed: 6
Page: 787384 Thrashed: 6
Page: 787385 Thrashed: 6
Page: 787386 Thrashed: 6
Page: 787387 Thrashed: 6
Page: 787388 Thrashed: 6
Page: 787389 Thrashed: 6
Page: 787390 Thrashed: 6
Page: 787391 Thrashed: 6
Page: 787392 Thrashed: 6
Page: 787393 Thrashed: 6
Page: 787394 Thrashed: 6
Page: 787395 Thrashed: 6
Page: 787396 Thrashed: 6
Page: 787397 Thrashed: 6
Page: 787398 Thrashed: 6
Page: 787399 Thrashed: 6
Page: 787400 Thrashed: 6
Page: 787401 Thrashed: 6
Page: 787402 Thrashed: 6
Page: 787403 Thrashed: 6
Page: 787404 Thrashed: 6
Page: 787405 Thrashed: 6
Page: 787406 Thrashed: 6
Page: 787407 Thrashed: 6
Page: 787408 Thrashed: 6
Page: 787409 Thrashed: 6
Page: 787410 Thrashed: 6
Page: 787411 Thrashed: 6
Page: 787412 Thrashed: 6
Page: 787413 Thrashed: 6
Page: 787414 Thrashed: 6
Page: 787415 Thrashed: 6
Page: 787416 Thrashed: 6
Page: 787417 Thrashed: 6
Page: 787418 Thrashed: 6
Page: 787419 Thrashed: 6
Page: 787420 Thrashed: 6
Page: 787421 Thrashed: 6
Page: 787422 Thrashed: 6
Page: 787423 Thrashed: 6
Page: 787424 Thrashed: 6
Page: 787425 Thrashed: 6
Page: 787426 Thrashed: 6
Page: 787427 Thrashed: 6
Page: 787428 Thrashed: 6
Page: 787429 Thrashed: 6
Page: 787430 Thrashed: 6
Page: 787431 Thrashed: 6
Page: 787432 Thrashed: 6
Page: 787433 Thrashed: 6
Page: 787434 Thrashed: 6
Page: 787435 Thrashed: 6
Page: 787436 Thrashed: 6
Page: 787437 Thrashed: 6
Page: 787438 Thrashed: 6
Page: 787439 Thrashed: 6
Page: 787440 Thrashed: 6
Page: 787441 Thrashed: 6
Page: 787442 Thrashed: 6
Page: 787443 Thrashed: 6
Page: 787444 Thrashed: 6
Page: 787445 Thrashed: 6
Page: 787446 Thrashed: 6
Page: 787447 Thrashed: 6
Page: 787448 Thrashed: 6
Page: 787449 Thrashed: 6
Page: 787450 Thrashed: 6
Page: 787451 Thrashed: 6
Page: 787452 Thrashed: 6
Page: 787453 Thrashed: 6
Page: 787454 Thrashed: 6
Page: 787455 Thrashed: 6
Page: 787456 Thrashed: 6
Page: 787457 Thrashed: 6
Page: 787458 Thrashed: 6
Page: 787459 Thrashed: 6
Page: 787460 Thrashed: 6
Page: 787461 Thrashed: 6
Page: 787462 Thrashed: 6
Page: 787463 Thrashed: 6
Page: 787464 Thrashed: 6
Page: 787465 Thrashed: 6
Page: 787466 Thrashed: 6
Page: 787467 Thrashed: 6
Page: 787468 Thrashed: 6
Page: 787469 Thrashed: 6
Page: 787470 Thrashed: 6
Page: 787471 Thrashed: 6
Page: 787472 Thrashed: 6
Page: 787473 Thrashed: 6
Page: 787474 Thrashed: 6
Page: 787475 Thrashed: 6
Page: 787476 Thrashed: 6
Page: 787477 Thrashed: 6
Page: 787478 Thrashed: 6
Page: 787479 Thrashed: 6
Page: 787480 Thrashed: 6
Page: 787481 Thrashed: 6
Page: 787482 Thrashed: 6
Page: 787483 Thrashed: 6
Page: 787484 Thrashed: 6
Page: 787485 Thrashed: 6
Page: 787486 Thrashed: 6
Page: 787487 Thrashed: 6
Page: 787488 Thrashed: 6
Page: 787489 Thrashed: 6
Page: 787490 Thrashed: 6
Page: 787491 Thrashed: 6
Page: 787492 Thrashed: 6
Page: 787493 Thrashed: 6
Page: 787494 Thrashed: 6
Page: 787495 Thrashed: 6
Page: 787496 Thrashed: 6
Page: 787497 Thrashed: 6
Page: 787498 Thrashed: 6
Page: 787499 Thrashed: 6
Page: 787500 Thrashed: 6
Page: 787501 Thrashed: 6
Page: 787502 Thrashed: 6
Page: 787503 Thrashed: 6
Page: 787504 Thrashed: 6
Page: 787505 Thrashed: 6
Page: 787506 Thrashed: 6
Page: 787507 Thrashed: 6
Page: 787508 Thrashed: 6
Page: 787509 Thrashed: 6
Page: 787510 Thrashed: 6
Page: 787511 Thrashed: 6
Page: 787512 Thrashed: 6
Page: 787513 Thrashed: 6
Page: 787514 Thrashed: 6
Page: 787515 Thrashed: 6
Page: 787516 Thrashed: 6
Page: 787517 Thrashed: 6
Page: 787518 Thrashed: 6
Page: 787519 Thrashed: 6
Page: 787520 Thrashed: 6
Page: 787521 Thrashed: 6
Page: 787522 Thrashed: 6
Page: 787523 Thrashed: 6
Page: 787524 Thrashed: 6
Page: 787525 Thrashed: 6
Page: 787526 Thrashed: 6
Page: 787527 Thrashed: 6
Page: 787528 Thrashed: 6
Page: 787529 Thrashed: 6
Page: 787530 Thrashed: 6
Page: 787531 Thrashed: 6
Page: 787532 Thrashed: 6
Page: 787533 Thrashed: 6
Page: 787534 Thrashed: 6
Page: 787535 Thrashed: 6
Page: 787536 Thrashed: 6
Page: 787537 Thrashed: 6
Page: 787538 Thrashed: 6
Page: 787539 Thrashed: 6
Page: 787540 Thrashed: 6
Page: 787541 Thrashed: 6
Page: 787542 Thrashed: 6
Page: 787543 Thrashed: 6
Page: 787544 Thrashed: 6
Page: 787545 Thrashed: 6
Page: 787546 Thrashed: 6
Page: 787547 Thrashed: 6
Page: 787548 Thrashed: 6
Page: 787549 Thrashed: 6
Page: 787550 Thrashed: 6
Page: 787551 Thrashed: 6
Page: 787552 Thrashed: 6
Page: 787553 Thrashed: 6
Page: 787554 Thrashed: 6
Page: 787555 Thrashed: 6
Page: 787556 Thrashed: 6
Page: 787557 Thrashed: 6
Page: 787558 Thrashed: 6
Page: 787559 Thrashed: 6
Page: 787560 Thrashed: 6
Page: 787561 Thrashed: 6
Page: 787562 Thrashed: 6
Page: 787563 Thrashed: 6
Page: 787564 Thrashed: 6
Page: 787565 Thrashed: 6
Page: 787566 Thrashed: 6
Page: 787567 Thrashed: 6
Page: 787568 Thrashed: 6
Page: 787569 Thrashed: 6
Page: 787570 Thrashed: 6
Page: 787571 Thrashed: 6
Page: 787572 Thrashed: 6
Page: 787573 Thrashed: 6
Page: 787574 Thrashed: 6
Page: 787575 Thrashed: 6
Page: 787576 Thrashed: 6
Page: 787577 Thrashed: 6
Page: 787578 Thrashed: 6
Page: 787579 Thrashed: 6
Page: 787580 Thrashed: 6
Page: 787581 Thrashed: 6
Page: 787582 Thrashed: 6
Page: 787583 Thrashed: 6
Page: 787584 Thrashed: 6
Page: 787585 Thrashed: 6
Page: 787586 Thrashed: 6
Page: 787587 Thrashed: 6
Page: 787588 Thrashed: 6
Page: 787589 Thrashed: 6
Page: 787590 Thrashed: 6
Page: 787591 Thrashed: 6
Page: 787592 Thrashed: 6
Page: 787593 Thrashed: 6
Page: 787594 Thrashed: 6
Page: 787595 Thrashed: 6
Page: 787596 Thrashed: 6
Page: 787597 Thrashed: 6
Page: 787598 Thrashed: 6
Page: 787599 Thrashed: 6
Page: 787600 Thrashed: 6
Page: 787601 Thrashed: 6
Page: 787602 Thrashed: 6
Page: 787603 Thrashed: 6
Page: 787604 Thrashed: 6
Page: 787605 Thrashed: 6
Page: 787606 Thrashed: 6
Page: 787607 Thrashed: 6
Page: 787608 Thrashed: 6
Page: 787609 Thrashed: 6
Page: 787610 Thrashed: 6
Page: 787611 Thrashed: 6
Page: 787612 Thrashed: 6
Page: 787613 Thrashed: 6
Page: 787614 Thrashed: 6
Page: 787615 Thrashed: 6
Page: 787616 Thrashed: 6
Page: 787617 Thrashed: 6
Page: 787618 Thrashed: 6
Page: 787619 Thrashed: 6
Page: 787620 Thrashed: 6
Page: 787621 Thrashed: 6
Page: 787622 Thrashed: 6
Page: 787623 Thrashed: 6
Page: 787624 Thrashed: 6
Page: 787625 Thrashed: 6
Page: 787626 Thrashed: 6
Page: 787627 Thrashed: 6
Page: 787628 Thrashed: 6
Page: 787629 Thrashed: 6
Page: 787630 Thrashed: 6
Page: 787631 Thrashed: 6
Page: 787632 Thrashed: 6
Page: 787633 Thrashed: 6
Page: 787634 Thrashed: 6
Page: 787635 Thrashed: 6
Page: 787636 Thrashed: 6
Page: 787637 Thrashed: 6
Page: 787638 Thrashed: 6
Page: 787639 Thrashed: 6
Page: 787640 Thrashed: 6
Page: 787641 Thrashed: 6
Page: 787642 Thrashed: 6
Page: 787643 Thrashed: 6
Page: 787644 Thrashed: 6
Page: 787645 Thrashed: 6
Page: 787646 Thrashed: 6
Page: 787647 Thrashed: 6
Page: 787648 Thrashed: 1
Page: 787649 Thrashed: 1
Page: 787650 Thrashed: 1
Page: 787651 Thrashed: 1
Page: 787652 Thrashed: 1
Page: 787653 Thrashed: 1
Page: 787654 Thrashed: 1
Page: 787655 Thrashed: 1
Page: 787656 Thrashed: 1
Page: 787657 Thrashed: 1
Page: 787658 Thrashed: 1
Page: 787659 Thrashed: 1
Page: 787660 Thrashed: 1
Page: 787661 Thrashed: 1
Page: 787662 Thrashed: 1
Page: 787663 Thrashed: 1
Page: 787664 Thrashed: 1
Page: 787665 Thrashed: 1
Page: 787666 Thrashed: 1
Page: 787667 Thrashed: 1
Page: 787668 Thrashed: 1
Page: 787669 Thrashed: 1
Page: 787670 Thrashed: 1
Page: 787671 Thrashed: 1
Page: 787672 Thrashed: 1
Page: 787673 Thrashed: 1
Page: 787674 Thrashed: 1
Page: 787675 Thrashed: 1
Page: 787676 Thrashed: 1
Page: 787677 Thrashed: 1
Page: 787678 Thrashed: 1
Page: 787679 Thrashed: 1
Page: 787680 Thrashed: 1
Page: 787681 Thrashed: 1
Page: 787682 Thrashed: 1
Page: 787683 Thrashed: 1
Page: 787684 Thrashed: 1
Page: 787685 Thrashed: 1
Page: 787686 Thrashed: 1
Page: 787687 Thrashed: 1
Page: 787688 Thrashed: 1
Page: 787689 Thrashed: 1
Page: 787690 Thrashed: 1
Page: 787691 Thrashed: 1
Page: 787692 Thrashed: 1
Page: 787693 Thrashed: 1
Page: 787694 Thrashed: 1
Page: 787695 Thrashed: 1
Page: 787696 Thrashed: 1
Page: 787697 Thrashed: 1
Page: 787698 Thrashed: 1
Page: 787699 Thrashed: 1
Page: 787700 Thrashed: 1
Page: 787701 Thrashed: 1
Page: 787702 Thrashed: 1
Page: 787703 Thrashed: 1
Page: 787704 Thrashed: 1
Page: 787705 Thrashed: 1
Page: 787706 Thrashed: 1
Page: 787707 Thrashed: 1
Page: 787708 Thrashed: 1
Page: 787709 Thrashed: 1
Page: 787710 Thrashed: 1
Page: 787711 Thrashed: 1
Page: 787712 Thrashed: 1
Page: 787713 Thrashed: 1
Page: 787714 Thrashed: 1
Page: 787715 Thrashed: 1
Page: 787716 Thrashed: 1
Page: 787717 Thrashed: 1
Page: 787718 Thrashed: 1
Page: 787719 Thrashed: 1
Page: 787720 Thrashed: 1
Page: 787721 Thrashed: 1
Page: 787722 Thrashed: 1
Page: 787723 Thrashed: 1
Page: 787724 Thrashed: 1
Page: 787725 Thrashed: 1
Page: 787726 Thrashed: 1
Page: 787727 Thrashed: 1
Page: 787728 Thrashed: 1
Page: 787729 Thrashed: 1
Page: 787730 Thrashed: 1
Page: 787731 Thrashed: 1
Page: 787732 Thrashed: 1
Page: 787733 Thrashed: 1
Page: 787734 Thrashed: 1
Page: 787735 Thrashed: 1
Page: 787736 Thrashed: 1
Page: 787737 Thrashed: 1
Page: 787738 Thrashed: 1
Page: 787739 Thrashed: 1
Page: 787740 Thrashed: 1
Page: 787741 Thrashed: 1
Page: 787742 Thrashed: 1
Page: 787743 Thrashed: 1
Page: 787744 Thrashed: 1
Page: 787745 Thrashed: 1
Page: 787746 Thrashed: 1
Page: 787747 Thrashed: 1
Page: 787748 Thrashed: 1
Page: 787749 Thrashed: 1
Page: 787750 Thrashed: 1
Page: 787751 Thrashed: 1
Page: 787752 Thrashed: 1
Page: 787753 Thrashed: 1
Page: 787754 Thrashed: 1
Page: 787755 Thrashed: 1
Page: 787756 Thrashed: 1
Page: 787757 Thrashed: 1
Page: 787758 Thrashed: 1
Page: 787759 Thrashed: 1
Page: 787760 Thrashed: 1
Page: 787761 Thrashed: 1
Page: 787762 Thrashed: 1
Page: 787763 Thrashed: 1
Page: 787764 Thrashed: 1
Page: 787765 Thrashed: 1
Page: 787766 Thrashed: 1
Page: 787767 Thrashed: 1
Page: 787768 Thrashed: 1
Page: 787769 Thrashed: 1
Page: 787770 Thrashed: 1
Page: 787771 Thrashed: 1
Page: 787772 Thrashed: 1
Page: 787773 Thrashed: 1
Page: 787774 Thrashed: 1
Page: 787775 Thrashed: 1
Page: 787776 Thrashed: 1
Page: 787777 Thrashed: 1
Page: 787778 Thrashed: 1
Page: 787779 Thrashed: 1
Page: 787780 Thrashed: 1
Page: 787781 Thrashed: 1
Page: 787782 Thrashed: 1
Page: 787783 Thrashed: 1
Page: 787784 Thrashed: 1
Page: 787785 Thrashed: 1
Page: 787786 Thrashed: 1
Page: 787787 Thrashed: 1
Page: 787788 Thrashed: 1
Page: 787789 Thrashed: 1
Page: 787790 Thrashed: 1
Page: 787791 Thrashed: 1
Page: 787792 Thrashed: 1
Page: 787793 Thrashed: 1
Page: 787794 Thrashed: 1
Page: 787795 Thrashed: 1
Page: 787796 Thrashed: 1
Page: 787797 Thrashed: 1
Page: 787798 Thrashed: 1
Page: 787799 Thrashed: 1
Page: 787800 Thrashed: 1
Page: 787801 Thrashed: 1
Page: 787802 Thrashed: 1
Page: 787803 Thrashed: 1
Page: 787804 Thrashed: 1
Page: 787805 Thrashed: 1
Page: 787806 Thrashed: 1
Page: 787807 Thrashed: 1
Page: 787808 Thrashed: 1
Page: 787809 Thrashed: 1
Page: 787810 Thrashed: 1
Page: 787811 Thrashed: 1
Page: 787812 Thrashed: 1
Page: 787813 Thrashed: 1
Page: 787814 Thrashed: 1
Page: 787815 Thrashed: 1
Page: 787816 Thrashed: 1
Page: 787817 Thrashed: 1
Page: 787818 Thrashed: 1
Page: 787819 Thrashed: 1
Page: 787820 Thrashed: 1
Page: 787821 Thrashed: 1
Page: 787822 Thrashed: 1
Page: 787823 Thrashed: 1
Page: 787824 Thrashed: 1
Page: 787825 Thrashed: 1
Page: 787826 Thrashed: 1
Page: 787827 Thrashed: 1
Page: 787828 Thrashed: 1
Page: 787829 Thrashed: 1
Page: 787830 Thrashed: 1
Page: 787831 Thrashed: 1
Page: 787832 Thrashed: 1
Page: 787833 Thrashed: 1
Page: 787834 Thrashed: 1
Page: 787835 Thrashed: 1
Page: 787836 Thrashed: 1
Page: 787837 Thrashed: 1
Page: 787838 Thrashed: 1
Page: 787839 Thrashed: 1
Page: 787840 Thrashed: 1
Page: 787841 Thrashed: 1
Page: 787842 Thrashed: 1
Page: 787843 Thrashed: 1
Page: 787844 Thrashed: 1
Page: 787845 Thrashed: 1
Page: 787846 Thrashed: 1
Page: 787847 Thrashed: 1
Page: 787848 Thrashed: 1
Page: 787849 Thrashed: 1
Page: 787850 Thrashed: 1
Page: 787851 Thrashed: 1
Page: 787852 Thrashed: 1
Page: 787853 Thrashed: 1
Page: 787854 Thrashed: 1
Page: 787855 Thrashed: 1
Page: 787856 Thrashed: 1
Page: 787857 Thrashed: 1
Page: 787858 Thrashed: 1
Page: 787859 Thrashed: 1
Page: 787860 Thrashed: 1
Page: 787861 Thrashed: 1
Page: 787862 Thrashed: 1
Page: 787863 Thrashed: 1
Page: 787864 Thrashed: 1
Page: 787865 Thrashed: 1
Page: 787866 Thrashed: 1
Page: 787867 Thrashed: 1
Page: 787868 Thrashed: 1
Page: 787869 Thrashed: 1
Page: 787870 Thrashed: 1
Page: 787871 Thrashed: 1
Page: 787872 Thrashed: 1
Page: 787873 Thrashed: 1
Page: 787874 Thrashed: 1
Page: 787875 Thrashed: 1
Page: 787876 Thrashed: 1
Page: 787877 Thrashed: 1
Page: 787878 Thrashed: 1
Page: 787879 Thrashed: 1
Page: 787880 Thrashed: 1
Page: 787881 Thrashed: 1
Page: 787882 Thrashed: 1
Page: 787883 Thrashed: 1
Page: 787884 Thrashed: 1
Page: 787885 Thrashed: 1
Page: 787886 Thrashed: 1
Page: 787887 Thrashed: 1
Page: 787888 Thrashed: 1
Page: 787889 Thrashed: 1
Page: 787890 Thrashed: 1
Page: 787891 Thrashed: 1
Page: 787892 Thrashed: 1
Page: 787893 Thrashed: 1
Page: 787894 Thrashed: 1
Page: 787895 Thrashed: 1
Page: 787896 Thrashed: 1
Page: 787897 Thrashed: 1
Page: 787898 Thrashed: 1
Page: 787899 Thrashed: 1
Page: 787900 Thrashed: 1
Page: 787901 Thrashed: 1
Page: 787902 Thrashed: 1
Page: 787903 Thrashed: 1
Page: 787904 Thrashed: 1
Page: 787905 Thrashed: 1
Page: 787906 Thrashed: 1
Page: 787907 Thrashed: 1
Page: 787908 Thrashed: 1
Page: 787909 Thrashed: 1
Page: 787910 Thrashed: 1
Page: 787911 Thrashed: 1
Page: 787912 Thrashed: 1
Page: 787913 Thrashed: 1
Page: 787914 Thrashed: 1
Page: 787915 Thrashed: 1
Page: 787916 Thrashed: 1
Page: 787917 Thrashed: 1
Page: 787918 Thrashed: 1
Page: 787919 Thrashed: 1
Page: 787920 Thrashed: 1
Page: 787921 Thrashed: 1
Page: 787922 Thrashed: 1
Page: 787923 Thrashed: 1
Page: 787924 Thrashed: 1
Page: 787925 Thrashed: 1
Page: 787926 Thrashed: 1
Page: 787927 Thrashed: 1
Page: 787928 Thrashed: 1
Page: 787929 Thrashed: 1
Page: 787930 Thrashed: 1
Page: 787931 Thrashed: 1
Page: 787932 Thrashed: 1
Page: 787933 Thrashed: 1
Page: 787934 Thrashed: 1
Page: 787935 Thrashed: 1
Page: 787936 Thrashed: 1
Page: 787937 Thrashed: 1
Page: 787938 Thrashed: 1
Page: 787939 Thrashed: 1
Page: 787940 Thrashed: 1
Page: 787941 Thrashed: 1
Page: 787942 Thrashed: 1
Page: 787943 Thrashed: 1
Page: 787944 Thrashed: 1
Page: 787945 Thrashed: 1
Page: 787946 Thrashed: 1
Page: 787947 Thrashed: 1
Page: 787948 Thrashed: 1
Page: 787949 Thrashed: 1
Page: 787950 Thrashed: 1
Page: 787951 Thrashed: 1
Page: 787952 Thrashed: 1
Page: 787953 Thrashed: 1
Page: 787954 Thrashed: 1
Page: 787955 Thrashed: 1
Page: 787956 Thrashed: 1
Page: 787957 Thrashed: 1
Page: 787958 Thrashed: 1
Page: 787959 Thrashed: 1
Page: 787960 Thrashed: 1
Page: 787961 Thrashed: 1
Page: 787962 Thrashed: 1
Page: 787963 Thrashed: 1
Page: 787964 Thrashed: 1
Page: 787965 Thrashed: 1
Page: 787966 Thrashed: 1
Page: 787967 Thrashed: 1
Page: 787968 Thrashed: 1
Page: 787969 Thrashed: 1
Page: 787970 Thrashed: 1
Page: 787971 Thrashed: 1
Page: 787972 Thrashed: 1
Page: 787973 Thrashed: 1
Page: 787974 Thrashed: 1
Page: 787975 Thrashed: 1
Page: 787976 Thrashed: 1
Page: 787977 Thrashed: 1
Page: 787978 Thrashed: 1
Page: 787979 Thrashed: 1
Page: 787980 Thrashed: 1
Page: 787981 Thrashed: 1
Page: 787982 Thrashed: 1
Page: 787983 Thrashed: 1
Page: 787984 Thrashed: 1
Page: 787985 Thrashed: 1
Page: 787986 Thrashed: 1
Page: 787987 Thrashed: 1
Page: 787988 Thrashed: 1
Page: 787989 Thrashed: 1
Page: 787990 Thrashed: 1
Page: 787991 Thrashed: 1
Page: 787992 Thrashed: 1
Page: 787993 Thrashed: 1
Page: 787994 Thrashed: 1
Page: 787995 Thrashed: 1
Page: 787996 Thrashed: 1
Page: 787997 Thrashed: 1
Page: 787998 Thrashed: 1
Page: 787999 Thrashed: 1
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 1
Page: 788002 Thrashed: 1
Page: 788003 Thrashed: 1
Page: 788004 Thrashed: 1
Page: 788005 Thrashed: 1
Page: 788006 Thrashed: 1
Page: 788007 Thrashed: 1
Page: 788008 Thrashed: 1
Page: 788009 Thrashed: 1
Page: 788010 Thrashed: 1
Page: 788011 Thrashed: 1
Page: 788012 Thrashed: 1
Page: 788013 Thrashed: 1
Page: 788014 Thrashed: 1
Page: 788015 Thrashed: 1
Page: 788016 Thrashed: 1
Page: 788017 Thrashed: 1
Page: 788018 Thrashed: 1
Page: 788019 Thrashed: 1
Page: 788020 Thrashed: 1
Page: 788021 Thrashed: 1
Page: 788022 Thrashed: 1
Page: 788023 Thrashed: 1
Page: 788024 Thrashed: 1
Page: 788025 Thrashed: 1
Page: 788026 Thrashed: 1
Page: 788027 Thrashed: 1
Page: 788028 Thrashed: 1
Page: 788029 Thrashed: 1
Page: 788030 Thrashed: 1
Page: 788031 Thrashed: 1
Page: 788032 Thrashed: 1
Page: 788033 Thrashed: 1
Page: 788034 Thrashed: 1
Page: 788035 Thrashed: 1
Page: 788036 Thrashed: 1
Page: 788037 Thrashed: 1
Page: 788038 Thrashed: 1
Page: 788039 Thrashed: 1
Page: 788040 Thrashed: 1
Page: 788041 Thrashed: 1
Page: 788042 Thrashed: 1
Page: 788043 Thrashed: 1
Page: 788044 Thrashed: 1
Page: 788045 Thrashed: 1
Page: 788046 Thrashed: 1
Page: 788047 Thrashed: 1
Page: 788048 Thrashed: 1
Page: 788049 Thrashed: 1
Page: 788050 Thrashed: 1
Page: 788051 Thrashed: 1
Page: 788052 Thrashed: 1
Page: 788053 Thrashed: 1
Page: 788054 Thrashed: 1
Page: 788055 Thrashed: 1
Page: 788056 Thrashed: 1
Page: 788057 Thrashed: 1
Page: 788058 Thrashed: 1
Page: 788059 Thrashed: 1
Page: 788060 Thrashed: 1
Page: 788061 Thrashed: 1
Page: 788062 Thrashed: 1
Page: 788063 Thrashed: 1
Page: 788064 Thrashed: 1
Page: 788065 Thrashed: 1
Page: 788066 Thrashed: 1
Page: 788067 Thrashed: 1
Page: 788068 Thrashed: 1
Page: 788069 Thrashed: 1
Page: 788070 Thrashed: 1
Page: 788071 Thrashed: 1
Page: 788072 Thrashed: 1
Page: 788073 Thrashed: 1
Page: 788074 Thrashed: 1
Page: 788075 Thrashed: 1
Page: 788076 Thrashed: 1
Page: 788077 Thrashed: 1
Page: 788078 Thrashed: 1
Page: 788079 Thrashed: 1
Page: 788080 Thrashed: 1
Page: 788081 Thrashed: 1
Page: 788082 Thrashed: 1
Page: 788083 Thrashed: 1
Page: 788084 Thrashed: 1
Page: 788085 Thrashed: 1
Page: 788086 Thrashed: 1
Page: 788087 Thrashed: 1
Page: 788088 Thrashed: 1
Page: 788089 Thrashed: 1
Page: 788090 Thrashed: 1
Page: 788091 Thrashed: 1
Page: 788092 Thrashed: 1
Page: 788093 Thrashed: 1
Page: 788094 Thrashed: 1
Page: 788095 Thrashed: 1
Page: 788096 Thrashed: 1
Page: 788097 Thrashed: 1
Page: 788098 Thrashed: 1
Page: 788099 Thrashed: 1
Page: 788100 Thrashed: 1
Page: 788101 Thrashed: 1
Page: 788102 Thrashed: 1
Page: 788103 Thrashed: 1
Page: 788104 Thrashed: 1
Page: 788105 Thrashed: 1
Page: 788106 Thrashed: 1
Page: 788107 Thrashed: 1
Page: 788108 Thrashed: 1
Page: 788109 Thrashed: 1
Page: 788110 Thrashed: 1
Page: 788111 Thrashed: 1
Page: 788112 Thrashed: 1
Page: 788113 Thrashed: 1
Page: 788114 Thrashed: 1
Page: 788115 Thrashed: 1
Page: 788116 Thrashed: 1
Page: 788117 Thrashed: 1
Page: 788118 Thrashed: 1
Page: 788119 Thrashed: 1
Page: 788120 Thrashed: 1
Page: 788121 Thrashed: 1
Page: 788122 Thrashed: 1
Page: 788123 Thrashed: 1
Page: 788124 Thrashed: 1
Page: 788125 Thrashed: 1
Page: 788126 Thrashed: 1
Page: 788127 Thrashed: 1
Page: 788128 Thrashed: 1
Page: 788129 Thrashed: 1
Page: 788130 Thrashed: 1
Page: 788131 Thrashed: 1
Page: 788132 Thrashed: 1
Page: 788133 Thrashed: 1
Page: 788134 Thrashed: 1
Page: 788135 Thrashed: 1
Page: 788136 Thrashed: 1
Page: 788137 Thrashed: 1
Page: 788138 Thrashed: 1
Page: 788139 Thrashed: 1
Page: 788140 Thrashed: 1
Page: 788141 Thrashed: 1
Page: 788142 Thrashed: 1
Page: 788143 Thrashed: 1
Page: 788144 Thrashed: 1
Page: 788145 Thrashed: 1
Page: 788146 Thrashed: 1
Page: 788147 Thrashed: 1
Page: 788148 Thrashed: 1
Page: 788149 Thrashed: 1
Page: 788150 Thrashed: 1
Page: 788151 Thrashed: 1
Page: 788152 Thrashed: 1
Page: 788153 Thrashed: 1
Page: 788154 Thrashed: 1
Page: 788155 Thrashed: 1
Page: 788156 Thrashed: 1
Page: 788157 Thrashed: 1
Page: 788158 Thrashed: 1
Page: 788159 Thrashed: 1
Page: 788160 Thrashed: 6
Page: 788161 Thrashed: 6
Page: 788162 Thrashed: 6
Page: 788163 Thrashed: 6
Page: 788164 Thrashed: 6
Page: 788165 Thrashed: 6
Page: 788166 Thrashed: 6
Page: 788167 Thrashed: 6
Page: 788168 Thrashed: 6
Page: 788169 Thrashed: 6
Page: 788170 Thrashed: 6
Page: 788171 Thrashed: 6
Page: 788172 Thrashed: 6
Page: 788173 Thrashed: 6
Page: 788174 Thrashed: 6
Page: 788175 Thrashed: 6
Page: 788176 Thrashed: 6
Page: 788177 Thrashed: 6
Page: 788178 Thrashed: 6
Page: 788179 Thrashed: 6
Page: 788180 Thrashed: 6
Page: 788181 Thrashed: 6
Page: 788182 Thrashed: 6
Page: 788183 Thrashed: 6
Page: 788184 Thrashed: 6
Page: 788185 Thrashed: 6
Page: 788186 Thrashed: 6
Page: 788187 Thrashed: 6
Page: 788188 Thrashed: 6
Page: 788189 Thrashed: 6
Page: 788190 Thrashed: 6
Page: 788191 Thrashed: 6
Page: 788192 Thrashed: 6
Page: 788193 Thrashed: 6
Page: 788194 Thrashed: 6
Page: 788195 Thrashed: 6
Page: 788196 Thrashed: 6
Page: 788197 Thrashed: 6
Page: 788198 Thrashed: 6
Page: 788199 Thrashed: 6
Page: 788200 Thrashed: 6
Page: 788201 Thrashed: 6
Page: 788202 Thrashed: 6
Page: 788203 Thrashed: 6
Page: 788204 Thrashed: 6
Page: 788205 Thrashed: 6
Page: 788206 Thrashed: 6
Page: 788207 Thrashed: 6
Page: 788208 Thrashed: 6
Page: 788209 Thrashed: 6
Page: 788210 Thrashed: 6
Page: 788211 Thrashed: 6
Page: 788212 Thrashed: 6
Page: 788213 Thrashed: 6
Page: 788214 Thrashed: 6
Page: 788215 Thrashed: 6
Page: 788216 Thrashed: 6
Page: 788217 Thrashed: 6
Page: 788218 Thrashed: 6
Page: 788219 Thrashed: 6
Page: 788220 Thrashed: 6
Page: 788221 Thrashed: 6
Page: 788222 Thrashed: 6
Page: 788223 Thrashed: 6
Page: 788224 Thrashed: 6
Page: 788225 Thrashed: 6
Page: 788226 Thrashed: 6
Page: 788227 Thrashed: 6
Page: 788228 Thrashed: 6
Page: 788229 Thrashed: 6
Page: 788230 Thrashed: 6
Page: 788231 Thrashed: 6
Page: 788232 Thrashed: 6
Page: 788233 Thrashed: 6
Page: 788234 Thrashed: 6
Page: 788235 Thrashed: 6
Page: 788236 Thrashed: 6
Page: 788237 Thrashed: 6
Page: 788238 Thrashed: 6
Page: 788239 Thrashed: 6
Page: 788240 Thrashed: 6
Page: 788241 Thrashed: 6
Page: 788242 Thrashed: 6
Page: 788243 Thrashed: 6
Page: 788244 Thrashed: 6
Page: 788245 Thrashed: 6
Page: 788246 Thrashed: 6
Page: 788247 Thrashed: 6
Page: 788248 Thrashed: 6
Page: 788249 Thrashed: 6
Page: 788250 Thrashed: 6
Page: 788251 Thrashed: 6
Page: 788252 Thrashed: 6
Page: 788253 Thrashed: 6
Page: 788254 Thrashed: 6
Page: 788255 Thrashed: 6
Page: 788256 Thrashed: 6
Page: 788257 Thrashed: 6
Page: 788258 Thrashed: 6
Page: 788259 Thrashed: 6
Page: 788260 Thrashed: 6
Page: 788261 Thrashed: 6
Page: 788262 Thrashed: 6
Page: 788263 Thrashed: 6
Page: 788264 Thrashed: 6
Page: 788265 Thrashed: 6
Page: 788266 Thrashed: 6
Page: 788267 Thrashed: 6
Page: 788268 Thrashed: 6
Page: 788269 Thrashed: 6
Page: 788270 Thrashed: 6
Page: 788271 Thrashed: 6
Page: 788272 Thrashed: 6
Page: 788273 Thrashed: 6
Page: 788274 Thrashed: 6
Page: 788275 Thrashed: 6
Page: 788276 Thrashed: 6
Page: 788277 Thrashed: 6
Page: 788278 Thrashed: 6
Page: 788279 Thrashed: 6
Page: 788280 Thrashed: 6
Page: 788281 Thrashed: 6
Page: 788282 Thrashed: 6
Page: 788283 Thrashed: 6
Page: 788284 Thrashed: 6
Page: 788285 Thrashed: 6
Page: 788286 Thrashed: 6
Page: 788287 Thrashed: 6
Page: 788288 Thrashed: 6
Page: 788289 Thrashed: 6
Page: 788290 Thrashed: 6
Page: 788291 Thrashed: 6
Page: 788292 Thrashed: 6
Page: 788293 Thrashed: 6
Page: 788294 Thrashed: 6
Page: 788295 Thrashed: 6
Page: 788296 Thrashed: 6
Page: 788297 Thrashed: 6
Page: 788298 Thrashed: 6
Page: 788299 Thrashed: 6
Page: 788300 Thrashed: 6
Page: 788301 Thrashed: 6
Page: 788302 Thrashed: 6
Page: 788303 Thrashed: 6
Page: 788304 Thrashed: 6
Page: 788305 Thrashed: 6
Page: 788306 Thrashed: 6
Page: 788307 Thrashed: 6
Page: 788308 Thrashed: 6
Page: 788309 Thrashed: 6
Page: 788310 Thrashed: 6
Page: 788311 Thrashed: 6
Page: 788312 Thrashed: 6
Page: 788313 Thrashed: 6
Page: 788314 Thrashed: 6
Page: 788315 Thrashed: 6
Page: 788316 Thrashed: 6
Page: 788317 Thrashed: 6
Page: 788318 Thrashed: 6
Page: 788319 Thrashed: 6
Page: 788320 Thrashed: 6
Page: 788321 Thrashed: 6
Page: 788322 Thrashed: 6
Page: 788323 Thrashed: 6
Page: 788324 Thrashed: 6
Page: 788325 Thrashed: 6
Page: 788326 Thrashed: 6
Page: 788327 Thrashed: 6
Page: 788328 Thrashed: 6
Page: 788329 Thrashed: 6
Page: 788330 Thrashed: 6
Page: 788331 Thrashed: 6
Page: 788332 Thrashed: 6
Page: 788333 Thrashed: 6
Page: 788334 Thrashed: 6
Page: 788335 Thrashed: 6
Page: 788336 Thrashed: 6
Page: 788337 Thrashed: 6
Page: 788338 Thrashed: 6
Page: 788339 Thrashed: 6
Page: 788340 Thrashed: 6
Page: 788341 Thrashed: 6
Page: 788342 Thrashed: 6
Page: 788343 Thrashed: 6
Page: 788344 Thrashed: 6
Page: 788345 Thrashed: 6
Page: 788346 Thrashed: 6
Page: 788347 Thrashed: 6
Page: 788348 Thrashed: 6
Page: 788349 Thrashed: 6
Page: 788350 Thrashed: 6
Page: 788351 Thrashed: 6
Page: 788352 Thrashed: 6
Page: 788353 Thrashed: 6
Page: 788354 Thrashed: 6
Page: 788355 Thrashed: 6
Page: 788356 Thrashed: 6
Page: 788357 Thrashed: 6
Page: 788358 Thrashed: 6
Page: 788359 Thrashed: 6
Page: 788360 Thrashed: 6
Page: 788361 Thrashed: 6
Page: 788362 Thrashed: 6
Page: 788363 Thrashed: 6
Page: 788364 Thrashed: 6
Page: 788365 Thrashed: 6
Page: 788366 Thrashed: 6
Page: 788367 Thrashed: 6
Page: 788368 Thrashed: 6
Page: 788369 Thrashed: 6
Page: 788370 Thrashed: 6
Page: 788371 Thrashed: 6
Page: 788372 Thrashed: 6
Page: 788373 Thrashed: 6
Page: 788374 Thrashed: 6
Page: 788375 Thrashed: 6
Page: 788376 Thrashed: 6
Page: 788377 Thrashed: 6
Page: 788378 Thrashed: 6
Page: 788379 Thrashed: 6
Page: 788380 Thrashed: 6
Page: 788381 Thrashed: 6
Page: 788382 Thrashed: 6
Page: 788383 Thrashed: 6
Page: 788384 Thrashed: 6
Page: 788385 Thrashed: 6
Page: 788386 Thrashed: 6
Page: 788387 Thrashed: 6
Page: 788388 Thrashed: 6
Page: 788389 Thrashed: 6
Page: 788390 Thrashed: 6
Page: 788391 Thrashed: 6
Page: 788392 Thrashed: 6
Page: 788393 Thrashed: 6
Page: 788394 Thrashed: 6
Page: 788395 Thrashed: 6
Page: 788396 Thrashed: 6
Page: 788397 Thrashed: 6
Page: 788398 Thrashed: 6
Page: 788399 Thrashed: 6
Page: 788400 Thrashed: 6
Page: 788401 Thrashed: 6
Page: 788402 Thrashed: 6
Page: 788403 Thrashed: 6
Page: 788404 Thrashed: 6
Page: 788405 Thrashed: 6
Page: 788406 Thrashed: 6
Page: 788407 Thrashed: 6
Page: 788408 Thrashed: 6
Page: 788409 Thrashed: 6
Page: 788410 Thrashed: 6
Page: 788411 Thrashed: 6
Page: 788412 Thrashed: 6
Page: 788413 Thrashed: 6
Page: 788414 Thrashed: 6
Page: 788415 Thrashed: 6
Page: 788416 Thrashed: 6
Page: 788417 Thrashed: 6
Page: 788418 Thrashed: 6
Page: 788419 Thrashed: 6
Page: 788420 Thrashed: 6
Page: 788421 Thrashed: 6
Page: 788422 Thrashed: 6
Page: 788423 Thrashed: 6
Page: 788424 Thrashed: 6
Page: 788425 Thrashed: 6
Page: 788426 Thrashed: 6
Page: 788427 Thrashed: 6
Page: 788428 Thrashed: 6
Page: 788429 Thrashed: 6
Page: 788430 Thrashed: 6
Page: 788431 Thrashed: 6
Page: 788432 Thrashed: 6
Page: 788433 Thrashed: 6
Page: 788434 Thrashed: 6
Page: 788435 Thrashed: 6
Page: 788436 Thrashed: 6
Page: 788437 Thrashed: 6
Page: 788438 Thrashed: 6
Page: 788439 Thrashed: 6
Page: 788440 Thrashed: 6
Page: 788441 Thrashed: 6
Page: 788442 Thrashed: 6
Page: 788443 Thrashed: 6
Page: 788444 Thrashed: 6
Page: 788445 Thrashed: 6
Page: 788446 Thrashed: 6
Page: 788447 Thrashed: 6
Page: 788448 Thrashed: 6
Page: 788449 Thrashed: 6
Page: 788450 Thrashed: 6
Page: 788451 Thrashed: 6
Page: 788452 Thrashed: 6
Page: 788453 Thrashed: 6
Page: 788454 Thrashed: 6
Page: 788455 Thrashed: 6
Page: 788456 Thrashed: 6
Page: 788457 Thrashed: 6
Page: 788458 Thrashed: 6
Page: 788459 Thrashed: 6
Page: 788460 Thrashed: 6
Page: 788461 Thrashed: 6
Page: 788462 Thrashed: 6
Page: 788463 Thrashed: 6
Page: 788464 Thrashed: 6
Page: 788465 Thrashed: 6
Page: 788466 Thrashed: 6
Page: 788467 Thrashed: 6
Page: 788468 Thrashed: 6
Page: 788469 Thrashed: 6
Page: 788470 Thrashed: 6
Page: 788471 Thrashed: 6
Page: 788472 Thrashed: 6
Page: 788473 Thrashed: 6
Page: 788474 Thrashed: 6
Page: 788475 Thrashed: 6
Page: 788476 Thrashed: 6
Page: 788477 Thrashed: 6
Page: 788478 Thrashed: 6
Page: 788479 Thrashed: 6
Page: 788480 Thrashed: 6
Page: 788481 Thrashed: 6
Page: 788482 Thrashed: 6
Page: 788483 Thrashed: 6
Page: 788484 Thrashed: 6
Page: 788485 Thrashed: 6
Page: 788486 Thrashed: 6
Page: 788487 Thrashed: 6
Page: 788488 Thrashed: 6
Page: 788489 Thrashed: 6
Page: 788490 Thrashed: 6
Page: 788491 Thrashed: 6
Page: 788492 Thrashed: 6
Page: 788493 Thrashed: 6
Page: 788494 Thrashed: 6
Page: 788495 Thrashed: 6
Page: 788496 Thrashed: 6
Page: 788497 Thrashed: 6
Page: 788498 Thrashed: 6
Page: 788499 Thrashed: 6
Page: 788500 Thrashed: 6
Page: 788501 Thrashed: 6
Page: 788502 Thrashed: 6
Page: 788503 Thrashed: 6
Page: 788504 Thrashed: 6
Page: 788505 Thrashed: 6
Page: 788506 Thrashed: 6
Page: 788507 Thrashed: 6
Page: 788508 Thrashed: 6
Page: 788509 Thrashed: 6
Page: 788510 Thrashed: 6
Page: 788511 Thrashed: 6
Page: 788512 Thrashed: 6
Page: 788513 Thrashed: 6
Page: 788514 Thrashed: 6
Page: 788515 Thrashed: 6
Page: 788516 Thrashed: 6
Page: 788517 Thrashed: 6
Page: 788518 Thrashed: 6
Page: 788519 Thrashed: 6
Page: 788520 Thrashed: 6
Page: 788521 Thrashed: 6
Page: 788522 Thrashed: 6
Page: 788523 Thrashed: 6
Page: 788524 Thrashed: 6
Page: 788525 Thrashed: 6
Page: 788526 Thrashed: 6
Page: 788527 Thrashed: 6
Page: 788528 Thrashed: 6
Page: 788529 Thrashed: 6
Page: 788530 Thrashed: 6
Page: 788531 Thrashed: 6
Page: 788532 Thrashed: 6
Page: 788533 Thrashed: 6
Page: 788534 Thrashed: 6
Page: 788535 Thrashed: 6
Page: 788536 Thrashed: 6
Page: 788537 Thrashed: 6
Page: 788538 Thrashed: 6
Page: 788539 Thrashed: 6
Page: 788540 Thrashed: 6
Page: 788541 Thrashed: 6
Page: 788542 Thrashed: 6
Page: 788543 Thrashed: 6
Page: 788544 Thrashed: 6
Page: 788545 Thrashed: 6
Page: 788546 Thrashed: 6
Page: 788547 Thrashed: 6
Page: 788548 Thrashed: 6
Page: 788549 Thrashed: 6
Page: 788550 Thrashed: 6
Page: 788551 Thrashed: 6
Page: 788552 Thrashed: 6
Page: 788553 Thrashed: 6
Page: 788554 Thrashed: 6
Page: 788555 Thrashed: 6
Page: 788556 Thrashed: 6
Page: 788557 Thrashed: 6
Page: 788558 Thrashed: 6
Page: 788559 Thrashed: 6
Page: 788560 Thrashed: 6
Page: 788561 Thrashed: 6
Page: 788562 Thrashed: 6
Page: 788563 Thrashed: 6
Page: 788564 Thrashed: 6
Page: 788565 Thrashed: 6
Page: 788566 Thrashed: 6
Page: 788567 Thrashed: 6
Page: 788568 Thrashed: 6
Page: 788569 Thrashed: 6
Page: 788570 Thrashed: 6
Page: 788571 Thrashed: 6
Page: 788572 Thrashed: 6
Page: 788573 Thrashed: 6
Page: 788574 Thrashed: 6
Page: 788575 Thrashed: 6
Page: 788576 Thrashed: 6
Page: 788577 Thrashed: 6
Page: 788578 Thrashed: 6
Page: 788579 Thrashed: 6
Page: 788580 Thrashed: 6
Page: 788581 Thrashed: 6
Page: 788582 Thrashed: 6
Page: 788583 Thrashed: 6
Page: 788584 Thrashed: 6
Page: 788585 Thrashed: 6
Page: 788586 Thrashed: 6
Page: 788587 Thrashed: 6
Page: 788588 Thrashed: 6
Page: 788589 Thrashed: 6
Page: 788590 Thrashed: 6
Page: 788591 Thrashed: 6
Page: 788592 Thrashed: 6
Page: 788593 Thrashed: 6
Page: 788594 Thrashed: 6
Page: 788595 Thrashed: 6
Page: 788596 Thrashed: 6
Page: 788597 Thrashed: 6
Page: 788598 Thrashed: 6
Page: 788599 Thrashed: 6
Page: 788600 Thrashed: 6
Page: 788601 Thrashed: 6
Page: 788602 Thrashed: 6
Page: 788603 Thrashed: 6
Page: 788604 Thrashed: 6
Page: 788605 Thrashed: 6
Page: 788606 Thrashed: 6
Page: 788607 Thrashed: 6
Page: 788608 Thrashed: 6
Page: 788609 Thrashed: 6
Page: 788610 Thrashed: 6
Page: 788611 Thrashed: 6
Page: 788612 Thrashed: 6
Page: 788613 Thrashed: 6
Page: 788614 Thrashed: 6
Page: 788615 Thrashed: 6
Page: 788616 Thrashed: 6
Page: 788617 Thrashed: 6
Page: 788618 Thrashed: 6
Page: 788619 Thrashed: 6
Page: 788620 Thrashed: 6
Page: 788621 Thrashed: 6
Page: 788622 Thrashed: 6
Page: 788623 Thrashed: 6
Page: 788624 Thrashed: 6
Page: 788625 Thrashed: 6
Page: 788626 Thrashed: 6
Page: 788627 Thrashed: 6
Page: 788628 Thrashed: 6
Page: 788629 Thrashed: 6
Page: 788630 Thrashed: 6
Page: 788631 Thrashed: 6
Page: 788632 Thrashed: 6
Page: 788633 Thrashed: 6
Page: 788634 Thrashed: 6
Page: 788635 Thrashed: 6
Page: 788636 Thrashed: 6
Page: 788637 Thrashed: 6
Page: 788638 Thrashed: 6
Page: 788639 Thrashed: 6
Page: 788640 Thrashed: 7
Page: 788641 Thrashed: 7
Page: 788642 Thrashed: 7
Page: 788643 Thrashed: 7
Page: 788644 Thrashed: 7
Page: 788645 Thrashed: 7
Page: 788646 Thrashed: 7
Page: 788647 Thrashed: 7
Page: 788648 Thrashed: 7
Page: 788649 Thrashed: 7
Page: 788650 Thrashed: 7
Page: 788651 Thrashed: 7
Page: 788652 Thrashed: 7
Page: 788653 Thrashed: 7
Page: 788654 Thrashed: 7
Page: 788655 Thrashed: 7
Page: 788656 Thrashed: 6
Page: 788657 Thrashed: 6
Page: 788658 Thrashed: 6
Page: 788659 Thrashed: 6
Page: 788660 Thrashed: 6
Page: 788661 Thrashed: 6
Page: 788662 Thrashed: 6
Page: 788663 Thrashed: 6
Page: 788664 Thrashed: 6
Page: 788665 Thrashed: 6
Page: 788666 Thrashed: 6
Page: 788667 Thrashed: 6
Page: 788668 Thrashed: 6
Page: 788669 Thrashed: 6
Page: 788670 Thrashed: 6
Page: 788671 Thrashed: 6
Page_tot_thrash: 6768
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 94
dma_migration_read 156
dma_migration_write 10
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.981771
[0-25]: 0.015183, [26-50]: 0.006994, [51-75]: 0.030098, [76-100]: 0.947725
Pcie_write_utilization: 1.077869
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2297947 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(513.257263)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2055866----T:  2297946 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2520097----T:  2523642 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.393653)
F:  2523642----T:  2526177 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2526178----T:  2528713 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2750864----T:  2872041 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(81.821068)
F:  2751998----T:  2754603 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2754603----T:  2754803 	 St: c033bda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2754803----T:  2755003 	 St: c0355140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2755003----T:  2755203 	 St: c033cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2755203----T:  2755403 	 St: c02fcde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2755403----T:  2755603 	 St: c03527c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2755603----T:  2755803 	 St: c030bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2755803----T:  2756003 	 St: c0361d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2756003----T:  2756203 	 St: c02dfae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2756203----T:  2756403 	 St: c03ab2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2756403----T:  2756603 	 St: c0321ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2756603----T:  2756803 	 St: c0339ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2756803----T:  2757003 	 St: c0356c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2757003----T:  2757203 	 St: c0339cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2757203----T:  2757403 	 St: c03682c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2757403----T:  2757603 	 St: c036ae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2757603----T:  2757803 	 St: c030fca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2757803----T:  2758003 	 St: c036e340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2758003----T:  2758203 	 St: c0328c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2758203----T:  2758403 	 St: c036a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2758403----T:  2758603 	 St: c03b3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2758603----T:  2758803 	 St: c03dc500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2758803----T:  2759003 	 St: c031c3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2759003----T:  2759203 	 St: c03a04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2759203----T:  2759403 	 St: c03cf300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2759403----T:  2759603 	 St: c03d5f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2759603----T:  2759803 	 St: c03dd7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2759803----T:  2760003 	 St: c03dc0c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  2760003----T:  2760203 	 St: c03fe6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2760203----T:  2760403 	 St: c03a3240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2760403----T:  2760603 	 St: c0392a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2760603----T:  2760803 	 St: c03aa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2760803----T:  2761003 	 St: c03aefe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2761003----T:  2761203 	 St: c03c38c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2761203----T:  2761403 	 St: c04015c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2761403----T:  2761603 	 St: c0439c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2761603----T:  2761803 	 St: c043a720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2761803----T:  2762003 	 St: c0449720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2762003----T:  2762203 	 St: c0459cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2762203----T:  2762403 	 St: c0446100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2762403----T:  2762603 	 St: c045b220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2762603----T:  2762803 	 St: c0481ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2762803----T:  2763003 	 St: c049be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2763003----T:  2763203 	 St: c043c060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2763203----T:  2763403 	 St: c043d920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2763403----T:  2763603 	 St: c0497060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2763603----T:  2763803 	 St: c0454a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2763803----T:  2764003 	 St: c0497680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2764003----T:  2764203 	 St: c044fa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2764203----T:  2764403 	 St: c043fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2764403----T:  2764603 	 St: c04bc2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2764603----T:  2764803 	 St: c0441380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2764803----T:  2765003 	 St: c049f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2765003----T:  2765203 	 St: c04bc640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2765203----T:  2765403 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2765403----T:  2765603 	 St: c048b1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2765603----T:  2765803 	 St: c04a5400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2765803----T:  2766003 	 St: c047b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2766003----T:  2766203 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2766203----T:  2766403 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2766403----T:  2766603 	 St: c04a8740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2766603----T:  2774843 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2774843----T:  2781255 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2781255----T:  2785067 	 St: c034b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2785067----T:  2788879 	 St: c0370000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2788879----T:  2795291 	 St: c0375000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2795291----T:  2801703 	 St: c0380000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2801703----T:  2805515 	 St: c038b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2805515----T:  2812837 	 St: c0410000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2812837----T:  2815923 	 St: c041d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2815923----T:  2823703 	 St: c03e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2823703----T:  2826503 	 St: c03ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2826503----T:  2831577 	 St: c0420000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2831577----T:  2836651 	 St: c0428000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2836651----T:  2844891 	 St: c0460000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2844891----T:  2847496 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2847496----T:  2856198 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2857383----T:  2857583 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2857583----T:  2857783 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2857783----T:  2857983 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2857983----T:  2858183 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2858183----T:  2858383 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2858383----T:  2858583 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2858583----T:  2858783 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2858783----T:  2858983 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2858983----T:  2859183 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2859183----T:  2859383 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2859383----T:  2859583 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2859583----T:  2859783 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2859783----T:  2859983 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2859983----T:  2860183 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2860183----T:  2860383 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2860383----T:  2860583 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2860583----T:  2860783 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2860783----T:  2860983 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2860983----T:  2861183 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2861183----T:  2861383 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2861383----T:  2861583 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2861583----T:  2861783 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2861783----T:  2861983 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2861983----T:  2862183 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2862183----T:  2862383 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2862383----T:  2862583 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2862583----T:  2862783 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2862783----T:  2862983 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2862983----T:  2863183 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2863183----T:  2863383 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2863383----T:  2863583 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2863583----T:  2863783 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3094191----T:  3098065 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.615800)
F:  3098065----T:  3100600 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3100601----T:  3103136 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3325287----T:  4136805 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(547.952759)
F:  3326346----T:  3334586 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3326372----T:  3568452 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3334586----T:  3337191 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3337191----T:  3345893 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3345893----T:  3354595 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3354595----T:  3362375 	 St: c0300000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3362375----T:  3386987 	 St: c030e000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  3386987----T:  3403150 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3403150----T:  3411852 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3411852----T:  3435524 	 St: c03b0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3435524----T:  3451687 	 St: c03f0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3451687----T:  3475359 	 St: c0430000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3475359----T:  3514078 	 St: c0470000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  3569661----T:  3576073 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3576073----T:  3576273 	 St: c04f6620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3576273----T:  3580085 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3580085----T:  3584726 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3584726----T:  3612628 	 St: c04e7000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  3612628----T:  3643821 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  3643821----T:  3659984 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3659984----T:  3683656 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3683656----T:  3692358 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3692358----T:  3761195 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  3762424----T:  3767065 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3762424----T:  4004504 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3767065----T:  3772580 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3772580----T:  3776392 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3776392----T:  3782804 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3782804----T:  3791506 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3791506----T:  3798828 	 St: c06e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3798828----T:  3801914 	 St: c06ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3801914----T:  3806133 	 St: c0700000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3806133----T:  3834505 	 St: c0706000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  3834505----T:  3837305 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3837305----T:  3897670 	 St: c0742000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  4005643----T:  4005843 	 St: c07f4920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4005843----T:  4015007 	 St: c07c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  4015007----T:  4128564 	 St: c07d1000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(76.675896)
F:  4358955----T:  4366732 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.251182)
F:  4366732----T:  4369267 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4369268----T:  4371803 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4593954----T:  5661433 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(720.782593)
F:  4594930----T:  4597535 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4594930----T:  4837010 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4597535----T:  4605775 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4605775----T:  4610849 	 St: c0300000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4610849----T:  4615923 	 St: c0308000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4615923----T:  4618528 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4618528----T:  4626768 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4626768----T:  4629373 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4629373----T:  4637613 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4637613----T:  4640699 	 St: c02c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4640699----T:  4655457 	 St: c02c3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4655457----T:  4671620 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4671620----T:  4678032 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4678032----T:  4734162 	 St: c034b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  4734162----T:  4762064 	 St: c03c0000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  4762064----T:  4856791 	 St: c03f9000 Sz: 815104 	 Sm: 0 	 T: memcpy_h2d(63.961514)
F:  4857886----T:  4861698 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4857886----T:  5099966 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4861698----T:  4868110 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4868110----T:  4875432 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4875432----T:  4878518 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4878518----T:  4881948 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4881948----T:  4888813 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4888813----T:  4895678 	 St: c0510000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4895678----T:  4899108 	 St: c051c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4899108----T:  4905973 	 St: c04c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4905973----T:  4909403 	 St: c04cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4909403----T:  4918105 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4918105----T:  4934268 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4934268----T:  4939342 	 St: c0540000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4939342----T:  4996883 	 St: c0548000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F:  5101029----T:  5112983 	 St: c05c0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5112983----T:  5223715 	 St: c05d7000 Sz: 954368 	 Sm: 0 	 T: memcpy_h2d(74.768402)
F:  5224495----T:  5229136 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5224495----T:  5466575 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5229136----T:  5234651 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5234651----T:  5242431 	 St: c06d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5242431----T:  5245231 	 St: c06de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5245231----T:  5251192 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5251192----T:  5255411 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5255411----T:  5264113 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5264113----T:  5266913 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5266913----T:  5297166 	 St: c0702000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  5467568----T:  5492650 	 St: c0740000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  5492650----T:  5529958 	 St: c0773000 Sz: 315392 	 Sm: 0 	 T: memcpy_h2d(25.191088)
F:  5529958----T:  5535919 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5535919----T:  5652771 	 St: c07ca000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  5883583----T:  5898178 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.854828)
F:  5898178----T:  5900713 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5900714----T:  5903249 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6125400----T:  6939819 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(549.911560)
F:  6126369----T:  6129799 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6126369----T:  6368449 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6129799----T:  6136664 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6136664----T:  6139269 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6139269----T:  6147509 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6147509----T:  6151321 	 St: c02d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6151321----T:  6157733 	 St: c02d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6157733----T:  6166435 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6166435----T:  6173300 	 St: c02e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6173300----T:  6176730 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6176730----T:  6185432 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6185432----T:  6201595 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6201595----T:  6260548 	 St: c0340000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  6260548----T:  6264360 	 St: c03bb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6264360----T:  6294143 	 St: c03c0000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  6294143----T:  6386987 	 St: c03fd000 Sz: 798720 	 Sm: 0 	 T: memcpy_h2d(62.690075)
F:  6435449----T:  6438054 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6435449----T:  6677529 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6438054----T:  6446294 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6446294----T:  6449094 	 St: c06d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6449094----T:  6456874 	 St: c06d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6678701----T:  6682131 	 St: c0770000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6682131----T:  6688996 	 St: c0774000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6688996----T:  6692426 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6692426----T:  6706716 	 St: c06e4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  6706716----T:  6713128 	 St: c0700000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6713128----T:  6761728 	 St: c070b000 Sz: 413696 	 Sm: 0 	 T: memcpy_h2d(32.815666)
F:  6761728----T:  6792921 	 St: c0780000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6792921----T:  6796007 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6796007----T:  6916155 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  7161969----T:  7177228 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.303173)
F:  7177228----T:  7179763 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7179764----T:  7182299 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7404450----T:  8311200 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(612.255249)
F:  7405526----T:  7410167 	 St: c02f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7405526----T:  7647606 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7410167----T:  7415682 	 St: c02f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7415682----T:  7422094 	 St: c02e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7422094----T:  7425906 	 St: c02eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7425906----T:  7428706 	 St: c02c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7428706----T:  7443932 	 St: c02c2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  7443932----T:  7448151 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7448151----T:  7476523 	 St: c0306000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  7476523----T:  7534064 	 St: c0340000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F:  7534064----T:  7539138 	 St: c03b8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7539138----T:  7574564 	 St: c03c0000 Sz: 299008 	 Sm: 0 	 T: memcpy_h2d(23.920324)
F:  7574564----T:  7661759 	 St: c0409000 Sz: 749568 	 Sm: 0 	 T: memcpy_h2d(58.875759)
F:  7767050----T:  7769655 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7767050----T:  8009130 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7769655----T:  7777895 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8010285----T:  8015359 	 St: c06e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8015359----T:  8020433 	 St: c06e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8020433----T:  8023519 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8023519----T:  8030841 	 St: c0713000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8030841----T:  8039543 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8039543----T:  8045504 	 St: c06f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8045504----T:  8056992 	 St: c06fa000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  8056992----T:  8073155 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8073155----T:  8076967 	 St: c0740000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8076967----T:  8135920 	 St: c0745000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  8135920----T:  8139006 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8139006----T:  8259154 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  8533350----T:  8548503 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.231600)
F:  8548503----T:  8551038 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8551039----T:  8553574 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8775725----T:  9631605 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(577.906799)
F:  8777175----T:  8781394 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8777175----T:  9019255 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8781394----T:  8787355 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8787355----T:  8790155 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8790155----T:  8797935 	 St: c02e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8797935----T:  8801365 	 St: c02c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8801365----T:  8808230 	 St: c02c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8808230----T:  8816932 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8816932----T:  8824254 	 St: c0300000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8824254----T:  8849336 	 St: c030d000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  8849336----T:  8902171 	 St: c0340000 Sz: 450560 	 Sm: 0 	 T: memcpy_h2d(35.675220)
F:  8902171----T:  8911798 	 St: c03ae000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  8911798----T:  8921425 	 St: c03c0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  8921425----T:  9034511 	 St: c03d2000 Sz: 974848 	 Sm: 0 	 T: memcpy_h2d(76.357864)
F:  9106959----T:  9109564 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9106959----T:  9349039 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9109564----T:  9117804 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9350477----T:  9353082 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9353082----T:  9361322 	 St: c0711000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9361322----T:  9370024 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9370024----T:  9372824 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9372824----T:  9380604 	 St: c0702000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9380604----T:  9388844 	 St: c06e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9388844----T:  9398008 	 St: c06ef000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  9398008----T:  9414171 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9414171----T:  9440193 	 St: c0740000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  9440193----T:  9476560 	 St: c0775000 Sz: 307200 	 Sm: 0 	 T: memcpy_h2d(24.555706)
F:  9476560----T:  9482075 	 St: c07c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9482075----T:  9599398 	 St: c07c9000 Sz: 1011712 	 Sm: 0 	 T: memcpy_h2d(79.218773)
F:  9853755----T:  9864060 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.958137)
F:  9864060----T:  9866595 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9866596----T:  9869131 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10091282----T: 10731605 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(432.358551)
F: 10092270----T: 10100972 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10092270----T: 10334350 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10100972----T: 10103772 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10103772----T: 10111552 	 St: c0312000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10111552----T: 10117964 	 St: c02e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10117964----T: 10121776 	 St: c02eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10121776----T: 10124381 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10124381----T: 10132621 	 St: c0301000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10132621----T: 10138136 	 St: c02d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10138136----T: 10142777 	 St: c02d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10142777----T: 10151479 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10151479----T: 10167642 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10167642----T: 10174054 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10174054----T: 10230184 	 St: c034b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F: 10230184----T: 10262788 	 St: c03c0000 Sz: 274432 	 Sm: 0 	 T: memcpy_h2d(22.014854)
F: 10262788----T: 10352808 	 St: c0403000 Sz: 774144 	 Sm: 0 	 T: memcpy_h2d(60.783253)
F: 10360984----T: 10366499 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10360984----T: 10603064 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10366499----T: 10371140 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10371140----T: 10373745 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10373745----T: 10381985 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10381985----T: 10387946 	 St: c06e0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10387946----T: 10399434 	 St: c06ea000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F: 10399434----T: 10402039 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10402039----T: 10432762 	 St: c0701000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 10432762----T: 10445650 	 St: c0740000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 10445650----T: 10495191 	 St: c0759000 Sz: 421888 	 Sm: 0 	 T: memcpy_h2d(33.451046)
F: 10604092----T: 10606892 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10606892----T: 10727510 	 St: c07c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 10953755----T: 10957024 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.207292)
F: 10957024----T: 10959559 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10959560----T: 10962095 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11184246----T: 11487048 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(204.457794)
F: 11185593----T: 11188198 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11185593----T: 11216786 	 St: c0200000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 11188198----T: 11196438 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11196438----T: 11199043 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11199043----T: 11207283 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11207283----T: 11214148 	 St: c0210000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 11214148----T: 11217578 	 St: c021c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11217829----T: 11220434 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11220434----T: 11223039 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11223039----T: 11225644 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11225644----T: 11232966 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11233158----T: 11241860 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11233158----T: 11475238 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11241860----T: 11244465 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11244465----T: 11252705 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11476899----T: 11481973 	 St: c08a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11481973----T: 11487047 	 St: c08a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11709198----T: 11712381 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.149224)
F: 11712381----T: 11714916 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11714917----T: 11717522 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11714917----T: 11723157 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11725762----T: 11728367 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11725762----T: 11734002 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11736607----T: 11739212 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11736607----T: 11752302 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11754907----T: 11757512 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11754907----T: 11785630 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11788235----T: 11790840 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11788235----T: 11849071 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11851676----T: 11854281 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11851676----T: 11913453 	 St: 0 Sz: 528384 	 Sm: 0 	 T: device_sync(41.713032)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 6771825(cycle), 4572.467773(us)
Tot_kernel_exec_time_and_fault_time: 16701930(cycle), 11277.467773(us)
Tot_memcpy_h2d_time: 4831948(cycle), 3262.625244(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 4859833(cycle), 3281.453857(us)
Tot_devicesync_time: 201141(cycle), 135.814316(us)
Tot_writeback_time: 3662393(cycle), 2472.918945(us)
Tot_dma_time: 18800(cycle), 12.694125(us)
Tot_memcpy_d2h_sync_wb_time: 3891419(cycle), 2627.561768(us)
GPGPU-Sim: *** exit detected ***
