# Makefile for interrupt demo

#TOOLS = arm-linux-gnu
TOOLS = arm-none-eabi

# Assembling with gcc makes it want crt0 at link time.
#AS = $(TOOLS)-gcc
AS = $(TOOLS)-as

COPTS = -mcpu=cortex-m3 -mthumb -Wno-implicit-function-declaration
# Use the -g flag if you intend to use gdb
#CC = $(TOOLS)-gcc $(COPTS) -g 
#CC = $(TOOLS)-gcc $(COPTS)
CC = $(TOOLS)-gcc $(COPTS) -O2

#LD = $(TOOLS)-gcc
LD = $(TOOLS)-ld.bfd
OBJCOPY = $(TOOLS)-objcopy
DUMP = $(TOOLS)-objdump -d
GDB = $(TOOLS)-gdb

OBJS = locore.o inter.o nvic.o rcc.o gpio.o serial.o timer.o

all: inter.elf inter.dump

inter.dump:	inter.elf
	$(DUMP) inter.elf >inter.dump

inter.bin:	inter.elf
	$(OBJCOPY) inter.elf inter.bin -O binary

inter.elf: 	$(OBJS)
	$(LD) -T inter.lds -o inter.elf $(OBJS)

locore.o:	locore.s
	$(AS) locore.s -o locore.o

.c.o:
	$(CC) -o $@ -c $<

# This is what we expect
#OCDCFG = -f /usr/share/openocd/scripts/interface/stlink-v2.cfg -f /usr/share/openocd/scripts/target/stm32f1x.cfg
# Some newer chips are shipping with a idcode of 0x2ba01477, this will make them work.
OCDCFG = -f /usr/share/openocd/scripts/interface/stlink-v2.cfg -f /usr/share/openocd/scripts/target/cs32f1x.cfg

# This works great once I fixed the base address in the LDS file
flash:	inter.elf
	openocd $(OCDCFG) -c "program inter.elf verify reset exit"

welch:	notmain.elf
	openocd $(OCDCFG) -c "program notmain.elf verify reset exit"

# No need for this now that the above works
bflash:	inter.bin
	openocd $(OCDCFG) -c "program inter.bin verify reset exit 0x08000000"

gdb:
	$(GDB) --eval-command="target remote localhost:3333" inter.elf

gdbtui:
	$(GDB) -tui --eval-command="target remote localhost:3333" inter.elf

clean:
	rm -f *.o inter.elf inter.bin inter.dump
