--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X78Y87.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.497ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      7.497ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y106.YQ     Tcklo                 0.666   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y106.F4     net (fanout=1)        0.838   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y106.X      Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X89Y95.G2      net (fanout=2)        0.726   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X89Y95.X       Tif5x                 1.025   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X89Y85.G1      net (fanout=1)        0.821   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X89Y85.X       Tif5x                 1.025   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X78Y87.F4      net (fanout=1)        0.745   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X78Y87.CLK     Tfck                  0.892   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      7.497ns (4.367ns logic, 3.130ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X88Y107.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.286ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      3.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y106.YQ     Tcklo                 0.666   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y106.F4     net (fanout=1)        0.838   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y106.X      Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X88Y107.BY     net (fanout=2)        0.641   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y107.CLK    Tdick                 0.382   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.807ns logic, 1.479ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X88Y106.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.396ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y106.YQ     Tcklo                 0.666   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y106.F4     net (fanout=1)        0.838   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y106.CLK    Tfck                  0.892   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (1.558ns logic, 0.838ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X88Y106.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.764ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y106.YQ     Tcklo                 0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y106.F4     net (fanout=1)        0.671   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y106.CLK    Tckf        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (1.093ns logic, 0.671ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X88Y107.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.476ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y106.YQ     Tcklo                 0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y106.F4     net (fanout=1)        0.671   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y106.X      Tilo                  0.607   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X88Y107.BY     net (fanout=2)        0.513   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y107.CLK    Tckdi       (-Th)    -0.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (1.292ns logic, 1.184ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X78Y87.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.845ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.845ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y106.YQ     Tcklo                 0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y106.F4     net (fanout=1)        0.671   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y106.X      Tilo                  0.607   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X89Y95.G2      net (fanout=2)        0.581   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X89Y95.X       Tif5x                 0.820   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X89Y85.G1      net (fanout=1)        0.657   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X89Y85.X       Tif5x                 0.820   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X78Y87.F4      net (fanout=1)        0.596   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X78Y87.CLK     Tckf        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.845ns (3.340ns logic, 2.505ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X89Y106.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.451ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.451ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y96.YQ      Tcko                  0.652   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X79Y96.F2      net (fanout=10)       1.330   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X79Y96.X       Tilo                  0.704   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X89Y100.G2     net (fanout=1)        0.666   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X89Y100.Y      Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X89Y106.CLK    net (fanout=4)        0.395   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (2.060ns logic, 2.391ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.241ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.241ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y110.YQ     Tcko                  0.652   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X78Y109.F2     net (fanout=2)        0.425   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X78Y109.X      Tilo                  0.759   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X89Y100.G4     net (fanout=10)       1.306   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X89Y100.Y      Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X89Y106.CLK    net (fanout=4)        0.395   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.241ns (2.115ns logic, 2.126ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.956ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.956ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y95.YQ      Tcko                  0.652   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X78Y92.G2      net (fanout=3)        0.498   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X78Y92.Y       Tilo                  0.759   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X89Y100.G3     net (fanout=9)        0.948   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X89Y100.Y      Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X89Y106.CLK    net (fanout=4)        0.395   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (2.115ns logic, 1.841ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.739ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X85Y118.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.739ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y118.YQ     Tcko                  0.587   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X85Y118.BY     net (fanout=7)        0.791   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X85Y118.CLK    Tdick                 0.361   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.948ns logic, 0.791ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X85Y118.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y118.YQ     Tcko                  0.470   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X85Y118.BY     net (fanout=7)        0.633   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X85Y118.CLK    Tckdi       (-Th)    -0.135   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.605ns logic, 0.633ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5977 paths analyzed, 669 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.107ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/counter_5 (SLICE_X63Y2.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.067ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y36.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X50Y37.G4      net (fanout=4)        1.246   send
    SLICE_X50Y37.Y       Tilo                  0.759   N16
                                                       SCCB/counter_not0001138_SW0
    SLICE_X50Y35.F2      net (fanout=1)        0.361   N26
    SLICE_X50Y35.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X42Y29.F1      net (fanout=3)        1.047   SCCB/N3
    SLICE_X42Y29.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X63Y2.CE       net (fanout=10)       2.990   SCCB/counter_not0001
    SLICE_X63Y2.CLK      Tceck                 0.555   SCCB/counter<5>
                                                       SCCB/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      9.067ns (3.423ns logic, 5.644ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_6 (FF)
  Destination:          SCCB/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.970ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.182 - 0.190)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_6 to SCCB/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.YQ      Tcko                  0.587   Registers/cmd_reg<6>
                                                       Registers/cmd_reg_6
    SLICE_X35Y20.F1      net (fanout=2)        1.248   Registers/cmd_reg<6>
    SLICE_X35Y20.X       Tilo                  0.704   Registers/done_cmp_eq00009
                                                       SCCB/counter_not0001221
    SLICE_X42Y29.G3      net (fanout=2)        1.272   Registers/done_cmp_eq00009
    SLICE_X42Y29.Y       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X42Y29.F3      net (fanout=47)       0.096   SCCB/busy_sr_and0000
    SLICE_X42Y29.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X63Y2.CE       net (fanout=10)       2.990   SCCB/counter_not0001
    SLICE_X63Y2.CLK      Tceck                 0.555   SCCB/counter<5>
                                                       SCCB/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.970ns (3.364ns logic, 5.606ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.964ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y38.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X50Y37.G2      net (fanout=6)        1.082   SCCB/scaler<6>
    SLICE_X50Y37.Y       Tilo                  0.759   N16
                                                       SCCB/counter_not0001138_SW0
    SLICE_X50Y35.F2      net (fanout=1)        0.361   N26
    SLICE_X50Y35.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X42Y29.F1      net (fanout=3)        1.047   SCCB/N3
    SLICE_X42Y29.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X63Y2.CE       net (fanout=10)       2.990   SCCB/counter_not0001
    SLICE_X63Y2.CLK      Tceck                 0.555   SCCB/counter<5>
                                                       SCCB/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.964ns (3.484ns logic, 5.480ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_4 (SLICE_X63Y2.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.067ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y36.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X50Y37.G4      net (fanout=4)        1.246   send
    SLICE_X50Y37.Y       Tilo                  0.759   N16
                                                       SCCB/counter_not0001138_SW0
    SLICE_X50Y35.F2      net (fanout=1)        0.361   N26
    SLICE_X50Y35.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X42Y29.F1      net (fanout=3)        1.047   SCCB/N3
    SLICE_X42Y29.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X63Y2.CE       net (fanout=10)       2.990   SCCB/counter_not0001
    SLICE_X63Y2.CLK      Tceck                 0.555   SCCB/counter<5>
                                                       SCCB/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      9.067ns (3.423ns logic, 5.644ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_6 (FF)
  Destination:          SCCB/counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.970ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.182 - 0.190)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_6 to SCCB/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.YQ      Tcko                  0.587   Registers/cmd_reg<6>
                                                       Registers/cmd_reg_6
    SLICE_X35Y20.F1      net (fanout=2)        1.248   Registers/cmd_reg<6>
    SLICE_X35Y20.X       Tilo                  0.704   Registers/done_cmp_eq00009
                                                       SCCB/counter_not0001221
    SLICE_X42Y29.G3      net (fanout=2)        1.272   Registers/done_cmp_eq00009
    SLICE_X42Y29.Y       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X42Y29.F3      net (fanout=47)       0.096   SCCB/busy_sr_and0000
    SLICE_X42Y29.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X63Y2.CE       net (fanout=10)       2.990   SCCB/counter_not0001
    SLICE_X63Y2.CLK      Tceck                 0.555   SCCB/counter<5>
                                                       SCCB/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      8.970ns (3.364ns logic, 5.606ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.964ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y38.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X50Y37.G2      net (fanout=6)        1.082   SCCB/scaler<6>
    SLICE_X50Y37.Y       Tilo                  0.759   N16
                                                       SCCB/counter_not0001138_SW0
    SLICE_X50Y35.F2      net (fanout=1)        0.361   N26
    SLICE_X50Y35.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X42Y29.F1      net (fanout=3)        1.047   SCCB/N3
    SLICE_X42Y29.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X63Y2.CE       net (fanout=10)       2.990   SCCB/counter_not0001
    SLICE_X63Y2.CLK      Tceck                 0.555   SCCB/counter<5>
                                                       SCCB/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      8.964ns (3.484ns logic, 5.480ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_13 (SLICE_X60Y0.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.773ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y36.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X50Y37.G4      net (fanout=4)        1.246   send
    SLICE_X50Y37.Y       Tilo                  0.759   N16
                                                       SCCB/counter_not0001138_SW0
    SLICE_X50Y35.F2      net (fanout=1)        0.361   N26
    SLICE_X50Y35.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X42Y29.F1      net (fanout=3)        1.047   SCCB/N3
    SLICE_X42Y29.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X60Y0.CE       net (fanout=10)       2.696   SCCB/counter_not0001
    SLICE_X60Y0.CLK      Tceck                 0.555   SCCB/counter<13>
                                                       SCCB/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      8.773ns (3.423ns logic, 5.350ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_6 (FF)
  Destination:          SCCB/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.676ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_6 to SCCB/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.YQ      Tcko                  0.587   Registers/cmd_reg<6>
                                                       Registers/cmd_reg_6
    SLICE_X35Y20.F1      net (fanout=2)        1.248   Registers/cmd_reg<6>
    SLICE_X35Y20.X       Tilo                  0.704   Registers/done_cmp_eq00009
                                                       SCCB/counter_not0001221
    SLICE_X42Y29.G3      net (fanout=2)        1.272   Registers/done_cmp_eq00009
    SLICE_X42Y29.Y       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not0001240
    SLICE_X42Y29.F3      net (fanout=47)       0.096   SCCB/busy_sr_and0000
    SLICE_X42Y29.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X60Y0.CE       net (fanout=10)       2.696   SCCB/counter_not0001
    SLICE_X60Y0.CLK      Tceck                 0.555   SCCB/counter<13>
                                                       SCCB/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      8.676ns (3.364ns logic, 5.312ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.670ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y38.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X50Y37.G2      net (fanout=6)        1.082   SCCB/scaler<6>
    SLICE_X50Y37.Y       Tilo                  0.759   N16
                                                       SCCB/counter_not0001138_SW0
    SLICE_X50Y35.F2      net (fanout=1)        0.361   N26
    SLICE_X50Y35.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X42Y29.F1      net (fanout=3)        1.047   SCCB/N3
    SLICE_X42Y29.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X60Y0.CE       net (fanout=10)       2.696   SCCB/counter_not0001
    SLICE_X60Y0.CLK      Tceck                 0.555   SCCB/counter<13>
                                                       SCCB/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      8.670ns (3.484ns logic, 5.186ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_16 (SLICE_X59Y30.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_15 (FF)
  Destination:          SCCB/busy_sr_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.017 - 0.018)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_15 to SCCB/busy_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y29.XQ      Tcko                  0.474   SCCB/busy_sr<15>
                                                       SCCB/busy_sr_15
    SLICE_X59Y30.G4      net (fanout=1)        0.282   SCCB/busy_sr<15>
    SLICE_X59Y30.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<17>
                                                       SCCB/Mmux_busy_sr_mux000171
                                                       SCCB/busy_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.990ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_2 (SLICE_X37Y27.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_1 (FF)
  Destination:          SCCB/data_sr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_1 to SCCB/data_sr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.YQ      Tcko                  0.470   SCCB/data_sr<2>
                                                       SCCB/data_sr_1
    SLICE_X37Y27.F4      net (fanout=1)        0.291   SCCB/data_sr<1>
    SLICE_X37Y27.CLK     Tckf        (-Th)    -0.516   SCCB/data_sr<2>
                                                       SCCB/Mmux_data_sr_mux0001221
                                                       SCCB/data_sr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_5 (SLICE_X55Y31.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_4 (FF)
  Destination:          SCCB/busy_sr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_4 to SCCB/busy_sr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y31.YQ      Tcko                  0.470   SCCB/busy_sr<5>
                                                       SCCB/busy_sr_4
    SLICE_X55Y31.F4      net (fanout=1)        0.291   SCCB/busy_sr<4>
    SLICE_X55Y31.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<5>
                                                       SCCB/Mmux_busy_sr_mux0001191
                                                       SCCB/busy_sr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1354 paths analyzed, 543 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y4.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          41.667ns
  Data Path Delay:      12.027ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (1.057 - 1.131)
  Source Clock:         ov7670_pclk1buf falling at 20.833ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y40.XQ      Tcko                  0.591   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    RAMB16_X1Y4.ADDRB3   net (fanout=9)       11.059   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
    RAMB16_X1Y4.CLKB     Tback                 0.377   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                     12.027ns (0.968ns logic, 11.059ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y5.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     33.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          41.667ns
  Data Path Delay:      8.108ns (Levels of Logic = 0)
  Clock Path Skew:      -0.437ns (1.594 - 2.031)
  Source Clock:         ov7670_pclk1buf falling at 20.833ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y43.YQ      Tcko                  0.587   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<13>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR
    RAMB16_X1Y5.ADDRB12  net (fanout=9)        7.144   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<12>
    RAMB16_X1Y5.CLKB     Tback                 0.377   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                      8.108ns (0.964ns logic, 7.144ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y6.ADDRB0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     33.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          41.667ns
  Data Path Delay:      8.071ns (Levels of Logic = 0)
  Clock Path Skew:      -0.436ns (1.540 - 1.976)
  Source Clock:         ov7670_pclk1buf falling at 20.833ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y44.YQ      Tcko                  0.587   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR
    RAMB16_X1Y6.ADDRB0   net (fanout=9)        7.107   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<0>
    RAMB16_X1Y6.CLKB     Tback                 0.377   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                      8.071ns (0.964ns logic, 7.107ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y0.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 0)
  Clock Path Skew:      1.430ns (3.034 - 1.604)
  Source Clock:         ov7670_pclk1buf falling at 62.500ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y34.XQ      Tcko                  0.474   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF
    RAMB16_X1Y0.DIB0     net (fanout=1)        1.278   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<1>
    RAMB16_X1Y0.CLKB     Tbckd       (-Th)     0.126   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (0.348ns logic, 1.278ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (SLICE_X68Y68.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.439ns (Levels of Logic = 0)
  Clock Path Skew:      1.133ns (2.710 - 1.577)
  Source Clock:         ov7670_pclk1buf falling at 62.500ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y67.YQ      Tcko                  0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG
    SLICE_X68Y68.BY      net (fanout=1)        0.817   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp
    SLICE_X68Y68.CLK     Tckdi       (-Th)    -0.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.622ns logic, 0.817ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (SLICE_X76Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Clock Path Skew:      0.474ns (2.017 - 1.543)
  Source Clock:         ov7670_pclk1buf falling at 62.500ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.YQ      Tcko                  0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ
    SLICE_X76Y66.BY      net (fanout=1)        0.353   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE
    SLICE_X76Y66.CLK     Tckdi       (-Th)    -0.152   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.622ns logic, 0.353ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1619 paths analyzed, 429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.262ns.
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y12.ENB), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_18 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      10.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_18 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.YQ      Tcko                  0.652   inst_addrgen1/addr<1>
                                                       inst_addrgen1/addr_18
    SLICE_X3Y63.G1       net (fanout=22)       3.643   inst_addrgen1/addr<18>
    SLICE_X3Y63.Y        Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<12>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_1_o<4>1
    RAMB16_X1Y12.ENB     net (fanout=1)        4.453   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<0>
    RAMB16_X1Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     10.222ns (2.126ns logic, 8.096ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_15 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      9.787ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_15 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.XQ       Tcko                  0.592   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_15
    SLICE_X2Y63.G4       net (fanout=8)        1.639   inst_addrgen1/addr<15>
    SLICE_X2Y63.Y        Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>21
    SLICE_X3Y63.G3       net (fanout=5)        0.870   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>2
    SLICE_X3Y63.Y        Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<12>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_1_o<4>1
    RAMB16_X1Y12.ENB     net (fanout=1)        4.453   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<0>
    RAMB16_X1Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      9.787ns (2.825ns logic, 6.962ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      9.772ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.YQ       Tcko                  0.652   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X2Y63.G1       net (fanout=8)        1.564   inst_addrgen1/addr<14>
    SLICE_X2Y63.Y        Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>21
    SLICE_X3Y63.G3       net (fanout=5)        0.870   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>2
    SLICE_X3Y63.Y        Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<12>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_1_o<4>1
    RAMB16_X1Y12.ENB     net (fanout=1)        4.453   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<0>
    RAMB16_X1Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      9.772ns (2.885ns logic, 6.887ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y7.ENB), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_15 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      9.879ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.211 - 0.217)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_15 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.XQ       Tcko                  0.592   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_15
    SLICE_X2Y62.G4       net (fanout=8)        1.639   inst_addrgen1/addr<15>
    SLICE_X2Y62.Y        Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<6>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>11
    SLICE_X13Y47.F4      net (fanout=5)        1.961   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>1
    SLICE_X13Y47.X       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<10>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>2
    RAMB16_X1Y7.ENB      net (fanout=1)        3.454   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<10>
    RAMB16_X1Y7.CLKB     Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      9.879ns (2.825ns logic, 7.054ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      9.864ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.211 - 0.217)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.YQ       Tcko                  0.652   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X2Y62.G1       net (fanout=8)        1.564   inst_addrgen1/addr<14>
    SLICE_X2Y62.Y        Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<6>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>11
    SLICE_X13Y47.F4      net (fanout=5)        1.961   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>1
    SLICE_X13Y47.X       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<10>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>2
    RAMB16_X1Y7.ENB      net (fanout=1)        3.454   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<10>
    RAMB16_X1Y7.CLKB     Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      9.864ns (2.885ns logic, 6.979ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_16 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      7.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.211 - 0.217)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_16 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.YQ       Tcko                  0.652   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_16
    SLICE_X13Y47.F3      net (fanout=22)       1.571   inst_addrgen1/addr<16>
    SLICE_X13Y47.X       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<10>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>2
    RAMB16_X1Y7.ENB      net (fanout=1)        3.454   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<10>
    RAMB16_X1Y7.CLKB     Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      7.151ns (2.126ns logic, 5.025ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y11.ENB), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_18 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      9.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_18 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.YQ      Tcko                  0.652   inst_addrgen1/addr<1>
                                                       inst_addrgen1/addr_18
    SLICE_X13Y63.G1      net (fanout=22)       3.806   inst_addrgen1/addr<18>
    SLICE_X13Y63.Y       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<14>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_3_o<4>1
    RAMB16_X1Y11.ENB     net (fanout=1)        3.647   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB16_X1Y11.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (2.126ns logic, 7.453ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_15 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.597ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_15 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.XQ       Tcko                  0.592   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_15
    SLICE_X2Y62.G4       net (fanout=8)        1.639   inst_addrgen1/addr<15>
    SLICE_X2Y62.Y        Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<6>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>11
    SLICE_X13Y63.G3      net (fanout=5)        0.486   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>1
    SLICE_X13Y63.Y       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<14>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_3_o<4>1
    RAMB16_X1Y11.ENB     net (fanout=1)        3.647   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB16_X1Y11.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.597ns (2.825ns logic, 5.772ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.582ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.YQ       Tcko                  0.652   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X2Y62.G1       net (fanout=8)        1.564   inst_addrgen1/addr<14>
    SLICE_X2Y62.Y        Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<6>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>11
    SLICE_X13Y63.G3      net (fanout=5)        0.486   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>1
    SLICE_X13Y63.Y       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<14>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_3_o<4>1
    RAMB16_X1Y11.ENB     net (fanout=1)        3.647   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB16_X1Y11.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.582ns (2.885ns logic, 5.697ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4 (SLICE_X15Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_18 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.127ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.091 - 0.100)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_18 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.YQ      Tcko                  0.522   inst_addrgen1/addr<1>
                                                       inst_addrgen1/addr_18
    SLICE_X15Y35.BY      net (fanout=22)       0.470   inst_addrgen1/addr<18>
    SLICE_X15Y35.CLK     Tckdi       (-Th)    -0.135   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.657ns logic, 0.470ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y3.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_6 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.136 - 0.097)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_6 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.YQ      Tcko                  0.470   inst_addrgen1/addr<7>
                                                       inst_addrgen1/addr_6
    RAMB16_X0Y3.ADDRB6   net (fanout=21)       1.071   inst_addrgen1/addr<6>
    RAMB16_X0Y3.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.339ns logic, 1.071ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y3.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_3 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.136 - 0.100)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_3 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.XQ      Tcko                  0.474   inst_addrgen1/addr<3>
                                                       inst_addrgen1/addr_3
    RAMB16_X0Y3.ADDRB3   net (fanout=21)       1.080   inst_addrgen1/addr<3>
    RAMB16_X0Y3.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (0.343ns logic, 1.080ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X16Y14.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X16Y14.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/hcnt<1>/SR
  Logical resource: inst_vgatiming/hcnt_1/SR
  Location pin: SLICE_X18Y10.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a_0 = PERIOD TIMEGRP "clock3a_0" TS_ov7670_pclk1 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1013 paths analyzed, 386 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.223ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_4 (SLICE_X14Y45.G2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.562ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X23Y46.G4      net (fanout=2)        1.665   inst_ov7670capt1/latched_vsync
    SLICE_X23Y46.Y       Tilo                  0.704   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_mux0001<0>1100
    SLICE_X14Y45.G2      net (fanout=19)       1.649   inst_ov7670capt1/N01
    SLICE_X14Y45.CLK     Tgck                  0.892   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<14>1
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (2.248ns logic, 3.314ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_3 (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          41.667ns
  Data Path Delay:      8.903ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_3 to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.XQ      Tcko                  0.592   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    SLICE_X37Y43.G3      net (fanout=22)       2.038   inst_ov7670capt1/address<3>
    SLICE_X37Y43.Y       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>120
                                                       inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.F4      net (fanout=1)        0.958   inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>121
                                                       inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.G2      net (fanout=1)        0.662   inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.Y       Tilo                  0.704   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_mux0001<0>1100
    SLICE_X14Y45.G2      net (fanout=19)       1.649   inst_ov7670capt1/N01
    SLICE_X14Y45.CLK     Tgck                  0.892   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<14>1
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      8.903ns (3.596ns logic, 5.307ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_0 (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          41.667ns
  Data Path Delay:      8.706ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_0 to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.YQ      Tcko                  0.587   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_0
    SLICE_X37Y43.G1      net (fanout=22)       1.846   inst_ov7670capt1/address<0>
    SLICE_X37Y43.Y       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>120
                                                       inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.F4      net (fanout=1)        0.958   inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>121
                                                       inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.G2      net (fanout=1)        0.662   inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.Y       Tilo                  0.704   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_mux0001<0>1100
    SLICE_X14Y45.G2      net (fanout=19)       1.649   inst_ov7670capt1/N01
    SLICE_X14Y45.CLK     Tgck                  0.892   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<14>1
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      8.706ns (3.591ns logic, 5.115ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_0 (SLICE_X15Y42.G3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_0 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.378ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X23Y46.G4      net (fanout=2)        1.665   inst_ov7670capt1/latched_vsync
    SLICE_X23Y46.Y       Tilo                  0.704   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_mux0001<0>1100
    SLICE_X15Y42.G3      net (fanout=19)       1.520   inst_ov7670capt1/N01
    SLICE_X15Y42.CLK     Tgck                  0.837   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_mux0001<18>1
                                                       inst_ov7670capt1/address_0
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (2.193ns logic, 3.185ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_3 (FF)
  Destination:          inst_ov7670capt1/address_0 (FF)
  Requirement:          41.667ns
  Data Path Delay:      8.719ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_3 to inst_ov7670capt1/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.XQ      Tcko                  0.592   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    SLICE_X37Y43.G3      net (fanout=22)       2.038   inst_ov7670capt1/address<3>
    SLICE_X37Y43.Y       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>120
                                                       inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.F4      net (fanout=1)        0.958   inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>121
                                                       inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.G2      net (fanout=1)        0.662   inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.Y       Tilo                  0.704   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_mux0001<0>1100
    SLICE_X15Y42.G3      net (fanout=19)       1.520   inst_ov7670capt1/N01
    SLICE_X15Y42.CLK     Tgck                  0.837   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_mux0001<18>1
                                                       inst_ov7670capt1/address_0
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (3.541ns logic, 5.178ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_0 (FF)
  Destination:          inst_ov7670capt1/address_0 (FF)
  Requirement:          41.667ns
  Data Path Delay:      8.522ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_0 to inst_ov7670capt1/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.YQ      Tcko                  0.587   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_0
    SLICE_X37Y43.G1      net (fanout=22)       1.846   inst_ov7670capt1/address<0>
    SLICE_X37Y43.Y       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>120
                                                       inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.F4      net (fanout=1)        0.958   inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>121
                                                       inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.G2      net (fanout=1)        0.662   inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.Y       Tilo                  0.704   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_mux0001<0>1100
    SLICE_X15Y42.G3      net (fanout=19)       1.520   inst_ov7670capt1/N01
    SLICE_X15Y42.CLK     Tgck                  0.837   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_mux0001<18>1
                                                       inst_ov7670capt1/address_0
    -------------------------------------------------  ---------------------------
    Total                                      8.522ns (3.536ns logic, 4.986ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_1 (SLICE_X15Y42.F3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X23Y46.G4      net (fanout=2)        1.665   inst_ov7670capt1/latched_vsync
    SLICE_X23Y46.Y       Tilo                  0.704   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_mux0001<0>1100
    SLICE_X15Y42.F3      net (fanout=19)       1.486   inst_ov7670capt1/N01
    SLICE_X15Y42.CLK     Tfck                  0.837   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_mux0001<17>1
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (2.193ns logic, 3.151ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_3 (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      8.685ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_3 to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.XQ      Tcko                  0.592   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    SLICE_X37Y43.G3      net (fanout=22)       2.038   inst_ov7670capt1/address<3>
    SLICE_X37Y43.Y       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>120
                                                       inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.F4      net (fanout=1)        0.958   inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>121
                                                       inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.G2      net (fanout=1)        0.662   inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.Y       Tilo                  0.704   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_mux0001<0>1100
    SLICE_X15Y42.F3      net (fanout=19)       1.486   inst_ov7670capt1/N01
    SLICE_X15Y42.CLK     Tfck                  0.837   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_mux0001<17>1
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      8.685ns (3.541ns logic, 5.144ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_0 (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      8.488ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_0 to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.YQ      Tcko                  0.587   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_0
    SLICE_X37Y43.G1      net (fanout=22)       1.846   inst_ov7670capt1/address<0>
    SLICE_X37Y43.Y       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>120
                                                       inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.F4      net (fanout=1)        0.958   inst_ov7670capt1/address_mux0001<0>120
    SLICE_X27Y44.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>121
                                                       inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.G2      net (fanout=1)        0.662   inst_ov7670capt1/address_mux0001<0>121
    SLICE_X23Y46.Y       Tilo                  0.704   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_mux0001<0>1100
    SLICE_X15Y42.F3      net (fanout=19)       1.486   inst_ov7670capt1/N01
    SLICE_X15Y42.CLK     Tfck                  0.837   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_mux0001<17>1
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      8.488ns (3.536ns logic, 4.952ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a_0 = PERIOD TIMEGRP "clock3a_0" TS_ov7670_pclk1 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_8 (SLICE_X40Y46.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_ov7670capt1/d_latch_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_ov7670capt1/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_0
    SLICE_X40Y46.F4      net (fanout=1)        0.291   inst_ov7670capt1/d_latch<0>
    SLICE_X40Y46.CLK     Tckf        (-Th)    -0.560   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_mux0001<8>1
                                                       inst_ov7670capt1/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (1.082ns logic, 0.291ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y6.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_2 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.544ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.135 - 0.080)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_2 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.YQ      Tcko                  0.522   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_2
    RAMB16_X0Y6.ADDRA2   net (fanout=22)       1.153   inst_ov7670capt1/address<2>
    RAMB16_X0Y6.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.391ns logic, 1.153ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y6.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.548ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.135 - 0.082)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.XQ      Tcko                  0.474   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    RAMB16_X0Y6.ADDRA7   net (fanout=22)       1.205   inst_ov7670capt1/address<7>
    RAMB16_X0Y6.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.548ns (0.343ns logic, 1.205ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a_0 = PERIOD TIMEGRP "clock3a_0" TS_ov7670_pclk1 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<9>/SR
  Logical resource: inst_ov7670capt1/address_9/SR
  Location pin: SLICE_X23Y46.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<9>/SR
  Logical resource: inst_ov7670capt1/address_9/SR
  Location pin: SLICE_X23Y46.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X14Y48.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.107ns|      2.566ns|            0|            0|         5977|         1619|
| TS_clk251                     |     40.000ns|     10.262ns|          N/A|            0|            0|         1619|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|     11.223ns|            0|            0|         1354|         1013|
| TS_clock3a_0                  |     41.667ns|     11.223ns|          N/A|            0|            0|         1013|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |   10.262|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   10.944|    5.612|         |   12.151|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9978 paths, 0 nets, and 3361 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   1.739ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 11 00:32:40 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



