

================================================================
== Vitis HLS Report for 'A_IO_L3_in'
================================================================
* Date:           Sat Oct 15 10:48:47 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  5.130 us|  5.130 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       38|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       15|      101|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_82_p2               |         +|   0|  0|  18|          11|           1|
    |ap_condition_96                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_fu_76_p2              |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          26|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten59_load  |   9|          2|   11|         22|
    |fifo_A_A_IO_L2_in_072_blk_n             |   9|          2|    1|          2|
    |fifo_A_A_IO_L3_in_serialize69_blk_n     |   9|          2|    1|          2|
    |indvar_flatten59_fu_50                  |   9|          2|   11|         22|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   27|         54|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten59_fu_50   |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+-------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|start_full_n                           |   in|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|start_out                              |  out|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|start_write                            |  out|    1|  ap_ctrl_hs|                     A_IO_L3_in|  return value|
|fifo_A_A_IO_L3_in_serialize69_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L3_in_serialize69|       pointer|
|fifo_A_A_IO_L3_in_serialize69_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L3_in_serialize69|       pointer|
|fifo_A_A_IO_L3_in_serialize69_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L3_in_serialize69|       pointer|
|fifo_A_A_IO_L2_in_072_din              |  out|  512|     ap_fifo|          fifo_A_A_IO_L2_in_072|       pointer|
|fifo_A_A_IO_L2_in_072_full_n           |   in|    1|     ap_fifo|          fifo_A_A_IO_L2_in_072|       pointer|
|fifo_A_A_IO_L2_in_072_write            |  out|    1|     ap_fifo|          fifo_A_A_IO_L2_in_072|       pointer|
+---------------------------------------+-----+-----+------------+-------------------------------+--------------+

