Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Downloads/Lab1/lab1_TB_isim_beh.exe -prj C:/Users/152/Downloads/Lab1/lab1_TB_beh.prj work.lab1_TB work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Downloads/Lab1/lab1_priority_encoder.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/Lab1/lab1_round.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/Lab1/lab1_middleman.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/Lab1/lab1_2comp-SM_encoder.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/Lab1/lab1.v" into library work
Analyzing Verilog file "C:/Users/152/Downloads/Lab1/lab1_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module lab1_2comp_SM_encoder
Compiling module lab1_priority_encoder
Compiling module lab1_middleman
Compiling module lab1_round
Compiling module lab1
Compiling module lab1_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/152/Downloads/Lab1/lab1_TB_isim_beh.exe
Fuse Memory Usage: 28660 KB
Fuse CPU Usage: 623 ms
