#define STATION_CACHE_BASE_ADDR_0 0x00a00000
#define STATION_CACHE_BASE_ADDR_1 0x00b00000
#define STATION_CACHE_BASE_ADDR_2 0x00c00000
#define STATION_CACHE_BASE_ADDR_3 0x00d00000
#define STATION_CACHE_DBG_VLDRAM_OFFSET 0x00000000
#define STATION_CACHE_DBG_VLDRAM_ADDR_0 0x00a00000
#define STATION_CACHE_DBG_VLDRAM_ADDR_1 0x00b00000
#define STATION_CACHE_DBG_VLDRAM_ADDR_2 0x00c00000
#define STATION_CACHE_DBG_VLDRAM_ADDR_3 0x00d00000
#define STATION_CACHE_DBG_DIRTYRAM_OFFSET 0x00020000
#define STATION_CACHE_DBG_DIRTYRAM_ADDR_0 0x00a20000
#define STATION_CACHE_DBG_DIRTYRAM_ADDR_1 0x00b20000
#define STATION_CACHE_DBG_DIRTYRAM_ADDR_2 0x00c20000
#define STATION_CACHE_DBG_DIRTYRAM_ADDR_3 0x00d20000
#define STATION_CACHE_DBG_TAGRAM_OFFSET 0x00040000
#define STATION_CACHE_DBG_TAGRAM_ADDR_0 0x00a40000
#define STATION_CACHE_DBG_TAGRAM_ADDR_1 0x00b40000
#define STATION_CACHE_DBG_TAGRAM_ADDR_2 0x00c40000
#define STATION_CACHE_DBG_TAGRAM_ADDR_3 0x00d40000
#define STATION_CACHE_DBG_DATARAM_OFFSET 0x00060000
#define STATION_CACHE_DBG_DATARAM_ADDR_0 0x00a60000
#define STATION_CACHE_DBG_DATARAM_ADDR_1 0x00b60000
#define STATION_CACHE_DBG_DATARAM_ADDR_2 0x00c60000
#define STATION_CACHE_DBG_DATARAM_ADDR_3 0x00d60000
#define STATION_CACHE_DBG_LRURAM_OFFSET 0x00080000
#define STATION_CACHE_DBG_LRURAM_ADDR_0 0x00a80000
#define STATION_CACHE_DBG_LRURAM_ADDR_1 0x00b80000
#define STATION_CACHE_DBG_LRURAM_ADDR_2 0x00c80000
#define STATION_CACHE_DBG_LRURAM_ADDR_3 0x00d80000
#define STATION_CACHE_DBG_HPM_OFFSET 0x000a0000
#define STATION_CACHE_DBG_HPM_ADDR_0 0x00aa0000
#define STATION_CACHE_DBG_HPM_ADDR_1 0x00ba0000
#define STATION_CACHE_DBG_HPM_ADDR_2 0x00ca0000
#define STATION_CACHE_DBG_HPM_ADDR_3 0x00da0000
#define STATION_CACHE_S2B_CTRL_REG_OFFSET 0x000c0000
#define STATION_CACHE_S2B_CTRL_REG_ADDR_0 0x00ac0000
#define STATION_CACHE_S2B_CTRL_REG_ADDR_1 0x00bc0000
#define STATION_CACHE_S2B_CTRL_REG_ADDR_2 0x00cc0000
#define STATION_CACHE_S2B_CTRL_REG_ADDR_3 0x00dc0000
#define STATION_CACHE_S2B_RSTN_OFFSET 0x000c0008
#define STATION_CACHE_S2B_RSTN_ADDR_0 0x00ac0008
#define STATION_CACHE_S2B_RSTN_ADDR_1 0x00bc0008
#define STATION_CACHE_S2B_RSTN_ADDR_2 0x00cc0008
#define STATION_CACHE_S2B_RSTN_ADDR_3 0x00dc0008
#define STATION_CACHE_S2ICG_CLK_EN_OFFSET 0x000c0010
#define STATION_CACHE_S2ICG_CLK_EN_ADDR_0 0x00ac0010
#define STATION_CACHE_S2ICG_CLK_EN_ADDR_1 0x00bc0010
#define STATION_CACHE_S2ICG_CLK_EN_ADDR_2 0x00cc0010
#define STATION_CACHE_S2ICG_CLK_EN_ADDR_3 0x00dc0010
#define STATION_CACHE_S2B_ICG_DISABLE_OFFSET 0x000c0018
#define STATION_CACHE_S2B_ICG_DISABLE_ADDR_0 0x00ac0018
#define STATION_CACHE_S2B_ICG_DISABLE_ADDR_1 0x00bc0018
#define STATION_CACHE_S2B_ICG_DISABLE_ADDR_2 0x00cc0018
#define STATION_CACHE_S2B_ICG_DISABLE_ADDR_3 0x00dc0018
