<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="digital_watch_n2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_division.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk_division.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="clk_division.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clk_division.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_division_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_unit_n2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control_unit_n2.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="control_unit_n2.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control_unit_n2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="conversor_bin_to_hex.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="conversor_bin_to_hex.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="conversor_bin_to_hex.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="conversor_bin_to_hex.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="conversor_bin_to_hex_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="data_flow_n2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="data_flow_n2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="data_flow_n2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="data_flow_n2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_flow_n2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_flow_n2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="data_flow_n2.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="data_flow_n2.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="data_flow_n2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_flow_n2_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_flow_n2_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_flow_n2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_flow_n2_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_flow_n2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_flow_n2_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="digital_system_n2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="digital_system_n2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="digital_system_n2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="digital_system_n2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="digital_system_n2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="digital_system_n2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="digital_system_n2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="digital_system_n2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="digital_system_n2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="digital_system_n2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="digital_system_n2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="digital_system_n2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="digital_system_n2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="digital_system_n2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="digital_system_n2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="digital_system_n2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="digital_system_n2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="digital_system_n2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="digital_system_n2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="digital_system_n2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="digital_system_n2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="digital_system_n2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="digital_system_n2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="digital_system_n2_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="digital_system_n2_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="digital_system_n2_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="digital_system_n2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="digital_system_n2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="digital_system_n2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="digital_system_n2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="digital_system_n2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="digital_system_n2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="digital_system_n2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="digital_system_n2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="digital_system_n2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="digital_system_n2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="digital_system_n2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="digital_system_n2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="digital_system_n2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="digital_system_n2_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="digital_system_n2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="digital_system_n2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display_changer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="display_changer.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="display_changer.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="display_changer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bits_regs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bits_regs.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="four_bits_regs.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="four_bits_regs.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="regs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="regs.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timer_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="timer_controller.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="timer_controller.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="timer_controller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="timer_controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_bits_regs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="two_bits_regs.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="two_bits_regs.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="two_bits_regs.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1636505474" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1636505474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636871312" xil_pn:in_ck="-8470550085944032043" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1636871311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_division.vhd"/>
      <outfile xil_pn:name="control_unit_n2.vhd"/>
      <outfile xil_pn:name="conversor_bin_to_hex.vhd"/>
      <outfile xil_pn:name="data_flow_n2.vhd"/>
      <outfile xil_pn:name="data_flow_n2_TB.vhd"/>
      <outfile xil_pn:name="digital_system_n2.vhd"/>
      <outfile xil_pn:name="digital_system_n2_TB.vhd"/>
      <outfile xil_pn:name="display_changer.vhd"/>
      <outfile xil_pn:name="regs.vhd"/>
      <outfile xil_pn:name="timer_controller.vhd"/>
      <outfile xil_pn:name="two_bits_regs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1636870184" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2008889731107955980" xil_pn:start_ts="1636870184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636870184" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8589792308414783986" xil_pn:start_ts="1636870184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636846374" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6752414192848876943" xil_pn:start_ts="1636846374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636871312" xil_pn:in_ck="-8470550085944032043" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1636871312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_division.vhd"/>
      <outfile xil_pn:name="control_unit_n2.vhd"/>
      <outfile xil_pn:name="conversor_bin_to_hex.vhd"/>
      <outfile xil_pn:name="data_flow_n2.vhd"/>
      <outfile xil_pn:name="data_flow_n2_TB.vhd"/>
      <outfile xil_pn:name="digital_system_n2.vhd"/>
      <outfile xil_pn:name="digital_system_n2_TB.vhd"/>
      <outfile xil_pn:name="display_changer.vhd"/>
      <outfile xil_pn:name="regs.vhd"/>
      <outfile xil_pn:name="timer_controller.vhd"/>
      <outfile xil_pn:name="two_bits_regs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1636871325" xil_pn:in_ck="-8470550085944032043" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3864751756662230138" xil_pn:start_ts="1636871312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="digital_system_n2_TB_beh.prj"/>
      <outfile xil_pn:name="digital_system_n2_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1636871326" xil_pn:in_ck="-2489711602044186855" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-123093713740271737" xil_pn:start_ts="1636871325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="digital_system_n2_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1636428220" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1636428220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636740029" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5981520239610685958" xil_pn:start_ts="1636740029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636740029" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6752414192848876943" xil_pn:start_ts="1636740029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636428220" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1636428220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636740029" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7699035028957803260" xil_pn:start_ts="1636740029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636428220" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1636428220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636740029" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3029732743029741401" xil_pn:start_ts="1636740029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636864628" xil_pn:in_ck="-227760817811257734" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5542680231644056236" xil_pn:start_ts="1636864609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="data_flow_n2.ngr"/>
      <outfile xil_pn:name="digital_system_n2.lso"/>
      <outfile xil_pn:name="digital_system_n2.ngc"/>
      <outfile xil_pn:name="digital_system_n2.ngr"/>
      <outfile xil_pn:name="digital_system_n2.prj"/>
      <outfile xil_pn:name="digital_system_n2.stx"/>
      <outfile xil_pn:name="digital_system_n2.syr"/>
      <outfile xil_pn:name="digital_system_n2.xst"/>
      <outfile xil_pn:name="digital_system_n2_vhdl.prj"/>
      <outfile xil_pn:name="digital_system_n2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1636756775" xil_pn:in_ck="5994788903226984749" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6915693860515405639" xil_pn:start_ts="1636756775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636841862" xil_pn:in_ck="6116520742268791210" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6765777554303446276" xil_pn:start_ts="1636841848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="digital_system_n2.bld"/>
      <outfile xil_pn:name="digital_system_n2.ngd"/>
      <outfile xil_pn:name="digital_system_n2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1636841871" xil_pn:in_ck="8555420783839868437" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1636841862">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="digital_system_n2.pcf"/>
      <outfile xil_pn:name="digital_system_n2_map.map"/>
      <outfile xil_pn:name="digital_system_n2_map.mrp"/>
      <outfile xil_pn:name="digital_system_n2_map.ncd"/>
      <outfile xil_pn:name="digital_system_n2_map.ngm"/>
      <outfile xil_pn:name="digital_system_n2_map.xrpt"/>
      <outfile xil_pn:name="digital_system_n2_summary.xml"/>
      <outfile xil_pn:name="digital_system_n2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1636841903" xil_pn:in_ck="4779918334434907342" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1636841871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="digital_system_n2.ncd"/>
      <outfile xil_pn:name="digital_system_n2.pad"/>
      <outfile xil_pn:name="digital_system_n2.par"/>
      <outfile xil_pn:name="digital_system_n2.ptwx"/>
      <outfile xil_pn:name="digital_system_n2.unroutes"/>
      <outfile xil_pn:name="digital_system_n2.xpi"/>
      <outfile xil_pn:name="digital_system_n2_pad.csv"/>
      <outfile xil_pn:name="digital_system_n2_pad.txt"/>
      <outfile xil_pn:name="digital_system_n2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1636756955" xil_pn:in_ck="5994788903226977124" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1636756943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="digital_system_n2.bgn"/>
      <outfile xil_pn:name="digital_system_n2.bit"/>
      <outfile xil_pn:name="digital_system_n2.drc"/>
      <outfile xil_pn:name="digital_system_n2.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1636841903" xil_pn:in_ck="575371328277609233" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1636841897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="digital_system_n2.twr"/>
      <outfile xil_pn:name="digital_system_n2.twx"/>
    </transform>
  </transforms>

</generated_project>
