// Seed: 1596938707
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  wire id_4;
  ;
  assign id_1 = id_3;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    input  tri0 id_2,
    input  wor  id_3,
    output wand id_4
);
  wire id_6;
  buf primCall (id_1, id_6);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
