Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 19:55:04 2025
| Host         : Prestige14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |             127 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                 Enable Signal                                 |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                    |                                                                               |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                            | bd_0_i/hls_inst/inst/out_r_Rst_A                                              |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                    |                                                                               |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone                              | bd_0_i/hls_inst/inst/out_r_Rst_A                                              |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0 | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_1 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                    | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0                         |                1 |              5 |         5.00 |
|  ap_clk      |                                                                               |                                                                               |                5 |              7 |         1.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0 |                                                                               |                4 |             15 |         3.75 |
|  ap_clk      |                                                                               | bd_0_i/hls_inst/inst/out_r_Rst_A                                              |                6 |             18 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_r_EN_A                                               | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/SR[0]                     |                4 |             32 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone                              |                                                                               |               19 |            116 |         6.11 |
+--------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


