

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Mon Nov  9 17:20:36 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       Array_p
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.466|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2703|  2703|  2703|  2703|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   779|   779|        15|          3|          1|   256|    yes   |
        |- Loop 2  |  1920|  1920|         5|          4|          1|   480|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15
  * Pipeline-1: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 3, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  Pipeline-1 : II = 4, D = 5, States = { 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 18 
18 --> 23 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 18 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Real_3), !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Real_2), !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Real_1), !map !19"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Real_0), !map !25"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Imag_3), !map !31"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Imag_2), !map !35"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Imag_1), !map !39"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Imag_0), !map !43"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:9]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x float]* %Real_0, [256 x float]* %Real_1, [256 x float]* %Real_2, [256 x float]* %Real_3, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [FFT_test_3/Reorder_FFT.cpp:14]   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x float]* %Imag_0, [256 x float]* %Imag_1, [256 x float]* %Imag_2, [256 x float]* %Imag_3, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [FFT_test_3/Reorder_FFT.cpp:15]   --->   Operation 35 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ 0, %meminst35.preheader ], [ %c, %hls_label_0 ]"   --->   Operation 37 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 38 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %hls_label_0" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %c_0, i32 2, i32 10)" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i9 %lshr_ln to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 42 'zext' 'zext_ln48' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%Real_0_addr = getelementptr [256 x float]* %Real_0, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 43 'getelementptr' 'Real_0_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 44 'load' 'RE_vec_128_a' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%Real_2_addr = getelementptr [256 x float]* %Real_2, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 45 'getelementptr' 'Real_2_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_2_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 46 'load' 'RE_vec_128_b' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%Real_1_addr = getelementptr [256 x float]* %Real_1, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 47 'getelementptr' 'Real_1_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%Real_1_load = load volatile float* %Real_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 48 'load' 'Real_1_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%Imag_1_addr = getelementptr [256 x float]* %Imag_1, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 49 'getelementptr' 'Imag_1_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%Imag_1_load = load volatile float* %Imag_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 50 'load' 'Imag_1_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%Real_3_addr = getelementptr [256 x float]* %Real_3, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 51 'getelementptr' 'Real_3_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%Real_3_load = load volatile float* %Real_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 52 'load' 'Real_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%Imag_3_addr = getelementptr [256 x float]* %Imag_3, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 53 'getelementptr' 'Imag_3_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%Imag_3_load = load volatile float* %Imag_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 54 'load' 'Imag_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%Imag_0_addr = getelementptr [256 x float]* %Imag_0, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 55 'getelementptr' 'Imag_0_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 56 'load' 'IM_vec_128_a' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%Imag_2_addr = getelementptr [256 x float]* %Imag_2, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 57 'getelementptr' 'Imag_2_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_2_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 58 'load' 'IM_vec_128_b' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %c_0, i32 2, i32 9)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 59 'partselect' 'lshr_ln1' <Predicate = (!tmp_8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 60 'load' 'RE_vec_128_a' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_2_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 61 'load' 'RE_vec_128_b' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%Real_1_load = load volatile float* %Real_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 62 'load' 'Real_1_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%Imag_1_load = load volatile float* %Imag_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 63 'load' 'Imag_1_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%Real_3_load = load volatile float* %Real_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 64 'load' 'Real_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%Imag_3_load = load volatile float* %Imag_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 65 'load' 'Imag_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 66 'load' 'IM_vec_128_a' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 67 [1/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_2_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 67 'load' 'IM_vec_128_b' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%Imag_1_load_1 = load volatile float* %Imag_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 68 'load' 'Imag_1_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%Real_1_load_1 = load volatile float* %Real_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 69 'load' 'Real_1_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%Imag_3_load_1 = load volatile float* %Imag_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 70 'load' 'Imag_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%Real_3_load_1 = load volatile float* %Real_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 71 'load' 'Real_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 8.24>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%Imag_1_load_1 = load volatile float* %Imag_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 72 'load' 'Imag_1_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%Real_1_load_1 = load volatile float* %Real_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 73 'load' 'Real_1_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%Imag_3_load_1 = load volatile float* %Imag_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 74 'load' 'Imag_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%Real_3_load_1 = load volatile float* %Real_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 75 'load' 'Real_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 76 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 76 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 77 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 78 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast float %RE_vec_128_b to i32" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 79 'bitcast' 'bitcast_ln75' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.99ns)   --->   "%xor_ln75 = xor i32 %bitcast_ln75, -2147483648" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 80 'xor' 'xor_ln75' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %xor_ln75 to float" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 81 'bitcast' 'bitcast_ln75_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 82 [5/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 82 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast float %Imag_3_load to i32" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 83 'bitcast' 'bitcast_ln76' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.99ns)   --->   "%xor_ln76 = xor i32 %bitcast_ln76, -2147483648" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 84 'xor' 'xor_ln76' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %xor_ln76 to float" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 85 'bitcast' 'bitcast_ln76_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 86 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 86 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast float %IM_vec_128_b to i32" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 87 'bitcast' 'bitcast_ln81' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.99ns)   --->   "%xor_ln81 = xor i32 %bitcast_ln81, -2147483648" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 88 'xor' 'xor_ln81' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %xor_ln81 to float" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 89 'bitcast' 'bitcast_ln81_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 90 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 90 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.63ns)   --->   "%c = add i11 %c_0, 4" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 91 'add' 'c' <Predicate = (!tmp_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.24>
ST_5 : Operation 92 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 92 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 93 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 94 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 95 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [4/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 96 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 97 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 98 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln82 = bitcast float %Real_3_load_1 to i32" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 99 'bitcast' 'bitcast_ln82' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.99ns)   --->   "%xor_ln82 = xor i32 %bitcast_ln82, -2147483648" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 100 'xor' 'xor_ln82' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln82_1 = bitcast i32 %xor_ln82 to float" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 101 'bitcast' 'bitcast_ln82_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 102 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 102 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 103 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 103 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 104 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 105 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 106 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [3/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 107 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 108 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 109 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 110 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 111 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 111 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 112 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 113 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 114 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 115 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 116 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 117 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 118 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 119 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 119 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 120 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 121 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 122 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 123 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 124 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 125 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 126 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.24>
ST_9 : Operation 127 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 127 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 128 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [5/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 129 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 130 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast float %tmp_3 to i32" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 131 'bitcast' 'bitcast_ln77' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.99ns)   --->   "%xor_ln77 = xor i32 %bitcast_ln77, -2147483648" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 132 'xor' 'xor_ln77' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln77_1 = bitcast i32 %xor_ln77 to float" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 133 'bitcast' 'bitcast_ln77_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_9 : Operation 134 [5/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 134 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln77_2 = bitcast float %tmp_3_1 to i32" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 135 'bitcast' 'bitcast_ln77_2' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.99ns)   --->   "%xor_ln77_1 = xor i32 %bitcast_ln77_2, -2147483648" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 136 'xor' 'xor_ln77_1' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln77_3 = bitcast i32 %xor_ln77_1 to float" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 137 'bitcast' 'bitcast_ln77_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_9 : Operation 138 [5/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 138 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 139 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 139 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [4/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 140 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [4/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 141 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [4/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 142 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.24>
ST_11 : Operation 143 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 143 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 144 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [3/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 145 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast float %tmp_9_1 to i32" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 146 'bitcast' 'bitcast_ln83' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.99ns)   --->   "%xor_ln83 = xor i32 %bitcast_ln83, -2147483648" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 147 'xor' 'xor_ln83' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln83_1 = bitcast i32 %xor_ln83 to float" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 148 'bitcast' 'bitcast_ln83_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 149 [5/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 149 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [3/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 150 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln83_2 = bitcast float %tmp_9 to i32" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 151 'bitcast' 'bitcast_ln83_2' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.99ns)   --->   "%xor_ln83_1 = xor i32 %bitcast_ln83_2, -2147483648" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 152 'xor' 'xor_ln83_1' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln83_3 = bitcast i32 %xor_ln83_1 to float" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 153 'bitcast' 'bitcast_ln83_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 154 [5/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 154 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [3/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 155 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [5/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 156 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 157 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 157 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 158 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [2/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 159 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [4/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 160 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [2/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 161 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [4/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 162 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [2/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 163 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [4/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 164 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 165 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 165 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 166 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 167 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [3/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 168 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 169 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [3/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 170 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 171 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [3/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 172 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 173 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 173 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [2/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 174 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [2/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 175 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [2/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 176 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 177 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 177 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 178 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 179 [1/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 179 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %lshr_ln1 to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 180 'zext' 'zext_ln85' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_15 : Operation 181 [1/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 181 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%Real_2_addr_1 = getelementptr [256 x float]* %Real_2, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 182 'getelementptr' 'Real_2_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_2, float* %Real_2_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 183 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 184 [1/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 184 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 185 'specregionbegin' 'tmp' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 186 'specpipeline' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (3.25ns)   --->   "store volatile float %tmp_4, float* %Imag_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 187 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%Real_1_addr_1 = getelementptr [256 x float]* %Real_1, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 188 'getelementptr' 'Real_1_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_1, float* %Real_1_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 189 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%Imag_1_addr_1 = getelementptr [256 x float]* %Imag_1, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 190 'getelementptr' 'Imag_1_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_1, float* %Imag_1_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 191 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%Imag_2_addr_1 = getelementptr [256 x float]* %Imag_2, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 192 'getelementptr' 'Imag_2_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_2, float* %Imag_2_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 193 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%Real_3_addr_1 = getelementptr [256 x float]* %Real_3, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 194 'getelementptr' 'Real_3_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_3, float* %Real_3_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 195 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%Imag_3_addr_1 = getelementptr [256 x float]* %Imag_3, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 196 'getelementptr' 'Imag_3_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_3, float* %Imag_3_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 197 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 198 'specregionend' 'empty_12' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 199 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 1.76>
ST_17 : Operation 200 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 200 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 3> <Delay = 3.25>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %hls_label_2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 201 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (1.66ns)   --->   "%icmp_ln92 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 202 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 203 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 204 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %4, label %hls_label_2_begin" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 206 'zext' 'zext_ln97' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln97" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 207 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 208 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 208 'load' 'indexI' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln97" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 209 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 210 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 210 'load' 'indexJ' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>

State 19 <SV = 4> <Delay = 6.50>
ST_19 : Operation 211 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 211 'load' 'indexI' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_19 : Operation 212 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 212 'load' 'indexJ' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i10 %indexI to i2" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 213 'trunc' 'trunc_ln100' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %indexI, i32 2, i32 9)" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 214 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i8 %lshr_ln2 to i64" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 215 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%Real_0_addr_1 = getelementptr [256 x float]* %Real_0, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 216 'getelementptr' 'Real_0_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%Real_1_addr_2 = getelementptr [256 x float]* %Real_1, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 217 'getelementptr' 'Real_1_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%Real_2_addr_2 = getelementptr [256 x float]* %Real_2, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 218 'getelementptr' 'Real_2_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%Real_3_addr_2 = getelementptr [256 x float]* %Real_3, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 219 'getelementptr' 'Real_3_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 220 [2/2] (3.25ns)   --->   "%Real_0_load = load float* %Real_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 220 'load' 'Real_0_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 221 [2/2] (3.25ns)   --->   "%Real_1_load_2 = load float* %Real_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 221 'load' 'Real_1_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 222 [2/2] (3.25ns)   --->   "%Real_2_load = load float* %Real_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 222 'load' 'Real_2_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 223 [2/2] (3.25ns)   --->   "%Real_3_load_2 = load float* %Real_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 223 'load' 'Real_3_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%Imag_0_addr_1 = getelementptr [256 x float]* %Imag_0, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 224 'getelementptr' 'Imag_0_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%Imag_1_addr_2 = getelementptr [256 x float]* %Imag_1, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 225 'getelementptr' 'Imag_1_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%Imag_2_addr_2 = getelementptr [256 x float]* %Imag_2, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 226 'getelementptr' 'Imag_2_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%Imag_3_addr_2 = getelementptr [256 x float]* %Imag_3, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 227 'getelementptr' 'Imag_3_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 228 [2/2] (3.25ns)   --->   "%Imag_0_load = load float* %Imag_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 228 'load' 'Imag_0_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 229 [2/2] (3.25ns)   --->   "%Imag_1_load_2 = load float* %Imag_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 229 'load' 'Imag_1_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 230 [2/2] (3.25ns)   --->   "%Imag_2_load = load float* %Imag_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 230 'load' 'Imag_2_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 231 [2/2] (3.25ns)   --->   "%Imag_3_load_2 = load float* %Imag_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 231 'load' 'Imag_3_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i10 %indexJ to i2" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 232 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %indexJ, i32 2, i32 9)" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 233 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln102, label %branch790 [
    i2 0, label %branch487
    i2 1, label %branch588
    i2 -2, label %branch689
  ]" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 234 'switch' <Predicate = (!icmp_ln92)> <Delay = 1.30>
ST_19 : Operation 235 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln102, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 235 'switch' <Predicate = (!icmp_ln92)> <Delay = 1.30>

State 20 <SV = 5> <Delay = 5.21>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %trunc_ln100 to i32" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 236 'zext' 'zext_ln100' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 237 [1/2] (3.25ns)   --->   "%Real_0_load = load float* %Real_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 237 'load' 'Real_0_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 238 [1/2] (3.25ns)   --->   "%Real_1_load_2 = load float* %Real_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 238 'load' 'Real_1_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 239 [1/2] (3.25ns)   --->   "%Real_2_load = load float* %Real_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 239 'load' 'Real_2_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 240 [1/2] (3.25ns)   --->   "%Real_3_load_2 = load float* %Real_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 240 'load' 'Real_3_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 241 [1/1] (1.95ns)   --->   "%tempr = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Real_0_load, float %Real_1_load_2, float %Real_2_load, float %Real_3_load_2, i32 %zext_ln100)" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 241 'mux' 'tempr' <Predicate = (!icmp_ln92)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [1/2] (3.25ns)   --->   "%Imag_0_load = load float* %Imag_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 242 'load' 'Imag_0_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 243 [1/2] (3.25ns)   --->   "%Imag_1_load_2 = load float* %Imag_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 243 'load' 'Imag_1_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 244 [1/2] (3.25ns)   --->   "%Imag_2_load = load float* %Imag_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 244 'load' 'Imag_2_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 245 [1/2] (3.25ns)   --->   "%Imag_3_load_2 = load float* %Imag_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 245 'load' 'Imag_3_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 246 [1/1] (1.95ns)   --->   "%tempi = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Imag_0_load, float %Imag_1_load_2, float %Imag_2_load, float %Imag_3_load_2, i32 %zext_ln100)" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 246 'mux' 'tempi' <Predicate = (!icmp_ln92)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i8 %lshr_ln3 to i64" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 247 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%Real_0_addr_2 = getelementptr [256 x float]* %Real_0, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 248 'getelementptr' 'Real_0_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%Real_1_addr_3 = getelementptr [256 x float]* %Real_1, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 249 'getelementptr' 'Real_1_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%Real_2_addr_3 = getelementptr [256 x float]* %Real_2, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 250 'getelementptr' 'Real_2_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%Real_3_addr_3 = getelementptr [256 x float]* %Real_3, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 251 'getelementptr' 'Real_3_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 252 [2/2] (3.25ns)   --->   "%Real_0_load_1 = load float* %Real_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 252 'load' 'Real_0_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 253 [2/2] (3.25ns)   --->   "%Real_1_load_3 = load float* %Real_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 253 'load' 'Real_1_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 254 [2/2] (3.25ns)   --->   "%Real_2_load_1 = load float* %Real_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 254 'load' 'Real_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 255 [2/2] (3.25ns)   --->   "%Real_3_load_3 = load float* %Real_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 255 'load' 'Real_3_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 256 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln100, label %branch378 [
    i2 0, label %branch075
    i2 1, label %branch176
    i2 -2, label %branch277
  ]" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 256 'switch' <Predicate = (!icmp_ln92)> <Delay = 1.30>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%Imag_0_addr_2 = getelementptr [256 x float]* %Imag_0, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 257 'getelementptr' 'Imag_0_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%Imag_1_addr_3 = getelementptr [256 x float]* %Imag_1, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 258 'getelementptr' 'Imag_1_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%Imag_2_addr_3 = getelementptr [256 x float]* %Imag_2, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 259 'getelementptr' 'Imag_2_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%Imag_3_addr_3 = getelementptr [256 x float]* %Imag_3, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 260 'getelementptr' 'Imag_3_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 261 [2/2] (3.25ns)   --->   "%Imag_0_load_1 = load float* %Imag_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 261 'load' 'Imag_0_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 262 [2/2] (3.25ns)   --->   "%Imag_1_load_3 = load float* %Imag_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 262 'load' 'Imag_1_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 263 [2/2] (3.25ns)   --->   "%Imag_2_load_1 = load float* %Imag_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 263 'load' 'Imag_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 264 [2/2] (3.25ns)   --->   "%Imag_3_load_3 = load float* %Imag_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 264 'load' 'Imag_3_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 265 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln100, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 265 'switch' <Predicate = (!icmp_ln92)> <Delay = 1.30>

State 21 <SV = 6> <Delay = 8.46>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 266 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 267 'specpipeline' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i2 %trunc_ln102 to i32" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 268 'zext' 'zext_ln102' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 269 [1/2] (3.25ns)   --->   "%Real_0_load_1 = load float* %Real_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 269 'load' 'Real_0_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 270 [1/2] (3.25ns)   --->   "%Real_1_load_3 = load float* %Real_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 270 'load' 'Real_1_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 271 [1/2] (3.25ns)   --->   "%Real_2_load_1 = load float* %Real_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 271 'load' 'Real_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 272 [1/2] (3.25ns)   --->   "%Real_3_load_3 = load float* %Real_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 272 'load' 'Real_3_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 273 [1/1] (1.95ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Real_0_load_1, float %Real_1_load_3, float %Real_2_load_1, float %Real_3_load_3, i32 %zext_ln102)" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 273 'mux' 'tmp_s' <Predicate = (!icmp_ln92)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 274 [1/1] (3.25ns)   --->   "store volatile float %tmp_s, float* %Real_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 274 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 275 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 2)> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (3.25ns)   --->   "store volatile float %tmp_s, float* %Real_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 276 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 277 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 1)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (3.25ns)   --->   "store volatile float %tmp_s, float* %Real_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 278 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 0)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 279 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 0)> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (3.25ns)   --->   "store volatile float %tmp_s, float* %Real_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 280 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 281 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 3)> <Delay = 0.00>
ST_21 : Operation 282 [1/2] (3.25ns)   --->   "%Imag_0_load_1 = load float* %Imag_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 282 'load' 'Imag_0_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 283 [1/2] (3.25ns)   --->   "%Imag_1_load_3 = load float* %Imag_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 283 'load' 'Imag_1_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 284 [1/2] (3.25ns)   --->   "%Imag_2_load_1 = load float* %Imag_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 284 'load' 'Imag_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 285 [1/2] (3.25ns)   --->   "%Imag_3_load_3 = load float* %Imag_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 285 'load' 'Imag_3_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 286 [1/1] (1.95ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Imag_0_load_1, float %Imag_1_load_3, float %Imag_2_load_1, float %Imag_3_load_3, i32 %zext_ln102)" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 286 'mux' 'tmp_6' <Predicate = (!icmp_ln92)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [1/1] (3.25ns)   --->   "store volatile float %tmp_6, float* %Imag_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 287 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 288 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 2)> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (3.25ns)   --->   "store volatile float %tmp_6, float* %Imag_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 289 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 290 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 1)> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (3.25ns)   --->   "store volatile float %tmp_6, float* %Imag_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 291 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 0)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 292 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 0)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (3.25ns)   --->   "store volatile float %tmp_6, float* %Imag_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 293 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 294 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 3)> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:106]   --->   Operation 295 'specregionend' 'empty_14' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 296 'br' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 22 <SV = 7> <Delay = 3.25>
ST_22 : Operation 297 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 297 'store' <Predicate = (trunc_ln102 == 2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 298 'br' <Predicate = (trunc_ln102 == 2)> <Delay = 0.00>
ST_22 : Operation 299 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 299 'store' <Predicate = (trunc_ln102 == 1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 300 'br' <Predicate = (trunc_ln102 == 1)> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 301 'store' <Predicate = (trunc_ln102 == 0)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 302 'br' <Predicate = (trunc_ln102 == 0)> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 303 'store' <Predicate = (trunc_ln102 == 3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 304 'br' <Predicate = (trunc_ln102 == 3)> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 305 'store' <Predicate = (trunc_ln102 == 2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 306 'br' <Predicate = (trunc_ln102 == 2)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 307 'store' <Predicate = (trunc_ln102 == 1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 308 'br' <Predicate = (trunc_ln102 == 1)> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 309 'store' <Predicate = (trunc_ln102 == 0)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 310 'br' <Predicate = (trunc_ln102 == 0)> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 311 'store' <Predicate = (trunc_ln102 == 3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 312 'br' <Predicate = (trunc_ln102 == 3)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:108]   --->   Operation 313 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ lut_reorder_I]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_J]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 000000000000000000000000]
specmemcore_ln14   (specmemcore      ) [ 000000000000000000000000]
specmemcore_ln15   (specmemcore      ) [ 000000000000000000000000]
br_ln42            (br               ) [ 011111111111111110000000]
c_0                (phi              ) [ 001110000000000000000000]
tmp_8              (bitselect        ) [ 001111111111111110000000]
empty              (speclooptripcount) [ 000000000000000000000000]
br_ln42            (br               ) [ 000000000000000000000000]
lshr_ln            (partselect       ) [ 000000000000000000000000]
zext_ln48          (zext             ) [ 000000000000000000000000]
Real_0_addr        (getelementptr    ) [ 001111111111111100000000]
Real_2_addr        (getelementptr    ) [ 000100000000000000000000]
Real_1_addr        (getelementptr    ) [ 000110000000000000000000]
Imag_1_addr        (getelementptr    ) [ 000110000000000000000000]
Real_3_addr        (getelementptr    ) [ 000110000000000000000000]
Imag_3_addr        (getelementptr    ) [ 000110000000000000000000]
Imag_0_addr        (getelementptr    ) [ 001111111111111110000000]
Imag_2_addr        (getelementptr    ) [ 000100000000000000000000]
lshr_ln1           (partselect       ) [ 001111111111111100000000]
RE_vec_128_a       (load             ) [ 001111111000000000000000]
RE_vec_128_b       (load             ) [ 001111111000000000000000]
Real_1_load        (load             ) [ 001111111000000000000000]
Imag_1_load        (load             ) [ 001111111000000000000000]
Real_3_load        (load             ) [ 001111111000000000000000]
Imag_3_load        (load             ) [ 000010000000000000000000]
IM_vec_128_a       (load             ) [ 001111111000000000000000]
IM_vec_128_b       (load             ) [ 001111111000000000000000]
Imag_1_load_1      (load             ) [ 001111111100000000000000]
Real_1_load_1      (load             ) [ 001111111100000000000000]
Imag_3_load_1      (load             ) [ 001111111100000000000000]
Real_3_load_1      (load             ) [ 001001000000000000000000]
bitcast_ln75       (bitcast          ) [ 000000000000000000000000]
xor_ln75           (xor              ) [ 000000000000000000000000]
bitcast_ln75_1     (bitcast          ) [ 001111111000000000000000]
bitcast_ln76       (bitcast          ) [ 000000000000000000000000]
xor_ln76           (xor              ) [ 000000000000000000000000]
bitcast_ln76_1     (bitcast          ) [ 001111111000000000000000]
bitcast_ln81       (bitcast          ) [ 000000000000000000000000]
xor_ln81           (xor              ) [ 000000000000000000000000]
bitcast_ln81_1     (bitcast          ) [ 001111111000000000000000]
c                  (add              ) [ 011111111111111110000000]
bitcast_ln82       (bitcast          ) [ 000000000000000000000000]
xor_ln82           (xor              ) [ 000000000000000000000000]
bitcast_ln82_1     (bitcast          ) [ 001110111100000000000000]
tmp_1              (fadd             ) [ 001110000111110000000000]
tmp_3              (fadd             ) [ 001110000111110000000000]
tmp_7              (fadd             ) [ 001110000111111100000000]
tmp_1_1            (fadd             ) [ 001110000111110000000000]
tmp_3_1            (fadd             ) [ 001110000111110000000000]
tmp_7_1            (fadd             ) [ 001110000111111100000000]
tmp_9              (fadd             ) [ 001110000011111100000000]
tmp_9_1            (fadd             ) [ 001110000011111100000000]
bitcast_ln77       (bitcast          ) [ 000000000000000000000000]
xor_ln77           (xor              ) [ 000000000000000000000000]
bitcast_ln77_1     (bitcast          ) [ 001110000011110000000000]
bitcast_ln77_2     (bitcast          ) [ 000000000000000000000000]
xor_ln77_1         (xor              ) [ 000000000000000000000000]
bitcast_ln77_3     (bitcast          ) [ 001110000011110000000000]
bitcast_ln83       (bitcast          ) [ 000000000000000000000000]
xor_ln83           (xor              ) [ 000000000000000000000000]
bitcast_ln83_1     (bitcast          ) [ 001110000000111100000000]
bitcast_ln83_2     (bitcast          ) [ 000000000000000000000000]
xor_ln83_1         (xor              ) [ 000000000000000000000000]
bitcast_ln83_3     (bitcast          ) [ 001110000000111100000000]
tmp_5              (fadd             ) [ 001100000000001100000000]
tmp_5_1            (fadd             ) [ 001110000000001110000000]
tmp_5_2            (fadd             ) [ 001100000000001100000000]
tmp_5_3            (fadd             ) [ 001110000000001110000000]
tmp_4              (fadd             ) [ 000010000000000010000000]
store_ln85         (store            ) [ 000000000000000000000000]
tmp_10_1           (fadd             ) [ 000010000000000010000000]
zext_ln85          (zext             ) [ 000010000000000010000000]
tmp_10_2           (fadd             ) [ 000010000000000010000000]
Real_2_addr_1      (getelementptr    ) [ 000000000000000000000000]
store_ln85         (store            ) [ 000000000000000000000000]
tmp_10_3           (fadd             ) [ 000010000000000010000000]
tmp                (specregionbegin  ) [ 000000000000000000000000]
specpipeline_ln43  (specpipeline     ) [ 000000000000000000000000]
store_ln86         (store            ) [ 000000000000000000000000]
Real_1_addr_1      (getelementptr    ) [ 000000000000000000000000]
store_ln85         (store            ) [ 000000000000000000000000]
Imag_1_addr_1      (getelementptr    ) [ 000000000000000000000000]
store_ln86         (store            ) [ 000000000000000000000000]
Imag_2_addr_1      (getelementptr    ) [ 000000000000000000000000]
store_ln86         (store            ) [ 000000000000000000000000]
Real_3_addr_1      (getelementptr    ) [ 000000000000000000000000]
store_ln85         (store            ) [ 000000000000000000000000]
Imag_3_addr_1      (getelementptr    ) [ 000000000000000000000000]
store_ln86         (store            ) [ 000000000000000000000000]
empty_12           (specregionend    ) [ 000000000000000000000000]
br_ln42            (br               ) [ 011111111111111110000000]
br_ln92            (br               ) [ 000000000000000001111110]
i_0                (phi              ) [ 000000000000000000100010]
icmp_ln92          (icmp             ) [ 000000000000000000111110]
empty_13           (speclooptripcount) [ 000000000000000000000000]
i                  (add              ) [ 000000000000000001111110]
br_ln92            (br               ) [ 000000000000000000000000]
zext_ln97          (zext             ) [ 000000000000000000000000]
lut_reorder_I_addr (getelementptr    ) [ 000000000000000000010000]
lut_reorder_J_addr (getelementptr    ) [ 000000000000000000010000]
indexI             (load             ) [ 000000000000000000000000]
indexJ             (load             ) [ 000000000000000000000000]
trunc_ln100        (trunc            ) [ 000000000000000000001100]
lshr_ln2           (partselect       ) [ 000000000000000000000000]
zext_ln100_1       (zext             ) [ 000000000000000000000000]
Real_0_addr_1      (getelementptr    ) [ 000000000000000000001100]
Real_1_addr_2      (getelementptr    ) [ 000000000000000000001100]
Real_2_addr_2      (getelementptr    ) [ 000000000000000000001100]
Real_3_addr_2      (getelementptr    ) [ 000000000000000000001100]
Imag_0_addr_1      (getelementptr    ) [ 000000000000000000001100]
Imag_1_addr_2      (getelementptr    ) [ 000000000000000000001100]
Imag_2_addr_2      (getelementptr    ) [ 000000000000000000001100]
Imag_3_addr_2      (getelementptr    ) [ 000000000000000000001100]
trunc_ln102        (trunc            ) [ 000000000000000000101110]
lshr_ln3           (partselect       ) [ 000000000000000000001000]
switch_ln104       (switch           ) [ 000000000000000000000000]
switch_ln105       (switch           ) [ 000000000000000000000000]
zext_ln100         (zext             ) [ 000000000000000000000000]
Real_0_load        (load             ) [ 000000000000000000000000]
Real_1_load_2      (load             ) [ 000000000000000000000000]
Real_2_load        (load             ) [ 000000000000000000000000]
Real_3_load_2      (load             ) [ 000000000000000000000000]
tempr              (mux              ) [ 000000000000000000100110]
Imag_0_load        (load             ) [ 000000000000000000000000]
Imag_1_load_2      (load             ) [ 000000000000000000000000]
Imag_2_load        (load             ) [ 000000000000000000000000]
Imag_3_load_2      (load             ) [ 000000000000000000000000]
tempi              (mux              ) [ 000000000000000000100110]
zext_ln102_1       (zext             ) [ 000000000000000000000000]
Real_0_addr_2      (getelementptr    ) [ 000000000000000000100110]
Real_1_addr_3      (getelementptr    ) [ 000000000000000000100110]
Real_2_addr_3      (getelementptr    ) [ 000000000000000000100110]
Real_3_addr_3      (getelementptr    ) [ 000000000000000000100110]
switch_ln102       (switch           ) [ 000000000000000000000000]
Imag_0_addr_2      (getelementptr    ) [ 000000000000000000100110]
Imag_1_addr_3      (getelementptr    ) [ 000000000000000000100110]
Imag_2_addr_3      (getelementptr    ) [ 000000000000000000100110]
Imag_3_addr_3      (getelementptr    ) [ 000000000000000000100110]
switch_ln103       (switch           ) [ 000000000000000000000000]
tmp_2              (specregionbegin  ) [ 000000000000000000000000]
specpipeline_ln94  (specpipeline     ) [ 000000000000000000000000]
zext_ln102         (zext             ) [ 000000000000000000000000]
Real_0_load_1      (load             ) [ 000000000000000000000000]
Real_1_load_3      (load             ) [ 000000000000000000000000]
Real_2_load_1      (load             ) [ 000000000000000000000000]
Real_3_load_3      (load             ) [ 000000000000000000000000]
tmp_s              (mux              ) [ 000000000000000000000000]
store_ln102        (store            ) [ 000000000000000000000000]
br_ln102           (br               ) [ 000000000000000000000000]
store_ln102        (store            ) [ 000000000000000000000000]
br_ln102           (br               ) [ 000000000000000000000000]
store_ln102        (store            ) [ 000000000000000000000000]
br_ln102           (br               ) [ 000000000000000000000000]
store_ln102        (store            ) [ 000000000000000000000000]
br_ln102           (br               ) [ 000000000000000000000000]
Imag_0_load_1      (load             ) [ 000000000000000000000000]
Imag_1_load_3      (load             ) [ 000000000000000000000000]
Imag_2_load_1      (load             ) [ 000000000000000000000000]
Imag_3_load_3      (load             ) [ 000000000000000000000000]
tmp_6              (mux              ) [ 000000000000000000000000]
store_ln103        (store            ) [ 000000000000000000000000]
br_ln103           (br               ) [ 000000000000000000000000]
store_ln103        (store            ) [ 000000000000000000000000]
br_ln103           (br               ) [ 000000000000000000000000]
store_ln103        (store            ) [ 000000000000000000000000]
br_ln103           (br               ) [ 000000000000000000000000]
store_ln103        (store            ) [ 000000000000000000000000]
br_ln103           (br               ) [ 000000000000000000000000]
empty_14           (specregionend    ) [ 000000000000000000000000]
br_ln92            (br               ) [ 000000000000000001111110]
store_ln104        (store            ) [ 000000000000000000000000]
br_ln104           (br               ) [ 000000000000000000000000]
store_ln104        (store            ) [ 000000000000000000000000]
br_ln104           (br               ) [ 000000000000000000000000]
store_ln104        (store            ) [ 000000000000000000000000]
br_ln104           (br               ) [ 000000000000000000000000]
store_ln104        (store            ) [ 000000000000000000000000]
br_ln104           (br               ) [ 000000000000000000000000]
store_ln105        (store            ) [ 000000000000000000000000]
br_ln105           (br               ) [ 000000000000000000000000]
store_ln105        (store            ) [ 000000000000000000000000]
br_ln105           (br               ) [ 000000000000000000000000]
store_ln105        (store            ) [ 000000000000000000000000]
br_ln105           (br               ) [ 000000000000000000000000]
store_ln105        (store            ) [ 000000000000000000000000]
br_ln105           (br               ) [ 000000000000000000000000]
ret_ln108          (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Real_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Real_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Real_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Real_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Imag_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Imag_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Imag_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Imag_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lut_reorder_I">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_I"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lut_reorder_J">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_J"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reorder_fft_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="Real_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_0_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="RE_vec_128_a/2 store_ln85/15 Real_0_load/19 Real_0_load_1/20 store_ln102/21 store_ln104/22 "/>
</bind>
</comp>

<comp id="107" class="1004" name="Real_2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="9" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_2_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="RE_vec_128_b/2 store_ln85/15 Real_2_load/19 Real_2_load_1/20 store_ln102/21 store_ln104/22 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Real_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_1_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Real_1_load/2 Real_1_load_1/3 store_ln85/16 Real_1_load_2/19 Real_1_load_3/20 store_ln102/21 store_ln104/22 "/>
</bind>
</comp>

<comp id="133" class="1004" name="Imag_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="9" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_1_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Imag_1_load/2 Imag_1_load_1/3 store_ln86/16 Imag_1_load_2/19 Imag_1_load_3/20 store_ln103/21 store_ln105/22 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Real_3_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_3_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Real_3_load/2 Real_3_load_1/3 store_ln85/16 Real_3_load_2/19 Real_3_load_3/20 store_ln102/21 store_ln104/22 "/>
</bind>
</comp>

<comp id="159" class="1004" name="Imag_3_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_3_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Imag_3_load/2 Imag_3_load_1/3 store_ln86/16 Imag_3_load_2/19 Imag_3_load_3/20 store_ln103/21 store_ln105/22 "/>
</bind>
</comp>

<comp id="172" class="1004" name="Imag_0_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="9" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_0_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="IM_vec_128_a/2 store_ln86/16 Imag_0_load/19 Imag_0_load_1/20 store_ln103/21 store_ln105/22 "/>
</bind>
</comp>

<comp id="185" class="1004" name="Imag_2_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="9" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_2_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="IM_vec_128_b/2 store_ln86/16 Imag_2_load/19 Imag_2_load_1/20 store_ln103/21 store_ln105/22 "/>
</bind>
</comp>

<comp id="198" class="1004" name="Real_2_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_2_addr_1/15 "/>
</bind>
</comp>

<comp id="206" class="1004" name="Real_1_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="1"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_1_addr_1/16 "/>
</bind>
</comp>

<comp id="214" class="1004" name="Imag_1_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="1"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_1_addr_1/16 "/>
</bind>
</comp>

<comp id="222" class="1004" name="Imag_2_addr_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="1"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_2_addr_1/16 "/>
</bind>
</comp>

<comp id="230" class="1004" name="Real_3_addr_1_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="1"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_3_addr_1/16 "/>
</bind>
</comp>

<comp id="238" class="1004" name="Imag_3_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="1"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_3_addr_1/16 "/>
</bind>
</comp>

<comp id="246" class="1004" name="lut_reorder_I_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="9" slack="0"/>
<pin id="250" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_I_addr/18 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexI/18 "/>
</bind>
</comp>

<comp id="259" class="1004" name="lut_reorder_J_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="9" slack="0"/>
<pin id="263" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_J_addr/18 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexJ/18 "/>
</bind>
</comp>

<comp id="272" class="1004" name="Real_0_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_0_addr_1/19 "/>
</bind>
</comp>

<comp id="279" class="1004" name="Real_1_addr_2_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_1_addr_2/19 "/>
</bind>
</comp>

<comp id="286" class="1004" name="Real_2_addr_2_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_2_addr_2/19 "/>
</bind>
</comp>

<comp id="293" class="1004" name="Real_3_addr_2_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_3_addr_2/19 "/>
</bind>
</comp>

<comp id="304" class="1004" name="Imag_0_addr_1_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_0_addr_1/19 "/>
</bind>
</comp>

<comp id="311" class="1004" name="Imag_1_addr_2_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_1_addr_2/19 "/>
</bind>
</comp>

<comp id="318" class="1004" name="Imag_2_addr_2_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_2_addr_2/19 "/>
</bind>
</comp>

<comp id="325" class="1004" name="Imag_3_addr_2_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_3_addr_2/19 "/>
</bind>
</comp>

<comp id="336" class="1004" name="Real_0_addr_2_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_0_addr_2/20 "/>
</bind>
</comp>

<comp id="343" class="1004" name="Real_1_addr_3_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="8" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_1_addr_3/20 "/>
</bind>
</comp>

<comp id="350" class="1004" name="Real_2_addr_3_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_2_addr_3/20 "/>
</bind>
</comp>

<comp id="357" class="1004" name="Real_3_addr_3_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_3_addr_3/20 "/>
</bind>
</comp>

<comp id="368" class="1004" name="Imag_0_addr_2_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_0_addr_2/20 "/>
</bind>
</comp>

<comp id="375" class="1004" name="Imag_1_addr_3_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_1_addr_3/20 "/>
</bind>
</comp>

<comp id="382" class="1004" name="Imag_2_addr_3_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_2_addr_3/20 "/>
</bind>
</comp>

<comp id="389" class="1004" name="Imag_3_addr_3_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_3_addr_3/20 "/>
</bind>
</comp>

<comp id="400" class="1005" name="c_0_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="1"/>
<pin id="402" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="c_0_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="11" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="i_0_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="1"/>
<pin id="414" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_0_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="1" slack="1"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/18 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="1"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/4 tmp_9/5 tmp_5/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3/4 tmp_9_1/5 tmp_5_1/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="1"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/4 tmp_5_2/9 tmp_4/11 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="1"/>
<pin id="438" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1_1/4 tmp_5_3/9 tmp_10_1/11 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="1"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_1/4 tmp_10_2/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7_1/4 tmp_10_3/11 "/>
</bind>
</comp>

<comp id="447" class="1005" name="reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2 tmp_4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_8_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="11" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="lshr_ln_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="0" index="1" bw="11" slack="0"/>
<pin id="464" dir="0" index="2" bw="3" slack="0"/>
<pin id="465" dir="0" index="3" bw="5" slack="0"/>
<pin id="466" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln48_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="lshr_ln1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="11" slack="0"/>
<pin id="486" dir="0" index="2" bw="3" slack="0"/>
<pin id="487" dir="0" index="3" bw="5" slack="0"/>
<pin id="488" dir="1" index="4" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="bitcast_ln75_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln75_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="bitcast_ln75_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75_1/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="bitcast_ln76_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln76_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="bitcast_ln76_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="bitcast_ln81_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln81_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln81/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="bitcast_ln81_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_1/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="c_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="2"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="bitcast_ln82_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln82/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln82_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="bitcast_ln82_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln82_1/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="bitcast_ln77_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln77_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="bitcast_ln77_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_1/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="bitcast_ln77_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_2/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xor_ln77_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_1/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="bitcast_ln77_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_3/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="bitcast_ln83_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="2"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln83_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="bitcast_ln83_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83_1/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln83_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="2"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83_2/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln83_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83_1/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="bitcast_ln83_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83_3/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln85_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="13"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/15 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln92_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="9" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/18 "/>
</bind>
</comp>

<comp id="621" class="1004" name="i_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/18 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln97_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/18 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln100_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="0"/>
<pin id="635" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/19 "/>
</bind>
</comp>

<comp id="637" class="1004" name="lshr_ln2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="0" index="1" bw="10" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="0" index="3" bw="5" slack="0"/>
<pin id="642" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/19 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln100_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/19 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln102_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/19 "/>
</bind>
</comp>

<comp id="663" class="1004" name="lshr_ln3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="10" slack="0"/>
<pin id="666" dir="0" index="2" bw="3" slack="0"/>
<pin id="667" dir="0" index="3" bw="5" slack="0"/>
<pin id="668" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/19 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln100_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/20 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tempr_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="0" index="2" bw="32" slack="0"/>
<pin id="680" dir="0" index="3" bw="32" slack="0"/>
<pin id="681" dir="0" index="4" bw="32" slack="0"/>
<pin id="682" dir="0" index="5" bw="2" slack="0"/>
<pin id="683" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tempr/20 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tempi_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="32" slack="0"/>
<pin id="694" dir="0" index="3" bw="32" slack="0"/>
<pin id="695" dir="0" index="4" bw="32" slack="0"/>
<pin id="696" dir="0" index="5" bw="2" slack="0"/>
<pin id="697" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tempi/20 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln102_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/20 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln102_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="2" slack="2"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/21 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_s_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="32" slack="0"/>
<pin id="722" dir="0" index="3" bw="32" slack="0"/>
<pin id="723" dir="0" index="4" bw="32" slack="0"/>
<pin id="724" dir="0" index="5" bw="2" slack="0"/>
<pin id="725" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_6_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="32" slack="0"/>
<pin id="740" dir="0" index="3" bw="32" slack="0"/>
<pin id="741" dir="0" index="4" bw="32" slack="0"/>
<pin id="742" dir="0" index="5" bw="2" slack="0"/>
<pin id="743" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/21 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_8_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="758" class="1005" name="Real_0_addr_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="1"/>
<pin id="760" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_0_addr "/>
</bind>
</comp>

<comp id="763" class="1005" name="Real_2_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="1"/>
<pin id="765" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_2_addr "/>
</bind>
</comp>

<comp id="768" class="1005" name="Real_1_addr_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_1_addr "/>
</bind>
</comp>

<comp id="773" class="1005" name="Imag_1_addr_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_1_addr "/>
</bind>
</comp>

<comp id="778" class="1005" name="Real_3_addr_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_3_addr "/>
</bind>
</comp>

<comp id="783" class="1005" name="Imag_3_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="1"/>
<pin id="785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_3_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="Imag_0_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_0_addr "/>
</bind>
</comp>

<comp id="793" class="1005" name="Imag_2_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="1"/>
<pin id="795" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_2_addr "/>
</bind>
</comp>

<comp id="798" class="1005" name="lshr_ln1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="13"/>
<pin id="800" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="RE_vec_128_a_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="RE_vec_128_a "/>
</bind>
</comp>

<comp id="809" class="1005" name="RE_vec_128_b_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="RE_vec_128_b "/>
</bind>
</comp>

<comp id="815" class="1005" name="Real_1_load_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Real_1_load "/>
</bind>
</comp>

<comp id="820" class="1005" name="Imag_1_load_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Imag_1_load "/>
</bind>
</comp>

<comp id="825" class="1005" name="Real_3_load_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Real_3_load "/>
</bind>
</comp>

<comp id="830" class="1005" name="Imag_3_load_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Imag_3_load "/>
</bind>
</comp>

<comp id="835" class="1005" name="IM_vec_128_a_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_a "/>
</bind>
</comp>

<comp id="841" class="1005" name="IM_vec_128_b_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_b "/>
</bind>
</comp>

<comp id="847" class="1005" name="Imag_1_load_1_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Imag_1_load_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="Real_1_load_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Real_1_load_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="Imag_3_load_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Imag_3_load_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="Real_3_load_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Real_3_load_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="bitcast_ln75_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln75_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="bitcast_ln76_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln76_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="bitcast_ln81_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81_1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="c_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="11" slack="1"/>
<pin id="884" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="887" class="1005" name="bitcast_ln82_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln82_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_3_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_7_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="3"/>
<pin id="906" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_1_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_3_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_7_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="3"/>
<pin id="924" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_9_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="2"/>
<pin id="930" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_9_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="2"/>
<pin id="936" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="bitcast_ln77_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln77_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="bitcast_ln77_3_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln77_3 "/>
</bind>
</comp>

<comp id="950" class="1005" name="bitcast_ln83_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln83_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="bitcast_ln83_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln83_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_5_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="2"/>
<pin id="962" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_5_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="3"/>
<pin id="967" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="tmp_5_3_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="3"/>
<pin id="972" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5_3 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_10_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="zext_ln85_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="64" slack="1"/>
<pin id="982" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_10_2_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_2 "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_10_3_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_3 "/>
</bind>
</comp>

<comp id="999" class="1005" name="icmp_ln92_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="1"/>
<pin id="1001" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="i_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="9" slack="0"/>
<pin id="1005" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1008" class="1005" name="lut_reorder_I_addr_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="9" slack="1"/>
<pin id="1010" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_I_addr "/>
</bind>
</comp>

<comp id="1013" class="1005" name="lut_reorder_J_addr_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="9" slack="1"/>
<pin id="1015" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_J_addr "/>
</bind>
</comp>

<comp id="1018" class="1005" name="trunc_ln100_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="2" slack="1"/>
<pin id="1020" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="Real_0_addr_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="1"/>
<pin id="1025" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_0_addr_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="Real_1_addr_2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="1"/>
<pin id="1030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_1_addr_2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="Real_2_addr_2_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="1"/>
<pin id="1035" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_2_addr_2 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="Real_3_addr_2_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="1"/>
<pin id="1040" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_3_addr_2 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="Imag_0_addr_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="1"/>
<pin id="1045" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_0_addr_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="Imag_1_addr_2_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="1"/>
<pin id="1050" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_1_addr_2 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="Imag_2_addr_2_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="1"/>
<pin id="1055" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_2_addr_2 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="Imag_3_addr_2_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="1"/>
<pin id="1060" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_3_addr_2 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="trunc_ln102_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="2" slack="2"/>
<pin id="1065" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln102 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="lshr_ln3_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="1"/>
<pin id="1070" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln3 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tempr_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="2"/>
<pin id="1075" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tempr "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tempi_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="2"/>
<pin id="1083" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tempi "/>
</bind>
</comp>

<comp id="1089" class="1005" name="Real_0_addr_2_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="1"/>
<pin id="1091" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_0_addr_2 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="Real_1_addr_3_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="1"/>
<pin id="1096" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_1_addr_3 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="Real_2_addr_3_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="1"/>
<pin id="1101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_2_addr_3 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="Real_3_addr_3_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="1"/>
<pin id="1106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Real_3_addr_3 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="Imag_0_addr_2_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="1"/>
<pin id="1111" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_0_addr_2 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="Imag_1_addr_3_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="1"/>
<pin id="1116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_1_addr_3 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="Imag_2_addr_3_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="1"/>
<pin id="1121" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_2_addr_3 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="Imag_3_addr_3_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="1"/>
<pin id="1126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Imag_3_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="54" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="2" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="6" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="272" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="301"><net_src comp="279" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="302"><net_src comp="286" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="309"><net_src comp="8" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="10" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="12" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="304" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="333"><net_src comp="311" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="334"><net_src comp="318" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="335"><net_src comp="325" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="341"><net_src comp="0" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="2" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="4" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="6" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="336" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="365"><net_src comp="343" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="366"><net_src comp="350" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="367"><net_src comp="357" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="373"><net_src comp="8" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="10" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="12" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="14" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="368" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="397"><net_src comp="375" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="398"><net_src comp="382" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="399"><net_src comp="389" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="415"><net_src comp="74" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="450"><net_src comp="431" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="458"><net_src comp="42" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="404" pin="4"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="44" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="467"><net_src comp="50" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="404" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="474"><net_src comp="461" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="482"><net_src comp="471" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="404" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="52" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="60" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="539"><net_src comp="400" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="62" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="548"><net_src comp="541" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="60" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="60" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="60" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="60" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="60" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="614"><net_src comp="611" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="619"><net_src comp="416" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="76" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="416" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="80" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="416" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="636"><net_src comp="253" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="82" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="253" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="52" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="58" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="650"><net_src comp="637" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="656"><net_src comp="647" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="657"><net_src comp="647" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="658"><net_src comp="647" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="662"><net_src comp="266" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="669"><net_src comp="82" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="266" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="52" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="58" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="684"><net_src comp="90" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="101" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="127" pin="3"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="114" pin="3"/><net_sink comp="676" pin=3"/></net>

<net id="688"><net_src comp="153" pin="3"/><net_sink comp="676" pin=4"/></net>

<net id="689"><net_src comp="673" pin="1"/><net_sink comp="676" pin=5"/></net>

<net id="698"><net_src comp="90" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="179" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="140" pin="3"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="192" pin="3"/><net_sink comp="690" pin=3"/></net>

<net id="702"><net_src comp="166" pin="3"/><net_sink comp="690" pin=4"/></net>

<net id="703"><net_src comp="673" pin="1"/><net_sink comp="690" pin=5"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="711"><net_src comp="704" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="714"><net_src comp="704" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="726"><net_src comp="90" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="101" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="127" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="114" pin="3"/><net_sink comp="718" pin=3"/></net>

<net id="730"><net_src comp="153" pin="3"/><net_sink comp="718" pin=4"/></net>

<net id="731"><net_src comp="715" pin="1"/><net_sink comp="718" pin=5"/></net>

<net id="732"><net_src comp="718" pin="6"/><net_sink comp="114" pin=1"/></net>

<net id="733"><net_src comp="718" pin="6"/><net_sink comp="127" pin=1"/></net>

<net id="734"><net_src comp="718" pin="6"/><net_sink comp="101" pin=1"/></net>

<net id="735"><net_src comp="718" pin="6"/><net_sink comp="153" pin=1"/></net>

<net id="744"><net_src comp="90" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="179" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="140" pin="3"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="192" pin="3"/><net_sink comp="736" pin=3"/></net>

<net id="748"><net_src comp="166" pin="3"/><net_sink comp="736" pin=4"/></net>

<net id="749"><net_src comp="715" pin="1"/><net_sink comp="736" pin=5"/></net>

<net id="750"><net_src comp="736" pin="6"/><net_sink comp="192" pin=1"/></net>

<net id="751"><net_src comp="736" pin="6"/><net_sink comp="140" pin=1"/></net>

<net id="752"><net_src comp="736" pin="6"/><net_sink comp="179" pin=1"/></net>

<net id="753"><net_src comp="736" pin="6"/><net_sink comp="166" pin=1"/></net>

<net id="757"><net_src comp="453" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="94" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="766"><net_src comp="107" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="771"><net_src comp="120" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="776"><net_src comp="133" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="781"><net_src comp="146" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="786"><net_src comp="159" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="791"><net_src comp="172" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="796"><net_src comp="185" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="801"><net_src comp="483" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="806"><net_src comp="101" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="812"><net_src comp="114" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="818"><net_src comp="127" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="823"><net_src comp="140" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="828"><net_src comp="153" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="833"><net_src comp="166" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="838"><net_src comp="179" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="844"><net_src comp="192" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="850"><net_src comp="140" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="855"><net_src comp="127" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="860"><net_src comp="166" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="865"><net_src comp="153" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="870"><net_src comp="502" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="875"><net_src comp="516" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="880"><net_src comp="530" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="885"><net_src comp="535" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="890"><net_src comp="550" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="895"><net_src comp="423" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="901"><net_src comp="427" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="907"><net_src comp="431" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="913"><net_src comp="435" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="919"><net_src comp="439" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="925"><net_src comp="443" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="931"><net_src comp="423" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="937"><net_src comp="427" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="943"><net_src comp="564" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="948"><net_src comp="578" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="953"><net_src comp="592" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="958"><net_src comp="606" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="963"><net_src comp="423" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="968"><net_src comp="427" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="973"><net_src comp="435" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="978"><net_src comp="435" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="983"><net_src comp="611" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="992"><net_src comp="439" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="997"><net_src comp="443" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="1002"><net_src comp="615" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="621" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1011"><net_src comp="246" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1016"><net_src comp="259" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1021"><net_src comp="633" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1026"><net_src comp="272" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1031"><net_src comp="279" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1036"><net_src comp="286" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="1041"><net_src comp="293" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1046"><net_src comp="304" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1051"><net_src comp="311" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1056"><net_src comp="318" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1061"><net_src comp="325" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1066"><net_src comp="659" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1071"><net_src comp="663" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1076"><net_src comp="676" pin="6"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="1080"><net_src comp="1073" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="1084"><net_src comp="690" pin="6"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="1092"><net_src comp="336" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1097"><net_src comp="343" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1102"><net_src comp="350" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="1107"><net_src comp="357" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1112"><net_src comp="368" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1117"><net_src comp="375" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1122"><net_src comp="382" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1127"><net_src comp="389" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Real_0 | {15 21 22 }
	Port: Real_1 | {16 21 22 }
	Port: Real_2 | {15 21 22 }
	Port: Real_3 | {16 21 22 }
	Port: Imag_0 | {16 21 22 }
	Port: Imag_1 | {16 21 22 }
	Port: Imag_2 | {16 21 22 }
	Port: Imag_3 | {16 21 22 }
 - Input state : 
	Port: Reorder_fft : Real_0 | {2 3 19 20 21 }
	Port: Reorder_fft : Real_1 | {2 3 4 19 20 21 }
	Port: Reorder_fft : Real_2 | {2 3 19 20 21 }
	Port: Reorder_fft : Real_3 | {2 3 4 19 20 21 }
	Port: Reorder_fft : Imag_0 | {2 3 19 20 21 }
	Port: Reorder_fft : Imag_1 | {2 3 4 19 20 21 }
	Port: Reorder_fft : Imag_2 | {2 3 19 20 21 }
	Port: Reorder_fft : Imag_3 | {2 3 4 19 20 21 }
	Port: Reorder_fft : lut_reorder_I | {18 19 }
	Port: Reorder_fft : lut_reorder_J | {18 19 }
  - Chain level:
	State 1
	State 2
		tmp_8 : 1
		br_ln42 : 2
		lshr_ln : 1
		zext_ln48 : 2
		Real_0_addr : 3
		RE_vec_128_a : 4
		Real_2_addr : 3
		RE_vec_128_b : 4
		Real_1_addr : 3
		Real_1_load : 4
		Imag_1_addr : 3
		Imag_1_load : 4
		Real_3_addr : 3
		Real_3_load : 4
		Imag_3_addr : 3
		Imag_3_load : 4
		Imag_0_addr : 3
		IM_vec_128_a : 4
		Imag_2_addr : 3
		IM_vec_128_b : 4
		lshr_ln1 : 1
	State 3
	State 4
		xor_ln75 : 1
		bitcast_ln75_1 : 1
		tmp_1_1 : 2
		xor_ln76 : 1
		bitcast_ln76_1 : 1
		tmp_3_1 : 2
		xor_ln81 : 1
		bitcast_ln81_1 : 1
		tmp_7_1 : 2
	State 5
		xor_ln82 : 1
		bitcast_ln82_1 : 1
		tmp_9_1 : 2
	State 6
	State 7
	State 8
	State 9
		xor_ln77 : 1
		bitcast_ln77_1 : 1
		tmp_5_2 : 2
		xor_ln77_1 : 1
		bitcast_ln77_3 : 1
		tmp_5_3 : 2
	State 10
	State 11
		xor_ln83 : 1
		bitcast_ln83_1 : 1
		tmp_10_1 : 2
		xor_ln83_1 : 1
		bitcast_ln83_3 : 1
		tmp_10_2 : 2
	State 12
	State 13
	State 14
	State 15
		Real_2_addr_1 : 1
		store_ln85 : 2
	State 16
		store_ln85 : 1
		store_ln86 : 1
		store_ln86 : 1
		store_ln85 : 1
		store_ln86 : 1
		empty_12 : 1
	State 17
	State 18
		icmp_ln92 : 1
		i : 1
		br_ln92 : 2
		zext_ln97 : 1
		lut_reorder_I_addr : 2
		indexI : 3
		lut_reorder_J_addr : 2
		indexJ : 3
	State 19
		trunc_ln100 : 1
		lshr_ln2 : 1
		zext_ln100_1 : 2
		Real_0_addr_1 : 3
		Real_1_addr_2 : 3
		Real_2_addr_2 : 3
		Real_3_addr_2 : 3
		Real_0_load : 4
		Real_1_load_2 : 4
		Real_2_load : 4
		Real_3_load_2 : 4
		Imag_0_addr_1 : 3
		Imag_1_addr_2 : 3
		Imag_2_addr_2 : 3
		Imag_3_addr_2 : 3
		Imag_0_load : 4
		Imag_1_load_2 : 4
		Imag_2_load : 4
		Imag_3_load_2 : 4
		trunc_ln102 : 1
		lshr_ln3 : 1
		switch_ln104 : 2
		switch_ln105 : 2
	State 20
		tempr : 1
		tempi : 1
		Real_0_addr_2 : 1
		Real_1_addr_3 : 1
		Real_2_addr_3 : 1
		Real_3_addr_3 : 1
		Real_0_load_1 : 2
		Real_1_load_3 : 2
		Real_2_load_1 : 2
		Real_3_load_3 : 2
		Imag_0_addr_2 : 1
		Imag_1_addr_3 : 1
		Imag_2_addr_3 : 1
		Imag_3_addr_3 : 1
		Imag_0_load_1 : 2
		Imag_1_load_3 : 2
		Imag_2_load_1 : 2
		Imag_3_load_3 : 2
	State 21
		tmp_s : 1
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		tmp_6 : 1
		store_ln103 : 2
		store_ln103 : 2
		store_ln103 : 2
		store_ln103 : 2
		empty_14 : 1
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_423     |    2    |   205   |   390   |
|          |      grp_fu_427     |    2    |   205   |   390   |
|   fadd   |      grp_fu_431     |    2    |   205   |   390   |
|          |      grp_fu_435     |    2    |   205   |   390   |
|          |      grp_fu_439     |    2    |   205   |   390   |
|          |      grp_fu_443     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|          |   xor_ln75_fu_496   |    0    |    0    |    32   |
|          |   xor_ln76_fu_510   |    0    |    0    |    32   |
|          |   xor_ln81_fu_524   |    0    |    0    |    32   |
|    xor   |   xor_ln82_fu_544   |    0    |    0    |    32   |
|          |   xor_ln77_fu_558   |    0    |    0    |    32   |
|          |  xor_ln77_1_fu_572  |    0    |    0    |    32   |
|          |   xor_ln83_fu_586   |    0    |    0    |    32   |
|          |  xor_ln83_1_fu_600  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |     tempr_fu_676    |    0    |    0    |    21   |
|    mux   |     tempi_fu_690    |    0    |    0    |    21   |
|          |     tmp_s_fu_718    |    0    |    0    |    21   |
|          |     tmp_6_fu_736    |    0    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|    add   |       c_fu_535      |    0    |    0    |    13   |
|          |       i_fu_621      |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln92_fu_615  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_8_fu_453    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    lshr_ln_fu_461   |    0    |    0    |    0    |
|partselect|   lshr_ln1_fu_483   |    0    |    0    |    0    |
|          |   lshr_ln2_fu_637   |    0    |    0    |    0    |
|          |   lshr_ln3_fu_663   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln48_fu_471  |    0    |    0    |    0    |
|          |   zext_ln85_fu_611  |    0    |    0    |    0    |
|          |   zext_ln97_fu_627  |    0    |    0    |    0    |
|   zext   | zext_ln100_1_fu_647 |    0    |    0    |    0    |
|          |  zext_ln100_fu_673  |    0    |    0    |    0    |
|          | zext_ln102_1_fu_704 |    0    |    0    |    0    |
|          |  zext_ln102_fu_715  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln100_fu_633 |    0    |    0    |    0    |
|          |  trunc_ln102_fu_659 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    12   |   1230  |   2721  |
|----------|---------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|lut_reorder_I|    1   |    0   |    0   |
|lut_reorder_J|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    IM_vec_128_a_reg_835   |   32   |
|    IM_vec_128_b_reg_841   |   32   |
|   Imag_0_addr_1_reg_1043  |    8   |
|   Imag_0_addr_2_reg_1109  |    8   |
|    Imag_0_addr_reg_788    |    8   |
|   Imag_1_addr_2_reg_1048  |    8   |
|   Imag_1_addr_3_reg_1114  |    8   |
|    Imag_1_addr_reg_773    |    8   |
|   Imag_1_load_1_reg_847   |   32   |
|    Imag_1_load_reg_820    |   32   |
|   Imag_2_addr_2_reg_1053  |    8   |
|   Imag_2_addr_3_reg_1119  |    8   |
|    Imag_2_addr_reg_793    |    8   |
|   Imag_3_addr_2_reg_1058  |    8   |
|   Imag_3_addr_3_reg_1124  |    8   |
|    Imag_3_addr_reg_783    |    8   |
|   Imag_3_load_1_reg_857   |   32   |
|    Imag_3_load_reg_830    |   32   |
|    RE_vec_128_a_reg_803   |   32   |
|    RE_vec_128_b_reg_809   |   32   |
|   Real_0_addr_1_reg_1023  |    8   |
|   Real_0_addr_2_reg_1089  |    8   |
|    Real_0_addr_reg_758    |    8   |
|   Real_1_addr_2_reg_1028  |    8   |
|   Real_1_addr_3_reg_1094  |    8   |
|    Real_1_addr_reg_768    |    8   |
|   Real_1_load_1_reg_852   |   32   |
|    Real_1_load_reg_815    |   32   |
|   Real_2_addr_2_reg_1033  |    8   |
|   Real_2_addr_3_reg_1099  |    8   |
|    Real_2_addr_reg_763    |    8   |
|   Real_3_addr_2_reg_1038  |    8   |
|   Real_3_addr_3_reg_1104  |    8   |
|    Real_3_addr_reg_778    |    8   |
|   Real_3_load_1_reg_862   |   32   |
|    Real_3_load_reg_825    |   32   |
|   bitcast_ln75_1_reg_867  |   32   |
|   bitcast_ln76_1_reg_872  |   32   |
|   bitcast_ln77_1_reg_940  |   32   |
|   bitcast_ln77_3_reg_945  |   32   |
|   bitcast_ln81_1_reg_877  |   32   |
|   bitcast_ln82_1_reg_887  |   32   |
|   bitcast_ln83_1_reg_950  |   32   |
|   bitcast_ln83_3_reg_955  |   32   |
|        c_0_reg_400        |   11   |
|         c_reg_882         |   11   |
|        i_0_reg_412        |    9   |
|         i_reg_1003        |    9   |
|     icmp_ln92_reg_999     |    1   |
|      lshr_ln1_reg_798     |    8   |
|     lshr_ln3_reg_1068     |    8   |
|lut_reorder_I_addr_reg_1008|    9   |
|lut_reorder_J_addr_reg_1013|    9   |
|          reg_447          |   32   |
|       tempi_reg_1081      |   32   |
|       tempr_reg_1073      |   32   |
|      tmp_10_1_reg_975     |   32   |
|      tmp_10_2_reg_989     |   32   |
|      tmp_10_3_reg_994     |   32   |
|      tmp_1_1_reg_910      |   32   |
|       tmp_1_reg_892       |   32   |
|      tmp_3_1_reg_916      |   32   |
|       tmp_3_reg_898       |   32   |
|      tmp_5_1_reg_965      |   32   |
|      tmp_5_3_reg_970      |   32   |
|       tmp_5_reg_960       |   32   |
|      tmp_7_1_reg_922      |   32   |
|       tmp_7_reg_904       |   32   |
|       tmp_8_reg_754       |    1   |
|      tmp_9_1_reg_934      |   32   |
|       tmp_9_reg_928       |   32   |
|    trunc_ln100_reg_1018   |    2   |
|    trunc_ln102_reg_1063   |    2   |
|     zext_ln85_reg_980     |   64   |
+---------------------------+--------+
|           Total           |  1520  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   6  |   8  |   48   ||    33   |
| grp_access_fu_101 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_114 |  p0  |   7  |   8  |   56   ||    38   |
| grp_access_fu_114 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_127 |  p0  |   7  |   8  |   56   ||    38   |
| grp_access_fu_127 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_140 |  p0  |   7  |   8  |   56   ||    38   |
| grp_access_fu_140 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_153 |  p0  |   7  |   8  |   56   ||    38   |
| grp_access_fu_153 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_166 |  p0  |   7  |   8  |   56   ||    38   |
| grp_access_fu_166 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_179 |  p0  |   6  |   8  |   48   ||    33   |
| grp_access_fu_179 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_192 |  p0  |   7  |   8  |   56   ||    38   |
| grp_access_fu_192 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_253 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_266 |  p0  |   2  |   9  |   18   ||    9    |
|    c_0_reg_400    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_423    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_423    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_427    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_427    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_431    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_431    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_435    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_435    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_439    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_439    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_443    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_443    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2538  || 57.5492 ||   645   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |  1230  |  2721  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   57   |    -   |   645  |
|  Register |    -   |    -   |    -   |  1520  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   12   |   57   |  2750  |  3366  |
+-----------+--------+--------+--------+--------+--------+
