
motors.none-eabi:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011b30  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018fc  08011c3c  08011c3c  00021c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000038  08013538  08013538  00023538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000180  08013570  08013570  00023570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000008  080136f0  080136f0  000236f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  080136f8  080136f8  000236f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000098  20000000  080136fc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .jcr          00000004  20000098  08013794  00030098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ac8  2000009c  08013798  0003009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b64  08013798  00030b64  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000160cf  00000000  00000000  000300c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000484b  00000000  00000000  00046194  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000a254  00000000  00000000  0004a9df  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000005d0  00000000  00000000  00054c33  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000580  00000000  00000000  00055203  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000550f  00000000  00000000  00055783  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00007589  00000000  00000000  0005ac92  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000006e  00000000  00000000  0006221b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d24  00000000  00000000  0006228c  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         000000cc  00000000  00000000  00066fb0  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0006707c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <deregister_tm_clones>:
 800010c:	4b04      	ldr	r3, [pc, #16]	; (8000120 <deregister_tm_clones+0x14>)
 800010e:	4805      	ldr	r0, [pc, #20]	; (8000124 <deregister_tm_clones+0x18>)
 8000110:	1a1b      	subs	r3, r3, r0
 8000112:	2b06      	cmp	r3, #6
 8000114:	d902      	bls.n	800011c <deregister_tm_clones+0x10>
 8000116:	4b04      	ldr	r3, [pc, #16]	; (8000128 <deregister_tm_clones+0x1c>)
 8000118:	b103      	cbz	r3, 800011c <deregister_tm_clones+0x10>
 800011a:	4718      	bx	r3
 800011c:	4770      	bx	lr
 800011e:	bf00      	nop
 8000120:	2000009f 	.word	0x2000009f
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000

0800012c <register_tm_clones>:
 800012c:	4905      	ldr	r1, [pc, #20]	; (8000144 <register_tm_clones+0x18>)
 800012e:	4806      	ldr	r0, [pc, #24]	; (8000148 <register_tm_clones+0x1c>)
 8000130:	1a09      	subs	r1, r1, r0
 8000132:	1089      	asrs	r1, r1, #2
 8000134:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8000138:	1049      	asrs	r1, r1, #1
 800013a:	d002      	beq.n	8000142 <register_tm_clones+0x16>
 800013c:	4b03      	ldr	r3, [pc, #12]	; (800014c <register_tm_clones+0x20>)
 800013e:	b103      	cbz	r3, 8000142 <register_tm_clones+0x16>
 8000140:	4718      	bx	r3
 8000142:	4770      	bx	lr
 8000144:	2000009c 	.word	0x2000009c
 8000148:	2000009c 	.word	0x2000009c
 800014c:	00000000 	.word	0x00000000

08000150 <__do_global_dtors_aux>:
 8000150:	b510      	push	{r4, lr}
 8000152:	4c06      	ldr	r4, [pc, #24]	; (800016c <__do_global_dtors_aux+0x1c>)
 8000154:	7823      	ldrb	r3, [r4, #0]
 8000156:	b943      	cbnz	r3, 800016a <__do_global_dtors_aux+0x1a>
 8000158:	f7ff ffd8 	bl	800010c <deregister_tm_clones>
 800015c:	4b04      	ldr	r3, [pc, #16]	; (8000170 <__do_global_dtors_aux+0x20>)
 800015e:	b113      	cbz	r3, 8000166 <__do_global_dtors_aux+0x16>
 8000160:	4804      	ldr	r0, [pc, #16]	; (8000174 <__do_global_dtors_aux+0x24>)
 8000162:	f3af 8000 	nop.w
 8000166:	2301      	movs	r3, #1
 8000168:	7023      	strb	r3, [r4, #0]
 800016a:	bd10      	pop	{r4, pc}
 800016c:	2000009c 	.word	0x2000009c
 8000170:	00000000 	.word	0x00000000
 8000174:	08011c20 	.word	0x08011c20

08000178 <frame_dummy>:
 8000178:	b508      	push	{r3, lr}
 800017a:	4b08      	ldr	r3, [pc, #32]	; (800019c <frame_dummy+0x24>)
 800017c:	b11b      	cbz	r3, 8000186 <frame_dummy+0xe>
 800017e:	4908      	ldr	r1, [pc, #32]	; (80001a0 <frame_dummy+0x28>)
 8000180:	4808      	ldr	r0, [pc, #32]	; (80001a4 <frame_dummy+0x2c>)
 8000182:	f3af 8000 	nop.w
 8000186:	4808      	ldr	r0, [pc, #32]	; (80001a8 <frame_dummy+0x30>)
 8000188:	6803      	ldr	r3, [r0, #0]
 800018a:	b913      	cbnz	r3, 8000192 <frame_dummy+0x1a>
 800018c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000190:	e7cc      	b.n	800012c <register_tm_clones>
 8000192:	4b06      	ldr	r3, [pc, #24]	; (80001ac <frame_dummy+0x34>)
 8000194:	2b00      	cmp	r3, #0
 8000196:	d0f9      	beq.n	800018c <frame_dummy+0x14>
 8000198:	4798      	blx	r3
 800019a:	e7f7      	b.n	800018c <frame_dummy+0x14>
 800019c:	00000000 	.word	0x00000000
 80001a0:	200000a0 	.word	0x200000a0
 80001a4:	08011c20 	.word	0x08011c20
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000

080001b0 <_mainCRTStartup>:
 80001b0:	4b15      	ldr	r3, [pc, #84]	; (8000208 <_mainCRTStartup+0x58>)
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	bf08      	it	eq
 80001b6:	4b13      	ldreq	r3, [pc, #76]	; (8000204 <_mainCRTStartup+0x54>)
 80001b8:	469d      	mov	sp, r3
 80001ba:	f5a3 3a80 	sub.w	sl, r3, #65536	; 0x10000
 80001be:	2100      	movs	r1, #0
 80001c0:	468b      	mov	fp, r1
 80001c2:	460f      	mov	r7, r1
 80001c4:	4813      	ldr	r0, [pc, #76]	; (8000214 <_mainCRTStartup+0x64>)
 80001c6:	4a14      	ldr	r2, [pc, #80]	; (8000218 <_mainCRTStartup+0x68>)
 80001c8:	1a12      	subs	r2, r2, r0
 80001ca:	f010 fb57 	bl	801087c <memset>
 80001ce:	4b0f      	ldr	r3, [pc, #60]	; (800020c <_mainCRTStartup+0x5c>)
 80001d0:	2b00      	cmp	r3, #0
 80001d2:	d000      	beq.n	80001d6 <_mainCRTStartup+0x26>
 80001d4:	4798      	blx	r3
 80001d6:	4b0e      	ldr	r3, [pc, #56]	; (8000210 <_mainCRTStartup+0x60>)
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d000      	beq.n	80001de <_mainCRTStartup+0x2e>
 80001dc:	4798      	blx	r3
 80001de:	2000      	movs	r0, #0
 80001e0:	2100      	movs	r1, #0
 80001e2:	0004      	movs	r4, r0
 80001e4:	000d      	movs	r5, r1
 80001e6:	480d      	ldr	r0, [pc, #52]	; (800021c <_mainCRTStartup+0x6c>)
 80001e8:	2800      	cmp	r0, #0
 80001ea:	d002      	beq.n	80001f2 <_mainCRTStartup+0x42>
 80001ec:	480c      	ldr	r0, [pc, #48]	; (8000220 <_mainCRTStartup+0x70>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	f010 faf3 	bl	80107dc <__libc_init_array>
 80001f6:	0020      	movs	r0, r4
 80001f8:	0029      	movs	r1, r5
 80001fa:	f00f f9dd 	bl	800f5b8 <main>
 80001fe:	f010 fa7d 	bl	80106fc <exit>
 8000202:	bf00      	nop
 8000204:	00080000 	.word	0x00080000
	...
 8000214:	2000009c 	.word	0x2000009c
 8000218:	20000b64 	.word	0x20000b64
	...
 8000224:	080136fc 	.word	0x080136fc
 8000228:	20000000 	.word	0x20000000
 800022c:	20000098 	.word	0x20000098
 8000230:	2000009c 	.word	0x2000009c
 8000234:	20000b64 	.word	0x20000b64

08000238 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000238:	4b38      	ldr	r3, [pc, #224]	; (800031c <SystemInit+0xe4>)
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800023a:	b082      	sub	sp, #8
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	f042 0201 	orr.w	r2, r2, #1
 8000242:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000244:	6859      	ldr	r1, [r3, #4]
 8000246:	4a36      	ldr	r2, [pc, #216]	; (8000320 <SystemInit+0xe8>)
 8000248:	400a      	ands	r2, r1
 800024a:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800024c:	681a      	ldr	r2, [r3, #0]
 800024e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000252:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000256:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000258:	681a      	ldr	r2, [r3, #0]
 800025a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800025e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000260:	685a      	ldr	r2, [r3, #4]
 8000262:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000266:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000268:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800026c:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800026e:	2200      	movs	r2, #0
 8000270:	9200      	str	r2, [sp, #0]
 8000272:	9201      	str	r2, [sp, #4]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000274:	681a      	ldr	r2, [r3, #0]
 8000276:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800027a:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000282:	9201      	str	r2, [sp, #4]
    StartUpCounter++;  
 8000284:	9a00      	ldr	r2, [sp, #0]
 8000286:	3201      	adds	r2, #1
 8000288:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800028a:	9a01      	ldr	r2, [sp, #4]
 800028c:	b91a      	cbnz	r2, 8000296 <SystemInit+0x5e>
 800028e:	9a00      	ldr	r2, [sp, #0]
 8000290:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8000294:	d1f2      	bne.n	800027c <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000296:	681a      	ldr	r2, [r3, #0]
 8000298:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 800029c:	bf18      	it	ne
 800029e:	2201      	movne	r2, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80002a0:	9201      	str	r2, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80002a2:	9a01      	ldr	r2, [sp, #4]
 80002a4:	2a01      	cmp	r2, #1
 80002a6:	d005      	beq.n	80002b4 <SystemInit+0x7c>
  SetSysClock();

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80002a8:	4b1e      	ldr	r3, [pc, #120]	; (8000324 <SystemInit+0xec>)
 80002aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80002ae:	609a      	str	r2, [r3, #8]
#endif 
}
 80002b0:	b002      	add	sp, #8
 80002b2:	4770      	bx	lr
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80002b4:	4a1c      	ldr	r2, [pc, #112]	; (8000328 <SystemInit+0xf0>)
 80002b6:	6811      	ldr	r1, [r2, #0]
 80002b8:	f041 0110 	orr.w	r1, r1, #16
 80002bc:	6011      	str	r1, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80002be:	6811      	ldr	r1, [r2, #0]
 80002c0:	f021 0103 	bic.w	r1, r1, #3
 80002c4:	6011      	str	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80002c6:	6811      	ldr	r1, [r2, #0]
 80002c8:	f041 0102 	orr.w	r1, r1, #2
 80002cc:	6011      	str	r1, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80002ce:	685a      	ldr	r2, [r3, #4]
 80002d0:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80002d2:	685a      	ldr	r2, [r3, #4]
 80002d4:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80002d6:	685a      	ldr	r2, [r3, #4]
 80002d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80002dc:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80002de:	685a      	ldr	r2, [r3, #4]
 80002e0:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80002e4:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80002e6:	685a      	ldr	r2, [r3, #4]
 80002e8:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 80002ec:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002ee:	681a      	ldr	r2, [r3, #0]
 80002f0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80002f4:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002f6:	6819      	ldr	r1, [r3, #0]
 80002f8:	4a08      	ldr	r2, [pc, #32]	; (800031c <SystemInit+0xe4>)
 80002fa:	0189      	lsls	r1, r1, #6
 80002fc:	d5fb      	bpl.n	80002f6 <SystemInit+0xbe>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002fe:	6851      	ldr	r1, [r2, #4]
 8000300:	f021 0103 	bic.w	r1, r1, #3
 8000304:	6051      	str	r1, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000306:	6851      	ldr	r1, [r2, #4]
 8000308:	f041 0102 	orr.w	r1, r1, #2
 800030c:	6051      	str	r1, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800030e:	685a      	ldr	r2, [r3, #4]
 8000310:	f002 020c 	and.w	r2, r2, #12
 8000314:	2a08      	cmp	r2, #8
 8000316:	d1fa      	bne.n	800030e <SystemInit+0xd6>
 8000318:	e7c6      	b.n	80002a8 <SystemInit+0x70>
 800031a:	bf00      	nop
 800031c:	40021000 	.word	0x40021000
 8000320:	f8ff0000 	.word	0xf8ff0000
 8000324:	e000ed00 	.word	0xe000ed00
 8000328:	40022000 	.word	0x40022000

0800032c <SystemCoreClockUpdate>:
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800032c:	4a13      	ldr	r2, [pc, #76]	; (800037c <SystemCoreClockUpdate+0x50>)
 800032e:	4b14      	ldr	r3, [pc, #80]	; (8000380 <SystemCoreClockUpdate+0x54>)
 8000330:	6851      	ldr	r1, [r2, #4]
  
  switch (tmp)
 8000332:	f001 010c 	and.w	r1, r1, #12
 8000336:	2904      	cmp	r1, #4
 8000338:	d003      	beq.n	8000342 <SystemCoreClockUpdate+0x16>
 800033a:	2908      	cmp	r1, #8
 800033c:	d003      	beq.n	8000346 <SystemCoreClockUpdate+0x1a>
 800033e:	4911      	ldr	r1, [pc, #68]	; (8000384 <SystemCoreClockUpdate+0x58>)
 8000340:	e011      	b.n	8000366 <SystemCoreClockUpdate+0x3a>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000342:	4911      	ldr	r1, [pc, #68]	; (8000388 <SystemCoreClockUpdate+0x5c>)
 8000344:	e00f      	b.n	8000366 <SystemCoreClockUpdate+0x3a>
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000346:	6851      	ldr	r1, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000348:	6850      	ldr	r0, [r2, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 800034a:	f3c1 4183 	ubfx	r1, r1, #18, #4
      
      if (pllsource == 0x00)
 800034e:	03c0      	lsls	r0, r0, #15
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000350:	f101 0102 	add.w	r1, r1, #2
      
      if (pllsource == 0x00)
 8000354:	d401      	bmi.n	800035a <SystemCoreClockUpdate+0x2e>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8000356:	480d      	ldr	r0, [pc, #52]	; (800038c <SystemCoreClockUpdate+0x60>)
 8000358:	e004      	b.n	8000364 <SystemCoreClockUpdate+0x38>
       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800035a:	6850      	ldr	r0, [r2, #4]
 800035c:	0380      	lsls	r0, r0, #14
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 800035e:	bf4c      	ite	mi
 8000360:	4808      	ldrmi	r0, [pc, #32]	; (8000384 <SystemCoreClockUpdate+0x58>)
        }
        else
        {
          SystemCoreClock = HSE_VALUE * pllmull;
 8000362:	4809      	ldrpl	r0, [pc, #36]	; (8000388 <SystemCoreClockUpdate+0x5c>)
 8000364:	4341      	muls	r1, r0
 8000366:	6019      	str	r1, [r3, #0]
      break;
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000368:	6852      	ldr	r2, [r2, #4]
 800036a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800036e:	441a      	add	r2, r3
 8000370:	7911      	ldrb	r1, [r2, #4]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8000372:	681a      	ldr	r2, [r3, #0]
 8000374:	40ca      	lsrs	r2, r1
 8000376:	601a      	str	r2, [r3, #0]
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	40021000 	.word	0x40021000
 8000380:	20000004 	.word	0x20000004
 8000384:	007a1200 	.word	0x007a1200
 8000388:	00f42400 	.word	0x00f42400
 800038c:	003d0900 	.word	0x003d0900

08000390 <LED_Init>:
TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
TIM_OCInitTypeDef  TIM_OCInitStructure;



void LED_Init(){
 8000390:	b537      	push	{r0, r1, r2, r4, r5, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	/*Configure GPIO pin : PA1 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 8000392:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here
 8000394:	4c18      	ldr	r4, [pc, #96]	; (80003f8 <LED_Init+0x68>)
void LED_Init(){

	GPIO_InitTypeDef GPIO_InitStructure;

	/*Configure GPIO pin : PA1 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 8000396:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800039a:	2318      	movs	r3, #24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800039c:	a901      	add	r1, sp, #4

	GPIO_InitTypeDef GPIO_InitStructure;

	/*Configure GPIO pin : PA1 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800039e:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80003a2:	4816      	ldr	r0, [pc, #88]	; (80003fc <LED_Init+0x6c>)
	GPIO_InitTypeDef GPIO_InitStructure;

	/*Configure GPIO pin : PA1 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80003a4:	2303      	movs	r3, #3
 80003a6:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80003aa:	f001 fefc 	bl	80021a6 <GPIO_Init>


	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here
 80003ae:	4620      	mov	r0, r4
 80003b0:	f003 f9c2 	bl	8003738 <TIM_OCStructInit>

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80003b4:	2360      	movs	r3, #96	; 0x60
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80003b6:	2501      	movs	r5, #1


	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80003b8:	8023      	strh	r3, [r4, #0]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 80003ba:	4621      	mov	r1, r4
	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
 80003bc:	2300      	movs	r3, #0
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 80003be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
 80003c2:	80e3      	strh	r3, [r4, #6]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80003c4:	8123      	strh	r3, [r4, #8]

	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80003c6:	8065      	strh	r5, [r4, #2]
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 80003c8:	f003 f8e2 	bl	8003590 <TIM_OC2Init>
	
	TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80003cc:	2108      	movs	r1, #8
 80003ce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003d2:	f003 fad1 	bl	8003978 <TIM_OC2PreloadConfig>

	TIM_ARRPreloadConfig(TIM2, ENABLE);
 80003d6:	4629      	mov	r1, r5
 80003d8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003dc:	f003 fa94 	bl	8003908 <TIM_ARRPreloadConfig>


	/* TIM Main Output Enable */
	TIM_CtrlPWMOutputs(TIM2, ENABLE);
 80003e0:	4629      	mov	r1, r5
 80003e2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003e6:	f003 f9ce 	bl	8003786 <TIM_CtrlPWMOutputs>

	/* TIM enable counter */
	TIM_Cmd(TIM2, ENABLE);
 80003ea:	4629      	mov	r1, r5
 80003ec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003f0:	f003 f9bd 	bl	800376e <TIM_Cmd>
}
 80003f4:	b003      	add	sp, #12
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	20000b4e 	.word	0x20000b4e
 80003fc:	40010800 	.word	0x40010800

08000400 <led_set>:


void led_set(uint8_t val){
	TIM2->CCR2 = val*TIM2->ARR/255;
 8000400:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000404:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
 8000406:	b29b      	uxth	r3, r3
 8000408:	4358      	muls	r0, r3
 800040a:	23ff      	movs	r3, #255	; 0xff
 800040c:	fb90 f0f3 	sdiv	r0, r0, r3
 8000410:	b280      	uxth	r0, r0
 8000412:	8710      	strh	r0, [r2, #56]	; 0x38
 8000414:	4770      	bx	lr

08000416 <DEBUG_Init>:
}

void DEBUG_Init(){
 8000416:	b507      	push	{r0, r1, r2, lr}
  GPIO_InitTypeDef  GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
 8000418:	2330      	movs	r3, #48	; 0x30
 800041a:	f8ad 3004 	strh.w	r3, [sp, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800041e:	2303      	movs	r3, #3
 8000420:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000424:	a901      	add	r1, sp, #4
void DEBUG_Init(){
  GPIO_InitTypeDef  GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000426:	2310      	movs	r3, #16
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000428:	4803      	ldr	r0, [pc, #12]	; (8000438 <DEBUG_Init+0x22>)
void DEBUG_Init(){
  GPIO_InitTypeDef  GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800042a:	f88d 3007 	strb.w	r3, [sp, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800042e:	f001 feba 	bl	80021a6 <GPIO_Init>
}
 8000432:	b003      	add	sp, #12
 8000434:	f85d fb04 	ldr.w	pc, [sp], #4
 8000438:	40010c00 	.word	0x40010c00

0800043c <debug_toggle>:

void debug_toggle(void){
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
 800043c:	2120      	movs	r1, #32
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
}

void debug_toggle(void){
 800043e:	b508      	push	{r3, lr}
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
 8000440:	4807      	ldr	r0, [pc, #28]	; (8000460 <debug_toggle+0x24>)
 8000442:	f001 ff13 	bl	800226c <GPIO_ReadOutputDataBit>
    if(led_bit == (uint8_t)Bit_SET)
 8000446:	2801      	cmp	r0, #1
        GPIO_ResetBits(GPIOB, GPIO_Pin_5);
 8000448:	f04f 0120 	mov.w	r1, #32
 800044c:	4804      	ldr	r0, [pc, #16]	; (8000460 <debug_toggle+0x24>)
  GPIO_Init(GPIOB, &GPIO_InitStructure);
}

void debug_toggle(void){
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
    if(led_bit == (uint8_t)Bit_SET)
 800044e:	d103      	bne.n	8000458 <debug_toggle+0x1c>
        GPIO_ResetBits(GPIOB, GPIO_Pin_5);
    else
        GPIO_SetBits(GPIOB, GPIO_Pin_5);
 8000450:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void debug_toggle(void){
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
    if(led_bit == (uint8_t)Bit_SET)
        GPIO_ResetBits(GPIOB, GPIO_Pin_5);
 8000454:	f001 bf15 	b.w	8002282 <GPIO_ResetBits>
    else
        GPIO_SetBits(GPIOB, GPIO_Pin_5);
 8000458:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void debug_toggle(void){
    uint8_t led_bit = GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_5);
    if(led_bit == (uint8_t)Bit_SET)
        GPIO_ResetBits(GPIOB, GPIO_Pin_5);
    else
        GPIO_SetBits(GPIOB, GPIO_Pin_5);
 800045c:	f001 bf0f 	b.w	800227e <GPIO_SetBits>
 8000460:	40010c00 	.word	0x40010c00

08000464 <I2C1_Init>:

#include <stm32f10x.h>
#include "encoder.h"


void I2C1_Init(void){
 8000464:	b510      	push	{r4, lr}
    GPIO_InitTypeDef  GPIO_InitStructure;
    I2C_InitTypeDef  I2C_InitStructure;

    /* I2C1 clock enable */
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8000466:	2101      	movs	r1, #1

#include <stm32f10x.h>
#include "encoder.h"


void I2C1_Init(void){
 8000468:	b086      	sub	sp, #24
    GPIO_InitTypeDef  GPIO_InitStructure;
    I2C_InitTypeDef  I2C_InitStructure;

    /* I2C1 clock enable */
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 800046a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800046e:	f002 fb05 	bl	8002a7c <RCC_APB1PeriphClockCmd>

    /* I2C1 SDA and SCL configuration */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8000472:	23c0      	movs	r3, #192	; 0xc0
 8000474:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000478:	2303      	movs	r3, #3
 800047a:	f88d 3006 	strb.w	r3, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 800047e:	a901      	add	r1, sp, #4
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);

    /* I2C1 SDA and SCL configuration */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8000480:	231c      	movs	r3, #28
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000482:	4814      	ldr	r0, [pc, #80]	; (80004d4 <I2C1_Init+0x70>)
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);

    /* I2C1 SDA and SCL configuration */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8000484:	f88d 3007 	strb.w	r3, [sp, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000488:	f001 fe8d 	bl	80021a6 <GPIO_Init>
    /*SCL is pin06 and SDA is pin 07 for I2C1*/

    /* I2C1 configuration */
    I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
    I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 800048c:	f64b 72ff 	movw	r2, #49151	; 0xbfff
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
    /*SCL is pin06 and SDA is pin 07 for I2C1*/

    /* I2C1 configuration */
    I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8000490:	2300      	movs	r3, #0
 8000492:	f8ad 300c 	strh.w	r3, [sp, #12]
    I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
    I2C_InitStructure.I2C_OwnAddress1 = 0x00;
 8000496:	f8ad 3010 	strh.w	r3, [sp, #16]
    I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 800049a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800049e:	f8ad 3012 	strh.w	r3, [sp, #18]
    I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80004a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80004a6:	f8ad 3014 	strh.w	r3, [sp, #20]
    I2C_InitStructure.I2C_ClockSpeed = 100000;    // 100 kHz operation
    I2C_Init(I2C1, &I2C_InitStructure);
 80004aa:	4c0b      	ldr	r4, [pc, #44]	; (80004d8 <I2C1_Init+0x74>)
    I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
    I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
    I2C_InitStructure.I2C_OwnAddress1 = 0x00;
    I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
    I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
    I2C_InitStructure.I2C_ClockSpeed = 100000;    // 100 kHz operation
 80004ac:	4b0b      	ldr	r3, [pc, #44]	; (80004dc <I2C1_Init+0x78>)
 80004ae:	a906      	add	r1, sp, #24
 80004b0:	f841 3d10 	str.w	r3, [r1, #-16]!
    I2C_Init(I2C1, &I2C_InitStructure);
 80004b4:	4620      	mov	r0, r4
    GPIO_Init(GPIOB, &GPIO_InitStructure);
    /*SCL is pin06 and SDA is pin 07 for I2C1*/

    /* I2C1 configuration */
    I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
    I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 80004b6:	f8ad 200e 	strh.w	r2, [sp, #14]
    I2C_InitStructure.I2C_OwnAddress1 = 0x00;
    I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
    I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
    I2C_InitStructure.I2C_ClockSpeed = 100000;    // 100 kHz operation
    I2C_Init(I2C1, &I2C_InitStructure);
 80004ba:	f001 ff6b 	bl	8002394 <I2C_Init>

     /*enable I2C*/
    I2C_Cmd(I2C1,ENABLE);
 80004be:	2101      	movs	r1, #1
 80004c0:	4620      	mov	r0, r4
 80004c2:	f001 ffdf 	bl	8002484 <I2C_Cmd>
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80004c6:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <I2C1_Init+0x7c>)
 80004c8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80004cc:	601a      	str	r2, [r3, #0]

    NVIC_EnableIRQ(I2C1_EV_IRQn);
}
 80004ce:	b006      	add	sp, #24
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	bf00      	nop
 80004d4:	40010c00 	.word	0x40010c00
 80004d8:	40005400 	.word	0x40005400
 80004dc:	000186a0 	.word	0x000186a0
 80004e0:	e000e100 	.word	0xe000e100

080004e4 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void){
 80004e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check on EV5 */
  if(I2C_GetITStatus(I2C1, I2C_IT_SB)== SET){
 80004e6:	495b      	ldr	r1, [pc, #364]	; (8000654 <I2C1_EV_IRQHandler+0x170>)
 80004e8:	485b      	ldr	r0, [pc, #364]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 80004ea:	f002 f8f6 	bl	80026da <I2C_GetITStatus>
 80004ee:	2801      	cmp	r0, #1
 80004f0:	4604      	mov	r4, r0
 80004f2:	d110      	bne.n	8000516 <I2C1_EV_IRQHandler+0x32>
    /* Send slave Address for read */
    I2C_Send7bitAddress(I2C1, slaveAddress<<1, I2C_Direction_Receiver);
 80004f4:	4b59      	ldr	r3, [pc, #356]	; (800065c <I2C1_EV_IRQHandler+0x178>)
 80004f6:	4602      	mov	r2, r0
 80004f8:	7819      	ldrb	r1, [r3, #0]
 80004fa:	4857      	ldr	r0, [pc, #348]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 80004fc:	0049      	lsls	r1, r1, #1
 80004fe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8000502:	f002 f836 	bl	8002572 <I2C_Send7bitAddress>
    if (NumberOfByteToReceive == 0x03){
 8000506:	4b56      	ldr	r3, [pc, #344]	; (8000660 <I2C1_EV_IRQHandler+0x17c>)
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	2b03      	cmp	r3, #3
 800050c:	d02b      	beq.n	8000566 <I2C1_EV_IRQHandler+0x82>
      /* Disable buffer Interrupts */
      I2C_ITConfig(I2C1, I2C_IT_BUF , DISABLE);
    }else{    	
      /* Enable buffer Interrupts */
      I2C_ITConfig(I2C1, I2C_IT_BUF , ENABLE);
 800050e:	4622      	mov	r2, r4
 8000510:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000514:	e08a      	b.n	800062c <I2C1_EV_IRQHandler+0x148>
    }
  }else if(I2C_GetITStatus(I2C1, I2C_IT_ADDR)== SET){
 8000516:	4953      	ldr	r1, [pc, #332]	; (8000664 <I2C1_EV_IRQHandler+0x180>)
 8000518:	484f      	ldr	r0, [pc, #316]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 800051a:	f002 f8de 	bl	80026da <I2C_GetITStatus>
 800051e:	2801      	cmp	r0, #1
 8000520:	d123      	bne.n	800056a <I2C1_EV_IRQHandler+0x86>
    if (NumberOfByteToReceive == 1){
 8000522:	4c4f      	ldr	r4, [pc, #316]	; (8000660 <I2C1_EV_IRQHandler+0x17c>)
 8000524:	7823      	ldrb	r3, [r4, #0]
 8000526:	2b01      	cmp	r3, #1
 8000528:	d103      	bne.n	8000532 <I2C1_EV_IRQHandler+0x4e>
      I2C_AcknowledgeConfig(I2C1, DISABLE);
 800052a:	2100      	movs	r1, #0
 800052c:	484a      	ldr	r0, [pc, #296]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 800052e:	f001 ffe5 	bl	80024fc <I2C_AcknowledgeConfig>
    }
    
    /* Clear ADDR Register */
    (void)(I2C1->SR1);
 8000532:	4849      	ldr	r0, [pc, #292]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 8000534:	8a83      	ldrh	r3, [r0, #20]
    (void)(I2C1->SR2);  
 8000536:	8b03      	ldrh	r3, [r0, #24]
    if (GenerateStartStatus == 0x00){ 
 8000538:	4b4b      	ldr	r3, [pc, #300]	; (8000668 <I2C1_EV_IRQHandler+0x184>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	2b00      	cmp	r3, #0
 800053e:	f040 8087 	bne.w	8000650 <I2C1_EV_IRQHandler+0x16c>
      if (NumberOfByteToReceive == 1){
 8000542:	7821      	ldrb	r1, [r4, #0]
 8000544:	b2c9      	uxtb	r1, r1
 8000546:	2901      	cmp	r1, #1
 8000548:	d101      	bne.n	800054e <I2C1_EV_IRQHandler+0x6a>
         I2C_GenerateSTOP(I2C1, ENABLE);  
 800054a:	f001 ffcb 	bl	80024e4 <I2C_GenerateSTOP>
      }  
      if (NumberOfByteToReceive == 2){
 800054e:	7823      	ldrb	r3, [r4, #0]
 8000550:	2b02      	cmp	r3, #2
 8000552:	d17d      	bne.n	8000650 <I2C1_EV_IRQHandler+0x16c>
        I2C_AcknowledgeConfig(I2C1, DISABLE);
 8000554:	2100      	movs	r1, #0
 8000556:	4840      	ldr	r0, [pc, #256]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 8000558:	f001 ffd0 	bl	80024fc <I2C_AcknowledgeConfig>
        I2C_NACKPositionConfig(I2C1, I2C_NACKPosition_Next);
 800055c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000560:	483d      	ldr	r0, [pc, #244]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 8000562:	f002 f84f 	bl	8002604 <I2C_NACKPositionConfig>
        /* Disable buffer Interrupts */
        I2C_ITConfig(I2C1, I2C_IT_BUF , DISABLE);
 8000566:	2200      	movs	r2, #0
 8000568:	e7d2      	b.n	8000510 <I2C1_EV_IRQHandler+0x2c>
      }
    }
  }else if((I2C_GetITStatus(I2C1, I2C_IT_RXNE)== SET)
 800056a:	4940      	ldr	r1, [pc, #256]	; (800066c <I2C1_EV_IRQHandler+0x188>)
 800056c:	483a      	ldr	r0, [pc, #232]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 800056e:	f002 f8b4 	bl	80026da <I2C_GetITStatus>
 8000572:	2801      	cmp	r0, #1
 8000574:	d125      	bne.n	80005c2 <I2C1_EV_IRQHandler+0xde>
  				&&(I2C_GetITStatus(I2C1, I2C_IT_BTF)== RESET)){  	
 8000576:	493e      	ldr	r1, [pc, #248]	; (8000670 <I2C1_EV_IRQHandler+0x18c>)
 8000578:	4837      	ldr	r0, [pc, #220]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 800057a:	f002 f8ae 	bl	80026da <I2C_GetITStatus>
 800057e:	4605      	mov	r5, r0
 8000580:	b9f8      	cbnz	r0, 80005c2 <I2C1_EV_IRQHandler+0xde>

    /* Store I2C received data */
    RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 8000582:	4a3c      	ldr	r2, [pc, #240]	; (8000674 <I2C1_EV_IRQHandler+0x190>)
 8000584:	4834      	ldr	r0, [pc, #208]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 8000586:	7814      	ldrb	r4, [r2, #0]
 8000588:	b2e4      	uxtb	r4, r4
 800058a:	1c63      	adds	r3, r4, #1
 800058c:	b2db      	uxtb	r3, r3
 800058e:	7013      	strb	r3, [r2, #0]
 8000590:	f001 ffec 	bl	800256c <I2C_ReceiveData>
 8000594:	4b38      	ldr	r3, [pc, #224]	; (8000678 <I2C1_EV_IRQHandler+0x194>)
 8000596:	5518      	strb	r0, [r3, r4]
    NumberOfByteToReceive--;
 8000598:	4b31      	ldr	r3, [pc, #196]	; (8000660 <I2C1_EV_IRQHandler+0x17c>)
 800059a:	7819      	ldrb	r1, [r3, #0]
 800059c:	461c      	mov	r4, r3
 800059e:	3901      	subs	r1, #1
 80005a0:	b2c9      	uxtb	r1, r1
 80005a2:	7019      	strb	r1, [r3, #0]
    
    if (NumberOfByteToReceive == 0x03){
 80005a4:	781a      	ldrb	r2, [r3, #0]
 80005a6:	2a03      	cmp	r2, #3
 80005a8:	d105      	bne.n	80005b6 <I2C1_EV_IRQHandler+0xd2>
      /* Disable buffer Interrupts */
      I2C_ITConfig(I2C1, I2C_IT_BUF , DISABLE);
 80005aa:	462a      	mov	r2, r5
 80005ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005b0:	4829      	ldr	r0, [pc, #164]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 80005b2:	f001 ffd0 	bl	8002556 <I2C_ITConfig>
    }
    if (NumberOfByteToReceive == 0x00){    	
 80005b6:	7823      	ldrb	r3, [r4, #0]
 80005b8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d147      	bne.n	8000650 <I2C1_EV_IRQHandler+0x16c>
 80005c0:	e032      	b.n	8000628 <I2C1_EV_IRQHandler+0x144>
      /* Disable Error and Buffer Interrupts */
      I2C_ITConfig(I2C1, (I2C_IT_EVT | I2C_IT_BUF), DISABLE);            
    }
  }else if(I2C_GetITStatus(I2C1, I2C_IT_BTF)== SET){ /* BUSY, MSL and RXNE flags */
 80005c2:	492b      	ldr	r1, [pc, #172]	; (8000670 <I2C1_EV_IRQHandler+0x18c>)
 80005c4:	4824      	ldr	r0, [pc, #144]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 80005c6:	f002 f888 	bl	80026da <I2C_GetITStatus>
 80005ca:	2801      	cmp	r0, #1
 80005cc:	4601      	mov	r1, r0
 80005ce:	d13f      	bne.n	8000650 <I2C1_EV_IRQHandler+0x16c>
    /* if Three bytes remaining for reception */
    if (NumberOfByteToReceive == 3){
 80005d0:	4c23      	ldr	r4, [pc, #140]	; (8000660 <I2C1_EV_IRQHandler+0x17c>)
 80005d2:	4d28      	ldr	r5, [pc, #160]	; (8000674 <I2C1_EV_IRQHandler+0x190>)
 80005d4:	7823      	ldrb	r3, [r4, #0]
 80005d6:	4f28      	ldr	r7, [pc, #160]	; (8000678 <I2C1_EV_IRQHandler+0x194>)
 80005d8:	2b03      	cmp	r3, #3
 80005da:	d104      	bne.n	80005e6 <I2C1_EV_IRQHandler+0x102>
      I2C_AcknowledgeConfig(I2C1, DISABLE);
 80005dc:	2100      	movs	r1, #0
 80005de:	481e      	ldr	r0, [pc, #120]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 80005e0:	f001 ff8c 	bl	80024fc <I2C_AcknowledgeConfig>
 80005e4:	e027      	b.n	8000636 <I2C1_EV_IRQHandler+0x152>
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
      NumberOfByteToReceive--;        
    }else if (NumberOfByteToReceive == 2){           
 80005e6:	7823      	ldrb	r3, [r4, #0]
 80005e8:	2b02      	cmp	r3, #2
 80005ea:	d124      	bne.n	8000636 <I2C1_EV_IRQHandler+0x152>
      I2C_GenerateSTOP(I2C1, ENABLE);    
 80005ec:	481a      	ldr	r0, [pc, #104]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 80005ee:	f001 ff79 	bl	80024e4 <I2C_GenerateSTOP>
      
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 80005f2:	782e      	ldrb	r6, [r5, #0]
 80005f4:	4818      	ldr	r0, [pc, #96]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 80005f6:	b2f6      	uxtb	r6, r6
 80005f8:	1c73      	adds	r3, r6, #1
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	702b      	strb	r3, [r5, #0]
 80005fe:	f001 ffb5 	bl	800256c <I2C_ReceiveData>
      NumberOfByteToReceive--;
 8000602:	7823      	ldrb	r3, [r4, #0]
      NumberOfByteToReceive--;        
    }else if (NumberOfByteToReceive == 2){           
      I2C_GenerateSTOP(I2C1, ENABLE);    
      
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 8000604:	55b8      	strb	r0, [r7, r6]
      NumberOfByteToReceive--;
 8000606:	3b01      	subs	r3, #1
 8000608:	b2db      	uxtb	r3, r3
 800060a:	7023      	strb	r3, [r4, #0]
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 800060c:	782e      	ldrb	r6, [r5, #0]
 800060e:	4812      	ldr	r0, [pc, #72]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 8000610:	b2f6      	uxtb	r6, r6
 8000612:	1c73      	adds	r3, r6, #1
 8000614:	b2db      	uxtb	r3, r3
 8000616:	702b      	strb	r3, [r5, #0]
 8000618:	f001 ffa8 	bl	800256c <I2C_ReceiveData>
      NumberOfByteToReceive--;        
 800061c:	7823      	ldrb	r3, [r4, #0]
      
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
      NumberOfByteToReceive--;
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 800061e:	55b8      	strb	r0, [r7, r6]
      NumberOfByteToReceive--;        
 8000620:	3b01      	subs	r3, #1
 8000622:	b2db      	uxtb	r3, r3
 8000624:	7023      	strb	r3, [r4, #0]
      /* Disable Error and Buffer Interrupts */
      I2C_ITConfig(I2C1, (I2C_IT_EVT | I2C_IT_BUF), DISABLE);            
 8000626:	2200      	movs	r2, #0
 8000628:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800062c:	480a      	ldr	r0, [pc, #40]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
      NumberOfByteToReceive--;
    }
  } 
 800062e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      NumberOfByteToReceive--;
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
      NumberOfByteToReceive--;        
      /* Disable Error and Buffer Interrupts */
      I2C_ITConfig(I2C1, (I2C_IT_EVT | I2C_IT_BUF), DISABLE);            
 8000632:	f001 bf90 	b.w	8002556 <I2C_ITConfig>
    }else{
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 8000636:	782e      	ldrb	r6, [r5, #0]
 8000638:	4807      	ldr	r0, [pc, #28]	; (8000658 <I2C1_EV_IRQHandler+0x174>)
 800063a:	b2f6      	uxtb	r6, r6
 800063c:	1c73      	adds	r3, r6, #1
 800063e:	b2db      	uxtb	r3, r3
 8000640:	702b      	strb	r3, [r5, #0]
 8000642:	f001 ff93 	bl	800256c <I2C_ReceiveData>
      NumberOfByteToReceive--;
 8000646:	7823      	ldrb	r3, [r4, #0]
      NumberOfByteToReceive--;        
      /* Disable Error and Buffer Interrupts */
      I2C_ITConfig(I2C1, (I2C_IT_EVT | I2C_IT_BUF), DISABLE);            
    }else{
      /* Store I2C received data */
      RxBuffer[Rx_Idx++] = I2C_ReceiveData (I2C1);
 8000648:	55b8      	strb	r0, [r7, r6]
      NumberOfByteToReceive--;
 800064a:	3b01      	subs	r3, #1
 800064c:	b2db      	uxtb	r3, r3
 800064e:	7023      	strb	r3, [r4, #0]
 8000650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000652:	bf00      	nop
 8000654:	02000001 	.word	0x02000001
 8000658:	40005400 	.word	0x40005400
 800065c:	20000b21 	.word	0x20000b21
 8000660:	20000b1e 	.word	0x20000b1e
 8000664:	02000002 	.word	0x02000002
 8000668:	20000b1d 	.word	0x20000b1d
 800066c:	06000040 	.word	0x06000040
 8000670:	02000004 	.word	0x02000004
 8000674:	20000b22 	.word	0x20000b22
 8000678:	20000b1f 	.word	0x20000b1f

0800067c <SysTick_Init>:
	/****************************************
	 *SystemFrequency/1000      1ms         *
	 *SystemFrequency/100000    10us        *
	 *SystemFrequency/1000000   1us         *
	 *****************************************/
	while (SysTick_Config(SystemCoreClock / 1000) != 0); // One SysTick interrupt now equals 1us
 800067c:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <SysTick_Init+0x24>)
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800067e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000682:	681b      	ldr	r3, [r3, #0]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 8000684:	21f0      	movs	r1, #240	; 0xf0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000686:	fbb3 f3f2 	udiv	r3, r3, r2
 800068a:	4a06      	ldr	r2, [pc, #24]	; (80006a4 <SysTick_Init+0x28>)
 800068c:	3b01      	subs	r3, #1
 800068e:	6053      	str	r3, [r2, #4]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <SysTick_Init+0x2c>)
 8000692:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000696:	2300      	movs	r3, #0
 8000698:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 800069a:	2307      	movs	r3, #7
 800069c:	6013      	str	r3, [r2, #0]
 800069e:	4770      	bx	lr
 80006a0:	20000004 	.word	0x20000004
 80006a4:	e000e010 	.word	0xe000e010
 80006a8:	e000ed00 	.word	0xe000ed00

080006ac <SysTick_Handler>:
/**
 * This method needs to be called in the SysTick_Handler
 */

void SysTick_Handler(void) {
	sysTickCounter++;
 80006ac:	4a02      	ldr	r2, [pc, #8]	; (80006b8 <SysTick_Handler+0xc>)
 80006ae:	6813      	ldr	r3, [r2, #0]
 80006b0:	3301      	adds	r3, #1
 80006b2:	6013      	str	r3, [r2, #0]
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	200000b8 	.word	0x200000b8

080006bc <delay>:
	uint32_t i = sysTickCounter;
	while (sysTickCounter - i < n);
}*/
 
void delay(uint32_t n) {
	uint32_t i = sysTickCounter;
 80006bc:	4b03      	ldr	r3, [pc, #12]	; (80006cc <delay+0x10>)
 80006be:	6819      	ldr	r1, [r3, #0]
	while ((sysTickCounter - i) < (n));
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	1a52      	subs	r2, r2, r1
 80006c4:	4282      	cmp	r2, r0
 80006c6:	d3fb      	bcc.n	80006c0 <delay+0x4>
}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	200000b8 	.word	0x200000b8

080006d0 <millis>:

uint32_t millis(void){
	return sysTickCounter;
 80006d0:	4b01      	ldr	r3, [pc, #4]	; (80006d8 <millis+0x8>)
 80006d2:	6818      	ldr	r0, [r3, #0]
}
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	200000b8 	.word	0x200000b8

080006dc <RCC_Configuration>:

void RCC_Configuration(void){
 80006dc:	b508      	push	{r3, lr}
  /* PCLK1 = HCLK/4 */
  RCC_PCLK1Config(RCC_HCLK_Div4);
 80006de:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80006e2:	f002 f919 	bl	8002918 <RCC_PCLK1Config>

  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4, ENABLE);
 80006e6:	2101      	movs	r1, #1
 80006e8:	2007      	movs	r0, #7
 80006ea:	f002 f9c7 	bl	8002a7c <RCC_APB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 80006ee:	2101      	movs	r1, #1
 80006f0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80006f4:	f002 f9b6 	bl	8002a64 <RCC_APB2PeriphClockCmd>
 
 
  /* GPIOA, GPIOB and GPIOC clock enable */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 80006f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4, ENABLE);
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 
 
  /* GPIOA, GPIOB and GPIOC clock enable */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
 80006fc:	2101      	movs	r1, #1
 80006fe:	201d      	movs	r0, #29
 8000700:	f002 b9b0 	b.w	8002a64 <RCC_APB2PeriphClockCmd>

08000704 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8000704:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
 8000706:	4b14      	ldr	r3, [pc, #80]	; (8000758 <ADC_DeInit+0x54>)
 8000708:	4298      	cmp	r0, r3
 800070a:	d108      	bne.n	800071e <ADC_DeInit+0x1a>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 800070c:	2101      	movs	r1, #1
 800070e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000712:	f002 f9bf 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8000716:	2100      	movs	r1, #0
 8000718:	f44f 7000 	mov.w	r0, #512	; 0x200
 800071c:	e016      	b.n	800074c <ADC_DeInit+0x48>
  }
  else if (ADCx == ADC2)
 800071e:	4b0f      	ldr	r3, [pc, #60]	; (800075c <ADC_DeInit+0x58>)
 8000720:	4298      	cmp	r0, r3
 8000722:	d108      	bne.n	8000736 <ADC_DeInit+0x32>
  {
    /* Enable ADC2 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8000724:	2101      	movs	r1, #1
 8000726:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800072a:	f002 f9b3 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    /* Release ADC2 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 800072e:	2100      	movs	r1, #0
 8000730:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000734:	e00a      	b.n	800074c <ADC_DeInit+0x48>
  }
  else
  {
    if (ADCx == ADC3)
 8000736:	4b0a      	ldr	r3, [pc, #40]	; (8000760 <ADC_DeInit+0x5c>)
 8000738:	4298      	cmp	r0, r3
 800073a:	d10b      	bne.n	8000754 <ADC_DeInit+0x50>
    {
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 800073c:	2101      	movs	r1, #1
 800073e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000742:	f002 f9a7 	bl	8002a94 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8000746:	2100      	movs	r1, #0
 8000748:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    }
  }
}
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (ADCx == ADC3)
    {
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8000750:	f002 b9a0 	b.w	8002a94 <RCC_APB2PeriphResetCmd>
 8000754:	bd08      	pop	{r3, pc}
 8000756:	bf00      	nop
 8000758:	40012400 	.word	0x40012400
 800075c:	40012800 	.word	0x40012800
 8000760:	40013c00 	.word	0x40013c00

08000764 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000764:	6843      	ldr	r3, [r0, #4]
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000766:	b510      	push	{r4, lr}
 8000768:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800076c:	680b      	ldr	r3, [r1, #0]
 800076e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000772:	4313      	orrs	r3, r2
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8000774:	790a      	ldrb	r2, [r1, #4]
 8000776:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800077a:	6043      	str	r3, [r0, #4]
 800077c:	68ca      	ldr	r2, [r1, #12]
 800077e:	688b      	ldr	r3, [r1, #8]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000780:	6884      	ldr	r4, [r0, #8]
 8000782:	431a      	orrs	r2, r3
 8000784:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <ADC_Init+0x44>)
 8000786:	4023      	ands	r3, r4
 8000788:	4313      	orrs	r3, r2
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 800078a:	794a      	ldrb	r2, [r1, #5]
 800078c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000790:	6083      	str	r3, [r0, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000792:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8000794:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 8000798:	7c0b      	ldrb	r3, [r1, #16]
 800079a:	3b01      	subs	r3, #1
 800079c:	b2db      	uxtb	r3, r3
 800079e:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80007a2:	62c3      	str	r3, [r0, #44]	; 0x2c
 80007a4:	bd10      	pop	{r4, pc}
 80007a6:	bf00      	nop
 80007a8:	fff1f7fd 	.word	0xfff1f7fd

080007ac <ADC_StructInit>:
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80007ac:	2300      	movs	r3, #0
 80007ae:	6003      	str	r3, [r0, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80007b0:	7103      	strb	r3, [r0, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80007b2:	7143      	strb	r3, [r0, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80007b4:	6083      	str	r3, [r0, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80007b6:	60c3      	str	r3, [r0, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 80007b8:	2301      	movs	r3, #1
 80007ba:	7403      	strb	r3, [r0, #16]
 80007bc:	4770      	bx	lr

080007be <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80007be:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007c0:	b111      	cbz	r1, 80007c8 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80007c2:	f043 0301 	orr.w	r3, r3, #1
 80007c6:	e001      	b.n	80007cc <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 80007c8:	f023 0301 	bic.w	r3, r3, #1
 80007cc:	6083      	str	r3, [r0, #8]
 80007ce:	4770      	bx	lr

080007d0 <ADC_DMACmd>:
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80007d0:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007d2:	b111      	cbz	r1, 80007da <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80007d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007d8:	e001      	b.n	80007de <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 80007da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007de:	6083      	str	r3, [r0, #8]
 80007e0:	4770      	bx	lr

080007e2 <ADC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80007e2:	b2c9      	uxtb	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80007e4:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
 80007e6:	b10a      	cbz	r2, 80007ec <ADC_ITConfig+0xa>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80007e8:	4319      	orrs	r1, r3
 80007ea:	e001      	b.n	80007f0 <ADC_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80007ec:	ea23 0101 	bic.w	r1, r3, r1
 80007f0:	6041      	str	r1, [r0, #4]
 80007f2:	4770      	bx	lr

080007f4 <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 80007f4:	6883      	ldr	r3, [r0, #8]
 80007f6:	f043 0308 	orr.w	r3, r3, #8
 80007fa:	6083      	str	r3, [r0, #8]
 80007fc:	4770      	bx	lr

080007fe <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 80007fe:	6880      	ldr	r0, [r0, #8]
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8000800:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8000804:	4770      	bx	lr

08000806 <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8000806:	6883      	ldr	r3, [r0, #8]
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6083      	str	r3, [r0, #8]
 800080e:	4770      	bx	lr

08000810 <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8000810:	6880      	ldr	r0, [r0, #8]
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
}
 8000812:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000816:	4770      	bx	lr

08000818 <ADC_SoftwareStartConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8000818:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800081a:	b111      	cbz	r1, 8000822 <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 800081c:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000820:	e001      	b.n	8000826 <ADC_SoftwareStartConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8000822:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8000826:	6083      	str	r3, [r0, #8]
 8000828:	4770      	bx	lr

0800082a <ADC_GetSoftwareStartConvStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
 800082a:	6880      	ldr	r0, [r0, #8]
    /* SWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
}
 800082c:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8000830:	4770      	bx	lr

08000832 <ADC_DiscModeChannelCountConfig>:
  uint32_t tmpreg2 = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8000832:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8000834:	3901      	subs	r1, #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8000836:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 800083a:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 800083e:	6043      	str	r3, [r0, #4]
 8000840:	4770      	bx	lr

08000842 <ADC_DiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8000842:	6843      	ldr	r3, [r0, #4]
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000844:	b111      	cbz	r1, 800084c <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8000846:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800084a:	e001      	b.n	8000850 <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 800084c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000850:	6043      	str	r3, [r0, #4]
 8000852:	4770      	bx	lr

08000854 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000854:	2909      	cmp	r1, #9
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000856:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000858:	d90d      	bls.n	8000876 <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 800085a:	f1a1 040a 	sub.w	r4, r1, #10
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800085e:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000860:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000864:	2507      	movs	r5, #7
 8000866:	40a5      	lsls	r5, r4
 8000868:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 800086c:	fa03 f404 	lsl.w	r4, r3, r4
 8000870:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000872:	60c4      	str	r4, [r0, #12]
 8000874:	e00a      	b.n	800088c <ADC_RegularChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000876:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000878:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 800087c:	2507      	movs	r5, #7
 800087e:	40a5      	lsls	r5, r4
 8000880:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000884:	fa03 f404 	lsl.w	r4, r3, r4
 8000888:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800088a:	6104      	str	r4, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800088c:	2a06      	cmp	r2, #6
 800088e:	d80c      	bhi.n	80008aa <ADC_RegularChannelConfig+0x56>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000890:	3a01      	subs	r2, #1
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000892:	6b44      	ldr	r4, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000894:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000898:	231f      	movs	r3, #31
 800089a:	4093      	lsls	r3, r2
 800089c:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008a0:	fa01 f202 	lsl.w	r2, r1, r2
 80008a4:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80008a6:	6342      	str	r2, [r0, #52]	; 0x34
 80008a8:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80008aa:	2a0c      	cmp	r2, #12
 80008ac:	d80c      	bhi.n	80008c8 <ADC_RegularChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80008ae:	3a07      	subs	r2, #7
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80008b0:	6b04      	ldr	r4, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80008b2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008b6:	231f      	movs	r3, #31
 80008b8:	4093      	lsls	r3, r2
 80008ba:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008be:	fa01 f202 	lsl.w	r2, r1, r2
 80008c2:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80008c4:	6302      	str	r2, [r0, #48]	; 0x30
 80008c6:	bd70      	pop	{r4, r5, r6, pc}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80008c8:	3a0d      	subs	r2, #13
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 80008ca:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80008cc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008d0:	231f      	movs	r3, #31
 80008d2:	4093      	lsls	r3, r2
 80008d4:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008d8:	fa01 f202 	lsl.w	r2, r1, r2
 80008dc:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80008de:	62c2      	str	r2, [r0, #44]	; 0x2c
 80008e0:	bd70      	pop	{r4, r5, r6, pc}

080008e2 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 80008e2:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008e4:	b111      	cbz	r1, 80008ec <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 80008e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80008ea:	e001      	b.n	80008f0 <ADC_ExternalTrigConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 80008ec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80008f0:	6083      	str	r3, [r0, #8]
 80008f2:	4770      	bx	lr

080008f4 <ADC_GetConversionValue>:
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80008f4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 80008f6:	b280      	uxth	r0, r0
 80008f8:	4770      	bx	lr

080008fa <ADC_GetDualModeConversionValue>:
  * @retval The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
 80008fa:	4b01      	ldr	r3, [pc, #4]	; (8000900 <ADC_GetDualModeConversionValue+0x6>)
 80008fc:	6818      	ldr	r0, [r3, #0]
}
 80008fe:	4770      	bx	lr
 8000900:	4001244c 	.word	0x4001244c

08000904 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8000904:	6843      	ldr	r3, [r0, #4]
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000906:	b111      	cbz	r1, 800090e <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8000908:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800090c:	e001      	b.n	8000912 <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 800090e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000912:	6043      	str	r3, [r0, #4]
 8000914:	4770      	bx	lr

08000916 <ADC_InjectedDiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8000916:	6843      	ldr	r3, [r0, #4]
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000918:	b111      	cbz	r1, 8000920 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 800091a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800091e:	e001      	b.n	8000924 <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8000920:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000924:	6043      	str	r3, [r0, #4]
 8000926:	4770      	bx	lr

08000928 <ADC_ExternalTrigInjectedConvConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8000928:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 800092a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 800092e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8000930:	6081      	str	r1, [r0, #8]
 8000932:	4770      	bx	lr

08000934 <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8000934:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000936:	b111      	cbz	r1, 800093e <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8000938:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800093c:	e001      	b.n	8000942 <ADC_ExternalTrigInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 800093e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000942:	6083      	str	r3, [r0, #8]
 8000944:	4770      	bx	lr

08000946 <ADC_SoftwareStartInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8000946:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000948:	b111      	cbz	r1, 8000950 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 800094a:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 800094e:	e001      	b.n	8000954 <ADC_SoftwareStartInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8000950:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8000954:	6083      	str	r3, [r0, #8]
 8000956:	4770      	bx	lr

08000958 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
 8000958:	6880      	ldr	r0, [r0, #8]
    /* JSWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 800095a:	f3c0 5040 	ubfx	r0, r0, #21, #1
 800095e:	4770      	bx	lr

08000960 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000960:	2909      	cmp	r1, #9
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000962:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000964:	d90d      	bls.n	8000982 <ADC_InjectedChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8000966:	f1a1 040a 	sub.w	r4, r1, #10
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800096a:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 800096c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000970:	2507      	movs	r5, #7
 8000972:	40a5      	lsls	r5, r4
 8000974:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000978:	fa03 f404 	lsl.w	r4, r3, r4
 800097c:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800097e:	60c4      	str	r4, [r0, #12]
 8000980:	e00a      	b.n	8000998 <ADC_InjectedChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000982:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000984:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000988:	2507      	movs	r5, #7
 800098a:	40a5      	lsls	r5, r4
 800098c:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000990:	fa03 f404 	lsl.w	r4, r3, r4
 8000994:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000996:	6104      	str	r4, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000998:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800099a:	3202      	adds	r2, #2
 800099c:	f3c3 5401 	ubfx	r4, r3, #20, #2
 80009a0:	1b12      	subs	r2, r2, r4
 80009a2:	b2d2      	uxtb	r2, r2
 80009a4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80009a8:	241f      	movs	r4, #31
 80009aa:	4094      	lsls	r4, r2
 80009ac:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80009b0:	4091      	lsls	r1, r2
 80009b2:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80009b4:	6381      	str	r1, [r0, #56]	; 0x38
 80009b6:	bd70      	pop	{r4, r5, r6, pc}

080009b8 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80009b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 80009ba:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 80009bc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 80009c0:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80009c4:	6383      	str	r3, [r0, #56]	; 0x38
 80009c6:	4770      	bx	lr

080009c8 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 80009c8:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  
  tmp = (uint32_t)ADCx;
 80009ce:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel;
 80009d0:	9b01      	ldr	r3, [sp, #4]
 80009d2:	4419      	add	r1, r3
 80009d4:	9101      	str	r1, [sp, #4]
  
  /* Set the selected injected channel data offset */
  *(__IO uint32_t *) tmp = (uint32_t)Offset;
 80009d6:	9b01      	ldr	r3, [sp, #4]
 80009d8:	601a      	str	r2, [r3, #0]
}
 80009da:	b002      	add	sp, #8
 80009dc:	4770      	bx	lr

080009de <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 80009de:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 80009e4:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel + JDR_Offset;
 80009e6:	9b01      	ldr	r3, [sp, #4]
 80009e8:	3328      	adds	r3, #40	; 0x28
 80009ea:	4419      	add	r1, r3
 80009ec:	9101      	str	r1, [sp, #4]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
 80009ee:	9b01      	ldr	r3, [sp, #4]
 80009f0:	6818      	ldr	r0, [r3, #0]
}
 80009f2:	b280      	uxth	r0, r0
 80009f4:	b002      	add	sp, #8
 80009f6:	4770      	bx	lr

080009f8 <ADC_AnalogWatchdogCmd>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 80009f8:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 80009fa:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80009fe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8000a02:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000a04:	6041      	str	r1, [r0, #4]
 8000a06:	4770      	bx	lr

08000a08 <ADC_AnalogWatchdogThresholdsConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8000a08:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8000a0a:	6282      	str	r2, [r0, #40]	; 0x28
 8000a0c:	4770      	bx	lr

08000a0e <ADC_AnalogWatchdogSingleChannelConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8000a0e:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8000a10:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8000a14:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000a16:	6041      	str	r1, [r0, #4]
 8000a18:	4770      	bx	lr

08000a1a <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 8000a1a:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <ADC_TempSensorVrefintCmd+0x16>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8000a1c:	689a      	ldr	r2, [r3, #8]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a1e:	b110      	cbz	r0, 8000a26 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8000a20:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000a24:	e001      	b.n	8000a2a <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8000a26:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	40012400 	.word	0x40012400

08000a34 <ADC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000a34:	6803      	ldr	r3, [r0, #0]
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000a36:	4219      	tst	r1, r3
}
 8000a38:	bf14      	ite	ne
 8000a3a:	2001      	movne	r0, #1
 8000a3c:	2000      	moveq	r0, #0
 8000a3e:	4770      	bx	lr

08000a40 <ADC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000a40:	43c9      	mvns	r1, r1
 8000a42:	6001      	str	r1, [r0, #0]
 8000a44:	4770      	bx	lr

08000a46 <ADC_GetITStatus>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8000a46:	6843      	ldr	r3, [r0, #4]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8000a48:	6800      	ldr	r0, [r0, #0]
 8000a4a:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8000a4e:	d004      	beq.n	8000a5a <ADC_GetITStatus+0x14>
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8000a50:	b2c9      	uxtb	r1, r1
 8000a52:	4219      	tst	r1, r3
 8000a54:	bf14      	ite	ne
 8000a56:	2001      	movne	r0, #1
 8000a58:	2000      	moveq	r0, #0
    /* ADC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 8000a5a:	4770      	bx	lr

08000a5c <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8000a5c:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8000a60:	6001      	str	r1, [r0, #0]
 8000a62:	4770      	bx	lr

08000a64 <BKP_DeInit>:
  * @brief  Deinitializes the BKP peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void BKP_DeInit(void)
{
 8000a64:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 8000a66:	2001      	movs	r0, #1
 8000a68:	f002 f82c 	bl	8002ac4 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
}
 8000a6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 8000a70:	2000      	movs	r0, #0
 8000a72:	f002 b827 	b.w	8002ac4 <RCC_BackupResetCmd>

08000a76 <BKP_TamperPinLevelConfig>:
  */
void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));
  *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel;
 8000a76:	4b01      	ldr	r3, [pc, #4]	; (8000a7c <BKP_TamperPinLevelConfig+0x6>)
 8000a78:	6018      	str	r0, [r3, #0]
 8000a7a:	4770      	bx	lr
 8000a7c:	420d8604 	.word	0x420d8604

08000a80 <BKP_TamperPinCmd>:
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
 8000a80:	4b01      	ldr	r3, [pc, #4]	; (8000a88 <BKP_TamperPinCmd+0x8>)
 8000a82:	6018      	str	r0, [r3, #0]
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	420d8600 	.word	0x420d8600

08000a8c <BKP_ITConfig>:
  */
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState;
 8000a8c:	4b01      	ldr	r3, [pc, #4]	; (8000a94 <BKP_ITConfig+0x8>)
 8000a8e:	6018      	str	r0, [r3, #0]
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	420d8688 	.word	0x420d8688

08000a98 <BKP_RTCOutputConfig>:
void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));
  tmpreg = BKP->RTCCR;
 8000a98:	4a04      	ldr	r2, [pc, #16]	; (8000aac <BKP_RTCOutputConfig+0x14>)
 8000a9a:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_MASK;
 8000a9c:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8000aa0:	041b      	lsls	r3, r3, #16
 8000aa2:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 8000aa4:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8000aa6:	8590      	strh	r0, [r2, #44]	; 0x2c
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	40006c00 	.word	0x40006c00

08000ab0 <BKP_SetRTCCalibrationValue>:
void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));
  tmpreg = BKP->RTCCR;
 8000ab0:	4a04      	ldr	r2, [pc, #16]	; (8000ac4 <BKP_SetRTCCalibrationValue+0x14>)
 8000ab2:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_MASK;
 8000ab4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000ab8:	041b      	lsls	r3, r3, #16
 8000aba:	0c1b      	lsrs	r3, r3, #16
  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 8000abc:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8000abe:	8590      	strh	r0, [r2, #44]	; 0x2c
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	40006c00 	.word	0x40006c00

08000ac8 <BKP_WriteBackupRegister>:
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @param  Data: data to write
  * @retval None
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
 8000ac8:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 8000ace:	4b04      	ldr	r3, [pc, #16]	; (8000ae0 <BKP_WriteBackupRegister+0x18>)
 8000ad0:	9301      	str	r3, [sp, #4]
  tmp += BKP_DR;
 8000ad2:	9b01      	ldr	r3, [sp, #4]
 8000ad4:	4418      	add	r0, r3
 8000ad6:	9001      	str	r0, [sp, #4]

  *(__IO uint32_t *) tmp = Data;
 8000ad8:	9b01      	ldr	r3, [sp, #4]
 8000ada:	6019      	str	r1, [r3, #0]
}
 8000adc:	b002      	add	sp, #8
 8000ade:	4770      	bx	lr
 8000ae0:	40006c00 	.word	0x40006c00

08000ae4 <BKP_ReadBackupRegister>:
  * @param  BKP_DR: specifies the Data Backup Register.
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @retval The content of the specified Data Backup Register
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
 8000ae4:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 8000aea:	4b05      	ldr	r3, [pc, #20]	; (8000b00 <BKP_ReadBackupRegister+0x1c>)
 8000aec:	9301      	str	r3, [sp, #4]
  tmp += BKP_DR;
 8000aee:	9b01      	ldr	r3, [sp, #4]
 8000af0:	4418      	add	r0, r3
 8000af2:	9001      	str	r0, [sp, #4]

  return (*(__IO uint16_t *) tmp);
 8000af4:	9b01      	ldr	r3, [sp, #4]
 8000af6:	8818      	ldrh	r0, [r3, #0]
}
 8000af8:	b280      	uxth	r0, r0
 8000afa:	b002      	add	sp, #8
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	40006c00 	.word	0x40006c00

08000b04 <BKP_GetFlagStatus>:
  * @param  None
  * @retval The new state of the Tamper Pin Event flag (SET or RESET).
  */
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB);
 8000b04:	4b01      	ldr	r3, [pc, #4]	; (8000b0c <BKP_GetFlagStatus+0x8>)
 8000b06:	6818      	ldr	r0, [r3, #0]
}
 8000b08:	b2c0      	uxtb	r0, r0
 8000b0a:	4770      	bx	lr
 8000b0c:	420d86a0 	.word	0x420d86a0

08000b10 <BKP_ClearFlag>:
  * @retval None
  */
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= BKP_CSR_CTE;
 8000b10:	4a03      	ldr	r2, [pc, #12]	; (8000b20 <BKP_ClearFlag+0x10>)
 8000b12:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	f043 0301 	orr.w	r3, r3, #1
 8000b1a:	8693      	strh	r3, [r2, #52]	; 0x34
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	40006c00 	.word	0x40006c00

08000b24 <BKP_GetITStatus>:
  * @param  None
  * @retval The new state of the Tamper Pin Interrupt (SET or RESET).
  */
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB);
 8000b24:	4b01      	ldr	r3, [pc, #4]	; (8000b2c <BKP_GetITStatus+0x8>)
 8000b26:	6818      	ldr	r0, [r3, #0]
}
 8000b28:	b2c0      	uxtb	r0, r0
 8000b2a:	4770      	bx	lr
 8000b2c:	420d86a4 	.word	0x420d86a4

08000b30 <BKP_ClearITPendingBit>:
  * @retval None
  */
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= BKP_CSR_CTI;
 8000b30:	4a03      	ldr	r2, [pc, #12]	; (8000b40 <BKP_ClearITPendingBit+0x10>)
 8000b32:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	f043 0302 	orr.w	r3, r3, #2
 8000b3a:	8693      	strh	r3, [r2, #52]	; 0x34
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	40006c00 	.word	0x40006c00

08000b44 <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8000b44:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8000b46:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <CAN_DeInit+0x30>)
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8000b48:	2101      	movs	r1, #1
void CAN_DeInit(CAN_TypeDef* CANx)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8000b4a:	4298      	cmp	r0, r3
 8000b4c:	d107      	bne.n	8000b5e <CAN_DeInit+0x1a>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8000b4e:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000b52:	f001 ffab 	bl	8002aac <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 8000b56:	2100      	movs	r1, #0
 8000b58:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000b5c:	e006      	b.n	8000b6c <CAN_DeInit+0x28>
  }
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 8000b5e:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000b62:	f001 ffa3 	bl	8002aac <RCC_APB1PeriphResetCmd>
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 8000b66:	2100      	movs	r1, #0
 8000b68:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  }
}
 8000b6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 8000b70:	f001 bf9c 	b.w	8002aac <RCC_APB1PeriphResetCmd>
 8000b74:	40006400 	.word	0x40006400

08000b78 <CAN_Init>:
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8000b78:	6803      	ldr	r3, [r0, #0]
 8000b7a:	f023 0302 	bic.w	r3, r3, #2
 8000b7e:	6003      	str	r3, [r0, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 8000b80:	6803      	ldr	r3, [r0, #0]
 8000b82:	f043 0301 	orr.w	r3, r3, #1
 8000b86:	6003      	str	r3, [r0, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000b88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b8c:	6842      	ldr	r2, [r0, #4]
 8000b8e:	07d2      	lsls	r2, r2, #31
 8000b90:	d401      	bmi.n	8000b96 <CAN_Init+0x1e>
 8000b92:	3b01      	subs	r3, #1
 8000b94:	d1fa      	bne.n	8000b8c <CAN_Init+0x14>
  {
    wait_ack++;
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8000b96:	6843      	ldr	r3, [r0, #4]
 8000b98:	f013 0301 	ands.w	r3, r3, #1
 8000b9c:	d055      	beq.n	8000c4a <CAN_Init+0xd2>
    InitStatus = CAN_InitStatus_Failed;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 8000b9e:	798b      	ldrb	r3, [r1, #6]
 8000ba0:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TTCM;
 8000ba2:	6803      	ldr	r3, [r0, #0]
 8000ba4:	bf0c      	ite	eq
 8000ba6:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 8000baa:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 8000bae:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8000bb0:	79cb      	ldrb	r3, [r1, #7]
 8000bb2:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_ABOM;
 8000bb4:	6803      	ldr	r3, [r0, #0]
 8000bb6:	bf0c      	ite	eq
 8000bb8:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 8000bbc:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8000bc0:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8000bc2:	7a0b      	ldrb	r3, [r1, #8]
 8000bc4:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_AWUM;
 8000bc6:	6803      	ldr	r3, [r0, #0]
 8000bc8:	bf0c      	ite	eq
 8000bca:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 8000bce:	f023 0320 	bicne.w	r3, r3, #32
 8000bd2:	6003      	str	r3, [r0, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8000bd4:	7a4b      	ldrb	r3, [r1, #9]
 8000bd6:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_NART;
 8000bd8:	6803      	ldr	r3, [r0, #0]
 8000bda:	bf0c      	ite	eq
 8000bdc:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 8000be0:	f023 0310 	bicne.w	r3, r3, #16
 8000be4:	6003      	str	r3, [r0, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8000be6:	7a8b      	ldrb	r3, [r1, #10]
 8000be8:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_RFLM;
 8000bea:	6803      	ldr	r3, [r0, #0]
 8000bec:	bf0c      	ite	eq
 8000bee:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 8000bf2:	f023 0308 	bicne.w	r3, r3, #8
 8000bf6:	6003      	str	r3, [r0, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8000bf8:	7acb      	ldrb	r3, [r1, #11]
 8000bfa:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TXFP;
 8000bfc:	6803      	ldr	r3, [r0, #0]
 8000bfe:	bf0c      	ite	eq
 8000c00:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 8000c04:	f023 0304 	bicne.w	r3, r3, #4
 8000c08:	6003      	str	r3, [r0, #0]

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000c0a:	78cb      	ldrb	r3, [r1, #3]
 8000c0c:	788a      	ldrb	r2, [r1, #2]
 8000c0e:	061b      	lsls	r3, r3, #24
 8000c10:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 8000c14:	790a      	ldrb	r2, [r1, #4]
 8000c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c1a:	794a      	ldrb	r2, [r1, #5]
 8000c1c:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8000c20:	880a      	ldrh	r2, [r1, #0]
 8000c22:	3a01      	subs	r2, #1
 8000c24:	4313      	orrs	r3, r2
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000c26:	61c3      	str	r3, [r0, #28]
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 8000c28:	6803      	ldr	r3, [r0, #0]
 8000c2a:	f023 0301 	bic.w	r3, r3, #1
 8000c2e:	6003      	str	r3, [r0, #0]

   /* Wait the acknowledge */
   wait_ack = 0;

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000c30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c34:	6842      	ldr	r2, [r0, #4]
 8000c36:	07d2      	lsls	r2, r2, #31
 8000c38:	d501      	bpl.n	8000c3e <CAN_Init+0xc6>
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	d1fa      	bne.n	8000c34 <CAN_Init+0xbc>
   {
     wait_ack++;
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000c3e:	6840      	ldr	r0, [r0, #4]
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
  {
    InitStatus = CAN_InitStatus_Failed;
 8000c40:	f000 0001 	and.w	r0, r0, #1
 8000c44:	f080 0001 	eor.w	r0, r0, #1
 8000c48:	4770      	bx	lr
 8000c4a:	4618      	mov	r0, r3
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
}
 8000c4c:	4770      	bx	lr

08000c4e <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8000c4e:	7a83      	ldrb	r3, [r0, #10]
 8000c50:	2201      	movs	r2, #1
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
  *                               structure that contains the configuration 
  *                               information.
  * @retval None.
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8000c56:	b570      	push	{r4, r5, r6, lr}

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8000c58:	43dc      	mvns	r4, r3
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000c5a:	4a33      	ldr	r2, [pc, #204]	; (8000d28 <CAN_FilterInit+0xda>)
 8000c5c:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
 8000c60:	f041 0101 	orr.w	r1, r1, #1
 8000c64:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8000c68:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 8000c6c:	4021      	ands	r1, r4
 8000c6e:	f8c2 121c 	str.w	r1, [r2, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8000c72:	7b01      	ldrb	r1, [r0, #12]
 8000c74:	b9a1      	cbnz	r1, 8000ca0 <CAN_FilterInit+0x52>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8000c76:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000c7a:	88c6      	ldrh	r6, [r0, #6]

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8000c7c:	4021      	ands	r1, r4
 8000c7e:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000c82:	7a81      	ldrb	r1, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000c84:	8845      	ldrh	r5, [r0, #2]
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000c86:	3148      	adds	r1, #72	; 0x48
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000c88:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000c8c:	f842 5031 	str.w	r5, [r2, r1, lsl #3]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000c90:	8802      	ldrh	r2, [r0, #0]
 8000c92:	8881      	ldrh	r1, [r0, #4]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000c94:	7a85      	ldrb	r5, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000c96:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000c9a:	4a24      	ldr	r2, [pc, #144]	; (8000d2c <CAN_FilterInit+0xde>)
 8000c9c:	00ed      	lsls	r5, r5, #3
 8000c9e:	5151      	str	r1, [r2, r5]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8000ca0:	7b02      	ldrb	r2, [r0, #12]
 8000ca2:	2a01      	cmp	r2, #1
 8000ca4:	d115      	bne.n	8000cd2 <CAN_FilterInit+0x84>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000ca6:	4a20      	ldr	r2, [pc, #128]	; (8000d28 <CAN_FilterInit+0xda>)
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000ca8:	8806      	ldrh	r6, [r0, #0]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000caa:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000cae:	8845      	ldrh	r5, [r0, #2]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000cb6:	7a81      	ldrb	r1, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000cb8:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000cbc:	3148      	adds	r1, #72	; 0x48
 8000cbe:	f842 5031 	str.w	r5, [r2, r1, lsl #3]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000cc2:	88c2      	ldrh	r2, [r0, #6]
 8000cc4:	8881      	ldrh	r1, [r0, #4]
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000cc6:	7a85      	ldrb	r5, [r0, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000cc8:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000ccc:	4a17      	ldr	r2, [pc, #92]	; (8000d2c <CAN_FilterInit+0xde>)
 8000cce:	00ed      	lsls	r5, r5, #3
 8000cd0:	5151      	str	r1, [r2, r5]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8000cd2:	7ac2      	ldrb	r2, [r0, #11]
 8000cd4:	4914      	ldr	r1, [pc, #80]	; (8000d28 <CAN_FilterInit+0xda>)
 8000cd6:	b91a      	cbnz	r2, 8000ce0 <CAN_FilterInit+0x92>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8000cd8:	f8d1 2204 	ldr.w	r2, [r1, #516]	; 0x204
 8000cdc:	4022      	ands	r2, r4
 8000cde:	e002      	b.n	8000ce6 <CAN_FilterInit+0x98>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000ce0:	f8d1 2204 	ldr.w	r2, [r1, #516]	; 0x204
 8000ce4:	431a      	orrs	r2, r3
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000ce6:	8905      	ldrh	r5, [r0, #8]
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000ce8:	f8c1 2204 	str.w	r2, [r1, #516]	; 0x204
 8000cec:	4a0e      	ldr	r2, [pc, #56]	; (8000d28 <CAN_FilterInit+0xda>)
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000cee:	b92d      	cbnz	r5, 8000cfc <CAN_FilterInit+0xae>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 8000cf0:	f8d1 5214 	ldr.w	r5, [r1, #532]	; 0x214
 8000cf4:	402c      	ands	r4, r5
 8000cf6:	f8c1 4214 	str.w	r4, [r1, #532]	; 0x214
 8000cfa:	e006      	b.n	8000d0a <CAN_FilterInit+0xbc>
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 8000cfc:	2d01      	cmp	r5, #1
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8000cfe:	bf02      	ittt	eq
 8000d00:	f8d2 1214 	ldreq.w	r1, [r2, #532]	; 0x214
 8000d04:	4319      	orreq	r1, r3
 8000d06:	f8c2 1214 	streq.w	r1, [r2, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8000d0a:	7b41      	ldrb	r1, [r0, #13]
 8000d0c:	2901      	cmp	r1, #1
  {
    CAN1->FA1R |= filter_number_bit_pos;
 8000d0e:	bf02      	ittt	eq
 8000d10:	f8d2 121c 	ldreq.w	r1, [r2, #540]	; 0x21c
 8000d14:	430b      	orreq	r3, r1
 8000d16:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000d1a:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000d1e:	f023 0301 	bic.w	r3, r3, #1
 8000d22:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
 8000d26:	bd70      	pop	{r4, r5, r6, pc}
 8000d28:	40006400 	.word	0x40006400
 8000d2c:	40006644 	.word	0x40006644

08000d30 <CAN_StructInit>:
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8000d30:	2300      	movs	r3, #0
 8000d32:	7183      	strb	r3, [r0, #6]
  
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 8000d34:	71c3      	strb	r3, [r0, #7]
  
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 8000d36:	7203      	strb	r3, [r0, #8]
  
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 8000d38:	7243      	strb	r3, [r0, #9]
  
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 8000d3a:	7283      	strb	r3, [r0, #10]
  
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 8000d3c:	72c3      	strb	r3, [r0, #11]
  
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 8000d3e:	7083      	strb	r3, [r0, #2]
  
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 8000d40:	70c3      	strb	r3, [r0, #3]
  
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8000d42:	2303      	movs	r3, #3
 8000d44:	7103      	strb	r3, [r0, #4]
  
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8000d46:	2302      	movs	r3, #2
 8000d48:	7143      	strb	r3, [r0, #5]
  
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	8003      	strh	r3, [r0, #0]
 8000d4e:	4770      	bx	lr

08000d50 <CAN_SlaveStartBank>:
{
  /* Check the parameters */
  assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber));
  
  /* Enter Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000d50:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <CAN_SlaveStartBank+0x38>)
 8000d52:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d56:	f042 0201 	orr.w	r2, r2, #1
 8000d5a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Select the start slave bank */
  CAN1->FMR &= (uint32_t)0xFFFFC0F1 ;
 8000d5e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d62:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8000d66:	f022 020e 	bic.w	r2, r2, #14
 8000d6a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  CAN1->FMR |= (uint32_t)(CAN_BankNumber)<<8;
 8000d6e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d72:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8000d76:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
  
  /* Leave Initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000d7a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d7e:	f022 0201 	bic.w	r2, r2, #1
 8000d82:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8000d86:	4770      	bx	lr
 8000d88:	40006400 	.word	0x40006400

08000d8c <CAN_DBGFreeze>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000d8c:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000d8e:	b111      	cbz	r1, 8000d96 <CAN_DBGFreeze+0xa>
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d94:	e001      	b.n	8000d9a <CAN_DBGFreeze+0xe>
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 8000d96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d9a:	6003      	str	r3, [r0, #0]
 8000d9c:	4770      	bx	lr

08000d9e <CAN_TTComModeCmd>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000d9e:	6803      	ldr	r3, [r0, #0]
void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000da0:	b199      	cbz	r1, 8000dca <CAN_TTComModeCmd+0x2c>
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000da2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000da6:	6003      	str	r3, [r0, #0]

    /* Set TGT bits */
    CANx->sTxMailBox[0].TDTR |= ((uint32_t)CAN_TDT0R_TGT);
 8000da8:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000dac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000db0:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR |= ((uint32_t)CAN_TDT1R_TGT);
 8000db4:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8000db8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dbc:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR |= ((uint32_t)CAN_TDT2R_TGT);
 8000dc0:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000dc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc8:	e012      	b.n	8000df0 <CAN_TTComModeCmd+0x52>
  }
  else
  {
    /* Disable the TTCM mode */
    CANx->MCR &= (uint32_t)(~(uint32_t)CAN_MCR_TTCM);
 8000dca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000dce:	6003      	str	r3, [r0, #0]

    /* Reset TGT bits */
    CANx->sTxMailBox[0].TDTR &= ((uint32_t)~CAN_TDT0R_TGT);
 8000dd0:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000dd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000dd8:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR &= ((uint32_t)~CAN_TDT1R_TGT);
 8000ddc:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8000de0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000de4:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR &= ((uint32_t)~CAN_TDT2R_TGT);
 8000de8:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000dec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000df0:	f8c0 31a4 	str.w	r3, [r0, #420]	; 0x1a4
 8000df4:	4770      	bx	lr

08000df6 <CAN_Transmit>:
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000df6:	6883      	ldr	r3, [r0, #8]
  *                    DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission
  *                    or CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8000df8:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000dfa:	015c      	lsls	r4, r3, #5
 8000dfc:	d407      	bmi.n	8000e0e <CAN_Transmit+0x18>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8000dfe:	6883      	ldr	r3, [r0, #8]
 8000e00:	011a      	lsls	r2, r3, #4
 8000e02:	d406      	bmi.n	8000e12 <CAN_Transmit+0x1c>
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 8000e04:	6883      	ldr	r3, [r0, #8]
 8000e06:	00db      	lsls	r3, r3, #3
 8000e08:	d405      	bmi.n	8000e16 <CAN_Transmit+0x20>
  {
    transmit_mailbox = 2;
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 8000e0a:	2404      	movs	r4, #4
 8000e0c:	e03e      	b.n	8000e8c <CAN_Transmit+0x96>
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
  {
    transmit_mailbox = 0;
 8000e0e:	2400      	movs	r4, #0
 8000e10:	e002      	b.n	8000e18 <CAN_Transmit+0x22>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
  {
    transmit_mailbox = 1;
 8000e12:	2401      	movs	r4, #1
 8000e14:	e000      	b.n	8000e18 <CAN_Transmit+0x22>
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
  {
    transmit_mailbox = 2;
 8000e16:	2402      	movs	r4, #2
 8000e18:	0125      	lsls	r5, r4, #4
 8000e1a:	1943      	adds	r3, r0, r5
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8000e1c:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000e20:	f002 0201 	and.w	r2, r2, #1
 8000e24:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    if (TxMessage->IDE == CAN_Id_Standard)
 8000e28:	7a0e      	ldrb	r6, [r1, #8]
 8000e2a:	7a4a      	ldrb	r2, [r1, #9]
 8000e2c:	b92e      	cbnz	r6, 8000e3a <CAN_Transmit+0x44>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000e2e:	680f      	ldr	r7, [r1, #0]
 8000e30:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 8000e34:	ea42 5247 	orr.w	r2, r2, r7, lsl #21
 8000e38:	e006      	b.n	8000e48 <CAN_Transmit+0x52>
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000e3a:	684f      	ldr	r7, [r1, #4]
 8000e3c:	f8d3 e180 	ldr.w	lr, [r3, #384]	; 0x180
 8000e40:	ea46 06c7 	orr.w	r6, r6, r7, lsl #3
 8000e44:	ea46 060e 	orr.w	r6, r6, lr
 8000e48:	4332      	orrs	r2, r6
 8000e4a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8000e4e:	7a8a      	ldrb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000e50:	4428      	add	r0, r5
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8000e52:	f002 020f 	and.w	r2, r2, #15
 8000e56:	728a      	strb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8000e58:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8000e5c:	f022 020f 	bic.w	r2, r2, #15
 8000e60:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8000e64:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8000e68:	7a8e      	ldrb	r6, [r1, #10]
 8000e6a:	4332      	orrs	r2, r6
 8000e6c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8000e70:	f8d1 200b 	ldr.w	r2, [r1, #11]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000e74:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000e78:	f8d1 200f 	ldr.w	r2, [r1, #15]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000e7c:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8000e80:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000e84:	f042 0201 	orr.w	r2, r2, #1
 8000e88:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
  return transmit_mailbox;
}
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000e90 <CAN_TransmitStatus>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
 8000e90:	2901      	cmp	r1, #1
 8000e92:	d008      	beq.n	8000ea6 <CAN_TransmitStatus+0x16>
 8000e94:	d304      	bcc.n	8000ea0 <CAN_TransmitStatus+0x10>
 8000e96:	2902      	cmp	r1, #2
 8000e98:	d118      	bne.n	8000ecc <CAN_TransmitStatus+0x3c>
      break;
    case (CAN_TXMAILBOX_1): 
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
      break;
    case (CAN_TXMAILBOX_2): 
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8000e9a:	6882      	ldr	r2, [r0, #8]
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ed0 <CAN_TransmitStatus+0x40>)
 8000e9e:	e004      	b.n	8000eaa <CAN_TransmitStatus+0x1a>
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
  {
    case (CAN_TXMAILBOX_0): 
      state =   CANx->TSR &  (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0);
 8000ea0:	6882      	ldr	r2, [r0, #8]
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <CAN_TransmitStatus+0x44>)
 8000ea4:	e001      	b.n	8000eaa <CAN_TransmitStatus+0x1a>
      break;
    case (CAN_TXMAILBOX_1): 
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
 8000ea6:	6882      	ldr	r2, [r0, #8]
 8000ea8:	4b0b      	ldr	r3, [pc, #44]	; (8000ed8 <CAN_TransmitStatus+0x48>)
      break;
    case (CAN_TXMAILBOX_2): 
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8000eaa:	4013      	ands	r3, r2
      break;
    default:
      state = CAN_TxStatus_Failed;
      break;
  }
  switch (state)
 8000eac:	4a09      	ldr	r2, [pc, #36]	; (8000ed4 <CAN_TransmitStatus+0x44>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d00a      	beq.n	8000ec8 <CAN_TransmitStatus+0x38>
 8000eb2:	d801      	bhi.n	8000eb8 <CAN_TransmitStatus+0x28>
 8000eb4:	b933      	cbnz	r3, 8000ec4 <CAN_TransmitStatus+0x34>
 8000eb6:	e009      	b.n	8000ecc <CAN_TransmitStatus+0x3c>
 8000eb8:	4a07      	ldr	r2, [pc, #28]	; (8000ed8 <CAN_TransmitStatus+0x48>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d004      	beq.n	8000ec8 <CAN_TransmitStatus+0x38>
 8000ebe:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <CAN_TransmitStatus+0x40>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d001      	beq.n	8000ec8 <CAN_TransmitStatus+0x38>
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
      break;
      /* transmit failed  */
     case (CAN_TSR_RQCP0 | CAN_TSR_TME0): state = CAN_TxStatus_Failed;
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	4770      	bx	lr
      /* transmit succeeded  */
    case (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2):state = CAN_TxStatus_Ok;
 8000ec8:	2001      	movs	r0, #1
      break;
 8000eca:	4770      	bx	lr
      break;
  }
  switch (state)
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
 8000ecc:	2002      	movs	r0, #2
      break;
    default: state = CAN_TxStatus_Failed;
      break;
  }
  return (uint8_t) state;
}
 8000ece:	4770      	bx	lr
 8000ed0:	10030000 	.word	0x10030000
 8000ed4:	04000003 	.word	0x04000003
 8000ed8:	08000300 	.word	0x08000300

08000edc <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 8000edc:	2901      	cmp	r1, #1
 8000ede:	d007      	beq.n	8000ef0 <CAN_CancelTransmit+0x14>
 8000ee0:	d302      	bcc.n	8000ee8 <CAN_CancelTransmit+0xc>
 8000ee2:	2902      	cmp	r1, #2
 8000ee4:	d008      	beq.n	8000ef8 <CAN_CancelTransmit+0x1c>
 8000ee6:	4770      	bx	lr
  {
    case (CAN_TXMAILBOX_0): CANx->TSR |= CAN_TSR_ABRQ0;
 8000ee8:	6883      	ldr	r3, [r0, #8]
 8000eea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000eee:	e006      	b.n	8000efe <CAN_CancelTransmit+0x22>
      break;
    case (CAN_TXMAILBOX_1): CANx->TSR |= CAN_TSR_ABRQ1;
 8000ef0:	6883      	ldr	r3, [r0, #8]
 8000ef2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ef6:	e002      	b.n	8000efe <CAN_CancelTransmit+0x22>
      break;
    case (CAN_TXMAILBOX_2): CANx->TSR |= CAN_TSR_ABRQ2;
 8000ef8:	6883      	ldr	r3, [r0, #8]
 8000efa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000efe:	6083      	str	r3, [r0, #8]
 8000f00:	4770      	bx	lr

08000f02 <CAN_Receive>:
  * @param  RxMessage:  pointer to a structure receive message which contains 
  *                     CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 8000f02:	010b      	lsls	r3, r1, #4
 8000f04:	b530      	push	{r4, r5, lr}
 8000f06:	18c4      	adds	r4, r0, r3
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000f08:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 8000f0c:	f005 0504 	and.w	r5, r5, #4
 8000f10:	b2ed      	uxtb	r5, r5
 8000f12:	7215      	strb	r5, [r2, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 8000f14:	b925      	cbnz	r5, 8000f20 <CAN_Receive+0x1e>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8000f16:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 8000f1a:	0d6d      	lsrs	r5, r5, #21
 8000f1c:	6015      	str	r5, [r2, #0]
 8000f1e:	e003      	b.n	8000f28 <CAN_Receive+0x26>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8000f20:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
 8000f24:	08ed      	lsrs	r5, r5, #3
 8000f26:	6055      	str	r5, [r2, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000f28:	f8d4 51b0 	ldr.w	r5, [r4, #432]	; 0x1b0
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000f2c:	4403      	add	r3, r0
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000f2e:	f005 0502 	and.w	r5, r5, #2
 8000f32:	7255      	strb	r5, [r2, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8000f34:	f8d4 51b4 	ldr.w	r5, [r4, #436]	; 0x1b4
 8000f38:	f005 050f 	and.w	r5, r5, #15
 8000f3c:	7295      	strb	r5, [r2, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8000f3e:	f8d4 41b4 	ldr.w	r4, [r4, #436]	; 0x1b4
 8000f42:	0a24      	lsrs	r4, r4, #8
 8000f44:	74d4      	strb	r4, [r2, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000f46:	f8d3 41b8 	ldr.w	r4, [r3, #440]	; 0x1b8
 8000f4a:	72d4      	strb	r4, [r2, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8000f4c:	f8d3 41b8 	ldr.w	r4, [r3, #440]	; 0x1b8
 8000f50:	0a24      	lsrs	r4, r4, #8
 8000f52:	7314      	strb	r4, [r2, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8000f54:	f8d3 41b8 	ldr.w	r4, [r3, #440]	; 0x1b8
 8000f58:	0c24      	lsrs	r4, r4, #16
 8000f5a:	7354      	strb	r4, [r2, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8000f5c:	f8d3 41b8 	ldr.w	r4, [r3, #440]	; 0x1b8
 8000f60:	0e24      	lsrs	r4, r4, #24
 8000f62:	7394      	strb	r4, [r2, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 8000f64:	f8d3 41bc 	ldr.w	r4, [r3, #444]	; 0x1bc
 8000f68:	73d4      	strb	r4, [r2, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8000f6a:	f8d3 41bc 	ldr.w	r4, [r3, #444]	; 0x1bc
 8000f6e:	0a24      	lsrs	r4, r4, #8
 8000f70:	7414      	strb	r4, [r2, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8000f72:	f8d3 41bc 	ldr.w	r4, [r3, #444]	; 0x1bc
 8000f76:	0c24      	lsrs	r4, r4, #16
 8000f78:	7454      	strb	r4, [r2, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8000f7a:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 8000f7e:	0e1b      	lsrs	r3, r3, #24
 8000f80:	7493      	strb	r3, [r2, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000f82:	b921      	cbnz	r1, 8000f8e <CAN_Receive+0x8c>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000f84:	68c3      	ldr	r3, [r0, #12]
 8000f86:	f043 0320 	orr.w	r3, r3, #32
 8000f8a:	60c3      	str	r3, [r0, #12]
 8000f8c:	bd30      	pop	{r4, r5, pc}
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000f8e:	6903      	ldr	r3, [r0, #16]
 8000f90:	f043 0320 	orr.w	r3, r3, #32
 8000f94:	6103      	str	r3, [r0, #16]
 8000f96:	bd30      	pop	{r4, r5, pc}

08000f98 <CAN_FIFORelease>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000f98:	b921      	cbnz	r1, 8000fa4 <CAN_FIFORelease+0xc>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000f9a:	68c3      	ldr	r3, [r0, #12]
 8000f9c:	f043 0320 	orr.w	r3, r3, #32
 8000fa0:	60c3      	str	r3, [r0, #12]
 8000fa2:	4770      	bx	lr
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000fa4:	6903      	ldr	r3, [r0, #16]
 8000fa6:	f043 0320 	orr.w	r3, r3, #32
 8000faa:	6103      	str	r3, [r0, #16]
 8000fac:	4770      	bx	lr

08000fae <CAN_MessagePending>:
{
  uint8_t message_pending=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8000fae:	b909      	cbnz	r1, 8000fb4 <CAN_MessagePending+0x6>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8000fb0:	68c0      	ldr	r0, [r0, #12]
 8000fb2:	e002      	b.n	8000fba <CAN_MessagePending+0xc>
  }
  else if (FIFONumber == CAN_FIFO1)
 8000fb4:	2901      	cmp	r1, #1
 8000fb6:	d103      	bne.n	8000fc0 <CAN_MessagePending+0x12>
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 8000fb8:	6900      	ldr	r0, [r0, #16]
 8000fba:	f000 0003 	and.w	r0, r0, #3
 8000fbe:	4770      	bx	lr
  }
  else
  {
    message_pending = 0;
 8000fc0:	2000      	movs	r0, #0
  }
  return message_pending;
}
 8000fc2:	4770      	bx	lr

08000fc4 <CAN_OperatingModeRequest>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_OPERATING_MODE(CAN_OperatingMode));

  if (CAN_OperatingMode == CAN_OperatingMode_Initialization)
 8000fc4:	b999      	cbnz	r1, 8000fee <CAN_OperatingModeRequest+0x2a>
  {
    /* Request initialisation */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_SLEEP)) | CAN_MCR_INRQ);
 8000fc6:	6803      	ldr	r3, [r0, #0]
 8000fc8:	f023 0303 	bic.w	r3, r3, #3
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0))
 8000fd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fd6:	6842      	ldr	r2, [r0, #4]
 8000fd8:	f002 0203 	and.w	r2, r2, #3
 8000fdc:	2a01      	cmp	r2, #1
 8000fde:	d001      	beq.n	8000fe4 <CAN_OperatingModeRequest+0x20>
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	d1f8      	bne.n	8000fd6 <CAN_OperatingModeRequest+0x12>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK)
 8000fe4:	6840      	ldr	r0, [r0, #4]
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000fe6:	f000 0003 	and.w	r0, r0, #3
 8000fea:	2801      	cmp	r0, #1
 8000fec:	e028      	b.n	8001040 <CAN_OperatingModeRequest+0x7c>
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Normal)
 8000fee:	2901      	cmp	r1, #1
 8000ff0:	d111      	bne.n	8001016 <CAN_OperatingModeRequest+0x52>
  {
    /* Request leave initialisation and sleep mode  and enter Normal mode */
    CANx->MCR &= (uint32_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ));
 8000ff2:	6803      	ldr	r3, [r0, #0]
 8000ff4:	f023 0303 	bic.w	r3, r3, #3
 8000ff8:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != 0) && (timeout!=0))
 8000ffa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ffe:	6842      	ldr	r2, [r0, #4]
 8001000:	0792      	lsls	r2, r2, #30
 8001002:	d001      	beq.n	8001008 <CAN_OperatingModeRequest+0x44>
 8001004:	3b01      	subs	r3, #1
 8001006:	d1fa      	bne.n	8000ffe <CAN_OperatingModeRequest+0x3a>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != 0)
 8001008:	6843      	ldr	r3, [r0, #4]
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 800100a:	f013 0f03 	tst.w	r3, #3
 800100e:	bf0c      	ite	eq
 8001010:	2001      	moveq	r0, #1
 8001012:	2000      	movne	r0, #0
 8001014:	4770      	bx	lr
    else
    {
      status = CAN_ModeStatus_Success;
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Sleep)
 8001016:	2902      	cmp	r1, #2
 8001018:	d116      	bne.n	8001048 <CAN_OperatingModeRequest+0x84>
  {
    /* Request Sleep mode */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 800101a:	6803      	ldr	r3, [r0, #0]
 800101c:	f023 0303 	bic.w	r3, r3, #3
 8001020:	f043 0302 	orr.w	r3, r3, #2
 8001024:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0))
 8001026:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800102a:	6842      	ldr	r2, [r0, #4]
 800102c:	f002 0203 	and.w	r2, r2, #3
 8001030:	2a02      	cmp	r2, #2
 8001032:	d001      	beq.n	8001038 <CAN_OperatingModeRequest+0x74>
 8001034:	3b01      	subs	r3, #1
 8001036:	d1f8      	bne.n	800102a <CAN_OperatingModeRequest+0x66>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK)
 8001038:	6840      	ldr	r0, [r0, #4]
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 800103a:	f000 0003 	and.w	r0, r0, #3
 800103e:	2802      	cmp	r0, #2
 8001040:	bf14      	ite	ne
 8001042:	2000      	movne	r0, #0
 8001044:	2001      	moveq	r0, #1
 8001046:	4770      	bx	lr
      status = CAN_ModeStatus_Success;
    }
  }
  else
  {
    status = CAN_ModeStatus_Failed;
 8001048:	2000      	movs	r0, #0
  }

  return  (uint8_t) status;
}
 800104a:	4770      	bx	lr

0800104c <CAN_Sleep>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 800104c:	6803      	ldr	r3, [r0, #0]
 800104e:	f023 0303 	bic.w	r3, r3, #3
 8001052:	f043 0302 	orr.w	r3, r3, #2
 8001056:	6003      	str	r3, [r0, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 8001058:	6840      	ldr	r0, [r0, #4]
  {
    /* Sleep mode not entered */
    sleepstatus =  CAN_Sleep_Ok;
  }
  /* return sleep mode status */
   return (uint8_t)sleepstatus;
 800105a:	f000 0003 	and.w	r0, r0, #3
}
 800105e:	1e83      	subs	r3, r0, #2
 8001060:	4258      	negs	r0, r3
 8001062:	4158      	adcs	r0, r3
 8001064:	4770      	bx	lr

08001066 <CAN_WakeUp>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP;
 8001066:	6803      	ldr	r3, [r0, #0]
 8001068:	f023 0302 	bic.w	r3, r3, #2
 800106c:	6003      	str	r3, [r0, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 800106e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001072:	6842      	ldr	r2, [r0, #4]
 8001074:	0792      	lsls	r2, r2, #30
 8001076:	d501      	bpl.n	800107c <CAN_WakeUp+0x16>
 8001078:	3b01      	subs	r3, #1
 800107a:	d1fa      	bne.n	8001072 <CAN_WakeUp+0xc>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 800107c:	6840      	ldr	r0, [r0, #4]
  {
   /* wake up done : Sleep mode exited */
    wakeupstatus = CAN_WakeUp_Ok;
  }
  /* return wakeup status */
  return (uint8_t)wakeupstatus;
 800107e:	f080 0002 	eor.w	r0, r0, #2
}
 8001082:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8001086:	4770      	bx	lr

08001088 <CAN_GetLastErrorCode>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the error code*/
  errorcode = (((uint8_t)CANx->ESR) & (uint8_t)CAN_ESR_LEC);
 8001088:	6980      	ldr	r0, [r0, #24]
  
  /* Return the error code*/
  return errorcode;
}
 800108a:	f000 0070 	and.w	r0, r0, #112	; 0x70
 800108e:	4770      	bx	lr

08001090 <CAN_GetReceiveErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the Receive Error Counter*/
  counter = (uint8_t)((CANx->ESR & CAN_ESR_REC)>> 24);
 8001090:	6980      	ldr	r0, [r0, #24]
  
  /* Return the Receive Error Counter*/
  return counter;
}
 8001092:	0e00      	lsrs	r0, r0, #24
 8001094:	4770      	bx	lr

08001096 <CAN_GetLSBTransmitErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  counter = (uint8_t)((CANx->ESR & CAN_ESR_TEC)>> 16);
 8001096:	6980      	ldr	r0, [r0, #24]
  
  /* Return the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  return counter;
}
 8001098:	f3c0 4007 	ubfx	r0, r0, #16, #8
 800109c:	4770      	bx	lr

0800109e <CAN_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 800109e:	6943      	ldr	r3, [r0, #20]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80010a0:	b10a      	cbz	r2, 80010a6 <CAN_ITConfig+0x8>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 80010a2:	4319      	orrs	r1, r3
 80010a4:	e001      	b.n	80010aa <CAN_ITConfig+0xc>
  }
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
 80010a6:	ea23 0101 	bic.w	r1, r3, r1
 80010aa:	6141      	str	r1, [r0, #20]
 80010ac:	4770      	bx	lr

080010ae <CAN_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_GET_FLAG(CAN_FLAG));
  

  if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET)
 80010ae:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 80010b2:	d001      	beq.n	80010b8 <CAN_GetFlagStatus+0xa>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010b4:	6983      	ldr	r3, [r0, #24]
 80010b6:	e00b      	b.n	80010d0 <CAN_GetFlagStatus+0x22>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET)
 80010b8:	01cb      	lsls	r3, r1, #7
 80010ba:	d501      	bpl.n	80010c0 <CAN_GetFlagStatus+0x12>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010bc:	6843      	ldr	r3, [r0, #4]
 80010be:	e007      	b.n	80010d0 <CAN_GetFlagStatus+0x22>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET)
 80010c0:	010a      	lsls	r2, r1, #4
 80010c2:	d501      	bpl.n	80010c8 <CAN_GetFlagStatus+0x1a>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010c4:	6883      	ldr	r3, [r0, #8]
 80010c6:	e003      	b.n	80010d0 <CAN_GetFlagStatus+0x22>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET)
 80010c8:	018b      	lsls	r3, r1, #6
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010ca:	bf4c      	ite	mi
 80010cc:	68c3      	ldrmi	r3, [r0, #12]
    }
  }
  else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */
  { 
    /* Check the status of the specified CAN flag */
    if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80010ce:	6903      	ldrpl	r3, [r0, #16]
      bitstatus = SET;
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 80010d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80010d4:	420b      	tst	r3, r1
 80010d6:	bf14      	ite	ne
 80010d8:	2001      	movne	r0, #1
 80010da:	2000      	moveq	r0, #0
      bitstatus = RESET;
    }
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
}
 80010dc:	4770      	bx	lr

080010de <CAN_ClearFlag>:
  uint32_t flagtmp=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG));
  
  if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */
 80010de:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <CAN_ClearFlag+0x2a>)
 80010e0:	4299      	cmp	r1, r3
 80010e2:	d102      	bne.n	80010ea <CAN_ClearFlag+0xc>
  {
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
 80010e4:	2300      	movs	r3, #0
 80010e6:	6183      	str	r3, [r0, #24]
 80010e8:	4770      	bx	lr
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 80010ea:	018a      	lsls	r2, r1, #6
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;
 80010ec:	f3c1 0313 	ubfx	r3, r1, #0, #20

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 80010f0:	d501      	bpl.n	80010f6 <CAN_ClearFlag+0x18>
    {
      /* Receive Flags */
      CANx->RF0R = (uint32_t)(flagtmp);
 80010f2:	60c3      	str	r3, [r0, #12]
 80010f4:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET)
 80010f6:	014a      	lsls	r2, r1, #5
 80010f8:	d501      	bpl.n	80010fe <CAN_ClearFlag+0x20>
    {
      /* Receive Flags */
      CANx->RF1R = (uint32_t)(flagtmp);
 80010fa:	6103      	str	r3, [r0, #16]
 80010fc:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET)
 80010fe:	010a      	lsls	r2, r1, #4
    {
      /* Transmit Flags */
      CANx->TSR = (uint32_t)(flagtmp);
 8001100:	bf4c      	ite	mi
 8001102:	6083      	strmi	r3, [r0, #8]
    }
    else /* If((CAN_FLAG & CAN_FLAGS_MSR)!=(uint32_t)RESET) */
    {
      /* Operating mode Flags */
      CANx->MSR = (uint32_t)(flagtmp);
 8001104:	6043      	strpl	r3, [r0, #4]
 8001106:	4770      	bx	lr
 8001108:	30f00070 	.word	0x30f00070

0800110c <CAN_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  
  /* check the enable interrupt bit */
 if((CANx->IER & CAN_IT) != RESET)
 800110c:	6943      	ldr	r3, [r0, #20]
 800110e:	400b      	ands	r3, r1
 8001110:	d05c      	beq.n	80011cc <CAN_GetITStatus+0xc0>
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 8001112:	2940      	cmp	r1, #64	; 0x40
 8001114:	d042      	beq.n	800119c <CAN_GetITStatus+0x90>
 8001116:	d810      	bhi.n	800113a <CAN_GetITStatus+0x2e>
 8001118:	2904      	cmp	r1, #4
 800111a:	d033      	beq.n	8001184 <CAN_GetITStatus+0x78>
 800111c:	d805      	bhi.n	800112a <CAN_GetITStatus+0x1e>
 800111e:	2901      	cmp	r1, #1
 8001120:	d027      	beq.n	8001172 <CAN_GetITStatus+0x66>
 8001122:	2902      	cmp	r1, #2
 8001124:	d154      	bne.n	80011d0 <CAN_GetITStatus+0xc4>
               /* Check CAN_TSR_RQCPx bits */
	             itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
	      break;
      case CAN_IT_FMP0:
               /* Check CAN_RF0R_FMP0 bit */
	             itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
 8001126:	68c0      	ldr	r0, [r0, #12]
 8001128:	e02f      	b.n	800118a <CAN_GetITStatus+0x7e>
  
  /* check the enable interrupt bit */
 if((CANx->IER & CAN_IT) != RESET)
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 800112a:	2910      	cmp	r1, #16
 800112c:	d02c      	beq.n	8001188 <CAN_GetITStatus+0x7c>
 800112e:	2920      	cmp	r1, #32
 8001130:	d030      	beq.n	8001194 <CAN_GetITStatus+0x88>
 8001132:	2908      	cmp	r1, #8
 8001134:	d14c      	bne.n	80011d0 <CAN_GetITStatus+0xc4>
               /* Check CAN_RF0R_FULL0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
	      break;
      case CAN_IT_FOV0:
               /* Check CAN_RF0R_FOVR0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
 8001136:	68c0      	ldr	r0, [r0, #12]
 8001138:	e035      	b.n	80011a6 <CAN_GetITStatus+0x9a>
  
  /* check the enable interrupt bit */
 if((CANx->IER & CAN_IT) != RESET)
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 800113a:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800113e:	d03b      	beq.n	80011b8 <CAN_GetITStatus+0xac>
 8001140:	d80c      	bhi.n	800115c <CAN_GetITStatus+0x50>
 8001142:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001146:	d031      	beq.n	80011ac <CAN_GetITStatus+0xa0>
 8001148:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800114c:	d032      	beq.n	80011b4 <CAN_GetITStatus+0xa8>
 800114e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001152:	d13d      	bne.n	80011d0 <CAN_GetITStatus+0xc4>
               /* Check CAN_MSR_SLAKI bit */
	             itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
	      break;
      case CAN_IT_EWG:
               /* Check CAN_ESR_EWGF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
 8001154:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8001156:	f000 0001 	and.w	r0, r0, #1
 800115a:	4770      	bx	lr
  
  /* check the enable interrupt bit */
 if((CANx->IER & CAN_IT) != RESET)
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 800115c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8001160:	d01e      	beq.n	80011a0 <CAN_GetITStatus+0x94>
 8001162:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8001166:	d01d      	beq.n	80011a4 <CAN_GetITStatus+0x98>
 8001168:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800116c:	d130      	bne.n	80011d0 <CAN_GetITStatus+0xc4>
               /* Check CAN_ESR_LEC bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
	      break;
      case CAN_IT_ERR:
               /* Check CAN_MSR_ERRI bit */ 
               itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
 800116e:	6840      	ldr	r0, [r0, #4]
 8001170:	e029      	b.n	80011c6 <CAN_GetITStatus+0xba>
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
    {
      case CAN_IT_TME:
               /* Check CAN_TSR_RQCPx bits */
	             itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
 8001172:	6880      	ldr	r0, [r0, #8]
  ITStatus pendingbitstatus = RESET;
  
  if ((CAN_Reg & It_Bit) != (uint32_t)RESET)
  {
    /* CAN_IT is set */
    pendingbitstatus = SET;
 8001174:	f000 3001 	and.w	r0, r0, #16843009	; 0x1010101
 8001178:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 800117c:	3000      	adds	r0, #0
 800117e:	bf18      	it	ne
 8001180:	2001      	movne	r0, #1
 8001182:	4770      	bx	lr
               /* Check CAN_RF0R_FMP0 bit */
	             itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
	      break;
      case CAN_IT_FF0:
               /* Check CAN_RF0R_FULL0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
 8001184:	68c0      	ldr	r0, [r0, #12]
 8001186:	e006      	b.n	8001196 <CAN_GetITStatus+0x8a>
               /* Check CAN_RF0R_FOVR0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
	      break;
      case CAN_IT_FMP1:
               /* Check CAN_RF1R_FMP1 bit */
               itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
 8001188:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800118a:	f010 0003 	ands.w	r0, r0, #3
 800118e:	bf18      	it	ne
 8001190:	2001      	movne	r0, #1
 8001192:	4770      	bx	lr
               /* Check CAN_RF1R_FMP1 bit */
               itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
	      break;
      case CAN_IT_FF1:
               /* Check CAN_RF1R_FULL1 bit */
	             itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
 8001194:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8001196:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800119a:	4770      	bx	lr
               /* Check CAN_RF1R_FULL1 bit */
	             itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
	      break;
      case CAN_IT_FOV1:
               /* Check CAN_RF1R_FOVR1 bit */
	             itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1);  
 800119c:	6900      	ldr	r0, [r0, #16]
 800119e:	e002      	b.n	80011a6 <CAN_GetITStatus+0x9a>
	      break;
      case CAN_IT_WKU:
               /* Check CAN_MSR_WKUI bit */
               itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
 80011a0:	6840      	ldr	r0, [r0, #4]
 80011a2:	e7f8      	b.n	8001196 <CAN_GetITStatus+0x8a>
	      break;
      case CAN_IT_SLK:
               /* Check CAN_MSR_SLAKI bit */
	             itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
 80011a4:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80011a6:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80011aa:	4770      	bx	lr
               /* Check CAN_ESR_EWGF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
	      break;
      case CAN_IT_EPV:
               /* Check CAN_ESR_EPVF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
 80011ac:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80011ae:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80011b2:	4770      	bx	lr
               /* Check CAN_ESR_EPVF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
	      break;
      case CAN_IT_BOF:
               /* Check CAN_ESR_BOFF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF);  
 80011b4:	6980      	ldr	r0, [r0, #24]
 80011b6:	e006      	b.n	80011c6 <CAN_GetITStatus+0xba>
	      break;
      case CAN_IT_LEC:
               /* Check CAN_ESR_LEC bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
 80011b8:	6983      	ldr	r3, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80011ba:	f013 0f70 	tst.w	r3, #112	; 0x70
 80011be:	bf14      	ite	ne
 80011c0:	2001      	movne	r0, #1
 80011c2:	2000      	moveq	r0, #0
 80011c4:	4770      	bx	lr
 80011c6:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80011ca:	4770      	bx	lr
    }
  }
  else
  {
   /* in case the Interrupt is not enabled, return RESET */
    itstatus  = RESET;
 80011cc:	4618      	mov	r0, r3
 80011ce:	4770      	bx	lr
               /* Check CAN_MSR_ERRI bit */ 
               itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
	      break;
      default :
               /* in case of error, return RESET */
              itstatus = RESET;
 80011d0:	2000      	movs	r0, #0
    itstatus  = RESET;
  }
  
  /* Return the CAN_IT status */
  return  itstatus;
}
 80011d2:	4770      	bx	lr

080011d4 <CAN_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 80011d4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80011d8:	d035      	beq.n	8001246 <CAN_ClearITPendingBit+0x72>
 80011da:	d80c      	bhi.n	80011f6 <CAN_ClearITPendingBit+0x22>
 80011dc:	2908      	cmp	r1, #8
 80011de:	d024      	beq.n	800122a <CAN_ClearITPendingBit+0x56>
 80011e0:	d804      	bhi.n	80011ec <CAN_ClearITPendingBit+0x18>
 80011e2:	2901      	cmp	r1, #1
 80011e4:	d01c      	beq.n	8001220 <CAN_ClearITPendingBit+0x4c>
 80011e6:	2904      	cmp	r1, #4
 80011e8:	d01d      	beq.n	8001226 <CAN_ClearITPendingBit+0x52>
 80011ea:	4770      	bx	lr
 80011ec:	2920      	cmp	r1, #32
 80011ee:	d01f      	beq.n	8001230 <CAN_ClearITPendingBit+0x5c>
 80011f0:	2940      	cmp	r1, #64	; 0x40
 80011f2:	d01f      	beq.n	8001234 <CAN_ClearITPendingBit+0x60>
 80011f4:	4770      	bx	lr
 80011f6:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80011fa:	d022      	beq.n	8001242 <CAN_ClearITPendingBit+0x6e>
 80011fc:	d806      	bhi.n	800120c <CAN_ClearITPendingBit+0x38>
 80011fe:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001202:	d020      	beq.n	8001246 <CAN_ClearITPendingBit+0x72>
 8001204:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8001208:	d01d      	beq.n	8001246 <CAN_ClearITPendingBit+0x72>
 800120a:	4770      	bx	lr
 800120c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8001210:	d013      	beq.n	800123a <CAN_ClearITPendingBit+0x66>
 8001212:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8001216:	d012      	beq.n	800123e <CAN_ClearITPendingBit+0x6a>
 8001218:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800121c:	d115      	bne.n	800124a <CAN_ClearITPendingBit+0x76>
 800121e:	e010      	b.n	8001242 <CAN_ClearITPendingBit+0x6e>
  {
      case CAN_IT_TME:
              /* Clear CAN_TSR_RQCPx (rc_w1)*/
	      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 8001220:	4b0a      	ldr	r3, [pc, #40]	; (800124c <CAN_ClearITPendingBit+0x78>)
 8001222:	6083      	str	r3, [r0, #8]
	      break;
 8001224:	4770      	bx	lr
      case CAN_IT_FF0:
              /* Clear CAN_RF0R_FULL0 (rc_w1)*/
	      CANx->RF0R = CAN_RF0R_FULL0; 
 8001226:	2308      	movs	r3, #8
 8001228:	e000      	b.n	800122c <CAN_ClearITPendingBit+0x58>
	      break;
      case CAN_IT_FOV0:
              /* Clear CAN_RF0R_FOVR0 (rc_w1)*/
	      CANx->RF0R = CAN_RF0R_FOVR0; 
 800122a:	2310      	movs	r3, #16
 800122c:	60c3      	str	r3, [r0, #12]
	      break;
 800122e:	4770      	bx	lr
      case CAN_IT_FF1:
              /* Clear CAN_RF1R_FULL1 (rc_w1)*/
	      CANx->RF1R = CAN_RF1R_FULL1;  
 8001230:	2308      	movs	r3, #8
 8001232:	e000      	b.n	8001236 <CAN_ClearITPendingBit+0x62>
	      break;
      case CAN_IT_FOV1:
              /* Clear CAN_RF1R_FOVR1 (rc_w1)*/
	      CANx->RF1R = CAN_RF1R_FOVR1; 
 8001234:	2310      	movs	r3, #16
 8001236:	6103      	str	r3, [r0, #16]
	      break;
 8001238:	4770      	bx	lr
      case CAN_IT_WKU:
              /* Clear CAN_MSR_WKUI (rc_w1)*/
	      CANx->MSR = CAN_MSR_WKUI;  
 800123a:	2308      	movs	r3, #8
 800123c:	e004      	b.n	8001248 <CAN_ClearITPendingBit+0x74>
	      break;
      case CAN_IT_SLK:
              /* Clear CAN_MSR_SLAKI (rc_w1)*/ 
	      CANx->MSR = CAN_MSR_SLAKI;   
 800123e:	2310      	movs	r3, #16
 8001240:	e002      	b.n	8001248 <CAN_ClearITPendingBit+0x74>
              /* Clear CAN_MSR_ERRI (rc_w1) */
	      CANx->MSR = CAN_MSR_ERRI; 
	      break;
      case CAN_IT_ERR:
              /*Clear LEC bits */
	      CANx->ESR = RESET; 
 8001242:	2300      	movs	r3, #0
 8001244:	6183      	str	r3, [r0, #24]
              /* Clear CAN_MSR_ERRI (rc_w1) */
	      CANx->MSR = CAN_MSR_ERRI; 
 8001246:	2304      	movs	r3, #4
 8001248:	6043      	str	r3, [r0, #4]
 800124a:	4770      	bx	lr
 800124c:	00010101 	.word	0x00010101

08001250 <CEC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void CEC_DeInit(void)
{
 8001250:	b508      	push	{r3, lr}
  /* Enable CEC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, ENABLE);  
 8001252:	2101      	movs	r1, #1
 8001254:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001258:	f001 fc28 	bl	8002aac <RCC_APB1PeriphResetCmd>
  /* Release CEC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, DISABLE); 
}
 800125c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void CEC_DeInit(void)
{
  /* Enable CEC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, ENABLE);  
  /* Release CEC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, DISABLE); 
 8001260:	2100      	movs	r1, #0
 8001262:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001266:	f001 bc21 	b.w	8002aac <RCC_APB1PeriphResetCmd>

0800126a <CEC_Init>:
  *         contains the configuration information for the specified
  *         CEC peripheral.
  * @retval None
  */
void CEC_Init(CEC_InitTypeDef* CEC_InitStruct)
{
 800126a:	b510      	push	{r4, lr}
  assert_param(IS_CEC_BIT_TIMING_ERROR_MODE(CEC_InitStruct->CEC_BitTimingMode)); 
  assert_param(IS_CEC_BIT_PERIOD_ERROR_MODE(CEC_InitStruct->CEC_BitPeriodMode));
     
  /*---------------------------- CEC CFGR Configuration -----------------*/
  /* Get the CEC CFGR value */
  tmpreg = CEC->CFGR;
 800126c:	4c05      	ldr	r4, [pc, #20]	; (8001284 <CEC_Init+0x1a>)
  
  /* Configure CEC: Bit Timing Error and Bit Period Error */
  tmpreg |= (uint16_t)(CEC_InitStruct->CEC_BitTimingMode | CEC_InitStruct->CEC_BitPeriodMode);

  /* Write to CEC CFGR  register*/
  CEC->CFGR = tmpreg;
 800126e:	8842      	ldrh	r2, [r0, #2]
  assert_param(IS_CEC_BIT_TIMING_ERROR_MODE(CEC_InitStruct->CEC_BitTimingMode)); 
  assert_param(IS_CEC_BIT_PERIOD_ERROR_MODE(CEC_InitStruct->CEC_BitPeriodMode));
     
  /*---------------------------- CEC CFGR Configuration -----------------*/
  /* Get the CEC CFGR value */
  tmpreg = CEC->CFGR;
 8001270:	6823      	ldr	r3, [r4, #0]
  
  /* Clear BTEM and BPEM bits */
  tmpreg &= CFGR_CLEAR_Mask;
 8001272:	f003 01f3 	and.w	r1, r3, #243	; 0xf3
  
  /* Configure CEC: Bit Timing Error and Bit Period Error */
  tmpreg |= (uint16_t)(CEC_InitStruct->CEC_BitTimingMode | CEC_InitStruct->CEC_BitPeriodMode);

  /* Write to CEC CFGR  register*/
  CEC->CFGR = tmpreg;
 8001276:	8803      	ldrh	r3, [r0, #0]
 8001278:	4313      	orrs	r3, r2
 800127a:	430b      	orrs	r3, r1
 800127c:	b29b      	uxth	r3, r3
 800127e:	6023      	str	r3, [r4, #0]
 8001280:	bd10      	pop	{r4, pc}
 8001282:	bf00      	nop
 8001284:	40007800 	.word	0x40007800

08001288 <CEC_Cmd>:
void CEC_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CFGR_PE_BB = (uint32_t)NewState;
 8001288:	4b03      	ldr	r3, [pc, #12]	; (8001298 <CEC_Cmd+0x10>)
 800128a:	6018      	str	r0, [r3, #0]

  if(NewState == DISABLE)
 800128c:	b918      	cbnz	r0, 8001296 <CEC_Cmd+0xe>
  {
    /* Wait until the PE bit is cleared by hardware (Idle Line detected) */
    while((CEC->CFGR & CEC_CFGR_PE) != (uint32_t)RESET)
 800128e:	4a03      	ldr	r2, [pc, #12]	; (800129c <CEC_Cmd+0x14>)
 8001290:	6813      	ldr	r3, [r2, #0]
 8001292:	07db      	lsls	r3, r3, #31
 8001294:	d4fc      	bmi.n	8001290 <CEC_Cmd+0x8>
 8001296:	4770      	bx	lr
 8001298:	420f0000 	.word	0x420f0000
 800129c:	40007800 	.word	0x40007800

080012a0 <CEC_ITConfig>:
void CEC_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CFGR_IE_BB = (uint32_t)NewState;
 80012a0:	4b01      	ldr	r3, [pc, #4]	; (80012a8 <CEC_ITConfig+0x8>)
 80012a2:	6018      	str	r0, [r3, #0]
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	420f0004 	.word	0x420f0004

080012ac <CEC_OwnAddressConfig>:
{
  /* Check the parameters */
  assert_param(IS_CEC_ADDRESS(CEC_OwnAddress));

  /* Set the CEC own address */
  CEC->OAR = CEC_OwnAddress;
 80012ac:	4b01      	ldr	r3, [pc, #4]	; (80012b4 <CEC_OwnAddressConfig+0x8>)
 80012ae:	6058      	str	r0, [r3, #4]
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40007800 	.word	0x40007800

080012b8 <CEC_SetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_CEC_PRESCALER(CEC_Prescaler));

  /* Set the  Prescaler value*/
  CEC->PRES = CEC_Prescaler;
 80012b8:	4b01      	ldr	r3, [pc, #4]	; (80012c0 <CEC_SetPrescaler+0x8>)
 80012ba:	6098      	str	r0, [r3, #8]
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40007800 	.word	0x40007800

080012c4 <CEC_SendDataByte>:
  * @retval None
  */
void CEC_SendDataByte(uint8_t Data)
{  
  /* Transmit Data */
  CEC->TXD = Data ;
 80012c4:	4b01      	ldr	r3, [pc, #4]	; (80012cc <CEC_SendDataByte+0x8>)
 80012c6:	6158      	str	r0, [r3, #20]
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	40007800 	.word	0x40007800

080012d0 <CEC_ReceiveDataByte>:
  * @retval The received data.
  */
uint8_t CEC_ReceiveDataByte(void)
{
  /* Receive Data */
  return (uint8_t)(CEC->RXD);
 80012d0:	4b01      	ldr	r3, [pc, #4]	; (80012d8 <CEC_ReceiveDataByte+0x8>)
 80012d2:	6998      	ldr	r0, [r3, #24]
}
 80012d4:	b2c0      	uxtb	r0, r0
 80012d6:	4770      	bx	lr
 80012d8:	40007800 	.word	0x40007800

080012dc <CEC_StartOfMessage>:
  * @retval None
  */
void CEC_StartOfMessage(void)
{  
  /* Starts of new message */
  *(__IO uint32_t *) CSR_TSOM_BB = (uint32_t)0x1;
 80012dc:	4b01      	ldr	r3, [pc, #4]	; (80012e4 <CEC_StartOfMessage+0x8>)
 80012de:	2201      	movs	r2, #1
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	4770      	bx	lr
 80012e4:	420f0200 	.word	0x420f0200

080012e8 <CEC_EndOfMessageCmd>:
{   
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* The data byte will be transmitted with or without an EOM bit*/
  *(__IO uint32_t *) CSR_TEOM_BB = (uint32_t)NewState;
 80012e8:	4b01      	ldr	r3, [pc, #4]	; (80012f0 <CEC_EndOfMessageCmd+0x8>)
 80012ea:	6018      	str	r0, [r3, #0]
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	420f0204 	.word	0x420f0204

080012f4 <CEC_GetFlagStatus>:
  cecreg = CEC_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  CEC_FLAG &= FLAG_Mask;
  
  if(cecreg != 0)
 80012f4:	0f02      	lsrs	r2, r0, #28
  {
    /* Flag in CEC ESR Register */
    CEC_FLAG = (uint32_t)(CEC_FLAG >> 16);
    
    /* Get the CEC ESR register address */
    cecbase += 0xC;
 80012f6:	bf14      	ite	ne
 80012f8:	4a05      	ldrne	r2, [pc, #20]	; (8001310 <CEC_GetFlagStatus+0x1c>)
  }
  else
  {
    /* Get the CEC CSR register address */
    cecbase += 0x10;
 80012fa:	4a06      	ldreq	r2, [pc, #24]	; (8001314 <CEC_GetFlagStatus+0x20>)
  
  /* Read flag register index */
  cecreg = CEC_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  CEC_FLAG &= FLAG_Mask;
 80012fc:	f020 437f 	bic.w	r3, r0, #4278190080	; 0xff000000
  {
    /* Get the CEC CSR register address */
    cecbase += 0x10;
  }
  
  if(((*(__IO uint32_t *)cecbase) & CEC_FLAG) != (uint32_t)RESET)
 8001300:	6812      	ldr	r2, [r2, #0]
  CEC_FLAG &= FLAG_Mask;
  
  if(cecreg != 0)
  {
    /* Flag in CEC ESR Register */
    CEC_FLAG = (uint32_t)(CEC_FLAG >> 16);
 8001302:	bf18      	it	ne
 8001304:	0c1b      	lsrne	r3, r3, #16
    /* CEC_FLAG is reset */
    bitstatus = RESET;
  }
  
  /* Return the CEC_FLAG status */
  return  bitstatus;
 8001306:	4213      	tst	r3, r2
}
 8001308:	bf14      	ite	ne
 800130a:	2001      	movne	r0, #1
 800130c:	2000      	moveq	r0, #0
 800130e:	4770      	bx	lr
 8001310:	4000780c 	.word	0x4000780c
 8001314:	40007810 	.word	0x40007810

08001318 <CEC_ClearFlag>:
  assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG));

  tmp = CEC->CSR & 0x2;
       
  /* Clear the selected CEC flags */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_FLAG) & 0xFFFFFFFC) | tmp);
 8001318:	43c0      	mvns	r0, r0
  uint32_t tmp = 0x0;
  
  /* Check the parameters */
  assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG));

  tmp = CEC->CSR & 0x2;
 800131a:	4a05      	ldr	r2, [pc, #20]	; (8001330 <CEC_ClearFlag+0x18>)
       
  /* Clear the selected CEC flags */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_FLAG) & 0xFFFFFFFC) | tmp);
 800131c:	f020 0003 	bic.w	r0, r0, #3
  uint32_t tmp = 0x0;
  
  /* Check the parameters */
  assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG));

  tmp = CEC->CSR & 0x2;
 8001320:	6913      	ldr	r3, [r2, #16]
       
  /* Clear the selected CEC flags */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_FLAG) & 0xFFFFFFFC) | tmp);
 8001322:	6911      	ldr	r1, [r2, #16]
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	4303      	orrs	r3, r0
 800132a:	400b      	ands	r3, r1
 800132c:	6113      	str	r3, [r2, #16]
 800132e:	4770      	bx	lr
 8001330:	40007800 	.word	0x40007800

08001334 <CEC_GetITStatus>:
  
  /* Check the parameters */
   assert_param(IS_CEC_GET_IT(CEC_IT));
   
  /* Get the CEC IT enable bit status */
  enablestatus = (CEC->CFGR & (uint8_t)CEC_CFGR_IE) ;
 8001334:	4a03      	ldr	r2, [pc, #12]	; (8001344 <CEC_GetITStatus+0x10>)
 8001336:	6811      	ldr	r1, [r2, #0]
  
  /* Check the status of the specified CEC interrupt */
  if (((CEC->CSR & CEC_IT) != (uint32_t)RESET) && enablestatus)
 8001338:	6913      	ldr	r3, [r2, #16]
 800133a:	4018      	ands	r0, r3
  {
    /* CEC_IT is set */
    bitstatus = SET;
 800133c:	bf18      	it	ne
 800133e:	f3c1 0040 	ubfxne	r0, r1, #1, #1
    /* CEC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the CEC_IT status */
  return  bitstatus;
}
 8001342:	4770      	bx	lr
 8001344:	40007800 	.word	0x40007800

08001348 <CEC_ClearITPendingBit>:
  assert_param(IS_CEC_GET_IT(CEC_IT));
  
  tmp = CEC->CSR & 0x2;
  
  /* Clear the selected CEC interrupt pending bits */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_IT) & 0xFFFFFFFC) | tmp);
 8001348:	43c0      	mvns	r0, r0
  uint32_t tmp = 0x0;
  
  /* Check the parameters */
  assert_param(IS_CEC_GET_IT(CEC_IT));
  
  tmp = CEC->CSR & 0x2;
 800134a:	4a05      	ldr	r2, [pc, #20]	; (8001360 <CEC_ClearITPendingBit+0x18>)
  
  /* Clear the selected CEC interrupt pending bits */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_IT) & 0xFFFFFFFC) | tmp);
 800134c:	f020 0003 	bic.w	r0, r0, #3
  uint32_t tmp = 0x0;
  
  /* Check the parameters */
  assert_param(IS_CEC_GET_IT(CEC_IT));
  
  tmp = CEC->CSR & 0x2;
 8001350:	6913      	ldr	r3, [r2, #16]
  
  /* Clear the selected CEC interrupt pending bits */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_IT) & 0xFFFFFFFC) | tmp);
 8001352:	6911      	ldr	r1, [r2, #16]
 8001354:	f003 0302 	and.w	r3, r3, #2
 8001358:	4303      	orrs	r3, r0
 800135a:	400b      	ands	r3, r1
 800135c:	6113      	str	r3, [r2, #16]
 800135e:	4770      	bx	lr
 8001360:	40007800 	.word	0x40007800

08001364 <CRC_ResetDR>:
  * @retval None
  */
void CRC_ResetDR(void)
{
  /* Reset CRC generator */
  CRC->CR = CRC_CR_RESET;
 8001364:	4b01      	ldr	r3, [pc, #4]	; (800136c <CRC_ResetDR+0x8>)
 8001366:	2201      	movs	r2, #1
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	4770      	bx	lr
 800136c:	40023000 	.word	0x40023000

08001370 <CRC_CalcCRC>:
  * @param  Data: data word(32-bit) to compute its CRC
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
  CRC->DR = Data;
 8001370:	4b01      	ldr	r3, [pc, #4]	; (8001378 <CRC_CalcCRC+0x8>)
 8001372:	6018      	str	r0, [r3, #0]
  
  return (CRC->DR);
 8001374:	6818      	ldr	r0, [r3, #0]
}
 8001376:	4770      	bx	lr
 8001378:	40023000 	.word	0x40023000

0800137c <CRC_CalcBlockCRC>:
  * @param  pBuffer: pointer to the buffer containing the data to be computed
  * @param  BufferLength: length of the buffer to be computed					
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <CRC_CalcBlockCRC+0x18>)
 800137e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8001382:	4288      	cmp	r0, r1
 8001384:	d003      	beq.n	800138e <CRC_CalcBlockCRC+0x12>
  {
    CRC->DR = pBuffer[index];
 8001386:	f850 2b04 	ldr.w	r2, [r0], #4
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	e7f9      	b.n	8001382 <CRC_CalcBlockCRC+0x6>
  }
  return (CRC->DR);
 800138e:	4b01      	ldr	r3, [pc, #4]	; (8001394 <CRC_CalcBlockCRC+0x18>)
 8001390:	6818      	ldr	r0, [r3, #0]
}
 8001392:	4770      	bx	lr
 8001394:	40023000 	.word	0x40023000

08001398 <CRC_GetCRC>:
  * @param  None
  * @retval 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
  return (CRC->DR);
 8001398:	4b01      	ldr	r3, [pc, #4]	; (80013a0 <CRC_GetCRC+0x8>)
 800139a:	6818      	ldr	r0, [r3, #0]
}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	40023000 	.word	0x40023000

080013a4 <CRC_SetIDRegister>:
  * @param  IDValue: 8-bit value to be stored in the ID register 					
  * @retval None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
  CRC->IDR = IDValue;
 80013a4:	4b01      	ldr	r3, [pc, #4]	; (80013ac <CRC_SetIDRegister+0x8>)
 80013a6:	7118      	strb	r0, [r3, #4]
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40023000 	.word	0x40023000

080013b0 <CRC_GetIDRegister>:
  * @param  None
  * @retval 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
  return (CRC->IDR);
 80013b0:	4b01      	ldr	r3, [pc, #4]	; (80013b8 <CRC_GetIDRegister+0x8>)
 80013b2:	7918      	ldrb	r0, [r3, #4]
}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40023000 	.word	0x40023000

080013bc <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 80013bc:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 80013be:	2101      	movs	r1, #1
 80013c0:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80013c4:	f001 fb72 	bl	8002aac <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
}
 80013c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 80013cc:	2100      	movs	r1, #0
 80013ce:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80013d2:	f001 bb6b 	b.w	8002aac <RCC_APB1PeriphResetCmd>

080013d6 <DAC_Init>:
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80013d6:	f640 73fe 	movw	r3, #4094	; 0xffe
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that
  *        contains the configuration information for the specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 80013da:	b530      	push	{r4, r5, lr}
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 80013dc:	4d08      	ldr	r5, [pc, #32]	; (8001400 <DAC_Init+0x2a>)
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80013de:	4083      	lsls	r3, r0
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 80013e0:	682a      	ldr	r2, [r5, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80013e2:	ea22 0303 	bic.w	r3, r2, r3
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 80013e6:	e891 0014 	ldmia.w	r1, {r2, r4}
 80013ea:	4314      	orrs	r4, r2
 80013ec:	688a      	ldr	r2, [r1, #8]
 80013ee:	4314      	orrs	r4, r2
 80013f0:	68ca      	ldr	r2, [r1, #12]
 80013f2:	4322      	orrs	r2, r4
 80013f4:	fa02 f000 	lsl.w	r0, r2, r0
 80013f8:	4318      	orrs	r0, r3
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 80013fa:	6028      	str	r0, [r5, #0]
 80013fc:	bd30      	pop	{r4, r5, pc}
 80013fe:	bf00      	nop
 8001400:	40007400 	.word	0x40007400

08001404 <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 8001404:	2300      	movs	r3, #0
 8001406:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8001408:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 800140a:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 800140c:	60c3      	str	r3, [r0, #12]
 800140e:	4770      	bx	lr

08001410 <DAC_Cmd>:
  * @param  NewState: new state of the DAC channel. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001410:	4a06      	ldr	r2, [pc, #24]	; (800142c <DAC_Cmd+0x1c>)
 8001412:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001414:	b119      	cbz	r1, 800141e <DAC_Cmd+0xe>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 8001416:	6811      	ldr	r1, [r2, #0]
 8001418:	4083      	lsls	r3, r0
 800141a:	430b      	orrs	r3, r1
 800141c:	e003      	b.n	8001426 <DAC_Cmd+0x16>
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
 800141e:	6811      	ldr	r1, [r2, #0]
 8001420:	4083      	lsls	r3, r0
 8001422:	ea21 0303 	bic.w	r3, r1, r3
 8001426:	6013      	str	r3, [r2, #0]
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40007400 	.word	0x40007400

08001430 <DAC_DMACmd>:
  * @param  NewState: new state of the selected DAC channel DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001430:	4a06      	ldr	r2, [pc, #24]	; (800144c <DAC_DMACmd+0x1c>)
 8001432:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001436:	b119      	cbz	r1, 8001440 <DAC_DMACmd+0x10>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 8001438:	6811      	ldr	r1, [r2, #0]
 800143a:	4083      	lsls	r3, r0
 800143c:	430b      	orrs	r3, r1
 800143e:	e003      	b.n	8001448 <DAC_DMACmd+0x18>
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
 8001440:	6811      	ldr	r1, [r2, #0]
 8001442:	4083      	lsls	r3, r0
 8001444:	ea21 0303 	bic.w	r3, r1, r3
 8001448:	6013      	str	r3, [r2, #0]
 800144a:	4770      	bx	lr
 800144c:	40007400 	.word	0x40007400

08001450 <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001450:	4a06      	ldr	r2, [pc, #24]	; (800146c <DAC_SoftwareTriggerCmd+0x1c>)
 8001452:	0900      	lsrs	r0, r0, #4
 8001454:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001456:	b119      	cbz	r1, 8001460 <DAC_SoftwareTriggerCmd+0x10>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
 8001458:	6851      	ldr	r1, [r2, #4]
 800145a:	4083      	lsls	r3, r0
 800145c:	430b      	orrs	r3, r1
 800145e:	e003      	b.n	8001468 <DAC_SoftwareTriggerCmd+0x18>
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
 8001460:	6851      	ldr	r1, [r2, #4]
 8001462:	4083      	lsls	r3, r0
 8001464:	ea21 0303 	bic.w	r3, r1, r3
 8001468:	6053      	str	r3, [r2, #4]
 800146a:	4770      	bx	lr
 800146c:	40007400 	.word	0x40007400

08001470 <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
 8001470:	4b04      	ldr	r3, [pc, #16]	; (8001484 <DAC_DualSoftwareTriggerCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET ;
 8001472:	685a      	ldr	r2, [r3, #4]
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001474:	b110      	cbz	r0, 800147c <DAC_DualSoftwareTriggerCmd+0xc>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET ;
 8001476:	f042 0203 	orr.w	r2, r2, #3
 800147a:	e001      	b.n	8001480 <DAC_DualSoftwareTriggerCmd+0x10>
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
 800147c:	f022 0203 	bic.w	r2, r2, #3
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	4770      	bx	lr
 8001484:	40007400 	.word	0x40007400

08001488 <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
 8001488:	4b05      	ldr	r3, [pc, #20]	; (80014a0 <DAC_WaveGenerationCmd+0x18>)
 800148a:	4081      	lsls	r1, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800148c:	b112      	cbz	r2, 8001494 <DAC_WaveGenerationCmd+0xc>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4311      	orrs	r1, r2
 8001492:	e002      	b.n	800149a <DAC_WaveGenerationCmd+0x12>
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	ea22 0101 	bic.w	r1, r2, r1
 800149a:	6019      	str	r1, [r3, #0]
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	40007400 	.word	0x40007400

080014a4 <DAC_SetChannel1Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80014a4:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80014aa:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <DAC_SetChannel1Data+0x1c>)
 80014ac:	9301      	str	r3, [sp, #4]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80014ae:	9b01      	ldr	r3, [sp, #4]
 80014b0:	3308      	adds	r3, #8
 80014b2:	4418      	add	r0, r3
 80014b4:	9001      	str	r0, [sp, #4]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80014b6:	9b01      	ldr	r3, [sp, #4]
 80014b8:	6019      	str	r1, [r3, #0]
}
 80014ba:	b002      	add	sp, #8
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40007400 	.word	0x40007400

080014c4 <DAC_SetChannel2Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
 80014c4:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
 80014ca:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <DAC_SetChannel2Data+0x1c>)
 80014cc:	9301      	str	r3, [sp, #4]
  tmp += DHR12R2_OFFSET + DAC_Align;
 80014ce:	9b01      	ldr	r3, [sp, #4]
 80014d0:	3314      	adds	r3, #20
 80014d2:	4418      	add	r0, r3
 80014d4:	9001      	str	r0, [sp, #4]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
 80014d6:	9b01      	ldr	r3, [sp, #4]
 80014d8:	6019      	str	r1, [r3, #0]
}
 80014da:	b002      	add	sp, #8
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40007400 	.word	0x40007400

080014e4 <DAC_SetDualChannelData>:
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 80014e4:	2808      	cmp	r0, #8
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 80014e6:	4b04      	ldr	r3, [pc, #16]	; (80014f8 <DAC_SetDualChannelData+0x14>)
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 80014e8:	bf0c      	ite	eq
 80014ea:	ea42 2201 	orreq.w	r2, r2, r1, lsl #8
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 80014ee:	ea42 4201 	orrne.w	r2, r2, r1, lsl #16
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 80014f2:	50c2      	str	r2, [r0, r3]
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	40007420 	.word	0x40007420

080014fc <DAC_GetDataOutputValue>:
  *     @arg DAC_Channel_1: DAC Channel1 selected
  *     @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
 80014fc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
 8001502:	4b06      	ldr	r3, [pc, #24]	; (800151c <DAC_GetDataOutputValue+0x20>)
 8001504:	9301      	str	r3, [sp, #4]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
 8001506:	9b01      	ldr	r3, [sp, #4]
 8001508:	332c      	adds	r3, #44	; 0x2c
 800150a:	eb03 0090 	add.w	r0, r3, r0, lsr #2
 800150e:	9001      	str	r0, [sp, #4]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
 8001510:	9b01      	ldr	r3, [sp, #4]
 8001512:	6818      	ldr	r0, [r3, #0]
}
 8001514:	b280      	uxth	r0, r0
 8001516:	b002      	add	sp, #8
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	40007400 	.word	0x40007400

08001520 <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001520:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001524:	6802      	ldr	r2, [r0, #0]
 8001526:	4013      	ands	r3, r2
 8001528:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 800152e:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8001530:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8001532:	60c3      	str	r3, [r0, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8001534:	4b28      	ldr	r3, [pc, #160]	; (80015d8 <DMA_DeInit+0xb8>)
 8001536:	4298      	cmp	r0, r3
 8001538:	d101      	bne.n	800153e <DMA_DeInit+0x1e>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 800153a:	4a28      	ldr	r2, [pc, #160]	; (80015dc <DMA_DeInit+0xbc>)
 800153c:	e027      	b.n	800158e <DMA_DeInit+0x6e>
  }
  else if (DMAy_Channelx == DMA1_Channel2)
 800153e:	4b28      	ldr	r3, [pc, #160]	; (80015e0 <DMA_DeInit+0xc0>)
 8001540:	4298      	cmp	r0, r3
 8001542:	d101      	bne.n	8001548 <DMA_DeInit+0x28>
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8001544:	4a25      	ldr	r2, [pc, #148]	; (80015dc <DMA_DeInit+0xbc>)
 8001546:	e02a      	b.n	800159e <DMA_DeInit+0x7e>
  }
  else if (DMAy_Channelx == DMA1_Channel3)
 8001548:	4b26      	ldr	r3, [pc, #152]	; (80015e4 <DMA_DeInit+0xc4>)
 800154a:	4298      	cmp	r0, r3
 800154c:	d101      	bne.n	8001552 <DMA_DeInit+0x32>
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 800154e:	4a23      	ldr	r2, [pc, #140]	; (80015dc <DMA_DeInit+0xbc>)
 8001550:	e02d      	b.n	80015ae <DMA_DeInit+0x8e>
  }
  else if (DMAy_Channelx == DMA1_Channel4)
 8001552:	4b25      	ldr	r3, [pc, #148]	; (80015e8 <DMA_DeInit+0xc8>)
 8001554:	4298      	cmp	r0, r3
 8001556:	d101      	bne.n	800155c <DMA_DeInit+0x3c>
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 8001558:	4a20      	ldr	r2, [pc, #128]	; (80015dc <DMA_DeInit+0xbc>)
 800155a:	e030      	b.n	80015be <DMA_DeInit+0x9e>
  }
  else if (DMAy_Channelx == DMA1_Channel5)
 800155c:	4b23      	ldr	r3, [pc, #140]	; (80015ec <DMA_DeInit+0xcc>)
 800155e:	4298      	cmp	r0, r3
 8001560:	d101      	bne.n	8001566 <DMA_DeInit+0x46>
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 8001562:	4a1e      	ldr	r2, [pc, #120]	; (80015dc <DMA_DeInit+0xbc>)
 8001564:	e033      	b.n	80015ce <DMA_DeInit+0xae>
  }
  else if (DMAy_Channelx == DMA1_Channel6)
 8001566:	4b22      	ldr	r3, [pc, #136]	; (80015f0 <DMA_DeInit+0xd0>)
 8001568:	4298      	cmp	r0, r3
 800156a:	d104      	bne.n	8001576 <DMA_DeInit+0x56>
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 800156c:	4a1b      	ldr	r2, [pc, #108]	; (80015dc <DMA_DeInit+0xbc>)
 800156e:	6853      	ldr	r3, [r2, #4]
 8001570:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001574:	e02e      	b.n	80015d4 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA1_Channel7)
 8001576:	4b1f      	ldr	r3, [pc, #124]	; (80015f4 <DMA_DeInit+0xd4>)
 8001578:	4298      	cmp	r0, r3
 800157a:	d104      	bne.n	8001586 <DMA_DeInit+0x66>
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 800157c:	4a17      	ldr	r2, [pc, #92]	; (80015dc <DMA_DeInit+0xbc>)
 800157e:	6853      	ldr	r3, [r2, #4]
 8001580:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8001584:	e026      	b.n	80015d4 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA2_Channel1)
 8001586:	4b1c      	ldr	r3, [pc, #112]	; (80015f8 <DMA_DeInit+0xd8>)
 8001588:	4298      	cmp	r0, r3
 800158a:	d104      	bne.n	8001596 <DMA_DeInit+0x76>
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 800158c:	4a1b      	ldr	r2, [pc, #108]	; (80015fc <DMA_DeInit+0xdc>)
 800158e:	6853      	ldr	r3, [r2, #4]
 8001590:	f043 030f 	orr.w	r3, r3, #15
 8001594:	e01e      	b.n	80015d4 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA2_Channel2)
 8001596:	4b1a      	ldr	r3, [pc, #104]	; (8001600 <DMA_DeInit+0xe0>)
 8001598:	4298      	cmp	r0, r3
 800159a:	d104      	bne.n	80015a6 <DMA_DeInit+0x86>
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 800159c:	4a17      	ldr	r2, [pc, #92]	; (80015fc <DMA_DeInit+0xdc>)
 800159e:	6853      	ldr	r3, [r2, #4]
 80015a0:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80015a4:	e016      	b.n	80015d4 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA2_Channel3)
 80015a6:	4b17      	ldr	r3, [pc, #92]	; (8001604 <DMA_DeInit+0xe4>)
 80015a8:	4298      	cmp	r0, r3
 80015aa:	d104      	bne.n	80015b6 <DMA_DeInit+0x96>
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 80015ac:	4a13      	ldr	r2, [pc, #76]	; (80015fc <DMA_DeInit+0xdc>)
 80015ae:	6853      	ldr	r3, [r2, #4]
 80015b0:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80015b4:	e00e      	b.n	80015d4 <DMA_DeInit+0xb4>
  }
  else if (DMAy_Channelx == DMA2_Channel4)
 80015b6:	4b14      	ldr	r3, [pc, #80]	; (8001608 <DMA_DeInit+0xe8>)
 80015b8:	4298      	cmp	r0, r3
 80015ba:	d104      	bne.n	80015c6 <DMA_DeInit+0xa6>
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 80015bc:	4a0f      	ldr	r2, [pc, #60]	; (80015fc <DMA_DeInit+0xdc>)
 80015be:	6853      	ldr	r3, [r2, #4]
 80015c0:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 80015c4:	e006      	b.n	80015d4 <DMA_DeInit+0xb4>
  }
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
 80015c6:	4b11      	ldr	r3, [pc, #68]	; (800160c <DMA_DeInit+0xec>)
 80015c8:	4298      	cmp	r0, r3
 80015ca:	d104      	bne.n	80015d6 <DMA_DeInit+0xb6>
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80015cc:	4a0b      	ldr	r2, [pc, #44]	; (80015fc <DMA_DeInit+0xdc>)
 80015ce:	6853      	ldr	r3, [r2, #4]
 80015d0:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 80015d4:	6053      	str	r3, [r2, #4]
 80015d6:	4770      	bx	lr
 80015d8:	40020008 	.word	0x40020008
 80015dc:	40020000 	.word	0x40020000
 80015e0:	4002001c 	.word	0x4002001c
 80015e4:	40020030 	.word	0x40020030
 80015e8:	40020044 	.word	0x40020044
 80015ec:	40020058 	.word	0x40020058
 80015f0:	4002006c 	.word	0x4002006c
 80015f4:	40020080 	.word	0x40020080
 80015f8:	40020408 	.word	0x40020408
 80015fc:	40020400 	.word	0x40020400
 8001600:	4002041c 	.word	0x4002041c
 8001604:	40020430 	.word	0x40020430
 8001608:	40020444 	.word	0x40020444
 800160c:	40020458 	.word	0x40020458

08001610 <DMA_Init>:
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001610:	6a0a      	ldr	r2, [r1, #32]
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8001612:	b510      	push	{r4, lr}
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001614:	688c      	ldr	r4, [r1, #8]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8001616:	6803      	ldr	r3, [r0, #0]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001618:	4314      	orrs	r4, r2
 800161a:	690a      	ldr	r2, [r1, #16]

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 800161c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001620:	4314      	orrs	r4, r2
 8001622:	694a      	ldr	r2, [r1, #20]

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8001624:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001628:	4314      	orrs	r4, r2
 800162a:	698a      	ldr	r2, [r1, #24]
 800162c:	4314      	orrs	r4, r2
 800162e:	69ca      	ldr	r2, [r1, #28]
 8001630:	4314      	orrs	r4, r2
 8001632:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8001634:	4314      	orrs	r4, r2
 8001636:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8001638:	4322      	orrs	r2, r4
 800163a:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 800163c:	6003      	str	r3, [r0, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800163e:	68cb      	ldr	r3, [r1, #12]
 8001640:	6043      	str	r3, [r0, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8001642:	680b      	ldr	r3, [r1, #0]
 8001644:	6083      	str	r3, [r0, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8001646:	684b      	ldr	r3, [r1, #4]
 8001648:	60c3      	str	r3, [r0, #12]
 800164a:	bd10      	pop	{r4, pc}

0800164c <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	6003      	str	r3, [r0, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 8001650:	6043      	str	r3, [r0, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8001652:	6083      	str	r3, [r0, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8001654:	60c3      	str	r3, [r0, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001656:	6103      	str	r3, [r0, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8001658:	6143      	str	r3, [r0, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800165a:	6183      	str	r3, [r0, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800165c:	61c3      	str	r3, [r0, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800165e:	6203      	str	r3, [r0, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8001660:	6243      	str	r3, [r0, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8001662:	6283      	str	r3, [r0, #40]	; 0x28
 8001664:	4770      	bx	lr

08001666 <DMA_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001666:	b119      	cbz	r1, 8001670 <DMA_Cmd+0xa>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8001668:	6803      	ldr	r3, [r0, #0]
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	e003      	b.n	8001678 <DMA_Cmd+0x12>
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001670:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001674:	6802      	ldr	r2, [r0, #0]
 8001676:	4013      	ands	r3, r2
 8001678:	6003      	str	r3, [r0, #0]
 800167a:	4770      	bx	lr

0800167c <DMA_ITConfig>:
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 800167c:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800167e:	b10a      	cbz	r2, 8001684 <DMA_ITConfig+0x8>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8001680:	4319      	orrs	r1, r3
 8001682:	e001      	b.n	8001688 <DMA_ITConfig+0xc>
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 8001684:	ea23 0101 	bic.w	r1, r3, r1
 8001688:	6001      	str	r1, [r0, #0]
 800168a:	4770      	bx	lr

0800168c <DMA_SetCurrDataCounter>:
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 800168c:	6041      	str	r1, [r0, #4]
 800168e:	4770      	bx	lr

08001690 <DMA_GetCurrDataCounter>:
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 8001690:	6840      	ldr	r0, [r0, #4]
}
 8001692:	b280      	uxth	r0, r0
 8001694:	4770      	bx	lr

08001696 <DMA_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMAy_IT));

  /* Calculate the used DMA */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 8001696:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR;
 8001698:	bf4c      	ite	mi
 800169a:	4b04      	ldrmi	r3, [pc, #16]	; (80016ac <DMA_GetITStatus+0x16>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR;
 800169c:	4b04      	ldrpl	r3, [pc, #16]	; (80016b0 <DMA_GetITStatus+0x1a>)
 800169e:	681b      	ldr	r3, [r3, #0]
  {
    /* DMAy_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DMA_IT status */
  return  bitstatus;
 80016a0:	4203      	tst	r3, r0
}
 80016a2:	bf14      	ite	ne
 80016a4:	2001      	movne	r0, #1
 80016a6:	2000      	moveq	r0, #0
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	40020400 	.word	0x40020400
 80016b0:	40020000 	.word	0x40020000

080016b4 <DMA_GetFlagStatus>:
 80016b4:	f7ff bfef 	b.w	8001696 <DMA_GetITStatus>

080016b8 <DMA_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMAy_IT));

  /* Calculate the used DMAy */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 80016b8:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA2->IFCR = DMAy_IT;
 80016ba:	bf4c      	ite	mi
 80016bc:	4b01      	ldrmi	r3, [pc, #4]	; (80016c4 <DMA_ClearITPendingBit+0xc>)
  }
  else
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA1->IFCR = DMAy_IT;
 80016be:	4b02      	ldrpl	r3, [pc, #8]	; (80016c8 <DMA_ClearITPendingBit+0x10>)
 80016c0:	6058      	str	r0, [r3, #4]
 80016c2:	4770      	bx	lr
 80016c4:	40020400 	.word	0x40020400
 80016c8:	40020000 	.word	0x40020000

080016cc <DMA_ClearFlag>:
 80016cc:	f7ff bff4 	b.w	80016b8 <DMA_ClearITPendingBit>

080016d0 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 80016d0:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <EXTI_DeInit+0x14>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 80016d6:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 80016d8:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 80016da:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
 80016dc:	4a02      	ldr	r2, [pc, #8]	; (80016e8 <EXTI_DeInit+0x18>)
 80016de:	615a      	str	r2, [r3, #20]
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40010400 	.word	0x40010400
 80016e8:	000fffff 	.word	0x000fffff

080016ec <EXTI_Init>:
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80016ec:	7982      	ldrb	r2, [r0, #6]
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80016ee:	b570      	push	{r4, r5, r6, lr}
 80016f0:	6801      	ldr	r1, [r0, #0]
 80016f2:	7903      	ldrb	r3, [r0, #4]
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80016f4:	b342      	cbz	r2, 8001748 <EXTI_Init+0x5c>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80016f6:	43ce      	mvns	r6, r1
 80016f8:	4a18      	ldr	r2, [pc, #96]	; (800175c <EXTI_Init+0x70>)
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    tmp += EXTI_InitStruct->EXTI_Mode;

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80016fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80016fe:	6815      	ldr	r5, [r2, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    tmp += EXTI_InitStruct->EXTI_Mode;

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001700:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8001704:	4035      	ands	r5, r6
 8001706:	6015      	str	r5, [r2, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8001708:	6854      	ldr	r4, [r2, #4]
 800170a:	4034      	ands	r4, r6
 800170c:	6054      	str	r4, [r2, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800170e:	681c      	ldr	r4, [r3, #0]
 8001710:	4321      	orrs	r1, r4
 8001712:	6019      	str	r1, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001714:	6801      	ldr	r1, [r0, #0]
 8001716:	6894      	ldr	r4, [r2, #8]
 8001718:	43cd      	mvns	r5, r1
 800171a:	402c      	ands	r4, r5
 800171c:	6094      	str	r4, [r2, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800171e:	68d3      	ldr	r3, [r2, #12]
 8001720:	402b      	ands	r3, r5
 8001722:	60d3      	str	r3, [r2, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001724:	7943      	ldrb	r3, [r0, #5]
 8001726:	2b10      	cmp	r3, #16
 8001728:	d106      	bne.n	8001738 <EXTI_Init+0x4c>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800172a:	6893      	ldr	r3, [r2, #8]
 800172c:	430b      	orrs	r3, r1
 800172e:	6093      	str	r3, [r2, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001730:	68d3      	ldr	r3, [r2, #12]
 8001732:	4319      	orrs	r1, r3
 8001734:	60d1      	str	r1, [r2, #12]
 8001736:	bd70      	pop	{r4, r5, r6, pc}
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001738:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800173c:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	4311      	orrs	r1, r2
 8001744:	6019      	str	r1, [r3, #0]
 8001746:	bd70      	pop	{r4, r5, r6, pc}
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8001748:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800174c:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	ea22 0201 	bic.w	r2, r2, r1
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	bd70      	pop	{r4, r5, r6, pc}
 800175a:	bf00      	nop
 800175c:	40010400 	.word	0x40010400

08001760 <EXTI_StructInit>:
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8001760:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8001762:	220c      	movs	r2, #12
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8001764:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8001766:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8001768:	7142      	strb	r2, [r0, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 800176a:	7183      	strb	r3, [r0, #6]
 800176c:	4770      	bx	lr

0800176e <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 800176e:	4a02      	ldr	r2, [pc, #8]	; (8001778 <EXTI_GenerateSWInterrupt+0xa>)
 8001770:	6913      	ldr	r3, [r2, #16]
 8001772:	4318      	orrs	r0, r3
 8001774:	6110      	str	r0, [r2, #16]
 8001776:	4770      	bx	lr
 8001778:	40010400 	.word	0x40010400

0800177c <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 800177c:	4b03      	ldr	r3, [pc, #12]	; (800178c <EXTI_GetFlagStatus+0x10>)
 800177e:	695b      	ldr	r3, [r3, #20]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8001780:	4203      	tst	r3, r0
}
 8001782:	bf14      	ite	ne
 8001784:	2001      	movne	r0, #1
 8001786:	2000      	moveq	r0, #0
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	40010400 	.word	0x40010400

08001790 <EXTI_ClearFlag>:
 8001790:	4b01      	ldr	r3, [pc, #4]	; (8001798 <EXTI_ClearFlag+0x8>)
 8001792:	6158      	str	r0, [r3, #20]
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	40010400 	.word	0x40010400

0800179c <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 800179c:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <EXTI_GetITStatus+0x18>)
 800179e:	681a      	ldr	r2, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80017a0:	695b      	ldr	r3, [r3, #20]
 80017a2:	4003      	ands	r3, r0
 80017a4:	d004      	beq.n	80017b0 <EXTI_GetITStatus+0x14>
  {
    bitstatus = SET;
 80017a6:	4202      	tst	r2, r0
 80017a8:	bf14      	ite	ne
 80017aa:	2001      	movne	r0, #1
 80017ac:	2000      	moveq	r0, #0
 80017ae:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 80017b0:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 80017b2:	4770      	bx	lr
 80017b4:	40010400 	.word	0x40010400

080017b8 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80017b8:	4b01      	ldr	r3, [pc, #4]	; (80017c0 <EXTI_ClearITPendingBit+0x8>)
 80017ba:	6158      	str	r0, [r3, #20]
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	40010400 	.word	0x40010400

080017c4 <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 80017c4:	4a03      	ldr	r2, [pc, #12]	; (80017d4 <FLASH_SetLatency+0x10>)
 80017c6:	6813      	ldr	r3, [r2, #0]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 80017c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
  tmpreg |= FLASH_Latency;
 80017cc:	4318      	orrs	r0, r3
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 80017ce:	6010      	str	r0, [r2, #0]
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	40022000 	.word	0x40022000

080017d8 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80017d8:	4b04      	ldr	r3, [pc, #16]	; (80017ec <FLASH_HalfCycleAccessCmd+0x14>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	f022 0208 	bic.w	r2, r2, #8
 80017e0:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4310      	orrs	r0, r2
 80017e6:	6018      	str	r0, [r3, #0]
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40022000 	.word	0x40022000

080017f0 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80017f0:	4b04      	ldr	r3, [pc, #16]	; (8001804 <FLASH_PrefetchBufferCmd+0x14>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	f022 0210 	bic.w	r2, r2, #16
 80017f8:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4310      	orrs	r0, r2
 80017fe:	6018      	str	r0, [r3, #0]
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	40022000 	.word	0x40022000

08001808 <FLASH_UnlockBank1>:
  * @retval None
  */
void FLASH_UnlockBank1(void)
{
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8001808:	4b03      	ldr	r3, [pc, #12]	; (8001818 <FLASH_UnlockBank1+0x10>)
 800180a:	4a04      	ldr	r2, [pc, #16]	; (800181c <FLASH_UnlockBank1+0x14>)
 800180c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800180e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001812:	605a      	str	r2, [r3, #4]
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	40022000 	.word	0x40022000
 800181c:	45670123 	.word	0x45670123

08001820 <FLASH_Unlock>:
 8001820:	f7ff bff2 	b.w	8001808 <FLASH_UnlockBank1>

08001824 <FLASH_LockBank1>:
  * @retval None
  */
void FLASH_LockBank1(void)
{
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 8001824:	4a02      	ldr	r2, [pc, #8]	; (8001830 <FLASH_LockBank1+0xc>)
 8001826:	6913      	ldr	r3, [r2, #16]
 8001828:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800182c:	6113      	str	r3, [r2, #16]
 800182e:	4770      	bx	lr
 8001830:	40022000 	.word	0x40022000

08001834 <FLASH_Lock>:
 8001834:	f7ff bff6 	b.w	8001824 <FLASH_LockBank1>

08001838 <FLASH_GetUserOptionByte>:
  *         and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 8001838:	4b01      	ldr	r3, [pc, #4]	; (8001840 <FLASH_GetUserOptionByte+0x8>)
 800183a:	69d8      	ldr	r0, [r3, #28]
}
 800183c:	0880      	lsrs	r0, r0, #2
 800183e:	4770      	bx	lr
 8001840:	40022000 	.word	0x40022000

08001844 <FLASH_GetWriteProtectionOptionByte>:
  * @retval The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Flash write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8001844:	4b01      	ldr	r3, [pc, #4]	; (800184c <FLASH_GetWriteProtectionOptionByte+0x8>)
 8001846:	6a18      	ldr	r0, [r3, #32]
}
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	40022000 	.word	0x40022000

08001850 <FLASH_GetReadOutProtectionStatus>:
  * @retval FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8001850:	4b02      	ldr	r3, [pc, #8]	; (800185c <FLASH_GetReadOutProtectionStatus+0xc>)
 8001852:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8001854:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40022000 	.word	0x40022000

08001860 <FLASH_GetPrefetchBufferStatus>:
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
 8001860:	4b02      	ldr	r3, [pc, #8]	; (800186c <FLASH_GetPrefetchBufferStatus+0xc>)
 8001862:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8001864:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	40022000 	.word	0x40022000

08001870 <FLASH_ITConfig>:
  * @param  NewState: new state of the specified Flash interrupts.
  *   This parameter can be: ENABLE or DISABLE.      
  * @retval None 
  */
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
{
 8001870:	4b04      	ldr	r3, [pc, #16]	; (8001884 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8001872:	691a      	ldr	r2, [r3, #16]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8001874:	b109      	cbz	r1, 800187a <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8001876:	4310      	orrs	r0, r2
 8001878:	e001      	b.n	800187e <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 800187a:	ea22 0000 	bic.w	r0, r2, r0
 800187e:	6118      	str	r0, [r3, #16]
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	40022000 	.word	0x40022000

08001888 <FLASH_GetFlagStatus>:
    }
  }
#else
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8001888:	2801      	cmp	r0, #1
 800188a:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <FLASH_GetFlagStatus+0x1c>)
 800188c:	d103      	bne.n	8001896 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 800188e:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8001890:	f000 0001 	and.w	r0, r0, #1
 8001894:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 8001896:	68db      	ldr	r3, [r3, #12]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8001898:	4218      	tst	r0, r3
 800189a:	bf14      	ite	ne
 800189c:	2001      	movne	r0, #1
 800189e:	2000      	moveq	r0, #0
  }
#endif /* STM32F10X_XL */

  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	40022000 	.word	0x40022000

080018a8 <FLASH_ClearFlag>:
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80018a8:	4b01      	ldr	r3, [pc, #4]	; (80018b0 <FLASH_ClearFlag+0x8>)
 80018aa:	60d8      	str	r0, [r3, #12]
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	40022000 	.word	0x40022000

080018b4 <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80018b4:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <FLASH_GetStatus+0x24>)
 80018b6:	68da      	ldr	r2, [r3, #12]
 80018b8:	07d1      	lsls	r1, r2, #31
 80018ba:	d409      	bmi.n	80018d0 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
 80018bc:	68da      	ldr	r2, [r3, #12]
 80018be:	0752      	lsls	r2, r2, #29
 80018c0:	d408      	bmi.n	80018d4 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_WRPRTERR) != 0 )
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80018c8:	bf14      	ite	ne
 80018ca:	2003      	movne	r0, #3
 80018cc:	2004      	moveq	r0, #4
 80018ce:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80018d0:	2001      	movs	r0, #1
 80018d2:	4770      	bx	lr
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
    { 
      flashstatus = FLASH_ERROR_PG;
 80018d4:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80018d6:	4770      	bx	lr
 80018d8:	40022000 	.word	0x40022000

080018dc <FLASH_GetBank1Status>:
  */
FLASH_Status FLASH_GetBank1Status(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 80018dc:	4b08      	ldr	r3, [pc, #32]	; (8001900 <FLASH_GetBank1Status+0x24>)
 80018de:	68da      	ldr	r2, [r3, #12]
 80018e0:	07d1      	lsls	r1, r2, #31
 80018e2:	d409      	bmi.n	80018f8 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 80018e4:	68da      	ldr	r2, [r3, #12]
 80018e6:	0752      	lsls	r2, r2, #29
 80018e8:	d408      	bmi.n	80018fc <FLASH_GetBank1Status+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80018f0:	bf14      	ite	ne
 80018f2:	2003      	movne	r0, #3
 80018f4:	2004      	moveq	r0, #4
 80018f6:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80018f8:	2001      	movs	r0, #1
 80018fa:	4770      	bx	lr
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
    { 
      flashstatus = FLASH_ERROR_PG;
 80018fc:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80018fe:	4770      	bx	lr
 8001900:	40022000 	.word	0x40022000

08001904 <FLASH_WaitForLastBank1Operation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastBank1Operation(uint32_t Timeout)
{ 
 8001904:	b510      	push	{r4, lr}
 8001906:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 8001908:	f7ff ffe8 	bl	80018dc <FLASH_GetBank1Status>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00))
 800190c:	2801      	cmp	r0, #1
 800190e:	d106      	bne.n	800191e <FLASH_WaitForLastBank1Operation+0x1a>
 8001910:	b11c      	cbz	r4, 800191a <FLASH_WaitForLastBank1Operation+0x16>
  {
    status = FLASH_GetBank1Status();
 8001912:	f7ff ffe3 	bl	80018dc <FLASH_GetBank1Status>
    Timeout--;
 8001916:	3c01      	subs	r4, #1
 8001918:	e7f8      	b.n	800190c <FLASH_WaitForLastBank1Operation+0x8>
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 800191a:	2005      	movs	r0, #5
 800191c:	bd10      	pop	{r4, pc}
 800191e:	2c00      	cmp	r4, #0
 8001920:	bf08      	it	eq
 8001922:	2005      	moveq	r0, #5
  }
  /* Return the operation status */
  return status;
}
 8001924:	bd10      	pop	{r4, pc}

08001926 <FLASH_EraseAllBank1Pages>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllBank1Pages(void)
{
 8001926:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 8001928:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 800192c:	f7ff ffea 	bl	8001904 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001930:	2804      	cmp	r0, #4
 8001932:	d111      	bne.n	8001958 <FLASH_EraseAllBank1Pages+0x32>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8001934:	4c09      	ldr	r4, [pc, #36]	; (800195c <FLASH_EraseAllBank1Pages+0x36>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 8001936:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  status = FLASH_WaitForLastBank1Operation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 800193a:	6923      	ldr	r3, [r4, #16]
 800193c:	f043 0304 	orr.w	r3, r3, #4
 8001940:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8001942:	6923      	ldr	r3, [r4, #16]
 8001944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001948:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 800194a:	f7ff ffdb 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    
    /* Disable the MER Bit */
    FLASH->CR &= CR_MER_Reset;
 800194e:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 8001952:	6922      	ldr	r2, [r4, #16]
 8001954:	4013      	ands	r3, r2
 8001956:	6123      	str	r3, [r4, #16]
  }    
  /* Return the Erase Status */
  return status;
}
 8001958:	bd10      	pop	{r4, pc}
 800195a:	bf00      	nop
 800195c:	40022000 	.word	0x40022000

08001960 <FLASH_EraseAllPages>:
 8001960:	f7ff bfe1 	b.w	8001926 <FLASH_EraseAllBank1Pages>

08001964 <FLASH_UserOptionByteConfig>:
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8001964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8001966:	4d13      	ldr	r5, [pc, #76]	; (80019b4 <FLASH_UserOptionByteConfig+0x50>)
 8001968:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <FLASH_UserOptionByteConfig+0x54>)
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 800196a:	4604      	mov	r4, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 800196c:	60ab      	str	r3, [r5, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 800196e:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8001972:	60ab      	str	r3, [r5, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001974:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8001978:	460f      	mov	r7, r1
 800197a:	4616      	mov	r6, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800197c:	f7ff ffc2 	bl	8001904 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001980:	2804      	cmp	r0, #4
 8001982:	d116      	bne.n	80019b2 <FLASH_UserOptionByteConfig+0x4e>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8001984:	692b      	ldr	r3, [r5, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 8001986:	f044 04f8 	orr.w	r4, r4, #248	; 0xf8
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800198a:	f043 0310 	orr.w	r3, r3, #16
 800198e:	612b      	str	r3, [r5, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 8001990:	ea47 0104 	orr.w	r1, r7, r4
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <FLASH_UserOptionByteConfig+0x58>)
 8001996:	ea46 0201 	orr.w	r2, r6, r1
 800199a:	805a      	strh	r2, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800199c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80019a0:	f7ff ffb0 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    if(status != FLASH_TIMEOUT)
 80019a4:	2805      	cmp	r0, #5
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80019a6:	bf1f      	itttt	ne
 80019a8:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80019ac:	692a      	ldrne	r2, [r5, #16]
 80019ae:	4013      	andne	r3, r2
 80019b0:	612b      	strne	r3, [r5, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 80019b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019b4:	40022000 	.word	0x40022000
 80019b8:	45670123 	.word	0x45670123
 80019bc:	1ffff800 	.word	0x1ffff800

080019c0 <FLASH_ReadOutProtection>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 80019c0:	b538      	push	{r3, r4, r5, lr}
 80019c2:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80019c4:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80019c8:	f7ff ff9c 	bl	8001904 <FLASH_WaitForLastBank1Operation>
  if(status == FLASH_COMPLETE)
 80019cc:	2804      	cmp	r0, #4
 80019ce:	d136      	bne.n	8001a3e <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80019d0:	4c1b      	ldr	r4, [pc, #108]	; (8001a40 <FLASH_ReadOutProtection+0x80>)
 80019d2:	4b1c      	ldr	r3, [pc, #112]	; (8001a44 <FLASH_ReadOutProtection+0x84>)
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80019d4:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80019d8:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80019da:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80019de:	60a3      	str	r3, [r4, #8]
    FLASH->CR |= CR_OPTER_Set;
 80019e0:	6923      	ldr	r3, [r4, #16]
 80019e2:	f043 0320 	orr.w	r3, r3, #32
 80019e6:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80019e8:	6923      	ldr	r3, [r4, #16]
 80019ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ee:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80019f0:	f7ff ff88 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    if(status == FLASH_COMPLETE)
 80019f4:	2804      	cmp	r0, #4
 80019f6:	d11b      	bne.n	8001a30 <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80019f8:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80019fc:	6922      	ldr	r2, [r4, #16]
 80019fe:	4013      	ands	r3, r2
 8001a00:	6123      	str	r3, [r4, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8001a02:	6923      	ldr	r3, [r4, #16]
 8001a04:	f043 0310 	orr.w	r3, r3, #16
 8001a08:	6123      	str	r3, [r4, #16]
 8001a0a:	4b0f      	ldr	r3, [pc, #60]	; (8001a48 <FLASH_ReadOutProtection+0x88>)
      if(NewState != DISABLE)
 8001a0c:	b10d      	cbz	r5, 8001a12 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 8001a0e:	2200      	movs	r2, #0
 8001a10:	e000      	b.n	8001a14 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8001a12:	22a5      	movs	r2, #165	; 0xa5
 8001a14:	801a      	strh	r2, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8001a16:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001a1a:	f7ff ff73 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    
      if(status != FLASH_TIMEOUT)
 8001a1e:	2805      	cmp	r0, #5
 8001a20:	d00d      	beq.n	8001a3e <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8001a22:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8001a26:	4a06      	ldr	r2, [pc, #24]	; (8001a40 <FLASH_ReadOutProtection+0x80>)
 8001a28:	6911      	ldr	r1, [r2, #16]
 8001a2a:	400b      	ands	r3, r1
 8001a2c:	6113      	str	r3, [r2, #16]
 8001a2e:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_TIMEOUT)
 8001a30:	2805      	cmp	r0, #5
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8001a32:	bf1f      	itttt	ne
 8001a34:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8001a38:	6922      	ldrne	r2, [r4, #16]
 8001a3a:	4013      	andne	r3, r2
 8001a3c:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;       
}
 8001a3e:	bd38      	pop	{r3, r4, r5, pc}
 8001a40:	40022000 	.word	0x40022000
 8001a44:	45670123 	.word	0x45670123
 8001a48:	1ffff800 	.word	0x1ffff800

08001a4c <FLASH_EnableWriteProtection>:
  *     @arg FLASH_WRProt_AllPages
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8001a4c:	b510      	push	{r4, lr}
 8001a4e:	4604      	mov	r4, r0
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001a50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001a54:	f7ff ff56 	bl	8001904 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001a58:	2804      	cmp	r0, #4
 8001a5a:	d143      	bne.n	8001ae4 <FLASH_EnableWriteProtection+0x98>
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8001a5c:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001a5e:	4b22      	ldr	r3, [pc, #136]	; (8001ae8 <FLASH_EnableWriteProtection+0x9c>)
 8001a60:	4a22      	ldr	r2, [pc, #136]	; (8001aec <FLASH_EnableWriteProtection+0xa0>)
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8001a62:	b2e1      	uxtb	r1, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001a64:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8001a66:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001a6a:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8001a6c:	691a      	ldr	r2, [r3, #16]
    if(WRP0_Data != 0xFF)
 8001a6e:	29ff      	cmp	r1, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8001a70:	f042 0210 	orr.w	r2, r2, #16
 8001a74:	611a      	str	r2, [r3, #16]
    if(WRP0_Data != 0xFF)
 8001a76:	d104      	bne.n	8001a82 <FLASH_EnableWriteProtection+0x36>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8001a78:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8001a7c:	2bff      	cmp	r3, #255	; 0xff
 8001a7e:	d109      	bne.n	8001a94 <FLASH_EnableWriteProtection+0x48>
 8001a80:	e010      	b.n	8001aa4 <FLASH_EnableWriteProtection+0x58>
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8001a82:	4b1b      	ldr	r3, [pc, #108]	; (8001af0 <FLASH_EnableWriteProtection+0xa4>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001a84:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8001a88:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001a8a:	f7ff ff3b 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8001a8e:	2804      	cmp	r0, #4
 8001a90:	d120      	bne.n	8001ad4 <FLASH_EnableWriteProtection+0x88>
 8001a92:	e7f1      	b.n	8001a78 <FLASH_EnableWriteProtection+0x2c>
    {
      OB->WRP1 = WRP1_Data;
 8001a94:	4a16      	ldr	r2, [pc, #88]	; (8001af0 <FLASH_EnableWriteProtection+0xa4>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001a96:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8001a9a:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001a9c:	f7ff ff32 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8001aa0:	2804      	cmp	r0, #4
 8001aa2:	d117      	bne.n	8001ad4 <FLASH_EnableWriteProtection+0x88>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 8001aa4:	f3c4 4307 	ubfx	r3, r4, #16, #8
      OB->WRP1 = WRP1_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8001aa8:	2bff      	cmp	r3, #255	; 0xff
 8001aaa:	d007      	beq.n	8001abc <FLASH_EnableWriteProtection+0x70>
    {
      OB->WRP2 = WRP2_Data;
 8001aac:	4a10      	ldr	r2, [pc, #64]	; (8001af0 <FLASH_EnableWriteProtection+0xa4>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001aae:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8001ab2:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001ab4:	f7ff ff26 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8001ab8:	2804      	cmp	r0, #4
 8001aba:	d10b      	bne.n	8001ad4 <FLASH_EnableWriteProtection+0x88>
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8001abc:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8001abe:	2cff      	cmp	r4, #255	; 0xff
 8001ac0:	d101      	bne.n	8001ac6 <FLASH_EnableWriteProtection+0x7a>
 8001ac2:	2004      	movs	r0, #4
 8001ac4:	e008      	b.n	8001ad8 <FLASH_EnableWriteProtection+0x8c>
    {
      OB->WRP3 = WRP3_Data;
 8001ac6:	4b0a      	ldr	r3, [pc, #40]	; (8001af0 <FLASH_EnableWriteProtection+0xa4>)
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8001ac8:	b2a4      	uxth	r4, r4
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8001aca:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001acc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ad0:	f7ff ff18 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    }
          
    if(status != FLASH_TIMEOUT)
 8001ad4:	2805      	cmp	r0, #5
 8001ad6:	d005      	beq.n	8001ae4 <FLASH_EnableWriteProtection+0x98>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8001ad8:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8001adc:	4a02      	ldr	r2, [pc, #8]	; (8001ae8 <FLASH_EnableWriteProtection+0x9c>)
 8001ade:	6911      	ldr	r1, [r2, #16]
 8001ae0:	400b      	ands	r3, r1
 8001ae2:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8001ae4:	bd10      	pop	{r4, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40022000 	.word	0x40022000
 8001aec:	45670123 	.word	0x45670123
 8001af0:	1ffff800 	.word	0x1ffff800

08001af4 <FLASH_ProgramOptionByteData>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8001af4:	b570      	push	{r4, r5, r6, lr}
 8001af6:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001af8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8001afc:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001afe:	f7ff ff01 	bl	8001904 <FLASH_WaitForLastBank1Operation>

  if(status == FLASH_COMPLETE)
 8001b02:	2804      	cmp	r0, #4
 8001b04:	d116      	bne.n	8001b34 <FLASH_ProgramOptionByteData+0x40>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001b06:	4c0c      	ldr	r4, [pc, #48]	; (8001b38 <FLASH_ProgramOptionByteData+0x44>)
 8001b08:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <FLASH_ProgramOptionByteData+0x48>)
    FLASH->OPTKEYR = FLASH_KEY2;
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(__IO uint16_t*)Address = Data;
 8001b0a:	b2ad      	uxth	r5, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001b0c:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8001b0e:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8001b12:	60a3      	str	r3, [r4, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8001b14:	6923      	ldr	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b16:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8001b1a:	f043 0310 	orr.w	r3, r3, #16
 8001b1e:	6123      	str	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
 8001b20:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b22:	f7ff feef 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    if(status != FLASH_TIMEOUT)
 8001b26:	2805      	cmp	r0, #5
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8001b28:	bf1f      	itttt	ne
 8001b2a:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8001b2e:	6922      	ldrne	r2, [r4, #16]
 8001b30:	4013      	andne	r3, r2
 8001b32:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Option Byte Data Program Status */
  return status;
}
 8001b34:	bd70      	pop	{r4, r5, r6, pc}
 8001b36:	bf00      	nop
 8001b38:	40022000 	.word	0x40022000
 8001b3c:	45670123 	.word	0x45670123

08001b40 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8001b40:	b570      	push	{r4, r5, r6, lr}
 8001b42:	4605      	mov	r5, r0
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b44:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8001b48:	460e      	mov	r6, r1
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b4a:	f7ff fedb 	bl	8001904 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001b4e:	2804      	cmp	r0, #4
 8001b50:	d10e      	bne.n	8001b70 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8001b52:	4c08      	ldr	r4, [pc, #32]	; (8001b74 <FLASH_ProgramHalfWord+0x34>)
  
    *(__IO uint16_t*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b54:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8001b58:	6923      	ldr	r3, [r4, #16]
 8001b5a:	f043 0301 	orr.w	r3, r3, #1
 8001b5e:	6123      	str	r3, [r4, #16]
  
    *(__IO uint16_t*)Address = Data;
 8001b60:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b62:	f7ff fecf 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 8001b66:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001b6a:	6922      	ldr	r2, [r4, #16]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	6123      	str	r3, [r4, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
}
 8001b70:	bd70      	pop	{r4, r5, r6, pc}
 8001b72:	bf00      	nop
 8001b74:	40022000 	.word	0x40022000

08001b78 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8001b78:	b573      	push	{r0, r1, r4, r5, r6, lr}
  FLASH_Status status = FLASH_COMPLETE;
  __IO uint32_t tmp = 0;
 8001b7a:	2300      	movs	r3, #0
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8001b7c:	4606      	mov	r6, r0
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b7e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8001b82:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  __IO uint32_t tmp = 0;
 8001b84:	9301      	str	r3, [sp, #4]
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b86:	f7ff febd 	bl	8001904 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001b8a:	2804      	cmp	r0, #4
 8001b8c:	d11a      	bne.n	8001bc4 <FLASH_ProgramWord+0x4c>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001b8e:	4c0e      	ldr	r4, [pc, #56]	; (8001bc8 <FLASH_ProgramWord+0x50>)
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b90:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001b94:	6923      	ldr	r3, [r4, #16]
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	6123      	str	r3, [r4, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8001b9c:	b2ab      	uxth	r3, r5
 8001b9e:	8033      	strh	r3, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001ba0:	f7ff feb0 	bl	8001904 <FLASH_WaitForLastBank1Operation>
 
    if(status == FLASH_COMPLETE)
 8001ba4:	2804      	cmp	r0, #4
 8001ba6:	d108      	bne.n	8001bba <FLASH_ProgramWord+0x42>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      tmp = Address + 2;
 8001ba8:	3602      	adds	r6, #2
 8001baa:	9601      	str	r6, [sp, #4]

      *(__IO uint16_t*) tmp = Data >> 16;
 8001bac:	9b01      	ldr	r3, [sp, #4]
 8001bae:	0c2d      	lsrs	r5, r5, #16
 8001bb0:	801d      	strh	r5, [r3, #0]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001bb2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001bb6:	f7ff fea5 	bl	8001904 <FLASH_WaitForLastBank1Operation>
      FLASH->CR &= CR_PG_Reset;
    }
    else
    {
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8001bba:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001bbe:	6922      	ldr	r2, [r4, #16]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	6123      	str	r3, [r4, #16]
  }         
#endif /* STM32F10X_XL */
   
  /* Return the Program Status */
  return status;
}
 8001bc4:	b002      	add	sp, #8
 8001bc6:	bd70      	pop	{r4, r5, r6, pc}
 8001bc8:	40022000 	.word	0x40022000

08001bcc <FLASH_EraseOptionBytes>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8001bcc:	b538      	push	{r3, r4, r5, lr}
  uint16_t rdptmp = RDP_Key;

  FLASH_Status status = FLASH_COMPLETE;

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
 8001bce:	f7ff fe3f 	bl	8001850 <FLASH_GetReadOutProtectionStatus>
  {
    rdptmp = 0x00;  
 8001bd2:	2800      	cmp	r0, #0
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001bd4:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  FLASH_Status status = FLASH_COMPLETE;

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
  {
    rdptmp = 0x00;  
 8001bd8:	bf0c      	ite	eq
 8001bda:	25a5      	moveq	r5, #165	; 0xa5
 8001bdc:	2500      	movne	r5, #0
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001bde:	f7ff fe91 	bl	8001904 <FLASH_WaitForLastBank1Operation>
  if(status == FLASH_COMPLETE)
 8001be2:	2804      	cmp	r0, #4
 8001be4:	d129      	bne.n	8001c3a <FLASH_EraseOptionBytes+0x6e>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001be6:	4c15      	ldr	r4, [pc, #84]	; (8001c3c <FLASH_EraseOptionBytes+0x70>)
 8001be8:	4b15      	ldr	r3, [pc, #84]	; (8001c40 <FLASH_EraseOptionBytes+0x74>)
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001bea:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8001bee:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8001bf0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8001bf4:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8001bf6:	6923      	ldr	r3, [r4, #16]
 8001bf8:	f043 0320 	orr.w	r3, r3, #32
 8001bfc:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8001bfe:	6923      	ldr	r3, [r4, #16]
 8001c00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c04:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001c06:	f7ff fe7d 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    
    if(status == FLASH_COMPLETE)
 8001c0a:	2804      	cmp	r0, #4
 8001c0c:	d10e      	bne.n	8001c2c <FLASH_EraseOptionBytes+0x60>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8001c0e:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8001c12:	6922      	ldr	r2, [r4, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001c14:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8001c18:	4013      	ands	r3, r2
 8001c1a:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8001c1c:	6923      	ldr	r3, [r4, #16]
 8001c1e:	f043 0310 	orr.w	r3, r3, #16
 8001c22:	6123      	str	r3, [r4, #16]
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
 8001c24:	4b07      	ldr	r3, [pc, #28]	; (8001c44 <FLASH_EraseOptionBytes+0x78>)
 8001c26:	801d      	strh	r5, [r3, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001c28:	f7ff fe6c 	bl	8001904 <FLASH_WaitForLastBank1Operation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_TIMEOUT)
 8001c2c:	2805      	cmp	r0, #5
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8001c2e:	bf1f      	itttt	ne
 8001c30:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8001c34:	6922      	ldrne	r2, [r4, #16]
 8001c36:	4013      	andne	r3, r2
 8001c38:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8001c3a:	bd38      	pop	{r3, r4, r5, pc}
 8001c3c:	40022000 	.word	0x40022000
 8001c40:	45670123 	.word	0x45670123
 8001c44:	1ffff800 	.word	0x1ffff800

08001c48 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8001c48:	b538      	push	{r3, r4, r5, lr}
 8001c4a:	4605      	mov	r5, r0
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001c4c:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001c50:	f7ff fe58 	bl	8001904 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 8001c54:	2804      	cmp	r0, #4
 8001c56:	d112      	bne.n	8001c7e <FLASH_ErasePage+0x36>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001c58:	4c09      	ldr	r4, [pc, #36]	; (8001c80 <FLASH_ErasePage+0x38>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001c5a:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001c5e:	6923      	ldr	r3, [r4, #16]
 8001c60:	f043 0302 	orr.w	r3, r3, #2
 8001c64:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8001c66:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8001c68:	6923      	ldr	r3, [r4, #16]
 8001c6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c6e:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001c70:	f7ff fe48 	bl	8001904 <FLASH_WaitForLastBank1Operation>
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 8001c74:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 8001c78:	6922      	ldr	r2, [r4, #16]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	6123      	str	r3, [r4, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
}
 8001c7e:	bd38      	pop	{r3, r4, r5, pc}
 8001c80:	40022000 	.word	0x40022000

08001c84 <FLASH_WaitForLastOperation>:
 8001c84:	f7ff be3e 	b.w	8001904 <FLASH_WaitForLastBank1Operation>

08001c88 <FSMC_NORSRAMDeInit>:
  *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 8001c88:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 8001c8c:	b918      	cbnz	r0, 8001c96 <FSMC_NORSRAMDeInit+0xe>
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 8001c8e:	f243 02db 	movw	r2, #12507	; 0x30db
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	e003      	b.n	8001c9e <FSMC_NORSRAMDeInit+0x16>
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 8001c96:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001c9a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 8001c9e:	0080      	lsls	r0, r0, #2
 8001ca0:	f100 4020 	add.w	r0, r0, #2684354560	; 0xa0000000
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 8001ca4:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8001ca8:	6043      	str	r3, [r0, #4]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8001caa:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 8001cae:	4770      	bx	lr

08001cb0 <FSMC_NANDDeInit>:
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8001cb0:	2810      	cmp	r0, #16
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 8001cb2:	bf0c      	ite	eq
 8001cb4:	4b05      	ldreq	r3, [pc, #20]	; (8001ccc <FSMC_NANDDeInit+0x1c>)
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8001cb6:	4b06      	ldrne	r3, [pc, #24]	; (8001cd0 <FSMC_NANDDeInit+0x20>)
 8001cb8:	2240      	movs	r2, #64	; 0x40
 8001cba:	2118      	movs	r1, #24
 8001cbc:	6019      	str	r1, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 8001cbe:	605a      	str	r2, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8001cc0:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8001cc4:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 8001cc6:	60da      	str	r2, [r3, #12]
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	a0000060 	.word	0xa0000060
 8001cd0:	a0000080 	.word	0xa0000080

08001cd4 <FSMC_PCCARDDeInit>:
  * @retval None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8001cd4:	4b05      	ldr	r3, [pc, #20]	; (8001cec <FSMC_PCCARDDeInit+0x18>)
 8001cd6:	2218      	movs	r2, #24
 8001cd8:	601a      	str	r2, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 8001cda:	2200      	movs	r2, #0
 8001cdc:	605a      	str	r2, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8001cde:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8001ce2:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 8001ce4:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 8001ce6:	611a      	str	r2, [r3, #16]
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	a00000a0 	.word	0xa00000a0

08001cf0 <FSMC_NORSRAMInit>:
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8001cf0:	6881      	ldr	r1, [r0, #8]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001cf2:	6843      	ldr	r3, [r0, #4]
  *         structure that contains the configuration information for 
  *        the FSMC NOR/SRAM specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8001cf4:	b530      	push	{r4, r5, lr}
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001cf6:	ea41 0203 	orr.w	r2, r1, r3
 8001cfa:	68c3      	ldr	r3, [r0, #12]
 8001cfc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001cfe:	431a      	orrs	r2, r3
 8001d00:	6903      	ldr	r3, [r0, #16]
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;

  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8001d02:	2908      	cmp	r1, #8
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001d04:	ea42 0203 	orr.w	r2, r2, r3
 8001d08:	6943      	ldr	r3, [r0, #20]
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8001d0a:	6b41      	ldr	r1, [r0, #52]	; 0x34
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001d0c:	ea42 0203 	orr.w	r2, r2, r3
 8001d10:	6983      	ldr	r3, [r0, #24]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8001d12:	680d      	ldr	r5, [r1, #0]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8001d14:	ea42 0203 	orr.w	r2, r2, r3
 8001d18:	69c3      	ldr	r3, [r0, #28]
 8001d1a:	ea42 0203 	orr.w	r2, r2, r3
 8001d1e:	6a03      	ldr	r3, [r0, #32]
 8001d20:	ea42 0203 	orr.w	r2, r2, r3
 8001d24:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001d26:	ea42 0203 	orr.w	r2, r2, r3
 8001d2a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d2c:	ea43 0302 	orr.w	r3, r3, r2
 8001d30:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001d32:	ea43 0304 	orr.w	r3, r3, r4
 8001d36:	ea43 0302 	orr.w	r3, r3, r2
 8001d3a:	6802      	ldr	r2, [r0, #0]
 8001d3c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001d40:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8001d44:	6013      	str	r3, [r2, #0]
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;

  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 8001d46:	bf02      	ittt	eq
 8001d48:	6813      	ldreq	r3, [r2, #0]
 8001d4a:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
 8001d4e:	6013      	streq	r3, [r2, #0]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8001d50:	698b      	ldr	r3, [r1, #24]
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8001d52:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8001d56:	ea43 0305 	orr.w	r3, r3, r5
 8001d5a:	684d      	ldr	r5, [r1, #4]
 8001d5c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8001d60:	688d      	ldr	r5, [r1, #8]
 8001d62:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8001d66:	68cd      	ldr	r5, [r1, #12]
 8001d68:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8001d6c:	690d      	ldr	r5, [r1, #16]
 8001d6e:	6949      	ldr	r1, [r1, #20]
 8001d70:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
 8001d74:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8001d78:	6053      	str	r3, [r2, #4]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8001d7a:	d110      	bne.n	8001d9e <FSMC_NORSRAMInit+0xae>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8001d7c:	6b81      	ldr	r1, [r0, #56]	; 0x38
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8001d7e:	6808      	ldr	r0, [r1, #0]
 8001d80:	698b      	ldr	r3, [r1, #24]
 8001d82:	4303      	orrs	r3, r0
 8001d84:	6848      	ldr	r0, [r1, #4]
 8001d86:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8001d8a:	6888      	ldr	r0, [r1, #8]
 8001d8c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001d90:	6908      	ldr	r0, [r1, #16]
 8001d92:	6949      	ldr	r1, [r1, #20]
 8001d94:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
 8001d98:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001d9c:	e001      	b.n	8001da2 <FSMC_NORSRAMInit+0xb2>
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 8001d9e:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8001da2:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8001da6:	bd30      	pop	{r4, r5, pc}

08001da8 <FSMC_NANDInit>:
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001da8:	6842      	ldr	r2, [r0, #4]
 8001daa:	6883      	ldr	r3, [r0, #8]
  *         structure that contains the configuration information for the FSMC 
  *         NAND specified Banks.                       
  * @retval None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 8001dac:	b530      	push	{r4, r5, lr}
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001dae:	4313      	orrs	r3, r2
 8001db0:	68c2      	ldr	r2, [r0, #12]
 8001db2:	f043 0308 	orr.w	r3, r3, #8
 8001db6:	431a      	orrs	r2, r3
 8001db8:	6903      	ldr	r3, [r0, #16]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001dba:	69c4      	ldr	r4, [r0, #28]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	6942      	ldr	r2, [r0, #20]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001dc0:	6861      	ldr	r1, [r4, #4]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001dc2:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
 8001dc6:	6982      	ldr	r2, [r0, #24]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001dc8:	6a05      	ldr	r5, [r0, #32]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8001dca:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001dce:	68a2      	ldr	r2, [r4, #8]
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8001dd0:	6800      	ldr	r0, [r0, #0]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001dd2:	0412      	lsls	r2, r2, #16
 8001dd4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001dd8:	6821      	ldr	r1, [r4, #0]
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8001dda:	2810      	cmp	r0, #16
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001ddc:	ea42 0201 	orr.w	r2, r2, r1
 8001de0:	68e1      	ldr	r1, [r4, #12]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001de2:	68ac      	ldr	r4, [r5, #8]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001de4:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001de8:	686a      	ldr	r2, [r5, #4]
 8001dea:	ea4f 4404 	mov.w	r4, r4, lsl #16
 8001dee:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
 8001df2:	682a      	ldr	r2, [r5, #0]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8001df4:	bf08      	it	eq
 8001df6:	4806      	ldreq	r0, [pc, #24]	; (8001e10 <FSMC_NANDInit+0x68>)
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001df8:	ea42 0204 	orr.w	r2, r2, r4
 8001dfc:	68ec      	ldr	r4, [r5, #12]
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8001dfe:	bf18      	it	ne
 8001e00:	4804      	ldrne	r0, [pc, #16]	; (8001e14 <FSMC_NANDInit+0x6c>)
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001e02:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8001e06:	6003      	str	r3, [r0, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 8001e08:	6081      	str	r1, [r0, #8]
    FSMC_Bank3->PATT3 = tmppatt;
 8001e0a:	60c2      	str	r2, [r0, #12]
 8001e0c:	bd30      	pop	{r4, r5, pc}
 8001e0e:	bf00      	nop
 8001e10:	a0000060 	.word	0xa0000060
 8001e14:	a0000080 	.word	0xa0000080

08001e18 <FSMC_PCCARDInit>:
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8001e18:	6803      	ldr	r3, [r0, #0]
 8001e1a:	6842      	ldr	r2, [r0, #4]
 8001e1c:	f043 0310 	orr.w	r3, r3, #16
 8001e20:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
 8001e24:	6882      	ldr	r2, [r0, #8]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8001e26:	4915      	ldr	r1, [pc, #84]	; (8001e7c <FSMC_PCCARDInit+0x64>)
  *         structure that contains the configuration information for the FSMC 
  *         PCCARD Bank.                       
  * @retval None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8001e28:	b510      	push	{r4, lr}
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8001e2a:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001e2e:	68c4      	ldr	r4, [r0, #12]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8001e30:	600b      	str	r3, [r1, #0]
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e32:	68a2      	ldr	r2, [r4, #8]
 8001e34:	6863      	ldr	r3, [r4, #4]
 8001e36:	0412      	lsls	r2, r2, #16
 8001e38:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001e3c:	6823      	ldr	r3, [r4, #0]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	68e2      	ldr	r2, [r4, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001e42:	6904      	ldr	r4, [r0, #16]
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e44:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8001e48:	608b      	str	r3, [r1, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e4a:	68a2      	ldr	r2, [r4, #8]
 8001e4c:	6863      	ldr	r3, [r4, #4]
 8001e4e:	0412      	lsls	r2, r2, #16
 8001e50:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001e54:	6823      	ldr	r3, [r4, #0]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8001e56:	6940      	ldr	r0, [r0, #20]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	68e2      	ldr	r2, [r4, #12]
 8001e5c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8001e60:	60cb      	str	r3, [r1, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8001e62:	6882      	ldr	r2, [r0, #8]
 8001e64:	6843      	ldr	r3, [r0, #4]
 8001e66:	0412      	lsls	r2, r2, #16
 8001e68:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001e6c:	6803      	ldr	r3, [r0, #0]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	68c2      	ldr	r2, [r0, #12]
 8001e72:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8001e76:	610b      	str	r3, [r1, #16]
 8001e78:	bd10      	pop	{r4, pc}
 8001e7a:	bf00      	nop
 8001e7c:	a00000a0 	.word	0xa00000a0

08001e80 <FSMC_NORSRAMStructInit>:
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8001e80:	2202      	movs	r2, #2
  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
  *         structure which will be initialized.
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 8001e82:	b510      	push	{r4, lr}
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8001e84:	6042      	str	r2, [r0, #4]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8001e86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e8a:	6242      	str	r2, [r0, #36]	; 0x24
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8001e8c:	6b41      	ldr	r1, [r0, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8001e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e92:	6282      	str	r2, [r0, #40]	; 0x28
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8001e94:	2300      	movs	r3, #0
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8001e96:	220f      	movs	r2, #15
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8001e98:	24ff      	movs	r4, #255	; 0xff
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8001e9a:	6003      	str	r3, [r0, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 8001e9c:	6083      	str	r3, [r0, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8001e9e:	60c3      	str	r3, [r0, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8001ea0:	6103      	str	r3, [r0, #16]
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 8001ea2:	6143      	str	r3, [r0, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8001ea4:	6183      	str	r3, [r0, #24]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8001ea6:	61c3      	str	r3, [r0, #28]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8001ea8:	6203      	str	r3, [r0, #32]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 8001eaa:	62c3      	str	r3, [r0, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8001eac:	6303      	str	r3, [r0, #48]	; 0x30
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8001eae:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8001eb0:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8001eb2:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8001eb4:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 8001eb6:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 8001eb8:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 8001eba:	618b      	str	r3, [r1, #24]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8001ebc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001ebe:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8001ec0:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8001ec2:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8001ec4:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 8001ec6:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 8001ec8:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 8001eca:	618b      	str	r3, [r1, #24]
 8001ecc:	bd10      	pop	{r4, pc}

08001ece <FSMC_NANDStructInit>:
  * @retval None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 8001ece:	2310      	movs	r3, #16
 8001ed0:	6003      	str	r3, [r0, #0]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001ed2:	69c2      	ldr	r2, [r0, #28]
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	6043      	str	r3, [r0, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8001ed8:	6083      	str	r3, [r0, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 8001eda:	60c3      	str	r3, [r0, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8001edc:	6103      	str	r3, [r0, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8001ede:	6143      	str	r3, [r0, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8001ee0:	6183      	str	r3, [r0, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001ee2:	23fc      	movs	r3, #252	; 0xfc
 8001ee4:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001ee6:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001ee8:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8001eea:	60d3      	str	r3, [r2, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001eec:	6a02      	ldr	r2, [r0, #32]
 8001eee:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001ef0:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001ef2:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 8001ef4:	60d3      	str	r3, [r2, #12]
 8001ef6:	4770      	bx	lr

08001ef8 <FSMC_PCCARDStructInit>:
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001ef8:	68c2      	ldr	r2, [r0, #12]
  * @retval None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8001efa:	2300      	movs	r3, #0
 8001efc:	6003      	str	r3, [r0, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8001efe:	6043      	str	r3, [r0, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8001f00:	6083      	str	r3, [r0, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001f02:	23fc      	movs	r3, #252	; 0xfc
 8001f04:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001f06:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001f08:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8001f0a:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001f0c:	6902      	ldr	r2, [r0, #16]
 8001f0e:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001f10:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001f12:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 8001f14:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8001f16:	6942      	ldr	r2, [r0, #20]
 8001f18:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8001f1a:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8001f1c:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8001f1e:	60d3      	str	r3, [r2, #12]
 8001f20:	4770      	bx	lr

08001f22 <FSMC_NORSRAMCmd>:
  *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8001f22:	0080      	lsls	r0, r0, #2
 8001f24:	f100 4020 	add.w	r0, r0, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f28:	b119      	cbz	r1, 8001f32 <FSMC_NORSRAMCmd+0x10>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 8001f2a:	6803      	ldr	r3, [r0, #0]
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	e002      	b.n	8001f38 <FSMC_NORSRAMCmd+0x16>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 8001f32:	6802      	ldr	r2, [r0, #0]
 8001f34:	4b01      	ldr	r3, [pc, #4]	; (8001f3c <FSMC_NORSRAMCmd+0x1a>)
 8001f36:	4013      	ands	r3, r2
 8001f38:	6003      	str	r3, [r0, #0]
 8001f3a:	4770      	bx	lr
 8001f3c:	000ffffe 	.word	0x000ffffe

08001f40 <FSMC_NANDCmd>:
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f40:	b139      	cbz	r1, 8001f52 <FSMC_NANDCmd+0x12>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001f42:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 8001f44:	bf0c      	ite	eq
 8001f46:	4a07      	ldreq	r2, [pc, #28]	; (8001f64 <FSMC_NANDCmd+0x24>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 8001f48:	4a07      	ldrne	r2, [pc, #28]	; (8001f68 <FSMC_NANDCmd+0x28>)
 8001f4a:	6813      	ldr	r3, [r2, #0]
 8001f4c:	f043 0304 	orr.w	r3, r3, #4
 8001f50:	e006      	b.n	8001f60 <FSMC_NANDCmd+0x20>
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001f52:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 8001f54:	bf0c      	ite	eq
 8001f56:	4a03      	ldreq	r2, [pc, #12]	; (8001f64 <FSMC_NANDCmd+0x24>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 8001f58:	4a03      	ldrne	r2, [pc, #12]	; (8001f68 <FSMC_NANDCmd+0x28>)
 8001f5a:	4b04      	ldr	r3, [pc, #16]	; (8001f6c <FSMC_NANDCmd+0x2c>)
 8001f5c:	6811      	ldr	r1, [r2, #0]
 8001f5e:	400b      	ands	r3, r1
 8001f60:	6013      	str	r3, [r2, #0]
 8001f62:	4770      	bx	lr
 8001f64:	a0000060 	.word	0xa0000060
 8001f68:	a0000080 	.word	0xa0000080
 8001f6c:	000ffffb 	.word	0x000ffffb

08001f70 <FSMC_PCCARDCmd>:
  * @param  NewState: new state of the PCCARD Memory Bank.  
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
 8001f70:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <FSMC_PCCARDCmd+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f72:	b118      	cbz	r0, 8001f7c <FSMC_PCCARDCmd+0xc>
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	f042 0204 	orr.w	r2, r2, #4
 8001f7a:	e002      	b.n	8001f82 <FSMC_PCCARDCmd+0x12>
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 8001f7c:	6819      	ldr	r1, [r3, #0]
 8001f7e:	4a03      	ldr	r2, [pc, #12]	; (8001f8c <FSMC_PCCARDCmd+0x1c>)
 8001f80:	400a      	ands	r2, r1
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	a00000a0 	.word	0xa00000a0
 8001f8c:	000ffffb 	.word	0x000ffffb

08001f90 <FSMC_NANDECCCmd>:
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f90:	b139      	cbz	r1, 8001fa2 <FSMC_NANDECCCmd+0x12>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001f92:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 8001f94:	bf0c      	ite	eq
 8001f96:	4a07      	ldreq	r2, [pc, #28]	; (8001fb4 <FSMC_NANDECCCmd+0x24>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 8001f98:	4a07      	ldrne	r2, [pc, #28]	; (8001fb8 <FSMC_NANDECCCmd+0x28>)
 8001f9a:	6813      	ldr	r3, [r2, #0]
 8001f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fa0:	e006      	b.n	8001fb0 <FSMC_NANDECCCmd+0x20>
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001fa2:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 8001fa4:	bf0c      	ite	eq
 8001fa6:	4a03      	ldreq	r2, [pc, #12]	; (8001fb4 <FSMC_NANDECCCmd+0x24>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 8001fa8:	4a03      	ldrne	r2, [pc, #12]	; (8001fb8 <FSMC_NANDECCCmd+0x28>)
 8001faa:	4b04      	ldr	r3, [pc, #16]	; (8001fbc <FSMC_NANDECCCmd+0x2c>)
 8001fac:	6811      	ldr	r1, [r2, #0]
 8001fae:	400b      	ands	r3, r1
 8001fb0:	6013      	str	r3, [r2, #0]
 8001fb2:	4770      	bx	lr
 8001fb4:	a0000060 	.word	0xa0000060
 8001fb8:	a0000080 	.word	0xa0000080
 8001fbc:	000fffbf 	.word	0x000fffbf

08001fc0 <FSMC_GetECC>:
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8001fc0:	2810      	cmp	r0, #16
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 8001fc2:	bf0c      	ite	eq
 8001fc4:	4b01      	ldreq	r3, [pc, #4]	; (8001fcc <FSMC_GetECC+0xc>)
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 8001fc6:	4b02      	ldrne	r3, [pc, #8]	; (8001fd0 <FSMC_GetECC+0x10>)
 8001fc8:	6958      	ldr	r0, [r3, #20]
  }
  /* Return the error correction code value */
  return(eccval);
}
 8001fca:	4770      	bx	lr
 8001fcc:	a0000060 	.word	0xa0000060
 8001fd0:	a0000080 	.word	0xa0000080

08001fd4 <FSMC_ITConfig>:
{
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001fd4:	b17a      	cbz	r2, 8001ff6 <FSMC_ITConfig+0x22>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001fd6:	2810      	cmp	r0, #16
 8001fd8:	d101      	bne.n	8001fde <FSMC_ITConfig+0xa>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 8001fda:	4a0e      	ldr	r2, [pc, #56]	; (8002014 <FSMC_ITConfig+0x40>)
 8001fdc:	e008      	b.n	8001ff0 <FSMC_ITConfig+0x1c>
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8001fde:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8001fe2:	d104      	bne.n	8001fee <FSMC_ITConfig+0x1a>
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 8001fe4:	4b0c      	ldr	r3, [pc, #48]	; (8002018 <FSMC_ITConfig+0x44>)
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	4311      	orrs	r1, r2
 8001fea:	6059      	str	r1, [r3, #4]
 8001fec:	4770      	bx	lr
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 8001fee:	4a0b      	ldr	r2, [pc, #44]	; (800201c <FSMC_ITConfig+0x48>)
 8001ff0:	6853      	ldr	r3, [r2, #4]
 8001ff2:	4319      	orrs	r1, r3
 8001ff4:	e00c      	b.n	8002010 <FSMC_ITConfig+0x3c>
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8001ff6:	2810      	cmp	r0, #16
 8001ff8:	ea6f 0101 	mvn.w	r1, r1
 8001ffc:	d101      	bne.n	8002002 <FSMC_ITConfig+0x2e>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 8001ffe:	4a05      	ldr	r2, [pc, #20]	; (8002014 <FSMC_ITConfig+0x40>)
 8002000:	e004      	b.n	800200c <FSMC_ITConfig+0x38>
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8002002:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 8002006:	bf0c      	ite	eq
 8002008:	4a03      	ldreq	r2, [pc, #12]	; (8002018 <FSMC_ITConfig+0x44>)
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 800200a:	4a04      	ldrne	r2, [pc, #16]	; (800201c <FSMC_ITConfig+0x48>)
 800200c:	6853      	ldr	r3, [r2, #4]
 800200e:	4019      	ands	r1, r3
 8002010:	6051      	str	r1, [r2, #4]
 8002012:	4770      	bx	lr
 8002014:	a0000060 	.word	0xa0000060
 8002018:	a0000080 	.word	0xa0000080
 800201c:	a00000a0 	.word	0xa00000a0

08002020 <FSMC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002020:	2810      	cmp	r0, #16
 8002022:	d101      	bne.n	8002028 <FSMC_GetFlagStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 8002024:	4b06      	ldr	r3, [pc, #24]	; (8002040 <FSMC_GetFlagStatus+0x20>)
 8002026:	e004      	b.n	8002032 <FSMC_GetFlagStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002028:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 800202c:	bf0c      	ite	eq
 800202e:	4b05      	ldreq	r3, [pc, #20]	; (8002044 <FSMC_GetFlagStatus+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8002030:	4b05      	ldrne	r3, [pc, #20]	; (8002048 <FSMC_GetFlagStatus+0x28>)
 8002032:	685b      	ldr	r3, [r3, #4]
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8002034:	420b      	tst	r3, r1
}
 8002036:	bf14      	ite	ne
 8002038:	2001      	movne	r0, #1
 800203a:	2000      	moveq	r0, #0
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	a0000060 	.word	0xa0000060
 8002044:	a0000080 	.word	0xa0000080
 8002048:	a00000a0 	.word	0xa00000a0

0800204c <FSMC_ClearFlag>:
{
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800204c:	2810      	cmp	r0, #16
 800204e:	ea6f 0101 	mvn.w	r1, r1
 8002052:	d101      	bne.n	8002058 <FSMC_ClearFlag+0xc>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 8002054:	4a05      	ldr	r2, [pc, #20]	; (800206c <FSMC_ClearFlag+0x20>)
 8002056:	e004      	b.n	8002062 <FSMC_ClearFlag+0x16>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002058:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 800205c:	bf0c      	ite	eq
 800205e:	4a04      	ldreq	r2, [pc, #16]	; (8002070 <FSMC_ClearFlag+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 8002060:	4a04      	ldrne	r2, [pc, #16]	; (8002074 <FSMC_ClearFlag+0x28>)
 8002062:	6853      	ldr	r3, [r2, #4]
 8002064:	4019      	ands	r1, r3
 8002066:	6051      	str	r1, [r2, #4]
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	a0000060 	.word	0xa0000060
 8002070:	a0000080 	.word	0xa0000080
 8002074:	a00000a0 	.word	0xa00000a0

08002078 <FSMC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002078:	2810      	cmp	r0, #16
 800207a:	d101      	bne.n	8002080 <FSMC_GetITStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 800207c:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <FSMC_GetITStatus+0x28>)
 800207e:	e004      	b.n	800208a <FSMC_GetITStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002080:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8002084:	bf0c      	ite	eq
 8002086:	4b07      	ldreq	r3, [pc, #28]	; (80020a4 <FSMC_GetITStatus+0x2c>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8002088:	4b07      	ldrne	r3, [pc, #28]	; (80020a8 <FSMC_GetITStatus+0x30>)
 800208a:	685b      	ldr	r3, [r3, #4]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 800208c:	ea13 0001 	ands.w	r0, r3, r1
 8002090:	d004      	beq.n	800209c <FSMC_GetITStatus+0x24>
  {
    bitstatus = SET;
 8002092:	ea13 03d1 	ands.w	r3, r3, r1, lsr #3
 8002096:	bf14      	ite	ne
 8002098:	2001      	movne	r0, #1
 800209a:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus; 
}
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	a0000060 	.word	0xa0000060
 80020a4:	a0000080 	.word	0xa0000080
 80020a8:	a00000a0 	.word	0xa00000a0

080020ac <FSMC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80020ac:	2810      	cmp	r0, #16
 80020ae:	ea4f 01d1 	mov.w	r1, r1, lsr #3
 80020b2:	d101      	bne.n	80020b8 <FSMC_ClearITPendingBit+0xc>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 80020b4:	4a05      	ldr	r2, [pc, #20]	; (80020cc <FSMC_ClearITPendingBit+0x20>)
 80020b6:	e004      	b.n	80020c2 <FSMC_ClearITPendingBit+0x16>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80020b8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 80020bc:	bf0c      	ite	eq
 80020be:	4a04      	ldreq	r2, [pc, #16]	; (80020d0 <FSMC_ClearITPendingBit+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 80020c0:	4a04      	ldrne	r2, [pc, #16]	; (80020d4 <FSMC_ClearITPendingBit+0x28>)
 80020c2:	6853      	ldr	r3, [r2, #4]
 80020c4:	ea23 0101 	bic.w	r1, r3, r1
 80020c8:	6051      	str	r1, [r2, #4]
 80020ca:	4770      	bx	lr
 80020cc:	a0000060 	.word	0xa0000060
 80020d0:	a0000080 	.word	0xa0000080
 80020d4:	a00000a0 	.word	0xa00000a0

080020d8 <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80020d8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
 80020da:	4b26      	ldr	r3, [pc, #152]	; (8002174 <GPIO_DeInit+0x9c>)
 80020dc:	4298      	cmp	r0, r3
 80020de:	d106      	bne.n	80020ee <GPIO_DeInit+0x16>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80020e0:	2101      	movs	r1, #1
 80020e2:	2004      	movs	r0, #4
 80020e4:	f000 fcd6 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 80020e8:	2100      	movs	r1, #0
 80020ea:	2004      	movs	r0, #4
 80020ec:	e03c      	b.n	8002168 <GPIO_DeInit+0x90>
  }
  else if (GPIOx == GPIOB)
 80020ee:	4b22      	ldr	r3, [pc, #136]	; (8002178 <GPIO_DeInit+0xa0>)
 80020f0:	4298      	cmp	r0, r3
 80020f2:	d106      	bne.n	8002102 <GPIO_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80020f4:	2101      	movs	r1, #1
 80020f6:	2008      	movs	r0, #8
 80020f8:	f000 fccc 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80020fc:	2100      	movs	r1, #0
 80020fe:	2008      	movs	r0, #8
 8002100:	e032      	b.n	8002168 <GPIO_DeInit+0x90>
  }
  else if (GPIOx == GPIOC)
 8002102:	4b1e      	ldr	r3, [pc, #120]	; (800217c <GPIO_DeInit+0xa4>)
 8002104:	4298      	cmp	r0, r3
 8002106:	d106      	bne.n	8002116 <GPIO_DeInit+0x3e>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8002108:	2101      	movs	r1, #1
 800210a:	2010      	movs	r0, #16
 800210c:	f000 fcc2 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8002110:	2100      	movs	r1, #0
 8002112:	2010      	movs	r0, #16
 8002114:	e028      	b.n	8002168 <GPIO_DeInit+0x90>
  }
  else if (GPIOx == GPIOD)
 8002116:	4b1a      	ldr	r3, [pc, #104]	; (8002180 <GPIO_DeInit+0xa8>)
 8002118:	4298      	cmp	r0, r3
 800211a:	d106      	bne.n	800212a <GPIO_DeInit+0x52>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 800211c:	2101      	movs	r1, #1
 800211e:	2020      	movs	r0, #32
 8002120:	f000 fcb8 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8002124:	2100      	movs	r1, #0
 8002126:	2020      	movs	r0, #32
 8002128:	e01e      	b.n	8002168 <GPIO_DeInit+0x90>
  }    
  else if (GPIOx == GPIOE)
 800212a:	4b16      	ldr	r3, [pc, #88]	; (8002184 <GPIO_DeInit+0xac>)
 800212c:	4298      	cmp	r0, r3
 800212e:	d106      	bne.n	800213e <GPIO_DeInit+0x66>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8002130:	2101      	movs	r1, #1
 8002132:	2040      	movs	r0, #64	; 0x40
 8002134:	f000 fcae 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8002138:	2100      	movs	r1, #0
 800213a:	2040      	movs	r0, #64	; 0x40
 800213c:	e014      	b.n	8002168 <GPIO_DeInit+0x90>
  } 
  else if (GPIOx == GPIOF)
 800213e:	4b12      	ldr	r3, [pc, #72]	; (8002188 <GPIO_DeInit+0xb0>)
 8002140:	4298      	cmp	r0, r3
 8002142:	d106      	bne.n	8002152 <GPIO_DeInit+0x7a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8002144:	2101      	movs	r1, #1
 8002146:	2080      	movs	r0, #128	; 0x80
 8002148:	f000 fca4 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 800214c:	2100      	movs	r1, #0
 800214e:	2080      	movs	r0, #128	; 0x80
 8002150:	e00a      	b.n	8002168 <GPIO_DeInit+0x90>
  }
  else
  {
    if (GPIOx == GPIOG)
 8002152:	4b0e      	ldr	r3, [pc, #56]	; (800218c <GPIO_DeInit+0xb4>)
 8002154:	4298      	cmp	r0, r3
 8002156:	d10b      	bne.n	8002170 <GPIO_DeInit+0x98>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8002158:	2101      	movs	r1, #1
 800215a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800215e:	f000 fc99 	bl	8002a94 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8002162:	2100      	movs	r1, #0
 8002164:	f44f 7080 	mov.w	r0, #256	; 0x100
    }
  }
}
 8002168:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOG)
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 800216c:	f000 bc92 	b.w	8002a94 <RCC_APB2PeriphResetCmd>
 8002170:	bd08      	pop	{r3, pc}
 8002172:	bf00      	nop
 8002174:	40010800 	.word	0x40010800
 8002178:	40010c00 	.word	0x40010c00
 800217c:	40011000 	.word	0x40011000
 8002180:	40011400 	.word	0x40011400
 8002184:	40011800 	.word	0x40011800
 8002188:	40011c00 	.word	0x40011c00
 800218c:	40012000 	.word	0x40012000

08002190 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
 8002190:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002192:	2101      	movs	r1, #1
 8002194:	4608      	mov	r0, r1
 8002196:	f000 fc7d 	bl	8002a94 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 800219a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 800219e:	2100      	movs	r1, #0
 80021a0:	2001      	movs	r0, #1
 80021a2:	f000 bc77 	b.w	8002a94 <RCC_APB2PeriphResetCmd>

080021a6 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80021a6:	78ca      	ldrb	r2, [r1, #3]
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80021a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80021ac:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80021ae:	bf48      	it	mi
 80021b0:	788c      	ldrbmi	r4, [r1, #2]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80021b2:	880e      	ldrh	r6, [r1, #0]
 80021b4:	f002 030f 	and.w	r3, r2, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80021b8:	bf48      	it	mi
 80021ba:	4323      	orrmi	r3, r4
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80021bc:	f016 0fff 	tst.w	r6, #255	; 0xff
 80021c0:	d01e      	beq.n	8002200 <GPIO_Init+0x5a>
  {
    tmpreg = GPIOx->CRL;
 80021c2:	6801      	ldr	r1, [r0, #0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80021c4:	2400      	movs	r4, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 80021c6:	f04f 0e01 	mov.w	lr, #1
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80021ca:	f04f 0c0f 	mov.w	ip, #15
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
 80021ce:	fa0e f704 	lsl.w	r7, lr, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
 80021d2:	ea37 0506 	bics.w	r5, r7, r6
 80021d6:	d10f      	bne.n	80021f8 <GPIO_Init+0x52>
      {
        pos = pinpos << 2;
 80021d8:	00a5      	lsls	r5, r4, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80021da:	fa0c f805 	lsl.w	r8, ip, r5
 80021de:	ea21 0108 	bic.w	r1, r1, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80021e2:	fa03 f505 	lsl.w	r5, r3, r5
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80021e6:	2a28      	cmp	r2, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80021e8:	ea41 0105 	orr.w	r1, r1, r5
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80021ec:	d101      	bne.n	80021f2 <GPIO_Init+0x4c>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80021ee:	6147      	str	r7, [r0, #20]
 80021f0:	e002      	b.n	80021f8 <GPIO_Init+0x52>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80021f2:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80021f4:	bf08      	it	eq
 80021f6:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80021f8:	3401      	adds	r4, #1
 80021fa:	2c08      	cmp	r4, #8
 80021fc:	d1e7      	bne.n	80021ce <GPIO_Init+0x28>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80021fe:	6001      	str	r1, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8002200:	2eff      	cmp	r6, #255	; 0xff
 8002202:	d920      	bls.n	8002246 <GPIO_Init+0xa0>
  {
    tmpreg = GPIOx->CRH;
 8002204:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002206:	2400      	movs	r4, #0
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8002208:	f04f 0e01 	mov.w	lr, #1
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 800220c:	f04f 0c0f 	mov.w	ip, #15
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8002210:	f104 0508 	add.w	r5, r4, #8
 8002214:	fa0e f505 	lsl.w	r5, lr, r5
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
 8002218:	ea35 0706 	bics.w	r7, r5, r6
 800221c:	d10f      	bne.n	800223e <GPIO_Init+0x98>
      {
        pos = pinpos << 2;
 800221e:	00a7      	lsls	r7, r4, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8002220:	fa0c f807 	lsl.w	r8, ip, r7
 8002224:	ea21 0108 	bic.w	r1, r1, r8
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002228:	fa03 f707 	lsl.w	r7, r3, r7
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800222c:	2a28      	cmp	r2, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800222e:	ea41 0107 	orr.w	r1, r1, r7
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002232:	d101      	bne.n	8002238 <GPIO_Init+0x92>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8002234:	6145      	str	r5, [r0, #20]
 8002236:	e002      	b.n	800223e <GPIO_Init+0x98>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002238:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800223a:	bf08      	it	eq
 800223c:	6105      	streq	r5, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800223e:	3401      	adds	r4, #1
 8002240:	2c08      	cmp	r4, #8
 8002242:	d1e5      	bne.n	8002210 <GPIO_Init+0x6a>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8002244:	6041      	str	r1, [r0, #4]
 8002246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800224a <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800224a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800224e:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002250:	2302      	movs	r3, #2
 8002252:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002254:	2304      	movs	r3, #4
 8002256:	70c3      	strb	r3, [r0, #3]
 8002258:	4770      	bx	lr

0800225a <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800225a:	6883      	ldr	r3, [r0, #8]
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 800225c:	4219      	tst	r1, r3
}
 800225e:	bf14      	ite	ne
 8002260:	2001      	movne	r0, #1
 8002262:	2000      	moveq	r0, #0
 8002264:	4770      	bx	lr

08002266 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 8002266:	6880      	ldr	r0, [r0, #8]
}
 8002268:	b280      	uxth	r0, r0
 800226a:	4770      	bx	lr

0800226c <GPIO_ReadOutputDataBit>:
  uint8_t bitstatus = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800226c:	68c3      	ldr	r3, [r0, #12]
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 800226e:	4219      	tst	r1, r3
}
 8002270:	bf14      	ite	ne
 8002272:	2001      	movne	r0, #1
 8002274:	2000      	moveq	r0, #0
 8002276:	4770      	bx	lr

08002278 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 8002278:	68c0      	ldr	r0, [r0, #12]
}
 800227a:	b280      	uxth	r0, r0
 800227c:	4770      	bx	lr

0800227e <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 800227e:	6101      	str	r1, [r0, #16]
 8002280:	4770      	bx	lr

08002282 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8002282:	6141      	str	r1, [r0, #20]
 8002284:	4770      	bx	lr

08002286 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8002286:	b10a      	cbz	r2, 800228c <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002288:	6101      	str	r1, [r0, #16]
 800228a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 800228c:	6141      	str	r1, [r0, #20]
 800228e:	4770      	bx	lr

08002290 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8002290:	60c1      	str	r1, [r0, #12]
 8002292:	4770      	bx	lr

08002294 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8002294:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002298:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800229a:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800229c:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800229e:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80022a0:	6983      	ldr	r3, [r0, #24]
 80022a2:	4770      	bx	lr

080022a4 <GPIO_EventOutputConfig>:
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80022a4:	4a05      	ldr	r2, [pc, #20]	; (80022bc <GPIO_EventOutputConfig+0x18>)
 80022a6:	6813      	ldr	r3, [r2, #0]
 80022a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80022ac:	041b      	lsls	r3, r3, #16
 80022ae:	0c1b      	lsrs	r3, r3, #16
 80022b0:	4319      	orrs	r1, r3
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 80022b2:	ea41 1000 	orr.w	r0, r1, r0, lsl #4
  AFIO->EVCR = tmpreg;
 80022b6:	6010      	str	r0, [r2, #0]
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	40010000 	.word	0x40010000

080022c0 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 80022c0:	4b01      	ldr	r3, [pc, #4]	; (80022c8 <GPIO_EventOutputCmd+0x8>)
 80022c2:	6018      	str	r0, [r3, #0]
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	4220001c 	.word	0x4220001c

080022cc <GPIO_PinRemapConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 80022cc:	2800      	cmp	r0, #0
 80022ce:	4a16      	ldr	r2, [pc, #88]	; (8002328 <GPIO_PinRemapConfig+0x5c>)
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 80022d0:	b530      	push	{r4, r5, lr}
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80022d2:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
  {
    tmpreg = AFIO->MAPR2;
 80022d6:	bfb4      	ite	lt
 80022d8:	69d3      	ldrlt	r3, [r2, #28]
  }
  else
  {
    tmpreg = AFIO->MAPR;
 80022da:	6853      	ldrge	r3, [r2, #4]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80022dc:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000
  {
    tmpreg = AFIO->MAPR;
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80022e0:	b284      	uxth	r4, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80022e2:	d106      	bne.n	80022f2 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80022e4:	6855      	ldr	r5, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80022e6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80022ea:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 80022ee:	6055      	str	r5, [r2, #4]
 80022f0:	e00e      	b.n	8002310 <GPIO_PinRemapConfig+0x44>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80022f2:	02c2      	lsls	r2, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80022f4:	bf55      	itete	pl
 80022f6:	0d42      	lsrpl	r2, r0, #21
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80022f8:	2203      	movmi	r2, #3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80022fa:	0112      	lslpl	r2, r2, #4
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80022fc:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
 8002300:	bf4c      	ite	mi
 8002302:	40aa      	lslmi	r2, r5
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002304:	fa04 f202 	lslpl.w	r2, r4, r2
 8002308:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800230c:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8002310:	b119      	cbz	r1, 800231a <GPIO_PinRemapConfig+0x4e>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002312:	0d42      	lsrs	r2, r0, #21
 8002314:	0112      	lsls	r2, r2, #4
 8002316:	4094      	lsls	r4, r2
 8002318:	4323      	orrs	r3, r4
 800231a:	4a03      	ldr	r2, [pc, #12]	; (8002328 <GPIO_PinRemapConfig+0x5c>)
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 800231c:	2800      	cmp	r0, #0
  {
    AFIO->MAPR2 = tmpreg;
 800231e:	bfb4      	ite	lt
 8002320:	61d3      	strlt	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
 8002322:	6053      	strge	r3, [r2, #4]
 8002324:	bd30      	pop	{r4, r5, pc}
 8002326:	bf00      	nop
 8002328:	40010000 	.word	0x40010000

0800232c <GPIO_EXTILineConfig>:
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 800232c:	f001 0303 	and.w	r3, r1, #3
 8002330:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8002334:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002338:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 800233c:	b510      	push	{r4, lr}
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 800233e:	009b      	lsls	r3, r3, #2
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8002340:	688c      	ldr	r4, [r1, #8]
 8002342:	220f      	movs	r2, #15
 8002344:	409a      	lsls	r2, r3
 8002346:	ea24 0202 	bic.w	r2, r4, r2
 800234a:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 800234c:	688a      	ldr	r2, [r1, #8]
 800234e:	4098      	lsls	r0, r3
 8002350:	4310      	orrs	r0, r2
 8002352:	6088      	str	r0, [r1, #8]
 8002354:	bd10      	pop	{r4, pc}

08002356 <GPIO_ETH_MediaInterfaceConfig>:
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
 8002356:	4b01      	ldr	r3, [pc, #4]	; (800235c <GPIO_ETH_MediaInterfaceConfig+0x6>)
 8002358:	6018      	str	r0, [r3, #0]
 800235a:	4770      	bx	lr
 800235c:	422000dc 	.word	0x422000dc

08002360 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8002360:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8002362:	4b0b      	ldr	r3, [pc, #44]	; (8002390 <I2C_DeInit+0x30>)
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8002364:	2101      	movs	r1, #1
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8002366:	4298      	cmp	r0, r3
 8002368:	d107      	bne.n	800237a <I2C_DeInit+0x1a>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 800236a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800236e:	f000 fb9d 	bl	8002aac <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8002372:	2100      	movs	r1, #0
 8002374:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002378:	e006      	b.n	8002388 <I2C_DeInit+0x28>
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 800237a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800237e:	f000 fb95 	bl	8002aac <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8002382:	2100      	movs	r1, #0
 8002384:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  }
}
 8002388:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 800238c:	f000 bb8e 	b.w	8002aac <RCC_APB1PeriphResetCmd>
 8002390:	40005400 	.word	0x40005400

08002394 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8002394:	b570      	push	{r4, r5, r6, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 800239a:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 800239c:	a801      	add	r0, sp, #4
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 800239e:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80023a0:	f000 fb0e 	bl	80029c0 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 80023a4:	9a03      	ldr	r2, [sp, #12]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80023a6:	482e      	ldr	r0, [pc, #184]	; (8002460 <I2C_Init+0xcc>)

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 80023a8:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80023ac:	fbb2 f0f0 	udiv	r0, r2, r0

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 80023b0:	0436      	lsls	r6, r6, #16
 80023b2:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80023b4:	b281      	uxth	r1, r0
  tmpreg |= freqrange;
 80023b6:	430e      	orrs	r6, r1
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80023b8:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 80023ba:	8823      	ldrh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80023bc:	4e29      	ldr	r6, [pc, #164]	; (8002464 <I2C_Init+0xd0>)
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 80023be:	f023 0301 	bic.w	r3, r3, #1
 80023c2:	041b      	lsls	r3, r3, #16
 80023c4:	0c1b      	lsrs	r3, r3, #16
 80023c6:	8023      	strh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80023c8:	682b      	ldr	r3, [r5, #0]
 80023ca:	42b3      	cmp	r3, r6
 80023cc:	d80a      	bhi.n	80023e4 <I2C_Init+0x50>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	fbb2 f3f3 	udiv	r3, r2, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80023d4:	3101      	adds	r1, #1

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80023d6:	b29b      	uxth	r3, r3
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 80023d8:	2b03      	cmp	r3, #3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80023da:	b289      	uxth	r1, r1
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
    {
      /* Set minimum allowed value */
      result = 0x04;  
 80023dc:	bf98      	it	ls
 80023de:	2304      	movls	r3, #4
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80023e0:	8421      	strh	r1, [r4, #32]
 80023e2:	e023      	b.n	800242c <I2C_Init+0x98>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 80023e4:	f64b 71ff 	movw	r1, #49151	; 0xbfff
 80023e8:	88ee      	ldrh	r6, [r5, #6]
 80023ea:	428e      	cmp	r6, r1
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80023ec:	bf1b      	ittet	ne
 80023ee:	2119      	movne	r1, #25
 80023f0:	434b      	mulne	r3, r1
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80023f2:	eb03 0343 	addeq.w	r3, r3, r3, lsl #1
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80023f6:	fbb2 f3f3 	udivne	r3, r2, r3
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80023fa:	bf0b      	itete	eq
 80023fc:	fbb2 f3f3 	udiveq	r3, r2, r3
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8002400:	b29b      	uxthne	r3, r3
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8002402:	b29b      	uxtheq	r3, r3
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8002404:	f443 4380 	orrne.w	r3, r3, #16384	; 0x4000
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 8002408:	f3c3 020b 	ubfx	r2, r3, #0, #12
 800240c:	b90a      	cbnz	r2, 8002412 <I2C_Init+0x7e>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 800240e:	f043 0301 	orr.w	r3, r3, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8002412:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002416:	fb01 f200 	mul.w	r2, r1, r0
 800241a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800241e:	fb92 f2f1 	sdiv	r2, r2, r1
 8002422:	3201      	adds	r2, #1
 8002424:	b292      	uxth	r2, r2
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 8002426:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 800242a:	8422      	strh	r2, [r4, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 800242c:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 800242e:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8002430:	88a9      	ldrh	r1, [r5, #4]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8002432:	b29b      	uxth	r3, r3
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 800243a:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800243c:	896a      	ldrh	r2, [r5, #10]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 800243e:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8002442:	f023 0302 	bic.w	r3, r3, #2
 8002446:	041b      	lsls	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8002448:	430a      	orrs	r2, r1

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 800244a:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800244c:	4313      	orrs	r3, r2
 800244e:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8002450:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8002452:	89aa      	ldrh	r2, [r5, #12]
 8002454:	892b      	ldrh	r3, [r5, #8]
 8002456:	4313      	orrs	r3, r2
 8002458:	b29b      	uxth	r3, r3
 800245a:	8123      	strh	r3, [r4, #8]
}
 800245c:	b006      	add	sp, #24
 800245e:	bd70      	pop	{r4, r5, r6, pc}
 8002460:	000f4240 	.word	0x000f4240
 8002464:	000186a0 	.word	0x000186a0

08002468 <I2C_StructInit>:
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8002468:	f241 3388 	movw	r3, #5000	; 0x1388
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 800246c:	f64b 72ff 	movw	r2, #49151	; 0xbfff
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8002470:	6003      	str	r3, [r0, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8002472:	2300      	movs	r3, #0
 8002474:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8002476:	8103      	strh	r3, [r0, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8002478:	8143      	strh	r3, [r0, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800247a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 800247e:	80c2      	strh	r2, [r0, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8002480:	8183      	strh	r3, [r0, #12]
 8002482:	4770      	bx	lr

08002484 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8002484:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002486:	b119      	cbz	r1, 8002490 <I2C_Cmd+0xc>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8002488:	b29b      	uxth	r3, r3
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	e003      	b.n	8002498 <I2C_Cmd+0x14>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8002490:	f023 0301 	bic.w	r3, r3, #1
 8002494:	041b      	lsls	r3, r3, #16
 8002496:	0c1b      	lsrs	r3, r3, #16
 8002498:	8003      	strh	r3, [r0, #0]
 800249a:	4770      	bx	lr

0800249c <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 800249c:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800249e:	b119      	cbz	r1, 80024a8 <I2C_DMACmd+0xc>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024a6:	e003      	b.n	80024b0 <I2C_DMACmd+0x14>
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 80024a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80024ac:	041b      	lsls	r3, r3, #16
 80024ae:	0c1b      	lsrs	r3, r3, #16
 80024b0:	8083      	strh	r3, [r0, #4]
 80024b2:	4770      	bx	lr

080024b4 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 80024b4:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80024b6:	b119      	cbz	r1, 80024c0 <I2C_DMALastTransferCmd+0xc>
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024be:	e003      	b.n	80024c8 <I2C_DMALastTransferCmd+0x14>
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 80024c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80024c4:	041b      	lsls	r3, r3, #16
 80024c6:	0c1b      	lsrs	r3, r3, #16
 80024c8:	8083      	strh	r3, [r0, #4]
 80024ca:	4770      	bx	lr

080024cc <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 80024cc:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80024ce:	b119      	cbz	r1, 80024d8 <I2C_GenerateSTART+0xc>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d6:	e003      	b.n	80024e0 <I2C_GenerateSTART+0x14>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 80024d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024dc:	041b      	lsls	r3, r3, #16
 80024de:	0c1b      	lsrs	r3, r3, #16
 80024e0:	8003      	strh	r3, [r0, #0]
 80024e2:	4770      	bx	lr

080024e4 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 80024e4:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80024e6:	b119      	cbz	r1, 80024f0 <I2C_GenerateSTOP+0xc>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ee:	e003      	b.n	80024f8 <I2C_GenerateSTOP+0x14>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 80024f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80024f4:	041b      	lsls	r3, r3, #16
 80024f6:	0c1b      	lsrs	r3, r3, #16
 80024f8:	8003      	strh	r3, [r0, #0]
 80024fa:	4770      	bx	lr

080024fc <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 80024fc:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80024fe:	b119      	cbz	r1, 8002508 <I2C_AcknowledgeConfig+0xc>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8002500:	b29b      	uxth	r3, r3
 8002502:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002506:	e003      	b.n	8002510 <I2C_AcknowledgeConfig+0x14>
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 8002508:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800250c:	041b      	lsls	r3, r3, #16
 800250e:	0c1b      	lsrs	r3, r3, #16
 8002510:	8003      	strh	r3, [r0, #0]
 8002512:	4770      	bx	lr

08002514 <I2C_OwnAddress2Config>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 8002514:	8983      	ldrh	r3, [r0, #12]

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 8002516:	f001 01fe 	and.w	r1, r1, #254	; 0xfe

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 800251a:	b29b      	uxth	r3, r3

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 800251c:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8002520:	430b      	orrs	r3, r1

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 8002522:	8183      	strh	r3, [r0, #12]
 8002524:	4770      	bx	lr

08002526 <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 8002526:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002528:	b119      	cbz	r1, 8002532 <I2C_DualAddressCmd+0xc>
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 800252a:	b29b      	uxth	r3, r3
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	e003      	b.n	800253a <I2C_DualAddressCmd+0x14>
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 8002532:	f023 0301 	bic.w	r3, r3, #1
 8002536:	041b      	lsls	r3, r3, #16
 8002538:	0c1b      	lsrs	r3, r3, #16
 800253a:	8183      	strh	r3, [r0, #12]
 800253c:	4770      	bx	lr

0800253e <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 800253e:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002540:	b119      	cbz	r1, 800254a <I2C_GeneralCallCmd+0xc>
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8002542:	b29b      	uxth	r3, r3
 8002544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002548:	e003      	b.n	8002552 <I2C_GeneralCallCmd+0x14>
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= CR1_ENGC_Reset;
 800254a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800254e:	041b      	lsls	r3, r3, #16
 8002550:	0c1b      	lsrs	r3, r3, #16
 8002552:	8003      	strh	r3, [r0, #0]
 8002554:	4770      	bx	lr

08002556 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8002556:	8883      	ldrh	r3, [r0, #4]
 8002558:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 800255a:	b10a      	cbz	r2, 8002560 <I2C_ITConfig+0xa>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 800255c:	4319      	orrs	r1, r3
 800255e:	e001      	b.n	8002564 <I2C_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8002560:	ea23 0101 	bic.w	r1, r3, r1
 8002564:	8081      	strh	r1, [r0, #4]
 8002566:	4770      	bx	lr

08002568 <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8002568:	8201      	strh	r1, [r0, #16]
 800256a:	4770      	bx	lr

0800256c <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 800256c:	8a00      	ldrh	r0, [r0, #16]
}
 800256e:	b2c0      	uxtb	r0, r0
 8002570:	4770      	bx	lr

08002572 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8002572:	b112      	cbz	r2, 800257a <I2C_Send7bitAddress+0x8>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8002574:	f041 0101 	orr.w	r1, r1, #1
 8002578:	e001      	b.n	800257e <I2C_Send7bitAddress+0xc>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 800257a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 800257e:	b289      	uxth	r1, r1
 8002580:	8201      	strh	r1, [r0, #16]
 8002582:	4770      	bx	lr

08002584 <I2C_ReadRegister>:
  *     @arg I2C_Register_CCR:   CCR register.
  *     @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8002584:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
 800258a:	9001      	str	r0, [sp, #4]
  tmp += I2C_Register;
 800258c:	9b01      	ldr	r3, [sp, #4]
 800258e:	4419      	add	r1, r3
 8002590:	9101      	str	r1, [sp, #4]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
 8002592:	9b01      	ldr	r3, [sp, #4]
 8002594:	8818      	ldrh	r0, [r3, #0]
}
 8002596:	b280      	uxth	r0, r0
 8002598:	b002      	add	sp, #8
 800259a:	4770      	bx	lr

0800259c <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 800259c:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800259e:	b129      	cbz	r1, 80025ac <I2C_SoftwareResetCmd+0x10>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 80025a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	e001      	b.n	80025b0 <I2C_SoftwareResetCmd+0x14>
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= CR1_SWRST_Reset;
 80025ac:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80025b0:	8003      	strh	r3, [r0, #0]
 80025b2:	4770      	bx	lr

080025b4 <I2C_SMBusAlertConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 80025b4:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 80025b6:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 80025ba:	bf15      	itete	ne
 80025bc:	f423 5300 	bicne.w	r3, r3, #8192	; 0x2000
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 80025c0:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 80025c2:	041b      	lslne	r3, r3, #16
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 80025c4:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 80025c8:	bf18      	it	ne
 80025ca:	0c1b      	lsrne	r3, r3, #16
 80025cc:	8003      	strh	r3, [r0, #0]
 80025ce:	4770      	bx	lr

080025d0 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 80025d0:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80025d2:	b119      	cbz	r1, 80025dc <I2C_TransmitPEC+0xc>
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025da:	e003      	b.n	80025e4 <I2C_TransmitPEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= CR1_PEC_Reset;
 80025dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025e0:	041b      	lsls	r3, r3, #16
 80025e2:	0c1b      	lsrs	r3, r3, #16
 80025e4:	8003      	strh	r3, [r0, #0]
 80025e6:	4770      	bx	lr

080025e8 <I2C_PECPositionConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80025e8:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 80025ea:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
    I2Cx->CR1 |= I2C_PECPosition_Next;
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80025ee:	bf15      	itete	ne
 80025f0:	f423 6300 	bicne.w	r3, r3, #2048	; 0x800
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80025f4:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80025f6:	041b      	lslne	r3, r3, #16
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80025f8:	f443 6300 	orreq.w	r3, r3, #2048	; 0x800
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80025fc:	bf18      	it	ne
 80025fe:	0c1b      	lsrne	r3, r3, #16
 8002600:	8003      	strh	r3, [r0, #0]
 8002602:	4770      	bx	lr

08002604 <I2C_NACKPositionConfig>:
 8002604:	f7ff bff0 	b.w	80025e8 <I2C_PECPositionConfig>

08002608 <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 8002608:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800260a:	b119      	cbz	r1, 8002614 <I2C_CalculatePEC+0xc>
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 800260c:	b29b      	uxth	r3, r3
 800260e:	f043 0320 	orr.w	r3, r3, #32
 8002612:	e003      	b.n	800261c <I2C_CalculatePEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= CR1_ENPEC_Reset;
 8002614:	f023 0320 	bic.w	r3, r3, #32
 8002618:	041b      	lsls	r3, r3, #16
 800261a:	0c1b      	lsrs	r3, r3, #16
 800261c:	8003      	strh	r3, [r0, #0]
 800261e:	4770      	bx	lr

08002620 <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 8002620:	8b00      	ldrh	r0, [r0, #24]
}
 8002622:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8002626:	4770      	bx	lr

08002628 <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 8002628:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800262a:	b119      	cbz	r1, 8002634 <I2C_ARPCmd+0xc>
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 800262c:	b29b      	uxth	r3, r3
 800262e:	f043 0310 	orr.w	r3, r3, #16
 8002632:	e003      	b.n	800263c <I2C_ARPCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= CR1_ENARP_Reset;
 8002634:	f023 0310 	bic.w	r3, r3, #16
 8002638:	041b      	lsls	r3, r3, #16
 800263a:	0c1b      	lsrs	r3, r3, #16
 800263c:	8003      	strh	r3, [r0, #0]
 800263e:	4770      	bx	lr

08002640 <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8002640:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 8002642:	b919      	cbnz	r1, 800264c <I2C_StretchClockCmd+0xc>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8002644:	b29b      	uxth	r3, r3
 8002646:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800264a:	e003      	b.n	8002654 <I2C_StretchClockCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 800264c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002650:	041b      	lsls	r3, r3, #16
 8002652:	0c1b      	lsrs	r3, r3, #16
 8002654:	8003      	strh	r3, [r0, #0]
 8002656:	4770      	bx	lr

08002658 <I2C_FastModeDutyCycleConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8002658:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 800265a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 800265e:	bf1b      	ittet	ne
 8002660:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
 8002664:	041b      	lslne	r3, r3, #16
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 8002666:	b29b      	uxtheq	r3, r3
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8002668:	0c1b      	lsrne	r3, r3, #16
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 800266a:	bf08      	it	eq
 800266c:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8002670:	8383      	strh	r3, [r0, #28]
 8002672:	4770      	bx	lr

08002674 <I2C_CheckEvent>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8002674:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 8002676:	8b00      	ldrh	r0, [r0, #24]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8002678:	b29b      	uxth	r3, r3
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
 800267a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800267e:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8002682:	ea03 0002 	and.w	r0, r3, r2
}
 8002686:	1a43      	subs	r3, r0, r1
 8002688:	4258      	negs	r0, r3
 800268a:	4158      	adcs	r0, r3
 800268c:	4770      	bx	lr

0800268e <I2C_GetLastEvent>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800268e:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 8002690:	8b00      	ldrh	r0, [r0, #24]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8002692:	b29b      	uxth	r3, r3

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;

  /* Return status */
  return lastevent;
 8002694:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
}
 8002698:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800269c:	4770      	bx	lr

0800269e <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)"ENDA"
  *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 800269e:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 80026a0:	2300      	movs	r3, #0
 80026a2:	9300      	str	r3, [sp, #0]
 80026a4:	9301      	str	r3, [sp, #4]

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80026a6:	0f0b      	lsrs	r3, r1, #28
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80026a8:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80026aa:	9300      	str	r3, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
  
  if(i2creg != 0)
 80026ac:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 80026ae:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 80026b2:	b113      	cbz	r3, 80026ba <I2C_GetFlagStatus+0x1c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80026b4:	9b01      	ldr	r3, [sp, #4]
 80026b6:	3314      	adds	r3, #20
 80026b8:	e002      	b.n	80026c0 <I2C_GetFlagStatus+0x22>
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80026ba:	9b01      	ldr	r3, [sp, #4]
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80026bc:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80026be:	3318      	adds	r3, #24
 80026c0:	9301      	str	r3, [sp, #4]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80026c2:	9b01      	ldr	r3, [sp, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
    /* I2C_FLAG is reset */
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 80026c6:	4219      	tst	r1, r3
}
 80026c8:	bf14      	ite	ne
 80026ca:	2001      	movne	r0, #1
 80026cc:	2000      	moveq	r0, #0
 80026ce:	b002      	add	sp, #8
 80026d0:	4770      	bx	lr

080026d2 <I2C_ClearFlag>:
 80026d2:	43c9      	mvns	r1, r1
 80026d4:	b289      	uxth	r1, r1
 80026d6:	8281      	strh	r1, [r0, #20]
 80026d8:	4770      	bx	lr

080026da <I2C_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 80026da:	8883      	ldrh	r3, [r0, #4]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80026dc:	8a80      	ldrh	r0, [r0, #20]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 80026de:	b29b      	uxth	r3, r3
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80026e0:	b280      	uxth	r0, r0
 80026e2:	4008      	ands	r0, r1
 80026e4:	d006      	beq.n	80026f4 <I2C_GetITStatus+0x1a>
  {
    /* I2C_IT is set */
    bitstatus = SET;
 80026e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80026ea:	ea13 4311 	ands.w	r3, r3, r1, lsr #16
 80026ee:	bf14      	ite	ne
 80026f0:	2001      	movne	r0, #1
 80026f2:	2000      	moveq	r0, #0
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 80026f4:	4770      	bx	lr

080026f6 <I2C_ClearITPendingBit>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80026f6:	43c9      	mvns	r1, r1
 80026f8:	b289      	uxth	r1, r1
 80026fa:	8281      	strh	r1, [r0, #20]
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop

08002700 <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 8002700:	4b01      	ldr	r3, [pc, #4]	; (8002708 <IWDG_WriteAccessCmd+0x8>)
 8002702:	6018      	str	r0, [r3, #0]
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	40003000 	.word	0x40003000

0800270c <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 800270c:	4b01      	ldr	r3, [pc, #4]	; (8002714 <IWDG_SetPrescaler+0x8>)
 800270e:	6058      	str	r0, [r3, #4]
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40003000 	.word	0x40003000

08002718 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 8002718:	4b01      	ldr	r3, [pc, #4]	; (8002720 <IWDG_SetReload+0x8>)
 800271a:	6098      	str	r0, [r3, #8]
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	40003000 	.word	0x40003000

08002724 <IWDG_ReloadCounter>:
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_Reload;
 8002724:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002728:	4b01      	ldr	r3, [pc, #4]	; (8002730 <IWDG_ReloadCounter+0xc>)
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40003000 	.word	0x40003000

08002734 <IWDG_Enable>:
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_Enable;
 8002734:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8002738:	4b01      	ldr	r3, [pc, #4]	; (8002740 <IWDG_Enable+0xc>)
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	40003000 	.word	0x40003000

08002744 <IWDG_GetFlagStatus>:
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 8002744:	4b03      	ldr	r3, [pc, #12]	; (8002754 <IWDG_GetFlagStatus+0x10>)
 8002746:	68db      	ldr	r3, [r3, #12]
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8002748:	4218      	tst	r0, r3
}
 800274a:	bf14      	ite	ne
 800274c:	2001      	movne	r0, #1
 800274e:	2000      	moveq	r0, #0
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40003000 	.word	0x40003000

08002758 <PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void PWR_DeInit(void)
{
 8002758:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 800275a:	2101      	movs	r1, #1
 800275c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002760:	f000 f9a4 	bl	8002aac <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 8002764:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8002768:	2100      	movs	r1, #0
 800276a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800276e:	f000 b99d 	b.w	8002aac <RCC_APB1PeriphResetCmd>

08002772 <PWR_BackupAccessCmd>:
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8002772:	4b01      	ldr	r3, [pc, #4]	; (8002778 <PWR_BackupAccessCmd+0x6>)
 8002774:	6018      	str	r0, [r3, #0]
 8002776:	4770      	bx	lr
 8002778:	420e0020 	.word	0x420e0020

0800277c <PWR_PVDCmd>:
  */
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 800277c:	4b01      	ldr	r3, [pc, #4]	; (8002784 <PWR_PVDCmd+0x8>)
 800277e:	6018      	str	r0, [r3, #0]
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	420e0010 	.word	0x420e0010

08002788 <PWR_PVDLevelConfig>:
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  tmpreg = PWR->CR;
 8002788:	4a03      	ldr	r2, [pc, #12]	; (8002798 <PWR_PVDLevelConfig+0x10>)
 800278a:	6813      	ldr	r3, [r2, #0]
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_MASK;
 800278c:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8002790:	4318      	orrs	r0, r3
  /* Store the new value */
  PWR->CR = tmpreg;
 8002792:	6010      	str	r0, [r2, #0]
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	40007000 	.word	0x40007000

0800279c <PWR_WakeUpPinCmd>:
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 800279c:	4b01      	ldr	r3, [pc, #4]	; (80027a4 <PWR_WakeUpPinCmd+0x8>)
 800279e:	6018      	str	r0, [r3, #0]
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	420e00a0 	.word	0x420e00a0

080027a8 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80027a8:	4a0a      	ldr	r2, [pc, #40]	; (80027d4 <PWR_EnterSTOPMode+0x2c>)
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80027aa:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80027ac:	6813      	ldr	r3, [r2, #0]
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_MASK;
 80027ae:	f023 0303 	bic.w	r3, r3, #3
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80027b2:	ea40 0003 	orr.w	r0, r0, r3
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 80027b6:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <PWR_EnterSTOPMode+0x30>)
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_MASK;
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
  /* Store the new value */
  PWR->CR = tmpreg;
 80027b8:	6010      	str	r0, [r2, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 80027ba:	691a      	ldr	r2, [r3, #16]
 80027bc:	f042 0204 	orr.w	r2, r2, #4
 80027c0:	611a      	str	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80027c2:	d101      	bne.n	80027c8 <PWR_EnterSTOPMode+0x20>

static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }

static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 80027c4:	bf30      	wfi
 80027c6:	e000      	b.n	80027ca <PWR_EnterSTOPMode+0x22>
static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 80027c8:	bf20      	wfe
    /* Request Wait For Event */
    __WFE();
  }
  
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 80027ca:	691a      	ldr	r2, [r3, #16]
 80027cc:	f022 0204 	bic.w	r2, r2, #4
 80027d0:	611a      	str	r2, [r3, #16]
 80027d2:	4770      	bx	lr
 80027d4:	40007000 	.word	0x40007000
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <PWR_EnterSTANDBYMode>:
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= PWR_CR_CWUF;
 80027dc:	4b07      	ldr	r3, [pc, #28]	; (80027fc <PWR_EnterSTANDBYMode+0x20>)
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	f042 0204 	orr.w	r2, r2, #4
 80027e4:	601a      	str	r2, [r3, #0]
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	f042 0202 	orr.w	r2, r2, #2
 80027ec:	601a      	str	r2, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 80027ee:	4a04      	ldr	r2, [pc, #16]	; (8002800 <PWR_EnterSTANDBYMode+0x24>)
 80027f0:	6913      	ldr	r3, [r2, #16]
 80027f2:	f043 0304 	orr.w	r3, r3, #4
 80027f6:	6113      	str	r3, [r2, #16]

static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }

static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 80027f8:	bf30      	wfi
 80027fa:	4770      	bx	lr
 80027fc:	40007000 	.word	0x40007000
 8002800:	e000ed00 	.word	0xe000ed00

08002804 <PWR_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 8002804:	4b03      	ldr	r3, [pc, #12]	; (8002814 <PWR_GetFlagStatus+0x10>)
 8002806:	685b      	ldr	r3, [r3, #4]
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8002808:	4203      	tst	r3, r0
}
 800280a:	bf14      	ite	ne
 800280c:	2001      	movne	r0, #1
 800280e:	2000      	moveq	r0, #0
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	40007000 	.word	0x40007000

08002818 <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8002818:	4a02      	ldr	r2, [pc, #8]	; (8002824 <PWR_ClearFlag+0xc>)
 800281a:	6813      	ldr	r3, [r2, #0]
 800281c:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
 8002820:	6010      	str	r0, [r2, #0]
 8002822:	4770      	bx	lr
 8002824:	40007000 	.word	0x40007000

08002828 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002828:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <RCC_DeInit+0x38>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	f042 0201 	orr.w	r2, r2, #1
 8002830:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002832:	6859      	ldr	r1, [r3, #4]
 8002834:	4a0b      	ldr	r2, [pc, #44]	; (8002864 <RCC_DeInit+0x3c>)
 8002836:	400a      	ands	r2, r1
 8002838:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002840:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002844:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800284c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002854:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002856:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800285a:	609a      	str	r2, [r3, #8]
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	40021000 	.word	0x40021000
 8002864:	f8ff0000 	.word	0xf8ff0000

08002868 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8002868:	4b0c      	ldr	r3, [pc, #48]	; (800289c <RCC_HSEConfig+0x34>)
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800286a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002874:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800287c:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800287e:	d003      	beq.n	8002888 <RCC_HSEConfig+0x20>
 8002880:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8002884:	d004      	beq.n	8002890 <RCC_HSEConfig+0x28>
 8002886:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800288e:	e002      	b.n	8002896 <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	40021000 	.word	0x40021000

080028a0 <RCC_AdjustHSICalibrationValue>:
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 80028a0:	4a03      	ldr	r2, [pc, #12]	; (80028b0 <RCC_AdjustHSICalibrationValue+0x10>)
 80028a2:	6813      	ldr	r3, [r2, #0]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 80028a4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80028a8:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
  /* Store the new value */
  RCC->CR = tmpreg;
 80028ac:	6010      	str	r0, [r2, #0]
 80028ae:	4770      	bx	lr
 80028b0:	40021000 	.word	0x40021000

080028b4 <RCC_HSICmd>:
  */
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80028b4:	4b01      	ldr	r3, [pc, #4]	; (80028bc <RCC_HSICmd+0x8>)
 80028b6:	6018      	str	r0, [r3, #0]
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	42420000 	.word	0x42420000

080028c0 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80028c0:	4a03      	ldr	r2, [pc, #12]	; (80028d0 <RCC_PLLConfig+0x10>)
 80028c2:	6853      	ldr	r3, [r2, #4]
 80028c4:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80028c8:	4319      	orrs	r1, r3
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80028ca:	4308      	orrs	r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80028cc:	6050      	str	r0, [r2, #4]
 80028ce:	4770      	bx	lr
 80028d0:	40021000 	.word	0x40021000

080028d4 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80028d4:	4b01      	ldr	r3, [pc, #4]	; (80028dc <RCC_PLLCmd+0x8>)
 80028d6:	6018      	str	r0, [r3, #0]
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	42420060 	.word	0x42420060

080028e0 <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80028e0:	4a03      	ldr	r2, [pc, #12]	; (80028f0 <RCC_SYSCLKConfig+0x10>)
 80028e2:	6853      	ldr	r3, [r2, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80028e4:	f023 0303 	bic.w	r3, r3, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80028e8:	4318      	orrs	r0, r3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80028ea:	6050      	str	r0, [r2, #4]
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40021000 	.word	0x40021000

080028f4 <RCC_GetSYSCLKSource>:
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 80028f4:	4b02      	ldr	r3, [pc, #8]	; (8002900 <RCC_GetSYSCLKSource+0xc>)
 80028f6:	6858      	ldr	r0, [r3, #4]
}
 80028f8:	f000 000c 	and.w	r0, r0, #12
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	40021000 	.word	0x40021000

08002904 <RCC_HCLKConfig>:
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8002904:	4a03      	ldr	r2, [pc, #12]	; (8002914 <RCC_HCLKConfig+0x10>)
 8002906:	6853      	ldr	r3, [r2, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8002908:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800290c:	4318      	orrs	r0, r3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800290e:	6050      	str	r0, [r2, #4]
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40021000 	.word	0x40021000

08002918 <RCC_PCLK1Config>:
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8002918:	4a03      	ldr	r2, [pc, #12]	; (8002928 <RCC_PCLK1Config+0x10>)
 800291a:	6853      	ldr	r3, [r2, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 800291c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8002920:	4318      	orrs	r0, r3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002922:	6050      	str	r0, [r2, #4]
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	40021000 	.word	0x40021000

0800292c <RCC_PCLK2Config>:
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 800292c:	4a03      	ldr	r2, [pc, #12]	; (800293c <RCC_PCLK2Config+0x10>)
 800292e:	6853      	ldr	r3, [r2, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8002930:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8002934:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002938:	6050      	str	r0, [r2, #4]
 800293a:	4770      	bx	lr
 800293c:	40021000 	.word	0x40021000

08002940 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8002940:	4b04      	ldr	r3, [pc, #16]	; (8002954 <RCC_ITConfig+0x14>)
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8002942:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002944:	b109      	cbz	r1, 800294a <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8002946:	4310      	orrs	r0, r2
 8002948:	e001      	b.n	800294e <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 800294a:	ea22 0000 	bic.w	r0, r2, r0
 800294e:	7018      	strb	r0, [r3, #0]
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40021009 	.word	0x40021009

08002958 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8002958:	4b01      	ldr	r3, [pc, #4]	; (8002960 <RCC_USBCLKConfig+0x8>)
 800295a:	6018      	str	r0, [r3, #0]
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	424200d8 	.word	0x424200d8

08002964 <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8002964:	4a03      	ldr	r2, [pc, #12]	; (8002974 <RCC_ADCCLKConfig+0x10>)
 8002966:	6853      	ldr	r3, [r2, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8002968:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 800296c:	4318      	orrs	r0, r3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800296e:	6050      	str	r0, [r2, #4]
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	40021000 	.word	0x40021000

08002978 <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8002978:	4b06      	ldr	r3, [pc, #24]	; (8002994 <RCC_LSEConfig+0x1c>)
 800297a:	2200      	movs	r2, #0
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 800297c:	2801      	cmp	r0, #1
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800297e:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8002980:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8002982:	d002      	beq.n	800298a <RCC_LSEConfig+0x12>
 8002984:	2804      	cmp	r0, #4
 8002986:	d002      	beq.n	800298e <RCC_LSEConfig+0x16>
 8002988:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800298a:	7018      	strb	r0, [r3, #0]
      break;
 800298c:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 800298e:	2205      	movs	r2, #5
 8002990:	701a      	strb	r2, [r3, #0]
 8002992:	4770      	bx	lr
 8002994:	40021020 	.word	0x40021020

08002998 <RCC_LSICmd>:
  */
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8002998:	4b01      	ldr	r3, [pc, #4]	; (80029a0 <RCC_LSICmd+0x8>)
 800299a:	6018      	str	r0, [r3, #0]
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	42420480 	.word	0x42420480

080029a4 <RCC_RTCCLKConfig>:
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80029a4:	4a02      	ldr	r2, [pc, #8]	; (80029b0 <RCC_RTCCLKConfig+0xc>)
 80029a6:	6a13      	ldr	r3, [r2, #32]
 80029a8:	4318      	orrs	r0, r3
 80029aa:	6210      	str	r0, [r2, #32]
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	40021000 	.word	0x40021000

080029b4 <RCC_RTCCLKCmd>:
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80029b4:	4b01      	ldr	r3, [pc, #4]	; (80029bc <RCC_RTCCLKCmd+0x8>)
 80029b6:	6018      	str	r0, [r3, #0]
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	4242043c 	.word	0x4242043c

080029c0 <RCC_GetClocksFreq>:
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80029c0:	4a1d      	ldr	r2, [pc, #116]	; (8002a38 <RCC_GetClocksFreq+0x78>)
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80029c2:	b510      	push	{r4, lr}
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80029c4:	6853      	ldr	r3, [r2, #4]
  
  switch (tmp)
 80029c6:	f003 030c 	and.w	r3, r3, #12
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	d003      	beq.n	80029d6 <RCC_GetClocksFreq+0x16>
 80029ce:	2b08      	cmp	r3, #8
 80029d0:	d003      	beq.n	80029da <RCC_GetClocksFreq+0x1a>
 80029d2:	4b1a      	ldr	r3, [pc, #104]	; (8002a3c <RCC_GetClocksFreq+0x7c>)
 80029d4:	e011      	b.n	80029fa <RCC_GetClocksFreq+0x3a>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80029d6:	4b1a      	ldr	r3, [pc, #104]	; (8002a40 <RCC_GetClocksFreq+0x80>)
 80029d8:	e00f      	b.n	80029fa <RCC_GetClocksFreq+0x3a>
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80029da:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80029dc:	6851      	ldr	r1, [r2, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80029de:	f3c3 4383 	ubfx	r3, r3, #18, #4
      
      if (pllsource == 0x00)
 80029e2:	03cc      	lsls	r4, r1, #15
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80029e4:	f103 0302 	add.w	r3, r3, #2
      
      if (pllsource == 0x00)
 80029e8:	d401      	bmi.n	80029ee <RCC_GetClocksFreq+0x2e>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80029ea:	4916      	ldr	r1, [pc, #88]	; (8002a44 <RCC_GetClocksFreq+0x84>)
 80029ec:	e004      	b.n	80029f8 <RCC_GetClocksFreq+0x38>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80029ee:	6851      	ldr	r1, [r2, #4]
 80029f0:	0389      	lsls	r1, r1, #14
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80029f2:	bf4c      	ite	mi
 80029f4:	4911      	ldrmi	r1, [pc, #68]	; (8002a3c <RCC_GetClocksFreq+0x7c>)
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80029f6:	4912      	ldrpl	r1, [pc, #72]	; (8002a40 <RCC_GetClocksFreq+0x80>)
 80029f8:	434b      	muls	r3, r1
 80029fa:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80029fc:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80029fe:	4912      	ldr	r1, [pc, #72]	; (8002a48 <RCC_GetClocksFreq+0x88>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 8002a00:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 8002a04:	5ccc      	ldrb	r4, [r1, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002a06:	6803      	ldr	r3, [r0, #0]
 8002a08:	40e3      	lsrs	r3, r4
 8002a0a:	6043      	str	r3, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8002a0c:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8002a0e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];
 8002a12:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002a14:	fa23 f404 	lsr.w	r4, r3, r4
 8002a18:	6084      	str	r4, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8002a1a:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 8002a1c:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];
 8002a20:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002a22:	40e3      	lsrs	r3, r4
 8002a24:	60c3      	str	r3, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8002a26:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 8002a28:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8002a2c:	440a      	add	r2, r1
 8002a2e:	7c12      	ldrb	r2, [r2, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8002a30:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a34:	6103      	str	r3, [r0, #16]
 8002a36:	bd10      	pop	{r4, pc}
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	007a1200 	.word	0x007a1200
 8002a40:	00f42400 	.word	0x00f42400
 8002a44:	003d0900 	.word	0x003d0900
 8002a48:	20000018 	.word	0x20000018

08002a4c <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8002a4c:	4b04      	ldr	r3, [pc, #16]	; (8002a60 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8002a4e:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002a50:	b109      	cbz	r1, 8002a56 <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8002a52:	4310      	orrs	r0, r2
 8002a54:	e001      	b.n	8002a5a <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8002a56:	ea22 0000 	bic.w	r0, r2, r0
 8002a5a:	6158      	str	r0, [r3, #20]
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	40021000 	.word	0x40021000

08002a64 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002a64:	4b04      	ldr	r3, [pc, #16]	; (8002a78 <RCC_APB2PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002a66:	699a      	ldr	r2, [r3, #24]
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a68:	b109      	cbz	r1, 8002a6e <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002a6a:	4310      	orrs	r0, r2
 8002a6c:	e001      	b.n	8002a72 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002a6e:	ea22 0000 	bic.w	r0, r2, r0
 8002a72:	6198      	str	r0, [r3, #24]
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	40021000 	.word	0x40021000

08002a7c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002a7c:	4b04      	ldr	r3, [pc, #16]	; (8002a90 <RCC_APB1PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002a7e:	69da      	ldr	r2, [r3, #28]
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a80:	b109      	cbz	r1, 8002a86 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002a82:	4310      	orrs	r0, r2
 8002a84:	e001      	b.n	8002a8a <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8002a86:	ea22 0000 	bic.w	r0, r2, r0
 8002a8a:	61d8      	str	r0, [r3, #28]
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	40021000 	.word	0x40021000

08002a94 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002a94:	4b04      	ldr	r3, [pc, #16]	; (8002aa8 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8002a96:	68da      	ldr	r2, [r3, #12]
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a98:	b109      	cbz	r1, 8002a9e <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8002a9a:	4310      	orrs	r0, r2
 8002a9c:	e001      	b.n	8002aa2 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8002a9e:	ea22 0000 	bic.w	r0, r2, r0
 8002aa2:	60d8      	str	r0, [r3, #12]
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40021000 	.word	0x40021000

08002aac <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002aac:	4b04      	ldr	r3, [pc, #16]	; (8002ac0 <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8002aae:	691a      	ldr	r2, [r3, #16]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002ab0:	b109      	cbz	r1, 8002ab6 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8002ab2:	4310      	orrs	r0, r2
 8002ab4:	e001      	b.n	8002aba <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8002ab6:	ea22 0000 	bic.w	r0, r2, r0
 8002aba:	6118      	str	r0, [r3, #16]
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	40021000 	.word	0x40021000

08002ac4 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8002ac4:	4b01      	ldr	r3, [pc, #4]	; (8002acc <RCC_BackupResetCmd+0x8>)
 8002ac6:	6018      	str	r0, [r3, #0]
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	42420440 	.word	0x42420440

08002ad0 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8002ad0:	4b01      	ldr	r3, [pc, #4]	; (8002ad8 <RCC_ClockSecuritySystemCmd+0x8>)
 8002ad2:	6018      	str	r0, [r3, #0]
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	4242004c 	.word	0x4242004c

08002adc <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8002adc:	4b01      	ldr	r3, [pc, #4]	; (8002ae4 <RCC_MCOConfig+0x8>)
 8002ade:	7018      	strb	r0, [r3, #0]
 8002ae0:	4770      	bx	lr
 8002ae2:	bf00      	nop
 8002ae4:	40021007 	.word	0x40021007

08002ae8 <RCC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8002ae8:	0942      	lsrs	r2, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8002aea:	2a01      	cmp	r2, #1
 8002aec:	4b07      	ldr	r3, [pc, #28]	; (8002b0c <RCC_GetFlagStatus+0x24>)
 8002aee:	d101      	bne.n	8002af4 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	e003      	b.n	8002afc <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8002af4:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 8002af6:	bf0c      	ite	eq
 8002af8:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8002afa:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  {
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
 8002afc:	f000 001f 	and.w	r0, r0, #31
 8002b00:	fa23 f000 	lsr.w	r0, r3, r0
}
 8002b04:	f000 0001 	and.w	r0, r0, #1
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40021000 	.word	0x40021000

08002b10 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8002b10:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t StartUpCounter = 0;
 8002b12:	2300      	movs	r3, #0
 8002b14:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8002b16:	2031      	movs	r0, #49	; 0x31
 8002b18:	f7ff ffe6 	bl	8002ae8 <RCC_GetFlagStatus>
    StartUpCounter++;  
 8002b1c:	9b01      	ldr	r3, [sp, #4]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8002b22:	9b01      	ldr	r3, [sp, #4]
 8002b24:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002b28:	d001      	beq.n	8002b2e <RCC_WaitForHSEStartUp+0x1e>
 8002b2a:	2800      	cmp	r0, #0
 8002b2c:	d0f3      	beq.n	8002b16 <RCC_WaitForHSEStartUp+0x6>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8002b2e:	2031      	movs	r0, #49	; 0x31
 8002b30:	f7ff ffda 	bl	8002ae8 <RCC_GetFlagStatus>
  else
  {
    status = ERROR;
  }  
  return (status);
}
 8002b34:	3000      	adds	r0, #0
 8002b36:	bf18      	it	ne
 8002b38:	2001      	movne	r0, #1
 8002b3a:	b003      	add	sp, #12
 8002b3c:	f85d fb04 	ldr.w	pc, [sp], #4

08002b40 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8002b40:	4a02      	ldr	r2, [pc, #8]	; (8002b4c <RCC_ClearFlag+0xc>)
 8002b42:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002b44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b48:	6253      	str	r3, [r2, #36]	; 0x24
 8002b4a:	4770      	bx	lr
 8002b4c:	40021000 	.word	0x40021000

08002b50 <RCC_GetITStatus>:
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8002b50:	4b03      	ldr	r3, [pc, #12]	; (8002b60 <RCC_GetITStatus+0x10>)
 8002b52:	689b      	ldr	r3, [r3, #8]
  {
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
 8002b54:	4218      	tst	r0, r3
}
 8002b56:	bf14      	ite	ne
 8002b58:	2001      	movne	r0, #1
 8002b5a:	2000      	moveq	r0, #0
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	40021000 	.word	0x40021000

08002b64 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8002b64:	4b01      	ldr	r3, [pc, #4]	; (8002b6c <RCC_ClearITPendingBit+0x8>)
 8002b66:	7018      	strb	r0, [r3, #0]
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	4002100a 	.word	0x4002100a

08002b70 <SPI_I2S_DeInit>:
  *         reset values (Affects also the I2Ss).
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8002b70:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8002b72:	4b15      	ldr	r3, [pc, #84]	; (8002bc8 <SPI_I2S_DeInit+0x58>)
 8002b74:	4298      	cmp	r0, r3
 8002b76:	d10b      	bne.n	8002b90 <SPI_I2S_DeInit+0x20>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002b78:	2101      	movs	r1, #1
 8002b7a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b7e:	f7ff ff89 	bl	8002a94 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8002b82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (SPIx == SPI1)
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8002b86:	2100      	movs	r1, #0
 8002b88:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b8c:	f7ff bf82 	b.w	8002a94 <RCC_APB2PeriphResetCmd>
  }
  else if (SPIx == SPI2)
 8002b90:	4b0e      	ldr	r3, [pc, #56]	; (8002bcc <SPI_I2S_DeInit+0x5c>)
 8002b92:	4298      	cmp	r0, r3
 8002b94:	d108      	bne.n	8002ba8 <SPI_I2S_DeInit+0x38>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8002b96:	2101      	movs	r1, #1
 8002b98:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002b9c:	f7ff ff86 	bl	8002aac <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002ba6:	e00a      	b.n	8002bbe <SPI_I2S_DeInit+0x4e>
  }
  else
  {
    if (SPIx == SPI3)
 8002ba8:	4b09      	ldr	r3, [pc, #36]	; (8002bd0 <SPI_I2S_DeInit+0x60>)
 8002baa:	4298      	cmp	r0, r3
 8002bac:	d10b      	bne.n	8002bc6 <SPI_I2S_DeInit+0x56>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8002bae:	2101      	movs	r1, #1
 8002bb0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002bb4:	f7ff ff7a 	bl	8002aac <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8002bb8:	2100      	movs	r1, #0
 8002bba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    }
  }
}
 8002bbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (SPIx == SPI3)
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8002bc2:	f7ff bf73 	b.w	8002aac <RCC_APB1PeriphResetCmd>
 8002bc6:	bd08      	pop	{r3, pc}
 8002bc8:	40013000 	.word	0x40013000
 8002bcc:	40003800 	.word	0x40003800
 8002bd0:	40003c00 	.word	0x40003c00

08002bd4 <SPI_Init>:
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8002bd4:	8803      	ldrh	r3, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002bd6:	880a      	ldrh	r2, [r1, #0]
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8002bd8:	b510      	push	{r4, lr}

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8002bda:	f403 5441 	and.w	r4, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002bde:	884b      	ldrh	r3, [r1, #2]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	888a      	ldrh	r2, [r1, #4]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	88ca      	ldrh	r2, [r1, #6]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	890a      	ldrh	r2, [r1, #8]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	894a      	ldrh	r2, [r1, #10]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	898a      	ldrh	r2, [r1, #12]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	89ca      	ldrh	r2, [r1, #14]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	4323      	orrs	r3, r4
 8002bfc:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8002bfe:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8002c00:	8b83      	ldrh	r3, [r0, #28]
 8002c02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c06:	041b      	lsls	r3, r3, #16
 8002c08:	0c1b      	lsrs	r3, r3, #16
 8002c0a:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8002c0c:	8a0b      	ldrh	r3, [r1, #16]
 8002c0e:	8203      	strh	r3, [r0, #16]
 8002c10:	bd10      	pop	{r4, pc}

08002c12 <I2S_Init>:
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8002c12:	8b83      	ldrh	r3, [r0, #28]
  *  and the product configuration). But in case the prescaler value is greater 
  *  than 511, the default value (0x02) will be configured instead.  *   
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8002c14:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8002c16:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002c1a:	f023 030f 	bic.w	r3, r3, #15
 8002c1e:	041b      	lsls	r3, r3, #16
 8002c20:	0c1b      	lsrs	r3, r3, #16
 8002c22:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8002c24:	2302      	movs	r3, #2
 8002c26:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8002c28:	688b      	ldr	r3, [r1, #8]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8002c2a:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8002c2c:	2b02      	cmp	r3, #2
  *  and the product configuration). But in case the prescaler value is greater 
  *  than 511, the default value (0x02) will be configured instead.  *   
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8002c2e:	b087      	sub	sp, #28
 8002c30:	4605      	mov	r5, r0
 8002c32:	460c      	mov	r4, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8002c34:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8002c36:	d023      	beq.n	8002c80 <I2S_Init+0x6e>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8002c38:	888b      	ldrh	r3, [r1, #4]
      /* Get the source clock value: based on System Clock value */
      sourceclock = RCC_Clocks.SYSCLK_Frequency;
    }        
#else /* STM32F10X_HD */
    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
 8002c3a:	a801      	add	r0, sp, #4
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8002c3c:	2b00      	cmp	r3, #0
      packetlength = 1;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 8002c3e:	bf14      	ite	ne
 8002c40:	2702      	movne	r7, #2
 8002c42:	2701      	moveq	r7, #1
      /* Get the source clock value: based on System Clock value */
      sourceclock = RCC_Clocks.SYSCLK_Frequency;
    }        
#else /* STM32F10X_HD */
    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
 8002c44:	f7ff febc 	bl	80029c0 <RCC_GetClocksFreq>
    /* Get the source clock value: based on System Clock value */
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    
#endif /* STM32F10X_CL */    

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8002c48:	88e3      	ldrh	r3, [r4, #6]
#else /* STM32F10X_HD */
    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
      
    /* Get the source clock value: based on System Clock value */
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    
 8002c4a:	9901      	ldr	r1, [sp, #4]
#endif /* STM32F10X_CL */    

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8002c4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002c50:	bf1c      	itt	ne
 8002c52:	017f      	lslne	r7, r7, #5
 8002c54:	fbb1 f1f7 	udivne	r1, r1, r7
 8002c58:	f04f 020a 	mov.w	r2, #10

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002c5c:	bf08      	it	eq
 8002c5e:	0a09      	lsreq	r1, r1, #8
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002c60:	434a      	muls	r2, r1
 8002c62:	68a3      	ldr	r3, [r4, #8]
 8002c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c68:	3305      	adds	r3, #5
    }
    
    /* Remove the floating point */
    tmp = tmp / 10;  
 8002c6a:	220a      	movs	r2, #10
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002c6c:	b29b      	uxth	r3, r3
    }
    
    /* Remove the floating point */
    tmp = tmp / 10;  
 8002c6e:	fbb3 f3f2 	udiv	r3, r3, r2
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8002c72:	f003 0201 	and.w	r2, r3, #1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8002c76:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8002c78:	f3c3 034f 	ubfx	r3, r3, #1, #16
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8002c7c:	b292      	uxth	r2, r2
 8002c7e:	e000      	b.n	8002c82 <I2S_Init+0x70>
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
  {
    i2sodd = (uint16_t)0;
 8002c80:	2200      	movs	r2, #0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8002c82:	1e99      	subs	r1, r3, #2
 8002c84:	b289      	uxth	r1, r1
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 8002c86:	29fe      	cmp	r1, #254	; 0xfe
 8002c88:	bf24      	itt	cs
 8002c8a:	2200      	movcs	r2, #0
 8002c8c:	2302      	movcs	r3, #2
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));  
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	88e2      	ldrh	r2, [r4, #6]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	842b      	strh	r3, [r5, #32]
 8002c98:	8823      	ldrh	r3, [r4, #0]
 8002c9a:	88a2      	ldrh	r2, [r4, #4]
 8002c9c:	431e      	orrs	r6, r3
 8002c9e:	8863      	ldrh	r3, [r4, #2]
 8002ca0:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
 8002ca4:	4333      	orrs	r3, r6
 8002ca6:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8002ca8:	89a2      	ldrh	r2, [r4, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	b29b      	uxth	r3, r3
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;   
 8002cae:	83ab      	strh	r3, [r5, #28]
}
 8002cb0:	b007      	add	sp, #28
 8002cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002cb4 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8002cb8:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8002cba:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8002cbc:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8002cbe:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8002cc0:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8002cc2:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8002cc4:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8002cc6:	2307      	movs	r3, #7
 8002cc8:	8203      	strh	r3, [r0, #16]
 8002cca:	4770      	bx	lr

08002ccc <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8002ccc:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8002cce:	2202      	movs	r2, #2
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8002cd0:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8002cd2:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8002cd4:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8002cd6:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8002cd8:	6082      	str	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8002cda:	8183      	strh	r3, [r0, #12]
 8002cdc:	4770      	bx	lr

08002cde <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8002cde:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002ce0:	b119      	cbz	r1, 8002cea <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ce8:	e003      	b.n	8002cf2 <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8002cea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cee:	041b      	lsls	r3, r3, #16
 8002cf0:	0c1b      	lsrs	r3, r3, #16
 8002cf2:	8003      	strh	r3, [r0, #0]
 8002cf4:	4770      	bx	lr

08002cf6 <I2S_Cmd>:
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8002cf6:	8b83      	ldrh	r3, [r0, #28]
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002cf8:	b119      	cbz	r1, 8002d02 <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d00:	e003      	b.n	8002d0a <I2S_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 8002d02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d06:	041b      	lsls	r3, r3, #16
 8002d08:	0c1b      	lsrs	r3, r3, #16
 8002d0a:	8383      	strh	r3, [r0, #28]
 8002d0c:	4770      	bx	lr

08002d0e <SPI_I2S_ITConfig>:

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	0909      	lsrs	r1, r1, #4
 8002d12:	fa03 f101 	lsl.w	r1, r3, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8002d16:	8883      	ldrh	r3, [r0, #4]

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8002d18:	b289      	uxth	r1, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8002d1a:	b29b      	uxth	r3, r3
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;

  if (NewState != DISABLE)
 8002d1c:	b10a      	cbz	r2, 8002d22 <SPI_I2S_ITConfig+0x14>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8002d1e:	4319      	orrs	r1, r3
 8002d20:	e001      	b.n	8002d26 <SPI_I2S_ITConfig+0x18>
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8002d22:	ea23 0101 	bic.w	r1, r3, r1
 8002d26:	8081      	strh	r1, [r0, #4]
 8002d28:	4770      	bx	lr

08002d2a <SPI_I2S_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8002d2a:	8883      	ldrh	r3, [r0, #4]
 8002d2c:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
 8002d2e:	b10a      	cbz	r2, 8002d34 <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8002d30:	4319      	orrs	r1, r3
 8002d32:	e001      	b.n	8002d38 <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8002d34:	ea23 0101 	bic.w	r1, r3, r1
 8002d38:	8081      	strh	r1, [r0, #4]
 8002d3a:	4770      	bx	lr

08002d3c <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8002d3c:	8181      	strh	r1, [r0, #12]
 8002d3e:	4770      	bx	lr

08002d40 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8002d40:	8980      	ldrh	r0, [r0, #12]
}
 8002d42:	b280      	uxth	r0, r0
 8002d44:	4770      	bx	lr

08002d46 <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8002d46:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8002d4a:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8002d4c:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8002d4e:	bf0b      	itete	eq
 8002d50:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8002d54:	b29b      	uxthne	r3, r3
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8002d56:	041b      	lsleq	r3, r3, #16
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8002d58:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8002d5c:	bf08      	it	eq
 8002d5e:	0c1b      	lsreq	r3, r3, #16
 8002d60:	8003      	strh	r3, [r0, #0]
 8002d62:	4770      	bx	lr

08002d64 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8002d64:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002d66:	b119      	cbz	r1, 8002d70 <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	f043 0304 	orr.w	r3, r3, #4
 8002d6e:	e003      	b.n	8002d78 <SPI_SSOutputCmd+0x14>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8002d70:	f023 0304 	bic.w	r3, r3, #4
 8002d74:	041b      	lsls	r3, r3, #16
 8002d76:	0c1b      	lsrs	r3, r3, #16
 8002d78:	8083      	strh	r3, [r0, #4]
 8002d7a:	4770      	bx	lr

08002d7c <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 8002d7c:	8803      	ldrh	r3, [r0, #0]
 8002d7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d82:	041b      	lsls	r3, r3, #16
 8002d84:	0c1b      	lsrs	r3, r3, #16
 8002d86:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8002d88:	8803      	ldrh	r3, [r0, #0]
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	4319      	orrs	r1, r3
 8002d8e:	8001      	strh	r1, [r0, #0]
 8002d90:	4770      	bx	lr

08002d92 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8002d92:	8803      	ldrh	r3, [r0, #0]
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d9a:	8003      	strh	r3, [r0, #0]
 8002d9c:	4770      	bx	lr

08002d9e <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8002d9e:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002da0:	b119      	cbz	r1, 8002daa <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002da8:	e003      	b.n	8002db2 <SPI_CalculateCRC+0x14>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8002daa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002dae:	041b      	lsls	r3, r3, #16
 8002db0:	0c1b      	lsrs	r3, r3, #16
 8002db2:	8003      	strh	r3, [r0, #0]
 8002db4:	4770      	bx	lr

08002db6 <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 8002db6:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8002db8:	bf14      	ite	ne
 8002dba:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8002dbc:	8a80      	ldrheq	r0, [r0, #20]
 8002dbe:	b280      	uxth	r0, r0
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8002dc0:	4770      	bx	lr

08002dc2 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8002dc2:	8a00      	ldrh	r0, [r0, #16]
}
 8002dc4:	b280      	uxth	r0, r0
 8002dc6:	4770      	bx	lr

08002dc8 <SPI_BiDirectionalLineConfig>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8002dc8:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8002dca:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8002dce:	bf15      	itete	ne
 8002dd0:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8002dd4:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8002dd6:	041b      	lslne	r3, r3, #16
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8002dd8:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8002ddc:	bf18      	it	ne
 8002dde:	0c1b      	lsrne	r3, r3, #16
 8002de0:	8003      	strh	r3, [r0, #0]
 8002de2:	4770      	bx	lr

08002de4 <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8002de4:	8903      	ldrh	r3, [r0, #8]
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8002de6:	4219      	tst	r1, r3
}
 8002de8:	bf14      	ite	ne
 8002dea:	2001      	movne	r0, #1
 8002dec:	2000      	moveq	r0, #0
 8002dee:	4770      	bx	lr

08002df0 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8002df0:	43c9      	mvns	r1, r1
 8002df2:	b289      	uxth	r1, r1
 8002df4:	8101      	strh	r1, [r0, #8]
 8002df6:	4770      	bx	lr

08002df8 <SPI_I2S_GetITStatus>:
  *     @arg SPI_IT_CRCERR: CRC Error interrupt.
  *     @arg I2S_IT_UDR: Underrun Error interrupt.
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8002df8:	b510      	push	{r4, lr}

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8002dfa:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8002dfc:	8903      	ldrh	r3, [r0, #8]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f001 000f 	and.w	r0, r1, #15
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	fa02 f000 	lsl.w	r0, r2, r0
 8002e0a:	4018      	ands	r0, r3

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8002e0c:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8002e0e:	d005      	beq.n	8002e1c <SPI_I2S_GetITStatus+0x24>
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 8002e10:	0909      	lsrs	r1, r1, #4
 8002e12:	408a      	lsls	r2, r1
 8002e14:	4214      	tst	r4, r2
 8002e16:	bf14      	ite	ne
 8002e18:	2001      	movne	r0, #1
 8002e1a:	2000      	moveq	r0, #0
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8002e1c:	bd10      	pop	{r4, pc}

08002e1e <SPI_I2S_ClearITPendingBit>:

  /* Get the SPI IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);

  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 8002e1e:	f001 010f 	and.w	r1, r1, #15
 8002e22:	2301      	movs	r3, #1
 8002e24:	fa03 f101 	lsl.w	r1, r3, r1
 8002e28:	43c9      	mvns	r1, r1
 8002e2a:	b289      	uxth	r1, r1
 8002e2c:	8101      	strh	r1, [r0, #8]
 8002e2e:	4770      	bx	lr

08002e30 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8002e30:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8002e32:	4b21      	ldr	r3, [pc, #132]	; (8002eb8 <USART_DeInit+0x88>)
 8002e34:	4298      	cmp	r0, r3
 8002e36:	d10b      	bne.n	8002e50 <USART_DeInit+0x20>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8002e38:	2101      	movs	r1, #1
 8002e3a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002e3e:	f7ff fe29 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
 8002e42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8002e46:	2100      	movs	r1, #0
 8002e48:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002e4c:	f7ff be22 	b.w	8002a94 <RCC_APB2PeriphResetCmd>
  }
  else if (USARTx == USART2)
 8002e50:	4b1a      	ldr	r3, [pc, #104]	; (8002ebc <USART_DeInit+0x8c>)
 8002e52:	4298      	cmp	r0, r3
 8002e54:	d108      	bne.n	8002e68 <USART_DeInit+0x38>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8002e56:	2101      	movs	r1, #1
 8002e58:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e5c:	f7ff fe26 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8002e60:	2100      	movs	r1, #0
 8002e62:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e66:	e022      	b.n	8002eae <USART_DeInit+0x7e>
  }
  else if (USARTx == USART3)
 8002e68:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <USART_DeInit+0x90>)
 8002e6a:	4298      	cmp	r0, r3
 8002e6c:	d108      	bne.n	8002e80 <USART_DeInit+0x50>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8002e6e:	2101      	movs	r1, #1
 8002e70:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002e74:	f7ff fe1a 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8002e78:	2100      	movs	r1, #0
 8002e7a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002e7e:	e016      	b.n	8002eae <USART_DeInit+0x7e>
  }    
  else if (USARTx == UART4)
 8002e80:	4b10      	ldr	r3, [pc, #64]	; (8002ec4 <USART_DeInit+0x94>)
 8002e82:	4298      	cmp	r0, r3
 8002e84:	d108      	bne.n	8002e98 <USART_DeInit+0x68>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8002e86:	2101      	movs	r1, #1
 8002e88:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002e8c:	f7ff fe0e 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8002e90:	2100      	movs	r1, #0
 8002e92:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002e96:	e00a      	b.n	8002eae <USART_DeInit+0x7e>
  }    
  else
  {
    if (USARTx == UART5)
 8002e98:	4b0b      	ldr	r3, [pc, #44]	; (8002ec8 <USART_DeInit+0x98>)
 8002e9a:	4298      	cmp	r0, r3
 8002e9c:	d10b      	bne.n	8002eb6 <USART_DeInit+0x86>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002ea4:	f7ff fe02 	bl	8002aac <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    }
  }
}
 8002eae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == UART5)
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8002eb2:	f7ff bdfb 	b.w	8002aac <RCC_APB1PeriphResetCmd>
 8002eb6:	bd08      	pop	{r3, pc}
 8002eb8:	40013800 	.word	0x40013800
 8002ebc:	40004400 	.word	0x40004400
 8002ec0:	40004800 	.word	0x40004800
 8002ec4:	40004c00 	.word	0x40004c00
 8002ec8:	40005000 	.word	0x40005000

08002ecc <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002ecc:	b570      	push	{r4, r5, r6, lr}
 8002ece:	460e      	mov	r6, r1
 8002ed0:	4604      	mov	r4, r0
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002ed2:	8a03      	ldrh	r3, [r0, #16]
 8002ed4:	88ca      	ldrh	r2, [r1, #6]
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002edc:	4313      	orrs	r3, r2
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002ede:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8002ee0:	8982      	ldrh	r2, [r0, #12]
 8002ee2:	8889      	ldrh	r1, [r1, #4]
 8002ee4:	8933      	ldrh	r3, [r6, #8]
 8002ee6:	b292      	uxth	r2, r2
 8002ee8:	430b      	orrs	r3, r1
 8002eea:	8971      	ldrh	r1, [r6, #10]
 8002eec:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002ef0:	430b      	orrs	r3, r1
 8002ef2:	f022 020c 	bic.w	r2, r2, #12
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	b29b      	uxth	r3, r3
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8002efa:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8002efc:	8a83      	ldrh	r3, [r0, #20]
 8002efe:	89b2      	ldrh	r2, [r6, #12]
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002f06:	b086      	sub	sp, #24
 8002f08:	4313      	orrs	r3, r2
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002f0a:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002f0c:	a801      	add	r0, sp, #4
 8002f0e:	f7ff fd57 	bl	80029c0 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8002f12:	4a17      	ldr	r2, [pc, #92]	; (8002f70 <USART_Init+0xa4>)
 8002f14:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002f16:	9d04      	ldr	r5, [sp, #16]
 8002f18:	6831      	ldr	r1, [r6, #0]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8002f1a:	4294      	cmp	r4, r2
 8002f1c:	bf18      	it	ne
 8002f1e:	461d      	movne	r5, r3
 8002f20:	2219      	movs	r2, #25
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002f22:	436a      	muls	r2, r5
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f24:	89a3      	ldrh	r3, [r4, #12]
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;
 8002f26:	2664      	movs	r6, #100	; 0x64
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f28:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002f2c:	bf14      	ite	ne
 8002f2e:	004d      	lslne	r5, r1, #1
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002f30:	008d      	lsleq	r5, r1, #2
 8002f32:	fbb2 f5f5 	udiv	r5, r2, r5
  }
  tmpreg = (integerdivider / 100) << 4;
 8002f36:	fbb5 f0f6 	udiv	r0, r5, r6

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f3a:	89a2      	ldrh	r2, [r4, #12]
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;
 8002f3c:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8002f3e:	0901      	lsrs	r1, r0, #4

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f40:	0412      	lsls	r2, r2, #16
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8002f42:	fb06 5311 	mls	r3, r6, r1, r5

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002f46:	d507      	bpl.n	8002f58 <USART_Init+0x8c>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8002f48:	00d9      	lsls	r1, r3, #3
 8002f4a:	3132      	adds	r1, #50	; 0x32
 8002f4c:	fbb1 f2f6 	udiv	r2, r1, r6
 8002f50:	f002 0207 	and.w	r2, r2, #7
 8002f54:	4310      	orrs	r0, r2
 8002f56:	e006      	b.n	8002f66 <USART_Init+0x9a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8002f58:	011a      	lsls	r2, r3, #4
 8002f5a:	3232      	adds	r2, #50	; 0x32
 8002f5c:	fbb2 f3f6 	udiv	r3, r2, r6
 8002f60:	f003 030f 	and.w	r3, r3, #15
 8002f64:	4318      	orrs	r0, r3
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8002f66:	b280      	uxth	r0, r0
 8002f68:	8120      	strh	r0, [r4, #8]
}
 8002f6a:	b006      	add	sp, #24
 8002f6c:	bd70      	pop	{r4, r5, r6, pc}
 8002f6e:	bf00      	nop
 8002f70:	40013800 	.word	0x40013800

08002f74 <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8002f74:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002f78:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002f7a:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8002f80:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8002f82:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002f84:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8002f86:	8183      	strh	r3, [r0, #12]
 8002f88:	4770      	bx	lr

08002f8a <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8002f8a:	884b      	ldrh	r3, [r1, #2]
 8002f8c:	b510      	push	{r4, lr}
 8002f8e:	880c      	ldrh	r4, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002f90:	8a02      	ldrh	r2, [r0, #16]
 8002f92:	4323      	orrs	r3, r4
 8002f94:	888c      	ldrh	r4, [r1, #4]
 8002f96:	88c9      	ldrh	r1, [r1, #6]
 8002f98:	b292      	uxth	r2, r2
 8002f9a:	4323      	orrs	r3, r4
 8002f9c:	430b      	orrs	r3, r1
 8002f9e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	b29b      	uxth	r3, r3
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002fa6:	8203      	strh	r3, [r0, #16]
 8002fa8:	bd10      	pop	{r4, pc}

08002faa <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8002faa:	2300      	movs	r3, #0
 8002fac:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8002fae:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8002fb0:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8002fb2:	80c3      	strh	r3, [r0, #6]
 8002fb4:	4770      	bx	lr

08002fb6 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8002fb6:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002fb8:	b119      	cbz	r1, 8002fc2 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002fc0:	e003      	b.n	8002fca <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8002fc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fc6:	041b      	lsls	r3, r3, #16
 8002fc8:	0c1b      	lsrs	r3, r3, #16
 8002fca:	8183      	strh	r3, [r0, #12]
 8002fcc:	4770      	bx	lr

08002fce <USART_ITConfig>:
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8002fce:	2301      	movs	r3, #1
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002fd0:	b510      	push	{r4, lr}
  }   
  
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002fd2:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002fd6:	429c      	cmp	r4, r3
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8002fd8:	f001 011f 	and.w	r1, r1, #31
 8002fdc:	fa03 f101 	lsl.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002fe0:	d101      	bne.n	8002fe6 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8002fe2:	300c      	adds	r0, #12
 8002fe4:	e003      	b.n	8002fee <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8002fe6:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 8002fe8:	bf0c      	ite	eq
 8002fea:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002fec:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002fee:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8002ff0:	b10a      	cbz	r2, 8002ff6 <USART_ITConfig+0x28>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002ff2:	4319      	orrs	r1, r3
 8002ff4:	e001      	b.n	8002ffa <USART_ITConfig+0x2c>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8002ff6:	ea23 0101 	bic.w	r1, r3, r1
 8002ffa:	6001      	str	r1, [r0, #0]
 8002ffc:	bd10      	pop	{r4, pc}

08002ffe <USART_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8002ffe:	8a83      	ldrh	r3, [r0, #20]
 8003000:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8003002:	b10a      	cbz	r2, 8003008 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8003004:	4319      	orrs	r1, r3
 8003006:	e001      	b.n	800300c <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8003008:	ea23 0101 	bic.w	r1, r3, r1
 800300c:	8281      	strh	r1, [r0, #20]
 800300e:	4770      	bx	lr

08003010 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8003010:	8a03      	ldrh	r3, [r0, #16]
 8003012:	f023 030f 	bic.w	r3, r3, #15
 8003016:	041b      	lsls	r3, r3, #16
 8003018:	0c1b      	lsrs	r3, r3, #16
 800301a:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 800301c:	8a03      	ldrh	r3, [r0, #16]
 800301e:	b29b      	uxth	r3, r3
 8003020:	4319      	orrs	r1, r3
 8003022:	8201      	strh	r1, [r0, #16]
 8003024:	4770      	bx	lr

08003026 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8003026:	8983      	ldrh	r3, [r0, #12]
 8003028:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800302c:	041b      	lsls	r3, r3, #16
 800302e:	0c1b      	lsrs	r3, r3, #16
 8003030:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8003032:	8983      	ldrh	r3, [r0, #12]
 8003034:	b29b      	uxth	r3, r3
 8003036:	4319      	orrs	r1, r3
 8003038:	8181      	strh	r1, [r0, #12]
 800303a:	4770      	bx	lr

0800303c <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 800303c:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 800303e:	b119      	cbz	r1, 8003048 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8003040:	b29b      	uxth	r3, r3
 8003042:	f043 0302 	orr.w	r3, r3, #2
 8003046:	e003      	b.n	8003050 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8003048:	f023 0302 	bic.w	r3, r3, #2
 800304c:	041b      	lsls	r3, r3, #16
 800304e:	0c1b      	lsrs	r3, r3, #16
 8003050:	8183      	strh	r3, [r0, #12]
 8003052:	4770      	bx	lr

08003054 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8003054:	8a03      	ldrh	r3, [r0, #16]
 8003056:	f023 0320 	bic.w	r3, r3, #32
 800305a:	041b      	lsls	r3, r3, #16
 800305c:	0c1b      	lsrs	r3, r3, #16
 800305e:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8003060:	8a03      	ldrh	r3, [r0, #16]
 8003062:	b29b      	uxth	r3, r3
 8003064:	4319      	orrs	r1, r3
 8003066:	8201      	strh	r1, [r0, #16]
 8003068:	4770      	bx	lr

0800306a <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 800306a:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800306c:	b119      	cbz	r1, 8003076 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 800306e:	b29b      	uxth	r3, r3
 8003070:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003074:	e003      	b.n	800307e <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8003076:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800307a:	041b      	lsls	r3, r3, #16
 800307c:	0c1b      	lsrs	r3, r3, #16
 800307e:	8203      	strh	r3, [r0, #16]
 8003080:	4770      	bx	lr

08003082 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8003082:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003086:	8081      	strh	r1, [r0, #4]
 8003088:	4770      	bx	lr

0800308a <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800308a:	8880      	ldrh	r0, [r0, #4]
}
 800308c:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8003090:	4770      	bx	lr

08003092 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8003092:	8983      	ldrh	r3, [r0, #12]
 8003094:	b29b      	uxth	r3, r3
 8003096:	f043 0301 	orr.w	r3, r3, #1
 800309a:	8183      	strh	r3, [r0, #12]
 800309c:	4770      	bx	lr

0800309e <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 800309e:	8b03      	ldrh	r3, [r0, #24]
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 80030a4:	8b03      	ldrh	r3, [r0, #24]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80030ac:	8301      	strh	r1, [r0, #24]
 80030ae:	4770      	bx	lr

080030b0 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 80030b0:	8b03      	ldrh	r3, [r0, #24]
 80030b2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80030b6:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80030b8:	8b03      	ldrh	r3, [r0, #24]
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	4319      	orrs	r1, r3
 80030be:	8301      	strh	r1, [r0, #24]
 80030c0:	4770      	bx	lr

080030c2 <USART_SmartCardCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80030c2:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80030c4:	b119      	cbz	r1, 80030ce <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	f043 0320 	orr.w	r3, r3, #32
 80030cc:	e003      	b.n	80030d6 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 80030ce:	f023 0320 	bic.w	r3, r3, #32
 80030d2:	041b      	lsls	r3, r3, #16
 80030d4:	0c1b      	lsrs	r3, r3, #16
 80030d6:	8283      	strh	r3, [r0, #20]
 80030d8:	4770      	bx	lr

080030da <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80030da:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80030dc:	b119      	cbz	r1, 80030e6 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80030de:	b29b      	uxth	r3, r3
 80030e0:	f043 0310 	orr.w	r3, r3, #16
 80030e4:	e003      	b.n	80030ee <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 80030e6:	f023 0310 	bic.w	r3, r3, #16
 80030ea:	041b      	lsls	r3, r3, #16
 80030ec:	0c1b      	lsrs	r3, r3, #16
 80030ee:	8283      	strh	r3, [r0, #20]
 80030f0:	4770      	bx	lr

080030f2 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80030f2:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80030f4:	b119      	cbz	r1, 80030fe <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	f043 0308 	orr.w	r3, r3, #8
 80030fc:	e003      	b.n	8003106 <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 80030fe:	f023 0308 	bic.w	r3, r3, #8
 8003102:	041b      	lsls	r3, r3, #16
 8003104:	0c1b      	lsrs	r3, r3, #16
 8003106:	8283      	strh	r3, [r0, #20]
 8003108:	4770      	bx	lr

0800310a <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
 800310a:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800310c:	b129      	cbz	r1, 800311a <USART_OverSampling8Cmd+0x10>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
 800310e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003112:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003116:	b29b      	uxth	r3, r3
 8003118:	e001      	b.n	800311e <USART_OverSampling8Cmd+0x14>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
 800311a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800311e:	8183      	strh	r3, [r0, #12]
 8003120:	4770      	bx	lr

08003122 <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
 8003122:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003124:	b119      	cbz	r1, 800312e <USART_OneBitMethodCmd+0xc>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
 8003126:	b29b      	uxth	r3, r3
 8003128:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800312c:	e003      	b.n	8003136 <USART_OneBitMethodCmd+0x14>
  }
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
 800312e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003132:	041b      	lsls	r3, r3, #16
 8003134:	0c1b      	lsrs	r3, r3, #16
 8003136:	8283      	strh	r3, [r0, #20]
 8003138:	4770      	bx	lr

0800313a <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 800313a:	8a83      	ldrh	r3, [r0, #20]
 800313c:	f023 0304 	bic.w	r3, r3, #4
 8003140:	041b      	lsls	r3, r3, #16
 8003142:	0c1b      	lsrs	r3, r3, #16
 8003144:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8003146:	8a83      	ldrh	r3, [r0, #20]
 8003148:	b29b      	uxth	r3, r3
 800314a:	4319      	orrs	r1, r3
 800314c:	8281      	strh	r1, [r0, #20]
 800314e:	4770      	bx	lr

08003150 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8003150:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8003152:	b119      	cbz	r1, 800315c <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8003154:	b29b      	uxth	r3, r3
 8003156:	f043 0302 	orr.w	r3, r3, #2
 800315a:	e003      	b.n	8003164 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 800315c:	f023 0302 	bic.w	r3, r3, #2
 8003160:	041b      	lsls	r3, r3, #16
 8003162:	0c1b      	lsrs	r3, r3, #16
 8003164:	8283      	strh	r3, [r0, #20]
 8003166:	4770      	bx	lr

08003168 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8003168:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 800316a:	4219      	tst	r1, r3
}
 800316c:	bf14      	ite	ne
 800316e:	2001      	movne	r0, #1
 8003170:	2000      	moveq	r0, #0
 8003172:	4770      	bx	lr

08003174 <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8003174:	43c9      	mvns	r1, r1
 8003176:	b289      	uxth	r1, r1
 8003178:	8001      	strh	r1, [r0, #0]
 800317a:	4770      	bx	lr

0800317c <USART_GetITStatus>:
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 800317c:	2301      	movs	r3, #1
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800317e:	b510      	push	{r4, lr}
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8003180:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8003184:	f001 021f 	and.w	r2, r1, #31
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8003188:	429c      	cmp	r4, r3
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 800318a:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800318e:	d101      	bne.n	8003194 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8003190:	8983      	ldrh	r3, [r0, #12]
 8003192:	e003      	b.n	800319c <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8003194:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8003196:	bf0c      	ite	eq
 8003198:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800319a:	8a83      	ldrhne	r3, [r0, #20]
 800319c:	b29b      	uxth	r3, r3
 800319e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80031a0:	8802      	ldrh	r2, [r0, #0]
 80031a2:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80031a4:	b143      	cbz	r3, 80031b8 <USART_GetITStatus+0x3c>
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 80031a6:	2301      	movs	r3, #1
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 80031a8:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 80031aa:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 80031ae:	420a      	tst	r2, r1
 80031b0:	bf14      	ite	ne
 80031b2:	4618      	movne	r0, r3
 80031b4:	2000      	moveq	r0, #0
 80031b6:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80031b8:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80031ba:	bd10      	pop	{r4, pc}

080031bc <USART_ClearITPendingBit>:
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
  USARTx->SR = (uint16_t)~itmask;
 80031bc:	0a09      	lsrs	r1, r1, #8
 80031be:	2301      	movs	r3, #1
 80031c0:	fa03 f101 	lsl.w	r1, r3, r1
 80031c4:	43c9      	mvns	r1, r1
 80031c6:	b289      	uxth	r1, r1
 80031c8:	8001      	strh	r1, [r0, #0]
 80031ca:	4770      	bx	lr

080031cc <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80031cc:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 80031ce:	8c05      	ldrh	r5, [r0, #32]
 80031d0:	f025 0501 	bic.w	r5, r5, #1
 80031d4:	042d      	lsls	r5, r5, #16
 80031d6:	0c2d      	lsrs	r5, r5, #16
 80031d8:	8405      	strh	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031da:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80031dc:	8c04      	ldrh	r4, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
  tmpccmr1 = TIMx->CCMR1;
 80031de:	b2ad      	uxth	r5, r5
 80031e0:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
 80031e4:	432a      	orrs	r2, r5
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80031e6:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 80031ea:	b29a      	uxth	r2, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80031ec:	4b10      	ldr	r3, [pc, #64]	; (8003230 <TI1_Config+0x64>)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80031ee:	b2a4      	uxth	r4, r4
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80031f0:	4298      	cmp	r0, r3
 80031f2:	d012      	beq.n	800321a <TI1_Config+0x4e>
 80031f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031f8:	4298      	cmp	r0, r3
 80031fa:	d00e      	beq.n	800321a <TI1_Config+0x4e>
 80031fc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003200:	d00b      	beq.n	800321a <TI1_Config+0x4e>
 8003202:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8003206:	4298      	cmp	r0, r3
 8003208:	d007      	beq.n	800321a <TI1_Config+0x4e>
 800320a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800320e:	4298      	cmp	r0, r3
 8003210:	d003      	beq.n	800321a <TI1_Config+0x4e>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8003212:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003216:	4298      	cmp	r0, r3
 8003218:	d102      	bne.n	8003220 <TI1_Config+0x54>
 800321a:	f024 0402 	bic.w	r4, r4, #2
 800321e:	e001      	b.n	8003224 <TI1_Config+0x58>
 8003220:	f024 040a 	bic.w	r4, r4, #10
 8003224:	f044 0401 	orr.w	r4, r4, #1
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8003228:	4321      	orrs	r1, r4
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800322a:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800322c:	8401      	strh	r1, [r0, #32]
 800322e:	bd30      	pop	{r4, r5, pc}
 8003230:	40012c00 	.word	0x40012c00

08003234 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003234:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8003236:	8c04      	ldrh	r4, [r0, #32]
 8003238:	f024 0410 	bic.w	r4, r4, #16
 800323c:	0424      	lsls	r4, r4, #16
 800323e:	0c24      	lsrs	r4, r4, #16
 8003240:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003242:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8003244:	8c04      	ldrh	r4, [r0, #32]
 8003246:	f425 7540 	bic.w	r5, r5, #768	; 0x300
 800324a:	052d      	lsls	r5, r5, #20
 800324c:	0d2d      	lsrs	r5, r5, #20
 800324e:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8003252:	ea42 3303 	orr.w	r3, r2, r3, lsl #12
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003256:	4a14      	ldr	r2, [pc, #80]	; (80032a8 <TI2_Config+0x74>)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8003258:	b2a4      	uxth	r4, r4
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800325a:	4290      	cmp	r0, r2
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800325c:	b29b      	uxth	r3, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800325e:	d012      	beq.n	8003286 <TI2_Config+0x52>
 8003260:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003264:	4290      	cmp	r0, r2
 8003266:	d00e      	beq.n	8003286 <TI2_Config+0x52>
 8003268:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800326c:	d00b      	beq.n	8003286 <TI2_Config+0x52>
 800326e:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003272:	4290      	cmp	r0, r2
 8003274:	d007      	beq.n	8003286 <TI2_Config+0x52>
 8003276:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800327a:	4290      	cmp	r0, r2
 800327c:	d003      	beq.n	8003286 <TI2_Config+0x52>
     (TIMx == TIM4) ||(TIMx == TIM5))
 800327e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003282:	4290      	cmp	r0, r2
 8003284:	d107      	bne.n	8003296 <TI2_Config+0x62>
 8003286:	f024 0420 	bic.w	r4, r4, #32
 800328a:	f044 0410 	orr.w	r4, r4, #16
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800328e:	ea44 1101 	orr.w	r1, r4, r1, lsl #4
 8003292:	b289      	uxth	r1, r1
 8003294:	e004      	b.n	80032a0 <TI2_Config+0x6c>
 8003296:	f024 04a0 	bic.w	r4, r4, #160	; 0xa0
 800329a:	f044 0410 	orr.w	r4, r4, #16
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 800329e:	4321      	orrs	r1, r4
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032a0:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80032a2:	8401      	strh	r1, [r0, #32]
 80032a4:	bd30      	pop	{r4, r5, pc}
 80032a6:	bf00      	nop
 80032a8:	40012c00 	.word	0x40012c00

080032ac <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 80032ac:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 80032ae:	4b61      	ldr	r3, [pc, #388]	; (8003434 <TIM_DeInit+0x188>)
 80032b0:	4298      	cmp	r0, r3
 80032b2:	d108      	bne.n	80032c6 <TIM_DeInit+0x1a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 80032b4:	2101      	movs	r1, #1
 80032b6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80032ba:	f7ff fbeb 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 80032be:	2100      	movs	r1, #0
 80032c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80032c4:	e0b1      	b.n	800342a <TIM_DeInit+0x17e>
  }     
  else if (TIMx == TIM2)
 80032c6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80032ca:	d106      	bne.n	80032da <TIM_DeInit+0x2e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 80032cc:	2101      	movs	r1, #1
 80032ce:	4608      	mov	r0, r1
 80032d0:	f7ff fbec 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80032d4:	2100      	movs	r1, #0
 80032d6:	2001      	movs	r0, #1
 80032d8:	e008      	b.n	80032ec <TIM_DeInit+0x40>
  }
  else if (TIMx == TIM3)
 80032da:	4b57      	ldr	r3, [pc, #348]	; (8003438 <TIM_DeInit+0x18c>)
 80032dc:	4298      	cmp	r0, r3
 80032de:	d109      	bne.n	80032f4 <TIM_DeInit+0x48>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 80032e0:	2101      	movs	r1, #1
 80032e2:	2002      	movs	r0, #2
 80032e4:	f7ff fbe2 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80032e8:	2100      	movs	r1, #0
 80032ea:	2002      	movs	r0, #2
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    }  
  }
}
 80032ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }
  else if (TIMx == TIM3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80032f0:	f7ff bbdc 	b.w	8002aac <RCC_APB1PeriphResetCmd>
  }
  else if (TIMx == TIM4)
 80032f4:	4b51      	ldr	r3, [pc, #324]	; (800343c <TIM_DeInit+0x190>)
 80032f6:	4298      	cmp	r0, r3
 80032f8:	d106      	bne.n	8003308 <TIM_DeInit+0x5c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 80032fa:	2101      	movs	r1, #1
 80032fc:	2004      	movs	r0, #4
 80032fe:	f7ff fbd5 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8003302:	2100      	movs	r1, #0
 8003304:	2004      	movs	r0, #4
 8003306:	e7f1      	b.n	80032ec <TIM_DeInit+0x40>
  } 
  else if (TIMx == TIM5)
 8003308:	4b4d      	ldr	r3, [pc, #308]	; (8003440 <TIM_DeInit+0x194>)
 800330a:	4298      	cmp	r0, r3
 800330c:	d106      	bne.n	800331c <TIM_DeInit+0x70>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 800330e:	2101      	movs	r1, #1
 8003310:	2008      	movs	r0, #8
 8003312:	f7ff fbcb 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8003316:	2100      	movs	r1, #0
 8003318:	2008      	movs	r0, #8
 800331a:	e7e7      	b.n	80032ec <TIM_DeInit+0x40>
  } 
  else if (TIMx == TIM6)
 800331c:	4b49      	ldr	r3, [pc, #292]	; (8003444 <TIM_DeInit+0x198>)
 800331e:	4298      	cmp	r0, r3
 8003320:	d106      	bne.n	8003330 <TIM_DeInit+0x84>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8003322:	2101      	movs	r1, #1
 8003324:	2010      	movs	r0, #16
 8003326:	f7ff fbc1 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 800332a:	2100      	movs	r1, #0
 800332c:	2010      	movs	r0, #16
 800332e:	e7dd      	b.n	80032ec <TIM_DeInit+0x40>
  } 
  else if (TIMx == TIM7)
 8003330:	4b45      	ldr	r3, [pc, #276]	; (8003448 <TIM_DeInit+0x19c>)
 8003332:	4298      	cmp	r0, r3
 8003334:	d106      	bne.n	8003344 <TIM_DeInit+0x98>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8003336:	2101      	movs	r1, #1
 8003338:	2020      	movs	r0, #32
 800333a:	f7ff fbb7 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 800333e:	2100      	movs	r1, #0
 8003340:	2020      	movs	r0, #32
 8003342:	e7d3      	b.n	80032ec <TIM_DeInit+0x40>
  } 
  else if (TIMx == TIM8)
 8003344:	4b41      	ldr	r3, [pc, #260]	; (800344c <TIM_DeInit+0x1a0>)
 8003346:	4298      	cmp	r0, r3
 8003348:	d108      	bne.n	800335c <TIM_DeInit+0xb0>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800334a:	2101      	movs	r1, #1
 800334c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003350:	f7ff fba0 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 8003354:	2100      	movs	r1, #0
 8003356:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800335a:	e066      	b.n	800342a <TIM_DeInit+0x17e>
  }
  else if (TIMx == TIM9)
 800335c:	4b3c      	ldr	r3, [pc, #240]	; (8003450 <TIM_DeInit+0x1a4>)
 800335e:	4298      	cmp	r0, r3
 8003360:	d108      	bne.n	8003374 <TIM_DeInit+0xc8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8003362:	2101      	movs	r1, #1
 8003364:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003368:	f7ff fb94 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 800336c:	2100      	movs	r1, #0
 800336e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003372:	e05a      	b.n	800342a <TIM_DeInit+0x17e>
   }  
  else if (TIMx == TIM10)
 8003374:	4b37      	ldr	r3, [pc, #220]	; (8003454 <TIM_DeInit+0x1a8>)
 8003376:	4298      	cmp	r0, r3
 8003378:	d108      	bne.n	800338c <TIM_DeInit+0xe0>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 800337a:	2101      	movs	r1, #1
 800337c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003380:	f7ff fb88 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8003384:	2100      	movs	r1, #0
 8003386:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800338a:	e04e      	b.n	800342a <TIM_DeInit+0x17e>
  }  
  else if (TIMx == TIM11) 
 800338c:	4b32      	ldr	r3, [pc, #200]	; (8003458 <TIM_DeInit+0x1ac>)
 800338e:	4298      	cmp	r0, r3
 8003390:	d108      	bne.n	80033a4 <TIM_DeInit+0xf8>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8003392:	2101      	movs	r1, #1
 8003394:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003398:	f7ff fb7c 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 800339c:	2100      	movs	r1, #0
 800339e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80033a2:	e042      	b.n	800342a <TIM_DeInit+0x17e>
  }  
  else if (TIMx == TIM12)
 80033a4:	4b2d      	ldr	r3, [pc, #180]	; (800345c <TIM_DeInit+0x1b0>)
 80033a6:	4298      	cmp	r0, r3
 80033a8:	d106      	bne.n	80033b8 <TIM_DeInit+0x10c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80033aa:	2101      	movs	r1, #1
 80033ac:	2040      	movs	r0, #64	; 0x40
 80033ae:	f7ff fb7d 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80033b2:	2100      	movs	r1, #0
 80033b4:	2040      	movs	r0, #64	; 0x40
 80033b6:	e799      	b.n	80032ec <TIM_DeInit+0x40>
  }  
  else if (TIMx == TIM13) 
 80033b8:	4b29      	ldr	r3, [pc, #164]	; (8003460 <TIM_DeInit+0x1b4>)
 80033ba:	4298      	cmp	r0, r3
 80033bc:	d106      	bne.n	80033cc <TIM_DeInit+0x120>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80033be:	2101      	movs	r1, #1
 80033c0:	2080      	movs	r0, #128	; 0x80
 80033c2:	f7ff fb73 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 80033c6:	2100      	movs	r1, #0
 80033c8:	2080      	movs	r0, #128	; 0x80
 80033ca:	e78f      	b.n	80032ec <TIM_DeInit+0x40>
  }
  else if (TIMx == TIM14) 
 80033cc:	4b25      	ldr	r3, [pc, #148]	; (8003464 <TIM_DeInit+0x1b8>)
 80033ce:	4298      	cmp	r0, r3
 80033d0:	d108      	bne.n	80033e4 <TIM_DeInit+0x138>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80033d2:	2101      	movs	r1, #1
 80033d4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80033d8:	f7ff fb68 	bl	8002aac <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 80033dc:	2100      	movs	r1, #0
 80033de:	f44f 7080 	mov.w	r0, #256	; 0x100
 80033e2:	e783      	b.n	80032ec <TIM_DeInit+0x40>
  }        
  else if (TIMx == TIM15)
 80033e4:	4b20      	ldr	r3, [pc, #128]	; (8003468 <TIM_DeInit+0x1bc>)
 80033e6:	4298      	cmp	r0, r3
 80033e8:	d108      	bne.n	80033fc <TIM_DeInit+0x150>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 80033ea:	2101      	movs	r1, #1
 80033ec:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80033f0:	f7ff fb50 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 80033f4:	2100      	movs	r1, #0
 80033f6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80033fa:	e016      	b.n	800342a <TIM_DeInit+0x17e>
  } 
  else if (TIMx == TIM16)
 80033fc:	4b1b      	ldr	r3, [pc, #108]	; (800346c <TIM_DeInit+0x1c0>)
 80033fe:	4298      	cmp	r0, r3
 8003400:	d108      	bne.n	8003414 <TIM_DeInit+0x168>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 8003402:	2101      	movs	r1, #1
 8003404:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003408:	f7ff fb44 	bl	8002a94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 800340c:	2100      	movs	r1, #0
 800340e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003412:	e00a      	b.n	800342a <TIM_DeInit+0x17e>
  } 
  else
  {
    if (TIMx == TIM17)
 8003414:	4b16      	ldr	r3, [pc, #88]	; (8003470 <TIM_DeInit+0x1c4>)
 8003416:	4298      	cmp	r0, r3
 8003418:	d10b      	bne.n	8003432 <TIM_DeInit+0x186>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 800341a:	2101      	movs	r1, #1
 800341c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003420:	f7ff fb38 	bl	8002a94 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 8003424:	2100      	movs	r1, #0
 8003426:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    }  
  }
}
 800342a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (TIMx == TIM17)
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 800342e:	f7ff bb31 	b.w	8002a94 <RCC_APB2PeriphResetCmd>
 8003432:	bd08      	pop	{r3, pc}
 8003434:	40012c00 	.word	0x40012c00
 8003438:	40000400 	.word	0x40000400
 800343c:	40000800 	.word	0x40000800
 8003440:	40000c00 	.word	0x40000c00
 8003444:	40001000 	.word	0x40001000
 8003448:	40001400 	.word	0x40001400
 800344c:	40013400 	.word	0x40013400
 8003450:	40014c00 	.word	0x40014c00
 8003454:	40015000 	.word	0x40015000
 8003458:	40015400 	.word	0x40015400
 800345c:	40001800 	.word	0x40001800
 8003460:	40001c00 	.word	0x40001c00
 8003464:	40002000 	.word	0x40002000
 8003468:	40014000 	.word	0x40014000
 800346c:	40014400 	.word	0x40014400
 8003470:	40014800 	.word	0x40014800

08003474 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8003474:	4a22      	ldr	r2, [pc, #136]	; (8003500 <TIM_TimeBaseInit+0x8c>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8003476:	8803      	ldrh	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8003478:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800347a:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 800347c:	d012      	beq.n	80034a4 <TIM_TimeBaseInit+0x30>
 800347e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003482:	4290      	cmp	r0, r2
 8003484:	d00e      	beq.n	80034a4 <TIM_TimeBaseInit+0x30>
 8003486:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800348a:	d00b      	beq.n	80034a4 <TIM_TimeBaseInit+0x30>
 800348c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003490:	4290      	cmp	r0, r2
 8003492:	d007      	beq.n	80034a4 <TIM_TimeBaseInit+0x30>
 8003494:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003498:	4290      	cmp	r0, r2
 800349a:	d003      	beq.n	80034a4 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800349c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034a0:	4290      	cmp	r0, r2
 80034a2:	d103      	bne.n	80034ac <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80034a4:	884a      	ldrh	r2, [r1, #2]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80034a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80034aa:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80034ac:	4a15      	ldr	r2, [pc, #84]	; (8003504 <TIM_TimeBaseInit+0x90>)
 80034ae:	4290      	cmp	r0, r2
 80034b0:	d008      	beq.n	80034c4 <TIM_TimeBaseInit+0x50>
 80034b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034b6:	4290      	cmp	r0, r2
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80034b8:	bf1f      	itttt	ne
 80034ba:	f423 7340 	bicne.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80034be:	88ca      	ldrhne	r2, [r1, #6]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80034c0:	b29b      	uxthne	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80034c2:	4313      	orrne	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 80034c4:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80034c6:	888b      	ldrh	r3, [r1, #4]
 80034c8:	8583      	strh	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80034ca:	880b      	ldrh	r3, [r1, #0]
 80034cc:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80034ce:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <TIM_TimeBaseInit+0x8c>)
 80034d0:	4298      	cmp	r0, r3
 80034d2:	d00f      	beq.n	80034f4 <TIM_TimeBaseInit+0x80>
 80034d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034d8:	4298      	cmp	r0, r3
 80034da:	d00b      	beq.n	80034f4 <TIM_TimeBaseInit+0x80>
 80034dc:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80034e0:	4298      	cmp	r0, r3
 80034e2:	d007      	beq.n	80034f4 <TIM_TimeBaseInit+0x80>
 80034e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034e8:	4298      	cmp	r0, r3
 80034ea:	d003      	beq.n	80034f4 <TIM_TimeBaseInit+0x80>
 80034ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034f0:	4298      	cmp	r0, r3
 80034f2:	d101      	bne.n	80034f8 <TIM_TimeBaseInit+0x84>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80034f4:	7a0b      	ldrb	r3, [r1, #8]
 80034f6:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80034f8:	2301      	movs	r3, #1
 80034fa:	8283      	strh	r3, [r0, #20]
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	40012c00 	.word	0x40012c00
 8003504:	40001000 	.word	0x40001000

08003508 <TIM_OC1Init>:
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8003508:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800350a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 800350c:	f023 0301 	bic.w	r3, r3, #1
 8003510:	041b      	lsls	r3, r3, #16
 8003512:	0c1b      	lsrs	r3, r3, #16
 8003514:	8403      	strh	r3, [r0, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003516:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003518:	8886      	ldrh	r6, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800351a:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800351c:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 800351e:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003522:	041b      	lsls	r3, r3, #16
 8003524:	0c1b      	lsrs	r3, r3, #16

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003526:	431d      	orrs	r5, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8003528:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800352c:	890c      	ldrh	r4, [r1, #8]
 800352e:	884b      	ldrh	r3, [r1, #2]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8003530:	0412      	lsls	r2, r2, #16
 8003532:	0c12      	lsrs	r2, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003534:	4323      	orrs	r3, r4
 8003536:	4313      	orrs	r3, r2
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8003538:	4a14      	ldr	r2, [pc, #80]	; (800358c <TIM_OC1Init+0x84>)
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800353a:	b2b6      	uxth	r6, r6
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 800353c:	4290      	cmp	r0, r2
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800353e:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8003540:	d00f      	beq.n	8003562 <TIM_OC1Init+0x5a>
 8003542:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003546:	4290      	cmp	r0, r2
 8003548:	d00b      	beq.n	8003562 <TIM_OC1Init+0x5a>
 800354a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800354e:	4290      	cmp	r0, r2
 8003550:	d007      	beq.n	8003562 <TIM_OC1Init+0x5a>
 8003552:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003556:	4290      	cmp	r0, r2
 8003558:	d003      	beq.n	8003562 <TIM_OC1Init+0x5a>
     (TIMx == TIM16)|| (TIMx == TIM17))
 800355a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800355e:	4290      	cmp	r0, r2
 8003560:	d10e      	bne.n	8003580 <TIM_OC1Init+0x78>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003562:	894c      	ldrh	r4, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8003564:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003568:	431c      	orrs	r4, r3
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800356a:	888b      	ldrh	r3, [r1, #4]
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 800356c:	f024 0404 	bic.w	r4, r4, #4
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8003570:	f426 7240 	bic.w	r2, r6, #768	; 0x300
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003574:	4323      	orrs	r3, r4
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8003576:	898e      	ldrh	r6, [r1, #12]
 8003578:	89cc      	ldrh	r4, [r1, #14]
 800357a:	4334      	orrs	r4, r6
 800357c:	4322      	orrs	r2, r4
 800357e:	b296      	uxth	r6, r2
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8003580:	88ca      	ldrh	r2, [r1, #6]
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003582:	8086      	strh	r6, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003584:	8305      	strh	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8003586:	8682      	strh	r2, [r0, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003588:	8403      	strh	r3, [r0, #32]
 800358a:	bd70      	pop	{r4, r5, r6, pc}
 800358c:	40012c00 	.word	0x40012c00

08003590 <TIM_OC2Init>:
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8003590:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003592:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8003594:	f023 0310 	bic.w	r3, r3, #16
 8003598:	041b      	lsls	r3, r3, #16
 800359a:	0c1b      	lsrs	r3, r3, #16
 800359c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800359e:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a0:	8885      	ldrh	r5, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035a2:	8b02      	ldrh	r2, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80035a4:	880c      	ldrh	r4, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 80035a6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 80035aa:	0412      	lsls	r2, r2, #16
 80035ac:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80035ae:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80035b2:	f023 0320 	bic.w	r3, r3, #32
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80035b6:	b294      	uxth	r4, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80035b8:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80035ba:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80035bc:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80035be:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80035c2:	884a      	ldrh	r2, [r1, #2]
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035c4:	b2ad      	uxth	r5, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80035c6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80035ca:	4a12      	ldr	r2, [pc, #72]	; (8003614 <TIM_OC2Init+0x84>)
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80035cc:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80035ce:	4290      	cmp	r0, r2
 80035d0:	d003      	beq.n	80035da <TIM_OC2Init+0x4a>
 80035d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035d6:	4290      	cmp	r0, r2
 80035d8:	d115      	bne.n	8003606 <TIM_OC2Init+0x76>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 80035da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80035de:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 80035e0:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80035e2:	ea43 1202 	orr.w	r2, r3, r2, lsl #4
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 80035e6:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80035ea:	4013      	ands	r3, r2
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80035ec:	888a      	ldrh	r2, [r1, #4]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 80035ee:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80035f2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80035f6:	898a      	ldrh	r2, [r1, #12]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80035f8:	b29b      	uxth	r3, r3
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80035fa:	ea45 0582 	orr.w	r5, r5, r2, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80035fe:	89ca      	ldrh	r2, [r1, #14]
 8003600:	ea45 0582 	orr.w	r5, r5, r2, lsl #2
 8003604:	b2ad      	uxth	r5, r5
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8003606:	88ca      	ldrh	r2, [r1, #6]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003608:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800360a:	8304      	strh	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800360c:	8702      	strh	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800360e:	8403      	strh	r3, [r0, #32]
 8003610:	bd30      	pop	{r4, r5, pc}
 8003612:	bf00      	nop
 8003614:	40012c00 	.word	0x40012c00

08003618 <TIM_OC3Init>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8003618:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800361a:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800361c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003620:	041b      	lsls	r3, r3, #16
 8003622:	0c1b      	lsrs	r3, r3, #16
 8003624:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003626:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003628:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800362a:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800362c:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 800362e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8003632:	0412      	lsls	r2, r2, #16
 8003634:	0c12      	lsrs	r2, r2, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8003636:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800363a:	4315      	orrs	r5, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 800363c:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800363e:	890a      	ldrh	r2, [r1, #8]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8003640:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003642:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003646:	884a      	ldrh	r2, [r1, #2]
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003648:	b2a4      	uxth	r4, r4
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800364a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800364e:	4a12      	ldr	r2, [pc, #72]	; (8003698 <TIM_OC3Init+0x80>)
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003650:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8003652:	4290      	cmp	r0, r2
 8003654:	d003      	beq.n	800365e <TIM_OC3Init+0x46>
 8003656:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800365a:	4290      	cmp	r0, r2
 800365c:	d115      	bne.n	800368a <TIM_OC3Init+0x72>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 800365e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003662:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8003664:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003666:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 800366a:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 800366e:	4013      	ands	r3, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003670:	888a      	ldrh	r2, [r1, #4]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8003672:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003676:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800367a:	898a      	ldrh	r2, [r1, #12]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800367c:	b29b      	uxth	r3, r3
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800367e:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003682:	89ca      	ldrh	r2, [r1, #14]
 8003684:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
 8003688:	b2a4      	uxth	r4, r4
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800368a:	88ca      	ldrh	r2, [r1, #6]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800368c:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800368e:	8385      	strh	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003690:	8782      	strh	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003692:	8403      	strh	r3, [r0, #32]
 8003694:	bd30      	pop	{r4, r5, pc}
 8003696:	bf00      	nop
 8003698:	40012c00 	.word	0x40012c00

0800369c <TIM_OC4Init>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 800369c:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800369e:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 80036a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036a4:	041b      	lsls	r3, r3, #16
 80036a6:	0c1b      	lsrs	r3, r3, #16
 80036a8:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036aa:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036ac:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036ae:	8b82      	ldrh	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80036b0:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 80036b2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 80036b6:	0412      	lsls	r2, r2, #16
 80036b8:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 80036ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80036be:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 80036c2:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80036c4:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 80036c6:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80036c8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80036cc:	884d      	ldrh	r5, [r1, #2]
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036ce:	b2a4      	uxth	r4, r4
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80036d0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80036d4:	4d0a      	ldr	r5, [pc, #40]	; (8003700 <TIM_OC4Init+0x64>)
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80036d6:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80036d8:	42a8      	cmp	r0, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80036da:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80036dc:	d003      	beq.n	80036e6 <TIM_OC4Init+0x4a>
 80036de:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80036e2:	42a8      	cmp	r0, r5
 80036e4:	d105      	bne.n	80036f2 <TIM_OC4Init+0x56>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80036e6:	898d      	ldrh	r5, [r1, #12]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 80036e8:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80036ec:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80036f0:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036f2:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80036f4:	8382      	strh	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80036f6:	88ca      	ldrh	r2, [r1, #6]
 80036f8:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036fc:	8403      	strh	r3, [r0, #32]
 80036fe:	bd30      	pop	{r4, r5, pc}
 8003700:	40012c00 	.word	0x40012c00

08003704 <TIM_BDTRConfig>:
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003704:	880a      	ldrh	r2, [r1, #0]
 8003706:	884b      	ldrh	r3, [r1, #2]
 8003708:	4313      	orrs	r3, r2
 800370a:	888a      	ldrh	r2, [r1, #4]
 800370c:	4313      	orrs	r3, r2
 800370e:	88ca      	ldrh	r2, [r1, #6]
 8003710:	4313      	orrs	r3, r2
 8003712:	890a      	ldrh	r2, [r1, #8]
 8003714:	4313      	orrs	r3, r2
 8003716:	894a      	ldrh	r2, [r1, #10]
 8003718:	4313      	orrs	r3, r2
 800371a:	898a      	ldrh	r2, [r1, #12]
 800371c:	4313      	orrs	r3, r2
 800371e:	b29b      	uxth	r3, r3
 8003720:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8003724:	4770      	bx	lr

08003726 <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8003726:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800372a:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800372c:	2300      	movs	r3, #0
 800372e:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8003730:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8003732:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8003734:	7203      	strb	r3, [r0, #8]
 8003736:	4770      	bx	lr

08003738 <TIM_OCStructInit>:
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8003738:	2300      	movs	r3, #0
 800373a:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800373c:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 800373e:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8003740:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8003742:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8003744:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8003746:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8003748:	81c3      	strh	r3, [r0, #14]
 800374a:	4770      	bx	lr

0800374c <TIM_ICStructInit>:
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800374c:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800374e:	2201      	movs	r2, #1
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003750:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8003752:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003754:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8003756:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8003758:	8103      	strh	r3, [r0, #8]
 800375a:	4770      	bx	lr

0800375c <TIM_BDTRStructInit>:
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 800375c:	2300      	movs	r3, #0
 800375e:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8003760:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003762:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8003764:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8003766:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8003768:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800376a:	8183      	strh	r3, [r0, #12]
 800376c:	4770      	bx	lr

0800376e <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800376e:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003770:	b119      	cbz	r1, 800377a <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8003772:	b29b      	uxth	r3, r3
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	e003      	b.n	8003782 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 800377a:	f023 0301 	bic.w	r3, r3, #1
 800377e:	041b      	lsls	r3, r3, #16
 8003780:	0c1b      	lsrs	r3, r3, #16
 8003782:	8003      	strh	r3, [r0, #0]
 8003784:	4770      	bx	lr

08003786 <TIM_CtrlPWMOutputs>:
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8003786:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800378a:	b129      	cbz	r1, 8003798 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800378c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003790:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003794:	b29b      	uxth	r3, r3
 8003796:	e001      	b.n	800379c <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 8003798:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800379c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 80037a0:	4770      	bx	lr

080037a2 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 80037a2:	8281      	strh	r1, [r0, #20]
 80037a4:	4770      	bx	lr

080037a6 <TIM_DMAConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 80037a6:	430a      	orrs	r2, r1
 80037a8:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 80037ac:	4770      	bx	lr

080037ae <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80037ae:	8983      	ldrh	r3, [r0, #12]
 80037b0:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_LIST9_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80037b2:	b10a      	cbz	r2, 80037b8 <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80037b4:	4319      	orrs	r1, r3
 80037b6:	e001      	b.n	80037bc <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 80037b8:	ea23 0101 	bic.w	r1, r3, r1
 80037bc:	8181      	strh	r1, [r0, #12]
 80037be:	4770      	bx	lr

080037c0 <TIM_ITConfig>:
 80037c0:	f7ff bff5 	b.w	80037ae <TIM_DMACmd>

080037c4 <TIM_InternalClockConfig>:
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80037c4:	8903      	ldrh	r3, [r0, #8]
 80037c6:	f023 0307 	bic.w	r3, r3, #7
 80037ca:	041b      	lsls	r3, r3, #16
 80037cc:	0c1b      	lsrs	r3, r3, #16
 80037ce:	8103      	strh	r3, [r0, #8]
 80037d0:	4770      	bx	lr

080037d2 <TIM_ITRxExternalClockConfig>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037d2:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 80037d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037d8:	041b      	lsls	r3, r3, #16
 80037da:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80037dc:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037de:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80037e0:	8903      	ldrh	r3, [r0, #8]
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	f043 0307 	orr.w	r3, r3, #7
 80037e8:	8103      	strh	r3, [r0, #8]
 80037ea:	4770      	bx	lr

080037ec <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 80037ec:	b538      	push	{r3, r4, r5, lr}
 80037ee:	460d      	mov	r5, r1
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80037f0:	2d60      	cmp	r5, #96	; 0x60
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 80037f2:	4611      	mov	r1, r2
 80037f4:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80037f6:	f04f 0201 	mov.w	r2, #1
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80037fa:	d102      	bne.n	8003802 <TIM_TIxExternalClockConfig+0x16>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80037fc:	f7ff fd1a 	bl	8003234 <TI2_Config>
 8003800:	e001      	b.n	8003806 <TIM_TIxExternalClockConfig+0x1a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003802:	f7ff fce3 	bl	80031cc <TI1_Config>
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003806:	8921      	ldrh	r1, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 8003808:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 800380c:	0409      	lsls	r1, r1, #16
 800380e:	0c09      	lsrs	r1, r1, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003810:	4329      	orrs	r1, r5
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003812:	8121      	strh	r1, [r4, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003814:	8923      	ldrh	r3, [r4, #8]
 8003816:	b29b      	uxth	r3, r3
 8003818:	f043 0307 	orr.w	r3, r3, #7
 800381c:	8123      	strh	r3, [r4, #8]
 800381e:	bd38      	pop	{r3, r4, r5, pc}

08003820 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
 8003820:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8003822:	8904      	ldrh	r4, [r0, #8]
 8003824:	b2e4      	uxtb	r4, r4
 8003826:	4321      	orrs	r1, r4
 8003828:	430a      	orrs	r2, r1
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 800382a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800382e:	b299      	uxth	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003830:	8101      	strh	r1, [r0, #8]
 8003832:	bd10      	pop	{r4, pc}

08003834 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
 8003834:	b510      	push	{r4, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003836:	f7ff fff3 	bl	8003820 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800383a:	8903      	ldrh	r3, [r0, #8]
 800383c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003840:	041b      	lsls	r3, r3, #16
 8003842:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
  tmpsmcr |= TIM_TS_ETRF;
 8003844:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003848:	8103      	strh	r3, [r0, #8]
 800384a:	bd10      	pop	{r4, pc}

0800384c <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800384c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800384e:	f7ff ffe7 	bl	8003820 <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8003852:	8903      	ldrh	r3, [r0, #8]
 8003854:	b29b      	uxth	r3, r3
 8003856:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800385a:	8103      	strh	r3, [r0, #8]
 800385c:	bd10      	pop	{r4, pc}

0800385e <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 800385e:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8003860:	8282      	strh	r2, [r0, #20]
 8003862:	4770      	bx	lr

08003864 <TIM_CounterModeConfig>:
{
  uint16_t tmpcr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
 8003864:	8803      	ldrh	r3, [r0, #0]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8003866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800386a:	041b      	lsls	r3, r3, #16
 800386c:	0c1b      	lsrs	r3, r3, #16
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 800386e:	4319      	orrs	r1, r3
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8003870:	8001      	strh	r1, [r0, #0]
 8003872:	4770      	bx	lr

08003874 <TIM_SelectInputTrigger>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003874:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 8003876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800387a:	041b      	lsls	r3, r3, #16
 800387c:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800387e:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003880:	8101      	strh	r1, [r0, #8]
 8003882:	4770      	bx	lr

08003884 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8003884:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003886:	8906      	ldrh	r6, [r0, #8]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003888:	8b04      	ldrh	r4, [r0, #24]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800388a:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 800388c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003890:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 8003892:	f024 0403 	bic.w	r4, r4, #3
 8003896:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 800389a:	f026 0607 	bic.w	r6, r6, #7
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 800389e:	0424      	lsls	r4, r4, #16
 80038a0:	432a      	orrs	r2, r5
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80038a2:	0436      	lsls	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 80038a4:	0c24      	lsrs	r4, r4, #16
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80038a6:	0c36      	lsrs	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80038a8:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80038ac:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
  tmpsmcr |= TIM_EncoderMode;
 80038b0:	4331      	orrs	r1, r6
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80038b2:	f044 0401 	orr.w	r4, r4, #1
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80038b6:	b29d      	uxth	r5, r3
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038b8:	8101      	strh	r1, [r0, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80038ba:	8304      	strh	r4, [r0, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038bc:	8405      	strh	r5, [r0, #32]
 80038be:	bd70      	pop	{r4, r5, r6, pc}

080038c0 <TIM_ForcedOC1Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80038c0:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
 80038c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c6:	041b      	lsls	r3, r3, #16
 80038c8:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80038ca:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80038cc:	8301      	strh	r1, [r0, #24]
 80038ce:	4770      	bx	lr

080038d0 <TIM_ForcedOC2Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80038d0:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
 80038d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038d6:	041b      	lsls	r3, r3, #16
 80038d8:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 80038da:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80038de:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80038e0:	8301      	strh	r1, [r0, #24]
 80038e2:	4770      	bx	lr

080038e4 <TIM_ForcedOC3Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80038e4:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
 80038e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ea:	041b      	lsls	r3, r3, #16
 80038ec:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80038ee:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80038f0:	8381      	strh	r1, [r0, #28]
 80038f2:	4770      	bx	lr

080038f4 <TIM_ForcedOC4Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80038f4:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
 80038f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038fa:	041b      	lsls	r3, r3, #16
 80038fc:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 80038fe:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003902:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003904:	8381      	strh	r1, [r0, #28]
 8003906:	4770      	bx	lr

08003908 <TIM_ARRPreloadConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8003908:	8803      	ldrh	r3, [r0, #0]
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800390a:	b119      	cbz	r1, 8003914 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800390c:	b29b      	uxth	r3, r3
 800390e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003912:	e003      	b.n	800391c <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8003914:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003918:	041b      	lsls	r3, r3, #16
 800391a:	0c1b      	lsrs	r3, r3, #16
 800391c:	8003      	strh	r3, [r0, #0]
 800391e:	4770      	bx	lr

08003920 <TIM_SelectCOM>:
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8003920:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003922:	b119      	cbz	r1, 800392c <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8003924:	b29b      	uxth	r3, r3
 8003926:	f043 0304 	orr.w	r3, r3, #4
 800392a:	e003      	b.n	8003934 <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
 800392c:	f023 0304 	bic.w	r3, r3, #4
 8003930:	041b      	lsls	r3, r3, #16
 8003932:	0c1b      	lsrs	r3, r3, #16
 8003934:	8083      	strh	r3, [r0, #4]
 8003936:	4770      	bx	lr

08003938 <TIM_SelectCCDMA>:
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8003938:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800393a:	b119      	cbz	r1, 8003944 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 800393c:	b29b      	uxth	r3, r3
 800393e:	f043 0308 	orr.w	r3, r3, #8
 8003942:	e003      	b.n	800394c <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
 8003944:	f023 0308 	bic.w	r3, r3, #8
 8003948:	041b      	lsls	r3, r3, #16
 800394a:	0c1b      	lsrs	r3, r3, #16
 800394c:	8083      	strh	r3, [r0, #4]
 800394e:	4770      	bx	lr

08003950 <TIM_CCPreloadControl>:
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8003950:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003952:	b119      	cbz	r1, 800395c <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8003954:	b29b      	uxth	r3, r3
 8003956:	f043 0301 	orr.w	r3, r3, #1
 800395a:	e003      	b.n	8003964 <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
 800395c:	f023 0301 	bic.w	r3, r3, #1
 8003960:	041b      	lsls	r3, r3, #16
 8003962:	0c1b      	lsrs	r3, r3, #16
 8003964:	8083      	strh	r3, [r0, #4]
 8003966:	4770      	bx	lr

08003968 <TIM_OC1PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8003968:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800396a:	f023 0308 	bic.w	r3, r3, #8
 800396e:	041b      	lsls	r3, r3, #16
 8003970:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003972:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003974:	8301      	strh	r1, [r0, #24]
 8003976:	4770      	bx	lr

08003978 <TIM_OC2PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8003978:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 800397a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800397e:	041b      	lsls	r3, r3, #16
 8003980:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8003982:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003986:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003988:	8301      	strh	r1, [r0, #24]
 800398a:	4770      	bx	lr

0800398c <TIM_OC3PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 800398c:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 800398e:	f023 0308 	bic.w	r3, r3, #8
 8003992:	041b      	lsls	r3, r3, #16
 8003994:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8003996:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003998:	8381      	strh	r1, [r0, #28]
 800399a:	4770      	bx	lr

0800399c <TIM_OC4PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 800399c:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 800399e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039a2:	041b      	lsls	r3, r3, #16
 80039a4:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80039a6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80039aa:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80039ac:	8381      	strh	r1, [r0, #28]
 80039ae:	4770      	bx	lr

080039b0 <TIM_OC1FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80039b0:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
 80039b2:	f023 0304 	bic.w	r3, r3, #4
 80039b6:	041b      	lsls	r3, r3, #16
 80039b8:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80039ba:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80039bc:	8301      	strh	r1, [r0, #24]
 80039be:	4770      	bx	lr

080039c0 <TIM_OC2FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80039c0:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
 80039c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039c6:	041b      	lsls	r3, r3, #16
 80039c8:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 80039ca:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80039ce:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80039d0:	8301      	strh	r1, [r0, #24]
 80039d2:	4770      	bx	lr

080039d4 <TIM_OC3FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80039d4:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
 80039d6:	f023 0304 	bic.w	r3, r3, #4
 80039da:	041b      	lsls	r3, r3, #16
 80039dc:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80039de:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80039e0:	8381      	strh	r1, [r0, #28]
 80039e2:	4770      	bx	lr

080039e4 <TIM_OC4FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80039e4:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
 80039e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039ea:	041b      	lsls	r3, r3, #16
 80039ec:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 80039ee:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80039f2:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80039f4:	8381      	strh	r1, [r0, #28]
 80039f6:	4770      	bx	lr

080039f8 <TIM_ClearOC1Ref>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80039f8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
 80039fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039fe:	041b      	lsls	r3, r3, #16
 8003a00:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8003a02:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003a04:	8301      	strh	r1, [r0, #24]
 8003a06:	4770      	bx	lr

08003a08 <TIM_ClearOC2Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 8003a08:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
 8003a0a:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8003a0e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003a12:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003a14:	8301      	strh	r1, [r0, #24]
 8003a16:	4770      	bx	lr

08003a18 <TIM_ClearOC3Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8003a18:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
 8003a1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a1e:	041b      	lsls	r3, r3, #16
 8003a20:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8003a22:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003a24:	8381      	strh	r1, [r0, #28]
 8003a26:	4770      	bx	lr

08003a28 <TIM_ClearOC4Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8003a28:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
 8003a2a:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8003a2e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003a32:	b289      	uxth	r1, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003a34:	8381      	strh	r1, [r0, #28]
 8003a36:	4770      	bx	lr

08003a38 <TIM_OC1PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8003a38:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
 8003a3a:	f023 0302 	bic.w	r3, r3, #2
 8003a3e:	041b      	lsls	r3, r3, #16
 8003a40:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8003a42:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a44:	8401      	strh	r1, [r0, #32]
 8003a46:	4770      	bx	lr

08003a48 <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8003a48:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
 8003a4a:	f023 0308 	bic.w	r3, r3, #8
 8003a4e:	041b      	lsls	r3, r3, #16
 8003a50:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8003a52:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a54:	8401      	strh	r1, [r0, #32]
 8003a56:	4770      	bx	lr

08003a58 <TIM_OC2PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8003a58:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
 8003a5a:	f023 0320 	bic.w	r3, r3, #32
 8003a5e:	041b      	lsls	r3, r3, #16
 8003a60:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8003a62:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8003a66:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a68:	8401      	strh	r1, [r0, #32]
 8003a6a:	4770      	bx	lr

08003a6c <TIM_OC2NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8003a6c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
 8003a6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a72:	041b      	lsls	r3, r3, #16
 8003a74:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8003a76:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8003a7a:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a7c:	8401      	strh	r1, [r0, #32]
 8003a7e:	4770      	bx	lr

08003a80 <TIM_OC3PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8003a80:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
 8003a82:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a86:	041b      	lsls	r3, r3, #16
 8003a88:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8003a8a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003a8e:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003a90:	8401      	strh	r1, [r0, #32]
 8003a92:	4770      	bx	lr

08003a94 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8003a94:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
 8003a96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a9a:	041b      	lsls	r3, r3, #16
 8003a9c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8003a9e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003aa2:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003aa4:	8401      	strh	r1, [r0, #32]
 8003aa6:	4770      	bx	lr

08003aa8 <TIM_OC4PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8003aa8:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
 8003aaa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003aae:	041b      	lsls	r3, r3, #16
 8003ab0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8003ab2:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8003ab6:	b289      	uxth	r1, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003ab8:	8401      	strh	r1, [r0, #32]
 8003aba:	4770      	bx	lr

08003abc <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8003abc:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8003abe:	8c04      	ldrh	r4, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8003ac0:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8003ac2:	b2a5      	uxth	r5, r4
 8003ac4:	2401      	movs	r4, #1
 8003ac6:	408c      	lsls	r4, r1
 8003ac8:	ea25 0404 	bic.w	r4, r5, r4
 8003acc:	8404      	strh	r4, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8003ace:	8c03      	ldrh	r3, [r0, #32]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	8403      	strh	r3, [r0, #32]
 8003ad6:	bd30      	pop	{r4, r5, pc}

08003ad8 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8003ad8:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8003ada:	8c04      	ldrh	r4, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8003adc:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8003ade:	b2a5      	uxth	r5, r4
 8003ae0:	2404      	movs	r4, #4
 8003ae2:	408c      	lsls	r4, r1
 8003ae4:	ea25 0404 	bic.w	r4, r5, r4
 8003ae8:	8404      	strh	r4, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8003aea:	8c03      	ldrh	r3, [r0, #32]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	8403      	strh	r3, [r0, #32]
 8003af2:	bd30      	pop	{r4, r5, pc}

08003af4 <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8003af4:	b530      	push	{r4, r5, lr}
  tmp += CCMR_Offset;

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8003af6:	8c04      	ldrh	r4, [r0, #32]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_Offset;
 8003af8:	f100 0318 	add.w	r3, r0, #24

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8003afc:	b2a5      	uxth	r5, r4
 8003afe:	2401      	movs	r4, #1
 8003b00:	408c      	lsls	r4, r1
 8003b02:	ea25 0404 	bic.w	r4, r5, r4
 8003b06:	8404      	strh	r4, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8003b08:	f021 0008 	bic.w	r0, r1, #8
 8003b0c:	b930      	cbnz	r0, 8003b1c <TIM_SelectOCxM+0x28>
  {
    tmp += (TIM_Channel>>1);

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
 8003b0e:	0849      	lsrs	r1, r1, #1
 8003b10:	58c8      	ldr	r0, [r1, r3]
 8003b12:	f020 0070 	bic.w	r0, r0, #112	; 0x70
 8003b16:	50c8      	str	r0, [r1, r3]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8003b18:	58c8      	ldr	r0, [r1, r3]
 8003b1a:	e009      	b.n	8003b30 <TIM_SelectOCxM+0x3c>
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 8003b1c:	3904      	subs	r1, #4
 8003b1e:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8003b22:	58c8      	ldr	r0, [r1, r3]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8003b24:	0212      	lsls	r2, r2, #8
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 8003b26:	f420 40e0 	bic.w	r0, r0, #28672	; 0x7000
 8003b2a:	50c8      	str	r0, [r1, r3]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8003b2c:	58c8      	ldr	r0, [r1, r3]
 8003b2e:	b292      	uxth	r2, r2
 8003b30:	4302      	orrs	r2, r0
 8003b32:	50ca      	str	r2, [r1, r3]
 8003b34:	bd30      	pop	{r4, r5, pc}

08003b36 <TIM_UpdateDisableConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8003b36:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b38:	b119      	cbz	r1, 8003b42 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	f043 0302 	orr.w	r3, r3, #2
 8003b40:	e003      	b.n	8003b4a <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 8003b42:	f023 0302 	bic.w	r3, r3, #2
 8003b46:	041b      	lsls	r3, r3, #16
 8003b48:	0c1b      	lsrs	r3, r3, #16
 8003b4a:	8003      	strh	r3, [r0, #0]
 8003b4c:	4770      	bx	lr

08003b4e <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8003b4e:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8003b50:	b119      	cbz	r1, 8003b5a <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	f043 0304 	orr.w	r3, r3, #4
 8003b58:	e003      	b.n	8003b62 <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 8003b5a:	f023 0304 	bic.w	r3, r3, #4
 8003b5e:	041b      	lsls	r3, r3, #16
 8003b60:	0c1b      	lsrs	r3, r3, #16
 8003b62:	8003      	strh	r3, [r0, #0]
 8003b64:	4770      	bx	lr

08003b66 <TIM_SelectHallSensor>:
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8003b66:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b68:	b119      	cbz	r1, 8003b72 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b70:	e003      	b.n	8003b7a <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
 8003b72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b76:	041b      	lsls	r3, r3, #16
 8003b78:	0c1b      	lsrs	r3, r3, #16
 8003b7a:	8083      	strh	r3, [r0, #4]
 8003b7c:	4770      	bx	lr

08003b7e <TIM_SelectOnePulseMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 8003b7e:	8803      	ldrh	r3, [r0, #0]
 8003b80:	f023 0308 	bic.w	r3, r3, #8
 8003b84:	041b      	lsls	r3, r3, #16
 8003b86:	0c1b      	lsrs	r3, r3, #16
 8003b88:	8003      	strh	r3, [r0, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8003b8a:	8803      	ldrh	r3, [r0, #0]
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	4319      	orrs	r1, r3
 8003b90:	8001      	strh	r1, [r0, #0]
 8003b92:	4770      	bx	lr

08003b94 <TIM_SelectOutputTrigger>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
 8003b94:	8883      	ldrh	r3, [r0, #4]
 8003b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b9a:	041b      	lsls	r3, r3, #16
 8003b9c:	0c1b      	lsrs	r3, r3, #16
 8003b9e:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8003ba0:	8883      	ldrh	r3, [r0, #4]
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	4319      	orrs	r1, r3
 8003ba6:	8081      	strh	r1, [r0, #4]
 8003ba8:	4770      	bx	lr

08003baa <TIM_SelectSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 8003baa:	8903      	ldrh	r3, [r0, #8]
 8003bac:	f023 0307 	bic.w	r3, r3, #7
 8003bb0:	041b      	lsls	r3, r3, #16
 8003bb2:	0c1b      	lsrs	r3, r3, #16
 8003bb4:	8103      	strh	r3, [r0, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8003bb6:	8903      	ldrh	r3, [r0, #8]
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	4319      	orrs	r1, r3
 8003bbc:	8101      	strh	r1, [r0, #8]
 8003bbe:	4770      	bx	lr

08003bc0 <TIM_SelectMasterSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 8003bc0:	8903      	ldrh	r3, [r0, #8]
 8003bc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bc6:	041b      	lsls	r3, r3, #16
 8003bc8:	0c1b      	lsrs	r3, r3, #16
 8003bca:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8003bcc:	8903      	ldrh	r3, [r0, #8]
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	4319      	orrs	r1, r3
 8003bd2:	8101      	strh	r1, [r0, #8]
 8003bd4:	4770      	bx	lr

08003bd6 <TIM_SetCounter>:
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8003bd6:	8481      	strh	r1, [r0, #36]	; 0x24
 8003bd8:	4770      	bx	lr

08003bda <TIM_SetAutoreload>:
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8003bda:	8581      	strh	r1, [r0, #44]	; 0x2c
 8003bdc:	4770      	bx	lr

08003bde <TIM_SetCompare1>:
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8003bde:	8681      	strh	r1, [r0, #52]	; 0x34
 8003be0:	4770      	bx	lr

08003be2 <TIM_SetCompare2>:
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8003be2:	8701      	strh	r1, [r0, #56]	; 0x38
 8003be4:	4770      	bx	lr

08003be6 <TIM_SetCompare3>:
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8003be6:	8781      	strh	r1, [r0, #60]	; 0x3c
 8003be8:	4770      	bx	lr

08003bea <TIM_SetCompare4>:
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8003bea:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8003bee:	4770      	bx	lr

08003bf0 <TIM_SetIC1Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8003bf0:	8b03      	ldrh	r3, [r0, #24]
 8003bf2:	f023 030c 	bic.w	r3, r3, #12
 8003bf6:	041b      	lsls	r3, r3, #16
 8003bf8:	0c1b      	lsrs	r3, r3, #16
 8003bfa:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8003bfc:	8b03      	ldrh	r3, [r0, #24]
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	4319      	orrs	r1, r3
 8003c02:	8301      	strh	r1, [r0, #24]
 8003c04:	4770      	bx	lr

08003c06 <TIM_SetIC2Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8003c06:	8b03      	ldrh	r3, [r0, #24]
 8003c08:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003c0c:	041b      	lsls	r3, r3, #16
 8003c0e:	0c1b      	lsrs	r3, r3, #16
 8003c10:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8003c12:	8b03      	ldrh	r3, [r0, #24]
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003c1a:	b289      	uxth	r1, r1
 8003c1c:	8301      	strh	r1, [r0, #24]
 8003c1e:	4770      	bx	lr

08003c20 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c22:	460c      	mov	r4, r1
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8003c24:	8849      	ldrh	r1, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8003c26:	88a2      	ldrh	r2, [r4, #4]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8003c28:	2900      	cmp	r1, #0
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003c2a:	f8b4 e000 	ldrh.w	lr, [r4]
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8003c2e:	bf0c      	ite	eq
 8003c30:	2602      	moveq	r6, #2
 8003c32:	2600      	movne	r6, #0
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8003c34:	2a01      	cmp	r2, #1
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8003c36:	bf0c      	ite	eq
 8003c38:	2702      	moveq	r7, #2
 8003c3a:	2701      	movne	r7, #1
 8003c3c:	8923      	ldrh	r3, [r4, #8]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003c3e:	f1be 0f00 	cmp.w	lr, #0
 8003c42:	d10e      	bne.n	8003c62 <TIM_PWMIConfig+0x42>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8003c44:	f7ff fac2 	bl	80031cc <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c48:	88e1      	ldrh	r1, [r4, #6]
 8003c4a:	f7ff ffd1 	bl	8003bf0 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003c4e:	4631      	mov	r1, r6
 8003c50:	8923      	ldrh	r3, [r4, #8]
 8003c52:	463a      	mov	r2, r7
 8003c54:	f7ff faee 	bl	8003234 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c58:	88e1      	ldrh	r1, [r4, #6]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8003c5a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c5e:	f7ff bfd2 	b.w	8003c06 <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8003c62:	f7ff fae7 	bl	8003234 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c66:	88e1      	ldrh	r1, [r4, #6]
 8003c68:	f7ff ffcd 	bl	8003c06 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003c6c:	4631      	mov	r1, r6
 8003c6e:	8923      	ldrh	r3, [r4, #8]
 8003c70:	463a      	mov	r2, r7
 8003c72:	f7ff faab 	bl	80031cc <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c76:	88e1      	ldrh	r1, [r4, #6]
  }
}
 8003c78:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c7c:	f7ff bfb8 	b.w	8003bf0 <TIM_SetIC1Prescaler>

08003c80 <TIM_SetIC3Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 8003c80:	8b83      	ldrh	r3, [r0, #28]
 8003c82:	f023 030c 	bic.w	r3, r3, #12
 8003c86:	041b      	lsls	r3, r3, #16
 8003c88:	0c1b      	lsrs	r3, r3, #16
 8003c8a:	8383      	strh	r3, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8003c8c:	8b83      	ldrh	r3, [r0, #28]
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	4319      	orrs	r1, r3
 8003c92:	8381      	strh	r1, [r0, #28]
 8003c94:	4770      	bx	lr

08003c96 <TIM_SetIC4Prescaler>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 8003c96:	8b83      	ldrh	r3, [r0, #28]
 8003c98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003c9c:	041b      	lsls	r3, r3, #16
 8003c9e:	0c1b      	lsrs	r3, r3, #16
 8003ca0:	8383      	strh	r3, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8003ca2:	8b83      	ldrh	r3, [r0, #28]
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003caa:	b289      	uxth	r1, r1
 8003cac:	8381      	strh	r1, [r0, #28]
 8003cae:	4770      	bx	lr

08003cb0 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003cb2:	880e      	ldrh	r6, [r1, #0]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003cb4:	460d      	mov	r5, r1
 8003cb6:	890b      	ldrh	r3, [r1, #8]
 8003cb8:	888a      	ldrh	r2, [r1, #4]
 8003cba:	4604      	mov	r4, r0
 8003cbc:	8849      	ldrh	r1, [r1, #2]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003cbe:	b936      	cbnz	r6, 8003cce <TIM_ICInit+0x1e>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003cc0:	f7ff fa84 	bl	80031cc <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003cc4:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8003cc6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003cca:	f7ff bf91 	b.w	8003bf0 <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8003cce:	2e04      	cmp	r6, #4
 8003cd0:	d106      	bne.n	8003ce0 <TIM_ICInit+0x30>
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003cd2:	f7ff faaf 	bl	8003234 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003cd6:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8003cd8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003cdc:	f7ff bf93 	b.w	8003c06 <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8003ce0:	2e08      	cmp	r6, #8
 8003ce2:	88ef      	ldrh	r7, [r5, #6]
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8003ce4:	8c00      	ldrh	r0, [r0, #32]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8003ce6:	d139      	bne.n	8003d5c <TIM_ICInit+0xac>
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8003ce8:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8003cec:	0400      	lsls	r0, r0, #16
 8003cee:	0c00      	lsrs	r0, r0, #16
 8003cf0:	8420      	strh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003cf2:	8ba6      	ldrh	r6, [r4, #28]
  tmpccer = TIMx->CCER;
 8003cf4:	8c20      	ldrh	r0, [r4, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
  tmpccmr2 = TIMx->CCMR2;
 8003cf6:	b2b6      	uxth	r6, r6
 8003cf8:	f026 06f3 	bic.w	r6, r6, #243	; 0xf3
 8003cfc:	ea46 1303 	orr.w	r3, r6, r3, lsl #4
 8003d00:	b29b      	uxth	r3, r3
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8003d02:	431a      	orrs	r2, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d04:	4b35      	ldr	r3, [pc, #212]	; (8003ddc <TIM_ICInit+0x12c>)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8003d06:	b280      	uxth	r0, r0
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d08:	429c      	cmp	r4, r3
 8003d0a:	d012      	beq.n	8003d32 <TIM_ICInit+0x82>
 8003d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d10:	429c      	cmp	r4, r3
 8003d12:	d00e      	beq.n	8003d32 <TIM_ICInit+0x82>
 8003d14:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8003d18:	d00b      	beq.n	8003d32 <TIM_ICInit+0x82>
 8003d1a:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8003d1e:	429c      	cmp	r4, r3
 8003d20:	d007      	beq.n	8003d32 <TIM_ICInit+0x82>
 8003d22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d26:	429c      	cmp	r4, r3
 8003d28:	d003      	beq.n	8003d32 <TIM_ICInit+0x82>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8003d2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d2e:	429c      	cmp	r4, r3
 8003d30:	d107      	bne.n	8003d42 <TIM_ICInit+0x92>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8003d32:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8003d36:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
 8003d3a:	b280      	uxth	r0, r0
 8003d3c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8003d40:	e004      	b.n	8003d4c <TIM_ICInit+0x9c>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003d42:	f420 6320 	bic.w	r3, r0, #2560	; 0xa00
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8003d46:	f441 7080 	orr.w	r0, r1, #256	; 0x100
 8003d4a:	4318      	orrs	r0, r3
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003d4c:	83a2      	strh	r2, [r4, #28]
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003d4e:	4639      	mov	r1, r7
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
 8003d50:	8420      	strh	r0, [r4, #32]
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003d52:	4620      	mov	r0, r4
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8003d54:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003d58:	f7ff bf92 	b.w	8003c80 <TIM_SetIC3Prescaler>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8003d5c:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 8003d60:	0400      	lsls	r0, r0, #16
 8003d62:	0c00      	lsrs	r0, r0, #16
 8003d64:	8420      	strh	r0, [r4, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003d66:	8ba6      	ldrh	r6, [r4, #28]
  tmpccer = TIMx->CCER;
 8003d68:	f8b4 e020 	ldrh.w	lr, [r4, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 8003d6c:	f426 7540 	bic.w	r5, r6, #768	; 0x300
 8003d70:	052d      	lsls	r5, r5, #20
 8003d72:	0d2d      	lsrs	r5, r5, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8003d74:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d78:	4a18      	ldr	r2, [pc, #96]	; (8003ddc <TIM_ICInit+0x12c>)
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8003d7a:	ea45 3303 	orr.w	r3, r5, r3, lsl #12
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d7e:	4294      	cmp	r4, r2
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8003d80:	fa1f fe8e 	uxth.w	lr, lr
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8003d84:	b29b      	uxth	r3, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8003d86:	d012      	beq.n	8003dae <TIM_ICInit+0xfe>
 8003d88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d8c:	4294      	cmp	r4, r2
 8003d8e:	d00e      	beq.n	8003dae <TIM_ICInit+0xfe>
 8003d90:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8003d94:	d00b      	beq.n	8003dae <TIM_ICInit+0xfe>
 8003d96:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003d9a:	4294      	cmp	r4, r2
 8003d9c:	d007      	beq.n	8003dae <TIM_ICInit+0xfe>
 8003d9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003da2:	4294      	cmp	r4, r2
 8003da4:	d003      	beq.n	8003dae <TIM_ICInit+0xfe>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8003da6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003daa:	4294      	cmp	r4, r2
 8003dac:	d107      	bne.n	8003dbe <TIM_ICInit+0x10e>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8003dae:	f42e 5000 	bic.w	r0, lr, #8192	; 0x2000
 8003db2:	ea40 3001 	orr.w	r0, r0, r1, lsl #12
 8003db6:	b280      	uxth	r0, r0
 8003db8:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 8003dbc:	e006      	b.n	8003dcc <TIM_ICInit+0x11c>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8003dbe:	f647 52ff 	movw	r2, #32255	; 0x7dff
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8003dc2:	f441 5080 	orr.w	r0, r1, #4096	; 0x1000
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8003dc6:	ea0e 0202 	and.w	r2, lr, r2
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8003dca:	4310      	orrs	r0, r2
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003dcc:	83a3      	strh	r3, [r4, #28]
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003dce:	4639      	mov	r1, r7
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
 8003dd0:	8420      	strh	r0, [r4, #32]
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003dd2:	4620      	mov	r0, r4
  }
}
 8003dd4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003dd8:	f7ff bf5d 	b.w	8003c96 <TIM_SetIC4Prescaler>
 8003ddc:	40012c00 	.word	0x40012c00

08003de0 <TIM_SetClockDivision>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 8003de0:	8803      	ldrh	r3, [r0, #0]
 8003de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003de6:	041b      	lsls	r3, r3, #16
 8003de8:	0c1b      	lsrs	r3, r3, #16
 8003dea:	8003      	strh	r3, [r0, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8003dec:	8803      	ldrh	r3, [r0, #0]
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	4319      	orrs	r1, r3
 8003df2:	8001      	strh	r1, [r0, #0]
 8003df4:	4770      	bx	lr

08003df6 <TIM_GetCapture1>:
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8003df6:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 8003df8:	b280      	uxth	r0, r0
 8003dfa:	4770      	bx	lr

08003dfc <TIM_GetCapture2>:
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8003dfc:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8003dfe:	b280      	uxth	r0, r0
 8003e00:	4770      	bx	lr

08003e02 <TIM_GetCapture3>:
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8003e02:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 8003e04:	b280      	uxth	r0, r0
 8003e06:	4770      	bx	lr

08003e08 <TIM_GetCapture4>:
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8003e08:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 8003e0c:	b280      	uxth	r0, r0
 8003e0e:	4770      	bx	lr

08003e10 <TIM_GetCounter>:
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 8003e10:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 8003e12:	b280      	uxth	r0, r0
 8003e14:	4770      	bx	lr

08003e16 <TIM_GetPrescaler>:
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8003e16:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8003e18:	b280      	uxth	r0, r0
 8003e1a:	4770      	bx	lr

08003e1c <TIM_GetFlagStatus>:
  ITStatus bitstatus = RESET;  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8003e1c:	8a03      	ldrh	r3, [r0, #16]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8003e1e:	4219      	tst	r1, r3
}
 8003e20:	bf14      	ite	ne
 8003e22:	2001      	movne	r0, #1
 8003e24:	2000      	moveq	r0, #0
 8003e26:	4770      	bx	lr

08003e28 <TIM_ClearFlag>:
 8003e28:	43c9      	mvns	r1, r1
 8003e2a:	b289      	uxth	r1, r1
 8003e2c:	8201      	strh	r1, [r0, #16]
 8003e2e:	4770      	bx	lr

08003e30 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8003e30:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8003e32:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8003e34:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8003e38:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8003e3a:	d003      	beq.n	8003e44 <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
 8003e3c:	4211      	tst	r1, r2
 8003e3e:	bf14      	ite	ne
 8003e40:	2001      	movne	r0, #1
 8003e42:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8003e44:	4770      	bx	lr

08003e46 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8003e46:	43c9      	mvns	r1, r1
 8003e48:	b289      	uxth	r1, r1
 8003e4a:	8201      	strh	r1, [r0, #16]
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop

08003e50 <SDIO_DeInit>:
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER = 0x00000000;
 8003e50:	4b06      	ldr	r3, [pc, #24]	; (8003e6c <SDIO_DeInit+0x1c>)
  SDIO->ARG = 0x00000000;
  SDIO->CMD = 0x00000000;
  SDIO->DTIMER = 0x00000000;
  SDIO->DLEN = 0x00000000;
  SDIO->DCTRL = 0x00000000;
  SDIO->ICR = 0x00C007FF;
 8003e52:	4907      	ldr	r1, [pc, #28]	; (8003e70 <SDIO_DeInit+0x20>)
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER = 0x00000000;
 8003e54:	2200      	movs	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]
  SDIO->CLKCR = 0x00000000;
 8003e58:	605a      	str	r2, [r3, #4]
  SDIO->ARG = 0x00000000;
 8003e5a:	609a      	str	r2, [r3, #8]
  SDIO->CMD = 0x00000000;
 8003e5c:	60da      	str	r2, [r3, #12]
  SDIO->DTIMER = 0x00000000;
 8003e5e:	625a      	str	r2, [r3, #36]	; 0x24
  SDIO->DLEN = 0x00000000;
 8003e60:	629a      	str	r2, [r3, #40]	; 0x28
  SDIO->DCTRL = 0x00000000;
 8003e62:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO->ICR = 0x00C007FF;
 8003e64:	6399      	str	r1, [r3, #56]	; 0x38
  SDIO->MASK = 0x00000000;
 8003e66:	63da      	str	r2, [r3, #60]	; 0x3c
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	40018000 	.word	0x40018000
 8003e70:	00c007ff 	.word	0x00c007ff

08003e74 <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 8003e74:	6843      	ldr	r3, [r0, #4]
 8003e76:	6881      	ldr	r1, [r0, #8]
 8003e78:	b510      	push	{r4, lr}
 8003e7a:	4319      	orrs	r1, r3
 8003e7c:	68c3      	ldr	r3, [r0, #12]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8003e7e:	4c08      	ldr	r4, [pc, #32]	; (8003ea0 <SDIO_Init+0x2c>)
 8003e80:	4319      	orrs	r1, r3
 8003e82:	6803      	ldr	r3, [r0, #0]
 8003e84:	6862      	ldr	r2, [r4, #4]
 8003e86:	4319      	orrs	r1, r3
 8003e88:	6903      	ldr	r3, [r0, #16]
 8003e8a:	4319      	orrs	r1, r3
 8003e8c:	f422 43fd 	bic.w	r3, r2, #32384	; 0x7e80
 8003e90:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8003e94:	7d02      	ldrb	r2, [r0, #20]
 8003e96:	430b      	orrs	r3, r1
 8003e98:	4313      	orrs	r3, r2
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8003e9a:	6063      	str	r3, [r4, #4]
 8003e9c:	bd10      	pop	{r4, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40018000 	.word	0x40018000

08003ea4 <SDIO_StructInit>:
  * @retval None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	7503      	strb	r3, [r0, #20]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8003ea8:	6003      	str	r3, [r0, #0]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8003eaa:	6043      	str	r3, [r0, #4]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8003eac:	6083      	str	r3, [r0, #8]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 8003eae:	60c3      	str	r3, [r0, #12]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8003eb0:	6103      	str	r3, [r0, #16]
 8003eb2:	4770      	bx	lr

08003eb4 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 8003eb4:	4b01      	ldr	r3, [pc, #4]	; (8003ebc <SDIO_ClockCmd+0x8>)
 8003eb6:	6018      	str	r0, [r3, #0]
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	423000a0 	.word	0x423000a0

08003ec0 <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER &= PWR_PWRCTRL_MASK;
 8003ec0:	4b04      	ldr	r3, [pc, #16]	; (8003ed4 <SDIO_SetPowerState+0x14>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	f022 0203 	bic.w	r2, r2, #3
 8003ec8:	601a      	str	r2, [r3, #0]
  SDIO->POWER |= SDIO_PowerState;
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	4310      	orrs	r0, r2
 8003ece:	6018      	str	r0, [r3, #0]
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	40018000 	.word	0x40018000

08003ed8 <SDIO_GetPowerState>:
  * - 0x02: Power UP
  * - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 8003ed8:	4b02      	ldr	r3, [pc, #8]	; (8003ee4 <SDIO_GetPowerState+0xc>)
 8003eda:	6818      	ldr	r0, [r3, #0]
}
 8003edc:	f000 0003 	and.w	r0, r0, #3
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	40018000 	.word	0x40018000

08003ee8 <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 8003ee8:	4b04      	ldr	r3, [pc, #16]	; (8003efc <SDIO_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8003eea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003eec:	b109      	cbz	r1, 8003ef2 <SDIO_ITConfig+0xa>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8003eee:	4310      	orrs	r0, r2
 8003ef0:	e001      	b.n	8003ef6 <SDIO_ITConfig+0xe>
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 8003ef2:	ea22 0000 	bic.w	r0, r2, r0
 8003ef6:	63d8      	str	r0, [r3, #60]	; 0x3c
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	40018000 	.word	0x40018000

08003f00 <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8003f00:	4b01      	ldr	r3, [pc, #4]	; (8003f08 <SDIO_DMACmd+0x8>)
 8003f02:	6018      	str	r0, [r3, #0]
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	4230058c 	.word	0x4230058c

08003f0c <SDIO_SendCommand>:
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8003f0c:	6803      	ldr	r3, [r0, #0]
 8003f0e:	4a09      	ldr	r2, [pc, #36]	; (8003f34 <SDIO_SendCommand+0x28>)
  * @param  SDIO_CmdInitStruct : pointer to a SDIO_CmdInitTypeDef 
  *         structure that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8003f10:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8003f12:	6093      	str	r3, [r2, #8]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8003f14:	6881      	ldr	r1, [r0, #8]
 8003f16:	6844      	ldr	r4, [r0, #4]
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8003f18:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8003f1a:	430c      	orrs	r4, r1
 8003f1c:	68c1      	ldr	r1, [r0, #12]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8003f1e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8003f22:	430c      	orrs	r4, r1
 8003f24:	6901      	ldr	r1, [r0, #16]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8003f26:	f023 0307 	bic.w	r3, r3, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8003f2a:	4321      	orrs	r1, r4
 8003f2c:	430b      	orrs	r3, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8003f2e:	60d3      	str	r3, [r2, #12]
 8003f30:	bd10      	pop	{r4, pc}
 8003f32:	bf00      	nop
 8003f34:	40018000 	.word	0x40018000

08003f38 <SDIO_CmdStructInit>:
  * @retval None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 8003f3c:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 8003f3e:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 8003f40:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 8003f42:	6103      	str	r3, [r0, #16]
 8003f44:	4770      	bx	lr

08003f46 <SDIO_GetCommandResponse>:
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 8003f46:	4b02      	ldr	r3, [pc, #8]	; (8003f50 <SDIO_GetCommandResponse+0xa>)
 8003f48:	6918      	ldr	r0, [r3, #16]
}
 8003f4a:	b2c0      	uxtb	r0, r0
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	40018000 	.word	0x40018000

08003f54 <SDIO_GetResponse>:
  *     @arg SDIO_RESP3: Response Register 3
  *     @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 8003f54:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8003f56:	2300      	movs	r3, #0
 8003f58:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 8003f5a:	4b03      	ldr	r3, [pc, #12]	; (8003f68 <SDIO_GetResponse+0x14>)
 8003f5c:	4403      	add	r3, r0
 8003f5e:	9301      	str	r3, [sp, #4]
  
  return (*(__IO uint32_t *) tmp); 
 8003f60:	9b01      	ldr	r3, [sp, #4]
 8003f62:	6818      	ldr	r0, [r3, #0]
}
 8003f64:	b002      	add	sp, #8
 8003f66:	4770      	bx	lr
 8003f68:	40018014 	.word	0x40018014

08003f6c <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8003f6c:	6803      	ldr	r3, [r0, #0]
 8003f6e:	4909      	ldr	r1, [pc, #36]	; (8003f94 <SDIO_DataConfig+0x28>)
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure that
  *   contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8003f70:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8003f72:	624b      	str	r3, [r1, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8003f74:	6843      	ldr	r3, [r0, #4]
 8003f76:	628b      	str	r3, [r1, #40]	; 0x28

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8003f78:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8003f7a:	6884      	ldr	r4, [r0, #8]

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 8003f7c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8003f80:	68c3      	ldr	r3, [r0, #12]
 8003f82:	431c      	orrs	r4, r3
 8003f84:	6903      	ldr	r3, [r0, #16]
 8003f86:	6940      	ldr	r0, [r0, #20]
 8003f88:	4323      	orrs	r3, r4
 8003f8a:	4303      	orrs	r3, r0
 8003f8c:	4313      	orrs	r3, r2
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8003f8e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003f90:	bd10      	pop	{r4, pc}
 8003f92:	bf00      	nop
 8003f94:	40018000 	.word	0x40018000

08003f98 <SDIO_DataStructInit>:
  * @retval None
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
 8003f98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f9c:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	6043      	str	r3, [r0, #4]
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 8003fa2:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8003fa4:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 8003fa6:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 8003fa8:	6143      	str	r3, [r0, #20]
 8003faa:	4770      	bx	lr

08003fac <SDIO_GetDataCounter>:
  * @param  None
  * @retval Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
  return SDIO->DCOUNT;
 8003fac:	4b01      	ldr	r3, [pc, #4]	; (8003fb4 <SDIO_GetDataCounter+0x8>)
 8003fae:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	40018000 	.word	0x40018000

08003fb8 <SDIO_ReadData>:
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 8003fb8:	4b01      	ldr	r3, [pc, #4]	; (8003fc0 <SDIO_ReadData+0x8>)
 8003fba:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8003fbe:	4770      	bx	lr
 8003fc0:	40018000 	.word	0x40018000

08003fc4 <SDIO_WriteData>:
  * @param  Data: 32-bit data word to write.
  * @retval None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 8003fc4:	4b01      	ldr	r3, [pc, #4]	; (8003fcc <SDIO_WriteData+0x8>)
 8003fc6:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 8003fca:	4770      	bx	lr
 8003fcc:	40018000 	.word	0x40018000

08003fd0 <SDIO_GetFIFOCount>:
  * @param  None
  * @retval Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
  return SDIO->FIFOCNT;
 8003fd0:	4b01      	ldr	r3, [pc, #4]	; (8003fd8 <SDIO_GetFIFOCount+0x8>)
 8003fd2:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	40018000 	.word	0x40018000

08003fdc <SDIO_StartSDIOReadWait>:
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 8003fdc:	4b01      	ldr	r3, [pc, #4]	; (8003fe4 <SDIO_StartSDIOReadWait+0x8>)
 8003fde:	6018      	str	r0, [r3, #0]
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	423005a0 	.word	0x423005a0

08003fe8 <SDIO_StopSDIOReadWait>:
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 8003fe8:	4b01      	ldr	r3, [pc, #4]	; (8003ff0 <SDIO_StopSDIOReadWait+0x8>)
 8003fea:	6018      	str	r0, [r3, #0]
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	423005a4 	.word	0x423005a4

08003ff4 <SDIO_SetSDIOReadWaitMode>:
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 8003ff4:	4b01      	ldr	r3, [pc, #4]	; (8003ffc <SDIO_SetSDIOReadWaitMode+0x8>)
 8003ff6:	6018      	str	r0, [r3, #0]
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	423005a8 	.word	0x423005a8

08004000 <SDIO_SetSDIOOperation>:
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 8004000:	4b01      	ldr	r3, [pc, #4]	; (8004008 <SDIO_SetSDIOOperation+0x8>)
 8004002:	6018      	str	r0, [r3, #0]
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	423005ac 	.word	0x423005ac

0800400c <SDIO_SendSDIOSuspendCmd>:
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 800400c:	4b01      	ldr	r3, [pc, #4]	; (8004014 <SDIO_SendSDIOSuspendCmd+0x8>)
 800400e:	6018      	str	r0, [r3, #0]
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	423001ac 	.word	0x423001ac

08004018 <SDIO_CommandCompletionCmd>:
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 8004018:	4b01      	ldr	r3, [pc, #4]	; (8004020 <SDIO_CommandCompletionCmd+0x8>)
 800401a:	6018      	str	r0, [r3, #0]
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	423001b0 	.word	0x423001b0

08004024 <SDIO_CEATAITCmd>:
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 8004024:	f000 0001 	and.w	r0, r0, #1
 8004028:	4b02      	ldr	r3, [pc, #8]	; (8004034 <SDIO_CEATAITCmd+0x10>)
 800402a:	f080 0001 	eor.w	r0, r0, #1
 800402e:	6018      	str	r0, [r3, #0]
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	423001b4 	.word	0x423001b4

08004038 <SDIO_SendCEATACmd>:
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 8004038:	4b01      	ldr	r3, [pc, #4]	; (8004040 <SDIO_SendCEATACmd+0x8>)
 800403a:	6018      	str	r0, [r3, #0]
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	423001b8 	.word	0x423001b8

08004044 <SDIO_ClearFlag>:
 8004044:	4b01      	ldr	r3, [pc, #4]	; (800404c <SDIO_ClearFlag+0x8>)
 8004046:	6398      	str	r0, [r3, #56]	; 0x38
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	40018000 	.word	0x40018000

08004050 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8004050:	4b03      	ldr	r3, [pc, #12]	; (8004060 <SDIO_GetITStatus+0x10>)
 8004052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8004054:	4203      	tst	r3, r0
}
 8004056:	bf14      	ite	ne
 8004058:	2001      	movne	r0, #1
 800405a:	2000      	moveq	r0, #0
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	40018000 	.word	0x40018000

08004064 <SDIO_GetFlagStatus>:
 8004064:	f7ff bff4 	b.w	8004050 <SDIO_GetITStatus>

08004068 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8004068:	4b01      	ldr	r3, [pc, #4]	; (8004070 <SDIO_ClearITPendingBit+0x8>)
 800406a:	6398      	str	r0, [r3, #56]	; 0x38
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	40018000 	.word	0x40018000

08004074 <WWDG_DeInit>:
  * @brief  Deinitializes the WWDG peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void WWDG_DeInit(void)
{
 8004074:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 8004076:	2101      	movs	r1, #1
 8004078:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800407c:	f7fe fd16 	bl	8002aac <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
}
 8004080:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8004084:	2100      	movs	r1, #0
 8004086:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800408a:	f7fe bd0f 	b.w	8002aac <RCC_APB1PeriphResetCmd>

0800408e <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_Mask;
 800408e:	4a03      	ldr	r2, [pc, #12]	; (800409c <WWDG_SetPrescaler+0xe>)
 8004090:	6853      	ldr	r3, [r2, #4]
 8004092:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8004096:	4318      	orrs	r0, r3
  /* Store the new value */
  WWDG->CFR = tmpreg;
 8004098:	6050      	str	r0, [r2, #4]
 800409a:	4770      	bx	lr
 800409c:	40002c00 	.word	0x40002c00

080040a0 <WWDG_SetWindowValue>:
  * @param  WindowValue: specifies the window value to be compared to the downcounter.
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
 80040a0:	b082      	sub	sp, #8

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_Mask;
 80040a2:	4a08      	ldr	r2, [pc, #32]	; (80040c4 <WWDG_SetWindowValue+0x24>)
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
  __IO uint32_t tmpreg = 0;
 80040a4:	2300      	movs	r3, #0
 80040a6:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_Mask;
 80040a8:	6853      	ldr	r3, [r2, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_Mask;
 80040aa:	f000 007f 	and.w	r0, r0, #127	; 0x7f

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_Mask;
 80040ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80040b2:	9301      	str	r3, [sp, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_Mask;
 80040b4:	9b01      	ldr	r3, [sp, #4]
 80040b6:	4303      	orrs	r3, r0
 80040b8:	9301      	str	r3, [sp, #4]

  /* Store the new value */
  WWDG->CFR = tmpreg;
 80040ba:	9b01      	ldr	r3, [sp, #4]
 80040bc:	6053      	str	r3, [r2, #4]
}
 80040be:	b002      	add	sp, #8
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	40002c00 	.word	0x40002c00

080040c8 <WWDG_EnableIT>:
  * @param  None
  * @retval None
  */
void WWDG_EnableIT(void)
{
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 80040c8:	4b01      	ldr	r3, [pc, #4]	; (80040d0 <WWDG_EnableIT+0x8>)
 80040ca:	2201      	movs	r2, #1
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	4770      	bx	lr
 80040d0:	420580a4 	.word	0x420580a4

080040d4 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_Mask;
 80040d4:	4b02      	ldr	r3, [pc, #8]	; (80040e0 <WWDG_SetCounter+0xc>)
 80040d6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80040da:	6018      	str	r0, [r3, #0]
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40002c00 	.word	0x40002c00

080040e4 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = CR_WDGA_Set | Counter;
 80040e4:	4b02      	ldr	r3, [pc, #8]	; (80040f0 <WWDG_Enable+0xc>)
 80040e6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80040ea:	6018      	str	r0, [r3, #0]
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	40002c00 	.word	0x40002c00

080040f4 <WWDG_GetFlagStatus>:
  * @param  None
  * @retval The new state of the Early Wakeup interrupt flag (SET or RESET)
  */
FlagStatus WWDG_GetFlagStatus(void)
{
  return (FlagStatus)(WWDG->SR);
 80040f4:	4b01      	ldr	r3, [pc, #4]	; (80040fc <WWDG_GetFlagStatus+0x8>)
 80040f6:	6898      	ldr	r0, [r3, #8]
}
 80040f8:	b2c0      	uxtb	r0, r0
 80040fa:	4770      	bx	lr
 80040fc:	40002c00 	.word	0x40002c00

08004100 <WWDG_ClearFlag>:
  * @param  None
  * @retval None
  */
void WWDG_ClearFlag(void)
{
  WWDG->SR = (uint32_t)RESET;
 8004100:	4b01      	ldr	r3, [pc, #4]	; (8004108 <WWDG_ClearFlag+0x8>)
 8004102:	2200      	movs	r2, #0
 8004104:	609a      	str	r2, [r3, #8]
 8004106:	4770      	bx	lr
 8004108:	40002c00 	.word	0x40002c00

0800410c <DBGMCU_GetREVID>:
  * @param  None
  * @retval Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
   return(DBGMCU->IDCODE >> 16);
 800410c:	4b01      	ldr	r3, [pc, #4]	; (8004114 <DBGMCU_GetREVID+0x8>)
 800410e:	6818      	ldr	r0, [r3, #0]
}
 8004110:	0c00      	lsrs	r0, r0, #16
 8004112:	4770      	bx	lr
 8004114:	e0042000 	.word	0xe0042000

08004118 <DBGMCU_GetDEVID>:
  * @param  None
  * @retval Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
   return(DBGMCU->IDCODE & IDCODE_DEVID_MASK);
 8004118:	4b02      	ldr	r3, [pc, #8]	; (8004124 <DBGMCU_GetDEVID+0xc>)
 800411a:	6818      	ldr	r0, [r3, #0]
}
 800411c:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	e0042000 	.word	0xe0042000

08004128 <DBGMCU_Config>:
  * @param  NewState: new state of the specified peripheral in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8004128:	4b04      	ldr	r3, [pc, #16]	; (800413c <DBGMCU_Config+0x14>)
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 800412a:	685a      	ldr	r2, [r3, #4]
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800412c:	b109      	cbz	r1, 8004132 <DBGMCU_Config+0xa>
  {
    DBGMCU->CR |= DBGMCU_Periph;
 800412e:	4310      	orrs	r0, r2
 8004130:	e001      	b.n	8004136 <DBGMCU_Config+0xe>
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 8004132:	ea22 0000 	bic.w	r0, r2, r0
 8004136:	6058      	str	r0, [r3, #4]
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	e0042000 	.word	0xe0042000

08004140 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004140:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8004144:	4b02      	ldr	r3, [pc, #8]	; (8004150 <NVIC_PriorityGroupConfig+0x10>)
 8004146:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800414a:	60d8      	str	r0, [r3, #12]
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	e000ed00 	.word	0xe000ed00

08004154 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8004154:	78c2      	ldrb	r2, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004156:	b510      	push	{r4, lr}
 8004158:	7803      	ldrb	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800415a:	b30a      	cbz	r2, 80041a0 <NVIC_Init+0x4c>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800415c:	4a16      	ldr	r2, [pc, #88]	; (80041b8 <NVIC_Init+0x64>)

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800415e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8004162:	68d1      	ldr	r1, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004164:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8004166:	43c9      	mvns	r1, r1
 8004168:	f3c1 2102 	ubfx	r1, r1, #8, #3
    tmppre = (0x4 - tmppriority);
 800416c:	f1c1 0404 	rsb	r4, r1, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004170:	fa02 f404 	lsl.w	r4, r2, r4
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004174:	220f      	movs	r2, #15
 8004176:	40ca      	lsrs	r2, r1
 8004178:	7881      	ldrb	r1, [r0, #2]
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800417a:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800417e:	400a      	ands	r2, r1
 8004180:	4322      	orrs	r2, r4
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004182:	0112      	lsls	r2, r2, #4
 8004184:	b2d2      	uxtb	r2, r2
 8004186:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800418a:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800418c:	2201      	movs	r2, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800418e:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004190:	f003 031f 	and.w	r3, r3, #31
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004198:	4a08      	ldr	r2, [pc, #32]	; (80041bc <NVIC_Init+0x68>)
 800419a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800419e:	bd10      	pop	{r4, pc}
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80041a0:	095a      	lsrs	r2, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80041a2:	2101      	movs	r1, #1
 80041a4:	f003 031f 	and.w	r3, r3, #31
 80041a8:	fa01 f303 	lsl.w	r3, r1, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80041ac:	4903      	ldr	r1, [pc, #12]	; (80041bc <NVIC_Init+0x68>)
 80041ae:	3220      	adds	r2, #32
 80041b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80041b4:	bd10      	pop	{r4, pc}
 80041b6:	bf00      	nop
 80041b8:	e000ed00 	.word	0xe000ed00
 80041bc:	e000e100 	.word	0xe000e100

080041c0 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80041c0:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80041c4:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80041c8:	4b01      	ldr	r3, [pc, #4]	; (80041d0 <NVIC_SetVectorTable+0x10>)
 80041ca:	4308      	orrs	r0, r1
 80041cc:	6098      	str	r0, [r3, #8]
 80041ce:	4770      	bx	lr
 80041d0:	e000ed00 	.word	0xe000ed00

080041d4 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80041d4:	4b04      	ldr	r3, [pc, #16]	; (80041e8 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80041d6:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80041d8:	b109      	cbz	r1, 80041de <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 80041da:	4310      	orrs	r0, r2
 80041dc:	e001      	b.n	80041e2 <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80041de:	ea22 0000 	bic.w	r0, r2, r0
 80041e2:	6118      	str	r0, [r3, #16]
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	e000ed00 	.word	0xe000ed00

080041ec <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80041ec:	4b04      	ldr	r3, [pc, #16]	; (8004200 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80041ee:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	bf0c      	ite	eq
 80041f4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80041f8:	f022 0204 	bicne.w	r2, r2, #4
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	4770      	bx	lr
 8004200:	e000e010 	.word	0xe000e010

08004204 <motor_cb(roberto_msgs::MotorState const&)>:
  led_set(cmd_msg.data);
}



void motor_cb( const roberto_msgs::MotorState& cmd_msg){
 8004204:	4770      	bx	lr

08004206 <led_cb(std_msgs::UInt8 const&)>:


ros::NodeHandle nh;

void led_cb( const std_msgs::UInt8& cmd_msg){
  led_set(cmd_msg.data);
 8004206:	7900      	ldrb	r0, [r0, #4]
 8004208:	f7fc b8fa 	b.w	8000400 <led_set>

0800420c <USART1_IRQHandler>:
};



extern "C"{
  void USART1_IRQHandler(void){
 800420c:	b538      	push	{r3, r4, r5, lr}

    if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET 
 800420e:	f240 5125 	movw	r1, #1317	; 0x525
 8004212:	480f      	ldr	r0, [pc, #60]	; (8004250 <USART1_IRQHandler+0x44>)
 8004214:	f7fe ffb2 	bl	800317c <USART_GetITStatus>
      && USART_CNTIN != (( USART_CNTOUT - 1 + BUFFER_SIZE) % BUFFER_SIZE)){
 8004218:	b140      	cbz	r0, 800422c <USART1_IRQHandler+0x20>
 800421a:	4c0e      	ldr	r4, [pc, #56]	; (8004254 <USART1_IRQHandler+0x48>)
 800421c:	6823      	ldr	r3, [r4, #0]
 800421e:	6862      	ldr	r2, [r4, #4]
 8004220:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004228:	4293      	cmp	r3, r2
 800422a:	d104      	bne.n	8004236 <USART1_IRQHandler+0x2a>
      USART_CNTIN = (USART_CNTIN + 1) % BUFFER_SIZE;
    }else{
      // Should NEVER reach this point!
      (void)USART_ReceiveData(USART1);  // Clear inerrupt flag by reading byte
    }
  }   
 800422c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

      USART_FIFO[USART_CNTIN] = USART_ReceiveData(USART1);
      USART_CNTIN = (USART_CNTIN + 1) % BUFFER_SIZE;
    }else{
      // Should NEVER reach this point!
      (void)USART_ReceiveData(USART1);  // Clear inerrupt flag by reading byte
 8004230:	4807      	ldr	r0, [pc, #28]	; (8004250 <USART1_IRQHandler+0x44>)
 8004232:	f7fe bf2a 	b.w	800308a <USART_ReceiveData>
  void USART1_IRQHandler(void){

    if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET 
      && USART_CNTIN != (( USART_CNTOUT - 1 + BUFFER_SIZE) % BUFFER_SIZE)){

      USART_FIFO[USART_CNTIN] = USART_ReceiveData(USART1);
 8004236:	4806      	ldr	r0, [pc, #24]	; (8004250 <USART1_IRQHandler+0x44>)
 8004238:	6865      	ldr	r5, [r4, #4]
 800423a:	f7fe ff26 	bl	800308a <USART_ReceiveData>
 800423e:	eb04 0545 	add.w	r5, r4, r5, lsl #1
 8004242:	8128      	strh	r0, [r5, #8]
      USART_CNTIN = (USART_CNTIN + 1) % BUFFER_SIZE;
 8004244:	6863      	ldr	r3, [r4, #4]
 8004246:	3301      	adds	r3, #1
 8004248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800424c:	6063      	str	r3, [r4, #4]
 800424e:	bd38      	pop	{r3, r4, r5, pc}
 8004250:	40013800 	.word	0x40013800
 8004254:	200000bc 	.word	0x200000bc

08004258 <assert_failed(unsigned char*, unsigned long)>:
    delay(100);
  }
  return 0;
}

void assert_failed(uint8_t* file, uint32_t line){
 8004258:	b500      	push	{lr}
 800425a:	b0a7      	sub	sp, #156	; 0x9c
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  char str[150];

  sprintf(str, "Wrong parameters value: file %s on line %d\r\n", file, line);
 800425c:	460b      	mov	r3, r1
 800425e:	4602      	mov	r2, r0
 8004260:	4908      	ldr	r1, [pc, #32]	; (8004284 <assert_failed(unsigned char*, unsigned long)+0x2c>)
 8004262:	4668      	mov	r0, sp
 8004264:	f00c fc92 	bl	8010b8c <siprintf>
  nh.logerror(str);
 8004268:	4669      	mov	r1, sp
 800426a:	4807      	ldr	r0, [pc, #28]	; (8004288 <assert_failed(unsigned char*, unsigned long)+0x30>)
 800426c:	f00a ff76 	bl	800f15c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  while (1){
    debug_toggle();
 8004270:	f7fc f8e4 	bl	800043c <debug_toggle>
    delay(100);
 8004274:	2064      	movs	r0, #100	; 0x64
 8004276:	f7fc fa21 	bl	80006bc <delay>
    nh.spinOnce();
 800427a:	4803      	ldr	r0, [pc, #12]	; (8004288 <assert_failed(unsigned char*, unsigned long)+0x30>)
 800427c:	f00b f894 	bl	800f3a8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()>
 8004280:	e7f6      	b.n	8004270 <assert_failed(unsigned char*, unsigned long)+0x18>
 8004282:	bf00      	nop
 8004284:	080129bb 	.word	0x080129bb
 8004288:	200004c4 	.word	0x200004c4

0800428c <motor::createMotor(motorSettings*)>:
#include "motorSettings.h"

#include "servo.h"
#include "DCMotor.h"

motor *motor::createMotor(motorSettings *settings){
 800428c:	b538      	push	{r3, r4, r5, lr}
    switch (settings->m_motorType) {
 800428e:	6803      	ldr	r3, [r0, #0]
#include "motorSettings.h"

#include "servo.h"
#include "DCMotor.h"

motor *motor::createMotor(motorSettings *settings){
 8004290:	4605      	mov	r5, r0
    switch (settings->m_motorType) {
 8004292:	2b01      	cmp	r3, #1
 8004294:	d002      	beq.n	800429c <motor::createMotor(motorSettings*)+0x10>
 8004296:	2b02      	cmp	r3, #2
 8004298:	d00e      	beq.n	80042b8 <motor::createMotor(motorSettings*)+0x2c>
 800429a:	e015      	b.n	80042c8 <motor::createMotor(motorSettings*)+0x3c>
	    case MOTOR_TYPE_SERVO:
	    	settings->m_ServoLimitMax = 6800;
 800429c:	f641 2390 	movw	r3, #6800	; 0x1a90
 80042a0:	6103      	str	r3, [r0, #16]
  			settings->m_ServoLimitMin = 2000;
 80042a2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80042a6:	6143      	str	r3, [r0, #20]
	        return new servo(settings);
 80042a8:	200c      	movs	r0, #12
 80042aa:	f00b ff19 	bl	80100e0 <operator new(unsigned int)>
 80042ae:	4629      	mov	r1, r5
 80042b0:	4604      	mov	r4, r0
 80042b2:	f000 f8ff 	bl	80044b4 <servo::servo(motorSettings*)>
 80042b6:	e009      	b.n	80042cc <motor::createMotor(motorSettings*)+0x40>
			
	    case MOTOR_TYPE_DC_MOTOR:
	        return new DCMotor(settings);
 80042b8:	2030      	movs	r0, #48	; 0x30
 80042ba:	f00b ff11 	bl	80100e0 <operator new(unsigned int)>
 80042be:	4629      	mov	r1, r5
 80042c0:	4604      	mov	r4, r0
 80042c2:	f000 f9ed 	bl	80046a0 <DCMotor::DCMotor(motorSettings*)>
 80042c6:	e001      	b.n	80042cc <motor::createMotor(motorSettings*)+0x40>

	    default:
	        return 0;
 80042c8:	2000      	movs	r0, #0
 80042ca:	bd38      	pop	{r3, r4, r5, pc}
motor *motor::createMotor(motorSettings *settings){
    switch (settings->m_motorType) {
	    case MOTOR_TYPE_SERVO:
	    	settings->m_ServoLimitMax = 6800;
  			settings->m_ServoLimitMin = 2000;
	        return new servo(settings);
 80042cc:	4620      	mov	r0, r4
 80042ce:	bd38      	pop	{r3, r4, r5, pc}
 80042d0:	e7ff      	b.n	80042d2 <motor::createMotor(motorSettings*)+0x46>
			
	    case MOTOR_TYPE_DC_MOTOR:
	        return new DCMotor(settings);
 80042d2:	4620      	mov	r0, r4
 80042d4:	f00b fbe8 	bl	800faa8 <operator delete(void*)>
 80042d8:	f00b ff7a 	bl	80101d0 <__cxa_end_cleanup>

080042dc <motor::motor(motorSettings*)>:
	        return 0;
    }
}


motor::motor(motorSettings *settings){
 80042dc:	4a01      	ldr	r2, [pc, #4]	; (80042e4 <motor::motor(motorSettings*)+0x8>)
    m_settings = settings;
 80042de:	6041      	str	r1, [r0, #4]
	        return 0;
    }
}


motor::motor(motorSettings *settings){
 80042e0:	6002      	str	r2, [r0, #0]
    m_settings = settings;
}
 80042e2:	4770      	bx	lr
 80042e4:	08011c60 	.word	0x08011c60

080042e8 <motor::~motor()>:

motor::~motor()
{
 80042e8:	4770      	bx	lr

080042ea <motor::~motor()>:

motor::motor(motorSettings *settings){
    m_settings = settings;
}

motor::~motor()
 80042ea:	b510      	push	{r4, lr}
 80042ec:	4604      	mov	r4, r0
{
 80042ee:	f00b fbdb 	bl	800faa8 <operator delete(void*)>
 80042f2:	4620      	mov	r0, r4
 80042f4:	bd10      	pop	{r4, pc}
 80042f6:	bf00      	nop

080042f8 <servo::setReference(float)>:
	TIM_Cmd(m_settings->m_Timer, ENABLE);

	return true;
}

void servo::setReference(float setPoint){
 80042f8:	b510      	push	{r4, lr}
 80042fa:	4604      	mov	r4, r0
	pos = (int)setPoint;
 80042fc:	4608      	mov	r0, r1
 80042fe:	f001 fa23 	bl	8005748 <__aeabi_f2iz>
	if(pos > 180){
 8004302:	28b4      	cmp	r0, #180	; 0xb4
 8004304:	dd01      	ble.n	800430a <servo::setReference(float)+0x12>
		pos = 180;
 8004306:	23b4      	movs	r3, #180	; 0xb4
 8004308:	e004      	b.n	8004314 <servo::setReference(float)+0x1c>
	}else if(pos < 0){
 800430a:	2800      	cmp	r0, #0
 800430c:	db01      	blt.n	8004312 <servo::setReference(float)+0x1a>

	return true;
}

void servo::setReference(float setPoint){
	pos = (int)setPoint;
 800430e:	60a0      	str	r0, [r4, #8]
 8004310:	bd10      	pop	{r4, pc}
	if(pos > 180){
		pos = 180;
	}else if(pos < 0){
		pos = 0;
 8004312:	2300      	movs	r3, #0
 8004314:	60a3      	str	r3, [r4, #8]
 8004316:	bd10      	pop	{r4, pc}

08004318 <servo::getReference()>:
	}
}

float servo::getReference(){
 8004318:	b508      	push	{r3, lr}
	return (float)pos;
 800431a:	6880      	ldr	r0, [r0, #8]
 800431c:	f000 fffa 	bl	8005314 <__aeabi_i2f>
}
 8004320:	bd08      	pop	{r3, pc}

08004322 <servo::motorName()>:
char* servo::motorName(){
	return m_settings->m_motorName;
 8004322:	6843      	ldr	r3, [r0, #4]
}
 8004324:	6858      	ldr	r0, [r3, #4]
 8004326:	4770      	bx	lr

08004328 <servo::update(float)>:

uint16_t servo::update(float dt){
	switch(m_settings->m_TimerChannel){
 8004328:	6843      	ldr	r3, [r0, #4]
}
char* servo::motorName(){
	return m_settings->m_motorName;
}

uint16_t servo::update(float dt){
 800432a:	b510      	push	{r4, lr}
	switch(m_settings->m_TimerChannel){
 800432c:	68da      	ldr	r2, [r3, #12]
 800432e:	3a01      	subs	r2, #1
 8004330:	2a03      	cmp	r2, #3
 8004332:	d837      	bhi.n	80043a4 <servo::update(float)+0x7c>
 8004334:	e8df f002 	tbb	[pc, r2]
 8004338:	291c0f02 	.word	0x291c0f02
		case 1:
			(m_settings->m_Timer)->CCR1 = pos * (m_settings->m_ServoLimitMax - m_settings->m_ServoLimitMin) / 180 + m_settings->m_ServoLimitMin;
 800433c:	695a      	ldr	r2, [r3, #20]
 800433e:	689c      	ldr	r4, [r3, #8]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	6881      	ldr	r1, [r0, #8]
 8004344:	1a9b      	subs	r3, r3, r2
 8004346:	434b      	muls	r3, r1
 8004348:	21b4      	movs	r1, #180	; 0xb4
 800434a:	fb93 f3f1 	sdiv	r3, r3, r1
 800434e:	441a      	add	r2, r3
 8004350:	b292      	uxth	r2, r2
 8004352:	86a2      	strh	r2, [r4, #52]	; 0x34
			break;
 8004354:	e026      	b.n	80043a4 <servo::update(float)+0x7c>
		case 2:
			(m_settings->m_Timer)->CCR2 = pos * (m_settings->m_ServoLimitMax - m_settings->m_ServoLimitMin) / 180 + m_settings->m_ServoLimitMin;
 8004356:	695a      	ldr	r2, [r3, #20]
 8004358:	689c      	ldr	r4, [r3, #8]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	6881      	ldr	r1, [r0, #8]
 800435e:	1a9b      	subs	r3, r3, r2
 8004360:	434b      	muls	r3, r1
 8004362:	21b4      	movs	r1, #180	; 0xb4
 8004364:	fb93 f3f1 	sdiv	r3, r3, r1
 8004368:	441a      	add	r2, r3
 800436a:	b292      	uxth	r2, r2
 800436c:	8722      	strh	r2, [r4, #56]	; 0x38
			break;
 800436e:	e019      	b.n	80043a4 <servo::update(float)+0x7c>
		case 3:
			(m_settings->m_Timer)->CCR3 = pos * (m_settings->m_ServoLimitMax - m_settings->m_ServoLimitMin) / 180 + m_settings->m_ServoLimitMin;
 8004370:	695a      	ldr	r2, [r3, #20]
 8004372:	689c      	ldr	r4, [r3, #8]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	6881      	ldr	r1, [r0, #8]
 8004378:	1a9b      	subs	r3, r3, r2
 800437a:	434b      	muls	r3, r1
 800437c:	21b4      	movs	r1, #180	; 0xb4
 800437e:	fb93 f3f1 	sdiv	r3, r3, r1
 8004382:	441a      	add	r2, r3
 8004384:	b292      	uxth	r2, r2
 8004386:	87a2      	strh	r2, [r4, #60]	; 0x3c
			break;
 8004388:	e00c      	b.n	80043a4 <servo::update(float)+0x7c>
		case 4:
			(m_settings->m_Timer)->CCR4 = pos * (m_settings->m_ServoLimitMax - m_settings->m_ServoLimitMin) / 180 + m_settings->m_ServoLimitMin;
 800438a:	695a      	ldr	r2, [r3, #20]
 800438c:	689c      	ldr	r4, [r3, #8]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	6881      	ldr	r1, [r0, #8]
 8004392:	1a9b      	subs	r3, r3, r2
 8004394:	434b      	muls	r3, r1
 8004396:	21b4      	movs	r1, #180	; 0xb4
 8004398:	fb93 f3f1 	sdiv	r3, r3, r1
 800439c:	441a      	add	r2, r3
 800439e:	b292      	uxth	r2, r2
 80043a0:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
			break;
	}
	return 0;
 80043a4:	2000      	movs	r0, #0
 80043a6:	bd10      	pop	{r4, pc}

080043a8 <servo::~servo()>:
servo::servo(motorSettings *settings) : motor(settings)
{

}

servo::~servo()
 80043a8:	b510      	push	{r4, lr}
 80043aa:	4604      	mov	r4, r0
 80043ac:	4b02      	ldr	r3, [pc, #8]	; (80043b8 <servo::~servo()+0x10>)
 80043ae:	6003      	str	r3, [r0, #0]
 80043b0:	f7ff ff9a 	bl	80042e8 <motor::~motor()>
{
}
 80043b4:	4620      	mov	r0, r4
 80043b6:	bd10      	pop	{r4, pc}
 80043b8:	08011c98 	.word	0x08011c98

080043bc <servo::~servo()>:
servo::servo(motorSettings *settings) : motor(settings)
{

}

servo::~servo()
 80043bc:	b510      	push	{r4, lr}
 80043be:	4604      	mov	r4, r0
{
}
 80043c0:	f7ff fff2 	bl	80043a8 <servo::~servo()>
 80043c4:	4620      	mov	r0, r4
 80043c6:	f00b fb6f 	bl	800faa8 <operator delete(void*)>
 80043ca:	4620      	mov	r0, r4
 80043cc:	bd10      	pop	{r4, pc}

080043ce <servo::motorInit()>:

bool servo::motorInit()
{
 80043ce:	b530      	push	{r4, r5, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
 80043d0:	6843      	ldr	r3, [r0, #4]
servo::~servo()
{
}

bool servo::motorInit()
{
 80043d2:	b089      	sub	sp, #36	; 0x24

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
 80043d4:	699a      	ldr	r2, [r3, #24]
servo::~servo()
{
}

bool servo::motorInit()
{
 80043d6:	4604      	mov	r4, r0

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
 80043d8:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80043dc:	2218      	movs	r2, #24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_ServoPort, &GPIO_InitStructure);
 80043de:	69d8      	ldr	r0, [r3, #28]
{

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80043e0:	f88d 2003 	strb.w	r2, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_ServoPort, &GPIO_InitStructure);
 80043e4:	4669      	mov	r1, sp

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_ServoPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80043e6:	2203      	movs	r2, #3
 80043e8:	f88d 2002 	strb.w	r2, [sp, #2]
	GPIO_Init(m_settings->m_ServoPort, &GPIO_InitStructure);
 80043ec:	f7fd fedb 	bl	80021a6 <GPIO_Init>




	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 59999; // ie 0..29999
 80043f0:	f64e 235f 	movw	r3, #59999	; 0xea5f
 80043f4:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 23;
 80043f8:	2317      	movs	r3, #23
 80043fa:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 80043fe:	6863      	ldr	r3, [r4, #4]


	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 59999; // ie 0..29999
	TIM_TimeBaseStructure.TIM_Prescaler = 23;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8004400:	2500      	movs	r5, #0
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 8004402:	6898      	ldr	r0, [r3, #8]
 8004404:	a901      	add	r1, sp, #4


	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 59999; // ie 0..29999
	TIM_TimeBaseStructure.TIM_Prescaler = 23;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8004406:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800440a:	f8ad 5006 	strh.w	r5, [sp, #6]

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 800440e:	f7ff f831 	bl	8003474 <TIM_TimeBaseInit>


	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here
 8004412:	a804      	add	r0, sp, #16
 8004414:	f7ff f990 	bl	8003738 <TIM_OCStructInit>

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8004418:	2360      	movs	r3, #96	; 0x60
 800441a:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800441e:	2301      	movs	r3, #1
 8004420:	f8ad 3012 	strh.w	r3, [sp, #18]
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	switch(m_settings->m_TimerChannel){
 8004424:	6863      	ldr	r3, [r4, #4]
	TIM_OCStructInit(&TIM_OCInitStructure); // clears the other 4 fields not used here

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
 8004426:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	switch(m_settings->m_TimerChannel){
 800442a:	68da      	ldr	r2, [r3, #12]

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x0000;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 800442c:	f8ad 5018 	strh.w	r5, [sp, #24]

	switch(m_settings->m_TimerChannel){
 8004430:	3a01      	subs	r2, #1
 8004432:	2a03      	cmp	r2, #3
 8004434:	d83b      	bhi.n	80044ae <servo::motorInit()+0xe0>
 8004436:	e8df f002 	tbb	[pc, r2]
 800443a:	0c02      	.short	0x0c02
 800443c:	2016      	.short	0x2016
		case 1:
			TIM_OC1Init(m_settings->m_Timer, &TIM_OCInitStructure);
 800443e:	a904      	add	r1, sp, #16
 8004440:	6898      	ldr	r0, [r3, #8]
 8004442:	f7ff f861 	bl	8003508 <TIM_OC1Init>
			TIM_OC1PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 8004446:	6863      	ldr	r3, [r4, #4]
 8004448:	2108      	movs	r1, #8
 800444a:	6898      	ldr	r0, [r3, #8]
 800444c:	f7ff fa8c 	bl	8003968 <TIM_OC1PreloadConfig>
 8004450:	e01c      	b.n	800448c <servo::motorInit()+0xbe>
			break;
		case 2:
			TIM_OC2Init(m_settings->m_Timer, &TIM_OCInitStructure);
 8004452:	a904      	add	r1, sp, #16
 8004454:	6898      	ldr	r0, [r3, #8]
 8004456:	f7ff f89b 	bl	8003590 <TIM_OC2Init>
			TIM_OC2PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 800445a:	6863      	ldr	r3, [r4, #4]
 800445c:	2108      	movs	r1, #8
 800445e:	6898      	ldr	r0, [r3, #8]
 8004460:	f7ff fa8a 	bl	8003978 <TIM_OC2PreloadConfig>
 8004464:	e012      	b.n	800448c <servo::motorInit()+0xbe>
			break;
		case 3:
			TIM_OC3Init(m_settings->m_Timer, &TIM_OCInitStructure);
 8004466:	a904      	add	r1, sp, #16
 8004468:	6898      	ldr	r0, [r3, #8]
 800446a:	f7ff f8d5 	bl	8003618 <TIM_OC3Init>
			TIM_OC3PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 800446e:	6863      	ldr	r3, [r4, #4]
 8004470:	2108      	movs	r1, #8
 8004472:	6898      	ldr	r0, [r3, #8]
 8004474:	f7ff fa8a 	bl	800398c <TIM_OC3PreloadConfig>
 8004478:	e008      	b.n	800448c <servo::motorInit()+0xbe>
			break;
		case 4:
			TIM_OC4Init(m_settings->m_Timer, &TIM_OCInitStructure);
 800447a:	6898      	ldr	r0, [r3, #8]
 800447c:	a904      	add	r1, sp, #16
 800447e:	f7ff f90d 	bl	800369c <TIM_OC4Init>
			TIM_OC4PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 8004482:	6863      	ldr	r3, [r4, #4]
 8004484:	2108      	movs	r1, #8
 8004486:	6898      	ldr	r0, [r3, #8]
 8004488:	f7ff fa88 	bl	800399c <TIM_OC4PreloadConfig>
		default:
			return false;
	}


	TIM_ARRPreloadConfig(m_settings->m_Timer, ENABLE);
 800448c:	6863      	ldr	r3, [r4, #4]
 800448e:	2101      	movs	r1, #1
 8004490:	6898      	ldr	r0, [r3, #8]
 8004492:	f7ff fa39 	bl	8003908 <TIM_ARRPreloadConfig>

	/* TIM Main Output Enable */
	TIM_CtrlPWMOutputs(m_settings->m_Timer, ENABLE);
 8004496:	6863      	ldr	r3, [r4, #4]
 8004498:	2101      	movs	r1, #1
 800449a:	6898      	ldr	r0, [r3, #8]
 800449c:	f7ff f973 	bl	8003786 <TIM_CtrlPWMOutputs>

	/* TIM enable counter */
	TIM_Cmd(m_settings->m_Timer, ENABLE);
 80044a0:	6863      	ldr	r3, [r4, #4]
 80044a2:	2101      	movs	r1, #1
 80044a4:	6898      	ldr	r0, [r3, #8]
 80044a6:	f7ff f962 	bl	800376e <TIM_Cmd>

	return true;
 80044aa:	2001      	movs	r0, #1
 80044ac:	e000      	b.n	80044b0 <servo::motorInit()+0xe2>
		case 4:
			TIM_OC4Init(m_settings->m_Timer, &TIM_OCInitStructure);
			TIM_OC4PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
			break;
		default:
			return false;
 80044ae:	2000      	movs	r0, #0

	/* TIM enable counter */
	TIM_Cmd(m_settings->m_Timer, ENABLE);

	return true;
}
 80044b0:	b009      	add	sp, #36	; 0x24
 80044b2:	bd30      	pop	{r4, r5, pc}

080044b4 <servo::servo(motorSettings*)>:

#include "servo.h"
#include "motorSettings.h"


servo::servo(motorSettings *settings) : motor(settings)
 80044b4:	b510      	push	{r4, lr}
 80044b6:	4604      	mov	r4, r0
 80044b8:	f7ff ff10 	bl	80042dc <motor::motor(motorSettings*)>
 80044bc:	4b01      	ldr	r3, [pc, #4]	; (80044c4 <servo::servo(motorSettings*)+0x10>)
{

}
 80044be:	4620      	mov	r0, r4

#include "servo.h"
#include "motorSettings.h"


servo::servo(motorSettings *settings) : motor(settings)
 80044c0:	6023      	str	r3, [r4, #0]
{

}
 80044c2:	bd10      	pop	{r4, pc}
 80044c4:	08011c98 	.word	0x08011c98

080044c8 <DCMotor::setReference(float)>:
	error = 0;

	return true;
}

void DCMotor::setReference(float setPoint){
 80044c8:	b570      	push	{r4, r5, r6, lr}
 80044ca:	460e      	mov	r6, r1
	speed = setPoint;
	if(speed < 0)
 80044cc:	2500      	movs	r5, #0
	error = 0;

	return true;
}

void DCMotor::setReference(float setPoint){
 80044ce:	4604      	mov	r4, r0
	speed = setPoint;
	if(speed < 0)
 80044d0:	4629      	mov	r1, r5
 80044d2:	4630      	mov	r0, r6
 80044d4:	f001 f910 	bl	80056f8 <__aeabi_fcmplt>
 80044d8:	b908      	cbnz	r0, 80044de <DCMotor::setReference(float)+0x16>

	return true;
}

void DCMotor::setReference(float setPoint){
	speed = setPoint;
 80044da:	60a6      	str	r6, [r4, #8]
 80044dc:	e000      	b.n	80044e0 <DCMotor::setReference(float)+0x18>
	if(speed < 0)
		speed = 0;
 80044de:	60a5      	str	r5, [r4, #8]

	if(speed > PERIOD)
 80044e0:	4d03      	ldr	r5, [pc, #12]	; (80044f0 <DCMotor::setReference(float)+0x28>)
 80044e2:	68a0      	ldr	r0, [r4, #8]
 80044e4:	4629      	mov	r1, r5
 80044e6:	f001 f925 	bl	8005734 <__aeabi_fcmpgt>
 80044ea:	b100      	cbz	r0, 80044ee <DCMotor::setReference(float)+0x26>
		speed = PERIOD;
 80044ec:	60a5      	str	r5, [r4, #8]
 80044ee:	bd70      	pop	{r4, r5, r6, pc}
 80044f0:	4660fc00 	.word	0x4660fc00

080044f4 <DCMotor::getReference()>:
	return true;
}

float DCMotor::getReference(){
	return speed;
}
 80044f4:	6880      	ldr	r0, [r0, #8]
 80044f6:	4770      	bx	lr

080044f8 <DCMotor::motorName()>:

char* DCMotor::motorName(){
	return m_settings->m_motorName;
 80044f8:	6843      	ldr	r3, [r0, #4]
}
 80044fa:	6858      	ldr	r0, [r3, #4]
 80044fc:	4770      	bx	lr

080044fe <DCMotor::~DCMotor()>:
DCMotor::DCMotor(motorSettings *settings) : motor(settings)
{

}

DCMotor::~DCMotor()
 80044fe:	b510      	push	{r4, lr}
 8004500:	4604      	mov	r4, r0
 8004502:	4b03      	ldr	r3, [pc, #12]	; (8004510 <DCMotor::~DCMotor()+0x12>)
 8004504:	6003      	str	r3, [r0, #0]
 8004506:	f7ff feef 	bl	80042e8 <motor::~motor()>
{
}
 800450a:	4620      	mov	r0, r4
 800450c:	bd10      	pop	{r4, pc}
 800450e:	bf00      	nop
 8004510:	08011cd4 	.word	0x08011cd4

08004514 <DCMotor::~DCMotor()>:
DCMotor::DCMotor(motorSettings *settings) : motor(settings)
{

}

DCMotor::~DCMotor()
 8004514:	b510      	push	{r4, lr}
 8004516:	4604      	mov	r4, r0
{
}
 8004518:	f7ff fff1 	bl	80044fe <DCMotor::~DCMotor()>
 800451c:	4620      	mov	r0, r4
 800451e:	f00b fac3 	bl	800faa8 <operator delete(void*)>
 8004522:	4620      	mov	r0, r4
 8004524:	bd10      	pop	{r4, pc}

08004526 <DCMotor::motorInit()>:

bool DCMotor::motorInit()
{
 8004526:	b570      	push	{r4, r5, r6, lr}
 8004528:	4604      	mov	r4, r0
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
 800452a:	6843      	ldr	r3, [r0, #4]
DCMotor::~DCMotor()
{
}

bool DCMotor::motorInit()
{
 800452c:	b088      	sub	sp, #32
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
 800452e:	6a1a      	ldr	r2, [r3, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004530:	2503      	movs	r5, #3
bool DCMotor::motorInit()
{
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8004532:	2610      	movs	r6, #16
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInAPort, &GPIO_InitStructure);
 8004534:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004536:	4669      	mov	r1, sp

bool DCMotor::motorInit()
{
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
 8004538:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800453c:	f88d 6003 	strb.w	r6, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004540:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_Init(m_settings->m_DCInAPort, &GPIO_InitStructure);
 8004544:	f7fd fe2f 	bl	80021a6 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
 8004548:	6863      	ldr	r3, [r4, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);
 800454a:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
 800454c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);
 800454e:	6b58      	ldr	r0, [r3, #52]	; 0x34
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
 8004550:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8004554:	f88d 6003 	strb.w	r6, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004558:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);
 800455c:	f7fd fe23 	bl	80021a6 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
 8004560:	6863      	ldr	r3, [r4, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 8004562:	2614      	movs	r6, #20
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
 8004564:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);
 8004566:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004568:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCInBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
 800456a:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800456e:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCInBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 8004572:	f88d 6003 	strb.w	r6, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);
 8004576:	f7fd fe16 	bl	80021a6 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
 800457a:	6863      	ldr	r3, [r4, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);
 800457c:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
 800457e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);
 8004580:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnAPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
 8004582:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004586:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnAPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 800458a:	f88d 6003 	strb.w	r6, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);
 800458e:	f7fd fe0a 	bl	80021a6 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCPWMPin;
 8004592:	6863      	ldr	r3, [r4, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);
 8004594:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCPWMPin;
 8004596:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);
 8004598:	6c58      	ldr	r0, [r3, #68]	; 0x44
	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCEnBPin;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCEnBPort, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = m_settings->m_DCPWMPin;
 800459a:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800459e:	2218      	movs	r2, #24
 80045a0:	f88d 2003 	strb.w	r2, [sp, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80045a4:	f88d 5002 	strb.w	r5, [sp, #2]
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);
 80045a8:	f7fd fdfd 	bl	80021a6 <GPIO_Init>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	if(m_settings->m_Timer == TIM1)
 80045ac:	6863      	ldr	r3, [r4, #4]
		TIM_TimeBaseStructure.TIM_Period = PERIOD*2;
	else
		TIM_TimeBaseStructure.TIM_Period = PERIOD;
	TIM_TimeBaseStructure.TIM_Prescaler = PRESCALER;
 80045ae:	2500      	movs	r5, #0
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	if(m_settings->m_Timer == TIM1)
 80045b0:	6898      	ldr	r0, [r3, #8]
 80045b2:	4b3a      	ldr	r3, [pc, #232]	; (800469c <DCMotor::motorInit()+0x176>)
		TIM_TimeBaseStructure.TIM_Period = PERIOD;
	TIM_TimeBaseStructure.TIM_Prescaler = PRESCALER;
	TIM_TimeBaseStructure.TIM_ClockDivision = CLOCKDIV;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 80045b4:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(m_settings->m_DCPWMPort, &GPIO_InitStructure);

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	if(m_settings->m_Timer == TIM1)
 80045b6:	4298      	cmp	r0, r3
		TIM_TimeBaseStructure.TIM_Period = PERIOD*2;
 80045b8:	bf0c      	ite	eq
 80045ba:	f247 037e 	movweq	r3, #28798	; 0x707e
	else
		TIM_TimeBaseStructure.TIM_Period = PERIOD;
 80045be:	f643 033f 	movwne	r3, #14399	; 0x383f
	TIM_TimeBaseStructure.TIM_Prescaler = PRESCALER;
 80045c2:	f8ad 5004 	strh.w	r5, [sp, #4]

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	if(m_settings->m_Timer == TIM1)
		TIM_TimeBaseStructure.TIM_Period = PERIOD*2;
	else
		TIM_TimeBaseStructure.TIM_Period = PERIOD;
 80045c6:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PRESCALER;
	TIM_TimeBaseStructure.TIM_ClockDivision = CLOCKDIV;
 80045ca:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80045ce:	f8ad 5006 	strh.w	r5, [sp, #6]

	TIM_TimeBaseInit(m_settings->m_Timer, &TIM_TimeBaseStructure);
 80045d2:	f7fe ff4f 	bl	8003474 <TIM_TimeBaseInit>

	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 80045d6:	a804      	add	r0, sp, #16
 80045d8:	f7ff f8ae 	bl	8003738 <TIM_OCStructInit>

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80045dc:	2360      	movs	r3, #96	; 0x60
 80045de:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80045e2:	2301      	movs	r3, #1
 80045e4:	f8ad 3012 	strh.w	r3, [sp, #18]
	TIM_OCInitStructure.TIM_Pulse = 0x00;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	switch(m_settings->m_TimerChannel){
 80045e8:	6863      	ldr	r3, [r4, #4]
	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x00;
 80045ea:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	switch(m_settings->m_TimerChannel){
 80045ee:	68da      	ldr	r2, [r3, #12]
	TIM_OCStructInit(&TIM_OCInitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0x00;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80045f0:	f8ad 5018 	strh.w	r5, [sp, #24]

	switch(m_settings->m_TimerChannel){
 80045f4:	3a01      	subs	r2, #1
 80045f6:	2a03      	cmp	r2, #3
 80045f8:	d84c      	bhi.n	8004694 <DCMotor::motorInit()+0x16e>
 80045fa:	e8df f002 	tbb	[pc, r2]
 80045fe:	0c02      	.short	0x0c02
 8004600:	2016      	.short	0x2016
		case 1:
			TIM_OC1Init(m_settings->m_Timer, &TIM_OCInitStructure);
 8004602:	a904      	add	r1, sp, #16
 8004604:	6898      	ldr	r0, [r3, #8]
 8004606:	f7fe ff7f 	bl	8003508 <TIM_OC1Init>
			TIM_OC1PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 800460a:	6863      	ldr	r3, [r4, #4]
 800460c:	2108      	movs	r1, #8
 800460e:	6898      	ldr	r0, [r3, #8]
 8004610:	f7ff f9aa 	bl	8003968 <TIM_OC1PreloadConfig>
 8004614:	e01c      	b.n	8004650 <DCMotor::motorInit()+0x12a>
			break;
		case 2:
			TIM_OC2Init(m_settings->m_Timer, &TIM_OCInitStructure);
 8004616:	a904      	add	r1, sp, #16
 8004618:	6898      	ldr	r0, [r3, #8]
 800461a:	f7fe ffb9 	bl	8003590 <TIM_OC2Init>
			TIM_OC2PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 800461e:	6863      	ldr	r3, [r4, #4]
 8004620:	2108      	movs	r1, #8
 8004622:	6898      	ldr	r0, [r3, #8]
 8004624:	f7ff f9a8 	bl	8003978 <TIM_OC2PreloadConfig>
 8004628:	e012      	b.n	8004650 <DCMotor::motorInit()+0x12a>
			break;
		case 3:
			TIM_OC3Init(m_settings->m_Timer, &TIM_OCInitStructure);
 800462a:	a904      	add	r1, sp, #16
 800462c:	6898      	ldr	r0, [r3, #8]
 800462e:	f7fe fff3 	bl	8003618 <TIM_OC3Init>
			TIM_OC3PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 8004632:	6863      	ldr	r3, [r4, #4]
 8004634:	2108      	movs	r1, #8
 8004636:	6898      	ldr	r0, [r3, #8]
 8004638:	f7ff f9a8 	bl	800398c <TIM_OC3PreloadConfig>
 800463c:	e008      	b.n	8004650 <DCMotor::motorInit()+0x12a>
			break;
		case 4:
			TIM_OC4Init(m_settings->m_Timer, &TIM_OCInitStructure);
 800463e:	6898      	ldr	r0, [r3, #8]
 8004640:	a904      	add	r1, sp, #16
 8004642:	f7ff f82b 	bl	800369c <TIM_OC4Init>
			TIM_OC4PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
 8004646:	6863      	ldr	r3, [r4, #4]
 8004648:	2108      	movs	r1, #8
 800464a:	6898      	ldr	r0, [r3, #8]
 800464c:	f7ff f9a6 	bl	800399c <TIM_OC4PreloadConfig>
			break;
		default:
			return false;
	}

	TIM_ARRPreloadConfig(m_settings->m_Timer, ENABLE);
 8004650:	6863      	ldr	r3, [r4, #4]
 8004652:	2101      	movs	r1, #1
 8004654:	6898      	ldr	r0, [r3, #8]
 8004656:	f7ff f957 	bl	8003908 <TIM_ARRPreloadConfig>

	TIM_CtrlPWMOutputs(m_settings->m_Timer, ENABLE);
 800465a:	6863      	ldr	r3, [r4, #4]
 800465c:	2101      	movs	r1, #1
 800465e:	6898      	ldr	r0, [r3, #8]
 8004660:	f7ff f891 	bl	8003786 <TIM_CtrlPWMOutputs>

	TIM_Cmd(m_settings->m_Timer, ENABLE);
 8004664:	6863      	ldr	r3, [r4, #4]
 8004666:	2101      	movs	r1, #1
 8004668:	6898      	ldr	r0, [r3, #8]
 800466a:	f7ff f880 	bl	800376e <TIM_Cmd>

	// Initialize encoder
	initEncoder(m_settings->encoderAddr);
 800466e:	6863      	ldr	r3, [r4, #4]
	max = m_settings->MAX;
	min = m_settings->MIN;
	integral = 0;
	error = 0;

	return true;
 8004670:	2001      	movs	r0, #1
char* DCMotor::motorName(){
	return m_settings->m_motorName;
}

void DCMotor::initEncoder(uint16_t addr){
	encAddr = addr;
 8004672:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8004676:	7322      	strb	r2, [r4, #12]

	// Initialize encoder
	initEncoder(m_settings->encoderAddr);

	// Initialize PID regulator
	KP = m_settings->Kp;
 8004678:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800467a:	6162      	str	r2, [r4, #20]
	KI = m_settings->Ki;
 800467c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800467e:	61a2      	str	r2, [r4, #24]
	KD = m_settings->Kd;
 8004680:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004682:	61e2      	str	r2, [r4, #28]
	max = m_settings->MAX;
 8004684:	6d9a      	ldr	r2, [r3, #88]	; 0x58
	min = m_settings->MIN;
 8004686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c

	// Initialize PID regulator
	KP = m_settings->Kp;
	KI = m_settings->Ki;
	KD = m_settings->Kd;
	max = m_settings->MAX;
 8004688:	6222      	str	r2, [r4, #32]
	min = m_settings->MIN;
 800468a:	6263      	str	r3, [r4, #36]	; 0x24
	integral = 0;
 800468c:	2300      	movs	r3, #0
 800468e:	62e3      	str	r3, [r4, #44]	; 0x2c
	error = 0;
 8004690:	62a3      	str	r3, [r4, #40]	; 0x28

	return true;
 8004692:	e000      	b.n	8004696 <DCMotor::motorInit()+0x170>
		case 4:
			TIM_OC4Init(m_settings->m_Timer, &TIM_OCInitStructure);
			TIM_OC4PreloadConfig(m_settings->m_Timer, TIM_OCPreload_Enable);
			break;
		default:
			return false;
 8004694:	2000      	movs	r0, #0
	min = m_settings->MIN;
	integral = 0;
	error = 0;

	return true;
}
 8004696:	b008      	add	sp, #32
 8004698:	bd70      	pop	{r4, r5, r6, pc}
 800469a:	bf00      	nop
 800469c:	40012c00 	.word	0x40012c00

080046a0 <DCMotor::DCMotor(motorSettings*)>:
#define PERIOD 14399
#define PRESCALER 0
#define CLOCKDIV 0


DCMotor::DCMotor(motorSettings *settings) : motor(settings)
 80046a0:	b510      	push	{r4, lr}
 80046a2:	4604      	mov	r4, r0
 80046a4:	f7ff fe1a 	bl	80042dc <motor::motor(motorSettings*)>
 80046a8:	4b01      	ldr	r3, [pc, #4]	; (80046b0 <DCMotor::DCMotor(motorSettings*)+0x10>)
{

}
 80046aa:	4620      	mov	r0, r4
#define PERIOD 14399
#define PRESCALER 0
#define CLOCKDIV 0


DCMotor::DCMotor(motorSettings *settings) : motor(settings)
 80046ac:	6023      	str	r3, [r4, #0]
{

}
 80046ae:	bd10      	pop	{r4, pc}
 80046b0:	08011cd4 	.word	0x08011cd4

080046b4 <DCMotor::setSpeed(int)>:

	if(speed > PERIOD)
		speed = PERIOD;
}

bool DCMotor::setSpeed(int s){
 80046b4:	b538      	push	{r3, r4, r5, lr}

	if(abs(s) > 0){
 80046b6:	460c      	mov	r4, r1
 80046b8:	6843      	ldr	r3, [r0, #4]

	if(speed > PERIOD)
		speed = PERIOD;
}

bool DCMotor::setSpeed(int s){
 80046ba:	4605      	mov	r5, r0

	if(abs(s) > 0){
		GPIO_SetBits(m_settings->m_DCEnAPort, m_settings->m_DCEnAPin);
 80046bc:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 80046be:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
		speed = PERIOD;
}

bool DCMotor::setSpeed(int s){

	if(abs(s) > 0){
 80046c0:	b1b4      	cbz	r4, 80046f0 <DCMotor::setSpeed(int)+0x3c>
		GPIO_SetBits(m_settings->m_DCEnAPort, m_settings->m_DCEnAPin);
 80046c2:	f7fd fddc 	bl	800227e <GPIO_SetBits>
		GPIO_SetBits(m_settings->m_DCEnBPort, m_settings->m_DCEnBPin);
 80046c6:	686b      	ldr	r3, [r5, #4]
 80046c8:	8f19      	ldrh	r1, [r3, #56]	; 0x38
 80046ca:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80046cc:	f7fd fdd7 	bl	800227e <GPIO_SetBits>
 80046d0:	686b      	ldr	r3, [r5, #4]

		if(s > 0){
 80046d2:	2c00      	cmp	r4, #0
			GPIO_SetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
 80046d4:	8c19      	ldrh	r1, [r3, #32]
 80046d6:	6a58      	ldr	r0, [r3, #36]	; 0x24

	if(abs(s) > 0){
		GPIO_SetBits(m_settings->m_DCEnAPort, m_settings->m_DCEnAPin);
		GPIO_SetBits(m_settings->m_DCEnBPort, m_settings->m_DCEnBPin);

		if(s > 0){
 80046d8:	dd02      	ble.n	80046e0 <DCMotor::setSpeed(int)+0x2c>
			GPIO_SetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
 80046da:	f7fd fdd0 	bl	800227e <GPIO_SetBits>
 80046de:	e013      	b.n	8004708 <DCMotor::setSpeed(int)+0x54>
			GPIO_ResetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
		}else if(s < 0){
			GPIO_ResetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
 80046e0:	f7fd fdcf 	bl	8002282 <GPIO_ResetBits>
			GPIO_SetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
 80046e4:	686b      	ldr	r3, [r5, #4]
 80046e6:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 80046e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80046ea:	f7fd fdc8 	bl	800227e <GPIO_SetBits>
 80046ee:	e010      	b.n	8004712 <DCMotor::setSpeed(int)+0x5e>
		}else{
			return false;
		}
	}else{
		GPIO_SetBits(m_settings->m_DCEnAPort, m_settings->m_DCEnAPin);
 80046f0:	f7fd fdc5 	bl	800227e <GPIO_SetBits>
		GPIO_SetBits(m_settings->m_DCEnBPort, m_settings->m_DCEnBPin);
 80046f4:	686b      	ldr	r3, [r5, #4]
 80046f6:	8f19      	ldrh	r1, [r3, #56]	; 0x38
 80046f8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80046fa:	f7fd fdc0 	bl	800227e <GPIO_SetBits>

		// Break to GND
		GPIO_ResetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
 80046fe:	686b      	ldr	r3, [r5, #4]
 8004700:	8c19      	ldrh	r1, [r3, #32]
 8004702:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004704:	f7fd fdbd 	bl	8002282 <GPIO_ResetBits>
		GPIO_ResetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
 8004708:	686b      	ldr	r3, [r5, #4]
 800470a:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 800470c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800470e:	f7fd fdb8 	bl	8002282 <GPIO_ResetBits>
	}

	if(m_settings->m_Timer == TIM1)
 8004712:	686a      	ldr	r2, [r5, #4]
 8004714:	4914      	ldr	r1, [pc, #80]	; (8004768 <DCMotor::setSpeed(int)+0xb4>)
 8004716:	6893      	ldr	r3, [r2, #8]
		s = s*2;

	switch(m_settings->m_TimerChannel){
 8004718:	68d2      	ldr	r2, [r2, #12]
		// Break to GND
		GPIO_ResetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
		GPIO_ResetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
	}

	if(m_settings->m_Timer == TIM1)
 800471a:	428b      	cmp	r3, r1
		s = s*2;

	switch(m_settings->m_TimerChannel){
 800471c:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
		GPIO_ResetBits(m_settings->m_DCInAPort, m_settings->m_DCInAPin);
		GPIO_ResetBits(m_settings->m_DCInBPort, m_settings->m_DCInBPin);
	}

	if(m_settings->m_Timer == TIM1)
		s = s*2;
 8004720:	bf08      	it	eq
 8004722:	0064      	lsleq	r4, r4, #1

	switch(m_settings->m_TimerChannel){
 8004724:	2a03      	cmp	r2, #3
 8004726:	d81d      	bhi.n	8004764 <DCMotor::setSpeed(int)+0xb0>
 8004728:	e8df f002 	tbb	[pc, r2]
 800472c:	150e0802 	.word	0x150e0802
		case 1:
			(m_settings->m_Timer)->CCR1 = (uint32_t)abs(s);
 8004730:	2c00      	cmp	r4, #0
 8004732:	bfb8      	it	lt
 8004734:	4264      	neglt	r4, r4
 8004736:	b2a4      	uxth	r4, r4
 8004738:	869c      	strh	r4, [r3, #52]	; 0x34
 800473a:	e00a      	b.n	8004752 <DCMotor::setSpeed(int)+0x9e>
			break;
		case 2:
			(m_settings->m_Timer)->CCR2 = (uint32_t)abs(s);
 800473c:	2c00      	cmp	r4, #0
 800473e:	bfb8      	it	lt
 8004740:	4264      	neglt	r4, r4
 8004742:	b2a4      	uxth	r4, r4
 8004744:	871c      	strh	r4, [r3, #56]	; 0x38
 8004746:	e004      	b.n	8004752 <DCMotor::setSpeed(int)+0x9e>
			break;
		case 3:
			(m_settings->m_Timer)->CCR3 = (uint32_t)abs(s);
 8004748:	2c00      	cmp	r4, #0
 800474a:	bfb8      	it	lt
 800474c:	4264      	neglt	r4, r4
 800474e:	b2a4      	uxth	r4, r4
 8004750:	879c      	strh	r4, [r3, #60]	; 0x3c
			break;
		default:
			return false;
	}

	return true;
 8004752:	2001      	movs	r0, #1
		case 2:
			(m_settings->m_Timer)->CCR2 = (uint32_t)abs(s);
			break;
		case 3:
			(m_settings->m_Timer)->CCR3 = (uint32_t)abs(s);
			break;
 8004754:	bd38      	pop	{r3, r4, r5, pc}
		case 4:
			(m_settings->m_Timer)->CCR4 = (uint32_t)abs(s);
 8004756:	2c00      	cmp	r4, #0
 8004758:	bfb8      	it	lt
 800475a:	4264      	neglt	r4, r4
 800475c:	b2a4      	uxth	r4, r4
 800475e:	f8a3 4040 	strh.w	r4, [r3, #64]	; 0x40
 8004762:	e7f6      	b.n	8004752 <DCMotor::setSpeed(int)+0x9e>
			break;
		default:
			return false;
 8004764:	2000      	movs	r0, #0
	}

	return true;
}
 8004766:	bd38      	pop	{r3, r4, r5, pc}
 8004768:	40012c00 	.word	0x40012c00

0800476c <DCMotor::initEncoder(unsigned short)>:
char* DCMotor::motorName(){
	return m_settings->m_motorName;
}

void DCMotor::initEncoder(uint16_t addr){
	encAddr = addr;
 800476c:	7301      	strb	r1, [r0, #12]
 800476e:	4770      	bx	lr

08004770 <DCMotor::readEncoder()>:
}

uint16_t DCMotor::readEncoder(){
 8004770:	b510      	push	{r4, lr}
	NumberOfByteToReceive = RXBUFFERSIZE;
 8004772:	4b10      	ldr	r3, [pc, #64]	; (80047b4 <DCMotor::readEncoder()+0x44>)
 8004774:	2202      	movs	r2, #2
    Rx_Idx = 0x00;
 8004776:	4c10      	ldr	r4, [pc, #64]	; (80047b8 <DCMotor::readEncoder()+0x48>)
void DCMotor::initEncoder(uint16_t addr){
	encAddr = addr;
}

uint16_t DCMotor::readEncoder(){
	NumberOfByteToReceive = RXBUFFERSIZE;
 8004778:	701a      	strb	r2, [r3, #0]
    Rx_Idx = 0x00;
 800477a:	2300      	movs	r3, #0

    slaveAddress = encAddr;
 800477c:	7b02      	ldrb	r2, [r0, #12]
	encAddr = addr;
}

uint16_t DCMotor::readEncoder(){
	NumberOfByteToReceive = RXBUFFERSIZE;
    Rx_Idx = 0x00;
 800477e:	7023      	strb	r3, [r4, #0]

    slaveAddress = encAddr;
 8004780:	4b0e      	ldr	r3, [pc, #56]	; (80047bc <DCMotor::readEncoder()+0x4c>)
    
    I2C_ITConfig(I2C1, I2C_IT_EVT , ENABLE);
 8004782:	f44f 7100 	mov.w	r1, #512	; 0x200

uint16_t DCMotor::readEncoder(){
	NumberOfByteToReceive = RXBUFFERSIZE;
    Rx_Idx = 0x00;

    slaveAddress = encAddr;
 8004786:	701a      	strb	r2, [r3, #0]
    
    I2C_ITConfig(I2C1, I2C_IT_EVT , ENABLE);
 8004788:	480d      	ldr	r0, [pc, #52]	; (80047c0 <DCMotor::readEncoder()+0x50>)
 800478a:	2201      	movs	r2, #1
 800478c:	f7fd fee3 	bl	8002556 <I2C_ITConfig>
    I2C_AcknowledgeConfig(I2C1, ENABLE);
 8004790:	2101      	movs	r1, #1
 8004792:	480b      	ldr	r0, [pc, #44]	; (80047c0 <DCMotor::readEncoder()+0x50>)
 8004794:	f7fd feb2 	bl	80024fc <I2C_AcknowledgeConfig>
    I2C_GenerateSTART(I2C1, ENABLE);
 8004798:	2101      	movs	r1, #1
 800479a:	4809      	ldr	r0, [pc, #36]	; (80047c0 <DCMotor::readEncoder()+0x50>)
 800479c:	f7fd fe96 	bl	80024cc <I2C_GenerateSTART>


    // TODO: Add timeout here
    while ((Rx_Idx < RXBUFFERSIZE)); 
 80047a0:	7823      	ldrb	r3, [r4, #0]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d9fc      	bls.n	80047a0 <DCMotor::readEncoder()+0x30>

    return ((int16_t)((RxBuffer[0] << 8) | RxBuffer[1]));
 80047a6:	4b07      	ldr	r3, [pc, #28]	; (80047c4 <DCMotor::readEncoder()+0x54>)
 80047a8:	7818      	ldrb	r0, [r3, #0]
 80047aa:	785b      	ldrb	r3, [r3, #1]
}
 80047ac:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 80047b0:	bd10      	pop	{r4, pc}
 80047b2:	bf00      	nop
 80047b4:	20000b1e 	.word	0x20000b1e
 80047b8:	20000b22 	.word	0x20000b22
 80047bc:	20000b21 	.word	0x20000b21
 80047c0:	40005400 	.word	0x40005400
 80047c4:	20000b1f 	.word	0x20000b1f

080047c8 <DCMotor::update(float)>:
	}
	error = error_new;
	return output;
}

uint16_t DCMotor::update(float dt){
 80047c8:	b538      	push	{r3, r4, r5, lr}
 80047ca:	4605      	mov	r5, r0
	// Read encoder
	uint16_t encSpeed = readEncoder();		// rad/s
 80047cc:	f7ff ffd0 	bl	8004770 <DCMotor::readEncoder()>
 80047d0:	4604      	mov	r4, r0
	//float speed_si = encSpeed * wheelRadius;	// m/s
	// Update PID regulator
	//int s = updateRegulator(speed_si, dt);		// m/s
	// Set motor speed to process value
	setSpeed(0);		// m/s
 80047d2:	2100      	movs	r1, #0
 80047d4:	4628      	mov	r0, r5
 80047d6:	f7ff ff6d 	bl	80046b4 <DCMotor::setSpeed(int)>
	// Return encoder values for publishing to localization
	return encSpeed;
 80047da:	4620      	mov	r0, r4
 80047dc:	bd38      	pop	{r3, r4, r5, pc}

080047de <DCMotor::updateRegulator(float, float)>:
    while ((Rx_Idx < RXBUFFERSIZE)); 

    return ((int16_t)((RxBuffer[0] << 8) | RxBuffer[1]));
}

float DCMotor::updateRegulator(float enc, float dt){
 80047de:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047e2:	4615      	mov	r5, r2
 80047e4:	4604      	mov	r4, r0
	float error_new = speed-enc;
 80047e6:	6880      	ldr	r0, [r0, #8]
 80047e8:	f000 fcde 	bl	80051a8 <__aeabi_fsub>
	integral += error_new*dt;
 80047ec:	4629      	mov	r1, r5

    return ((int16_t)((RxBuffer[0] << 8) | RxBuffer[1]));
}

float DCMotor::updateRegulator(float enc, float dt){
	float error_new = speed-enc;
 80047ee:	4606      	mov	r6, r0
	integral += error_new*dt;
 80047f0:	f000 fde4 	bl	80053bc <__aeabi_fmul>
 80047f4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80047f6:	f000 fcd9 	bl	80051ac <__addsf3>
	float derivative = (error_new-error)/dt;
 80047fa:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    return ((int16_t)((RxBuffer[0] << 8) | RxBuffer[1]));
}

float DCMotor::updateRegulator(float enc, float dt){
	float error_new = speed-enc;
	integral += error_new*dt;
 80047fc:	4680      	mov	r8, r0
 80047fe:	62e0      	str	r0, [r4, #44]	; 0x2c
	float derivative = (error_new-error)/dt;
	float output = (KP*error + KI*integral + KD*derivative);
 8004800:	6961      	ldr	r1, [r4, #20]
 8004802:	4638      	mov	r0, r7
 8004804:	f000 fdda 	bl	80053bc <__aeabi_fmul>
 8004808:	69a1      	ldr	r1, [r4, #24]
 800480a:	4681      	mov	r9, r0
 800480c:	4640      	mov	r0, r8
 800480e:	f000 fdd5 	bl	80053bc <__aeabi_fmul>
 8004812:	4601      	mov	r1, r0
 8004814:	4648      	mov	r0, r9
 8004816:	f000 fcc9 	bl	80051ac <__addsf3>
 800481a:	4639      	mov	r1, r7
 800481c:	4680      	mov	r8, r0
 800481e:	4630      	mov	r0, r6
 8004820:	f000 fcc2 	bl	80051a8 <__aeabi_fsub>
 8004824:	4629      	mov	r1, r5
 8004826:	f000 fe7d 	bl	8005524 <__aeabi_fdiv>
 800482a:	69e1      	ldr	r1, [r4, #28]
 800482c:	f000 fdc6 	bl	80053bc <__aeabi_fmul>
 8004830:	4601      	mov	r1, r0
 8004832:	4640      	mov	r0, r8
 8004834:	f000 fcba 	bl	80051ac <__addsf3>
	if(output > max){
 8004838:	6a27      	ldr	r7, [r4, #32]

float DCMotor::updateRegulator(float enc, float dt){
	float error_new = speed-enc;
	integral += error_new*dt;
	float derivative = (error_new-error)/dt;
	float output = (KP*error + KI*integral + KD*derivative);
 800483a:	4605      	mov	r5, r0
	if(output > max){
 800483c:	4639      	mov	r1, r7
 800483e:	f000 ff79 	bl	8005734 <__aeabi_fcmpgt>
 8004842:	b928      	cbnz	r0, 8004850 <DCMotor::updateRegulator(float, float)+0x72>
		output = max;
	}else if(output < min){
 8004844:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8004846:	4628      	mov	r0, r5
 8004848:	4639      	mov	r1, r7
 800484a:	f000 ff55 	bl	80056f8 <__aeabi_fcmplt>
 800484e:	b100      	cbz	r0, 8004852 <DCMotor::updateRegulator(float, float)+0x74>
	float error_new = speed-enc;
	integral += error_new*dt;
	float derivative = (error_new-error)/dt;
	float output = (KP*error + KI*integral + KD*derivative);
	if(output > max){
		output = max;
 8004850:	463d      	mov	r5, r7
	}else if(output < min){
		output = min;
	}
	error = error_new;
 8004852:	62a6      	str	r6, [r4, #40]	; 0x28
	return output;
}
 8004854:	4628      	mov	r0, r5
 8004856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800485a:	bf00      	nop

0800485c <motorSettings::motorSettings()>:

motorSettings::motorSettings()
{
    //  preset general defaults

    m_motorType = 0;
 800485c:	2200      	movs	r2, #0
 800485e:	6002      	str	r2, [r0, #0]
    /*m_MPU9150GyroAccelSampleRate = 50;
    m_MPU9150CompassSampleRate = 25;
    m_MPU9150GyroAccelLpf = MPU9150_LPF_20;
    m_MPU9150GyroFsr = MPU9150_GYROFSR_1000;
    m_MPU9150AccelFsr = MPU9150_ACCELFSR_8;*/
}
 8004860:	4770      	bx	lr

08004862 <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>:

motorSettings::motorSettings(int type, char* name, TIM_TypeDef* timer, int timerChannel)
 8004862:	b510      	push	{r4, lr}
{
    //  preset general defaults

    m_motorType = type;
    m_motorName = name;
    m_Timer = timer;
 8004864:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    m_TimerChannel = timerChannel;
 8004868:	9b02      	ldr	r3, [sp, #8]
 800486a:	60c3      	str	r3, [r0, #12]
    /*m_MPU9150GyroAccelSampleRate = 50;
    m_MPU9150CompassSampleRate = 25;
    m_MPU9150GyroAccelLpf = MPU9150_LPF_20;
    m_MPU9150GyroFsr = MPU9150_GYROFSR_1000;
    m_MPU9150AccelFsr = MPU9150_ACCELFSR_8;*/
}
 800486c:	bd10      	pop	{r4, pc}

0800486e <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>:
                                 int m_DCInBPin_, GPIO_TypeDef* m_DCInBPort_, int m_DCEnBPin_, 
                                 GPIO_TypeDef* m_DCEnBPort_, int m_DCPWMPin_, GPIO_TypeDef* m_DCPWMPort_){

    m_DCInAPin = m_DCInAPin_;
    m_DCInAPort = m_DCInAPort_;
    m_DCEnAPin = m_DCEnAPin_;
 800486e:	6283      	str	r3, [r0, #40]	; 0x28
    m_DCEnAPort = m_DCEnAPort_;
 8004870:	9b00      	ldr	r3, [sp, #0]

void motorSettings::setDCPins(int m_DCInAPin_, GPIO_TypeDef* m_DCInAPort_, int m_DCEnAPin_, GPIO_TypeDef* m_DCEnAPort_,
                                 int m_DCInBPin_, GPIO_TypeDef* m_DCInBPort_, int m_DCEnBPin_, 
                                 GPIO_TypeDef* m_DCEnBPort_, int m_DCPWMPin_, GPIO_TypeDef* m_DCPWMPort_){

    m_DCInAPin = m_DCInAPin_;
 8004872:	6201      	str	r1, [r0, #32]
    m_DCInAPort = m_DCInAPort_;
    m_DCEnAPin = m_DCEnAPin_;
    m_DCEnAPort = m_DCEnAPort_;
 8004874:	62c3      	str	r3, [r0, #44]	; 0x2c
    m_DCInBPin = m_DCInBPin_;
 8004876:	9b01      	ldr	r3, [sp, #4]
void motorSettings::setDCPins(int m_DCInAPin_, GPIO_TypeDef* m_DCInAPort_, int m_DCEnAPin_, GPIO_TypeDef* m_DCEnAPort_,
                                 int m_DCInBPin_, GPIO_TypeDef* m_DCInBPort_, int m_DCEnBPin_, 
                                 GPIO_TypeDef* m_DCEnBPort_, int m_DCPWMPin_, GPIO_TypeDef* m_DCPWMPort_){

    m_DCInAPin = m_DCInAPin_;
    m_DCInAPort = m_DCInAPort_;
 8004878:	6242      	str	r2, [r0, #36]	; 0x24
    m_DCEnAPin = m_DCEnAPin_;
    m_DCEnAPort = m_DCEnAPort_;
    m_DCInBPin = m_DCInBPin_;
 800487a:	6303      	str	r3, [r0, #48]	; 0x30
    m_DCInBPort = m_DCInBPort_;
 800487c:	9b02      	ldr	r3, [sp, #8]
 800487e:	6343      	str	r3, [r0, #52]	; 0x34
    m_DCEnBPin = m_DCEnBPin_;
 8004880:	9b03      	ldr	r3, [sp, #12]
 8004882:	6383      	str	r3, [r0, #56]	; 0x38
    m_DCEnBPort = m_DCEnBPort_;
 8004884:	9b04      	ldr	r3, [sp, #16]
 8004886:	63c3      	str	r3, [r0, #60]	; 0x3c
    m_DCPWMPin = m_DCPWMPin_;
 8004888:	9b05      	ldr	r3, [sp, #20]
 800488a:	6403      	str	r3, [r0, #64]	; 0x40
    m_DCPWMPort = m_DCPWMPort_;
 800488c:	9b06      	ldr	r3, [sp, #24]
 800488e:	6443      	str	r3, [r0, #68]	; 0x44
 8004890:	4770      	bx	lr
	...

08004894 <ros::normalizeSecNSecSigned(long&, long&)>:
#include "ros/duration.h"

namespace ros
{
  void normalizeSecNSecSigned(int32_t &sec, int32_t &nsec)
  {
 8004894:	b510      	push	{r4, lr}
    int32_t nsec_part = nsec;
 8004896:	680b      	ldr	r3, [r1, #0]
    int32_t sec_part = sec;
 8004898:	6802      	ldr	r2, [r0, #0]

    while (nsec_part > 1000000000L)
 800489a:	4c0c      	ldr	r4, [pc, #48]	; (80048cc <ros::normalizeSecNSecSigned(long&, long&)+0x38>)
 800489c:	42a3      	cmp	r3, r4
 800489e:	dd07      	ble.n	80048b0 <ros::normalizeSecNSecSigned(long&, long&)+0x1c>
    {
      nsec_part -= 1000000000L;
 80048a0:	f103 4344 	add.w	r3, r3, #3288334336	; 0xc4000000
 80048a4:	f503 03ca 	add.w	r3, r3, #6619136	; 0x650000
 80048a8:	f503 5358 	add.w	r3, r3, #13824	; 0x3600
      ++sec_part;
 80048ac:	3201      	adds	r2, #1
  void normalizeSecNSecSigned(int32_t &sec, int32_t &nsec)
  {
    int32_t nsec_part = nsec;
    int32_t sec_part = sec;

    while (nsec_part > 1000000000L)
 80048ae:	e7f5      	b.n	800489c <ros::normalizeSecNSecSigned(long&, long&)+0x8>
    {
      nsec_part -= 1000000000L;
      ++sec_part;
    }
    while (nsec_part < 0)
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	da07      	bge.n	80048c4 <ros::normalizeSecNSecSigned(long&, long&)+0x30>
    {
      nsec_part += 1000000000L;
 80048b4:	f103 536e 	add.w	r3, r3, #998244352	; 0x3b800000
 80048b8:	f503 13d6 	add.w	r3, r3, #1753088	; 0x1ac000
 80048bc:	f503 6320 	add.w	r3, r3, #2560	; 0xa00
      --sec_part;
 80048c0:	3a01      	subs	r2, #1
    while (nsec_part > 1000000000L)
    {
      nsec_part -= 1000000000L;
      ++sec_part;
    }
    while (nsec_part < 0)
 80048c2:	e7f5      	b.n	80048b0 <ros::normalizeSecNSecSigned(long&, long&)+0x1c>
    {
      nsec_part += 1000000000L;
      --sec_part;
    }
    sec = sec_part;
 80048c4:	6002      	str	r2, [r0, #0]
    nsec = nsec_part;
 80048c6:	600b      	str	r3, [r1, #0]
 80048c8:	bd10      	pop	{r4, pc}
 80048ca:	bf00      	nop
 80048cc:	3b9aca00 	.word	0x3b9aca00

080048d0 <ros::Duration::operator+=(ros::Duration const&)>:
  }

  Duration& Duration::operator+=(const Duration &rhs)
  {
    sec += rhs.sec;
 80048d0:	6802      	ldr	r2, [r0, #0]
 80048d2:	680b      	ldr	r3, [r1, #0]
    sec = sec_part;
    nsec = nsec_part;
  }

  Duration& Duration::operator+=(const Duration &rhs)
  {
 80048d4:	b510      	push	{r4, lr}
    sec += rhs.sec;
 80048d6:	4413      	add	r3, r2
 80048d8:	6003      	str	r3, [r0, #0]
    nsec += rhs.nsec;
 80048da:	684b      	ldr	r3, [r1, #4]
 80048dc:	4601      	mov	r1, r0
 80048de:	6842      	ldr	r2, [r0, #4]
 80048e0:	4413      	add	r3, r2
 80048e2:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSecSigned(sec, nsec);
 80048e6:	f7ff ffd5 	bl	8004894 <ros::normalizeSecNSecSigned(long&, long&)>
    return *this;
  }
 80048ea:	bd10      	pop	{r4, pc}

080048ec <ros::Duration::operator-=(ros::Duration const&)>:

  Duration& Duration::operator-=(const Duration &rhs){
    sec += -rhs.sec;
 80048ec:	6803      	ldr	r3, [r0, #0]
 80048ee:	680a      	ldr	r2, [r1, #0]
    nsec += rhs.nsec;
    normalizeSecNSecSigned(sec, nsec);
    return *this;
  }

  Duration& Duration::operator-=(const Duration &rhs){
 80048f0:	b510      	push	{r4, lr}
    sec += -rhs.sec;
 80048f2:	1a9b      	subs	r3, r3, r2
    nsec += -rhs.nsec;
 80048f4:	684a      	ldr	r2, [r1, #4]
 80048f6:	4601      	mov	r1, r0
    normalizeSecNSecSigned(sec, nsec);
    return *this;
  }

  Duration& Duration::operator-=(const Duration &rhs){
    sec += -rhs.sec;
 80048f8:	6003      	str	r3, [r0, #0]
    nsec += -rhs.nsec;
 80048fa:	6843      	ldr	r3, [r0, #4]
 80048fc:	1a9b      	subs	r3, r3, r2
 80048fe:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSecSigned(sec, nsec);
 8004902:	f7ff ffc7 	bl	8004894 <ros::normalizeSecNSecSigned(long&, long&)>
    return *this;
  }
 8004906:	bd10      	pop	{r4, pc}

08004908 <ros::Duration::operator*=(double)>:

  Duration& Duration::operator*=(double scale){
 8004908:	b5d0      	push	{r4, r6, r7, lr}
 800490a:	4616      	mov	r6, r2
 800490c:	461f      	mov	r7, r3
 800490e:	4604      	mov	r4, r0
    sec *= scale;
 8004910:	6800      	ldr	r0, [r0, #0]
 8004912:	f000 f9a5 	bl	8004c60 <__aeabi_i2d>
 8004916:	4632      	mov	r2, r6
 8004918:	463b      	mov	r3, r7
 800491a:	f000 fa07 	bl	8004d2c <__aeabi_dmul>
 800491e:	f000 fc17 	bl	8005150 <__aeabi_d2iz>
 8004922:	6020      	str	r0, [r4, #0]
    nsec *= scale;
 8004924:	6860      	ldr	r0, [r4, #4]
 8004926:	f000 f99b 	bl	8004c60 <__aeabi_i2d>
 800492a:	4632      	mov	r2, r6
 800492c:	463b      	mov	r3, r7
 800492e:	f000 f9fd 	bl	8004d2c <__aeabi_dmul>
 8004932:	f000 fc0d 	bl	8005150 <__aeabi_d2iz>
 8004936:	4621      	mov	r1, r4
 8004938:	f841 0f04 	str.w	r0, [r1, #4]!
    normalizeSecNSecSigned(sec, nsec);
 800493c:	4620      	mov	r0, r4
 800493e:	f7ff ffa9 	bl	8004894 <ros::normalizeSecNSecSigned(long&, long&)>
    return *this;
  }
 8004942:	4620      	mov	r0, r4
 8004944:	bdd0      	pop	{r4, r6, r7, pc}
 8004946:	bf00      	nop

08004948 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>:

#include "ros/time.h"

namespace ros
{
  void normalizeSecNSec(uint32_t& sec, uint32_t& nsec){
 8004948:	b530      	push	{r4, r5, lr}
    uint32_t nsec_part= nsec % 1000000000UL;
 800494a:	680d      	ldr	r5, [r1, #0]
    uint32_t sec_part = nsec / 1000000000UL;
    sec += sec_part;
 800494c:	4c04      	ldr	r4, [pc, #16]	; (8004960 <ros::normalizeSecNSec(unsigned long&, unsigned long&)+0x18>)
 800494e:	6802      	ldr	r2, [r0, #0]
 8004950:	fbb5 f3f4 	udiv	r3, r5, r4
 8004954:	441a      	add	r2, r3
    nsec = nsec_part;
 8004956:	fb04 5313 	mls	r3, r4, r3, r5
namespace ros
{
  void normalizeSecNSec(uint32_t& sec, uint32_t& nsec){
    uint32_t nsec_part= nsec % 1000000000UL;
    uint32_t sec_part = nsec / 1000000000UL;
    sec += sec_part;
 800495a:	6002      	str	r2, [r0, #0]
    nsec = nsec_part;
 800495c:	600b      	str	r3, [r1, #0]
 800495e:	bd30      	pop	{r4, r5, pc}
 8004960:	3b9aca00 	.word	0x3b9aca00

08004964 <ros::Time::fromNSec(long)>:
  }

  Time& Time::fromNSec(int32_t t)
  {
    sec = t / 1000000000;
 8004964:	4a06      	ldr	r2, [pc, #24]	; (8004980 <ros::Time::fromNSec(long)+0x1c>)
    sec += sec_part;
    nsec = nsec_part;
  }

  Time& Time::fromNSec(int32_t t)
  {
 8004966:	b510      	push	{r4, lr}
    sec = t / 1000000000;
 8004968:	fb91 f3f2 	sdiv	r3, r1, r2
 800496c:	6003      	str	r3, [r0, #0]
    nsec = t % 1000000000;
 800496e:	fb02 1313 	mls	r3, r2, r3, r1
 8004972:	4601      	mov	r1, r0
 8004974:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSec(sec, nsec);
 8004978:	f7ff ffe6 	bl	8004948 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>
    return *this;
  }
 800497c:	bd10      	pop	{r4, pc}
 800497e:	bf00      	nop
 8004980:	3b9aca00 	.word	0x3b9aca00

08004984 <ros::Time::operator+=(ros::Duration const&)>:

  Time& Time::operator +=(const Duration &rhs)
  {
    sec += rhs.sec;
 8004984:	6802      	ldr	r2, [r0, #0]
 8004986:	680b      	ldr	r3, [r1, #0]
    normalizeSecNSec(sec, nsec);
    return *this;
  }

  Time& Time::operator +=(const Duration &rhs)
  {
 8004988:	b510      	push	{r4, lr}
    sec += rhs.sec;
 800498a:	4413      	add	r3, r2
 800498c:	6003      	str	r3, [r0, #0]
    nsec += rhs.nsec;
 800498e:	684b      	ldr	r3, [r1, #4]
 8004990:	4601      	mov	r1, r0
 8004992:	6842      	ldr	r2, [r0, #4]
 8004994:	4413      	add	r3, r2
 8004996:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSec(sec, nsec);
 800499a:	f7ff ffd5 	bl	8004948 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>
    return *this;
  }
 800499e:	bd10      	pop	{r4, pc}

080049a0 <ros::Time::operator-=(ros::Duration const&)>:

  Time& Time::operator -=(const Duration &rhs){
    sec += -rhs.sec;
 80049a0:	6803      	ldr	r3, [r0, #0]
 80049a2:	680a      	ldr	r2, [r1, #0]
    nsec += rhs.nsec;
    normalizeSecNSec(sec, nsec);
    return *this;
  }

  Time& Time::operator -=(const Duration &rhs){
 80049a4:	b510      	push	{r4, lr}
    sec += -rhs.sec;
 80049a6:	1a9b      	subs	r3, r3, r2
    nsec += -rhs.nsec;
 80049a8:	684a      	ldr	r2, [r1, #4]
 80049aa:	4601      	mov	r1, r0
    normalizeSecNSec(sec, nsec);
    return *this;
  }

  Time& Time::operator -=(const Duration &rhs){
    sec += -rhs.sec;
 80049ac:	6003      	str	r3, [r0, #0]
    nsec += -rhs.nsec;
 80049ae:	6843      	ldr	r3, [r0, #4]
 80049b0:	1a9b      	subs	r3, r3, r2
 80049b2:	f841 3f04 	str.w	r3, [r1, #4]!
    normalizeSecNSec(sec, nsec);
 80049b6:	f7ff ffc7 	bl	8004948 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>
    return *this;
  }
 80049ba:	bd10      	pop	{r4, pc}

080049bc <__aeabi_drsub>:
 80049bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80049c0:	e002      	b.n	80049c8 <__adddf3>
 80049c2:	bf00      	nop

080049c4 <__aeabi_dsub>:
 80049c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080049c8 <__adddf3>:
 80049c8:	b530      	push	{r4, r5, lr}
 80049ca:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80049ce:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80049d2:	ea94 0f05 	teq	r4, r5
 80049d6:	bf08      	it	eq
 80049d8:	ea90 0f02 	teqeq	r0, r2
 80049dc:	bf1f      	itttt	ne
 80049de:	ea54 0c00 	orrsne.w	ip, r4, r0
 80049e2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80049e6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80049ea:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80049ee:	f000 80e2 	beq.w	8004bb6 <__adddf3+0x1ee>
 80049f2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80049f6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80049fa:	bfb8      	it	lt
 80049fc:	426d      	neglt	r5, r5
 80049fe:	dd0c      	ble.n	8004a1a <__adddf3+0x52>
 8004a00:	442c      	add	r4, r5
 8004a02:	ea80 0202 	eor.w	r2, r0, r2
 8004a06:	ea81 0303 	eor.w	r3, r1, r3
 8004a0a:	ea82 0000 	eor.w	r0, r2, r0
 8004a0e:	ea83 0101 	eor.w	r1, r3, r1
 8004a12:	ea80 0202 	eor.w	r2, r0, r2
 8004a16:	ea81 0303 	eor.w	r3, r1, r3
 8004a1a:	2d36      	cmp	r5, #54	; 0x36
 8004a1c:	bf88      	it	hi
 8004a1e:	bd30      	pophi	{r4, r5, pc}
 8004a20:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8004a24:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004a28:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8004a2c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8004a30:	d002      	beq.n	8004a38 <__adddf3+0x70>
 8004a32:	4240      	negs	r0, r0
 8004a34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004a38:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8004a3c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004a40:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8004a44:	d002      	beq.n	8004a4c <__adddf3+0x84>
 8004a46:	4252      	negs	r2, r2
 8004a48:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004a4c:	ea94 0f05 	teq	r4, r5
 8004a50:	f000 80a7 	beq.w	8004ba2 <__adddf3+0x1da>
 8004a54:	f1a4 0401 	sub.w	r4, r4, #1
 8004a58:	f1d5 0e20 	rsbs	lr, r5, #32
 8004a5c:	db0d      	blt.n	8004a7a <__adddf3+0xb2>
 8004a5e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8004a62:	fa22 f205 	lsr.w	r2, r2, r5
 8004a66:	1880      	adds	r0, r0, r2
 8004a68:	f141 0100 	adc.w	r1, r1, #0
 8004a6c:	fa03 f20e 	lsl.w	r2, r3, lr
 8004a70:	1880      	adds	r0, r0, r2
 8004a72:	fa43 f305 	asr.w	r3, r3, r5
 8004a76:	4159      	adcs	r1, r3
 8004a78:	e00e      	b.n	8004a98 <__adddf3+0xd0>
 8004a7a:	f1a5 0520 	sub.w	r5, r5, #32
 8004a7e:	f10e 0e20 	add.w	lr, lr, #32
 8004a82:	2a01      	cmp	r2, #1
 8004a84:	fa03 fc0e 	lsl.w	ip, r3, lr
 8004a88:	bf28      	it	cs
 8004a8a:	f04c 0c02 	orrcs.w	ip, ip, #2
 8004a8e:	fa43 f305 	asr.w	r3, r3, r5
 8004a92:	18c0      	adds	r0, r0, r3
 8004a94:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8004a98:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004a9c:	d507      	bpl.n	8004aae <__adddf3+0xe6>
 8004a9e:	f04f 0e00 	mov.w	lr, #0
 8004aa2:	f1dc 0c00 	rsbs	ip, ip, #0
 8004aa6:	eb7e 0000 	sbcs.w	r0, lr, r0
 8004aaa:	eb6e 0101 	sbc.w	r1, lr, r1
 8004aae:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004ab2:	d31b      	bcc.n	8004aec <__adddf3+0x124>
 8004ab4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8004ab8:	d30c      	bcc.n	8004ad4 <__adddf3+0x10c>
 8004aba:	0849      	lsrs	r1, r1, #1
 8004abc:	ea5f 0030 	movs.w	r0, r0, rrx
 8004ac0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8004ac4:	f104 0401 	add.w	r4, r4, #1
 8004ac8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8004acc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8004ad0:	f080 809a 	bcs.w	8004c08 <__adddf3+0x240>
 8004ad4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8004ad8:	bf08      	it	eq
 8004ada:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004ade:	f150 0000 	adcs.w	r0, r0, #0
 8004ae2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004ae6:	ea41 0105 	orr.w	r1, r1, r5
 8004aea:	bd30      	pop	{r4, r5, pc}
 8004aec:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8004af0:	4140      	adcs	r0, r0
 8004af2:	eb41 0101 	adc.w	r1, r1, r1
 8004af6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004afa:	f1a4 0401 	sub.w	r4, r4, #1
 8004afe:	d1e9      	bne.n	8004ad4 <__adddf3+0x10c>
 8004b00:	f091 0f00 	teq	r1, #0
 8004b04:	bf04      	itt	eq
 8004b06:	4601      	moveq	r1, r0
 8004b08:	2000      	moveq	r0, #0
 8004b0a:	fab1 f381 	clz	r3, r1
 8004b0e:	bf08      	it	eq
 8004b10:	3320      	addeq	r3, #32
 8004b12:	f1a3 030b 	sub.w	r3, r3, #11
 8004b16:	f1b3 0220 	subs.w	r2, r3, #32
 8004b1a:	da0c      	bge.n	8004b36 <__adddf3+0x16e>
 8004b1c:	320c      	adds	r2, #12
 8004b1e:	dd08      	ble.n	8004b32 <__adddf3+0x16a>
 8004b20:	f102 0c14 	add.w	ip, r2, #20
 8004b24:	f1c2 020c 	rsb	r2, r2, #12
 8004b28:	fa01 f00c 	lsl.w	r0, r1, ip
 8004b2c:	fa21 f102 	lsr.w	r1, r1, r2
 8004b30:	e00c      	b.n	8004b4c <__adddf3+0x184>
 8004b32:	f102 0214 	add.w	r2, r2, #20
 8004b36:	bfd8      	it	le
 8004b38:	f1c2 0c20 	rsble	ip, r2, #32
 8004b3c:	fa01 f102 	lsl.w	r1, r1, r2
 8004b40:	fa20 fc0c 	lsr.w	ip, r0, ip
 8004b44:	bfdc      	itt	le
 8004b46:	ea41 010c 	orrle.w	r1, r1, ip
 8004b4a:	4090      	lslle	r0, r2
 8004b4c:	1ae4      	subs	r4, r4, r3
 8004b4e:	bfa2      	ittt	ge
 8004b50:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8004b54:	4329      	orrge	r1, r5
 8004b56:	bd30      	popge	{r4, r5, pc}
 8004b58:	ea6f 0404 	mvn.w	r4, r4
 8004b5c:	3c1f      	subs	r4, #31
 8004b5e:	da1c      	bge.n	8004b9a <__adddf3+0x1d2>
 8004b60:	340c      	adds	r4, #12
 8004b62:	dc0e      	bgt.n	8004b82 <__adddf3+0x1ba>
 8004b64:	f104 0414 	add.w	r4, r4, #20
 8004b68:	f1c4 0220 	rsb	r2, r4, #32
 8004b6c:	fa20 f004 	lsr.w	r0, r0, r4
 8004b70:	fa01 f302 	lsl.w	r3, r1, r2
 8004b74:	ea40 0003 	orr.w	r0, r0, r3
 8004b78:	fa21 f304 	lsr.w	r3, r1, r4
 8004b7c:	ea45 0103 	orr.w	r1, r5, r3
 8004b80:	bd30      	pop	{r4, r5, pc}
 8004b82:	f1c4 040c 	rsb	r4, r4, #12
 8004b86:	f1c4 0220 	rsb	r2, r4, #32
 8004b8a:	fa20 f002 	lsr.w	r0, r0, r2
 8004b8e:	fa01 f304 	lsl.w	r3, r1, r4
 8004b92:	ea40 0003 	orr.w	r0, r0, r3
 8004b96:	4629      	mov	r1, r5
 8004b98:	bd30      	pop	{r4, r5, pc}
 8004b9a:	fa21 f004 	lsr.w	r0, r1, r4
 8004b9e:	4629      	mov	r1, r5
 8004ba0:	bd30      	pop	{r4, r5, pc}
 8004ba2:	f094 0f00 	teq	r4, #0
 8004ba6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8004baa:	bf06      	itte	eq
 8004bac:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8004bb0:	3401      	addeq	r4, #1
 8004bb2:	3d01      	subne	r5, #1
 8004bb4:	e74e      	b.n	8004a54 <__adddf3+0x8c>
 8004bb6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004bba:	bf18      	it	ne
 8004bbc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004bc0:	d029      	beq.n	8004c16 <__adddf3+0x24e>
 8004bc2:	ea94 0f05 	teq	r4, r5
 8004bc6:	bf08      	it	eq
 8004bc8:	ea90 0f02 	teqeq	r0, r2
 8004bcc:	d005      	beq.n	8004bda <__adddf3+0x212>
 8004bce:	ea54 0c00 	orrs.w	ip, r4, r0
 8004bd2:	bf04      	itt	eq
 8004bd4:	4619      	moveq	r1, r3
 8004bd6:	4610      	moveq	r0, r2
 8004bd8:	bd30      	pop	{r4, r5, pc}
 8004bda:	ea91 0f03 	teq	r1, r3
 8004bde:	bf1e      	ittt	ne
 8004be0:	2100      	movne	r1, #0
 8004be2:	2000      	movne	r0, #0
 8004be4:	bd30      	popne	{r4, r5, pc}
 8004be6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8004bea:	d105      	bne.n	8004bf8 <__adddf3+0x230>
 8004bec:	0040      	lsls	r0, r0, #1
 8004bee:	4149      	adcs	r1, r1
 8004bf0:	bf28      	it	cs
 8004bf2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8004bf6:	bd30      	pop	{r4, r5, pc}
 8004bf8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8004bfc:	bf3c      	itt	cc
 8004bfe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8004c02:	bd30      	popcc	{r4, r5, pc}
 8004c04:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004c08:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8004c0c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004c10:	f04f 0000 	mov.w	r0, #0
 8004c14:	bd30      	pop	{r4, r5, pc}
 8004c16:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004c1a:	bf1a      	itte	ne
 8004c1c:	4619      	movne	r1, r3
 8004c1e:	4610      	movne	r0, r2
 8004c20:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8004c24:	bf1c      	itt	ne
 8004c26:	460b      	movne	r3, r1
 8004c28:	4602      	movne	r2, r0
 8004c2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004c2e:	bf06      	itte	eq
 8004c30:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8004c34:	ea91 0f03 	teqeq	r1, r3
 8004c38:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8004c3c:	bd30      	pop	{r4, r5, pc}
 8004c3e:	bf00      	nop

08004c40 <__aeabi_ui2d>:
 8004c40:	f090 0f00 	teq	r0, #0
 8004c44:	bf04      	itt	eq
 8004c46:	2100      	moveq	r1, #0
 8004c48:	4770      	bxeq	lr
 8004c4a:	b530      	push	{r4, r5, lr}
 8004c4c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004c50:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004c54:	f04f 0500 	mov.w	r5, #0
 8004c58:	f04f 0100 	mov.w	r1, #0
 8004c5c:	e750      	b.n	8004b00 <__adddf3+0x138>
 8004c5e:	bf00      	nop

08004c60 <__aeabi_i2d>:
 8004c60:	f090 0f00 	teq	r0, #0
 8004c64:	bf04      	itt	eq
 8004c66:	2100      	moveq	r1, #0
 8004c68:	4770      	bxeq	lr
 8004c6a:	b530      	push	{r4, r5, lr}
 8004c6c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004c70:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004c74:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8004c78:	bf48      	it	mi
 8004c7a:	4240      	negmi	r0, r0
 8004c7c:	f04f 0100 	mov.w	r1, #0
 8004c80:	e73e      	b.n	8004b00 <__adddf3+0x138>
 8004c82:	bf00      	nop

08004c84 <__aeabi_f2d>:
 8004c84:	0042      	lsls	r2, r0, #1
 8004c86:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8004c8a:	ea4f 0131 	mov.w	r1, r1, rrx
 8004c8e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004c92:	bf1f      	itttt	ne
 8004c94:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8004c98:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004c9c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8004ca0:	4770      	bxne	lr
 8004ca2:	f092 0f00 	teq	r2, #0
 8004ca6:	bf14      	ite	ne
 8004ca8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004cac:	4770      	bxeq	lr
 8004cae:	b530      	push	{r4, r5, lr}
 8004cb0:	f44f 7460 	mov.w	r4, #896	; 0x380
 8004cb4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004cb8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004cbc:	e720      	b.n	8004b00 <__adddf3+0x138>
 8004cbe:	bf00      	nop

08004cc0 <__aeabi_ul2d>:
 8004cc0:	ea50 0201 	orrs.w	r2, r0, r1
 8004cc4:	bf08      	it	eq
 8004cc6:	4770      	bxeq	lr
 8004cc8:	b530      	push	{r4, r5, lr}
 8004cca:	f04f 0500 	mov.w	r5, #0
 8004cce:	e00a      	b.n	8004ce6 <__aeabi_l2d+0x16>

08004cd0 <__aeabi_l2d>:
 8004cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8004cd4:	bf08      	it	eq
 8004cd6:	4770      	bxeq	lr
 8004cd8:	b530      	push	{r4, r5, lr}
 8004cda:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8004cde:	d502      	bpl.n	8004ce6 <__aeabi_l2d+0x16>
 8004ce0:	4240      	negs	r0, r0
 8004ce2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004ce6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004cea:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004cee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8004cf2:	f43f aedc 	beq.w	8004aae <__adddf3+0xe6>
 8004cf6:	f04f 0203 	mov.w	r2, #3
 8004cfa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004cfe:	bf18      	it	ne
 8004d00:	3203      	addne	r2, #3
 8004d02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004d06:	bf18      	it	ne
 8004d08:	3203      	addne	r2, #3
 8004d0a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8004d0e:	f1c2 0320 	rsb	r3, r2, #32
 8004d12:	fa00 fc03 	lsl.w	ip, r0, r3
 8004d16:	fa20 f002 	lsr.w	r0, r0, r2
 8004d1a:	fa01 fe03 	lsl.w	lr, r1, r3
 8004d1e:	ea40 000e 	orr.w	r0, r0, lr
 8004d22:	fa21 f102 	lsr.w	r1, r1, r2
 8004d26:	4414      	add	r4, r2
 8004d28:	e6c1      	b.n	8004aae <__adddf3+0xe6>
 8004d2a:	bf00      	nop

08004d2c <__aeabi_dmul>:
 8004d2c:	b570      	push	{r4, r5, r6, lr}
 8004d2e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004d32:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8004d36:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004d3a:	bf1d      	ittte	ne
 8004d3c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004d40:	ea94 0f0c 	teqne	r4, ip
 8004d44:	ea95 0f0c 	teqne	r5, ip
 8004d48:	f000 f8de 	bleq	8004f08 <__aeabi_dmul+0x1dc>
 8004d4c:	442c      	add	r4, r5
 8004d4e:	ea81 0603 	eor.w	r6, r1, r3
 8004d52:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8004d56:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8004d5a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8004d5e:	bf18      	it	ne
 8004d60:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8004d64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004d68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d6c:	d038      	beq.n	8004de0 <__aeabi_dmul+0xb4>
 8004d6e:	fba0 ce02 	umull	ip, lr, r0, r2
 8004d72:	f04f 0500 	mov.w	r5, #0
 8004d76:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004d7a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8004d7e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8004d82:	f04f 0600 	mov.w	r6, #0
 8004d86:	fbe1 5603 	umlal	r5, r6, r1, r3
 8004d8a:	f09c 0f00 	teq	ip, #0
 8004d8e:	bf18      	it	ne
 8004d90:	f04e 0e01 	orrne.w	lr, lr, #1
 8004d94:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8004d98:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8004d9c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8004da0:	d204      	bcs.n	8004dac <__aeabi_dmul+0x80>
 8004da2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8004da6:	416d      	adcs	r5, r5
 8004da8:	eb46 0606 	adc.w	r6, r6, r6
 8004dac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8004db0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004db4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004db8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8004dbc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8004dc0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004dc4:	bf88      	it	hi
 8004dc6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004dca:	d81e      	bhi.n	8004e0a <__aeabi_dmul+0xde>
 8004dcc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8004dd0:	bf08      	it	eq
 8004dd2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8004dd6:	f150 0000 	adcs.w	r0, r0, #0
 8004dda:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004dde:	bd70      	pop	{r4, r5, r6, pc}
 8004de0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8004de4:	ea46 0101 	orr.w	r1, r6, r1
 8004de8:	ea40 0002 	orr.w	r0, r0, r2
 8004dec:	ea81 0103 	eor.w	r1, r1, r3
 8004df0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8004df4:	bfc2      	ittt	gt
 8004df6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004dfa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004dfe:	bd70      	popgt	{r4, r5, r6, pc}
 8004e00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004e04:	f04f 0e00 	mov.w	lr, #0
 8004e08:	3c01      	subs	r4, #1
 8004e0a:	f300 80ab 	bgt.w	8004f64 <__aeabi_dmul+0x238>
 8004e0e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8004e12:	bfde      	ittt	le
 8004e14:	2000      	movle	r0, #0
 8004e16:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8004e1a:	bd70      	pople	{r4, r5, r6, pc}
 8004e1c:	f1c4 0400 	rsb	r4, r4, #0
 8004e20:	3c20      	subs	r4, #32
 8004e22:	da35      	bge.n	8004e90 <__aeabi_dmul+0x164>
 8004e24:	340c      	adds	r4, #12
 8004e26:	dc1b      	bgt.n	8004e60 <__aeabi_dmul+0x134>
 8004e28:	f104 0414 	add.w	r4, r4, #20
 8004e2c:	f1c4 0520 	rsb	r5, r4, #32
 8004e30:	fa00 f305 	lsl.w	r3, r0, r5
 8004e34:	fa20 f004 	lsr.w	r0, r0, r4
 8004e38:	fa01 f205 	lsl.w	r2, r1, r5
 8004e3c:	ea40 0002 	orr.w	r0, r0, r2
 8004e40:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8004e44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004e48:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004e4c:	fa21 f604 	lsr.w	r6, r1, r4
 8004e50:	eb42 0106 	adc.w	r1, r2, r6
 8004e54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004e58:	bf08      	it	eq
 8004e5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004e5e:	bd70      	pop	{r4, r5, r6, pc}
 8004e60:	f1c4 040c 	rsb	r4, r4, #12
 8004e64:	f1c4 0520 	rsb	r5, r4, #32
 8004e68:	fa00 f304 	lsl.w	r3, r0, r4
 8004e6c:	fa20 f005 	lsr.w	r0, r0, r5
 8004e70:	fa01 f204 	lsl.w	r2, r1, r4
 8004e74:	ea40 0002 	orr.w	r0, r0, r2
 8004e78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004e7c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004e80:	f141 0100 	adc.w	r1, r1, #0
 8004e84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004e88:	bf08      	it	eq
 8004e8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004e8e:	bd70      	pop	{r4, r5, r6, pc}
 8004e90:	f1c4 0520 	rsb	r5, r4, #32
 8004e94:	fa00 f205 	lsl.w	r2, r0, r5
 8004e98:	ea4e 0e02 	orr.w	lr, lr, r2
 8004e9c:	fa20 f304 	lsr.w	r3, r0, r4
 8004ea0:	fa01 f205 	lsl.w	r2, r1, r5
 8004ea4:	ea43 0302 	orr.w	r3, r3, r2
 8004ea8:	fa21 f004 	lsr.w	r0, r1, r4
 8004eac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004eb0:	fa21 f204 	lsr.w	r2, r1, r4
 8004eb4:	ea20 0002 	bic.w	r0, r0, r2
 8004eb8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8004ebc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004ec0:	bf08      	it	eq
 8004ec2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004ec6:	bd70      	pop	{r4, r5, r6, pc}
 8004ec8:	f094 0f00 	teq	r4, #0
 8004ecc:	d10f      	bne.n	8004eee <__aeabi_dmul+0x1c2>
 8004ece:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8004ed2:	0040      	lsls	r0, r0, #1
 8004ed4:	eb41 0101 	adc.w	r1, r1, r1
 8004ed8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004edc:	bf08      	it	eq
 8004ede:	3c01      	subeq	r4, #1
 8004ee0:	d0f7      	beq.n	8004ed2 <__aeabi_dmul+0x1a6>
 8004ee2:	ea41 0106 	orr.w	r1, r1, r6
 8004ee6:	f095 0f00 	teq	r5, #0
 8004eea:	bf18      	it	ne
 8004eec:	4770      	bxne	lr
 8004eee:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8004ef2:	0052      	lsls	r2, r2, #1
 8004ef4:	eb43 0303 	adc.w	r3, r3, r3
 8004ef8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004efc:	bf08      	it	eq
 8004efe:	3d01      	subeq	r5, #1
 8004f00:	d0f7      	beq.n	8004ef2 <__aeabi_dmul+0x1c6>
 8004f02:	ea43 0306 	orr.w	r3, r3, r6
 8004f06:	4770      	bx	lr
 8004f08:	ea94 0f0c 	teq	r4, ip
 8004f0c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004f10:	bf18      	it	ne
 8004f12:	ea95 0f0c 	teqne	r5, ip
 8004f16:	d00c      	beq.n	8004f32 <__aeabi_dmul+0x206>
 8004f18:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004f1c:	bf18      	it	ne
 8004f1e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004f22:	d1d1      	bne.n	8004ec8 <__aeabi_dmul+0x19c>
 8004f24:	ea81 0103 	eor.w	r1, r1, r3
 8004f28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004f2c:	f04f 0000 	mov.w	r0, #0
 8004f30:	bd70      	pop	{r4, r5, r6, pc}
 8004f32:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004f36:	bf06      	itte	eq
 8004f38:	4610      	moveq	r0, r2
 8004f3a:	4619      	moveq	r1, r3
 8004f3c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004f40:	d019      	beq.n	8004f76 <__aeabi_dmul+0x24a>
 8004f42:	ea94 0f0c 	teq	r4, ip
 8004f46:	d102      	bne.n	8004f4e <__aeabi_dmul+0x222>
 8004f48:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8004f4c:	d113      	bne.n	8004f76 <__aeabi_dmul+0x24a>
 8004f4e:	ea95 0f0c 	teq	r5, ip
 8004f52:	d105      	bne.n	8004f60 <__aeabi_dmul+0x234>
 8004f54:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8004f58:	bf1c      	itt	ne
 8004f5a:	4610      	movne	r0, r2
 8004f5c:	4619      	movne	r1, r3
 8004f5e:	d10a      	bne.n	8004f76 <__aeabi_dmul+0x24a>
 8004f60:	ea81 0103 	eor.w	r1, r1, r3
 8004f64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004f68:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004f6c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004f70:	f04f 0000 	mov.w	r0, #0
 8004f74:	bd70      	pop	{r4, r5, r6, pc}
 8004f76:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004f7a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8004f7e:	bd70      	pop	{r4, r5, r6, pc}

08004f80 <__aeabi_ddiv>:
 8004f80:	b570      	push	{r4, r5, r6, lr}
 8004f82:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004f86:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8004f8a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004f8e:	bf1d      	ittte	ne
 8004f90:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004f94:	ea94 0f0c 	teqne	r4, ip
 8004f98:	ea95 0f0c 	teqne	r5, ip
 8004f9c:	f000 f8a7 	bleq	80050ee <__aeabi_ddiv+0x16e>
 8004fa0:	eba4 0405 	sub.w	r4, r4, r5
 8004fa4:	ea81 0e03 	eor.w	lr, r1, r3
 8004fa8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004fac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004fb0:	f000 8088 	beq.w	80050c4 <__aeabi_ddiv+0x144>
 8004fb4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004fb8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8004fbc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8004fc0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004fc4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004fc8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004fcc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8004fd0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004fd4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8004fd8:	429d      	cmp	r5, r3
 8004fda:	bf08      	it	eq
 8004fdc:	4296      	cmpeq	r6, r2
 8004fde:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8004fe2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8004fe6:	d202      	bcs.n	8004fee <__aeabi_ddiv+0x6e>
 8004fe8:	085b      	lsrs	r3, r3, #1
 8004fea:	ea4f 0232 	mov.w	r2, r2, rrx
 8004fee:	1ab6      	subs	r6, r6, r2
 8004ff0:	eb65 0503 	sbc.w	r5, r5, r3
 8004ff4:	085b      	lsrs	r3, r3, #1
 8004ff6:	ea4f 0232 	mov.w	r2, r2, rrx
 8004ffa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004ffe:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8005002:	ebb6 0e02 	subs.w	lr, r6, r2
 8005006:	eb75 0e03 	sbcs.w	lr, r5, r3
 800500a:	bf22      	ittt	cs
 800500c:	1ab6      	subcs	r6, r6, r2
 800500e:	4675      	movcs	r5, lr
 8005010:	ea40 000c 	orrcs.w	r0, r0, ip
 8005014:	085b      	lsrs	r3, r3, #1
 8005016:	ea4f 0232 	mov.w	r2, r2, rrx
 800501a:	ebb6 0e02 	subs.w	lr, r6, r2
 800501e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005022:	bf22      	ittt	cs
 8005024:	1ab6      	subcs	r6, r6, r2
 8005026:	4675      	movcs	r5, lr
 8005028:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800502c:	085b      	lsrs	r3, r3, #1
 800502e:	ea4f 0232 	mov.w	r2, r2, rrx
 8005032:	ebb6 0e02 	subs.w	lr, r6, r2
 8005036:	eb75 0e03 	sbcs.w	lr, r5, r3
 800503a:	bf22      	ittt	cs
 800503c:	1ab6      	subcs	r6, r6, r2
 800503e:	4675      	movcs	r5, lr
 8005040:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8005044:	085b      	lsrs	r3, r3, #1
 8005046:	ea4f 0232 	mov.w	r2, r2, rrx
 800504a:	ebb6 0e02 	subs.w	lr, r6, r2
 800504e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005052:	bf22      	ittt	cs
 8005054:	1ab6      	subcs	r6, r6, r2
 8005056:	4675      	movcs	r5, lr
 8005058:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800505c:	ea55 0e06 	orrs.w	lr, r5, r6
 8005060:	d018      	beq.n	8005094 <__aeabi_ddiv+0x114>
 8005062:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8005066:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800506a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800506e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005072:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8005076:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800507a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800507e:	d1c0      	bne.n	8005002 <__aeabi_ddiv+0x82>
 8005080:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005084:	d10b      	bne.n	800509e <__aeabi_ddiv+0x11e>
 8005086:	ea41 0100 	orr.w	r1, r1, r0
 800508a:	f04f 0000 	mov.w	r0, #0
 800508e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8005092:	e7b6      	b.n	8005002 <__aeabi_ddiv+0x82>
 8005094:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005098:	bf04      	itt	eq
 800509a:	4301      	orreq	r1, r0
 800509c:	2000      	moveq	r0, #0
 800509e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80050a2:	bf88      	it	hi
 80050a4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80050a8:	f63f aeaf 	bhi.w	8004e0a <__aeabi_dmul+0xde>
 80050ac:	ebb5 0c03 	subs.w	ip, r5, r3
 80050b0:	bf04      	itt	eq
 80050b2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80050b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80050ba:	f150 0000 	adcs.w	r0, r0, #0
 80050be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80050c2:	bd70      	pop	{r4, r5, r6, pc}
 80050c4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80050c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80050cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80050d0:	bfc2      	ittt	gt
 80050d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80050d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80050da:	bd70      	popgt	{r4, r5, r6, pc}
 80050dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80050e0:	f04f 0e00 	mov.w	lr, #0
 80050e4:	3c01      	subs	r4, #1
 80050e6:	e690      	b.n	8004e0a <__aeabi_dmul+0xde>
 80050e8:	ea45 0e06 	orr.w	lr, r5, r6
 80050ec:	e68d      	b.n	8004e0a <__aeabi_dmul+0xde>
 80050ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80050f2:	ea94 0f0c 	teq	r4, ip
 80050f6:	bf08      	it	eq
 80050f8:	ea95 0f0c 	teqeq	r5, ip
 80050fc:	f43f af3b 	beq.w	8004f76 <__aeabi_dmul+0x24a>
 8005100:	ea94 0f0c 	teq	r4, ip
 8005104:	d10a      	bne.n	800511c <__aeabi_ddiv+0x19c>
 8005106:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800510a:	f47f af34 	bne.w	8004f76 <__aeabi_dmul+0x24a>
 800510e:	ea95 0f0c 	teq	r5, ip
 8005112:	f47f af25 	bne.w	8004f60 <__aeabi_dmul+0x234>
 8005116:	4610      	mov	r0, r2
 8005118:	4619      	mov	r1, r3
 800511a:	e72c      	b.n	8004f76 <__aeabi_dmul+0x24a>
 800511c:	ea95 0f0c 	teq	r5, ip
 8005120:	d106      	bne.n	8005130 <__aeabi_ddiv+0x1b0>
 8005122:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8005126:	f43f aefd 	beq.w	8004f24 <__aeabi_dmul+0x1f8>
 800512a:	4610      	mov	r0, r2
 800512c:	4619      	mov	r1, r3
 800512e:	e722      	b.n	8004f76 <__aeabi_dmul+0x24a>
 8005130:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005134:	bf18      	it	ne
 8005136:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800513a:	f47f aec5 	bne.w	8004ec8 <__aeabi_dmul+0x19c>
 800513e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8005142:	f47f af0d 	bne.w	8004f60 <__aeabi_dmul+0x234>
 8005146:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800514a:	f47f aeeb 	bne.w	8004f24 <__aeabi_dmul+0x1f8>
 800514e:	e712      	b.n	8004f76 <__aeabi_dmul+0x24a>

08005150 <__aeabi_d2iz>:
 8005150:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8005154:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8005158:	d215      	bcs.n	8005186 <__aeabi_d2iz+0x36>
 800515a:	d511      	bpl.n	8005180 <__aeabi_d2iz+0x30>
 800515c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8005160:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8005164:	d912      	bls.n	800518c <__aeabi_d2iz+0x3c>
 8005166:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800516a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800516e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8005172:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8005176:	fa23 f002 	lsr.w	r0, r3, r2
 800517a:	bf18      	it	ne
 800517c:	4240      	negne	r0, r0
 800517e:	4770      	bx	lr
 8005180:	f04f 0000 	mov.w	r0, #0
 8005184:	4770      	bx	lr
 8005186:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800518a:	d105      	bne.n	8005198 <__aeabi_d2iz+0x48>
 800518c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8005190:	bf08      	it	eq
 8005192:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8005196:	4770      	bx	lr
 8005198:	f04f 0000 	mov.w	r0, #0
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop

080051a0 <__aeabi_frsub>:
 80051a0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80051a4:	e002      	b.n	80051ac <__addsf3>
 80051a6:	bf00      	nop

080051a8 <__aeabi_fsub>:
 80051a8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080051ac <__addsf3>:
 80051ac:	0042      	lsls	r2, r0, #1
 80051ae:	bf1f      	itttt	ne
 80051b0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80051b4:	ea92 0f03 	teqne	r2, r3
 80051b8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80051bc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80051c0:	d06a      	beq.n	8005298 <__addsf3+0xec>
 80051c2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80051c6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80051ca:	bfc1      	itttt	gt
 80051cc:	18d2      	addgt	r2, r2, r3
 80051ce:	4041      	eorgt	r1, r0
 80051d0:	4048      	eorgt	r0, r1
 80051d2:	4041      	eorgt	r1, r0
 80051d4:	bfb8      	it	lt
 80051d6:	425b      	neglt	r3, r3
 80051d8:	2b19      	cmp	r3, #25
 80051da:	bf88      	it	hi
 80051dc:	4770      	bxhi	lr
 80051de:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80051e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80051e6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80051ea:	bf18      	it	ne
 80051ec:	4240      	negne	r0, r0
 80051ee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80051f2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80051f6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80051fa:	bf18      	it	ne
 80051fc:	4249      	negne	r1, r1
 80051fe:	ea92 0f03 	teq	r2, r3
 8005202:	d03f      	beq.n	8005284 <__addsf3+0xd8>
 8005204:	f1a2 0201 	sub.w	r2, r2, #1
 8005208:	fa41 fc03 	asr.w	ip, r1, r3
 800520c:	eb10 000c 	adds.w	r0, r0, ip
 8005210:	f1c3 0320 	rsb	r3, r3, #32
 8005214:	fa01 f103 	lsl.w	r1, r1, r3
 8005218:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800521c:	d502      	bpl.n	8005224 <__addsf3+0x78>
 800521e:	4249      	negs	r1, r1
 8005220:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8005224:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8005228:	d313      	bcc.n	8005252 <__addsf3+0xa6>
 800522a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800522e:	d306      	bcc.n	800523e <__addsf3+0x92>
 8005230:	0840      	lsrs	r0, r0, #1
 8005232:	ea4f 0131 	mov.w	r1, r1, rrx
 8005236:	f102 0201 	add.w	r2, r2, #1
 800523a:	2afe      	cmp	r2, #254	; 0xfe
 800523c:	d251      	bcs.n	80052e2 <__addsf3+0x136>
 800523e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8005242:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8005246:	bf08      	it	eq
 8005248:	f020 0001 	biceq.w	r0, r0, #1
 800524c:	ea40 0003 	orr.w	r0, r0, r3
 8005250:	4770      	bx	lr
 8005252:	0049      	lsls	r1, r1, #1
 8005254:	eb40 0000 	adc.w	r0, r0, r0
 8005258:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800525c:	f1a2 0201 	sub.w	r2, r2, #1
 8005260:	d1ed      	bne.n	800523e <__addsf3+0x92>
 8005262:	fab0 fc80 	clz	ip, r0
 8005266:	f1ac 0c08 	sub.w	ip, ip, #8
 800526a:	ebb2 020c 	subs.w	r2, r2, ip
 800526e:	fa00 f00c 	lsl.w	r0, r0, ip
 8005272:	bfaa      	itet	ge
 8005274:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8005278:	4252      	neglt	r2, r2
 800527a:	4318      	orrge	r0, r3
 800527c:	bfbc      	itt	lt
 800527e:	40d0      	lsrlt	r0, r2
 8005280:	4318      	orrlt	r0, r3
 8005282:	4770      	bx	lr
 8005284:	f092 0f00 	teq	r2, #0
 8005288:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800528c:	bf06      	itte	eq
 800528e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8005292:	3201      	addeq	r2, #1
 8005294:	3b01      	subne	r3, #1
 8005296:	e7b5      	b.n	8005204 <__addsf3+0x58>
 8005298:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800529c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80052a0:	bf18      	it	ne
 80052a2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80052a6:	d021      	beq.n	80052ec <__addsf3+0x140>
 80052a8:	ea92 0f03 	teq	r2, r3
 80052ac:	d004      	beq.n	80052b8 <__addsf3+0x10c>
 80052ae:	f092 0f00 	teq	r2, #0
 80052b2:	bf08      	it	eq
 80052b4:	4608      	moveq	r0, r1
 80052b6:	4770      	bx	lr
 80052b8:	ea90 0f01 	teq	r0, r1
 80052bc:	bf1c      	itt	ne
 80052be:	2000      	movne	r0, #0
 80052c0:	4770      	bxne	lr
 80052c2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80052c6:	d104      	bne.n	80052d2 <__addsf3+0x126>
 80052c8:	0040      	lsls	r0, r0, #1
 80052ca:	bf28      	it	cs
 80052cc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80052d0:	4770      	bx	lr
 80052d2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80052d6:	bf3c      	itt	cc
 80052d8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80052dc:	4770      	bxcc	lr
 80052de:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80052e2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80052e6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80052ea:	4770      	bx	lr
 80052ec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80052f0:	bf16      	itet	ne
 80052f2:	4608      	movne	r0, r1
 80052f4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80052f8:	4601      	movne	r1, r0
 80052fa:	0242      	lsls	r2, r0, #9
 80052fc:	bf06      	itte	eq
 80052fe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8005302:	ea90 0f01 	teqeq	r0, r1
 8005306:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800530a:	4770      	bx	lr

0800530c <__aeabi_ui2f>:
 800530c:	f04f 0300 	mov.w	r3, #0
 8005310:	e004      	b.n	800531c <__aeabi_i2f+0x8>
 8005312:	bf00      	nop

08005314 <__aeabi_i2f>:
 8005314:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8005318:	bf48      	it	mi
 800531a:	4240      	negmi	r0, r0
 800531c:	ea5f 0c00 	movs.w	ip, r0
 8005320:	bf08      	it	eq
 8005322:	4770      	bxeq	lr
 8005324:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8005328:	4601      	mov	r1, r0
 800532a:	f04f 0000 	mov.w	r0, #0
 800532e:	e01c      	b.n	800536a <__aeabi_l2f+0x2a>

08005330 <__aeabi_ul2f>:
 8005330:	ea50 0201 	orrs.w	r2, r0, r1
 8005334:	bf08      	it	eq
 8005336:	4770      	bxeq	lr
 8005338:	f04f 0300 	mov.w	r3, #0
 800533c:	e00a      	b.n	8005354 <__aeabi_l2f+0x14>
 800533e:	bf00      	nop

08005340 <__aeabi_l2f>:
 8005340:	ea50 0201 	orrs.w	r2, r0, r1
 8005344:	bf08      	it	eq
 8005346:	4770      	bxeq	lr
 8005348:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800534c:	d502      	bpl.n	8005354 <__aeabi_l2f+0x14>
 800534e:	4240      	negs	r0, r0
 8005350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005354:	ea5f 0c01 	movs.w	ip, r1
 8005358:	bf02      	ittt	eq
 800535a:	4684      	moveq	ip, r0
 800535c:	4601      	moveq	r1, r0
 800535e:	2000      	moveq	r0, #0
 8005360:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8005364:	bf08      	it	eq
 8005366:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800536a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800536e:	fabc f28c 	clz	r2, ip
 8005372:	3a08      	subs	r2, #8
 8005374:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8005378:	db10      	blt.n	800539c <__aeabi_l2f+0x5c>
 800537a:	fa01 fc02 	lsl.w	ip, r1, r2
 800537e:	4463      	add	r3, ip
 8005380:	fa00 fc02 	lsl.w	ip, r0, r2
 8005384:	f1c2 0220 	rsb	r2, r2, #32
 8005388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800538c:	fa20 f202 	lsr.w	r2, r0, r2
 8005390:	eb43 0002 	adc.w	r0, r3, r2
 8005394:	bf08      	it	eq
 8005396:	f020 0001 	biceq.w	r0, r0, #1
 800539a:	4770      	bx	lr
 800539c:	f102 0220 	add.w	r2, r2, #32
 80053a0:	fa01 fc02 	lsl.w	ip, r1, r2
 80053a4:	f1c2 0220 	rsb	r2, r2, #32
 80053a8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80053ac:	fa21 f202 	lsr.w	r2, r1, r2
 80053b0:	eb43 0002 	adc.w	r0, r3, r2
 80053b4:	bf08      	it	eq
 80053b6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80053ba:	4770      	bx	lr

080053bc <__aeabi_fmul>:
 80053bc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80053c0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80053c4:	bf1e      	ittt	ne
 80053c6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80053ca:	ea92 0f0c 	teqne	r2, ip
 80053ce:	ea93 0f0c 	teqne	r3, ip
 80053d2:	d06f      	beq.n	80054b4 <__aeabi_fmul+0xf8>
 80053d4:	441a      	add	r2, r3
 80053d6:	ea80 0c01 	eor.w	ip, r0, r1
 80053da:	0240      	lsls	r0, r0, #9
 80053dc:	bf18      	it	ne
 80053de:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80053e2:	d01e      	beq.n	8005422 <__aeabi_fmul+0x66>
 80053e4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80053e8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80053ec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80053f0:	fba0 3101 	umull	r3, r1, r0, r1
 80053f4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80053f8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80053fc:	bf3e      	ittt	cc
 80053fe:	0049      	lslcc	r1, r1, #1
 8005400:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8005404:	005b      	lslcc	r3, r3, #1
 8005406:	ea40 0001 	orr.w	r0, r0, r1
 800540a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800540e:	2afd      	cmp	r2, #253	; 0xfd
 8005410:	d81d      	bhi.n	800544e <__aeabi_fmul+0x92>
 8005412:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005416:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800541a:	bf08      	it	eq
 800541c:	f020 0001 	biceq.w	r0, r0, #1
 8005420:	4770      	bx	lr
 8005422:	f090 0f00 	teq	r0, #0
 8005426:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800542a:	bf08      	it	eq
 800542c:	0249      	lsleq	r1, r1, #9
 800542e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8005432:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8005436:	3a7f      	subs	r2, #127	; 0x7f
 8005438:	bfc2      	ittt	gt
 800543a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800543e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8005442:	4770      	bxgt	lr
 8005444:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005448:	f04f 0300 	mov.w	r3, #0
 800544c:	3a01      	subs	r2, #1
 800544e:	dc5d      	bgt.n	800550c <__aeabi_fmul+0x150>
 8005450:	f112 0f19 	cmn.w	r2, #25
 8005454:	bfdc      	itt	le
 8005456:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800545a:	4770      	bxle	lr
 800545c:	f1c2 0200 	rsb	r2, r2, #0
 8005460:	0041      	lsls	r1, r0, #1
 8005462:	fa21 f102 	lsr.w	r1, r1, r2
 8005466:	f1c2 0220 	rsb	r2, r2, #32
 800546a:	fa00 fc02 	lsl.w	ip, r0, r2
 800546e:	ea5f 0031 	movs.w	r0, r1, rrx
 8005472:	f140 0000 	adc.w	r0, r0, #0
 8005476:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800547a:	bf08      	it	eq
 800547c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8005480:	4770      	bx	lr
 8005482:	f092 0f00 	teq	r2, #0
 8005486:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800548a:	bf02      	ittt	eq
 800548c:	0040      	lsleq	r0, r0, #1
 800548e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8005492:	3a01      	subeq	r2, #1
 8005494:	d0f9      	beq.n	800548a <__aeabi_fmul+0xce>
 8005496:	ea40 000c 	orr.w	r0, r0, ip
 800549a:	f093 0f00 	teq	r3, #0
 800549e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80054a2:	bf02      	ittt	eq
 80054a4:	0049      	lsleq	r1, r1, #1
 80054a6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80054aa:	3b01      	subeq	r3, #1
 80054ac:	d0f9      	beq.n	80054a2 <__aeabi_fmul+0xe6>
 80054ae:	ea41 010c 	orr.w	r1, r1, ip
 80054b2:	e78f      	b.n	80053d4 <__aeabi_fmul+0x18>
 80054b4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80054b8:	ea92 0f0c 	teq	r2, ip
 80054bc:	bf18      	it	ne
 80054be:	ea93 0f0c 	teqne	r3, ip
 80054c2:	d00a      	beq.n	80054da <__aeabi_fmul+0x11e>
 80054c4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80054c8:	bf18      	it	ne
 80054ca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80054ce:	d1d8      	bne.n	8005482 <__aeabi_fmul+0xc6>
 80054d0:	ea80 0001 	eor.w	r0, r0, r1
 80054d4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80054d8:	4770      	bx	lr
 80054da:	f090 0f00 	teq	r0, #0
 80054de:	bf17      	itett	ne
 80054e0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80054e4:	4608      	moveq	r0, r1
 80054e6:	f091 0f00 	teqne	r1, #0
 80054ea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80054ee:	d014      	beq.n	800551a <__aeabi_fmul+0x15e>
 80054f0:	ea92 0f0c 	teq	r2, ip
 80054f4:	d101      	bne.n	80054fa <__aeabi_fmul+0x13e>
 80054f6:	0242      	lsls	r2, r0, #9
 80054f8:	d10f      	bne.n	800551a <__aeabi_fmul+0x15e>
 80054fa:	ea93 0f0c 	teq	r3, ip
 80054fe:	d103      	bne.n	8005508 <__aeabi_fmul+0x14c>
 8005500:	024b      	lsls	r3, r1, #9
 8005502:	bf18      	it	ne
 8005504:	4608      	movne	r0, r1
 8005506:	d108      	bne.n	800551a <__aeabi_fmul+0x15e>
 8005508:	ea80 0001 	eor.w	r0, r0, r1
 800550c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005510:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8005514:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005518:	4770      	bx	lr
 800551a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800551e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8005522:	4770      	bx	lr

08005524 <__aeabi_fdiv>:
 8005524:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8005528:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800552c:	bf1e      	ittt	ne
 800552e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8005532:	ea92 0f0c 	teqne	r2, ip
 8005536:	ea93 0f0c 	teqne	r3, ip
 800553a:	d069      	beq.n	8005610 <__aeabi_fdiv+0xec>
 800553c:	eba2 0203 	sub.w	r2, r2, r3
 8005540:	ea80 0c01 	eor.w	ip, r0, r1
 8005544:	0249      	lsls	r1, r1, #9
 8005546:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800554a:	d037      	beq.n	80055bc <__aeabi_fdiv+0x98>
 800554c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005550:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8005554:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8005558:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800555c:	428b      	cmp	r3, r1
 800555e:	bf38      	it	cc
 8005560:	005b      	lslcc	r3, r3, #1
 8005562:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8005566:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800556a:	428b      	cmp	r3, r1
 800556c:	bf24      	itt	cs
 800556e:	1a5b      	subcs	r3, r3, r1
 8005570:	ea40 000c 	orrcs.w	r0, r0, ip
 8005574:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8005578:	bf24      	itt	cs
 800557a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800557e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8005582:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8005586:	bf24      	itt	cs
 8005588:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800558c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8005590:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8005594:	bf24      	itt	cs
 8005596:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800559a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800559e:	011b      	lsls	r3, r3, #4
 80055a0:	bf18      	it	ne
 80055a2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80055a6:	d1e0      	bne.n	800556a <__aeabi_fdiv+0x46>
 80055a8:	2afd      	cmp	r2, #253	; 0xfd
 80055aa:	f63f af50 	bhi.w	800544e <__aeabi_fmul+0x92>
 80055ae:	428b      	cmp	r3, r1
 80055b0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80055b4:	bf08      	it	eq
 80055b6:	f020 0001 	biceq.w	r0, r0, #1
 80055ba:	4770      	bx	lr
 80055bc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80055c0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80055c4:	327f      	adds	r2, #127	; 0x7f
 80055c6:	bfc2      	ittt	gt
 80055c8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80055cc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80055d0:	4770      	bxgt	lr
 80055d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80055d6:	f04f 0300 	mov.w	r3, #0
 80055da:	3a01      	subs	r2, #1
 80055dc:	e737      	b.n	800544e <__aeabi_fmul+0x92>
 80055de:	f092 0f00 	teq	r2, #0
 80055e2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80055e6:	bf02      	ittt	eq
 80055e8:	0040      	lsleq	r0, r0, #1
 80055ea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80055ee:	3a01      	subeq	r2, #1
 80055f0:	d0f9      	beq.n	80055e6 <__aeabi_fdiv+0xc2>
 80055f2:	ea40 000c 	orr.w	r0, r0, ip
 80055f6:	f093 0f00 	teq	r3, #0
 80055fa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80055fe:	bf02      	ittt	eq
 8005600:	0049      	lsleq	r1, r1, #1
 8005602:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8005606:	3b01      	subeq	r3, #1
 8005608:	d0f9      	beq.n	80055fe <__aeabi_fdiv+0xda>
 800560a:	ea41 010c 	orr.w	r1, r1, ip
 800560e:	e795      	b.n	800553c <__aeabi_fdiv+0x18>
 8005610:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8005614:	ea92 0f0c 	teq	r2, ip
 8005618:	d108      	bne.n	800562c <__aeabi_fdiv+0x108>
 800561a:	0242      	lsls	r2, r0, #9
 800561c:	f47f af7d 	bne.w	800551a <__aeabi_fmul+0x15e>
 8005620:	ea93 0f0c 	teq	r3, ip
 8005624:	f47f af70 	bne.w	8005508 <__aeabi_fmul+0x14c>
 8005628:	4608      	mov	r0, r1
 800562a:	e776      	b.n	800551a <__aeabi_fmul+0x15e>
 800562c:	ea93 0f0c 	teq	r3, ip
 8005630:	d104      	bne.n	800563c <__aeabi_fdiv+0x118>
 8005632:	024b      	lsls	r3, r1, #9
 8005634:	f43f af4c 	beq.w	80054d0 <__aeabi_fmul+0x114>
 8005638:	4608      	mov	r0, r1
 800563a:	e76e      	b.n	800551a <__aeabi_fmul+0x15e>
 800563c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8005640:	bf18      	it	ne
 8005642:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8005646:	d1ca      	bne.n	80055de <__aeabi_fdiv+0xba>
 8005648:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800564c:	f47f af5c 	bne.w	8005508 <__aeabi_fmul+0x14c>
 8005650:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8005654:	f47f af3c 	bne.w	80054d0 <__aeabi_fmul+0x114>
 8005658:	e75f      	b.n	800551a <__aeabi_fmul+0x15e>
 800565a:	bf00      	nop

0800565c <__gesf2>:
 800565c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8005660:	e006      	b.n	8005670 <__cmpsf2+0x4>
 8005662:	bf00      	nop

08005664 <__lesf2>:
 8005664:	f04f 0c01 	mov.w	ip, #1
 8005668:	e002      	b.n	8005670 <__cmpsf2+0x4>
 800566a:	bf00      	nop

0800566c <__cmpsf2>:
 800566c:	f04f 0c01 	mov.w	ip, #1
 8005670:	f84d cd04 	str.w	ip, [sp, #-4]!
 8005674:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8005678:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800567c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8005680:	bf18      	it	ne
 8005682:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8005686:	d011      	beq.n	80056ac <__cmpsf2+0x40>
 8005688:	b001      	add	sp, #4
 800568a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800568e:	bf18      	it	ne
 8005690:	ea90 0f01 	teqne	r0, r1
 8005694:	bf58      	it	pl
 8005696:	ebb2 0003 	subspl.w	r0, r2, r3
 800569a:	bf88      	it	hi
 800569c:	17c8      	asrhi	r0, r1, #31
 800569e:	bf38      	it	cc
 80056a0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80056a4:	bf18      	it	ne
 80056a6:	f040 0001 	orrne.w	r0, r0, #1
 80056aa:	4770      	bx	lr
 80056ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80056b0:	d102      	bne.n	80056b8 <__cmpsf2+0x4c>
 80056b2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80056b6:	d105      	bne.n	80056c4 <__cmpsf2+0x58>
 80056b8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80056bc:	d1e4      	bne.n	8005688 <__cmpsf2+0x1c>
 80056be:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80056c2:	d0e1      	beq.n	8005688 <__cmpsf2+0x1c>
 80056c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop

080056cc <__aeabi_cfrcmple>:
 80056cc:	4684      	mov	ip, r0
 80056ce:	4608      	mov	r0, r1
 80056d0:	4661      	mov	r1, ip
 80056d2:	e7ff      	b.n	80056d4 <__aeabi_cfcmpeq>

080056d4 <__aeabi_cfcmpeq>:
 80056d4:	b50f      	push	{r0, r1, r2, r3, lr}
 80056d6:	f7ff ffc9 	bl	800566c <__cmpsf2>
 80056da:	2800      	cmp	r0, #0
 80056dc:	bf48      	it	mi
 80056de:	f110 0f00 	cmnmi.w	r0, #0
 80056e2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080056e4 <__aeabi_fcmpeq>:
 80056e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80056e8:	f7ff fff4 	bl	80056d4 <__aeabi_cfcmpeq>
 80056ec:	bf0c      	ite	eq
 80056ee:	2001      	moveq	r0, #1
 80056f0:	2000      	movne	r0, #0
 80056f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80056f6:	bf00      	nop

080056f8 <__aeabi_fcmplt>:
 80056f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80056fc:	f7ff ffea 	bl	80056d4 <__aeabi_cfcmpeq>
 8005700:	bf34      	ite	cc
 8005702:	2001      	movcc	r0, #1
 8005704:	2000      	movcs	r0, #0
 8005706:	f85d fb08 	ldr.w	pc, [sp], #8
 800570a:	bf00      	nop

0800570c <__aeabi_fcmple>:
 800570c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005710:	f7ff ffe0 	bl	80056d4 <__aeabi_cfcmpeq>
 8005714:	bf94      	ite	ls
 8005716:	2001      	movls	r0, #1
 8005718:	2000      	movhi	r0, #0
 800571a:	f85d fb08 	ldr.w	pc, [sp], #8
 800571e:	bf00      	nop

08005720 <__aeabi_fcmpge>:
 8005720:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005724:	f7ff ffd2 	bl	80056cc <__aeabi_cfrcmple>
 8005728:	bf94      	ite	ls
 800572a:	2001      	movls	r0, #1
 800572c:	2000      	movhi	r0, #0
 800572e:	f85d fb08 	ldr.w	pc, [sp], #8
 8005732:	bf00      	nop

08005734 <__aeabi_fcmpgt>:
 8005734:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005738:	f7ff ffc8 	bl	80056cc <__aeabi_cfrcmple>
 800573c:	bf34      	ite	cc
 800573e:	2001      	movcc	r0, #1
 8005740:	2000      	movcs	r0, #0
 8005742:	f85d fb08 	ldr.w	pc, [sp], #8
 8005746:	bf00      	nop

08005748 <__aeabi_f2iz>:
 8005748:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800574c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8005750:	d30f      	bcc.n	8005772 <__aeabi_f2iz+0x2a>
 8005752:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8005756:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800575a:	d90d      	bls.n	8005778 <__aeabi_f2iz+0x30>
 800575c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8005760:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005764:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8005768:	fa23 f002 	lsr.w	r0, r3, r2
 800576c:	bf18      	it	ne
 800576e:	4240      	negne	r0, r0
 8005770:	4770      	bx	lr
 8005772:	f04f 0000 	mov.w	r0, #0
 8005776:	4770      	bx	lr
 8005778:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800577c:	d101      	bne.n	8005782 <__aeabi_f2iz+0x3a>
 800577e:	0242      	lsls	r2, r0, #9
 8005780:	d105      	bne.n	800578e <__aeabi_f2iz+0x46>
 8005782:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8005786:	bf08      	it	eq
 8005788:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800578c:	4770      	bx	lr
 800578e:	f04f 0000 	mov.w	r0, #0
 8005792:	4770      	bx	lr

08005794 <selfrel_offset31>:
 8005794:	6803      	ldr	r3, [r0, #0]
 8005796:	005a      	lsls	r2, r3, #1
 8005798:	bf4c      	ite	mi
 800579a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800579e:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80057a2:	4418      	add	r0, r3
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop

080057a8 <search_EIT_table>:
 80057a8:	b361      	cbz	r1, 8005804 <search_EIT_table+0x5c>
 80057aa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ae:	f101 3aff 	add.w	sl, r1, #4294967295	; 0xffffffff
 80057b2:	4690      	mov	r8, r2
 80057b4:	4606      	mov	r6, r0
 80057b6:	46d1      	mov	r9, sl
 80057b8:	2700      	movs	r7, #0
 80057ba:	eb07 0409 	add.w	r4, r7, r9
 80057be:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80057c2:	1064      	asrs	r4, r4, #1
 80057c4:	00e5      	lsls	r5, r4, #3
 80057c6:	1971      	adds	r1, r6, r5
 80057c8:	4608      	mov	r0, r1
 80057ca:	f7ff ffe3 	bl	8005794 <selfrel_offset31>
 80057ce:	45a2      	cmp	sl, r4
 80057d0:	4683      	mov	fp, r0
 80057d2:	f105 0008 	add.w	r0, r5, #8
 80057d6:	4430      	add	r0, r6
 80057d8:	d009      	beq.n	80057ee <search_EIT_table+0x46>
 80057da:	f7ff ffdb 	bl	8005794 <selfrel_offset31>
 80057de:	45c3      	cmp	fp, r8
 80057e0:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 80057e4:	d805      	bhi.n	80057f2 <search_EIT_table+0x4a>
 80057e6:	4540      	cmp	r0, r8
 80057e8:	d209      	bcs.n	80057fe <search_EIT_table+0x56>
 80057ea:	1c67      	adds	r7, r4, #1
 80057ec:	e7e5      	b.n	80057ba <search_EIT_table+0x12>
 80057ee:	45c3      	cmp	fp, r8
 80057f0:	d905      	bls.n	80057fe <search_EIT_table+0x56>
 80057f2:	42a7      	cmp	r7, r4
 80057f4:	d002      	beq.n	80057fc <search_EIT_table+0x54>
 80057f6:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
 80057fa:	e7de      	b.n	80057ba <search_EIT_table+0x12>
 80057fc:	2100      	movs	r1, #0
 80057fe:	4608      	mov	r0, r1
 8005800:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005804:	4608      	mov	r0, r1
 8005806:	4770      	bx	lr

08005808 <__gnu_unwind_get_pr_addr>:
 8005808:	2801      	cmp	r0, #1
 800580a:	d007      	beq.n	800581c <__gnu_unwind_get_pr_addr+0x14>
 800580c:	2802      	cmp	r0, #2
 800580e:	d007      	beq.n	8005820 <__gnu_unwind_get_pr_addr+0x18>
 8005810:	4b04      	ldr	r3, [pc, #16]	; (8005824 <__gnu_unwind_get_pr_addr+0x1c>)
 8005812:	2800      	cmp	r0, #0
 8005814:	bf0c      	ite	eq
 8005816:	4618      	moveq	r0, r3
 8005818:	2000      	movne	r0, #0
 800581a:	4770      	bx	lr
 800581c:	4802      	ldr	r0, [pc, #8]	; (8005828 <__gnu_unwind_get_pr_addr+0x20>)
 800581e:	4770      	bx	lr
 8005820:	4802      	ldr	r0, [pc, #8]	; (800582c <__gnu_unwind_get_pr_addr+0x24>)
 8005822:	4770      	bx	lr
 8005824:	08005f1d 	.word	0x08005f1d
 8005828:	08005f21 	.word	0x08005f21
 800582c:	08005f25 	.word	0x08005f25

08005830 <get_eit_entry>:
 8005830:	b530      	push	{r4, r5, lr}
 8005832:	4b25      	ldr	r3, [pc, #148]	; (80058c8 <get_eit_entry+0x98>)
 8005834:	b083      	sub	sp, #12
 8005836:	4604      	mov	r4, r0
 8005838:	1e8d      	subs	r5, r1, #2
 800583a:	b37b      	cbz	r3, 800589c <get_eit_entry+0x6c>
 800583c:	a901      	add	r1, sp, #4
 800583e:	4628      	mov	r0, r5
 8005840:	f3af 8000 	nop.w
 8005844:	b320      	cbz	r0, 8005890 <get_eit_entry+0x60>
 8005846:	9901      	ldr	r1, [sp, #4]
 8005848:	462a      	mov	r2, r5
 800584a:	f7ff ffad 	bl	80057a8 <search_EIT_table>
 800584e:	4601      	mov	r1, r0
 8005850:	b1f0      	cbz	r0, 8005890 <get_eit_entry+0x60>
 8005852:	f7ff ff9f 	bl	8005794 <selfrel_offset31>
 8005856:	684b      	ldr	r3, [r1, #4]
 8005858:	64a0      	str	r0, [r4, #72]	; 0x48
 800585a:	2b01      	cmp	r3, #1
 800585c:	d012      	beq.n	8005884 <get_eit_entry+0x54>
 800585e:	2b00      	cmp	r3, #0
 8005860:	f101 0004 	add.w	r0, r1, #4
 8005864:	db21      	blt.n	80058aa <get_eit_entry+0x7a>
 8005866:	f7ff ff95 	bl	8005794 <selfrel_offset31>
 800586a:	2300      	movs	r3, #0
 800586c:	64e0      	str	r0, [r4, #76]	; 0x4c
 800586e:	6523      	str	r3, [r4, #80]	; 0x50
 8005870:	6803      	ldr	r3, [r0, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	db1d      	blt.n	80058b2 <get_eit_entry+0x82>
 8005876:	f7ff ff8d 	bl	8005794 <selfrel_offset31>
 800587a:	2300      	movs	r3, #0
 800587c:	6120      	str	r0, [r4, #16]
 800587e:	4618      	mov	r0, r3
 8005880:	b003      	add	sp, #12
 8005882:	bd30      	pop	{r4, r5, pc}
 8005884:	2300      	movs	r3, #0
 8005886:	6123      	str	r3, [r4, #16]
 8005888:	2305      	movs	r3, #5
 800588a:	4618      	mov	r0, r3
 800588c:	b003      	add	sp, #12
 800588e:	bd30      	pop	{r4, r5, pc}
 8005890:	2300      	movs	r3, #0
 8005892:	6123      	str	r3, [r4, #16]
 8005894:	2309      	movs	r3, #9
 8005896:	4618      	mov	r0, r3
 8005898:	b003      	add	sp, #12
 800589a:	bd30      	pop	{r4, r5, pc}
 800589c:	490b      	ldr	r1, [pc, #44]	; (80058cc <get_eit_entry+0x9c>)
 800589e:	4b0c      	ldr	r3, [pc, #48]	; (80058d0 <get_eit_entry+0xa0>)
 80058a0:	4608      	mov	r0, r1
 80058a2:	1a59      	subs	r1, r3, r1
 80058a4:	10c9      	asrs	r1, r1, #3
 80058a6:	9101      	str	r1, [sp, #4]
 80058a8:	e7ce      	b.n	8005848 <get_eit_entry+0x18>
 80058aa:	2301      	movs	r3, #1
 80058ac:	64e0      	str	r0, [r4, #76]	; 0x4c
 80058ae:	6523      	str	r3, [r4, #80]	; 0x50
 80058b0:	e7de      	b.n	8005870 <get_eit_entry+0x40>
 80058b2:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80058b6:	f7ff ffa7 	bl	8005808 <__gnu_unwind_get_pr_addr>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	6120      	str	r0, [r4, #16]
 80058be:	bf14      	ite	ne
 80058c0:	2300      	movne	r3, #0
 80058c2:	2309      	moveq	r3, #9
 80058c4:	e7db      	b.n	800587e <get_eit_entry+0x4e>
 80058c6:	bf00      	nop
 80058c8:	00000000 	.word	0x00000000
 80058cc:	08013570 	.word	0x08013570
 80058d0:	080136f0 	.word	0x080136f0

080058d4 <restore_non_core_regs>:
 80058d4:	6803      	ldr	r3, [r0, #0]
 80058d6:	b510      	push	{r4, lr}
 80058d8:	07da      	lsls	r2, r3, #31
 80058da:	4604      	mov	r4, r0
 80058dc:	d406      	bmi.n	80058ec <restore_non_core_regs+0x18>
 80058de:	079b      	lsls	r3, r3, #30
 80058e0:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80058e4:	d509      	bpl.n	80058fa <restore_non_core_regs+0x26>
 80058e6:	f000 fc5b 	bl	80061a0 <__gnu_Unwind_Restore_VFP_D>
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	0759      	lsls	r1, r3, #29
 80058ee:	d509      	bpl.n	8005904 <restore_non_core_regs+0x30>
 80058f0:	071a      	lsls	r2, r3, #28
 80058f2:	d50e      	bpl.n	8005912 <restore_non_core_regs+0x3e>
 80058f4:	06db      	lsls	r3, r3, #27
 80058f6:	d513      	bpl.n	8005920 <restore_non_core_regs+0x4c>
 80058f8:	bd10      	pop	{r4, pc}
 80058fa:	f000 fc49 	bl	8006190 <__gnu_Unwind_Restore_VFP>
 80058fe:	6823      	ldr	r3, [r4, #0]
 8005900:	0759      	lsls	r1, r3, #29
 8005902:	d4f5      	bmi.n	80058f0 <restore_non_core_regs+0x1c>
 8005904:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005908:	f000 fc52 	bl	80061b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 800590c:	6823      	ldr	r3, [r4, #0]
 800590e:	071a      	lsls	r2, r3, #28
 8005910:	d4f0      	bmi.n	80058f4 <restore_non_core_regs+0x20>
 8005912:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8005916:	f000 fc53 	bl	80061c0 <__gnu_Unwind_Restore_WMMXD>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	06db      	lsls	r3, r3, #27
 800591e:	d4eb      	bmi.n	80058f8 <restore_non_core_regs+0x24>
 8005920:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8005924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005928:	f000 bc8e 	b.w	8006248 <__gnu_Unwind_Restore_WMMXC>

0800592c <_Unwind_decode_typeinfo_ptr.isra.0>:
 800592c:	6803      	ldr	r3, [r0, #0]
 800592e:	b10b      	cbz	r3, 8005934 <_Unwind_decode_typeinfo_ptr.isra.0+0x8>
 8005930:	4418      	add	r0, r3
 8005932:	4770      	bx	lr
 8005934:	4618      	mov	r0, r3
 8005936:	4770      	bx	lr

08005938 <__gnu_unwind_24bit.isra.1>:
 8005938:	2009      	movs	r0, #9
 800593a:	4770      	bx	lr

0800593c <_Unwind_DebugHook>:
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop

08005940 <unwind_phase2>:
 8005940:	b570      	push	{r4, r5, r6, lr}
 8005942:	4604      	mov	r4, r0
 8005944:	460d      	mov	r5, r1
 8005946:	e008      	b.n	800595a <unwind_phase2+0x1a>
 8005948:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800594a:	6923      	ldr	r3, [r4, #16]
 800594c:	6162      	str	r2, [r4, #20]
 800594e:	4621      	mov	r1, r4
 8005950:	462a      	mov	r2, r5
 8005952:	2001      	movs	r0, #1
 8005954:	4798      	blx	r3
 8005956:	2808      	cmp	r0, #8
 8005958:	d108      	bne.n	800596c <unwind_phase2+0x2c>
 800595a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800595c:	4620      	mov	r0, r4
 800595e:	f7ff ff67 	bl	8005830 <get_eit_entry>
 8005962:	4606      	mov	r6, r0
 8005964:	2800      	cmp	r0, #0
 8005966:	d0ef      	beq.n	8005948 <unwind_phase2+0x8>
 8005968:	f00a fec1 	bl	80106ee <abort>
 800596c:	2807      	cmp	r0, #7
 800596e:	d1fb      	bne.n	8005968 <unwind_phase2+0x28>
 8005970:	4630      	mov	r0, r6
 8005972:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8005974:	f7ff ffe2 	bl	800593c <_Unwind_DebugHook>
 8005978:	1d28      	adds	r0, r5, #4
 800597a:	f000 fbfd 	bl	8006178 <__restore_core_regs>
 800597e:	bf00      	nop

08005980 <unwind_phase2_forced>:
 8005980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005984:	4606      	mov	r6, r0
 8005986:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 800598a:	ad03      	add	r5, sp, #12
 800598c:	1d0c      	adds	r4, r1, #4
 800598e:	4617      	mov	r7, r2
 8005990:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005992:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005994:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005996:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005998:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800599a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800599c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80059a0:	ac02      	add	r4, sp, #8
 80059a2:	f8d6 800c 	ldr.w	r8, [r6, #12]
 80059a6:	f8d6 9018 	ldr.w	r9, [r6, #24]
 80059aa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80059ae:	2300      	movs	r3, #0
 80059b0:	4630      	mov	r0, r6
 80059b2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80059b4:	6023      	str	r3, [r4, #0]
 80059b6:	f7ff ff3b 	bl	8005830 <get_eit_entry>
 80059ba:	4605      	mov	r5, r0
 80059bc:	2f00      	cmp	r7, #0
 80059be:	bf14      	ite	ne
 80059c0:	270a      	movne	r7, #10
 80059c2:	2709      	moveq	r7, #9
 80059c4:	b17d      	cbz	r5, 80059e6 <unwind_phase2_forced+0x66>
 80059c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80059c8:	f047 0110 	orr.w	r1, r7, #16
 80059cc:	e88d 0210 	stmia.w	sp, {r4, r9}
 80059d0:	4632      	mov	r2, r6
 80059d2:	6463      	str	r3, [r4, #68]	; 0x44
 80059d4:	2001      	movs	r0, #1
 80059d6:	4633      	mov	r3, r6
 80059d8:	47c0      	blx	r8
 80059da:	bb78      	cbnz	r0, 8005a3c <unwind_phase2_forced+0xbc>
 80059dc:	4628      	mov	r0, r5
 80059de:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80059e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80059e8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80059ec:	6173      	str	r3, [r6, #20]
 80059ee:	4621      	mov	r1, r4
 80059f0:	a87a      	add	r0, sp, #488	; 0x1e8
 80059f2:	f00a ff38 	bl	8010866 <memcpy>
 80059f6:	6933      	ldr	r3, [r6, #16]
 80059f8:	aa7a      	add	r2, sp, #488	; 0x1e8
 80059fa:	4631      	mov	r1, r6
 80059fc:	4638      	mov	r0, r7
 80059fe:	4798      	blx	r3
 8005a00:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8005a02:	4682      	mov	sl, r0
 8005a04:	e88d 0210 	stmia.w	sp, {r4, r9}
 8005a08:	4639      	mov	r1, r7
 8005a0a:	6463      	str	r3, [r4, #68]	; 0x44
 8005a0c:	4632      	mov	r2, r6
 8005a0e:	4633      	mov	r3, r6
 8005a10:	2001      	movs	r0, #1
 8005a12:	47c0      	blx	r8
 8005a14:	b990      	cbnz	r0, 8005a3c <unwind_phase2_forced+0xbc>
 8005a16:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005a1a:	a97a      	add	r1, sp, #488	; 0x1e8
 8005a1c:	4620      	mov	r0, r4
 8005a1e:	f00a ff22 	bl	8010866 <memcpy>
 8005a22:	f1ba 0f08 	cmp.w	sl, #8
 8005a26:	d106      	bne.n	8005a36 <unwind_phase2_forced+0xb6>
 8005a28:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	f7ff ff00 	bl	8005830 <get_eit_entry>
 8005a30:	2709      	movs	r7, #9
 8005a32:	4605      	mov	r5, r0
 8005a34:	e7c6      	b.n	80059c4 <unwind_phase2_forced+0x44>
 8005a36:	f1ba 0f07 	cmp.w	sl, #7
 8005a3a:	d004      	beq.n	8005a46 <unwind_phase2_forced+0xc6>
 8005a3c:	2009      	movs	r0, #9
 8005a3e:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8005a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a46:	4628      	mov	r0, r5
 8005a48:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005a4a:	f7ff ff77 	bl	800593c <_Unwind_DebugHook>
 8005a4e:	a803      	add	r0, sp, #12
 8005a50:	f000 fb92 	bl	8006178 <__restore_core_regs>

08005a54 <_Unwind_GetCFA>:
 8005a54:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8005a56:	4770      	bx	lr

08005a58 <__gnu_Unwind_RaiseException>:
 8005a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a5a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8005a5c:	b0f9      	sub	sp, #484	; 0x1e4
 8005a5e:	640b      	str	r3, [r1, #64]	; 0x40
 8005a60:	1d0e      	adds	r6, r1, #4
 8005a62:	ad01      	add	r5, sp, #4
 8005a64:	460f      	mov	r7, r1
 8005a66:	4604      	mov	r4, r0
 8005a68:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005a6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a6c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005a6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a70:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005a72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a74:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005a78:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8005a7c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8005a80:	9600      	str	r6, [sp, #0]
 8005a82:	e006      	b.n	8005a92 <__gnu_Unwind_RaiseException+0x3a>
 8005a84:	6923      	ldr	r3, [r4, #16]
 8005a86:	466a      	mov	r2, sp
 8005a88:	4621      	mov	r1, r4
 8005a8a:	4798      	blx	r3
 8005a8c:	2808      	cmp	r0, #8
 8005a8e:	4605      	mov	r5, r0
 8005a90:	d108      	bne.n	8005aa4 <__gnu_Unwind_RaiseException+0x4c>
 8005a92:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005a94:	4620      	mov	r0, r4
 8005a96:	f7ff fecb 	bl	8005830 <get_eit_entry>
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	d0f2      	beq.n	8005a84 <__gnu_Unwind_RaiseException+0x2c>
 8005a9e:	2009      	movs	r0, #9
 8005aa0:	b079      	add	sp, #484	; 0x1e4
 8005aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005aa4:	4668      	mov	r0, sp
 8005aa6:	f7ff ff15 	bl	80058d4 <restore_non_core_regs>
 8005aaa:	2d06      	cmp	r5, #6
 8005aac:	d1f7      	bne.n	8005a9e <__gnu_Unwind_RaiseException+0x46>
 8005aae:	4639      	mov	r1, r7
 8005ab0:	4620      	mov	r0, r4
 8005ab2:	f7ff ff45 	bl	8005940 <unwind_phase2>
 8005ab6:	bf00      	nop

08005ab8 <__gnu_Unwind_ForcedUnwind>:
 8005ab8:	b430      	push	{r4, r5}
 8005aba:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8005abc:	60c1      	str	r1, [r0, #12]
 8005abe:	6182      	str	r2, [r0, #24]
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	641d      	str	r5, [r3, #64]	; 0x40
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	bc30      	pop	{r4, r5}
 8005ac8:	e75a      	b.n	8005980 <unwind_phase2_forced>
 8005aca:	bf00      	nop

08005acc <__gnu_Unwind_Resume>:
 8005acc:	b570      	push	{r4, r5, r6, lr}
 8005ace:	6943      	ldr	r3, [r0, #20]
 8005ad0:	68c6      	ldr	r6, [r0, #12]
 8005ad2:	640b      	str	r3, [r1, #64]	; 0x40
 8005ad4:	b126      	cbz	r6, 8005ae0 <__gnu_Unwind_Resume+0x14>
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f7ff ff52 	bl	8005980 <unwind_phase2_forced>
 8005adc:	f00a fe07 	bl	80106ee <abort>
 8005ae0:	6903      	ldr	r3, [r0, #16]
 8005ae2:	460a      	mov	r2, r1
 8005ae4:	4604      	mov	r4, r0
 8005ae6:	460d      	mov	r5, r1
 8005ae8:	4601      	mov	r1, r0
 8005aea:	2002      	movs	r0, #2
 8005aec:	4798      	blx	r3
 8005aee:	2807      	cmp	r0, #7
 8005af0:	d007      	beq.n	8005b02 <__gnu_Unwind_Resume+0x36>
 8005af2:	2808      	cmp	r0, #8
 8005af4:	d103      	bne.n	8005afe <__gnu_Unwind_Resume+0x32>
 8005af6:	4629      	mov	r1, r5
 8005af8:	4620      	mov	r0, r4
 8005afa:	f7ff ff21 	bl	8005940 <unwind_phase2>
 8005afe:	f00a fdf6 	bl	80106ee <abort>
 8005b02:	4630      	mov	r0, r6
 8005b04:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8005b06:	f7ff ff19 	bl	800593c <_Unwind_DebugHook>
 8005b0a:	1d28      	adds	r0, r5, #4
 8005b0c:	f000 fb34 	bl	8006178 <__restore_core_regs>

08005b10 <__gnu_Unwind_Resume_or_Rethrow>:
 8005b10:	68c2      	ldr	r2, [r0, #12]
 8005b12:	b12a      	cbz	r2, 8005b20 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 8005b14:	b410      	push	{r4}
 8005b16:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 8005b18:	2200      	movs	r2, #0
 8005b1a:	640c      	str	r4, [r1, #64]	; 0x40
 8005b1c:	bc10      	pop	{r4}
 8005b1e:	e72f      	b.n	8005980 <unwind_phase2_forced>
 8005b20:	e79a      	b.n	8005a58 <__gnu_Unwind_RaiseException>
 8005b22:	bf00      	nop

08005b24 <_Unwind_Complete>:
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop

08005b28 <_Unwind_DeleteException>:
 8005b28:	6883      	ldr	r3, [r0, #8]
 8005b2a:	b113      	cbz	r3, 8005b32 <_Unwind_DeleteException+0xa>
 8005b2c:	4601      	mov	r1, r0
 8005b2e:	2001      	movs	r0, #1
 8005b30:	4718      	bx	r3
 8005b32:	4770      	bx	lr

08005b34 <_Unwind_VRS_Get>:
 8005b34:	b500      	push	{lr}
 8005b36:	2904      	cmp	r1, #4
 8005b38:	d807      	bhi.n	8005b4a <_Unwind_VRS_Get+0x16>
 8005b3a:	e8df f001 	tbb	[pc, r1]
 8005b3e:	0903      	.short	0x0903
 8005b40:	0906      	.short	0x0906
 8005b42:	09          	.byte	0x09
 8005b43:	00          	.byte	0x00
 8005b44:	b90b      	cbnz	r3, 8005b4a <_Unwind_VRS_Get+0x16>
 8005b46:	2a0f      	cmp	r2, #15
 8005b48:	d905      	bls.n	8005b56 <_Unwind_VRS_Get+0x22>
 8005b4a:	2002      	movs	r0, #2
 8005b4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b50:	2001      	movs	r0, #1
 8005b52:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b56:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005b5a:	6852      	ldr	r2, [r2, #4]
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	9b01      	ldr	r3, [sp, #4]
 8005b60:	601a      	str	r2, [r3, #0]
 8005b62:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b66:	bf00      	nop

08005b68 <_Unwind_GetGR>:
 8005b68:	b510      	push	{r4, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	ac03      	add	r4, sp, #12
 8005b70:	460a      	mov	r2, r1
 8005b72:	9400      	str	r4, [sp, #0]
 8005b74:	4619      	mov	r1, r3
 8005b76:	f7ff ffdd 	bl	8005b34 <_Unwind_VRS_Get>
 8005b7a:	9803      	ldr	r0, [sp, #12]
 8005b7c:	b004      	add	sp, #16
 8005b7e:	bd10      	pop	{r4, pc}

08005b80 <_Unwind_VRS_Set>:
 8005b80:	b500      	push	{lr}
 8005b82:	2904      	cmp	r1, #4
 8005b84:	d807      	bhi.n	8005b96 <_Unwind_VRS_Set+0x16>
 8005b86:	e8df f001 	tbb	[pc, r1]
 8005b8a:	0903      	.short	0x0903
 8005b8c:	0906      	.short	0x0906
 8005b8e:	09          	.byte	0x09
 8005b8f:	00          	.byte	0x00
 8005b90:	b90b      	cbnz	r3, 8005b96 <_Unwind_VRS_Set+0x16>
 8005b92:	2a0f      	cmp	r2, #15
 8005b94:	d905      	bls.n	8005ba2 <_Unwind_VRS_Set+0x22>
 8005b96:	2002      	movs	r0, #2
 8005b98:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b9c:	2001      	movs	r0, #1
 8005b9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005ba2:	9901      	ldr	r1, [sp, #4]
 8005ba4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005ba8:	6809      	ldr	r1, [r1, #0]
 8005baa:	4618      	mov	r0, r3
 8005bac:	6051      	str	r1, [r2, #4]
 8005bae:	f85d fb04 	ldr.w	pc, [sp], #4
 8005bb2:	bf00      	nop

08005bb4 <_Unwind_SetGR>:
 8005bb4:	b510      	push	{r4, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	ac04      	add	r4, sp, #16
 8005bba:	f844 2d04 	str.w	r2, [r4, #-4]!
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	460a      	mov	r2, r1
 8005bc2:	9400      	str	r4, [sp, #0]
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	f7ff ffdb 	bl	8005b80 <_Unwind_VRS_Set>
 8005bca:	b004      	add	sp, #16
 8005bcc:	bd10      	pop	{r4, pc}
 8005bce:	bf00      	nop

08005bd0 <__gnu_Unwind_Backtrace>:
 8005bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bd2:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005bd4:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8005bd8:	6413      	str	r3, [r2, #64]	; 0x40
 8005bda:	1d15      	adds	r5, r2, #4
 8005bdc:	ac17      	add	r4, sp, #92	; 0x5c
 8005bde:	4607      	mov	r7, r0
 8005be0:	460e      	mov	r6, r1
 8005be2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005be4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005be6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005be8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005bea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005bec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005bee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005bf2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005bf6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8005bfa:	9516      	str	r5, [sp, #88]	; 0x58
 8005bfc:	e011      	b.n	8005c22 <__gnu_Unwind_Backtrace+0x52>
 8005bfe:	a816      	add	r0, sp, #88	; 0x58
 8005c00:	466a      	mov	r2, sp
 8005c02:	f7ff ffd7 	bl	8005bb4 <_Unwind_SetGR>
 8005c06:	4631      	mov	r1, r6
 8005c08:	a816      	add	r0, sp, #88	; 0x58
 8005c0a:	47b8      	blx	r7
 8005c0c:	b980      	cbnz	r0, 8005c30 <__gnu_Unwind_Backtrace+0x60>
 8005c0e:	9b04      	ldr	r3, [sp, #16]
 8005c10:	aa16      	add	r2, sp, #88	; 0x58
 8005c12:	4669      	mov	r1, sp
 8005c14:	2008      	movs	r0, #8
 8005c16:	4798      	blx	r3
 8005c18:	2805      	cmp	r0, #5
 8005c1a:	4604      	mov	r4, r0
 8005c1c:	d009      	beq.n	8005c32 <__gnu_Unwind_Backtrace+0x62>
 8005c1e:	2809      	cmp	r0, #9
 8005c20:	d006      	beq.n	8005c30 <__gnu_Unwind_Backtrace+0x60>
 8005c22:	9926      	ldr	r1, [sp, #152]	; 0x98
 8005c24:	4668      	mov	r0, sp
 8005c26:	f7ff fe03 	bl	8005830 <get_eit_entry>
 8005c2a:	210c      	movs	r1, #12
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d0e6      	beq.n	8005bfe <__gnu_Unwind_Backtrace+0x2e>
 8005c30:	2409      	movs	r4, #9
 8005c32:	a816      	add	r0, sp, #88	; 0x58
 8005c34:	f7ff fe4e 	bl	80058d4 <restore_non_core_regs>
 8005c38:	4620      	mov	r0, r4
 8005c3a:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8005c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005c40 <__gnu_unwind_pr_common>:
 8005c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c44:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8005c46:	4691      	mov	r9, r2
 8005c48:	6822      	ldr	r2, [r4, #0]
 8005c4a:	b08b      	sub	sp, #44	; 0x2c
 8005c4c:	3404      	adds	r4, #4
 8005c4e:	460d      	mov	r5, r1
 8005c50:	9207      	str	r2, [sp, #28]
 8005c52:	9408      	str	r4, [sp, #32]
 8005c54:	f000 0b03 	and.w	fp, r0, #3
 8005c58:	461e      	mov	r6, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d164      	bne.n	8005d28 <__gnu_unwind_pr_common+0xe8>
 8005c5e:	0212      	lsls	r2, r2, #8
 8005c60:	2303      	movs	r3, #3
 8005c62:	9207      	str	r2, [sp, #28]
 8005c64:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8005c68:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8005c6c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005c6e:	f1bb 0f02 	cmp.w	fp, #2
 8005c72:	bf08      	it	eq
 8005c74:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8005c76:	f013 0301 	ands.w	r3, r3, #1
 8005c7a:	d143      	bne.n	8005d04 <__gnu_unwind_pr_common+0xc4>
 8005c7c:	f000 0008 	and.w	r0, r0, #8
 8005c80:	b2c2      	uxtb	r2, r0
 8005c82:	9203      	str	r2, [sp, #12]
 8005c84:	9301      	str	r3, [sp, #4]
 8005c86:	6827      	ldr	r7, [r4, #0]
 8005c88:	2f00      	cmp	r7, #0
 8005c8a:	d03d      	beq.n	8005d08 <__gnu_unwind_pr_common+0xc8>
 8005c8c:	2e02      	cmp	r6, #2
 8005c8e:	d047      	beq.n	8005d20 <__gnu_unwind_pr_common+0xe0>
 8005c90:	8827      	ldrh	r7, [r4, #0]
 8005c92:	f8b4 8002 	ldrh.w	r8, [r4, #2]
 8005c96:	3404      	adds	r4, #4
 8005c98:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8005c9a:	f028 0a01 	bic.w	sl, r8, #1
 8005c9e:	210f      	movs	r1, #15
 8005ca0:	4648      	mov	r0, r9
 8005ca2:	449a      	add	sl, r3
 8005ca4:	f7ff ff60 	bl	8005b68 <_Unwind_GetGR>
 8005ca8:	4582      	cmp	sl, r0
 8005caa:	d837      	bhi.n	8005d1c <__gnu_unwind_pr_common+0xdc>
 8005cac:	f027 0301 	bic.w	r3, r7, #1
 8005cb0:	449a      	add	sl, r3
 8005cb2:	4550      	cmp	r0, sl
 8005cb4:	bf2c      	ite	cs
 8005cb6:	2000      	movcs	r0, #0
 8005cb8:	2001      	movcc	r0, #1
 8005cba:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8005cbe:	f008 0802 	and.w	r8, r8, #2
 8005cc2:	f007 0701 	and.w	r7, r7, #1
 8005cc6:	ea48 0807 	orr.w	r8, r8, r7
 8005cca:	f1b8 0f01 	cmp.w	r8, #1
 8005cce:	d041      	beq.n	8005d54 <__gnu_unwind_pr_common+0x114>
 8005cd0:	d338      	bcc.n	8005d44 <__gnu_unwind_pr_common+0x104>
 8005cd2:	f1b8 0f02 	cmp.w	r8, #2
 8005cd6:	d11d      	bne.n	8005d14 <__gnu_unwind_pr_common+0xd4>
 8005cd8:	6823      	ldr	r3, [r4, #0]
 8005cda:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005cde:	9202      	str	r2, [sp, #8]
 8005ce0:	f1bb 0f00 	cmp.w	fp, #0
 8005ce4:	d179      	bne.n	8005dda <__gnu_unwind_pr_common+0x19a>
 8005ce6:	b130      	cbz	r0, 8005cf6 <__gnu_unwind_pr_common+0xb6>
 8005ce8:	9903      	ldr	r1, [sp, #12]
 8005cea:	2900      	cmp	r1, #0
 8005cec:	f000 8081 	beq.w	8005df2 <__gnu_unwind_pr_common+0x1b2>
 8005cf0:	2a00      	cmp	r2, #0
 8005cf2:	f000 80a8 	beq.w	8005e46 <__gnu_unwind_pr_common+0x206>
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	db79      	blt.n	8005dee <__gnu_unwind_pr_common+0x1ae>
 8005cfa:	9b02      	ldr	r3, [sp, #8]
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8005d02:	e7c0      	b.n	8005c86 <__gnu_unwind_pr_common+0x46>
 8005d04:	2300      	movs	r3, #0
 8005d06:	9301      	str	r3, [sp, #4]
 8005d08:	2e02      	cmp	r6, #2
 8005d0a:	dd40      	ble.n	8005d8e <__gnu_unwind_pr_common+0x14e>
 8005d0c:	f7ff fe14 	bl	8005938 <__gnu_unwind_24bit.isra.1>
 8005d10:	2800      	cmp	r0, #0
 8005d12:	d042      	beq.n	8005d9a <__gnu_unwind_pr_common+0x15a>
 8005d14:	2009      	movs	r0, #9
 8005d16:	b00b      	add	sp, #44	; 0x2c
 8005d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	e7cc      	b.n	8005cba <__gnu_unwind_pr_common+0x7a>
 8005d20:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8005d24:	3408      	adds	r4, #8
 8005d26:	e7b7      	b.n	8005c98 <__gnu_unwind_pr_common+0x58>
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	dc9f      	bgt.n	8005c6c <__gnu_unwind_pr_common+0x2c>
 8005d2c:	0c13      	lsrs	r3, r2, #16
 8005d2e:	b2d9      	uxtb	r1, r3
 8005d30:	0412      	lsls	r2, r2, #16
 8005d32:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8005d36:	2302      	movs	r3, #2
 8005d38:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8005d3c:	9207      	str	r2, [sp, #28]
 8005d3e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8005d42:	e793      	b.n	8005c6c <__gnu_unwind_pr_common+0x2c>
 8005d44:	f1bb 0f00 	cmp.w	fp, #0
 8005d48:	d002      	beq.n	8005d50 <__gnu_unwind_pr_common+0x110>
 8005d4a:	2800      	cmp	r0, #0
 8005d4c:	f040 80b0 	bne.w	8005eb0 <__gnu_unwind_pr_common+0x270>
 8005d50:	3404      	adds	r4, #4
 8005d52:	e798      	b.n	8005c86 <__gnu_unwind_pr_common+0x46>
 8005d54:	f1bb 0f00 	cmp.w	fp, #0
 8005d58:	d126      	bne.n	8005da8 <__gnu_unwind_pr_common+0x168>
 8005d5a:	b1b0      	cbz	r0, 8005d8a <__gnu_unwind_pr_common+0x14a>
 8005d5c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8005d60:	1c99      	adds	r1, r3, #2
 8005d62:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8005d66:	d0d5      	beq.n	8005d14 <__gnu_unwind_pr_common+0xd4>
 8005d68:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	9106      	str	r1, [sp, #24]
 8005d70:	f000 8094 	beq.w	8005e9c <__gnu_unwind_pr_common+0x25c>
 8005d74:	1d20      	adds	r0, r4, #4
 8005d76:	f7ff fdd9 	bl	800592c <_Unwind_decode_typeinfo_ptr.isra.0>
 8005d7a:	ab06      	add	r3, sp, #24
 8005d7c:	4601      	mov	r1, r0
 8005d7e:	4628      	mov	r0, r5
 8005d80:	f00a fa4a 	bl	8010218 <__cxa_type_match>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	f040 80b8 	bne.w	8005efa <__gnu_unwind_pr_common+0x2ba>
 8005d8a:	3408      	adds	r4, #8
 8005d8c:	e77b      	b.n	8005c86 <__gnu_unwind_pr_common+0x46>
 8005d8e:	a907      	add	r1, sp, #28
 8005d90:	4648      	mov	r0, r9
 8005d92:	f000 faf3 	bl	800637c <__gnu_unwind_execute>
 8005d96:	2800      	cmp	r0, #0
 8005d98:	d1bc      	bne.n	8005d14 <__gnu_unwind_pr_common+0xd4>
 8005d9a:	9b01      	ldr	r3, [sp, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d15c      	bne.n	8005e5a <__gnu_unwind_pr_common+0x21a>
 8005da0:	2008      	movs	r0, #8
 8005da2:	b00b      	add	sp, #44	; 0x2c
 8005da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005da8:	210d      	movs	r1, #13
 8005daa:	4648      	mov	r0, r9
 8005dac:	6a2f      	ldr	r7, [r5, #32]
 8005dae:	f7ff fedb 	bl	8005b68 <_Unwind_GetGR>
 8005db2:	4287      	cmp	r7, r0
 8005db4:	d1e9      	bne.n	8005d8a <__gnu_unwind_pr_common+0x14a>
 8005db6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005db8:	429c      	cmp	r4, r3
 8005dba:	d1e6      	bne.n	8005d8a <__gnu_unwind_pr_common+0x14a>
 8005dbc:	4620      	mov	r0, r4
 8005dbe:	f7ff fce9 	bl	8005794 <selfrel_offset31>
 8005dc2:	210f      	movs	r1, #15
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	4648      	mov	r0, r9
 8005dc8:	f7ff fef4 	bl	8005bb4 <_Unwind_SetGR>
 8005dcc:	4648      	mov	r0, r9
 8005dce:	462a      	mov	r2, r5
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	f7ff feef 	bl	8005bb4 <_Unwind_SetGR>
 8005dd6:	2007      	movs	r0, #7
 8005dd8:	e79d      	b.n	8005d16 <__gnu_unwind_pr_common+0xd6>
 8005dda:	210d      	movs	r1, #13
 8005ddc:	4648      	mov	r0, r9
 8005dde:	6a2f      	ldr	r7, [r5, #32]
 8005de0:	f7ff fec2 	bl	8005b68 <_Unwind_GetGR>
 8005de4:	4287      	cmp	r7, r0
 8005de6:	d048      	beq.n	8005e7a <__gnu_unwind_pr_common+0x23a>
 8005de8:	6823      	ldr	r3, [r4, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	da85      	bge.n	8005cfa <__gnu_unwind_pr_common+0xba>
 8005dee:	3404      	adds	r4, #4
 8005df0:	e783      	b.n	8005cfa <__gnu_unwind_pr_common+0xba>
 8005df2:	9b02      	ldr	r3, [sp, #8]
 8005df4:	b33b      	cbz	r3, 8005e46 <__gnu_unwind_pr_common+0x206>
 8005df6:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8005dfa:	1d27      	adds	r7, r4, #4
 8005dfc:	f8cd b010 	str.w	fp, [sp, #16]
 8005e00:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005e04:	46a3      	mov	fp, r4
 8005e06:	f8dd a008 	ldr.w	sl, [sp, #8]
 8005e0a:	461c      	mov	r4, r3
 8005e0c:	9605      	str	r6, [sp, #20]
 8005e0e:	e002      	b.n	8005e16 <__gnu_unwind_pr_common+0x1d6>
 8005e10:	45b2      	cmp	sl, r6
 8005e12:	46b0      	mov	r8, r6
 8005e14:	d016      	beq.n	8005e44 <__gnu_unwind_pr_common+0x204>
 8005e16:	4638      	mov	r0, r7
 8005e18:	9406      	str	r4, [sp, #24]
 8005e1a:	f7ff fd87 	bl	800592c <_Unwind_decode_typeinfo_ptr.isra.0>
 8005e1e:	ab06      	add	r3, sp, #24
 8005e20:	4601      	mov	r1, r0
 8005e22:	2200      	movs	r2, #0
 8005e24:	4628      	mov	r0, r5
 8005e26:	f00a f9f7 	bl	8010218 <__cxa_type_match>
 8005e2a:	f108 0601 	add.w	r6, r8, #1
 8005e2e:	3704      	adds	r7, #4
 8005e30:	2800      	cmp	r0, #0
 8005e32:	d0ed      	beq.n	8005e10 <__gnu_unwind_pr_common+0x1d0>
 8005e34:	9b02      	ldr	r3, [sp, #8]
 8005e36:	465c      	mov	r4, fp
 8005e38:	4543      	cmp	r3, r8
 8005e3a:	f8dd b010 	ldr.w	fp, [sp, #16]
 8005e3e:	9e05      	ldr	r6, [sp, #20]
 8005e40:	d1d2      	bne.n	8005de8 <__gnu_unwind_pr_common+0x1a8>
 8005e42:	e000      	b.n	8005e46 <__gnu_unwind_pr_common+0x206>
 8005e44:	465c      	mov	r4, fp
 8005e46:	4648      	mov	r0, r9
 8005e48:	210d      	movs	r1, #13
 8005e4a:	f7ff fe8d 	bl	8005b68 <_Unwind_GetGR>
 8005e4e:	9b06      	ldr	r3, [sp, #24]
 8005e50:	6228      	str	r0, [r5, #32]
 8005e52:	62ac      	str	r4, [r5, #40]	; 0x28
 8005e54:	626b      	str	r3, [r5, #36]	; 0x24
 8005e56:	2006      	movs	r0, #6
 8005e58:	e75d      	b.n	8005d16 <__gnu_unwind_pr_common+0xd6>
 8005e5a:	210f      	movs	r1, #15
 8005e5c:	4648      	mov	r0, r9
 8005e5e:	f7ff fe83 	bl	8005b68 <_Unwind_GetGR>
 8005e62:	210e      	movs	r1, #14
 8005e64:	4602      	mov	r2, r0
 8005e66:	4648      	mov	r0, r9
 8005e68:	f7ff fea4 	bl	8005bb4 <_Unwind_SetGR>
 8005e6c:	4648      	mov	r0, r9
 8005e6e:	4a2a      	ldr	r2, [pc, #168]	; (8005f18 <__gnu_unwind_pr_common+0x2d8>)
 8005e70:	210f      	movs	r1, #15
 8005e72:	f7ff fe9f 	bl	8005bb4 <_Unwind_SetGR>
 8005e76:	2007      	movs	r0, #7
 8005e78:	e74d      	b.n	8005d16 <__gnu_unwind_pr_common+0xd6>
 8005e7a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005e7c:	429c      	cmp	r4, r3
 8005e7e:	d1b3      	bne.n	8005de8 <__gnu_unwind_pr_common+0x1a8>
 8005e80:	2204      	movs	r2, #4
 8005e82:	9902      	ldr	r1, [sp, #8]
 8005e84:	2700      	movs	r7, #0
 8005e86:	18a3      	adds	r3, r4, r2
 8005e88:	62a9      	str	r1, [r5, #40]	; 0x28
 8005e8a:	62ef      	str	r7, [r5, #44]	; 0x2c
 8005e8c:	632a      	str	r2, [r5, #48]	; 0x30
 8005e8e:	636b      	str	r3, [r5, #52]	; 0x34
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	42bb      	cmp	r3, r7
 8005e94:	db1f      	blt.n	8005ed6 <__gnu_unwind_pr_common+0x296>
 8005e96:	2301      	movs	r3, #1
 8005e98:	9301      	str	r3, [sp, #4]
 8005e9a:	e72e      	b.n	8005cfa <__gnu_unwind_pr_common+0xba>
 8005e9c:	4648      	mov	r0, r9
 8005e9e:	210d      	movs	r1, #13
 8005ea0:	f7ff fe62 	bl	8005b68 <_Unwind_GetGR>
 8005ea4:	6228      	str	r0, [r5, #32]
 8005ea6:	9b06      	ldr	r3, [sp, #24]
 8005ea8:	626b      	str	r3, [r5, #36]	; 0x24
 8005eaa:	62ac      	str	r4, [r5, #40]	; 0x28
 8005eac:	2006      	movs	r0, #6
 8005eae:	e732      	b.n	8005d16 <__gnu_unwind_pr_common+0xd6>
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	f7ff fc6f 	bl	8005794 <selfrel_offset31>
 8005eb6:	3404      	adds	r4, #4
 8005eb8:	4606      	mov	r6, r0
 8005eba:	63ac      	str	r4, [r5, #56]	; 0x38
 8005ebc:	4628      	mov	r0, r5
 8005ebe:	f00a fa07 	bl	80102d0 <__cxa_begin_cleanup>
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	f43f af26 	beq.w	8005d14 <__gnu_unwind_pr_common+0xd4>
 8005ec8:	4648      	mov	r0, r9
 8005eca:	4632      	mov	r2, r6
 8005ecc:	210f      	movs	r1, #15
 8005ece:	f7ff fe71 	bl	8005bb4 <_Unwind_SetGR>
 8005ed2:	2007      	movs	r0, #7
 8005ed4:	e71f      	b.n	8005d16 <__gnu_unwind_pr_common+0xd6>
 8005ed6:	4608      	mov	r0, r1
 8005ed8:	3001      	adds	r0, #1
 8005eda:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8005ede:	f7ff fc59 	bl	8005794 <selfrel_offset31>
 8005ee2:	210f      	movs	r1, #15
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	4648      	mov	r0, r9
 8005ee8:	f7ff fe64 	bl	8005bb4 <_Unwind_SetGR>
 8005eec:	4648      	mov	r0, r9
 8005eee:	462a      	mov	r2, r5
 8005ef0:	4639      	mov	r1, r7
 8005ef2:	f7ff fe5f 	bl	8005bb4 <_Unwind_SetGR>
 8005ef6:	2007      	movs	r0, #7
 8005ef8:	e70d      	b.n	8005d16 <__gnu_unwind_pr_common+0xd6>
 8005efa:	4607      	mov	r7, r0
 8005efc:	210d      	movs	r1, #13
 8005efe:	4648      	mov	r0, r9
 8005f00:	f7ff fe32 	bl	8005b68 <_Unwind_GetGR>
 8005f04:	2f02      	cmp	r7, #2
 8005f06:	6228      	str	r0, [r5, #32]
 8005f08:	d1cd      	bne.n	8005ea6 <__gnu_unwind_pr_common+0x266>
 8005f0a:	462b      	mov	r3, r5
 8005f0c:	9a06      	ldr	r2, [sp, #24]
 8005f0e:	f843 2f2c 	str.w	r2, [r3, #44]!
 8005f12:	626b      	str	r3, [r5, #36]	; 0x24
 8005f14:	e7c9      	b.n	8005eaa <__gnu_unwind_pr_common+0x26a>
 8005f16:	bf00      	nop
 8005f18:	0801049d 	.word	0x0801049d

08005f1c <__aeabi_unwind_cpp_pr0>:
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	e68f      	b.n	8005c40 <__gnu_unwind_pr_common>

08005f20 <__aeabi_unwind_cpp_pr1>:
 8005f20:	2301      	movs	r3, #1
 8005f22:	e68d      	b.n	8005c40 <__gnu_unwind_pr_common>

08005f24 <__aeabi_unwind_cpp_pr2>:
 8005f24:	2302      	movs	r3, #2
 8005f26:	e68b      	b.n	8005c40 <__gnu_unwind_pr_common>

08005f28 <_Unwind_VRS_Pop>:
 8005f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	b0c5      	sub	sp, #276	; 0x114
 8005f2e:	2904      	cmp	r1, #4
 8005f30:	d80d      	bhi.n	8005f4e <_Unwind_VRS_Pop+0x26>
 8005f32:	e8df f001 	tbb	[pc, r1]
 8005f36:	0357      	.short	0x0357
 8005f38:	310c      	.short	0x310c
 8005f3a:	0f          	.byte	0x0f
 8005f3b:	00          	.byte	0x00
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8005f42:	b295      	uxth	r5, r2
 8005f44:	d166      	bne.n	8006014 <_Unwind_VRS_Pop+0xec>
 8005f46:	1972      	adds	r2, r6, r5
 8005f48:	2a10      	cmp	r2, #16
 8005f4a:	f240 809f 	bls.w	800608c <_Unwind_VRS_Pop+0x164>
 8005f4e:	2002      	movs	r0, #2
 8005f50:	b045      	add	sp, #276	; 0x114
 8005f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d1fa      	bne.n	8005f4e <_Unwind_VRS_Pop+0x26>
 8005f58:	2a10      	cmp	r2, #16
 8005f5a:	d8f8      	bhi.n	8005f4e <_Unwind_VRS_Pop+0x26>
 8005f5c:	6823      	ldr	r3, [r4, #0]
 8005f5e:	06d8      	lsls	r0, r3, #27
 8005f60:	f100 80c9 	bmi.w	80060f6 <_Unwind_VRS_Pop+0x1ce>
 8005f64:	ae22      	add	r6, sp, #136	; 0x88
 8005f66:	4630      	mov	r0, r6
 8005f68:	9201      	str	r2, [sp, #4]
 8005f6a:	f000 f977 	bl	800625c <__gnu_Unwind_Save_WMMXC>
 8005f6e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005f70:	9a01      	ldr	r2, [sp, #4]
 8005f72:	2300      	movs	r3, #0
 8005f74:	2501      	movs	r5, #1
 8005f76:	fa05 f103 	lsl.w	r1, r5, r3
 8005f7a:	4211      	tst	r1, r2
 8005f7c:	d003      	beq.n	8005f86 <_Unwind_VRS_Pop+0x5e>
 8005f7e:	6801      	ldr	r1, [r0, #0]
 8005f80:	3004      	adds	r0, #4
 8005f82:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8005f86:	3301      	adds	r3, #1
 8005f88:	2b04      	cmp	r3, #4
 8005f8a:	d1f4      	bne.n	8005f76 <_Unwind_VRS_Pop+0x4e>
 8005f8c:	63a0      	str	r0, [r4, #56]	; 0x38
 8005f8e:	4630      	mov	r0, r6
 8005f90:	f000 f95a 	bl	8006248 <__gnu_Unwind_Restore_WMMXC>
 8005f94:	2000      	movs	r0, #0
 8005f96:	e7db      	b.n	8005f50 <_Unwind_VRS_Pop+0x28>
 8005f98:	2b03      	cmp	r3, #3
 8005f9a:	d1d8      	bne.n	8005f4e <_Unwind_VRS_Pop+0x26>
 8005f9c:	0c15      	lsrs	r5, r2, #16
 8005f9e:	b297      	uxth	r7, r2
 8005fa0:	19eb      	adds	r3, r5, r7
 8005fa2:	2b10      	cmp	r3, #16
 8005fa4:	d8d3      	bhi.n	8005f4e <_Unwind_VRS_Pop+0x26>
 8005fa6:	6823      	ldr	r3, [r4, #0]
 8005fa8:	071e      	lsls	r6, r3, #28
 8005faa:	f100 80b8 	bmi.w	800611e <_Unwind_VRS_Pop+0x1f6>
 8005fae:	ae22      	add	r6, sp, #136	; 0x88
 8005fb0:	4630      	mov	r0, r6
 8005fb2:	007f      	lsls	r7, r7, #1
 8005fb4:	f000 f926 	bl	8006204 <__gnu_Unwind_Save_WMMXD>
 8005fb8:	eb06 02c5 	add.w	r2, r6, r5, lsl #3
 8005fbc:	1e7b      	subs	r3, r7, #1
 8005fbe:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8005fc0:	b157      	cbz	r7, 8005fd8 <_Unwind_VRS_Pop+0xb0>
 8005fc2:	4629      	mov	r1, r5
 8005fc4:	3a04      	subs	r2, #4
 8005fc6:	f851 0b04 	ldr.w	r0, [r1], #4
 8005fca:	3b01      	subs	r3, #1
 8005fcc:	f842 0f04 	str.w	r0, [r2, #4]!
 8005fd0:	1c58      	adds	r0, r3, #1
 8005fd2:	d1f8      	bne.n	8005fc6 <_Unwind_VRS_Pop+0x9e>
 8005fd4:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8005fd8:	4630      	mov	r0, r6
 8005fda:	63a5      	str	r5, [r4, #56]	; 0x38
 8005fdc:	f000 f8f0 	bl	80061c0 <__gnu_Unwind_Restore_WMMXD>
 8005fe0:	2000      	movs	r0, #0
 8005fe2:	e7b5      	b.n	8005f50 <_Unwind_VRS_Pop+0x28>
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1b2      	bne.n	8005f4e <_Unwind_VRS_Pop+0x26>
 8005fe8:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8005fea:	b297      	uxth	r7, r2
 8005fec:	1d20      	adds	r0, r4, #4
 8005fee:	2601      	movs	r6, #1
 8005ff0:	fa06 f103 	lsl.w	r1, r6, r3
 8005ff4:	4239      	tst	r1, r7
 8005ff6:	f103 0301 	add.w	r3, r3, #1
 8005ffa:	d002      	beq.n	8006002 <_Unwind_VRS_Pop+0xda>
 8005ffc:	6829      	ldr	r1, [r5, #0]
 8005ffe:	3504      	adds	r5, #4
 8006000:	6001      	str	r1, [r0, #0]
 8006002:	2b10      	cmp	r3, #16
 8006004:	f100 0004 	add.w	r0, r0, #4
 8006008:	d1f2      	bne.n	8005ff0 <_Unwind_VRS_Pop+0xc8>
 800600a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800600e:	d13b      	bne.n	8006088 <_Unwind_VRS_Pop+0x160>
 8006010:	63a5      	str	r5, [r4, #56]	; 0x38
 8006012:	e79d      	b.n	8005f50 <_Unwind_VRS_Pop+0x28>
 8006014:	2b05      	cmp	r3, #5
 8006016:	d19a      	bne.n	8005f4e <_Unwind_VRS_Pop+0x26>
 8006018:	1977      	adds	r7, r6, r5
 800601a:	2f20      	cmp	r7, #32
 800601c:	d897      	bhi.n	8005f4e <_Unwind_VRS_Pop+0x26>
 800601e:	2e0f      	cmp	r6, #15
 8006020:	d965      	bls.n	80060ee <_Unwind_VRS_Pop+0x1c6>
 8006022:	462f      	mov	r7, r5
 8006024:	2d00      	cmp	r5, #0
 8006026:	d148      	bne.n	80060ba <_Unwind_VRS_Pop+0x192>
 8006028:	462a      	mov	r2, r5
 800602a:	2700      	movs	r7, #0
 800602c:	2a00      	cmp	r2, #0
 800602e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006030:	dd71      	ble.n	8006116 <_Unwind_VRS_Pop+0x1ee>
 8006032:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8006036:	4601      	mov	r1, r0
 8006038:	a844      	add	r0, sp, #272	; 0x110
 800603a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800603e:	388c      	subs	r0, #140	; 0x8c
 8006040:	f851 5b04 	ldr.w	r5, [r1], #4
 8006044:	4291      	cmp	r1, r2
 8006046:	f840 5f04 	str.w	r5, [r0, #4]!
 800604a:	d1f9      	bne.n	8006040 <_Unwind_VRS_Pop+0x118>
 800604c:	4608      	mov	r0, r1
 800604e:	b197      	cbz	r7, 8006076 <_Unwind_VRS_Pop+0x14e>
 8006050:	4632      	mov	r2, r6
 8006052:	2e10      	cmp	r6, #16
 8006054:	a944      	add	r1, sp, #272	; 0x110
 8006056:	bf38      	it	cc
 8006058:	2210      	movcc	r2, #16
 800605a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800605e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8006062:	0079      	lsls	r1, r7, #1
 8006064:	3a04      	subs	r2, #4
 8006066:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800606a:	f850 5b04 	ldr.w	r5, [r0], #4
 800606e:	4281      	cmp	r1, r0
 8006070:	f842 5f04 	str.w	r5, [r2, #4]!
 8006074:	d1f9      	bne.n	800606a <_Unwind_VRS_Pop+0x142>
 8006076:	2b01      	cmp	r3, #1
 8006078:	d047      	beq.n	800610a <_Unwind_VRS_Pop+0x1e2>
 800607a:	2e0f      	cmp	r6, #15
 800607c:	63a1      	str	r1, [r4, #56]	; 0x38
 800607e:	d932      	bls.n	80060e6 <_Unwind_VRS_Pop+0x1be>
 8006080:	b117      	cbz	r7, 8006088 <_Unwind_VRS_Pop+0x160>
 8006082:	a802      	add	r0, sp, #8
 8006084:	f000 f894 	bl	80061b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8006088:	2000      	movs	r0, #0
 800608a:	e761      	b.n	8005f50 <_Unwind_VRS_Pop+0x28>
 800608c:	2e0f      	cmp	r6, #15
 800608e:	f63f af5e 	bhi.w	8005f4e <_Unwind_VRS_Pop+0x26>
 8006092:	2700      	movs	r7, #0
 8006094:	6822      	ldr	r2, [r4, #0]
 8006096:	07d1      	lsls	r1, r2, #31
 8006098:	d50d      	bpl.n	80060b6 <_Unwind_VRS_Pop+0x18e>
 800609a:	f022 0101 	bic.w	r1, r2, #1
 800609e:	2b05      	cmp	r3, #5
 80060a0:	6021      	str	r1, [r4, #0]
 80060a2:	9301      	str	r3, [sp, #4]
 80060a4:	4620      	mov	r0, r4
 80060a6:	d052      	beq.n	800614e <_Unwind_VRS_Pop+0x226>
 80060a8:	f022 0203 	bic.w	r2, r2, #3
 80060ac:	f840 2b48 	str.w	r2, [r0], #72
 80060b0:	f000 f872 	bl	8006198 <__gnu_Unwind_Save_VFP>
 80060b4:	9b01      	ldr	r3, [sp, #4]
 80060b6:	2f00      	cmp	r7, #0
 80060b8:	d051      	beq.n	800615e <_Unwind_VRS_Pop+0x236>
 80060ba:	6822      	ldr	r2, [r4, #0]
 80060bc:	0751      	lsls	r1, r2, #29
 80060be:	d436      	bmi.n	800612e <_Unwind_VRS_Pop+0x206>
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d03e      	beq.n	8006142 <_Unwind_VRS_Pop+0x21a>
 80060c4:	2e0f      	cmp	r6, #15
 80060c6:	d806      	bhi.n	80060d6 <_Unwind_VRS_Pop+0x1ae>
 80060c8:	a822      	add	r0, sp, #136	; 0x88
 80060ca:	9301      	str	r3, [sp, #4]
 80060cc:	f000 f86c 	bl	80061a8 <__gnu_Unwind_Save_VFP_D>
 80060d0:	9b01      	ldr	r3, [sp, #4]
 80060d2:	2f00      	cmp	r7, #0
 80060d4:	d0a8      	beq.n	8006028 <_Unwind_VRS_Pop+0x100>
 80060d6:	a802      	add	r0, sp, #8
 80060d8:	9301      	str	r3, [sp, #4]
 80060da:	f000 f86d 	bl	80061b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80060de:	9b01      	ldr	r3, [sp, #4]
 80060e0:	f1c6 0210 	rsb	r2, r6, #16
 80060e4:	e7a2      	b.n	800602c <_Unwind_VRS_Pop+0x104>
 80060e6:	a822      	add	r0, sp, #136	; 0x88
 80060e8:	f000 f85a 	bl	80061a0 <__gnu_Unwind_Restore_VFP_D>
 80060ec:	e7c8      	b.n	8006080 <_Unwind_VRS_Pop+0x158>
 80060ee:	2f10      	cmp	r7, #16
 80060f0:	d9cf      	bls.n	8006092 <_Unwind_VRS_Pop+0x16a>
 80060f2:	3f10      	subs	r7, #16
 80060f4:	e7ce      	b.n	8006094 <_Unwind_VRS_Pop+0x16c>
 80060f6:	f023 0310 	bic.w	r3, r3, #16
 80060fa:	6023      	str	r3, [r4, #0]
 80060fc:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8006100:	9201      	str	r2, [sp, #4]
 8006102:	f000 f8ab 	bl	800625c <__gnu_Unwind_Save_WMMXC>
 8006106:	9a01      	ldr	r2, [sp, #4]
 8006108:	e72c      	b.n	8005f64 <_Unwind_VRS_Pop+0x3c>
 800610a:	3104      	adds	r1, #4
 800610c:	63a1      	str	r1, [r4, #56]	; 0x38
 800610e:	a822      	add	r0, sp, #136	; 0x88
 8006110:	f000 f83e 	bl	8006190 <__gnu_Unwind_Restore_VFP>
 8006114:	e7b8      	b.n	8006088 <_Unwind_VRS_Pop+0x160>
 8006116:	2f00      	cmp	r7, #0
 8006118:	d19a      	bne.n	8006050 <_Unwind_VRS_Pop+0x128>
 800611a:	4601      	mov	r1, r0
 800611c:	e7ab      	b.n	8006076 <_Unwind_VRS_Pop+0x14e>
 800611e:	f023 0308 	bic.w	r3, r3, #8
 8006122:	6023      	str	r3, [r4, #0]
 8006124:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8006128:	f000 f86c 	bl	8006204 <__gnu_Unwind_Save_WMMXD>
 800612c:	e73f      	b.n	8005fae <_Unwind_VRS_Pop+0x86>
 800612e:	4620      	mov	r0, r4
 8006130:	f022 0204 	bic.w	r2, r2, #4
 8006134:	f840 2bd0 	str.w	r2, [r0], #208
 8006138:	9301      	str	r3, [sp, #4]
 800613a:	f000 f83d 	bl	80061b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 800613e:	9b01      	ldr	r3, [sp, #4]
 8006140:	e7be      	b.n	80060c0 <_Unwind_VRS_Pop+0x198>
 8006142:	a822      	add	r0, sp, #136	; 0x88
 8006144:	9301      	str	r3, [sp, #4]
 8006146:	f000 f827 	bl	8006198 <__gnu_Unwind_Save_VFP>
 800614a:	9b01      	ldr	r3, [sp, #4]
 800614c:	e7c8      	b.n	80060e0 <_Unwind_VRS_Pop+0x1b8>
 800614e:	f041 0102 	orr.w	r1, r1, #2
 8006152:	f840 1b48 	str.w	r1, [r0], #72
 8006156:	f000 f827 	bl	80061a8 <__gnu_Unwind_Save_VFP_D>
 800615a:	9b01      	ldr	r3, [sp, #4]
 800615c:	e7ab      	b.n	80060b6 <_Unwind_VRS_Pop+0x18e>
 800615e:	2b01      	cmp	r3, #1
 8006160:	d003      	beq.n	800616a <_Unwind_VRS_Pop+0x242>
 8006162:	2e0f      	cmp	r6, #15
 8006164:	f63f af60 	bhi.w	8006028 <_Unwind_VRS_Pop+0x100>
 8006168:	e7ae      	b.n	80060c8 <_Unwind_VRS_Pop+0x1a0>
 800616a:	a822      	add	r0, sp, #136	; 0x88
 800616c:	9301      	str	r3, [sp, #4]
 800616e:	f000 f813 	bl	8006198 <__gnu_Unwind_Save_VFP>
 8006172:	9b01      	ldr	r3, [sp, #4]
 8006174:	e758      	b.n	8006028 <_Unwind_VRS_Pop+0x100>
 8006176:	bf00      	nop

08006178 <__restore_core_regs>:
 8006178:	f100 0134 	add.w	r1, r0, #52	; 0x34
 800617c:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8006180:	469c      	mov	ip, r3
 8006182:	46a6      	mov	lr, r4
 8006184:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8006188:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800618c:	46e5      	mov	sp, ip
 800618e:	bd00      	pop	{pc}

08006190 <__gnu_Unwind_Restore_VFP>:
 8006190:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop

08006198 <__gnu_Unwind_Save_VFP>:
 8006198:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop

080061a0 <__gnu_Unwind_Restore_VFP_D>:
 80061a0:	ec90 0b20 	vldmia	r0, {d0-d15}
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop

080061a8 <__gnu_Unwind_Save_VFP_D>:
 80061a8:	ec80 0b20 	vstmia	r0, {d0-d15}
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop

080061b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80061b0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80061b4:	4770      	bx	lr
 80061b6:	bf00      	nop

080061b8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80061b8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop

080061c0 <__gnu_Unwind_Restore_WMMXD>:
 80061c0:	ecf0 0102 	ldfe	f0, [r0], #8
 80061c4:	ecf0 1102 	ldfe	f1, [r0], #8
 80061c8:	ecf0 2102 	ldfe	f2, [r0], #8
 80061cc:	ecf0 3102 	ldfe	f3, [r0], #8
 80061d0:	ecf0 4102 	ldfe	f4, [r0], #8
 80061d4:	ecf0 5102 	ldfe	f5, [r0], #8
 80061d8:	ecf0 6102 	ldfe	f6, [r0], #8
 80061dc:	ecf0 7102 	ldfe	f7, [r0], #8
 80061e0:	ecf0 8102 	ldfp	f0, [r0], #8
 80061e4:	ecf0 9102 	ldfp	f1, [r0], #8
 80061e8:	ecf0 a102 	ldfp	f2, [r0], #8
 80061ec:	ecf0 b102 	ldfp	f3, [r0], #8
 80061f0:	ecf0 c102 	ldfp	f4, [r0], #8
 80061f4:	ecf0 d102 	ldfp	f5, [r0], #8
 80061f8:	ecf0 e102 	ldfp	f6, [r0], #8
 80061fc:	ecf0 f102 	ldfp	f7, [r0], #8
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop

08006204 <__gnu_Unwind_Save_WMMXD>:
 8006204:	ece0 0102 	stfe	f0, [r0], #8
 8006208:	ece0 1102 	stfe	f1, [r0], #8
 800620c:	ece0 2102 	stfe	f2, [r0], #8
 8006210:	ece0 3102 	stfe	f3, [r0], #8
 8006214:	ece0 4102 	stfe	f4, [r0], #8
 8006218:	ece0 5102 	stfe	f5, [r0], #8
 800621c:	ece0 6102 	stfe	f6, [r0], #8
 8006220:	ece0 7102 	stfe	f7, [r0], #8
 8006224:	ece0 8102 	stfp	f0, [r0], #8
 8006228:	ece0 9102 	stfp	f1, [r0], #8
 800622c:	ece0 a102 	stfp	f2, [r0], #8
 8006230:	ece0 b102 	stfp	f3, [r0], #8
 8006234:	ece0 c102 	stfp	f4, [r0], #8
 8006238:	ece0 d102 	stfp	f5, [r0], #8
 800623c:	ece0 e102 	stfp	f6, [r0], #8
 8006240:	ece0 f102 	stfp	f7, [r0], #8
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop

08006248 <__gnu_Unwind_Restore_WMMXC>:
 8006248:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 800624c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8006250:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8006254:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop

0800625c <__gnu_Unwind_Save_WMMXC>:
 800625c:	fca0 8101 	stc2	1, cr8, [r0], #4
 8006260:	fca0 9101 	stc2	1, cr9, [r0], #4
 8006264:	fca0 a101 	stc2	1, cr10, [r0], #4
 8006268:	fca0 b101 	stc2	1, cr11, [r0], #4
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop

08006270 <_Unwind_RaiseException>:
 8006270:	46ec      	mov	ip, sp
 8006272:	b500      	push	{lr}
 8006274:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006278:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800627c:	f04f 0300 	mov.w	r3, #0
 8006280:	e92d 000c 	stmdb	sp!, {r2, r3}
 8006284:	a901      	add	r1, sp, #4
 8006286:	f7ff fbe7 	bl	8005a58 <__gnu_Unwind_RaiseException>
 800628a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800628e:	b012      	add	sp, #72	; 0x48
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop

08006294 <_Unwind_Resume>:
 8006294:	46ec      	mov	ip, sp
 8006296:	b500      	push	{lr}
 8006298:	e92d 5000 	stmdb	sp!, {ip, lr}
 800629c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80062a8:	a901      	add	r1, sp, #4
 80062aa:	f7ff fc0f 	bl	8005acc <__gnu_Unwind_Resume>
 80062ae:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80062b2:	b012      	add	sp, #72	; 0x48
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop

080062b8 <_Unwind_Resume_or_Rethrow>:
 80062b8:	46ec      	mov	ip, sp
 80062ba:	b500      	push	{lr}
 80062bc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80062c0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80062c4:	f04f 0300 	mov.w	r3, #0
 80062c8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80062cc:	a901      	add	r1, sp, #4
 80062ce:	f7ff fc1f 	bl	8005b10 <__gnu_Unwind_Resume_or_Rethrow>
 80062d2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80062d6:	b012      	add	sp, #72	; 0x48
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop

080062dc <_Unwind_ForcedUnwind>:
 80062dc:	46ec      	mov	ip, sp
 80062de:	b500      	push	{lr}
 80062e0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80062e4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80062e8:	f04f 0300 	mov.w	r3, #0
 80062ec:	e92d 000c 	stmdb	sp!, {r2, r3}
 80062f0:	ab01      	add	r3, sp, #4
 80062f2:	f7ff fbe1 	bl	8005ab8 <__gnu_Unwind_ForcedUnwind>
 80062f6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80062fa:	b012      	add	sp, #72	; 0x48
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop

08006300 <_Unwind_Backtrace>:
 8006300:	46ec      	mov	ip, sp
 8006302:	b500      	push	{lr}
 8006304:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006308:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800630c:	f04f 0300 	mov.w	r3, #0
 8006310:	e92d 000c 	stmdb	sp!, {r2, r3}
 8006314:	aa01      	add	r2, sp, #4
 8006316:	f7ff fc5b 	bl	8005bd0 <__gnu_Unwind_Backtrace>
 800631a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800631e:	b012      	add	sp, #72	; 0x48
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop

08006324 <next_unwind_byte>:
 8006324:	7a03      	ldrb	r3, [r0, #8]
 8006326:	b91b      	cbnz	r3, 8006330 <next_unwind_byte+0xc>
 8006328:	7a43      	ldrb	r3, [r0, #9]
 800632a:	b943      	cbnz	r3, 800633e <next_unwind_byte+0x1a>
 800632c:	20b0      	movs	r0, #176	; 0xb0
 800632e:	4770      	bx	lr
 8006330:	1e5a      	subs	r2, r3, #1
 8006332:	6803      	ldr	r3, [r0, #0]
 8006334:	7202      	strb	r2, [r0, #8]
 8006336:	021a      	lsls	r2, r3, #8
 8006338:	6002      	str	r2, [r0, #0]
 800633a:	0e18      	lsrs	r0, r3, #24
 800633c:	4770      	bx	lr
 800633e:	6842      	ldr	r2, [r0, #4]
 8006340:	3b01      	subs	r3, #1
 8006342:	b410      	push	{r4}
 8006344:	7243      	strb	r3, [r0, #9]
 8006346:	6813      	ldr	r3, [r2, #0]
 8006348:	2103      	movs	r1, #3
 800634a:	1d14      	adds	r4, r2, #4
 800634c:	7201      	strb	r1, [r0, #8]
 800634e:	021a      	lsls	r2, r3, #8
 8006350:	6044      	str	r4, [r0, #4]
 8006352:	6002      	str	r2, [r0, #0]
 8006354:	bc10      	pop	{r4}
 8006356:	0e18      	lsrs	r0, r3, #24
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop

0800635c <_Unwind_GetGR.constprop.0>:
 800635c:	b500      	push	{lr}
 800635e:	b085      	sub	sp, #20
 8006360:	aa03      	add	r2, sp, #12
 8006362:	2300      	movs	r3, #0
 8006364:	9200      	str	r2, [sp, #0]
 8006366:	4619      	mov	r1, r3
 8006368:	220c      	movs	r2, #12
 800636a:	f7ff fbe3 	bl	8005b34 <_Unwind_VRS_Get>
 800636e:	9803      	ldr	r0, [sp, #12]
 8006370:	b005      	add	sp, #20
 8006372:	f85d fb04 	ldr.w	pc, [sp], #4
 8006376:	bf00      	nop

08006378 <unwind_UCB_from_context>:
 8006378:	e7f0      	b.n	800635c <_Unwind_GetGR.constprop.0>
 800637a:	bf00      	nop

0800637c <__gnu_unwind_execute>:
 800637c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006380:	4606      	mov	r6, r0
 8006382:	460d      	mov	r5, r1
 8006384:	b085      	sub	sp, #20
 8006386:	f04f 0800 	mov.w	r8, #0
 800638a:	4628      	mov	r0, r5
 800638c:	f7ff ffca 	bl	8006324 <next_unwind_byte>
 8006390:	28b0      	cmp	r0, #176	; 0xb0
 8006392:	4604      	mov	r4, r0
 8006394:	f000 80b4 	beq.w	8006500 <__gnu_unwind_execute+0x184>
 8006398:	f020 037f 	bic.w	r3, r0, #127	; 0x7f
 800639c:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 80063a0:	d020      	beq.n	80063e4 <__gnu_unwind_execute+0x68>
 80063a2:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 80063a6:	2b80      	cmp	r3, #128	; 0x80
 80063a8:	d07a      	beq.n	80064a0 <__gnu_unwind_execute+0x124>
 80063aa:	2b90      	cmp	r3, #144	; 0x90
 80063ac:	d035      	beq.n	800641a <__gnu_unwind_execute+0x9e>
 80063ae:	2ba0      	cmp	r3, #160	; 0xa0
 80063b0:	d048      	beq.n	8006444 <__gnu_unwind_execute+0xc8>
 80063b2:	2bb0      	cmp	r3, #176	; 0xb0
 80063b4:	d05c      	beq.n	8006470 <__gnu_unwind_execute+0xf4>
 80063b6:	2bc0      	cmp	r3, #192	; 0xc0
 80063b8:	f000 8089 	beq.w	80064ce <__gnu_unwind_execute+0x152>
 80063bc:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80063c0:	2bd0      	cmp	r3, #208	; 0xd0
 80063c2:	d10b      	bne.n	80063dc <__gnu_unwind_execute+0x60>
 80063c4:	f000 0207 	and.w	r2, r0, #7
 80063c8:	3201      	adds	r2, #1
 80063ca:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80063ce:	2305      	movs	r3, #5
 80063d0:	2101      	movs	r1, #1
 80063d2:	4630      	mov	r0, r6
 80063d4:	f7ff fda8 	bl	8005f28 <_Unwind_VRS_Pop>
 80063d8:	2800      	cmp	r0, #0
 80063da:	d0d6      	beq.n	800638a <__gnu_unwind_execute+0xe>
 80063dc:	2009      	movs	r0, #9
 80063de:	b005      	add	sp, #20
 80063e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063e4:	f10d 090c 	add.w	r9, sp, #12
 80063e8:	4619      	mov	r1, r3
 80063ea:	0087      	lsls	r7, r0, #2
 80063ec:	f8cd 9000 	str.w	r9, [sp]
 80063f0:	220d      	movs	r2, #13
 80063f2:	4630      	mov	r0, r6
 80063f4:	f7ff fb9e 	bl	8005b34 <_Unwind_VRS_Get>
 80063f8:	b2ff      	uxtb	r7, r7
 80063fa:	9b03      	ldr	r3, [sp, #12]
 80063fc:	3704      	adds	r7, #4
 80063fe:	0660      	lsls	r0, r4, #25
 8006400:	bf4c      	ite	mi
 8006402:	1bdf      	submi	r7, r3, r7
 8006404:	18ff      	addpl	r7, r7, r3
 8006406:	2300      	movs	r3, #0
 8006408:	f8cd 9000 	str.w	r9, [sp]
 800640c:	4619      	mov	r1, r3
 800640e:	220d      	movs	r2, #13
 8006410:	4630      	mov	r0, r6
 8006412:	9703      	str	r7, [sp, #12]
 8006414:	f7ff fbb4 	bl	8005b80 <_Unwind_VRS_Set>
 8006418:	e7b7      	b.n	800638a <__gnu_unwind_execute+0xe>
 800641a:	f000 030d 	and.w	r3, r0, #13
 800641e:	2b0d      	cmp	r3, #13
 8006420:	d0dc      	beq.n	80063dc <__gnu_unwind_execute+0x60>
 8006422:	af03      	add	r7, sp, #12
 8006424:	2300      	movs	r3, #0
 8006426:	f000 020f 	and.w	r2, r0, #15
 800642a:	4619      	mov	r1, r3
 800642c:	9700      	str	r7, [sp, #0]
 800642e:	4630      	mov	r0, r6
 8006430:	f7ff fb80 	bl	8005b34 <_Unwind_VRS_Get>
 8006434:	2300      	movs	r3, #0
 8006436:	9700      	str	r7, [sp, #0]
 8006438:	4619      	mov	r1, r3
 800643a:	220d      	movs	r2, #13
 800643c:	4630      	mov	r0, r6
 800643e:	f7ff fb9f 	bl	8005b80 <_Unwind_VRS_Set>
 8006442:	e7a2      	b.n	800638a <__gnu_unwind_execute+0xe>
 8006444:	43c2      	mvns	r2, r0
 8006446:	f44f 637f 	mov.w	r3, #4080	; 0xff0
 800644a:	f002 0207 	and.w	r2, r2, #7
 800644e:	fa43 f202 	asr.w	r2, r3, r2
 8006452:	0701      	lsls	r1, r0, #28
 8006454:	ea02 0203 	and.w	r2, r2, r3
 8006458:	f04f 0300 	mov.w	r3, #0
 800645c:	bf48      	it	mi
 800645e:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8006462:	4619      	mov	r1, r3
 8006464:	4630      	mov	r0, r6
 8006466:	f7ff fd5f 	bl	8005f28 <_Unwind_VRS_Pop>
 800646a:	2800      	cmp	r0, #0
 800646c:	d1b6      	bne.n	80063dc <__gnu_unwind_execute+0x60>
 800646e:	e78c      	b.n	800638a <__gnu_unwind_execute+0xe>
 8006470:	28b1      	cmp	r0, #177	; 0xb1
 8006472:	d04a      	beq.n	800650a <__gnu_unwind_execute+0x18e>
 8006474:	28b2      	cmp	r0, #178	; 0xb2
 8006476:	d053      	beq.n	8006520 <__gnu_unwind_execute+0x1a4>
 8006478:	28b3      	cmp	r0, #179	; 0xb3
 800647a:	f000 8081 	beq.w	8006580 <__gnu_unwind_execute+0x204>
 800647e:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8006482:	2bb4      	cmp	r3, #180	; 0xb4
 8006484:	d0aa      	beq.n	80063dc <__gnu_unwind_execute+0x60>
 8006486:	f000 0207 	and.w	r2, r0, #7
 800648a:	3201      	adds	r2, #1
 800648c:	2301      	movs	r3, #1
 800648e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006492:	4619      	mov	r1, r3
 8006494:	4630      	mov	r0, r6
 8006496:	f7ff fd47 	bl	8005f28 <_Unwind_VRS_Pop>
 800649a:	2800      	cmp	r0, #0
 800649c:	d19e      	bne.n	80063dc <__gnu_unwind_execute+0x60>
 800649e:	e774      	b.n	800638a <__gnu_unwind_execute+0xe>
 80064a0:	4628      	mov	r0, r5
 80064a2:	f7ff ff3f 	bl	8006324 <next_unwind_byte>
 80064a6:	0224      	lsls	r4, r4, #8
 80064a8:	4320      	orrs	r0, r4
 80064aa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80064ae:	d095      	beq.n	80063dc <__gnu_unwind_execute+0x60>
 80064b0:	0104      	lsls	r4, r0, #4
 80064b2:	2300      	movs	r3, #0
 80064b4:	b2a2      	uxth	r2, r4
 80064b6:	4619      	mov	r1, r3
 80064b8:	4630      	mov	r0, r6
 80064ba:	f7ff fd35 	bl	8005f28 <_Unwind_VRS_Pop>
 80064be:	2800      	cmp	r0, #0
 80064c0:	d18c      	bne.n	80063dc <__gnu_unwind_execute+0x60>
 80064c2:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80064c6:	bf18      	it	ne
 80064c8:	f04f 0801 	movne.w	r8, #1
 80064cc:	e75d      	b.n	800638a <__gnu_unwind_execute+0xe>
 80064ce:	28c6      	cmp	r0, #198	; 0xc6
 80064d0:	d062      	beq.n	8006598 <__gnu_unwind_execute+0x21c>
 80064d2:	28c7      	cmp	r0, #199	; 0xc7
 80064d4:	d06c      	beq.n	80065b0 <__gnu_unwind_execute+0x234>
 80064d6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80064da:	2bc0      	cmp	r3, #192	; 0xc0
 80064dc:	d07b      	beq.n	80065d6 <__gnu_unwind_execute+0x25a>
 80064de:	28c8      	cmp	r0, #200	; 0xc8
 80064e0:	f000 8091 	beq.w	8006606 <__gnu_unwind_execute+0x28a>
 80064e4:	28c9      	cmp	r0, #201	; 0xc9
 80064e6:	f47f af79 	bne.w	80063dc <__gnu_unwind_execute+0x60>
 80064ea:	4628      	mov	r0, r5
 80064ec:	f7ff ff1a 	bl	8006324 <next_unwind_byte>
 80064f0:	0302      	lsls	r2, r0, #12
 80064f2:	f000 000f 	and.w	r0, r0, #15
 80064f6:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 80064fa:	3001      	adds	r0, #1
 80064fc:	4302      	orrs	r2, r0
 80064fe:	e766      	b.n	80063ce <__gnu_unwind_execute+0x52>
 8006500:	f1b8 0f00 	cmp.w	r8, #0
 8006504:	d06e      	beq.n	80065e4 <__gnu_unwind_execute+0x268>
 8006506:	2000      	movs	r0, #0
 8006508:	e769      	b.n	80063de <__gnu_unwind_execute+0x62>
 800650a:	4628      	mov	r0, r5
 800650c:	f7ff ff0a 	bl	8006324 <next_unwind_byte>
 8006510:	4602      	mov	r2, r0
 8006512:	2800      	cmp	r0, #0
 8006514:	f43f af62 	beq.w	80063dc <__gnu_unwind_execute+0x60>
 8006518:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 800651c:	d0b9      	beq.n	8006492 <__gnu_unwind_execute+0x116>
 800651e:	e75d      	b.n	80063dc <__gnu_unwind_execute+0x60>
 8006520:	2300      	movs	r3, #0
 8006522:	f10d 090c 	add.w	r9, sp, #12
 8006526:	220d      	movs	r2, #13
 8006528:	4619      	mov	r1, r3
 800652a:	f8cd 9000 	str.w	r9, [sp]
 800652e:	4630      	mov	r0, r6
 8006530:	f7ff fb00 	bl	8005b34 <_Unwind_VRS_Get>
 8006534:	4628      	mov	r0, r5
 8006536:	f7ff fef5 	bl	8006324 <next_unwind_byte>
 800653a:	0602      	lsls	r2, r0, #24
 800653c:	f04f 0402 	mov.w	r4, #2
 8006540:	d50c      	bpl.n	800655c <__gnu_unwind_execute+0x1e0>
 8006542:	9b03      	ldr	r3, [sp, #12]
 8006544:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006548:	40a0      	lsls	r0, r4
 800654a:	4403      	add	r3, r0
 800654c:	4628      	mov	r0, r5
 800654e:	9303      	str	r3, [sp, #12]
 8006550:	f7ff fee8 	bl	8006324 <next_unwind_byte>
 8006554:	0603      	lsls	r3, r0, #24
 8006556:	f104 0407 	add.w	r4, r4, #7
 800655a:	d4f2      	bmi.n	8006542 <__gnu_unwind_execute+0x1c6>
 800655c:	9b03      	ldr	r3, [sp, #12]
 800655e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006562:	fa00 f204 	lsl.w	r2, r0, r4
 8006566:	f503 7401 	add.w	r4, r3, #516	; 0x204
 800656a:	2300      	movs	r3, #0
 800656c:	4414      	add	r4, r2
 800656e:	f8cd 9000 	str.w	r9, [sp]
 8006572:	4619      	mov	r1, r3
 8006574:	220d      	movs	r2, #13
 8006576:	4630      	mov	r0, r6
 8006578:	9403      	str	r4, [sp, #12]
 800657a:	f7ff fb01 	bl	8005b80 <_Unwind_VRS_Set>
 800657e:	e704      	b.n	800638a <__gnu_unwind_execute+0xe>
 8006580:	4628      	mov	r0, r5
 8006582:	f7ff fecf 	bl	8006324 <next_unwind_byte>
 8006586:	0301      	lsls	r1, r0, #12
 8006588:	f000 000f 	and.w	r0, r0, #15
 800658c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8006590:	1c42      	adds	r2, r0, #1
 8006592:	2301      	movs	r3, #1
 8006594:	430a      	orrs	r2, r1
 8006596:	e77c      	b.n	8006492 <__gnu_unwind_execute+0x116>
 8006598:	4628      	mov	r0, r5
 800659a:	f7ff fec3 	bl	8006324 <next_unwind_byte>
 800659e:	0301      	lsls	r1, r0, #12
 80065a0:	f000 000f 	and.w	r0, r0, #15
 80065a4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80065a8:	1c42      	adds	r2, r0, #1
 80065aa:	2303      	movs	r3, #3
 80065ac:	430a      	orrs	r2, r1
 80065ae:	e770      	b.n	8006492 <__gnu_unwind_execute+0x116>
 80065b0:	4628      	mov	r0, r5
 80065b2:	f7ff feb7 	bl	8006324 <next_unwind_byte>
 80065b6:	4602      	mov	r2, r0
 80065b8:	2800      	cmp	r0, #0
 80065ba:	f43f af0f 	beq.w	80063dc <__gnu_unwind_execute+0x60>
 80065be:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80065c2:	f47f af0b 	bne.w	80063dc <__gnu_unwind_execute+0x60>
 80065c6:	2104      	movs	r1, #4
 80065c8:	4630      	mov	r0, r6
 80065ca:	f7ff fcad 	bl	8005f28 <_Unwind_VRS_Pop>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	f47f af04 	bne.w	80063dc <__gnu_unwind_execute+0x60>
 80065d4:	e6d9      	b.n	800638a <__gnu_unwind_execute+0xe>
 80065d6:	f000 020f 	and.w	r2, r0, #15
 80065da:	3201      	adds	r2, #1
 80065dc:	2303      	movs	r3, #3
 80065de:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80065e2:	e756      	b.n	8006492 <__gnu_unwind_execute+0x116>
 80065e4:	ac03      	add	r4, sp, #12
 80065e6:	4643      	mov	r3, r8
 80065e8:	220e      	movs	r2, #14
 80065ea:	4641      	mov	r1, r8
 80065ec:	9400      	str	r4, [sp, #0]
 80065ee:	4630      	mov	r0, r6
 80065f0:	f7ff faa0 	bl	8005b34 <_Unwind_VRS_Get>
 80065f4:	9400      	str	r4, [sp, #0]
 80065f6:	4630      	mov	r0, r6
 80065f8:	4643      	mov	r3, r8
 80065fa:	220f      	movs	r2, #15
 80065fc:	4641      	mov	r1, r8
 80065fe:	f7ff fabf 	bl	8005b80 <_Unwind_VRS_Set>
 8006602:	4640      	mov	r0, r8
 8006604:	e6eb      	b.n	80063de <__gnu_unwind_execute+0x62>
 8006606:	4628      	mov	r0, r5
 8006608:	f7ff fe8c 	bl	8006324 <next_unwind_byte>
 800660c:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8006610:	f000 030f 	and.w	r3, r0, #15
 8006614:	3210      	adds	r2, #16
 8006616:	3301      	adds	r3, #1
 8006618:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 800661c:	e6d7      	b.n	80063ce <__gnu_unwind_execute+0x52>
 800661e:	bf00      	nop

08006620 <__gnu_unwind_frame>:
 8006620:	b510      	push	{r4, lr}
 8006622:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006624:	b084      	sub	sp, #16
 8006626:	2003      	movs	r0, #3
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	f88d 000c 	strb.w	r0, [sp, #12]
 800662e:	79dc      	ldrb	r4, [r3, #7]
 8006630:	0212      	lsls	r2, r2, #8
 8006632:	3308      	adds	r3, #8
 8006634:	4608      	mov	r0, r1
 8006636:	a901      	add	r1, sp, #4
 8006638:	9201      	str	r2, [sp, #4]
 800663a:	f88d 400d 	strb.w	r4, [sp, #13]
 800663e:	9302      	str	r3, [sp, #8]
 8006640:	f7ff fe9c 	bl	800637c <__gnu_unwind_execute>
 8006644:	b004      	add	sp, #16
 8006646:	bd10      	pop	{r4, pc}

08006648 <_Unwind_GetRegionStart>:
 8006648:	b508      	push	{r3, lr}
 800664a:	f7ff fe95 	bl	8006378 <unwind_UCB_from_context>
 800664e:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8006650:	bd08      	pop	{r3, pc}
 8006652:	bf00      	nop

08006654 <_Unwind_GetLanguageSpecificData>:
 8006654:	b508      	push	{r3, lr}
 8006656:	f7ff fe8f 	bl	8006378 <unwind_UCB_from_context>
 800665a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800665c:	79d8      	ldrb	r0, [r3, #7]
 800665e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006662:	3008      	adds	r0, #8
 8006664:	bd08      	pop	{r3, pc}
 8006666:	bf00      	nop

08006668 <_Unwind_GetTextRelBase>:
 8006668:	b508      	push	{r3, lr}
 800666a:	f00a f840 	bl	80106ee <abort>
 800666e:	bf00      	nop

08006670 <_Unwind_GetDataRelBase>:
 8006670:	b508      	push	{r3, lr}
 8006672:	f7ff fff9 	bl	8006668 <_Unwind_GetTextRelBase>
 8006676:	bf00      	nop

08006678 <d_make_comp>:
 8006678:	b470      	push	{r4, r5, r6}
 800667a:	1e4c      	subs	r4, r1, #1
 800667c:	2c4a      	cmp	r4, #74	; 0x4a
 800667e:	d82c      	bhi.n	80066da <d_make_comp+0x62>
 8006680:	e8df f004 	tbb	[pc, r4]
 8006684:	3c3c3c3c 	.word	0x3c3c3c3c
 8006688:	2b2b2b2b 	.word	0x2b2b2b2b
 800668c:	263c2626 	.word	0x263c2626
 8006690:	26262626 	.word	0x26262626
 8006694:	26262626 	.word	0x26262626
 8006698:	2b262626 	.word	0x2b262626
 800669c:	27272727 	.word	0x27272727
 80066a0:	27272727 	.word	0x27272727
 80066a4:	2626263c 	.word	0x2626263c
 80066a8:	262b2626 	.word	0x262b2626
 80066ac:	2b3c3d27 	.word	0x2b3c3d27
 80066b0:	3d27273c 	.word	0x3d27273c
 80066b4:	26262b2b 	.word	0x26262b2b
 80066b8:	3c3c3c3c 	.word	0x3c3c3c3c
 80066bc:	3c3c263c 	.word	0x3c3c263c
 80066c0:	2b2b3c26 	.word	0x2b2b3c26
 80066c4:	2b262626 	.word	0x2b262626
 80066c8:	26262b2b 	.word	0x26262b2b
 80066cc:	3c26      	.short	0x3c26
 80066ce:	3c          	.byte	0x3c
 80066cf:	00          	.byte	0x00
 80066d0:	b1ca      	cbz	r2, 8006706 <d_make_comp+0x8e>
 80066d2:	6944      	ldr	r4, [r0, #20]
 80066d4:	6985      	ldr	r5, [r0, #24]
 80066d6:	42ac      	cmp	r4, r5
 80066d8:	db02      	blt.n	80066e0 <d_make_comp+0x68>
 80066da:	2000      	movs	r0, #0
 80066dc:	bc70      	pop	{r4, r5, r6}
 80066de:	4770      	bx	lr
 80066e0:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80066e4:	6906      	ldr	r6, [r0, #16]
 80066e6:	3401      	adds	r4, #1
 80066e8:	00ad      	lsls	r5, r5, #2
 80066ea:	6144      	str	r4, [r0, #20]
 80066ec:	1974      	adds	r4, r6, r5
 80066ee:	d00c      	beq.n	800670a <d_make_comp+0x92>
 80066f0:	5571      	strb	r1, [r6, r5]
 80066f2:	6062      	str	r2, [r4, #4]
 80066f4:	60a3      	str	r3, [r4, #8]
 80066f6:	4620      	mov	r0, r4
 80066f8:	bc70      	pop	{r4, r5, r6}
 80066fa:	4770      	bx	lr
 80066fc:	b11a      	cbz	r2, 8006706 <d_make_comp+0x8e>
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d1e7      	bne.n	80066d2 <d_make_comp+0x5a>
 8006702:	4618      	mov	r0, r3
 8006704:	e7ea      	b.n	80066dc <d_make_comp+0x64>
 8006706:	4610      	mov	r0, r2
 8006708:	e7e8      	b.n	80066dc <d_make_comp+0x64>
 800670a:	4620      	mov	r0, r4
 800670c:	e7e6      	b.n	80066dc <d_make_comp+0x64>
 800670e:	bf00      	nop

08006710 <d_cv_qualifiers>:
 8006710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006714:	68c3      	ldr	r3, [r0, #12]
 8006716:	f1b2 0a00 	subs.w	sl, r2, #0
 800671a:	4604      	mov	r4, r0
 800671c:	460f      	mov	r7, r1
 800671e:	781a      	ldrb	r2, [r3, #0]
 8006720:	bf15      	itete	ne
 8006722:	f04f 081c 	movne.w	r8, #28
 8006726:	f04f 0819 	moveq.w	r8, #25
 800672a:	f04f 091d 	movne.w	r9, #29
 800672e:	f04f 091a 	moveq.w	r9, #26
 8006732:	bf14      	ite	ne
 8006734:	261e      	movne	r6, #30
 8006736:	261b      	moveq	r6, #27
 8006738:	460d      	mov	r5, r1
 800673a:	e012      	b.n	8006762 <d_cv_qualifiers+0x52>
 800673c:	2a56      	cmp	r2, #86	; 0x56
 800673e:	d01b      	beq.n	8006778 <d_cv_qualifiers+0x68>
 8006740:	2a4b      	cmp	r2, #75	; 0x4b
 8006742:	d122      	bne.n	800678a <d_cv_qualifiers+0x7a>
 8006744:	60e1      	str	r1, [r4, #12]
 8006746:	4631      	mov	r1, r6
 8006748:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800674a:	3306      	adds	r3, #6
 800674c:	6323      	str	r3, [r4, #48]	; 0x30
 800674e:	2300      	movs	r3, #0
 8006750:	461a      	mov	r2, r3
 8006752:	4620      	mov	r0, r4
 8006754:	f7ff ff90 	bl	8006678 <d_make_comp>
 8006758:	6028      	str	r0, [r5, #0]
 800675a:	b1a0      	cbz	r0, 8006786 <d_cv_qualifiers+0x76>
 800675c:	68e3      	ldr	r3, [r4, #12]
 800675e:	1d05      	adds	r5, r0, #4
 8006760:	781a      	ldrb	r2, [r3, #0]
 8006762:	2a72      	cmp	r2, #114	; 0x72
 8006764:	f103 0101 	add.w	r1, r3, #1
 8006768:	d1e8      	bne.n	800673c <d_cv_qualifiers+0x2c>
 800676a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800676c:	3301      	adds	r3, #1
 800676e:	3209      	adds	r2, #9
 8006770:	60e3      	str	r3, [r4, #12]
 8006772:	6322      	str	r2, [r4, #48]	; 0x30
 8006774:	4641      	mov	r1, r8
 8006776:	e7ea      	b.n	800674e <d_cv_qualifiers+0x3e>
 8006778:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800677a:	3301      	adds	r3, #1
 800677c:	3209      	adds	r2, #9
 800677e:	60e3      	str	r3, [r4, #12]
 8006780:	6322      	str	r2, [r4, #48]	; 0x30
 8006782:	4649      	mov	r1, r9
 8006784:	e7e3      	b.n	800674e <d_cv_qualifiers+0x3e>
 8006786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800678a:	f1ba 0f00 	cmp.w	sl, #0
 800678e:	d101      	bne.n	8006794 <d_cv_qualifiers+0x84>
 8006790:	2a46      	cmp	r2, #70	; 0x46
 8006792:	d002      	beq.n	800679a <d_cv_qualifiers+0x8a>
 8006794:	4628      	mov	r0, r5
 8006796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800679a:	42bd      	cmp	r5, r7
 800679c:	d0fa      	beq.n	8006794 <d_cv_qualifiers+0x84>
 800679e:	201d      	movs	r0, #29
 80067a0:	211e      	movs	r1, #30
 80067a2:	221c      	movs	r2, #28
 80067a4:	e007      	b.n	80067b6 <d_cv_qualifiers+0xa6>
 80067a6:	2b1b      	cmp	r3, #27
 80067a8:	d00b      	beq.n	80067c2 <d_cv_qualifiers+0xb2>
 80067aa:	2b19      	cmp	r3, #25
 80067ac:	d100      	bne.n	80067b0 <d_cv_qualifiers+0xa0>
 80067ae:	703a      	strb	r2, [r7, #0]
 80067b0:	3704      	adds	r7, #4
 80067b2:	42bd      	cmp	r5, r7
 80067b4:	d0ee      	beq.n	8006794 <d_cv_qualifiers+0x84>
 80067b6:	683f      	ldr	r7, [r7, #0]
 80067b8:	783b      	ldrb	r3, [r7, #0]
 80067ba:	2b1a      	cmp	r3, #26
 80067bc:	d1f3      	bne.n	80067a6 <d_cv_qualifiers+0x96>
 80067be:	7038      	strb	r0, [r7, #0]
 80067c0:	e7f6      	b.n	80067b0 <d_cv_qualifiers+0xa0>
 80067c2:	7039      	strb	r1, [r7, #0]
 80067c4:	e7f4      	b.n	80067b0 <d_cv_qualifiers+0xa0>
 80067c6:	bf00      	nop

080067c8 <d_ref_qualifier>:
 80067c8:	b410      	push	{r4}
 80067ca:	68c3      	ldr	r3, [r0, #12]
 80067cc:	460a      	mov	r2, r1
 80067ce:	781c      	ldrb	r4, [r3, #0]
 80067d0:	2c52      	cmp	r4, #82	; 0x52
 80067d2:	d00d      	beq.n	80067f0 <d_ref_qualifier+0x28>
 80067d4:	2c4f      	cmp	r4, #79	; 0x4f
 80067d6:	d002      	beq.n	80067de <d_ref_qualifier+0x16>
 80067d8:	4608      	mov	r0, r1
 80067da:	bc10      	pop	{r4}
 80067dc:	4770      	bx	lr
 80067de:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80067e0:	2120      	movs	r1, #32
 80067e2:	3403      	adds	r4, #3
 80067e4:	6304      	str	r4, [r0, #48]	; 0x30
 80067e6:	3301      	adds	r3, #1
 80067e8:	60c3      	str	r3, [r0, #12]
 80067ea:	bc10      	pop	{r4}
 80067ec:	2300      	movs	r3, #0
 80067ee:	e743      	b.n	8006678 <d_make_comp>
 80067f0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80067f2:	211f      	movs	r1, #31
 80067f4:	3402      	adds	r4, #2
 80067f6:	6304      	str	r4, [r0, #48]	; 0x30
 80067f8:	e7f5      	b.n	80067e6 <d_ref_qualifier+0x1e>
 80067fa:	bf00      	nop

080067fc <d_count_templates_scopes>:
 80067fc:	2a00      	cmp	r2, #0
 80067fe:	d04c      	beq.n	800689a <d_count_templates_scopes+0x9e>
 8006800:	b570      	push	{r4, r5, r6, lr}
 8006802:	4605      	mov	r5, r0
 8006804:	460e      	mov	r6, r1
 8006806:	4614      	mov	r4, r2
 8006808:	7823      	ldrb	r3, [r4, #0]
 800680a:	3b01      	subs	r3, #1
 800680c:	2b4a      	cmp	r3, #74	; 0x4a
 800680e:	d82a      	bhi.n	8006866 <d_count_templates_scopes+0x6a>
 8006810:	e8df f003 	tbb	[pc, r3]
 8006814:	3e353535 	.word	0x3e353535
 8006818:	26262929 	.word	0x26262929
 800681c:	35353535 	.word	0x35353535
 8006820:	35353535 	.word	0x35353535
 8006824:	35353535 	.word	0x35353535
 8006828:	29353535 	.word	0x29353535
 800682c:	35353535 	.word	0x35353535
 8006830:	35353535 	.word	0x35353535
 8006834:	2e2e3535 	.word	0x2e2e3535
 8006838:	35293535 	.word	0x35293535
 800683c:	2a353535 	.word	0x2a353535
 8006840:	35353535 	.word	0x35353535
 8006844:	35352629 	.word	0x35352629
 8006848:	35353535 	.word	0x35353535
 800684c:	35353535 	.word	0x35353535
 8006850:	29293535 	.word	0x29293535
 8006854:	2a2a2a35 	.word	0x2a2a2a35
 8006858:	3535292a 	.word	0x3535292a
 800685c:	3535      	.short	0x3535
 800685e:	35          	.byte	0x35
 800685f:	00          	.byte	0x00
 8006860:	68a4      	ldr	r4, [r4, #8]
 8006862:	2c00      	cmp	r4, #0
 8006864:	d1d0      	bne.n	8006808 <d_count_templates_scopes+0xc>
 8006866:	bd70      	pop	{r4, r5, r6, pc}
 8006868:	6864      	ldr	r4, [r4, #4]
 800686a:	2c00      	cmp	r4, #0
 800686c:	d1cc      	bne.n	8006808 <d_count_templates_scopes+0xc>
 800686e:	e7fa      	b.n	8006866 <d_count_templates_scopes+0x6a>
 8006870:	6862      	ldr	r2, [r4, #4]
 8006872:	7813      	ldrb	r3, [r2, #0]
 8006874:	2b05      	cmp	r3, #5
 8006876:	d103      	bne.n	8006880 <d_count_templates_scopes+0x84>
 8006878:	6833      	ldr	r3, [r6, #0]
 800687a:	3301      	adds	r3, #1
 800687c:	6033      	str	r3, [r6, #0]
 800687e:	6862      	ldr	r2, [r4, #4]
 8006880:	4631      	mov	r1, r6
 8006882:	4628      	mov	r0, r5
 8006884:	f7ff ffba 	bl	80067fc <d_count_templates_scopes>
 8006888:	68a4      	ldr	r4, [r4, #8]
 800688a:	2c00      	cmp	r4, #0
 800688c:	d1bc      	bne.n	8006808 <d_count_templates_scopes+0xc>
 800688e:	e7ea      	b.n	8006866 <d_count_templates_scopes+0x6a>
 8006890:	682b      	ldr	r3, [r5, #0]
 8006892:	3301      	adds	r3, #1
 8006894:	602b      	str	r3, [r5, #0]
 8006896:	6862      	ldr	r2, [r4, #4]
 8006898:	e7f2      	b.n	8006880 <d_count_templates_scopes+0x84>
 800689a:	4770      	bx	lr

0800689c <d_append_buffer>:
 800689c:	b382      	cbz	r2, 8006900 <d_append_buffer+0x64>
 800689e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068a2:	460d      	mov	r5, r1
 80068a4:	4604      	mov	r4, r0
 80068a6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80068aa:	18af      	adds	r7, r5, r2
 80068ac:	f04f 0800 	mov.w	r8, #0
 80068b0:	e009      	b.n	80068c6 <d_append_buffer+0x2a>
 80068b2:	460b      	mov	r3, r1
 80068b4:	42bd      	cmp	r5, r7
 80068b6:	f101 0101 	add.w	r1, r1, #1
 80068ba:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80068be:	54e6      	strb	r6, [r4, r3]
 80068c0:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80068c4:	d01a      	beq.n	80068fc <d_append_buffer+0x60>
 80068c6:	29ff      	cmp	r1, #255	; 0xff
 80068c8:	f815 6b01 	ldrb.w	r6, [r5], #1
 80068cc:	d1f1      	bne.n	80068b2 <d_append_buffer+0x16>
 80068ce:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80068d2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80068d6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80068da:	4620      	mov	r0, r4
 80068dc:	4798      	blx	r3
 80068de:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80068e2:	2101      	movs	r1, #1
 80068e4:	440b      	add	r3, r1
 80068e6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80068ea:	42bd      	cmp	r5, r7
 80068ec:	f04f 0300 	mov.w	r3, #0
 80068f0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80068f4:	54e6      	strb	r6, [r4, r3]
 80068f6:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80068fa:	d1e4      	bne.n	80068c6 <d_append_buffer+0x2a>
 80068fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop

08006904 <d_number.isra.0>:
 8006904:	b430      	push	{r4, r5}
 8006906:	6803      	ldr	r3, [r0, #0]
 8006908:	4604      	mov	r4, r0
 800690a:	781a      	ldrb	r2, [r3, #0]
 800690c:	2a6e      	cmp	r2, #110	; 0x6e
 800690e:	d015      	beq.n	800693c <d_number.isra.0+0x38>
 8006910:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006914:	2909      	cmp	r1, #9
 8006916:	d81b      	bhi.n	8006950 <d_number.isra.0+0x4c>
 8006918:	2500      	movs	r5, #0
 800691a:	2000      	movs	r0, #0
 800691c:	3301      	adds	r3, #1
 800691e:	6023      	str	r3, [r4, #0]
 8006920:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006924:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8006928:	781a      	ldrb	r2, [r3, #0]
 800692a:	3830      	subs	r0, #48	; 0x30
 800692c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006930:	2909      	cmp	r1, #9
 8006932:	d9f3      	bls.n	800691c <d_number.isra.0+0x18>
 8006934:	b105      	cbz	r5, 8006938 <d_number.isra.0+0x34>
 8006936:	4240      	negs	r0, r0
 8006938:	bc30      	pop	{r4, r5}
 800693a:	4770      	bx	lr
 800693c:	1c59      	adds	r1, r3, #1
 800693e:	6001      	str	r1, [r0, #0]
 8006940:	785a      	ldrb	r2, [r3, #1]
 8006942:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006946:	2b09      	cmp	r3, #9
 8006948:	d802      	bhi.n	8006950 <d_number.isra.0+0x4c>
 800694a:	460b      	mov	r3, r1
 800694c:	2501      	movs	r5, #1
 800694e:	e7e4      	b.n	800691a <d_number.isra.0+0x16>
 8006950:	2000      	movs	r0, #0
 8006952:	e7f1      	b.n	8006938 <d_number.isra.0+0x34>

08006954 <d_number_component>:
 8006954:	6943      	ldr	r3, [r0, #20]
 8006956:	6982      	ldr	r2, [r0, #24]
 8006958:	4293      	cmp	r3, r2
 800695a:	da14      	bge.n	8006986 <d_number_component+0x32>
 800695c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8006960:	6901      	ldr	r1, [r0, #16]
 8006962:	0092      	lsls	r2, r2, #2
 8006964:	b510      	push	{r4, lr}
 8006966:	3301      	adds	r3, #1
 8006968:	188c      	adds	r4, r1, r2
 800696a:	6143      	str	r3, [r0, #20]
 800696c:	d008      	beq.n	8006980 <d_number_component+0x2c>
 800696e:	2340      	movs	r3, #64	; 0x40
 8006970:	548b      	strb	r3, [r1, r2]
 8006972:	300c      	adds	r0, #12
 8006974:	f7ff ffc6 	bl	8006904 <d_number.isra.0>
 8006978:	4623      	mov	r3, r4
 800697a:	6060      	str	r0, [r4, #4]
 800697c:	4618      	mov	r0, r3
 800697e:	bd10      	pop	{r4, pc}
 8006980:	4623      	mov	r3, r4
 8006982:	4618      	mov	r0, r3
 8006984:	bd10      	pop	{r4, pc}
 8006986:	2300      	movs	r3, #0
 8006988:	4618      	mov	r0, r3
 800698a:	4770      	bx	lr

0800698c <d_compact_number>:
 800698c:	b510      	push	{r4, lr}
 800698e:	68c3      	ldr	r3, [r0, #12]
 8006990:	4604      	mov	r4, r0
 8006992:	781a      	ldrb	r2, [r3, #0]
 8006994:	2a5f      	cmp	r2, #95	; 0x5f
 8006996:	d00b      	beq.n	80069b0 <d_compact_number+0x24>
 8006998:	2a6e      	cmp	r2, #110	; 0x6e
 800699a:	d006      	beq.n	80069aa <d_compact_number+0x1e>
 800699c:	300c      	adds	r0, #12
 800699e:	f7ff ffb1 	bl	8006904 <d_number.isra.0>
 80069a2:	68e3      	ldr	r3, [r4, #12]
 80069a4:	781a      	ldrb	r2, [r3, #0]
 80069a6:	2a5f      	cmp	r2, #95	; 0x5f
 80069a8:	d006      	beq.n	80069b8 <d_compact_number+0x2c>
 80069aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069ae:	bd10      	pop	{r4, pc}
 80069b0:	2000      	movs	r0, #0
 80069b2:	3301      	adds	r3, #1
 80069b4:	60e3      	str	r3, [r4, #12]
 80069b6:	bd10      	pop	{r4, pc}
 80069b8:	3001      	adds	r0, #1
 80069ba:	e7fa      	b.n	80069b2 <d_compact_number+0x26>

080069bc <d_template_param>:
 80069bc:	b538      	push	{r3, r4, r5, lr}
 80069be:	68c3      	ldr	r3, [r0, #12]
 80069c0:	781a      	ldrb	r2, [r3, #0]
 80069c2:	2a54      	cmp	r2, #84	; 0x54
 80069c4:	d001      	beq.n	80069ca <d_template_param+0xe>
 80069c6:	2000      	movs	r0, #0
 80069c8:	bd38      	pop	{r3, r4, r5, pc}
 80069ca:	3301      	adds	r3, #1
 80069cc:	60c3      	str	r3, [r0, #12]
 80069ce:	4604      	mov	r4, r0
 80069d0:	f7ff ffdc 	bl	800698c <d_compact_number>
 80069d4:	1e05      	subs	r5, r0, #0
 80069d6:	dbf6      	blt.n	80069c6 <d_template_param+0xa>
 80069d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80069da:	6963      	ldr	r3, [r4, #20]
 80069dc:	69a1      	ldr	r1, [r4, #24]
 80069de:	3201      	adds	r2, #1
 80069e0:	428b      	cmp	r3, r1
 80069e2:	62a2      	str	r2, [r4, #40]	; 0x28
 80069e4:	daef      	bge.n	80069c6 <d_template_param+0xa>
 80069e6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80069ea:	6921      	ldr	r1, [r4, #16]
 80069ec:	3301      	adds	r3, #1
 80069ee:	0092      	lsls	r2, r2, #2
 80069f0:	6163      	str	r3, [r4, #20]
 80069f2:	188b      	adds	r3, r1, r2
 80069f4:	d0e7      	beq.n	80069c6 <d_template_param+0xa>
 80069f6:	2005      	movs	r0, #5
 80069f8:	5488      	strb	r0, [r1, r2]
 80069fa:	605d      	str	r5, [r3, #4]
 80069fc:	4618      	mov	r0, r3
 80069fe:	bd38      	pop	{r3, r4, r5, pc}

08006a00 <d_source_name>:
 8006a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a02:	4604      	mov	r4, r0
 8006a04:	300c      	adds	r0, #12
 8006a06:	f7ff ff7d 	bl	8006904 <d_number.isra.0>
 8006a0a:	1e06      	subs	r6, r0, #0
 8006a0c:	dd4f      	ble.n	8006aae <d_source_name+0xae>
 8006a0e:	68e5      	ldr	r5, [r4, #12]
 8006a10:	6863      	ldr	r3, [r4, #4]
 8006a12:	1b5b      	subs	r3, r3, r5
 8006a14:	429e      	cmp	r6, r3
 8006a16:	dc2c      	bgt.n	8006a72 <d_source_name+0x72>
 8006a18:	68a2      	ldr	r2, [r4, #8]
 8006a1a:	19ab      	adds	r3, r5, r6
 8006a1c:	0752      	lsls	r2, r2, #29
 8006a1e:	60e3      	str	r3, [r4, #12]
 8006a20:	d504      	bpl.n	8006a2c <d_source_name+0x2c>
 8006a22:	5daa      	ldrb	r2, [r5, r6]
 8006a24:	2a24      	cmp	r2, #36	; 0x24
 8006a26:	bf04      	itt	eq
 8006a28:	3301      	addeq	r3, #1
 8006a2a:	60e3      	streq	r3, [r4, #12]
 8006a2c:	2e09      	cmp	r6, #9
 8006a2e:	dd0c      	ble.n	8006a4a <d_source_name+0x4a>
 8006a30:	2208      	movs	r2, #8
 8006a32:	4920      	ldr	r1, [pc, #128]	; (8006ab4 <d_source_name+0xb4>)
 8006a34:	4628      	mov	r0, r5
 8006a36:	f009 ff07 	bl	8010848 <memcmp>
 8006a3a:	b930      	cbnz	r0, 8006a4a <d_source_name+0x4a>
 8006a3c:	7a2b      	ldrb	r3, [r5, #8]
 8006a3e:	2b2e      	cmp	r3, #46	; 0x2e
 8006a40:	d01a      	beq.n	8006a78 <d_source_name+0x78>
 8006a42:	2b5f      	cmp	r3, #95	; 0x5f
 8006a44:	d018      	beq.n	8006a78 <d_source_name+0x78>
 8006a46:	2b24      	cmp	r3, #36	; 0x24
 8006a48:	d016      	beq.n	8006a78 <d_source_name+0x78>
 8006a4a:	6963      	ldr	r3, [r4, #20]
 8006a4c:	69a2      	ldr	r2, [r4, #24]
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	da0f      	bge.n	8006a72 <d_source_name+0x72>
 8006a52:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8006a56:	6921      	ldr	r1, [r4, #16]
 8006a58:	3301      	adds	r3, #1
 8006a5a:	0092      	lsls	r2, r2, #2
 8006a5c:	6163      	str	r3, [r4, #20]
 8006a5e:	188b      	adds	r3, r1, r2
 8006a60:	d007      	beq.n	8006a72 <d_source_name+0x72>
 8006a62:	b135      	cbz	r5, 8006a72 <d_source_name+0x72>
 8006a64:	4618      	mov	r0, r3
 8006a66:	2700      	movs	r7, #0
 8006a68:	548f      	strb	r7, [r1, r2]
 8006a6a:	605d      	str	r5, [r3, #4]
 8006a6c:	609e      	str	r6, [r3, #8]
 8006a6e:	62e0      	str	r0, [r4, #44]	; 0x2c
 8006a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a72:	2000      	movs	r0, #0
 8006a74:	62e0      	str	r0, [r4, #44]	; 0x2c
 8006a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a78:	7a6b      	ldrb	r3, [r5, #9]
 8006a7a:	2b4e      	cmp	r3, #78	; 0x4e
 8006a7c:	d1e5      	bne.n	8006a4a <d_source_name+0x4a>
 8006a7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006a80:	6962      	ldr	r2, [r4, #20]
 8006a82:	69a1      	ldr	r1, [r4, #24]
 8006a84:	3316      	adds	r3, #22
 8006a86:	1b9e      	subs	r6, r3, r6
 8006a88:	428a      	cmp	r2, r1
 8006a8a:	6326      	str	r6, [r4, #48]	; 0x30
 8006a8c:	daf1      	bge.n	8006a72 <d_source_name+0x72>
 8006a8e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8006a92:	6921      	ldr	r1, [r4, #16]
 8006a94:	3201      	adds	r2, #1
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	6162      	str	r2, [r4, #20]
 8006a9a:	18ca      	adds	r2, r1, r3
 8006a9c:	d0e9      	beq.n	8006a72 <d_source_name+0x72>
 8006a9e:	4e06      	ldr	r6, [pc, #24]	; (8006ab8 <d_source_name+0xb8>)
 8006aa0:	2000      	movs	r0, #0
 8006aa2:	2515      	movs	r5, #21
 8006aa4:	54c8      	strb	r0, [r1, r3]
 8006aa6:	4610      	mov	r0, r2
 8006aa8:	6056      	str	r6, [r2, #4]
 8006aaa:	6095      	str	r5, [r2, #8]
 8006aac:	e7e2      	b.n	8006a74 <d_source_name+0x74>
 8006aae:	2000      	movs	r0, #0
 8006ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	08012ca8 	.word	0x08012ca8
 8006ab8:	08012cb4 	.word	0x08012cb4

08006abc <d_abi_tags>:
 8006abc:	b538      	push	{r3, r4, r5, lr}
 8006abe:	68c3      	ldr	r3, [r0, #12]
 8006ac0:	460d      	mov	r5, r1
 8006ac2:	781a      	ldrb	r2, [r3, #0]
 8006ac4:	2a42      	cmp	r2, #66	; 0x42
 8006ac6:	d110      	bne.n	8006aea <d_abi_tags+0x2e>
 8006ac8:	4604      	mov	r4, r0
 8006aca:	3301      	adds	r3, #1
 8006acc:	60e3      	str	r3, [r4, #12]
 8006ace:	4620      	mov	r0, r4
 8006ad0:	f7ff ff96 	bl	8006a00 <d_source_name>
 8006ad4:	462a      	mov	r2, r5
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	214a      	movs	r1, #74	; 0x4a
 8006ada:	4620      	mov	r0, r4
 8006adc:	f7ff fdcc 	bl	8006678 <d_make_comp>
 8006ae0:	68e3      	ldr	r3, [r4, #12]
 8006ae2:	4605      	mov	r5, r0
 8006ae4:	781a      	ldrb	r2, [r3, #0]
 8006ae6:	2a42      	cmp	r2, #66	; 0x42
 8006ae8:	d0ef      	beq.n	8006aca <d_abi_tags+0xe>
 8006aea:	4628      	mov	r0, r5
 8006aec:	bd38      	pop	{r3, r4, r5, pc}
 8006aee:	bf00      	nop

08006af0 <d_substitution>:
 8006af0:	68c2      	ldr	r2, [r0, #12]
 8006af2:	7813      	ldrb	r3, [r2, #0]
 8006af4:	2b53      	cmp	r3, #83	; 0x53
 8006af6:	d002      	beq.n	8006afe <d_substitution+0xe>
 8006af8:	2100      	movs	r1, #0
 8006afa:	4608      	mov	r0, r1
 8006afc:	4770      	bx	lr
 8006afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b02:	1c53      	adds	r3, r2, #1
 8006b04:	60c3      	str	r3, [r0, #12]
 8006b06:	7853      	ldrb	r3, [r2, #1]
 8006b08:	b18b      	cbz	r3, 8006b2e <d_substitution+0x3e>
 8006b0a:	1c93      	adds	r3, r2, #2
 8006b0c:	60c3      	str	r3, [r0, #12]
 8006b0e:	7854      	ldrb	r4, [r2, #1]
 8006b10:	2c5f      	cmp	r4, #95	; 0x5f
 8006b12:	d12d      	bne.n	8006b70 <d_substitution+0x80>
 8006b14:	2300      	movs	r3, #0
 8006b16:	6a02      	ldr	r2, [r0, #32]
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d21c      	bcs.n	8006b56 <d_substitution+0x66>
 8006b1c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8006b1e:	69c1      	ldr	r1, [r0, #28]
 8006b20:	3201      	adds	r2, #1
 8006b22:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006b26:	6282      	str	r2, [r0, #40]	; 0x28
 8006b28:	4608      	mov	r0, r1
 8006b2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b2e:	461c      	mov	r4, r3
 8006b30:	6883      	ldr	r3, [r0, #8]
 8006b32:	f003 0308 	and.w	r3, r3, #8
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	bf14      	ite	ne
 8006b3a:	2501      	movne	r5, #1
 8006b3c:	2500      	moveq	r5, #0
 8006b3e:	d00e      	beq.n	8006b5e <d_substitution+0x6e>
 8006b40:	4b4d      	ldr	r3, [pc, #308]	; (8006c78 <d_substitution+0x188>)
 8006b42:	2274      	movs	r2, #116	; 0x74
 8006b44:	f103 01c4 	add.w	r1, r3, #196	; 0xc4
 8006b48:	e000      	b.n	8006b4c <d_substitution+0x5c>
 8006b4a:	781a      	ldrb	r2, [r3, #0]
 8006b4c:	4294      	cmp	r4, r2
 8006b4e:	d038      	beq.n	8006bc2 <d_substitution+0xd2>
 8006b50:	331c      	adds	r3, #28
 8006b52:	428b      	cmp	r3, r1
 8006b54:	d3f9      	bcc.n	8006b4a <d_substitution+0x5a>
 8006b56:	2100      	movs	r1, #0
 8006b58:	4608      	mov	r0, r1
 8006b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b5e:	2900      	cmp	r1, #0
 8006b60:	d0ee      	beq.n	8006b40 <d_substitution+0x50>
 8006b62:	68c3      	ldr	r3, [r0, #12]
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	3b43      	subs	r3, #67	; 0x43
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	bf98      	it	ls
 8006b6c:	2501      	movls	r5, #1
 8006b6e:	e7e7      	b.n	8006b40 <d_substitution+0x50>
 8006b70:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
 8006b74:	b2eb      	uxtb	r3, r5
 8006b76:	2b09      	cmp	r3, #9
 8006b78:	d879      	bhi.n	8006c6e <d_substitution+0x17e>
 8006b7a:	2100      	movs	r1, #0
 8006b7c:	e00d      	b.n	8006b9a <d_substitution+0xaa>
 8006b7e:	3b30      	subs	r3, #48	; 0x30
 8006b80:	4299      	cmp	r1, r3
 8006b82:	d8e8      	bhi.n	8006b56 <d_substitution+0x66>
 8006b84:	68c2      	ldr	r2, [r0, #12]
 8006b86:	7814      	ldrb	r4, [r2, #0]
 8006b88:	1c51      	adds	r1, r2, #1
 8006b8a:	b11c      	cbz	r4, 8006b94 <d_substitution+0xa4>
 8006b8c:	60c1      	str	r1, [r0, #12]
 8006b8e:	7814      	ldrb	r4, [r2, #0]
 8006b90:	2c5f      	cmp	r4, #95	; 0x5f
 8006b92:	d014      	beq.n	8006bbe <d_substitution+0xce>
 8006b94:	4619      	mov	r1, r3
 8006b96:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
 8006b9a:	b2ed      	uxtb	r5, r5
 8006b9c:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8006ba0:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8006ba4:	2d09      	cmp	r5, #9
 8006ba6:	b2d2      	uxtb	r2, r2
 8006ba8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006bac:	d9e7      	bls.n	8006b7e <d_substitution+0x8e>
 8006bae:	2a19      	cmp	r2, #25
 8006bb0:	d8d1      	bhi.n	8006b56 <d_substitution+0x66>
 8006bb2:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8006bb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006bba:	3b37      	subs	r3, #55	; 0x37
 8006bbc:	e7e0      	b.n	8006b80 <d_substitution+0x90>
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	e7a9      	b.n	8006b16 <d_substitution+0x26>
 8006bc2:	695c      	ldr	r4, [r3, #20]
 8006bc4:	2c00      	cmp	r4, #0
 8006bc6:	d049      	beq.n	8006c5c <d_substitution+0x16c>
 8006bc8:	6942      	ldr	r2, [r0, #20]
 8006bca:	6981      	ldr	r1, [r0, #24]
 8006bcc:	428a      	cmp	r2, r1
 8006bce:	da43      	bge.n	8006c58 <d_substitution+0x168>
 8006bd0:	eb02 0642 	add.w	r6, r2, r2, lsl #1
 8006bd4:	f8d0 e010 	ldr.w	lr, [r0, #16]
 8006bd8:	00b6      	lsls	r6, r6, #2
 8006bda:	3201      	adds	r2, #1
 8006bdc:	eb1e 0706 	adds.w	r7, lr, r6
 8006be0:	f8d3 8018 	ldr.w	r8, [r3, #24]
 8006be4:	6142      	str	r2, [r0, #20]
 8006be6:	d040      	beq.n	8006c6a <d_substitution+0x17a>
 8006be8:	f04f 0c18 	mov.w	ip, #24
 8006bec:	f80e c006 	strb.w	ip, [lr, r6]
 8006bf0:	463e      	mov	r6, r7
 8006bf2:	607c      	str	r4, [r7, #4]
 8006bf4:	f8c7 8008 	str.w	r8, [r7, #8]
 8006bf8:	62c6      	str	r6, [r0, #44]	; 0x2c
 8006bfa:	b345      	cbz	r5, 8006c4e <d_substitution+0x15e>
 8006bfc:	68de      	ldr	r6, [r3, #12]
 8006bfe:	691c      	ldr	r4, [r3, #16]
 8006c00:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006c02:	4291      	cmp	r1, r2
 8006c04:	4423      	add	r3, r4
 8006c06:	6303      	str	r3, [r0, #48]	; 0x30
 8006c08:	dd24      	ble.n	8006c54 <d_substitution+0x164>
 8006c0a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8006c0e:	6905      	ldr	r5, [r0, #16]
 8006c10:	0089      	lsls	r1, r1, #2
 8006c12:	3201      	adds	r2, #1
 8006c14:	186b      	adds	r3, r5, r1
 8006c16:	6142      	str	r2, [r0, #20]
 8006c18:	d025      	beq.n	8006c66 <d_substitution+0x176>
 8006c1a:	2218      	movs	r2, #24
 8006c1c:	546a      	strb	r2, [r5, r1]
 8006c1e:	4619      	mov	r1, r3
 8006c20:	605e      	str	r6, [r3, #4]
 8006c22:	609c      	str	r4, [r3, #8]
 8006c24:	68c3      	ldr	r3, [r0, #12]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	2b42      	cmp	r3, #66	; 0x42
 8006c2a:	f47f af7d 	bne.w	8006b28 <d_substitution+0x38>
 8006c2e:	4604      	mov	r4, r0
 8006c30:	f7ff ff44 	bl	8006abc <d_abi_tags>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	d08e      	beq.n	8006b56 <d_substitution+0x66>
 8006c38:	6a23      	ldr	r3, [r4, #32]
 8006c3a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	da10      	bge.n	8006c62 <d_substitution+0x172>
 8006c40:	69e1      	ldr	r1, [r4, #28]
 8006c42:	1c5a      	adds	r2, r3, #1
 8006c44:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8006c48:	4601      	mov	r1, r0
 8006c4a:	6222      	str	r2, [r4, #32]
 8006c4c:	e76c      	b.n	8006b28 <d_substitution+0x38>
 8006c4e:	685e      	ldr	r6, [r3, #4]
 8006c50:	689c      	ldr	r4, [r3, #8]
 8006c52:	e7d5      	b.n	8006c00 <d_substitution+0x110>
 8006c54:	2100      	movs	r1, #0
 8006c56:	e7e5      	b.n	8006c24 <d_substitution+0x134>
 8006c58:	2600      	movs	r6, #0
 8006c5a:	e7cd      	b.n	8006bf8 <d_substitution+0x108>
 8006c5c:	6981      	ldr	r1, [r0, #24]
 8006c5e:	6942      	ldr	r2, [r0, #20]
 8006c60:	e7cb      	b.n	8006bfa <d_substitution+0x10a>
 8006c62:	4601      	mov	r1, r0
 8006c64:	e760      	b.n	8006b28 <d_substitution+0x38>
 8006c66:	4619      	mov	r1, r3
 8006c68:	e7dc      	b.n	8006c24 <d_substitution+0x134>
 8006c6a:	463e      	mov	r6, r7
 8006c6c:	e7c4      	b.n	8006bf8 <d_substitution+0x108>
 8006c6e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006c72:	2b19      	cmp	r3, #25
 8006c74:	d981      	bls.n	8006b7a <d_substitution+0x8a>
 8006c76:	e75b      	b.n	8006b30 <d_substitution+0x40>
 8006c78:	08011d0c 	.word	0x08011d0c

08006c7c <d_call_offset>:
 8006c7c:	b538      	push	{r3, r4, r5, lr}
 8006c7e:	4604      	mov	r4, r0
 8006c80:	b929      	cbnz	r1, 8006c8e <d_call_offset+0x12>
 8006c82:	68c3      	ldr	r3, [r0, #12]
 8006c84:	781a      	ldrb	r2, [r3, #0]
 8006c86:	b132      	cbz	r2, 8006c96 <d_call_offset+0x1a>
 8006c88:	1c5a      	adds	r2, r3, #1
 8006c8a:	60c2      	str	r2, [r0, #12]
 8006c8c:	7819      	ldrb	r1, [r3, #0]
 8006c8e:	2968      	cmp	r1, #104	; 0x68
 8006c90:	d019      	beq.n	8006cc6 <d_call_offset+0x4a>
 8006c92:	2976      	cmp	r1, #118	; 0x76
 8006c94:	d001      	beq.n	8006c9a <d_call_offset+0x1e>
 8006c96:	2000      	movs	r0, #0
 8006c98:	bd38      	pop	{r3, r4, r5, pc}
 8006c9a:	f104 050c 	add.w	r5, r4, #12
 8006c9e:	4628      	mov	r0, r5
 8006ca0:	f7ff fe30 	bl	8006904 <d_number.isra.0>
 8006ca4:	68e3      	ldr	r3, [r4, #12]
 8006ca6:	781a      	ldrb	r2, [r3, #0]
 8006ca8:	2a5f      	cmp	r2, #95	; 0x5f
 8006caa:	d1f4      	bne.n	8006c96 <d_call_offset+0x1a>
 8006cac:	3301      	adds	r3, #1
 8006cae:	60e3      	str	r3, [r4, #12]
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	f7ff fe27 	bl	8006904 <d_number.isra.0>
 8006cb6:	68e3      	ldr	r3, [r4, #12]
 8006cb8:	781a      	ldrb	r2, [r3, #0]
 8006cba:	2a5f      	cmp	r2, #95	; 0x5f
 8006cbc:	d1eb      	bne.n	8006c96 <d_call_offset+0x1a>
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	60e3      	str	r3, [r4, #12]
 8006cc2:	2001      	movs	r0, #1
 8006cc4:	bd38      	pop	{r3, r4, r5, pc}
 8006cc6:	f104 000c 	add.w	r0, r4, #12
 8006cca:	f7ff fe1b 	bl	8006904 <d_number.isra.0>
 8006cce:	e7f2      	b.n	8006cb6 <d_call_offset+0x3a>

08006cd0 <d_lookup_template_argument.isra.6>:
 8006cd0:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	b1c3      	cbz	r3, 8006d0a <d_lookup_template_argument.isra.6+0x3a>
 8006cd8:	685a      	ldr	r2, [r3, #4]
 8006cda:	680b      	ldr	r3, [r1, #0]
 8006cdc:	6890      	ldr	r0, [r2, #8]
 8006cde:	b170      	cbz	r0, 8006cfe <d_lookup_template_argument.isra.6+0x2e>
 8006ce0:	7802      	ldrb	r2, [r0, #0]
 8006ce2:	2a2f      	cmp	r2, #47	; 0x2f
 8006ce4:	d10d      	bne.n	8006d02 <d_lookup_template_argument.isra.6+0x32>
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	dc04      	bgt.n	8006cf4 <d_lookup_template_argument.isra.6+0x24>
 8006cea:	e009      	b.n	8006d00 <d_lookup_template_argument.isra.6+0x30>
 8006cec:	7802      	ldrb	r2, [r0, #0]
 8006cee:	2a2f      	cmp	r2, #47	; 0x2f
 8006cf0:	d107      	bne.n	8006d02 <d_lookup_template_argument.isra.6+0x32>
 8006cf2:	b143      	cbz	r3, 8006d06 <d_lookup_template_argument.isra.6+0x36>
 8006cf4:	6880      	ldr	r0, [r0, #8]
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	d1f7      	bne.n	8006cec <d_lookup_template_argument.isra.6+0x1c>
 8006cfc:	4770      	bx	lr
 8006cfe:	4770      	bx	lr
 8006d00:	d001      	beq.n	8006d06 <d_lookup_template_argument.isra.6+0x36>
 8006d02:	2000      	movs	r0, #0
 8006d04:	4770      	bx	lr
 8006d06:	6840      	ldr	r0, [r0, #4]
 8006d08:	4770      	bx	lr
 8006d0a:	2101      	movs	r1, #1
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
 8006d12:	4770      	bx	lr

08006d14 <d_find_pack>:
 8006d14:	2900      	cmp	r1, #0
 8006d16:	d041      	beq.n	8006d9c <d_find_pack+0x88>
 8006d18:	b538      	push	{r3, r4, r5, lr}
 8006d1a:	4605      	mov	r5, r0
 8006d1c:	460c      	mov	r4, r1
 8006d1e:	7823      	ldrb	r3, [r4, #0]
 8006d20:	2b4a      	cmp	r3, #74	; 0x4a
 8006d22:	d827      	bhi.n	8006d74 <d_find_pack+0x60>
 8006d24:	e8df f003 	tbb	[pc, r3]
 8006d28:	2626262e 	.word	0x2626262e
 8006d2c:	2b2e3026 	.word	0x2b2e3026
 8006d30:	2626262b 	.word	0x2626262b
 8006d34:	26262626 	.word	0x26262626
 8006d38:	26262626 	.word	0x26262626
 8006d3c:	26262626 	.word	0x26262626
 8006d40:	2626262e 	.word	0x2626262e
 8006d44:	26262626 	.word	0x26262626
 8006d48:	26262626 	.word	0x26262626
 8006d4c:	2e262626 	.word	0x2e262626
 8006d50:	26262626 	.word	0x26262626
 8006d54:	26262626 	.word	0x26262626
 8006d58:	262b2e26 	.word	0x262b2e26
 8006d5c:	26262626 	.word	0x26262626
 8006d60:	26262626 	.word	0x26262626
 8006d64:	2e262626 	.word	0x2e262626
 8006d68:	26262626 	.word	0x26262626
 8006d6c:	262e262e 	.word	0x262e262e
 8006d70:	2e26      	.short	0x2e26
 8006d72:	2e          	.byte	0x2e
 8006d73:	00          	.byte	0x00
 8006d74:	6861      	ldr	r1, [r4, #4]
 8006d76:	4628      	mov	r0, r5
 8006d78:	f7ff ffcc 	bl	8006d14 <d_find_pack>
 8006d7c:	b918      	cbnz	r0, 8006d86 <d_find_pack+0x72>
 8006d7e:	68a4      	ldr	r4, [r4, #8]
 8006d80:	2c00      	cmp	r4, #0
 8006d82:	d1cc      	bne.n	8006d1e <d_find_pack+0xa>
 8006d84:	2000      	movs	r0, #0
 8006d86:	bd38      	pop	{r3, r4, r5, pc}
 8006d88:	1d21      	adds	r1, r4, #4
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	f7ff ffa0 	bl	8006cd0 <d_lookup_template_argument.isra.6>
 8006d90:	2800      	cmp	r0, #0
 8006d92:	d0f7      	beq.n	8006d84 <d_find_pack+0x70>
 8006d94:	7803      	ldrb	r3, [r0, #0]
 8006d96:	2b2f      	cmp	r3, #47	; 0x2f
 8006d98:	d1f4      	bne.n	8006d84 <d_find_pack+0x70>
 8006d9a:	bd38      	pop	{r3, r4, r5, pc}
 8006d9c:	2000      	movs	r0, #0
 8006d9e:	4770      	bx	lr

08006da0 <d_growable_string_callback_adapter>:
 8006da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006da2:	6853      	ldr	r3, [r2, #4]
 8006da4:	6894      	ldr	r4, [r2, #8]
 8006da6:	3301      	adds	r3, #1
 8006da8:	440b      	add	r3, r1
 8006daa:	42a3      	cmp	r3, r4
 8006dac:	b083      	sub	sp, #12
 8006dae:	4615      	mov	r5, r2
 8006db0:	460e      	mov	r6, r1
 8006db2:	4607      	mov	r7, r0
 8006db4:	d813      	bhi.n	8006dde <d_growable_string_callback_adapter+0x3e>
 8006db6:	68ec      	ldr	r4, [r5, #12]
 8006db8:	b10c      	cbz	r4, 8006dbe <d_growable_string_callback_adapter+0x1e>
 8006dba:	b003      	add	sp, #12
 8006dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dbe:	e895 0009 	ldmia.w	r5, {r0, r3}
 8006dc2:	4632      	mov	r2, r6
 8006dc4:	4639      	mov	r1, r7
 8006dc6:	4418      	add	r0, r3
 8006dc8:	f009 fd4d 	bl	8010866 <memcpy>
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	686a      	ldr	r2, [r5, #4]
 8006dd0:	4433      	add	r3, r6
 8006dd2:	549c      	strb	r4, [r3, r2]
 8006dd4:	686b      	ldr	r3, [r5, #4]
 8006dd6:	441e      	add	r6, r3
 8006dd8:	606e      	str	r6, [r5, #4]
 8006dda:	b003      	add	sp, #12
 8006ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dde:	68d2      	ldr	r2, [r2, #12]
 8006de0:	2a00      	cmp	r2, #0
 8006de2:	d1ea      	bne.n	8006dba <d_growable_string_callback_adapter+0x1a>
 8006de4:	b91c      	cbnz	r4, 8006dee <d_growable_string_callback_adapter+0x4e>
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	f04f 0402 	mov.w	r4, #2
 8006dec:	d902      	bls.n	8006df4 <d_growable_string_callback_adapter+0x54>
 8006dee:	0064      	lsls	r4, r4, #1
 8006df0:	42a3      	cmp	r3, r4
 8006df2:	d8fc      	bhi.n	8006dee <d_growable_string_callback_adapter+0x4e>
 8006df4:	4621      	mov	r1, r4
 8006df6:	6828      	ldr	r0, [r5, #0]
 8006df8:	f009 fde0 	bl	80109bc <realloc>
 8006dfc:	b110      	cbz	r0, 8006e04 <d_growable_string_callback_adapter+0x64>
 8006dfe:	6028      	str	r0, [r5, #0]
 8006e00:	60ac      	str	r4, [r5, #8]
 8006e02:	e7d8      	b.n	8006db6 <d_growable_string_callback_adapter+0x16>
 8006e04:	9001      	str	r0, [sp, #4]
 8006e06:	6828      	ldr	r0, [r5, #0]
 8006e08:	f009 fd16 	bl	8010838 <free>
 8006e0c:	9b01      	ldr	r3, [sp, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	602b      	str	r3, [r5, #0]
 8006e12:	606b      	str	r3, [r5, #4]
 8006e14:	60ab      	str	r3, [r5, #8]
 8006e16:	60ea      	str	r2, [r5, #12]
 8006e18:	e7cf      	b.n	8006dba <d_growable_string_callback_adapter+0x1a>
 8006e1a:	bf00      	nop

08006e1c <d_print_comp_inner>:
 8006e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e20:	4604      	mov	r4, r0
 8006e22:	b095      	sub	sp, #84	; 0x54
 8006e24:	2a00      	cmp	r2, #0
 8006e26:	f000 80c3 	beq.w	8006fb0 <d_print_comp_inner+0x194>
 8006e2a:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f040 80b6 	bne.w	8006fa0 <d_print_comp_inner+0x184>
 8006e34:	7813      	ldrb	r3, [r2, #0]
 8006e36:	460f      	mov	r7, r1
 8006e38:	4615      	mov	r5, r2
 8006e3a:	2b4b      	cmp	r3, #75	; 0x4b
 8006e3c:	f201 81ec 	bhi.w	8008218 <d_print_comp_inner+0x13fc>
 8006e40:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006e44:	094c096d 	.word	0x094c096d
 8006e48:	08bf094c 	.word	0x08bf094c
 8006e4c:	09cd087b 	.word	0x09cd087b
 8006e50:	09e509a2 	.word	0x09e509a2
 8006e54:	085407c7 	.word	0x085407c7
 8006e58:	0806082d 	.word	0x0806082d
 8006e5c:	05d607df 	.word	0x05d607df
 8006e60:	057a05af 	.word	0x057a05af
 8006e64:	07100553 	.word	0x07100553
 8006e68:	06c206e9 	.word	0x06c206e9
 8006e6c:	0674069b 	.word	0x0674069b
 8006e70:	0626064d 	.word	0x0626064d
 8006e74:	07ad05fd 	.word	0x07ad05fd
 8006e78:	07ad07ad 	.word	0x07ad07ad
 8006e7c:	07a807a8 	.word	0x07a807a8
 8006e80:	07a807a8 	.word	0x07a807a8
 8006e84:	07a807a8 	.word	0x07a807a8
 8006e88:	077607a8 	.word	0x077607a8
 8006e8c:	07a80776 	.word	0x07a80776
 8006e90:	073707a8 	.word	0x073707a8
 8006e94:	04fd07da 	.word	0x04fd07da
 8006e98:	04760491 	.word	0x04760491
 8006e9c:	047603d4 	.word	0x047603d4
 8006ea0:	03940394 	.word	0x03940394
 8006ea4:	03470371 	.word	0x03470371
 8006ea8:	02f90320 	.word	0x02f90320
 8006eac:	02c702f5 	.word	0x02c702f5
 8006eb0:	0472004c 	.word	0x0472004c
 8006eb4:	04170512 	.word	0x04170512
 8006eb8:	04420417 	.word	0x04420417
 8006ebc:	041b0442 	.word	0x041b0442
 8006ec0:	02b102be 	.word	0x02b102be
 8006ec4:	0233025a 	.word	0x0233025a
 8006ec8:	01d001f7 	.word	0x01d001f7
 8006ecc:	09ea01a9 	.word	0x09ea01a9
 8006ed0:	028a0183 	.word	0x028a0183
 8006ed4:	0110015c 	.word	0x0110015c
 8006ed8:	00bc00e6 	.word	0x00bc00e6
 8006edc:	68ae      	ldr	r6, [r5, #8]
 8006ede:	7833      	ldrb	r3, [r6, #0]
 8006ee0:	2b37      	cmp	r3, #55	; 0x37
 8006ee2:	d165      	bne.n	8006fb0 <d_print_comp_inner+0x194>
 8006ee4:	686a      	ldr	r2, [r5, #4]
 8006ee6:	6853      	ldr	r3, [r2, #4]
 8006ee8:	6819      	ldr	r1, [r3, #0]
 8006eea:	7848      	ldrb	r0, [r1, #1]
 8006eec:	2863      	cmp	r0, #99	; 0x63
 8006eee:	f002 8089 	beq.w	8009004 <d_print_comp_inner+0x21e8>
 8006ef2:	7811      	ldrb	r1, [r2, #0]
 8006ef4:	2931      	cmp	r1, #49	; 0x31
 8006ef6:	f002 815e 	beq.w	80091b6 <d_print_comp_inner+0x239a>
 8006efa:	6853      	ldr	r3, [r2, #4]
 8006efc:	49d1      	ldr	r1, [pc, #836]	; (8007244 <d_print_comp_inner+0x428>)
 8006efe:	6818      	ldr	r0, [r3, #0]
 8006f00:	f007 fd12 	bl	800e928 <strcmp>
 8006f04:	6872      	ldr	r2, [r6, #4]
 8006f06:	b918      	cbnz	r0, 8006f10 <d_print_comp_inner+0xf4>
 8006f08:	7813      	ldrb	r3, [r2, #0]
 8006f0a:	2b03      	cmp	r3, #3
 8006f0c:	f002 81ed 	beq.w	80092ea <d_print_comp_inner+0x24ce>
 8006f10:	4639      	mov	r1, r7
 8006f12:	4620      	mov	r0, r4
 8006f14:	f003 fa4c 	bl	800a3b0 <d_print_subexpr>
 8006f18:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8006f1c:	49ca      	ldr	r1, [pc, #808]	; (8007248 <d_print_comp_inner+0x42c>)
 8006f1e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006f22:	f8d3 9000 	ldr.w	r9, [r3]
 8006f26:	4648      	mov	r0, r9
 8006f28:	f007 fcfe 	bl	800e928 <strcmp>
 8006f2c:	4606      	mov	r6, r0
 8006f2e:	2800      	cmp	r0, #0
 8006f30:	f041 87ee 	bne.w	8008f10 <d_print_comp_inner+0x20f4>
 8006f34:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006f38:	29ff      	cmp	r1, #255	; 0xff
 8006f3a:	f002 827c 	beq.w	8009436 <d_print_comp_inner+0x261a>
 8006f3e:	1c4a      	adds	r2, r1, #1
 8006f40:	235b      	movs	r3, #91	; 0x5b
 8006f42:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8006f46:	5463      	strb	r3, [r4, r1]
 8006f48:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006f4c:	68ab      	ldr	r3, [r5, #8]
 8006f4e:	4639      	mov	r1, r7
 8006f50:	689a      	ldr	r2, [r3, #8]
 8006f52:	4620      	mov	r0, r4
 8006f54:	f002 fb7a 	bl	800964c <d_print_comp>
 8006f58:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006f5c:	29ff      	cmp	r1, #255	; 0xff
 8006f5e:	f002 827a 	beq.w	8009456 <d_print_comp_inner+0x263a>
 8006f62:	235d      	movs	r3, #93	; 0x5d
 8006f64:	1c4a      	adds	r2, r1, #1
 8006f66:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8006f6a:	5463      	strb	r3, [r4, r1]
 8006f6c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006f70:	686b      	ldr	r3, [r5, #4]
 8006f72:	781a      	ldrb	r2, [r3, #0]
 8006f74:	2a31      	cmp	r2, #49	; 0x31
 8006f76:	d113      	bne.n	8006fa0 <d_print_comp_inner+0x184>
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	689a      	ldr	r2, [r3, #8]
 8006f7c:	2a01      	cmp	r2, #1
 8006f7e:	d10f      	bne.n	8006fa0 <d_print_comp_inner+0x184>
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	2b3e      	cmp	r3, #62	; 0x3e
 8006f86:	d10b      	bne.n	8006fa0 <d_print_comp_inner+0x184>
 8006f88:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006f8c:	29ff      	cmp	r1, #255	; 0xff
 8006f8e:	f002 8323 	beq.w	80095d8 <d_print_comp_inner+0x27bc>
 8006f92:	2329      	movs	r3, #41	; 0x29
 8006f94:	1c4a      	adds	r2, r1, #1
 8006f96:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8006f9a:	5463      	strb	r3, [r4, r1]
 8006f9c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006fa0:	b015      	add	sp, #84	; 0x54
 8006fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fa6:	f1b8 0f00 	cmp.w	r8, #0
 8006faa:	d001      	beq.n	8006fb0 <d_print_comp_inner+0x194>
 8006fac:	f8c4 6110 	str.w	r6, [r4, #272]	; 0x110
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8006fb6:	b015      	add	sp, #84	; 0x54
 8006fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fbc:	4ea3      	ldr	r6, [pc, #652]	; (800724c <d_print_comp_inner+0x430>)
 8006fbe:	686a      	ldr	r2, [r5, #4]
 8006fc0:	f002 fb44 	bl	800964c <d_print_comp>
 8006fc4:	f106 0a08 	add.w	sl, r6, #8
 8006fc8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006fcc:	f04f 0900 	mov.w	r9, #0
 8006fd0:	e00a      	b.n	8006fe8 <d_print_comp_inner+0x1cc>
 8006fd2:	460b      	mov	r3, r1
 8006fd4:	3101      	adds	r1, #1
 8006fd6:	45b2      	cmp	sl, r6
 8006fd8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8006fdc:	f804 8003 	strb.w	r8, [r4, r3]
 8006fe0:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8006fe4:	f001 8299 	beq.w	800851a <d_print_comp_inner+0x16fe>
 8006fe8:	29ff      	cmp	r1, #255	; 0xff
 8006fea:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8006fee:	d1f0      	bne.n	8006fd2 <d_print_comp_inner+0x1b6>
 8006ff0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006ff4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8006ff8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006ffc:	4620      	mov	r0, r4
 8006ffe:	4798      	blx	r3
 8007000:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007004:	2101      	movs	r1, #1
 8007006:	440b      	add	r3, r1
 8007008:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800700c:	2300      	movs	r3, #0
 800700e:	e7e2      	b.n	8006fd6 <d_print_comp_inner+0x1ba>
 8007010:	4e8f      	ldr	r6, [pc, #572]	; (8007250 <d_print_comp_inner+0x434>)
 8007012:	686a      	ldr	r2, [r5, #4]
 8007014:	f002 fb1a 	bl	800964c <d_print_comp>
 8007018:	f106 0a05 	add.w	sl, r6, #5
 800701c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8007020:	f04f 0900 	mov.w	r9, #0
 8007024:	e00a      	b.n	800703c <d_print_comp_inner+0x220>
 8007026:	460b      	mov	r3, r1
 8007028:	3101      	adds	r1, #1
 800702a:	45b2      	cmp	sl, r6
 800702c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007030:	f804 8003 	strb.w	r8, [r4, r3]
 8007034:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007038:	f001 8248 	beq.w	80084cc <d_print_comp_inner+0x16b0>
 800703c:	29ff      	cmp	r1, #255	; 0xff
 800703e:	f816 8b01 	ldrb.w	r8, [r6], #1
 8007042:	d1f0      	bne.n	8007026 <d_print_comp_inner+0x20a>
 8007044:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007048:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800704c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007050:	4620      	mov	r0, r4
 8007052:	4798      	blx	r3
 8007054:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007058:	2101      	movs	r1, #1
 800705a:	440b      	add	r3, r1
 800705c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007060:	2300      	movs	r3, #0
 8007062:	e7e2      	b.n	800702a <d_print_comp_inner+0x20e>
 8007064:	6869      	ldr	r1, [r5, #4]
 8007066:	f7ff fe55 	bl	8006d14 <d_find_pack>
 800706a:	f04f 0900 	mov.w	r9, #0
 800706e:	2800      	cmp	r0, #0
 8007070:	f002 8149 	beq.w	8009306 <d_print_comp_inner+0x24ea>
 8007074:	7803      	ldrb	r3, [r0, #0]
 8007076:	2b2f      	cmp	r3, #47	; 0x2f
 8007078:	f041 8315 	bne.w	80086a6 <d_print_comp_inner+0x188a>
 800707c:	6843      	ldr	r3, [r0, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	f001 8311 	beq.w	80086a6 <d_print_comp_inner+0x188a>
 8007084:	6880      	ldr	r0, [r0, #8]
 8007086:	f109 0901 	add.w	r9, r9, #1
 800708a:	2800      	cmp	r0, #0
 800708c:	d1f2      	bne.n	8007074 <d_print_comp_inner+0x258>
 800708e:	686b      	ldr	r3, [r5, #4]
 8007090:	9300      	str	r3, [sp, #0]
 8007092:	f04f 0b00 	mov.w	fp, #0
 8007096:	46da      	mov	sl, fp
 8007098:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 800709c:	9301      	str	r3, [sp, #4]
 800709e:	f8c4 b11c 	str.w	fp, [r4, #284]	; 0x11c
 80070a2:	9a00      	ldr	r2, [sp, #0]
 80070a4:	4639      	mov	r1, r7
 80070a6:	4620      	mov	r0, r4
 80070a8:	f002 fad0 	bl	800964c <d_print_comp>
 80070ac:	9b01      	ldr	r3, [sp, #4]
 80070ae:	455b      	cmp	r3, fp
 80070b0:	f341 80b7 	ble.w	8008222 <d_print_comp_inner+0x1406>
 80070b4:	4d67      	ldr	r5, [pc, #412]	; (8007254 <d_print_comp_inner+0x438>)
 80070b6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80070ba:	f105 0802 	add.w	r8, r5, #2
 80070be:	e009      	b.n	80070d4 <d_print_comp_inner+0x2b8>
 80070c0:	460b      	mov	r3, r1
 80070c2:	3101      	adds	r1, #1
 80070c4:	45a8      	cmp	r8, r5
 80070c6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80070ca:	54e6      	strb	r6, [r4, r3]
 80070cc:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80070d0:	f001 80a7 	beq.w	8008222 <d_print_comp_inner+0x1406>
 80070d4:	29ff      	cmp	r1, #255	; 0xff
 80070d6:	f815 6b01 	ldrb.w	r6, [r5], #1
 80070da:	d1f1      	bne.n	80070c0 <d_print_comp_inner+0x2a4>
 80070dc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80070e0:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 80070e4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80070e8:	4620      	mov	r0, r4
 80070ea:	4798      	blx	r3
 80070ec:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80070f0:	2101      	movs	r1, #1
 80070f2:	440b      	add	r3, r1
 80070f4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80070f8:	2300      	movs	r3, #0
 80070fa:	e7e3      	b.n	80070c4 <d_print_comp_inner+0x2a8>
 80070fc:	4e56      	ldr	r6, [pc, #344]	; (8007258 <d_print_comp_inner+0x43c>)
 80070fe:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007102:	f106 0a1a 	add.w	sl, r6, #26
 8007106:	f04f 0900 	mov.w	r9, #0
 800710a:	e00a      	b.n	8007122 <d_print_comp_inner+0x306>
 800710c:	460b      	mov	r3, r1
 800710e:	3101      	adds	r1, #1
 8007110:	45b2      	cmp	sl, r6
 8007112:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007116:	f804 8003 	strb.w	r8, [r4, r3]
 800711a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800711e:	f001 81e8 	beq.w	80084f2 <d_print_comp_inner+0x16d6>
 8007122:	29ff      	cmp	r1, #255	; 0xff
 8007124:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007128:	d1f0      	bne.n	800710c <d_print_comp_inner+0x2f0>
 800712a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800712e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007132:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007136:	4620      	mov	r0, r4
 8007138:	4798      	blx	r3
 800713a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800713e:	2101      	movs	r1, #1
 8007140:	440b      	add	r3, r1
 8007142:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007146:	2300      	movs	r3, #0
 8007148:	e7e2      	b.n	8007110 <d_print_comp_inner+0x2f4>
 800714a:	4e44      	ldr	r6, [pc, #272]	; (800725c <d_print_comp_inner+0x440>)
 800714c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007150:	f106 090e 	add.w	r9, r6, #14
 8007154:	f04f 0800 	mov.w	r8, #0
 8007158:	e009      	b.n	800716e <d_print_comp_inner+0x352>
 800715a:	460b      	mov	r3, r1
 800715c:	3101      	adds	r1, #1
 800715e:	45b1      	cmp	r9, r6
 8007160:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007164:	54e7      	strb	r7, [r4, r3]
 8007166:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 800716a:	f001 80b1 	beq.w	80082d0 <d_print_comp_inner+0x14b4>
 800716e:	29ff      	cmp	r1, #255	; 0xff
 8007170:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8007174:	d1f1      	bne.n	800715a <d_print_comp_inner+0x33e>
 8007176:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800717a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800717e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007182:	4620      	mov	r0, r4
 8007184:	4798      	blx	r3
 8007186:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800718a:	2101      	movs	r1, #1
 800718c:	440b      	add	r3, r1
 800718e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007192:	2300      	movs	r3, #0
 8007194:	e7e3      	b.n	800715e <d_print_comp_inner+0x342>
 8007196:	4e32      	ldr	r6, [pc, #200]	; (8007260 <d_print_comp_inner+0x444>)
 8007198:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800719c:	f106 0a08 	add.w	sl, r6, #8
 80071a0:	f04f 0900 	mov.w	r9, #0
 80071a4:	e00a      	b.n	80071bc <d_print_comp_inner+0x3a0>
 80071a6:	460b      	mov	r3, r1
 80071a8:	3101      	adds	r1, #1
 80071aa:	45b2      	cmp	sl, r6
 80071ac:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80071b0:	f804 8003 	strb.w	r8, [r4, r3]
 80071b4:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80071b8:	f001 80c6 	beq.w	8008348 <d_print_comp_inner+0x152c>
 80071bc:	29ff      	cmp	r1, #255	; 0xff
 80071be:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80071c2:	d1f0      	bne.n	80071a6 <d_print_comp_inner+0x38a>
 80071c4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80071c8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80071cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80071d0:	4620      	mov	r0, r4
 80071d2:	4798      	blx	r3
 80071d4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80071d8:	2101      	movs	r1, #1
 80071da:	440b      	add	r3, r1
 80071dc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80071e0:	2300      	movs	r3, #0
 80071e2:	e7e2      	b.n	80071aa <d_print_comp_inner+0x38e>
 80071e4:	4e1f      	ldr	r6, [pc, #124]	; (8007264 <d_print_comp_inner+0x448>)
 80071e6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80071ea:	f106 0a1c 	add.w	sl, r6, #28
 80071ee:	f04f 0900 	mov.w	r9, #0
 80071f2:	e00a      	b.n	800720a <d_print_comp_inner+0x3ee>
 80071f4:	460b      	mov	r3, r1
 80071f6:	3101      	adds	r1, #1
 80071f8:	45b2      	cmp	sl, r6
 80071fa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80071fe:	f804 8003 	strb.w	r8, [r4, r3]
 8007202:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007206:	f001 805c 	beq.w	80082c2 <d_print_comp_inner+0x14a6>
 800720a:	29ff      	cmp	r1, #255	; 0xff
 800720c:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007210:	d1f0      	bne.n	80071f4 <d_print_comp_inner+0x3d8>
 8007212:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007216:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800721a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800721e:	4620      	mov	r0, r4
 8007220:	4798      	blx	r3
 8007222:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007226:	2101      	movs	r1, #1
 8007228:	440b      	add	r3, r1
 800722a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800722e:	2300      	movs	r3, #0
 8007230:	e7e2      	b.n	80071f8 <d_print_comp_inner+0x3dc>
 8007232:	4e0d      	ldr	r6, [pc, #52]	; (8007268 <d_print_comp_inner+0x44c>)
 8007234:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007238:	f106 0a1d 	add.w	sl, r6, #29
 800723c:	f04f 0900 	mov.w	r9, #0
 8007240:	e01f      	b.n	8007282 <d_print_comp_inner+0x466>
 8007242:	bf00      	nop
 8007244:	08012e84 	.word	0x08012e84
 8007248:	08012e88 	.word	0x08012e88
 800724c:	08012f47 	.word	0x08012f47
 8007250:	08012ccc 	.word	0x08012ccc
 8007254:	08012e5c 	.word	0x08012e5c
 8007258:	08012e27 	.word	0x08012e27
 800725c:	08012f37 	.word	0x08012f37
 8007260:	08012f27 	.word	0x08012f27
 8007264:	08012f07 	.word	0x08012f07
 8007268:	08012ee7 	.word	0x08012ee7
 800726c:	460b      	mov	r3, r1
 800726e:	3101      	adds	r1, #1
 8007270:	45b2      	cmp	sl, r6
 8007272:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007276:	f804 8003 	strb.w	r8, [r4, r3]
 800727a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800727e:	f001 80db 	beq.w	8008438 <d_print_comp_inner+0x161c>
 8007282:	29ff      	cmp	r1, #255	; 0xff
 8007284:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007288:	d1f0      	bne.n	800726c <d_print_comp_inner+0x450>
 800728a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800728e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007292:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007296:	4620      	mov	r0, r4
 8007298:	4798      	blx	r3
 800729a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800729e:	2101      	movs	r1, #1
 80072a0:	440b      	add	r3, r1
 80072a2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80072a6:	2300      	movs	r3, #0
 80072a8:	e7e2      	b.n	8007270 <d_print_comp_inner+0x454>
 80072aa:	4eca      	ldr	r6, [pc, #808]	; (80075d4 <d_print_comp_inner+0x7b8>)
 80072ac:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80072b0:	f106 0a0a 	add.w	sl, r6, #10
 80072b4:	f04f 0900 	mov.w	r9, #0
 80072b8:	e00a      	b.n	80072d0 <d_print_comp_inner+0x4b4>
 80072ba:	460b      	mov	r3, r1
 80072bc:	3101      	adds	r1, #1
 80072be:	45b2      	cmp	sl, r6
 80072c0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80072c4:	f804 8003 	strb.w	r8, [r4, r3]
 80072c8:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80072cc:	f000 87e6 	beq.w	800829c <d_print_comp_inner+0x1480>
 80072d0:	29ff      	cmp	r1, #255	; 0xff
 80072d2:	f816 8b01 	ldrb.w	r8, [r6], #1
 80072d6:	d1f0      	bne.n	80072ba <d_print_comp_inner+0x49e>
 80072d8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80072dc:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80072e0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80072e4:	4620      	mov	r0, r4
 80072e6:	4798      	blx	r3
 80072e8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80072ec:	2101      	movs	r1, #1
 80072ee:	440b      	add	r3, r1
 80072f0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80072f4:	2300      	movs	r3, #0
 80072f6:	e7e2      	b.n	80072be <d_print_comp_inner+0x4a2>
 80072f8:	686a      	ldr	r2, [r5, #4]
 80072fa:	a804      	add	r0, sp, #16
 80072fc:	49b6      	ldr	r1, [pc, #728]	; (80075d8 <d_print_comp_inner+0x7bc>)
 80072fe:	f009 fc45 	bl	8010b8c <siprintf>
 8007302:	a804      	add	r0, sp, #16
 8007304:	f007 fb1a 	bl	800e93c <strlen>
 8007308:	2800      	cmp	r0, #0
 800730a:	f43f ae49 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 800730e:	ad04      	add	r5, sp, #16
 8007310:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8007314:	182f      	adds	r7, r5, r0
 8007316:	f04f 0800 	mov.w	r8, #0
 800731a:	e009      	b.n	8007330 <d_print_comp_inner+0x514>
 800731c:	460b      	mov	r3, r1
 800731e:	3101      	adds	r1, #1
 8007320:	42af      	cmp	r7, r5
 8007322:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007326:	54e6      	strb	r6, [r4, r3]
 8007328:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800732c:	f43f ae38 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8007330:	29ff      	cmp	r1, #255	; 0xff
 8007332:	f815 6b01 	ldrb.w	r6, [r5], #1
 8007336:	d1f1      	bne.n	800731c <d_print_comp_inner+0x500>
 8007338:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800733c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8007340:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007344:	4620      	mov	r0, r4
 8007346:	4798      	blx	r3
 8007348:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800734c:	2101      	movs	r1, #1
 800734e:	440b      	add	r3, r1
 8007350:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007354:	2300      	movs	r3, #0
 8007356:	e7e3      	b.n	8007320 <d_print_comp_inner+0x504>
 8007358:	4ea0      	ldr	r6, [pc, #640]	; (80075dc <d_print_comp_inner+0x7c0>)
 800735a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800735e:	f106 0a16 	add.w	sl, r6, #22
 8007362:	f04f 0900 	mov.w	r9, #0
 8007366:	e00a      	b.n	800737e <d_print_comp_inner+0x562>
 8007368:	460b      	mov	r3, r1
 800736a:	3101      	adds	r1, #1
 800736c:	45b2      	cmp	sl, r6
 800736e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007372:	f804 8003 	strb.w	r8, [r4, r3]
 8007376:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800737a:	f001 8056 	beq.w	800842a <d_print_comp_inner+0x160e>
 800737e:	29ff      	cmp	r1, #255	; 0xff
 8007380:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007384:	d1f0      	bne.n	8007368 <d_print_comp_inner+0x54c>
 8007386:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800738a:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800738e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007392:	4620      	mov	r0, r4
 8007394:	4798      	blx	r3
 8007396:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800739a:	2101      	movs	r1, #1
 800739c:	440b      	add	r3, r1
 800739e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80073a2:	2300      	movs	r3, #0
 80073a4:	e7e2      	b.n	800736c <d_print_comp_inner+0x550>
 80073a6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80073aa:	792d      	ldrb	r5, [r5, #4]
 80073ac:	29ff      	cmp	r1, #255	; 0xff
 80073ae:	f001 846d 	beq.w	8008c8c <d_print_comp_inner+0x1e70>
 80073b2:	1c4b      	adds	r3, r1, #1
 80073b4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80073b8:	5465      	strb	r5, [r4, r1]
 80073ba:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80073be:	e5ef      	b.n	8006fa0 <d_print_comp_inner+0x184>
 80073c0:	686a      	ldr	r2, [r5, #4]
 80073c2:	f002 f943 	bl	800964c <d_print_comp>
 80073c6:	68aa      	ldr	r2, [r5, #8]
 80073c8:	4639      	mov	r1, r7
 80073ca:	4620      	mov	r0, r4
 80073cc:	f002 f93e 	bl	800964c <d_print_comp>
 80073d0:	e5e6      	b.n	8006fa0 <d_print_comp_inner+0x184>
 80073d2:	686e      	ldr	r6, [r5, #4]
 80073d4:	68ad      	ldr	r5, [r5, #8]
 80073d6:	7833      	ldrb	r3, [r6, #0]
 80073d8:	2b31      	cmp	r3, #49	; 0x31
 80073da:	f001 82b9 	beq.w	8008950 <d_print_comp_inner+0x1b34>
 80073de:	2b33      	cmp	r3, #51	; 0x33
 80073e0:	f041 83fc 	bne.w	8008bdc <d_print_comp_inner+0x1dc0>
 80073e4:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80073e8:	2bff      	cmp	r3, #255	; 0xff
 80073ea:	f001 872f 	beq.w	800924c <d_print_comp_inner+0x2430>
 80073ee:	1c59      	adds	r1, r3, #1
 80073f0:	f04f 0e28 	mov.w	lr, #40	; 0x28
 80073f4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80073f8:	1d32      	adds	r2, r6, #4
 80073fa:	4639      	mov	r1, r7
 80073fc:	f804 e003 	strb.w	lr, [r4, r3]
 8007400:	4620      	mov	r0, r4
 8007402:	f884 e104 	strb.w	lr, [r4, #260]	; 0x104
 8007406:	f002 fec1 	bl	800a18c <d_print_cast.isra.12>
 800740a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800740e:	29ff      	cmp	r1, #255	; 0xff
 8007410:	f001 870b 	beq.w	800922a <d_print_comp_inner+0x240e>
 8007414:	2329      	movs	r3, #41	; 0x29
 8007416:	1c4a      	adds	r2, r1, #1
 8007418:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800741c:	5463      	strb	r3, [r4, r1]
 800741e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8007422:	462a      	mov	r2, r5
 8007424:	4639      	mov	r1, r7
 8007426:	4620      	mov	r0, r4
 8007428:	f002 ffc2 	bl	800a3b0 <d_print_subexpr>
 800742c:	e5b8      	b.n	8006fa0 <d_print_comp_inner+0x184>
 800742e:	686a      	ldr	r2, [r5, #4]
 8007430:	f002 ff80 	bl	800a334 <d_print_expr_op>
 8007434:	e5b4      	b.n	8006fa0 <d_print_comp_inner+0x184>
 8007436:	4e6a      	ldr	r6, [pc, #424]	; (80075e0 <d_print_comp_inner+0x7c4>)
 8007438:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800743c:	f106 0a09 	add.w	sl, r6, #9
 8007440:	f04f 0900 	mov.w	r9, #0
 8007444:	e00a      	b.n	800745c <d_print_comp_inner+0x640>
 8007446:	460b      	mov	r3, r1
 8007448:	3101      	adds	r1, #1
 800744a:	45b2      	cmp	sl, r6
 800744c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007450:	f804 8003 	strb.w	r8, [r4, r3]
 8007454:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007458:	f001 8031 	beq.w	80084be <d_print_comp_inner+0x16a2>
 800745c:	29ff      	cmp	r1, #255	; 0xff
 800745e:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007462:	d1f0      	bne.n	8007446 <d_print_comp_inner+0x62a>
 8007464:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007468:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800746c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007470:	4620      	mov	r0, r4
 8007472:	4798      	blx	r3
 8007474:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007478:	2101      	movs	r1, #1
 800747a:	440b      	add	r3, r1
 800747c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007480:	2300      	movs	r3, #0
 8007482:	e7e2      	b.n	800744a <d_print_comp_inner+0x62e>
 8007484:	4e56      	ldr	r6, [pc, #344]	; (80075e0 <d_print_comp_inner+0x7c4>)
 8007486:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800748a:	f106 0a09 	add.w	sl, r6, #9
 800748e:	f04f 0900 	mov.w	r9, #0
 8007492:	e00a      	b.n	80074aa <d_print_comp_inner+0x68e>
 8007494:	460b      	mov	r3, r1
 8007496:	3101      	adds	r1, #1
 8007498:	45b2      	cmp	sl, r6
 800749a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800749e:	f804 8003 	strb.w	r8, [r4, r3]
 80074a2:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80074a6:	f001 8031 	beq.w	800850c <d_print_comp_inner+0x16f0>
 80074aa:	29ff      	cmp	r1, #255	; 0xff
 80074ac:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80074b0:	d1f0      	bne.n	8007494 <d_print_comp_inner+0x678>
 80074b2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80074b6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80074ba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80074be:	4620      	mov	r0, r4
 80074c0:	4798      	blx	r3
 80074c2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80074c6:	2101      	movs	r1, #1
 80074c8:	440b      	add	r3, r1
 80074ca:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80074ce:	2300      	movs	r3, #0
 80074d0:	e7e2      	b.n	8007498 <d_print_comp_inner+0x67c>
 80074d2:	f8d5 a004 	ldr.w	sl, [r5, #4]
 80074d6:	4d43      	ldr	r5, [pc, #268]	; (80075e4 <d_print_comp_inner+0x7c8>)
 80074d8:	f8da 7008 	ldr.w	r7, [sl, #8]
 80074dc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80074e0:	f105 0808 	add.w	r8, r5, #8
 80074e4:	f04f 0900 	mov.w	r9, #0
 80074e8:	e009      	b.n	80074fe <d_print_comp_inner+0x6e2>
 80074ea:	460b      	mov	r3, r1
 80074ec:	3101      	adds	r1, #1
 80074ee:	45a8      	cmp	r8, r5
 80074f0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80074f4:	54e6      	strb	r6, [r4, r3]
 80074f6:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80074fa:	f000 8756 	beq.w	80083aa <d_print_comp_inner+0x158e>
 80074fe:	29ff      	cmp	r1, #255	; 0xff
 8007500:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007504:	d1f1      	bne.n	80074ea <d_print_comp_inner+0x6ce>
 8007506:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800750a:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800750e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007512:	4620      	mov	r0, r4
 8007514:	4798      	blx	r3
 8007516:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800751a:	2101      	movs	r1, #1
 800751c:	440b      	add	r3, r1
 800751e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007522:	2300      	movs	r3, #0
 8007524:	e7e3      	b.n	80074ee <d_print_comp_inner+0x6d2>
 8007526:	686a      	ldr	r2, [r5, #4]
 8007528:	68ae      	ldr	r6, [r5, #8]
 800752a:	b10a      	cbz	r2, 8007530 <d_print_comp_inner+0x714>
 800752c:	f002 f88e 	bl	800964c <d_print_comp>
 8007530:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8007534:	2bff      	cmp	r3, #255	; 0xff
 8007536:	f001 8484 	beq.w	8008e42 <d_print_comp_inner+0x2026>
 800753a:	1c5a      	adds	r2, r3, #1
 800753c:	257b      	movs	r5, #123	; 0x7b
 800753e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8007542:	4639      	mov	r1, r7
 8007544:	54e5      	strb	r5, [r4, r3]
 8007546:	4632      	mov	r2, r6
 8007548:	4620      	mov	r0, r4
 800754a:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 800754e:	f002 f87d 	bl	800964c <d_print_comp>
 8007552:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8007556:	29ff      	cmp	r1, #255	; 0xff
 8007558:	f001 8367 	beq.w	8008c2a <d_print_comp_inner+0x1e0e>
 800755c:	1c4a      	adds	r2, r1, #1
 800755e:	237d      	movs	r3, #125	; 0x7d
 8007560:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8007564:	5463      	strb	r3, [r4, r1]
 8007566:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800756a:	e519      	b.n	8006fa0 <d_print_comp_inner+0x184>
 800756c:	686a      	ldr	r2, [r5, #4]
 800756e:	b10a      	cbz	r2, 8007574 <d_print_comp_inner+0x758>
 8007570:	f002 f86c 	bl	800964c <d_print_comp>
 8007574:	68ab      	ldr	r3, [r5, #8]
 8007576:	2b00      	cmp	r3, #0
 8007578:	f43f ad12 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 800757c:	f8d4 6100 	ldr.w	r6, [r4, #256]	; 0x100
 8007580:	2efd      	cmp	r6, #253	; 0xfd
 8007582:	f201 830b 	bhi.w	8008b9c <d_print_comp_inner+0x1d80>
 8007586:	f8df 8060 	ldr.w	r8, [pc, #96]	; 80075e8 <d_print_comp_inner+0x7cc>
 800758a:	f04f 0a00 	mov.w	sl, #0
 800758e:	f108 0b02 	add.w	fp, r8, #2
 8007592:	4631      	mov	r1, r6
 8007594:	e009      	b.n	80075aa <d_print_comp_inner+0x78e>
 8007596:	460b      	mov	r3, r1
 8007598:	3101      	adds	r1, #1
 800759a:	45c3      	cmp	fp, r8
 800759c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80075a0:	54e6      	strb	r6, [r4, r3]
 80075a2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80075a6:	f001 8060 	beq.w	800866a <d_print_comp_inner+0x184e>
 80075aa:	29ff      	cmp	r1, #255	; 0xff
 80075ac:	f818 6b01 	ldrb.w	r6, [r8], #1
 80075b0:	d1f1      	bne.n	8007596 <d_print_comp_inner+0x77a>
 80075b2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80075b6:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 80075ba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80075be:	4620      	mov	r0, r4
 80075c0:	4798      	blx	r3
 80075c2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80075c6:	2101      	movs	r1, #1
 80075c8:	440b      	add	r3, r1
 80075ca:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80075ce:	2300      	movs	r3, #0
 80075d0:	e7e3      	b.n	800759a <d_print_comp_inner+0x77e>
 80075d2:	bf00      	nop
 80075d4:	08012ec8 	.word	0x08012ec8
 80075d8:	08012ce8 	.word	0x08012ce8
 80075dc:	08012e2b 	.word	0x08012e2b
 80075e0:	08012e6b 	.word	0x08012e6b
 80075e4:	08012e5f 	.word	0x08012e5f
 80075e8:	08012e5c 	.word	0x08012e5c
 80075ec:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f041 8186 	bne.w	8008902 <d_print_comp_inner+0x1ae6>
 80075f6:	686a      	ldr	r2, [r5, #4]
 80075f8:	4bd3      	ldr	r3, [pc, #844]	; (8007948 <d_print_comp_inner+0xb2c>)
 80075fa:	6851      	ldr	r1, [r2, #4]
 80075fc:	4299      	cmp	r1, r3
 80075fe:	f001 817c 	beq.w	80088fa <d_print_comp_inner+0x1ade>
 8007602:	4639      	mov	r1, r7
 8007604:	4620      	mov	r0, r4
 8007606:	f002 f821 	bl	800964c <d_print_comp>
 800760a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800760e:	2bff      	cmp	r3, #255	; 0xff
 8007610:	f001 85be 	beq.w	8009190 <d_print_comp_inner+0x2374>
 8007614:	1c59      	adds	r1, r3, #1
 8007616:	2220      	movs	r2, #32
 8007618:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800761c:	54e2      	strb	r2, [r4, r3]
 800761e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8007622:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 8007626:	2b00      	cmp	r3, #0
 8007628:	f001 8100 	beq.w	800882c <d_print_comp_inner+0x1a10>
 800762c:	4dc7      	ldr	r5, [pc, #796]	; (800794c <d_print_comp_inner+0xb30>)
 800762e:	f04f 0800 	mov.w	r8, #0
 8007632:	1daf      	adds	r7, r5, #6
 8007634:	e009      	b.n	800764a <d_print_comp_inner+0x82e>
 8007636:	460b      	mov	r3, r1
 8007638:	3101      	adds	r1, #1
 800763a:	42bd      	cmp	r5, r7
 800763c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007640:	54e6      	strb	r6, [r4, r3]
 8007642:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8007646:	f43f acab 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 800764a:	29ff      	cmp	r1, #255	; 0xff
 800764c:	f815 6b01 	ldrb.w	r6, [r5], #1
 8007650:	d1f1      	bne.n	8007636 <d_print_comp_inner+0x81a>
 8007652:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007656:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800765a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800765e:	4620      	mov	r0, r4
 8007660:	4798      	blx	r3
 8007662:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007666:	2101      	movs	r1, #1
 8007668:	440b      	add	r3, r1
 800766a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800766e:	2300      	movs	r3, #0
 8007670:	e7e3      	b.n	800763a <d_print_comp_inner+0x81e>
 8007672:	2301      	movs	r3, #1
 8007674:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8007678:	e492      	b.n	8006fa0 <d_print_comp_inner+0x184>
 800767a:	4eb5      	ldr	r6, [pc, #724]	; (8007950 <d_print_comp_inner+0xb34>)
 800767c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007680:	f106 0a0e 	add.w	sl, r6, #14
 8007684:	f04f 0900 	mov.w	r9, #0
 8007688:	e00a      	b.n	80076a0 <d_print_comp_inner+0x884>
 800768a:	460b      	mov	r3, r1
 800768c:	3101      	adds	r1, #1
 800768e:	45b2      	cmp	sl, r6
 8007690:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007694:	f804 8003 	strb.w	r8, [r4, r3]
 8007698:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800769c:	f000 867e 	beq.w	800839c <d_print_comp_inner+0x1580>
 80076a0:	29ff      	cmp	r1, #255	; 0xff
 80076a2:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80076a6:	d1f0      	bne.n	800768a <d_print_comp_inner+0x86e>
 80076a8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80076ac:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80076b0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80076b4:	4620      	mov	r0, r4
 80076b6:	4798      	blx	r3
 80076b8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80076bc:	2101      	movs	r1, #1
 80076be:	440b      	add	r3, r1
 80076c0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80076c4:	2300      	movs	r3, #0
 80076c6:	e7e2      	b.n	800768e <d_print_comp_inner+0x872>
 80076c8:	686a      	ldr	r2, [r5, #4]
 80076ca:	7811      	ldrb	r1, [r2, #0]
 80076cc:	2927      	cmp	r1, #39	; 0x27
 80076ce:	f001 81a6 	beq.w	8008a1e <d_print_comp_inner+0x1c02>
 80076d2:	2600      	movs	r6, #0
 80076d4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80076d8:	29ff      	cmp	r1, #255	; 0xff
 80076da:	f001 8428 	beq.w	8008f2e <d_print_comp_inner+0x2112>
 80076de:	1c4a      	adds	r2, r1, #1
 80076e0:	2328      	movs	r3, #40	; 0x28
 80076e2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80076e6:	5463      	strb	r3, [r4, r1]
 80076e8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80076ec:	686a      	ldr	r2, [r5, #4]
 80076ee:	4639      	mov	r1, r7
 80076f0:	4620      	mov	r0, r4
 80076f2:	f001 ffab 	bl	800964c <d_print_comp>
 80076f6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80076fa:	2bff      	cmp	r3, #255	; 0xff
 80076fc:	f001 83ed 	beq.w	8008eda <d_print_comp_inner+0x20be>
 8007700:	1c59      	adds	r1, r3, #1
 8007702:	2229      	movs	r2, #41	; 0x29
 8007704:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007708:	54e2      	strb	r2, [r4, r3]
 800770a:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800770e:	782b      	ldrb	r3, [r5, #0]
 8007710:	2b3c      	cmp	r3, #60	; 0x3c
 8007712:	f001 827e 	beq.w	8008c12 <d_print_comp_inner+0x1df6>
 8007716:	2e08      	cmp	r6, #8
 8007718:	f001 8221 	beq.w	8008b5e <d_print_comp_inner+0x1d42>
 800771c:	68aa      	ldr	r2, [r5, #8]
 800771e:	4639      	mov	r1, r7
 8007720:	4620      	mov	r0, r4
 8007722:	f001 ff93 	bl	800964c <d_print_comp>
 8007726:	e43b      	b.n	8006fa0 <d_print_comp_inner+0x184>
 8007728:	2301      	movs	r3, #1
 800772a:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800772e:	e437      	b.n	8006fa0 <d_print_comp_inner+0x184>
 8007730:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 8007734:	ab14      	add	r3, sp, #80	; 0x50
 8007736:	f843 2d40 	str.w	r2, [r3, #-64]!
 800773a:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800773e:	f8d0 6110 	ldr.w	r6, [r0, #272]	; 0x110
 8007742:	2300      	movs	r3, #0
 8007744:	68aa      	ldr	r2, [r5, #8]
 8007746:	9306      	str	r3, [sp, #24]
 8007748:	9505      	str	r5, [sp, #20]
 800774a:	9607      	str	r6, [sp, #28]
 800774c:	f001 ff7e 	bl	800964c <d_print_comp>
 8007750:	9b06      	ldr	r3, [sp, #24]
 8007752:	b923      	cbnz	r3, 800775e <d_print_comp_inner+0x942>
 8007754:	462a      	mov	r2, r5
 8007756:	4639      	mov	r1, r7
 8007758:	4620      	mov	r0, r4
 800775a:	f001 ff87 	bl	800966c <d_print_mod>
 800775e:	9b04      	ldr	r3, [sp, #16]
 8007760:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8007764:	e41c      	b.n	8006fa0 <d_print_comp_inner+0x184>
 8007766:	f8d0 a114 	ldr.w	sl, [r0, #276]	; 0x114
 800776a:	f10d 0950 	add.w	r9, sp, #80	; 0x50
 800776e:	4656      	mov	r6, sl
 8007770:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8007774:	f849 ad40 	str.w	sl, [r9, #-64]!
 8007778:	2300      	movs	r3, #0
 800777a:	f8cd a000 	str.w	sl, [sp]
 800777e:	f8c0 9114 	str.w	r9, [r0, #276]	; 0x114
 8007782:	9505      	str	r5, [sp, #20]
 8007784:	9207      	str	r2, [sp, #28]
 8007786:	9306      	str	r3, [sp, #24]
 8007788:	2e00      	cmp	r6, #0
 800778a:	f001 8585 	beq.w	8009298 <d_print_comp_inner+0x247c>
 800778e:	6873      	ldr	r3, [r6, #4]
 8007790:	781b      	ldrb	r3, [r3, #0]
 8007792:	3b19      	subs	r3, #25
 8007794:	2b02      	cmp	r3, #2
 8007796:	f201 857f 	bhi.w	8009298 <d_print_comp_inner+0x247c>
 800779a:	46ac      	mov	ip, r5
 800779c:	f04f 0801 	mov.w	r8, #1
 80077a0:	464d      	mov	r5, r9
 80077a2:	e004      	b.n	80077ae <d_print_comp_inner+0x992>
 80077a4:	6873      	ldr	r3, [r6, #4]
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	3b19      	subs	r3, #25
 80077aa:	2b02      	cmp	r3, #2
 80077ac:	d81e      	bhi.n	80077ec <d_print_comp_inner+0x9d0>
 80077ae:	68b3      	ldr	r3, [r6, #8]
 80077b0:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80077b4:	b9bb      	cbnz	r3, 80077e6 <d_print_comp_inner+0x9ca>
 80077b6:	f1b8 0f03 	cmp.w	r8, #3
 80077ba:	f201 82d0 	bhi.w	8008d5e <d_print_comp_inner+0x1f42>
 80077be:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80077c2:	f10d 0e50 	add.w	lr, sp, #80	; 0x50
 80077c6:	eb0e 0b0a 	add.w	fp, lr, sl
 80077ca:	f1ab 0e40 	sub.w	lr, fp, #64	; 0x40
 80077ce:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 80077d2:	f84b 5c40 	str.w	r5, [fp, #-64]
 80077d6:	2301      	movs	r3, #1
 80077d8:	eb09 050a 	add.w	r5, r9, sl
 80077dc:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
 80077e0:	f108 0801 	add.w	r8, r8, #1
 80077e4:	60b3      	str	r3, [r6, #8]
 80077e6:	6836      	ldr	r6, [r6, #0]
 80077e8:	2e00      	cmp	r6, #0
 80077ea:	d1db      	bne.n	80077a4 <d_print_comp_inner+0x988>
 80077ec:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80077f0:	4639      	mov	r1, r7
 80077f2:	4620      	mov	r0, r4
 80077f4:	4665      	mov	r5, ip
 80077f6:	f001 ff29 	bl	800964c <d_print_comp>
 80077fa:	9a00      	ldr	r2, [sp, #0]
 80077fc:	9b06      	ldr	r3, [sp, #24]
 80077fe:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8007802:	2b00      	cmp	r3, #0
 8007804:	f47f abcc 	bne.w	8006fa0 <d_print_comp_inner+0x184>
 8007808:	f1b8 0f01 	cmp.w	r8, #1
 800780c:	d00e      	beq.n	800782c <d_print_comp_inner+0xa10>
 800780e:	eb09 1908 	add.w	r9, r9, r8, lsl #4
 8007812:	f859 2c0c 	ldr.w	r2, [r9, #-12]
 8007816:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800781a:	4639      	mov	r1, r7
 800781c:	4620      	mov	r0, r4
 800781e:	f001 ff25 	bl	800966c <d_print_mod>
 8007822:	f1b8 0f01 	cmp.w	r8, #1
 8007826:	f1a9 0910 	sub.w	r9, r9, #16
 800782a:	d1f2      	bne.n	8007812 <d_print_comp_inner+0x9f6>
 800782c:	1d2a      	adds	r2, r5, #4
 800782e:	4639      	mov	r1, r7
 8007830:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8007834:	4620      	mov	r0, r4
 8007836:	f002 fad7 	bl	8009de8 <d_print_array_type.isra.10>
 800783a:	f7ff bbb1 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800783e:	068b      	lsls	r3, r1, #26
 8007840:	f101 8048 	bmi.w	80088d4 <d_print_comp_inner+0x1ab8>
 8007844:	686b      	ldr	r3, [r5, #4]
 8007846:	b11b      	cbz	r3, 8007850 <d_print_comp_inner+0xa34>
 8007848:	f017 0340 	ands.w	r3, r7, #64	; 0x40
 800784c:	f001 82ca 	beq.w	8008de4 <d_print_comp_inner+0x1fc8>
 8007850:	f027 0760 	bic.w	r7, r7, #96	; 0x60
 8007854:	f105 0208 	add.w	r2, r5, #8
 8007858:	4639      	mov	r1, r7
 800785a:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 800785e:	4620      	mov	r0, r4
 8007860:	f002 fb9e 	bl	8009fa0 <d_print_function_type.isra.11>
 8007864:	f7ff bb9c 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8007868:	68ab      	ldr	r3, [r5, #8]
 800786a:	781a      	ldrb	r2, [r3, #0]
 800786c:	2a39      	cmp	r2, #57	; 0x39
 800786e:	f47f ab9f 	bne.w	8006fb0 <d_print_comp_inner+0x194>
 8007872:	689a      	ldr	r2, [r3, #8]
 8007874:	7811      	ldrb	r1, [r2, #0]
 8007876:	293a      	cmp	r1, #58	; 0x3a
 8007878:	f47f ab9a 	bne.w	8006fb0 <d_print_comp_inner+0x194>
 800787c:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8007880:	4934      	ldr	r1, [pc, #208]	; (8007954 <d_print_comp_inner+0xb38>)
 8007882:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8007886:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800788a:	6800      	ldr	r0, [r0, #0]
 800788c:	6856      	ldr	r6, [r2, #4]
 800788e:	6895      	ldr	r5, [r2, #8]
 8007890:	f007 f84a 	bl	800e928 <strcmp>
 8007894:	2800      	cmp	r0, #0
 8007896:	f001 850d 	beq.w	80092b4 <d_print_comp_inner+0x2498>
 800789a:	2204      	movs	r2, #4
 800789c:	492e      	ldr	r1, [pc, #184]	; (8007958 <d_print_comp_inner+0xb3c>)
 800789e:	4620      	mov	r0, r4
 80078a0:	f7fe fffc 	bl	800689c <d_append_buffer>
 80078a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80078a8:	b183      	cbz	r3, 80078cc <d_print_comp_inner+0xab0>
 80078aa:	4639      	mov	r1, r7
 80078ac:	4642      	mov	r2, r8
 80078ae:	4620      	mov	r0, r4
 80078b0:	f002 fd7e 	bl	800a3b0 <d_print_subexpr>
 80078b4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80078b8:	29ff      	cmp	r1, #255	; 0xff
 80078ba:	f001 8628 	beq.w	800950e <d_print_comp_inner+0x26f2>
 80078be:	2320      	movs	r3, #32
 80078c0:	1c4a      	adds	r2, r1, #1
 80078c2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80078c6:	5463      	strb	r3, [r4, r1]
 80078c8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80078cc:	4632      	mov	r2, r6
 80078ce:	4639      	mov	r1, r7
 80078d0:	4620      	mov	r0, r4
 80078d2:	f001 febb 	bl	800964c <d_print_comp>
 80078d6:	2d00      	cmp	r5, #0
 80078d8:	f43f ab62 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 80078dc:	462a      	mov	r2, r5
 80078de:	4639      	mov	r1, r7
 80078e0:	4620      	mov	r0, r4
 80078e2:	f002 fd65 	bl	800a3b0 <d_print_subexpr>
 80078e6:	f7ff bb5b 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80078ea:	4e1c      	ldr	r6, [pc, #112]	; (800795c <d_print_comp_inner+0xb40>)
 80078ec:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80078f0:	f106 0a11 	add.w	sl, r6, #17
 80078f4:	f04f 0900 	mov.w	r9, #0
 80078f8:	e00a      	b.n	8007910 <d_print_comp_inner+0xaf4>
 80078fa:	460b      	mov	r3, r1
 80078fc:	3101      	adds	r1, #1
 80078fe:	4556      	cmp	r6, sl
 8007900:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007904:	f804 8003 	strb.w	r8, [r4, r3]
 8007908:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800790c:	f000 84bf 	beq.w	800828e <d_print_comp_inner+0x1472>
 8007910:	29ff      	cmp	r1, #255	; 0xff
 8007912:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007916:	d1f0      	bne.n	80078fa <d_print_comp_inner+0xade>
 8007918:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800791c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007920:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007924:	4620      	mov	r0, r4
 8007926:	4798      	blx	r3
 8007928:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800792c:	2101      	movs	r1, #1
 800792e:	440b      	add	r3, r1
 8007930:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007934:	2300      	movs	r3, #0
 8007936:	e7e2      	b.n	80078fe <d_print_comp_inner+0xae2>
 8007938:	4e09      	ldr	r6, [pc, #36]	; (8007960 <d_print_comp_inner+0xb44>)
 800793a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800793e:	f106 0a15 	add.w	sl, r6, #21
 8007942:	f04f 0900 	mov.w	r9, #0
 8007946:	e018      	b.n	800797a <d_print_comp_inner+0xb5e>
 8007948:	08011e70 	.word	0x08011e70
 800794c:	08012e4c 	.word	0x08012e4c
 8007950:	08012eb7 	.word	0x08012eb7
 8007954:	08012e8c 	.word	0x08012e8c
 8007958:	08012e94 	.word	0x08012e94
 800795c:	08012d73 	.word	0x08012d73
 8007960:	08012d6f 	.word	0x08012d6f
 8007964:	460b      	mov	r3, r1
 8007966:	3101      	adds	r1, #1
 8007968:	45b2      	cmp	sl, r6
 800796a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800796e:	f804 8003 	strb.w	r8, [r4, r3]
 8007972:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007976:	f000 8483 	beq.w	8008280 <d_print_comp_inner+0x1464>
 800797a:	29ff      	cmp	r1, #255	; 0xff
 800797c:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007980:	d1f0      	bne.n	8007964 <d_print_comp_inner+0xb48>
 8007982:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007986:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800798a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800798e:	4620      	mov	r0, r4
 8007990:	4798      	blx	r3
 8007992:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007996:	2101      	movs	r1, #1
 8007998:	440b      	add	r3, r1
 800799a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800799e:	2300      	movs	r3, #0
 80079a0:	e7e2      	b.n	8007968 <d_print_comp_inner+0xb4c>
 80079a2:	4eda      	ldr	r6, [pc, #872]	; (8007d0c <d_print_comp_inner+0xef0>)
 80079a4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80079a8:	f106 0a10 	add.w	sl, r6, #16
 80079ac:	f04f 0900 	mov.w	r9, #0
 80079b0:	e00a      	b.n	80079c8 <d_print_comp_inner+0xbac>
 80079b2:	460b      	mov	r3, r1
 80079b4:	3101      	adds	r1, #1
 80079b6:	45b2      	cmp	sl, r6
 80079b8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80079bc:	f804 8003 	strb.w	r8, [r4, r3]
 80079c0:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80079c4:	f000 8455 	beq.w	8008272 <d_print_comp_inner+0x1456>
 80079c8:	29ff      	cmp	r1, #255	; 0xff
 80079ca:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80079ce:	d1f0      	bne.n	80079b2 <d_print_comp_inner+0xb96>
 80079d0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80079d4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80079d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80079dc:	4620      	mov	r0, r4
 80079de:	4798      	blx	r3
 80079e0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80079e4:	2101      	movs	r1, #1
 80079e6:	440b      	add	r3, r1
 80079e8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80079ec:	2300      	movs	r3, #0
 80079ee:	e7e2      	b.n	80079b6 <d_print_comp_inner+0xb9a>
 80079f0:	4ec7      	ldr	r6, [pc, #796]	; (8007d10 <d_print_comp_inner+0xef4>)
 80079f2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80079f6:	f106 0a12 	add.w	sl, r6, #18
 80079fa:	f04f 0900 	mov.w	r9, #0
 80079fe:	e00a      	b.n	8007a16 <d_print_comp_inner+0xbfa>
 8007a00:	460b      	mov	r3, r1
 8007a02:	3101      	adds	r1, #1
 8007a04:	45b2      	cmp	sl, r6
 8007a06:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007a0a:	f804 8003 	strb.w	r8, [r4, r3]
 8007a0e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007a12:	f000 85d5 	beq.w	80085c0 <d_print_comp_inner+0x17a4>
 8007a16:	29ff      	cmp	r1, #255	; 0xff
 8007a18:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007a1c:	d1f0      	bne.n	8007a00 <d_print_comp_inner+0xbe4>
 8007a1e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007a22:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007a26:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	4798      	blx	r3
 8007a2e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007a32:	2101      	movs	r1, #1
 8007a34:	440b      	add	r3, r1
 8007a36:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	e7e2      	b.n	8007a04 <d_print_comp_inner+0xbe8>
 8007a3e:	68af      	ldr	r7, [r5, #8]
 8007a40:	686d      	ldr	r5, [r5, #4]
 8007a42:	2f00      	cmp	r7, #0
 8007a44:	f43f aaac 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8007a48:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007a4c:	442f      	add	r7, r5
 8007a4e:	f04f 0800 	mov.w	r8, #0
 8007a52:	e009      	b.n	8007a68 <d_print_comp_inner+0xc4c>
 8007a54:	460b      	mov	r3, r1
 8007a56:	3101      	adds	r1, #1
 8007a58:	42af      	cmp	r7, r5
 8007a5a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007a5e:	54e6      	strb	r6, [r4, r3]
 8007a60:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8007a64:	f43f aa9c 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8007a68:	29ff      	cmp	r1, #255	; 0xff
 8007a6a:	f815 6b01 	ldrb.w	r6, [r5], #1
 8007a6e:	d1f1      	bne.n	8007a54 <d_print_comp_inner+0xc38>
 8007a70:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007a74:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8007a78:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	4798      	blx	r3
 8007a80:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007a84:	2101      	movs	r1, #1
 8007a86:	440b      	add	r3, r1
 8007a88:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	e7e3      	b.n	8007a58 <d_print_comp_inner+0xc3c>
 8007a90:	4ea0      	ldr	r6, [pc, #640]	; (8007d14 <d_print_comp_inner+0xef8>)
 8007a92:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007a96:	f106 0a11 	add.w	sl, r6, #17
 8007a9a:	f04f 0900 	mov.w	r9, #0
 8007a9e:	e00a      	b.n	8007ab6 <d_print_comp_inner+0xc9a>
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	3101      	adds	r1, #1
 8007aa4:	45b2      	cmp	sl, r6
 8007aa6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007aaa:	f804 8003 	strb.w	r8, [r4, r3]
 8007aae:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007ab2:	f000 858c 	beq.w	80085ce <d_print_comp_inner+0x17b2>
 8007ab6:	29ff      	cmp	r1, #255	; 0xff
 8007ab8:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007abc:	d1f0      	bne.n	8007aa0 <d_print_comp_inner+0xc84>
 8007abe:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007ac2:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007ac6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007aca:	4620      	mov	r0, r4
 8007acc:	4798      	blx	r3
 8007ace:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007ad2:	2101      	movs	r1, #1
 8007ad4:	440b      	add	r3, r1
 8007ad6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007ada:	2300      	movs	r3, #0
 8007adc:	e7e2      	b.n	8007aa4 <d_print_comp_inner+0xc88>
 8007ade:	4e8e      	ldr	r6, [pc, #568]	; (8007d18 <d_print_comp_inner+0xefc>)
 8007ae0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007ae4:	f106 0a15 	add.w	sl, r6, #21
 8007ae8:	f04f 0900 	mov.w	r9, #0
 8007aec:	e00a      	b.n	8007b04 <d_print_comp_inner+0xce8>
 8007aee:	460b      	mov	r3, r1
 8007af0:	3101      	adds	r1, #1
 8007af2:	45b2      	cmp	sl, r6
 8007af4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007af8:	f804 8003 	strb.w	r8, [r4, r3]
 8007afc:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007b00:	f000 8533 	beq.w	800856a <d_print_comp_inner+0x174e>
 8007b04:	29ff      	cmp	r1, #255	; 0xff
 8007b06:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007b0a:	d1f0      	bne.n	8007aee <d_print_comp_inner+0xcd2>
 8007b0c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007b10:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007b14:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007b18:	4620      	mov	r0, r4
 8007b1a:	4798      	blx	r3
 8007b1c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007b20:	2101      	movs	r1, #1
 8007b22:	440b      	add	r3, r1
 8007b24:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007b28:	2300      	movs	r3, #0
 8007b2a:	e7e2      	b.n	8007af2 <d_print_comp_inner+0xcd6>
 8007b2c:	4e7b      	ldr	r6, [pc, #492]	; (8007d1c <d_print_comp_inner+0xf00>)
 8007b2e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007b32:	f106 0a19 	add.w	sl, r6, #25
 8007b36:	f04f 0900 	mov.w	r9, #0
 8007b3a:	e00a      	b.n	8007b52 <d_print_comp_inner+0xd36>
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	3101      	adds	r1, #1
 8007b40:	45b2      	cmp	sl, r6
 8007b42:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007b46:	f804 8003 	strb.w	r8, [r4, r3]
 8007b4a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007b4e:	f000 8545 	beq.w	80085dc <d_print_comp_inner+0x17c0>
 8007b52:	29ff      	cmp	r1, #255	; 0xff
 8007b54:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007b58:	d1f0      	bne.n	8007b3c <d_print_comp_inner+0xd20>
 8007b5a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007b5e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007b62:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007b66:	4620      	mov	r0, r4
 8007b68:	4798      	blx	r3
 8007b6a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007b6e:	2101      	movs	r1, #1
 8007b70:	440b      	add	r3, r1
 8007b72:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007b76:	2300      	movs	r3, #0
 8007b78:	e7e2      	b.n	8007b40 <d_print_comp_inner+0xd24>
 8007b7a:	4e69      	ldr	r6, [pc, #420]	; (8007d20 <d_print_comp_inner+0xf04>)
 8007b7c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007b80:	f106 0a16 	add.w	sl, r6, #22
 8007b84:	f04f 0900 	mov.w	r9, #0
 8007b88:	e00a      	b.n	8007ba0 <d_print_comp_inner+0xd84>
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	3101      	adds	r1, #1
 8007b8e:	45b2      	cmp	sl, r6
 8007b90:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007b94:	f804 8003 	strb.w	r8, [r4, r3]
 8007b98:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007b9c:	f000 84d7 	beq.w	800854e <d_print_comp_inner+0x1732>
 8007ba0:	29ff      	cmp	r1, #255	; 0xff
 8007ba2:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007ba6:	d1f0      	bne.n	8007b8a <d_print_comp_inner+0xd6e>
 8007ba8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007bac:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007bb0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	4798      	blx	r3
 8007bb8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007bbc:	2101      	movs	r1, #1
 8007bbe:	440b      	add	r3, r1
 8007bc0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	e7e2      	b.n	8007b8e <d_print_comp_inner+0xd72>
 8007bc8:	4e56      	ldr	r6, [pc, #344]	; (8007d24 <d_print_comp_inner+0xf08>)
 8007bca:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007bce:	f106 0a13 	add.w	sl, r6, #19
 8007bd2:	f04f 0900 	mov.w	r9, #0
 8007bd6:	e00a      	b.n	8007bee <d_print_comp_inner+0xdd2>
 8007bd8:	460b      	mov	r3, r1
 8007bda:	3101      	adds	r1, #1
 8007bdc:	4556      	cmp	r6, sl
 8007bde:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007be2:	f804 8003 	strb.w	r8, [r4, r3]
 8007be6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007bea:	f000 84b7 	beq.w	800855c <d_print_comp_inner+0x1740>
 8007bee:	29ff      	cmp	r1, #255	; 0xff
 8007bf0:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007bf4:	d1f0      	bne.n	8007bd8 <d_print_comp_inner+0xdbc>
 8007bf6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007bfa:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007bfe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007c02:	4620      	mov	r0, r4
 8007c04:	4798      	blx	r3
 8007c06:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007c0a:	2101      	movs	r1, #1
 8007c0c:	440b      	add	r3, r1
 8007c0e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007c12:	2300      	movs	r3, #0
 8007c14:	e7e2      	b.n	8007bdc <d_print_comp_inner+0xdc0>
 8007c16:	4e44      	ldr	r6, [pc, #272]	; (8007d28 <d_print_comp_inner+0xf0c>)
 8007c18:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007c1c:	f106 0a0f 	add.w	sl, r6, #15
 8007c20:	f04f 0900 	mov.w	r9, #0
 8007c24:	e00a      	b.n	8007c3c <d_print_comp_inner+0xe20>
 8007c26:	460b      	mov	r3, r1
 8007c28:	3101      	adds	r1, #1
 8007c2a:	4556      	cmp	r6, sl
 8007c2c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007c30:	f804 8003 	strb.w	r8, [r4, r3]
 8007c34:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007c38:	f000 830d 	beq.w	8008256 <d_print_comp_inner+0x143a>
 8007c3c:	29ff      	cmp	r1, #255	; 0xff
 8007c3e:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007c42:	d1f0      	bne.n	8007c26 <d_print_comp_inner+0xe0a>
 8007c44:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007c48:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007c4c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007c50:	4620      	mov	r0, r4
 8007c52:	4798      	blx	r3
 8007c54:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007c58:	2101      	movs	r1, #1
 8007c5a:	440b      	add	r3, r1
 8007c5c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007c60:	2300      	movs	r3, #0
 8007c62:	e7e2      	b.n	8007c2a <d_print_comp_inner+0xe0e>
 8007c64:	4e31      	ldr	r6, [pc, #196]	; (8007d2c <d_print_comp_inner+0xf10>)
 8007c66:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007c6a:	f106 0a1a 	add.w	sl, r6, #26
 8007c6e:	f04f 0900 	mov.w	r9, #0
 8007c72:	e00a      	b.n	8007c8a <d_print_comp_inner+0xe6e>
 8007c74:	460b      	mov	r3, r1
 8007c76:	3101      	adds	r1, #1
 8007c78:	4556      	cmp	r6, sl
 8007c7a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007c7e:	f804 8003 	strb.w	r8, [r4, r3]
 8007c82:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007c86:	f000 82ed 	beq.w	8008264 <d_print_comp_inner+0x1448>
 8007c8a:	29ff      	cmp	r1, #255	; 0xff
 8007c8c:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007c90:	d1f0      	bne.n	8007c74 <d_print_comp_inner+0xe58>
 8007c92:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007c96:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007c9a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007c9e:	4620      	mov	r0, r4
 8007ca0:	4798      	blx	r3
 8007ca2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007ca6:	2101      	movs	r1, #1
 8007ca8:	440b      	add	r3, r1
 8007caa:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007cae:	2300      	movs	r3, #0
 8007cb0:	e7e2      	b.n	8007c78 <d_print_comp_inner+0xe5c>
 8007cb2:	f011 0704 	ands.w	r7, r1, #4
 8007cb6:	f040 8539 	bne.w	800872c <d_print_comp_inner+0x1910>
 8007cba:	686a      	ldr	r2, [r5, #4]
 8007cbc:	6853      	ldr	r3, [r2, #4]
 8007cbe:	6815      	ldr	r5, [r2, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f43f a96d 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8007cc6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007cca:	eb05 0803 	add.w	r8, r5, r3
 8007cce:	e009      	b.n	8007ce4 <d_print_comp_inner+0xec8>
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	3101      	adds	r1, #1
 8007cd4:	4545      	cmp	r5, r8
 8007cd6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007cda:	54e6      	strb	r6, [r4, r3]
 8007cdc:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8007ce0:	f43f a95e 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8007ce4:	29ff      	cmp	r1, #255	; 0xff
 8007ce6:	f815 6b01 	ldrb.w	r6, [r5], #1
 8007cea:	d1f1      	bne.n	8007cd0 <d_print_comp_inner+0xeb4>
 8007cec:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007cf0:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8007cf4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	4798      	blx	r3
 8007cfc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007d00:	2101      	movs	r1, #1
 8007d02:	440b      	add	r3, r1
 8007d04:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007d08:	2300      	movs	r3, #0
 8007d0a:	e7e3      	b.n	8007cd4 <d_print_comp_inner+0xeb8>
 8007d0c:	08012d5b 	.word	0x08012d5b
 8007d10:	08012d47 	.word	0x08012d47
 8007d14:	08012e13 	.word	0x08012e13
 8007d18:	08012dfb 	.word	0x08012dfb
 8007d1c:	08012ddf 	.word	0x08012ddf
 8007d20:	08012dc7 	.word	0x08012dc7
 8007d24:	08012db3 	.word	0x08012db3
 8007d28:	08012da3 	.word	0x08012da3
 8007d2c:	08012d87 	.word	0x08012d87
 8007d30:	6868      	ldr	r0, [r5, #4]
 8007d32:	7803      	ldrb	r3, [r0, #0]
 8007d34:	2b05      	cmp	r3, #5
 8007d36:	f000 8697 	beq.w	8008a68 <d_print_comp_inner+0x1c4c>
 8007d3a:	f04f 0800 	mov.w	r8, #0
 8007d3e:	2b23      	cmp	r3, #35	; 0x23
 8007d40:	f000 8596 	beq.w	8008870 <d_print_comp_inner+0x1a54>
 8007d44:	782a      	ldrb	r2, [r5, #0]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	f000 8592 	beq.w	8008870 <d_print_comp_inner+0x1a54>
 8007d4c:	2b24      	cmp	r3, #36	; 0x24
 8007d4e:	f001 808b 	beq.w	8008e68 <d_print_comp_inner+0x204c>
 8007d52:	f8d4 0114 	ldr.w	r0, [r4, #276]	; 0x114
 8007d56:	ab14      	add	r3, sp, #80	; 0x50
 8007d58:	f8d4 1110 	ldr.w	r1, [r4, #272]	; 0x110
 8007d5c:	f843 0d40 	str.w	r0, [r3, #-64]!
 8007d60:	2200      	movs	r2, #0
 8007d62:	9505      	str	r5, [sp, #20]
 8007d64:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8007d68:	9107      	str	r1, [sp, #28]
 8007d6a:	9206      	str	r2, [sp, #24]
 8007d6c:	686a      	ldr	r2, [r5, #4]
 8007d6e:	4639      	mov	r1, r7
 8007d70:	4620      	mov	r0, r4
 8007d72:	f001 fc6b 	bl	800964c <d_print_comp>
 8007d76:	9b06      	ldr	r3, [sp, #24]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f000 848d 	beq.w	8008698 <d_print_comp_inner+0x187c>
 8007d7e:	9b04      	ldr	r3, [sp, #16]
 8007d80:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8007d84:	f1b8 0f00 	cmp.w	r8, #0
 8007d88:	f43f a90a 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8007d8c:	f8c4 6110 	str.w	r6, [r4, #272]	; 0x110
 8007d90:	f7ff b906 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8007d94:	f8d0 0114 	ldr.w	r0, [r0, #276]	; 0x114
 8007d98:	f04f 0800 	mov.w	r8, #0
 8007d9c:	e7db      	b.n	8007d56 <d_print_comp_inner+0xf3a>
 8007d9e:	f8d0 c114 	ldr.w	ip, [r0, #276]	; 0x114
 8007da2:	f1bc 0f00 	cmp.w	ip, #0
 8007da6:	f001 831f 	beq.w	80093e8 <d_print_comp_inner+0x25cc>
 8007daa:	4662      	mov	r2, ip
 8007dac:	6891      	ldr	r1, [r2, #8]
 8007dae:	b951      	cbnz	r1, 8007dc6 <d_print_comp_inner+0xfaa>
 8007db0:	6850      	ldr	r0, [r2, #4]
 8007db2:	7800      	ldrb	r0, [r0, #0]
 8007db4:	f1a0 0e19 	sub.w	lr, r0, #25
 8007db8:	f1be 0f02 	cmp.w	lr, #2
 8007dbc:	f200 8703 	bhi.w	8008bc6 <d_print_comp_inner+0x1daa>
 8007dc0:	4283      	cmp	r3, r0
 8007dc2:	f000 8704 	beq.w	8008bce <d_print_comp_inner+0x1db2>
 8007dc6:	6812      	ldr	r2, [r2, #0]
 8007dc8:	2a00      	cmp	r2, #0
 8007dca:	d1ef      	bne.n	8007dac <d_print_comp_inner+0xf90>
 8007dcc:	4660      	mov	r0, ip
 8007dce:	4690      	mov	r8, r2
 8007dd0:	e7c1      	b.n	8007d56 <d_print_comp_inner+0xf3a>
 8007dd2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007dd6:	29ff      	cmp	r1, #255	; 0xff
 8007dd8:	f000 8769 	beq.w	8008cae <d_print_comp_inner+0x1e92>
 8007ddc:	1c4a      	adds	r2, r1, #1
 8007dde:	237e      	movs	r3, #126	; 0x7e
 8007de0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8007de4:	5463      	strb	r3, [r4, r1]
 8007de6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8007dea:	4639      	mov	r1, r7
 8007dec:	68aa      	ldr	r2, [r5, #8]
 8007dee:	4620      	mov	r0, r4
 8007df0:	f001 fc2c 	bl	800964c <d_print_comp>
 8007df4:	f7ff b8d4 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8007df8:	686a      	ldr	r2, [r5, #4]
 8007dfa:	f001 fc27 	bl	800964c <d_print_comp>
 8007dfe:	f7ff b8cf 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8007e02:	4edd      	ldr	r6, [pc, #884]	; (8008178 <d_print_comp_inner+0x135c>)
 8007e04:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007e08:	f106 0a0d 	add.w	sl, r6, #13
 8007e0c:	f04f 0900 	mov.w	r9, #0
 8007e10:	e00a      	b.n	8007e28 <d_print_comp_inner+0x100c>
 8007e12:	460b      	mov	r3, r1
 8007e14:	3101      	adds	r1, #1
 8007e16:	45b2      	cmp	sl, r6
 8007e18:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007e1c:	f804 8003 	strb.w	r8, [r4, r3]
 8007e20:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007e24:	f000 83e8 	beq.w	80085f8 <d_print_comp_inner+0x17dc>
 8007e28:	29ff      	cmp	r1, #255	; 0xff
 8007e2a:	f816 8b01 	ldrb.w	r8, [r6], #1
 8007e2e:	d1f0      	bne.n	8007e12 <d_print_comp_inner+0xff6>
 8007e30:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007e34:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007e38:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	4798      	blx	r3
 8007e40:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007e44:	2101      	movs	r1, #1
 8007e46:	440b      	add	r3, r1
 8007e48:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	e7e2      	b.n	8007e16 <d_print_comp_inner+0xffa>
 8007e50:	4eca      	ldr	r6, [pc, #808]	; (800817c <d_print_comp_inner+0x1360>)
 8007e52:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007e56:	f106 0a18 	add.w	sl, r6, #24
 8007e5a:	f04f 0900 	mov.w	r9, #0
 8007e5e:	e00a      	b.n	8007e76 <d_print_comp_inner+0x105a>
 8007e60:	460b      	mov	r3, r1
 8007e62:	3101      	adds	r1, #1
 8007e64:	45b2      	cmp	sl, r6
 8007e66:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007e6a:	f804 8003 	strb.w	r8, [r4, r3]
 8007e6e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007e72:	f000 83c8 	beq.w	8008606 <d_print_comp_inner+0x17ea>
 8007e76:	29ff      	cmp	r1, #255	; 0xff
 8007e78:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007e7c:	d1f0      	bne.n	8007e60 <d_print_comp_inner+0x1044>
 8007e7e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007e82:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007e86:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	4798      	blx	r3
 8007e8e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007e92:	2101      	movs	r1, #1
 8007e94:	440b      	add	r3, r1
 8007e96:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	e7e2      	b.n	8007e64 <d_print_comp_inner+0x1048>
 8007e9e:	4eb8      	ldr	r6, [pc, #736]	; (8008180 <d_print_comp_inner+0x1364>)
 8007ea0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007ea4:	f106 0a08 	add.w	sl, r6, #8
 8007ea8:	f04f 0900 	mov.w	r9, #0
 8007eac:	e00a      	b.n	8007ec4 <d_print_comp_inner+0x10a8>
 8007eae:	460b      	mov	r3, r1
 8007eb0:	3101      	adds	r1, #1
 8007eb2:	45b2      	cmp	sl, r6
 8007eb4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007eb8:	f804 8003 	strb.w	r8, [r4, r3]
 8007ebc:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007ec0:	f000 833e 	beq.w	8008540 <d_print_comp_inner+0x1724>
 8007ec4:	29ff      	cmp	r1, #255	; 0xff
 8007ec6:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8007eca:	d1f0      	bne.n	8007eae <d_print_comp_inner+0x1092>
 8007ecc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007ed0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007ed4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007ed8:	4620      	mov	r0, r4
 8007eda:	4798      	blx	r3
 8007edc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007ee0:	2101      	movs	r1, #1
 8007ee2:	440b      	add	r3, r1
 8007ee4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007ee8:	2300      	movs	r3, #0
 8007eea:	e7e2      	b.n	8007eb2 <d_print_comp_inner+0x1096>
 8007eec:	4ea5      	ldr	r6, [pc, #660]	; (8008184 <d_print_comp_inner+0x1368>)
 8007eee:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8007ef2:	f106 0a0b 	add.w	sl, r6, #11
 8007ef6:	f04f 0900 	mov.w	r9, #0
 8007efa:	e00a      	b.n	8007f12 <d_print_comp_inner+0x10f6>
 8007efc:	460b      	mov	r3, r1
 8007efe:	3101      	adds	r1, #1
 8007f00:	45b2      	cmp	sl, r6
 8007f02:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007f06:	f804 8003 	strb.w	r8, [r4, r3]
 8007f0a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8007f0e:	f000 819b 	beq.w	8008248 <d_print_comp_inner+0x142c>
 8007f12:	29ff      	cmp	r1, #255	; 0xff
 8007f14:	f816 8b01 	ldrb.w	r8, [r6], #1
 8007f18:	d1f0      	bne.n	8007efc <d_print_comp_inner+0x10e0>
 8007f1a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8007f1e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8007f22:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8007f26:	4620      	mov	r0, r4
 8007f28:	4798      	blx	r3
 8007f2a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8007f2e:	2101      	movs	r1, #1
 8007f30:	440b      	add	r3, r1
 8007f32:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8007f36:	2300      	movs	r3, #0
 8007f38:	e7e2      	b.n	8007f00 <d_print_comp_inner+0x10e4>
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	f8d0 9114 	ldr.w	r9, [r0, #276]	; 0x114
 8007f40:	f8d0 8140 	ldr.w	r8, [r0, #320]	; 0x140
 8007f44:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8007f48:	f8c0 5140 	str.w	r5, [r0, #320]	; 0x140
 8007f4c:	074a      	lsls	r2, r1, #29
 8007f4e:	686e      	ldr	r6, [r5, #4]
 8007f50:	d505      	bpl.n	8007f5e <d_print_comp_inner+0x1142>
 8007f52:	7833      	ldrb	r3, [r6, #0]
 8007f54:	b91b      	cbnz	r3, 8007f5e <d_print_comp_inner+0x1142>
 8007f56:	68b2      	ldr	r2, [r6, #8]
 8007f58:	2a06      	cmp	r2, #6
 8007f5a:	f001 808b 	beq.w	8009074 <d_print_comp_inner+0x2258>
 8007f5e:	4632      	mov	r2, r6
 8007f60:	4639      	mov	r1, r7
 8007f62:	4620      	mov	r0, r4
 8007f64:	f001 fb72 	bl	800964c <d_print_comp>
 8007f68:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8007f6c:	2b3c      	cmp	r3, #60	; 0x3c
 8007f6e:	f000 85e8 	beq.w	8008b42 <d_print_comp_inner+0x1d26>
 8007f72:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8007f76:	2bff      	cmp	r3, #255	; 0xff
 8007f78:	f000 879c 	beq.w	8008eb4 <d_print_comp_inner+0x2098>
 8007f7c:	1c59      	adds	r1, r3, #1
 8007f7e:	223c      	movs	r2, #60	; 0x3c
 8007f80:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007f84:	54e2      	strb	r2, [r4, r3]
 8007f86:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8007f8a:	4639      	mov	r1, r7
 8007f8c:	68aa      	ldr	r2, [r5, #8]
 8007f8e:	4620      	mov	r0, r4
 8007f90:	f001 fb5c 	bl	800964c <d_print_comp>
 8007f94:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8007f98:	2b3e      	cmp	r3, #62	; 0x3e
 8007f9a:	f000 85c4 	beq.w	8008b26 <d_print_comp_inner+0x1d0a>
 8007f9e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8007fa2:	2bff      	cmp	r3, #255	; 0xff
 8007fa4:	f000 8773 	beq.w	8008e8e <d_print_comp_inner+0x2072>
 8007fa8:	1c59      	adds	r1, r3, #1
 8007faa:	223e      	movs	r2, #62	; 0x3e
 8007fac:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8007fb0:	54e2      	strb	r2, [r4, r3]
 8007fb2:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8007fb6:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8007fba:	f8c4 8140 	str.w	r8, [r4, #320]	; 0x140
 8007fbe:	f7fe bfef 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 8007fc8:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8007fcc:	686e      	ldr	r6, [r5, #4]
 8007fce:	9200      	str	r2, [sp, #0]
 8007fd0:	2e00      	cmp	r6, #0
 8007fd2:	f000 8134 	beq.w	800823e <d_print_comp_inner+0x1422>
 8007fd6:	f10d 0910 	add.w	r9, sp, #16
 8007fda:	469e      	mov	lr, r3
 8007fdc:	4618      	mov	r0, r3
 8007fde:	464a      	mov	r2, r9
 8007fe0:	f8d4 c110 	ldr.w	ip, [r4, #272]	; 0x110
 8007fe4:	7831      	ldrb	r1, [r6, #0]
 8007fe6:	f10e 0801 	add.w	r8, lr, #1
 8007fea:	f1a1 0a1c 	sub.w	sl, r1, #28
 8007fee:	f1ba 0f04 	cmp.w	sl, #4
 8007ff2:	6013      	str	r3, [r2, #0]
 8007ff4:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8007ff8:	6056      	str	r6, [r2, #4]
 8007ffa:	6090      	str	r0, [r2, #8]
 8007ffc:	f8c2 c00c 	str.w	ip, [r2, #12]
 8008000:	4613      	mov	r3, r2
 8008002:	f102 0210 	add.w	r2, r2, #16
 8008006:	f240 8113 	bls.w	8008230 <d_print_comp_inner+0x1414>
 800800a:	2904      	cmp	r1, #4
 800800c:	f001 8193 	beq.w	8009336 <d_print_comp_inner+0x251a>
 8008010:	2902      	cmp	r1, #2
 8008012:	d137      	bne.n	8008084 <d_print_comp_inner+0x1268>
 8008014:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8008018:	f89b 3000 	ldrb.w	r3, [fp]
 800801c:	2b45      	cmp	r3, #69	; 0x45
 800801e:	bf08      	it	eq
 8008020:	f8db b004 	ldreq.w	fp, [fp, #4]
 8008024:	f89b 3000 	ldrb.w	r3, [fp]
 8008028:	3b1c      	subs	r3, #28
 800802a:	2b04      	cmp	r3, #4
 800802c:	d82a      	bhi.n	8008084 <d_print_comp_inner+0x1268>
 800802e:	f1b8 0f04 	cmp.w	r8, #4
 8008032:	f000 8104 	beq.w	800823e <d_print_comp_inner+0x1422>
 8008036:	462b      	mov	r3, r5
 8008038:	eb09 1e0e 	add.w	lr, r9, lr, lsl #4
 800803c:	46b2      	mov	sl, r6
 800803e:	465d      	mov	r5, fp
 8008040:	4666      	mov	r6, ip
 8008042:	469b      	mov	fp, r3
 8008044:	46a4      	mov	ip, r4
 8008046:	4674      	mov	r4, lr
 8008048:	e003      	b.n	8008052 <d_print_comp_inner+0x1236>
 800804a:	f1b8 0f04 	cmp.w	r8, #4
 800804e:	f001 81b7 	beq.w	80093c0 <d_print_comp_inner+0x25a4>
 8008052:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008056:	f104 0e10 	add.w	lr, r4, #16
 800805a:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800805e:	4623      	mov	r3, r4
 8008060:	2200      	movs	r2, #0
 8008062:	611c      	str	r4, [r3, #16]
 8008064:	605d      	str	r5, [r3, #4]
 8008066:	609a      	str	r2, [r3, #8]
 8008068:	60de      	str	r6, [r3, #12]
 800806a:	f8cc e114 	str.w	lr, [ip, #276]	; 0x114
 800806e:	686d      	ldr	r5, [r5, #4]
 8008070:	4674      	mov	r4, lr
 8008072:	782b      	ldrb	r3, [r5, #0]
 8008074:	f108 0801 	add.w	r8, r8, #1
 8008078:	3b1c      	subs	r3, #28
 800807a:	2b04      	cmp	r3, #4
 800807c:	d9e5      	bls.n	800804a <d_print_comp_inner+0x122e>
 800807e:	4656      	mov	r6, sl
 8008080:	4664      	mov	r4, ip
 8008082:	465d      	mov	r5, fp
 8008084:	68aa      	ldr	r2, [r5, #8]
 8008086:	4639      	mov	r1, r7
 8008088:	4620      	mov	r0, r4
 800808a:	f001 fadf 	bl	800964c <d_print_comp>
 800808e:	7833      	ldrb	r3, [r6, #0]
 8008090:	2b04      	cmp	r3, #4
 8008092:	f001 8190 	beq.w	80093b6 <d_print_comp_inner+0x259a>
 8008096:	eb09 1908 	add.w	r9, r9, r8, lsl #4
 800809a:	4645      	mov	r5, r8
 800809c:	46b8      	mov	r8, r7
 800809e:	2620      	movs	r6, #32
 80080a0:	f859 7c08 	ldr.w	r7, [r9, #-8]
 80080a4:	3d01      	subs	r5, #1
 80080a6:	b987      	cbnz	r7, 80080ca <d_print_comp_inner+0x12ae>
 80080a8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80080ac:	29ff      	cmp	r1, #255	; 0xff
 80080ae:	f001 8172 	beq.w	8009396 <d_print_comp_inner+0x257a>
 80080b2:	1c4b      	adds	r3, r1, #1
 80080b4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80080b8:	f859 2c0c 	ldr.w	r2, [r9, #-12]
 80080bc:	5466      	strb	r6, [r4, r1]
 80080be:	4620      	mov	r0, r4
 80080c0:	4641      	mov	r1, r8
 80080c2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80080c6:	f001 fad1 	bl	800966c <d_print_mod>
 80080ca:	f1a9 0910 	sub.w	r9, r9, #16
 80080ce:	2d00      	cmp	r5, #0
 80080d0:	d1e6      	bne.n	80080a0 <d_print_comp_inner+0x1284>
 80080d2:	9b00      	ldr	r3, [sp, #0]
 80080d4:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80080d8:	f7fe bf62 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80080dc:	686a      	ldr	r2, [r5, #4]
 80080de:	f001 fab5 	bl	800964c <d_print_comp>
 80080e2:	f017 0904 	ands.w	r9, r7, #4
 80080e6:	f000 8475 	beq.w	80089d4 <d_print_comp_inner+0x1bb8>
 80080ea:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80080ee:	29ff      	cmp	r1, #255	; 0xff
 80080f0:	f000 87d3 	beq.w	800909a <d_print_comp_inner+0x227e>
 80080f4:	1c4a      	adds	r2, r1, #1
 80080f6:	232e      	movs	r3, #46	; 0x2e
 80080f8:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80080fc:	5463      	strb	r3, [r4, r1]
 80080fe:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008102:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8008106:	f898 3000 	ldrb.w	r3, [r8]
 800810a:	2b45      	cmp	r3, #69	; 0x45
 800810c:	f000 862c 	beq.w	8008d68 <d_print_comp_inner+0x1f4c>
 8008110:	4642      	mov	r2, r8
 8008112:	4639      	mov	r1, r7
 8008114:	4620      	mov	r0, r4
 8008116:	f001 fa99 	bl	800964c <d_print_comp>
 800811a:	f7fe bf41 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800811e:	f011 0704 	ands.w	r7, r1, #4
 8008122:	f040 832d 	bne.w	8008780 <d_print_comp_inner+0x1964>
 8008126:	68ab      	ldr	r3, [r5, #8]
 8008128:	686d      	ldr	r5, [r5, #4]
 800812a:	2b00      	cmp	r3, #0
 800812c:	f43e af38 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8008130:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8008134:	eb05 0803 	add.w	r8, r5, r3
 8008138:	e009      	b.n	800814e <d_print_comp_inner+0x1332>
 800813a:	460b      	mov	r3, r1
 800813c:	3101      	adds	r1, #1
 800813e:	45a8      	cmp	r8, r5
 8008140:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008144:	54e6      	strb	r6, [r4, r3]
 8008146:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800814a:	f43e af29 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 800814e:	29ff      	cmp	r1, #255	; 0xff
 8008150:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008154:	d1f1      	bne.n	800813a <d_print_comp_inner+0x131e>
 8008156:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800815a:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800815e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008162:	4620      	mov	r0, r4
 8008164:	4798      	blx	r3
 8008166:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800816a:	2101      	movs	r1, #1
 800816c:	440b      	add	r3, r1
 800816e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008172:	2300      	movs	r3, #0
 8008174:	e7e3      	b.n	800813e <d_print_comp_inner+0x1322>
 8008176:	bf00      	nop
 8008178:	08012d38 	.word	0x08012d38
 800817c:	08012d13 	.word	0x08012d13
 8008180:	08012d07 	.word	0x08012d07
 8008184:	08012cfc 	.word	0x08012cfc
 8008188:	f8d5 9004 	ldr.w	r9, [r5, #4]
 800818c:	f1b9 0f00 	cmp.w	r9, #0
 8008190:	f000 8373 	beq.w	800887a <d_print_comp_inner+0x1a5e>
 8008194:	4dda      	ldr	r5, [pc, #872]	; (8008500 <d_print_comp_inner+0x16e4>)
 8008196:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800819a:	1daf      	adds	r7, r5, #6
 800819c:	f04f 0800 	mov.w	r8, #0
 80081a0:	e009      	b.n	80081b6 <d_print_comp_inner+0x139a>
 80081a2:	460b      	mov	r3, r1
 80081a4:	3101      	adds	r1, #1
 80081a6:	42bd      	cmp	r5, r7
 80081a8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80081ac:	54e6      	strb	r6, [r4, r3]
 80081ae:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80081b2:	f000 8280 	beq.w	80086b6 <d_print_comp_inner+0x189a>
 80081b6:	29ff      	cmp	r1, #255	; 0xff
 80081b8:	f815 6b01 	ldrb.w	r6, [r5], #1
 80081bc:	d1f1      	bne.n	80081a2 <d_print_comp_inner+0x1386>
 80081be:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80081c2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80081c6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80081ca:	4620      	mov	r0, r4
 80081cc:	4798      	blx	r3
 80081ce:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80081d2:	2101      	movs	r1, #1
 80081d4:	440b      	add	r3, r1
 80081d6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80081da:	2300      	movs	r3, #0
 80081dc:	e7e3      	b.n	80081a6 <d_print_comp_inner+0x138a>
 80081de:	1d29      	adds	r1, r5, #4
 80081e0:	f7fe fd76 	bl	8006cd0 <d_lookup_template_argument.isra.6>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	f43e aee3 	beq.w	8006fb0 <d_print_comp_inner+0x194>
 80081ea:	7803      	ldrb	r3, [r0, #0]
 80081ec:	2b2f      	cmp	r3, #47	; 0x2f
 80081ee:	f000 84fa 	beq.w	8008be6 <d_print_comp_inner+0x1dca>
 80081f2:	f8d4 5110 	ldr.w	r5, [r4, #272]	; 0x110
 80081f6:	4602      	mov	r2, r0
 80081f8:	682b      	ldr	r3, [r5, #0]
 80081fa:	4639      	mov	r1, r7
 80081fc:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8008200:	4620      	mov	r0, r4
 8008202:	f001 fa23 	bl	800964c <d_print_comp>
 8008206:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
 800820a:	f7fe bec9 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800820e:	68aa      	ldr	r2, [r5, #8]
 8008210:	f001 fa1c 	bl	800964c <d_print_comp>
 8008214:	f7fe bec4 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008218:	2301      	movs	r3, #1
 800821a:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800821e:	f7fe bebf 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008222:	f10b 0b01 	add.w	fp, fp, #1
 8008226:	45cb      	cmp	fp, r9
 8008228:	f47e af39 	bne.w	800709e <d_print_comp_inner+0x282>
 800822c:	f7fe beb8 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008230:	6876      	ldr	r6, [r6, #4]
 8008232:	b126      	cbz	r6, 800823e <d_print_comp_inner+0x1422>
 8008234:	f1b8 0f04 	cmp.w	r8, #4
 8008238:	46c6      	mov	lr, r8
 800823a:	f47f aed3 	bne.w	8007fe4 <d_print_comp_inner+0x11c8>
 800823e:	2301      	movs	r3, #1
 8008240:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8008244:	f7fe beac 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008248:	686a      	ldr	r2, [r5, #4]
 800824a:	4639      	mov	r1, r7
 800824c:	4620      	mov	r0, r4
 800824e:	f001 f9fd 	bl	800964c <d_print_comp>
 8008252:	f7fe bea5 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008256:	686a      	ldr	r2, [r5, #4]
 8008258:	4639      	mov	r1, r7
 800825a:	4620      	mov	r0, r4
 800825c:	f001 f9f6 	bl	800964c <d_print_comp>
 8008260:	f7fe be9e 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008264:	686a      	ldr	r2, [r5, #4]
 8008266:	4639      	mov	r1, r7
 8008268:	4620      	mov	r0, r4
 800826a:	f001 f9ef 	bl	800964c <d_print_comp>
 800826e:	f7fe be97 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008272:	686a      	ldr	r2, [r5, #4]
 8008274:	4639      	mov	r1, r7
 8008276:	4620      	mov	r0, r4
 8008278:	f001 f9e8 	bl	800964c <d_print_comp>
 800827c:	f7fe be90 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008280:	686a      	ldr	r2, [r5, #4]
 8008282:	4639      	mov	r1, r7
 8008284:	4620      	mov	r0, r4
 8008286:	f001 f9e1 	bl	800964c <d_print_comp>
 800828a:	f7fe be89 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800828e:	686a      	ldr	r2, [r5, #4]
 8008290:	4639      	mov	r1, r7
 8008292:	4620      	mov	r0, r4
 8008294:	f001 f9da 	bl	800964c <d_print_comp>
 8008298:	f7fe be82 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800829c:	4639      	mov	r1, r7
 800829e:	686a      	ldr	r2, [r5, #4]
 80082a0:	4620      	mov	r0, r4
 80082a2:	f001 f9d3 	bl	800964c <d_print_comp>
 80082a6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80082aa:	29ff      	cmp	r1, #255	; 0xff
 80082ac:	f000 84cf 	beq.w	8008c4e <d_print_comp_inner+0x1e32>
 80082b0:	1c4a      	adds	r2, r1, #1
 80082b2:	2329      	movs	r3, #41	; 0x29
 80082b4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80082b8:	5463      	strb	r3, [r4, r1]
 80082ba:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80082be:	f7fe be6f 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80082c2:	686a      	ldr	r2, [r5, #4]
 80082c4:	4639      	mov	r1, r7
 80082c6:	4620      	mov	r0, r4
 80082c8:	f001 f9c0 	bl	800964c <d_print_comp>
 80082cc:	f7fe be68 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80082d0:	686a      	ldr	r2, [r5, #4]
 80082d2:	a804      	add	r0, sp, #16
 80082d4:	3201      	adds	r2, #1
 80082d6:	498b      	ldr	r1, [pc, #556]	; (8008504 <d_print_comp_inner+0x16e8>)
 80082d8:	f008 fc58 	bl	8010b8c <siprintf>
 80082dc:	a804      	add	r0, sp, #16
 80082de:	f006 fb2d 	bl	800e93c <strlen>
 80082e2:	b318      	cbz	r0, 800832c <d_print_comp_inner+0x1510>
 80082e4:	ad04      	add	r5, sp, #16
 80082e6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80082ea:	182f      	adds	r7, r5, r0
 80082ec:	f04f 0800 	mov.w	r8, #0
 80082f0:	e008      	b.n	8008304 <d_print_comp_inner+0x14e8>
 80082f2:	460b      	mov	r3, r1
 80082f4:	3101      	adds	r1, #1
 80082f6:	42af      	cmp	r7, r5
 80082f8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80082fc:	54e6      	strb	r6, [r4, r3]
 80082fe:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008302:	d015      	beq.n	8008330 <d_print_comp_inner+0x1514>
 8008304:	29ff      	cmp	r1, #255	; 0xff
 8008306:	f815 6b01 	ldrb.w	r6, [r5], #1
 800830a:	d1f2      	bne.n	80082f2 <d_print_comp_inner+0x14d6>
 800830c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008310:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008314:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008318:	4620      	mov	r0, r4
 800831a:	4798      	blx	r3
 800831c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008320:	2101      	movs	r1, #1
 8008322:	440b      	add	r3, r1
 8008324:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008328:	2300      	movs	r3, #0
 800832a:	e7e4      	b.n	80082f6 <d_print_comp_inner+0x14da>
 800832c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008330:	29ff      	cmp	r1, #255	; 0xff
 8008332:	f000 84cd 	beq.w	8008cd0 <d_print_comp_inner+0x1eb4>
 8008336:	1c4a      	adds	r2, r1, #1
 8008338:	237d      	movs	r3, #125	; 0x7d
 800833a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800833e:	5463      	strb	r3, [r4, r1]
 8008340:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008344:	f7fe be2c 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008348:	4e6f      	ldr	r6, [pc, #444]	; (8008508 <d_print_comp_inner+0x16ec>)
 800834a:	4639      	mov	r1, r7
 800834c:	686a      	ldr	r2, [r5, #4]
 800834e:	4620      	mov	r0, r4
 8008350:	f001 f97c 	bl	800964c <d_print_comp>
 8008354:	f106 0902 	add.w	r9, r6, #2
 8008358:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800835c:	f04f 0800 	mov.w	r8, #0
 8008360:	e008      	b.n	8008374 <d_print_comp_inner+0x1558>
 8008362:	460b      	mov	r3, r1
 8008364:	3101      	adds	r1, #1
 8008366:	45b1      	cmp	r9, r6
 8008368:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800836c:	54e7      	strb	r7, [r4, r3]
 800836e:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8008372:	d068      	beq.n	8008446 <d_print_comp_inner+0x162a>
 8008374:	29ff      	cmp	r1, #255	; 0xff
 8008376:	f816 7b01 	ldrb.w	r7, [r6], #1
 800837a:	d1f2      	bne.n	8008362 <d_print_comp_inner+0x1546>
 800837c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008380:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008384:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008388:	4620      	mov	r0, r4
 800838a:	4798      	blx	r3
 800838c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008390:	2101      	movs	r1, #1
 8008392:	440b      	add	r3, r1
 8008394:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008398:	2300      	movs	r3, #0
 800839a:	e7e4      	b.n	8008366 <d_print_comp_inner+0x154a>
 800839c:	686a      	ldr	r2, [r5, #4]
 800839e:	4639      	mov	r1, r7
 80083a0:	4620      	mov	r0, r4
 80083a2:	f001 f953 	bl	800964c <d_print_comp>
 80083a6:	f7fe bdfb 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80083aa:	f8da 5004 	ldr.w	r5, [sl, #4]
 80083ae:	782b      	ldrb	r3, [r5, #0]
 80083b0:	3b61      	subs	r3, #97	; 0x61
 80083b2:	2b19      	cmp	r3, #25
 80083b4:	d80b      	bhi.n	80083ce <d_print_comp_inner+0x15b2>
 80083b6:	29ff      	cmp	r1, #255	; 0xff
 80083b8:	f000 8726 	beq.w	8009208 <d_print_comp_inner+0x23ec>
 80083bc:	2320      	movs	r3, #32
 80083be:	1c4a      	adds	r2, r1, #1
 80083c0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80083c4:	5463      	strb	r3, [r4, r1]
 80083c6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80083ca:	f8da 5004 	ldr.w	r5, [sl, #4]
 80083ce:	19eb      	adds	r3, r5, r7
 80083d0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80083d4:	2b20      	cmp	r3, #32
 80083d6:	bf08      	it	eq
 80083d8:	f107 37ff 	addeq.w	r7, r7, #4294967295	; 0xffffffff
 80083dc:	2f00      	cmp	r7, #0
 80083de:	f43e addf 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 80083e2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80083e6:	442f      	add	r7, r5
 80083e8:	f04f 0800 	mov.w	r8, #0
 80083ec:	e009      	b.n	8008402 <d_print_comp_inner+0x15e6>
 80083ee:	460b      	mov	r3, r1
 80083f0:	3101      	adds	r1, #1
 80083f2:	42af      	cmp	r7, r5
 80083f4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80083f8:	54e6      	strb	r6, [r4, r3]
 80083fa:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80083fe:	f43e adcf 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8008402:	29ff      	cmp	r1, #255	; 0xff
 8008404:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008408:	d1f1      	bne.n	80083ee <d_print_comp_inner+0x15d2>
 800840a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800840e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008412:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008416:	4620      	mov	r0, r4
 8008418:	4798      	blx	r3
 800841a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800841e:	2101      	movs	r1, #1
 8008420:	440b      	add	r3, r1
 8008422:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008426:	2300      	movs	r3, #0
 8008428:	e7e3      	b.n	80083f2 <d_print_comp_inner+0x15d6>
 800842a:	686a      	ldr	r2, [r5, #4]
 800842c:	4639      	mov	r1, r7
 800842e:	4620      	mov	r0, r4
 8008430:	f001 f90c 	bl	800964c <d_print_comp>
 8008434:	f7fe bdb4 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008438:	686a      	ldr	r2, [r5, #4]
 800843a:	4639      	mov	r1, r7
 800843c:	4620      	mov	r0, r4
 800843e:	f001 f905 	bl	800964c <d_print_comp>
 8008442:	f7fe bdad 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008446:	68aa      	ldr	r2, [r5, #8]
 8008448:	a804      	add	r0, sp, #16
 800844a:	3201      	adds	r2, #1
 800844c:	492d      	ldr	r1, [pc, #180]	; (8008504 <d_print_comp_inner+0x16e8>)
 800844e:	f008 fb9d 	bl	8010b8c <siprintf>
 8008452:	a804      	add	r0, sp, #16
 8008454:	f006 fa72 	bl	800e93c <strlen>
 8008458:	b318      	cbz	r0, 80084a2 <d_print_comp_inner+0x1686>
 800845a:	ad04      	add	r5, sp, #16
 800845c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008460:	182f      	adds	r7, r5, r0
 8008462:	f04f 0800 	mov.w	r8, #0
 8008466:	e008      	b.n	800847a <d_print_comp_inner+0x165e>
 8008468:	460b      	mov	r3, r1
 800846a:	3101      	adds	r1, #1
 800846c:	42af      	cmp	r7, r5
 800846e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008472:	54e6      	strb	r6, [r4, r3]
 8008474:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008478:	d015      	beq.n	80084a6 <d_print_comp_inner+0x168a>
 800847a:	29ff      	cmp	r1, #255	; 0xff
 800847c:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008480:	d1f2      	bne.n	8008468 <d_print_comp_inner+0x164c>
 8008482:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008486:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800848a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800848e:	4620      	mov	r0, r4
 8008490:	4798      	blx	r3
 8008492:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008496:	2101      	movs	r1, #1
 8008498:	440b      	add	r3, r1
 800849a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800849e:	2300      	movs	r3, #0
 80084a0:	e7e4      	b.n	800846c <d_print_comp_inner+0x1650>
 80084a2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80084a6:	29ff      	cmp	r1, #255	; 0xff
 80084a8:	f000 8447 	beq.w	8008d3a <d_print_comp_inner+0x1f1e>
 80084ac:	1c4a      	adds	r2, r1, #1
 80084ae:	237d      	movs	r3, #125	; 0x7d
 80084b0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80084b4:	5463      	strb	r3, [r4, r1]
 80084b6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80084ba:	f7fe bd71 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80084be:	1d2a      	adds	r2, r5, #4
 80084c0:	4639      	mov	r1, r7
 80084c2:	4620      	mov	r0, r4
 80084c4:	f001 fe62 	bl	800a18c <d_print_cast.isra.12>
 80084c8:	f7fe bd6a 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80084cc:	4639      	mov	r1, r7
 80084ce:	68aa      	ldr	r2, [r5, #8]
 80084d0:	4620      	mov	r0, r4
 80084d2:	f001 f8bb 	bl	800964c <d_print_comp>
 80084d6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80084da:	29ff      	cmp	r1, #255	; 0xff
 80084dc:	f000 841b 	beq.w	8008d16 <d_print_comp_inner+0x1efa>
 80084e0:	1c4a      	adds	r2, r1, #1
 80084e2:	235d      	movs	r3, #93	; 0x5d
 80084e4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80084e8:	5463      	strb	r3, [r4, r1]
 80084ea:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80084ee:	f7fe bd57 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80084f2:	686a      	ldr	r2, [r5, #4]
 80084f4:	4639      	mov	r1, r7
 80084f6:	4620      	mov	r0, r4
 80084f8:	f001 f8a8 	bl	800964c <d_print_comp>
 80084fc:	f7fe bd50 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008500:	08012ee0 	.word	0x08012ee0
 8008504:	08012ce8 	.word	0x08012ce8
 8008508:	08012f34 	.word	0x08012f34
 800850c:	68aa      	ldr	r2, [r5, #8]
 800850e:	4639      	mov	r1, r7
 8008510:	4620      	mov	r0, r4
 8008512:	f001 f89b 	bl	800964c <d_print_comp>
 8008516:	f7fe bd43 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800851a:	4639      	mov	r1, r7
 800851c:	68aa      	ldr	r2, [r5, #8]
 800851e:	4620      	mov	r0, r4
 8008520:	f001 f894 	bl	800964c <d_print_comp>
 8008524:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008528:	29ff      	cmp	r1, #255	; 0xff
 800852a:	f000 83e3 	beq.w	8008cf4 <d_print_comp_inner+0x1ed8>
 800852e:	1c4a      	adds	r2, r1, #1
 8008530:	235d      	movs	r3, #93	; 0x5d
 8008532:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008536:	5463      	strb	r3, [r4, r1]
 8008538:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800853c:	f7fe bd30 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008540:	686a      	ldr	r2, [r5, #4]
 8008542:	4639      	mov	r1, r7
 8008544:	4620      	mov	r0, r4
 8008546:	f001 f881 	bl	800964c <d_print_comp>
 800854a:	f7fe bd29 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800854e:	686a      	ldr	r2, [r5, #4]
 8008550:	4639      	mov	r1, r7
 8008552:	4620      	mov	r0, r4
 8008554:	f001 f87a 	bl	800964c <d_print_comp>
 8008558:	f7fe bd22 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800855c:	686a      	ldr	r2, [r5, #4]
 800855e:	4639      	mov	r1, r7
 8008560:	4620      	mov	r0, r4
 8008562:	f001 f873 	bl	800964c <d_print_comp>
 8008566:	f7fe bd1b 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800856a:	4ed5      	ldr	r6, [pc, #852]	; (80088c0 <d_print_comp_inner+0x1aa4>)
 800856c:	4639      	mov	r1, r7
 800856e:	68aa      	ldr	r2, [r5, #8]
 8008570:	4620      	mov	r0, r4
 8008572:	f001 f86b 	bl	800964c <d_print_comp>
 8008576:	f106 0a05 	add.w	sl, r6, #5
 800857a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800857e:	f04f 0900 	mov.w	r9, #0
 8008582:	e009      	b.n	8008598 <d_print_comp_inner+0x177c>
 8008584:	460b      	mov	r3, r1
 8008586:	3101      	adds	r1, #1
 8008588:	45b2      	cmp	sl, r6
 800858a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800858e:	f804 8003 	strb.w	r8, [r4, r3]
 8008592:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8008596:	d028      	beq.n	80085ea <d_print_comp_inner+0x17ce>
 8008598:	29ff      	cmp	r1, #255	; 0xff
 800859a:	f816 8b01 	ldrb.w	r8, [r6], #1
 800859e:	d1f1      	bne.n	8008584 <d_print_comp_inner+0x1768>
 80085a0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80085a4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80085a8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80085ac:	4620      	mov	r0, r4
 80085ae:	4798      	blx	r3
 80085b0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80085b4:	2101      	movs	r1, #1
 80085b6:	440b      	add	r3, r1
 80085b8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80085bc:	2300      	movs	r3, #0
 80085be:	e7e3      	b.n	8008588 <d_print_comp_inner+0x176c>
 80085c0:	686a      	ldr	r2, [r5, #4]
 80085c2:	4639      	mov	r1, r7
 80085c4:	4620      	mov	r0, r4
 80085c6:	f001 f841 	bl	800964c <d_print_comp>
 80085ca:	f7fe bce9 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80085ce:	686a      	ldr	r2, [r5, #4]
 80085d0:	4639      	mov	r1, r7
 80085d2:	4620      	mov	r0, r4
 80085d4:	f001 f83a 	bl	800964c <d_print_comp>
 80085d8:	f7fe bce2 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80085dc:	686a      	ldr	r2, [r5, #4]
 80085de:	4639      	mov	r1, r7
 80085e0:	4620      	mov	r0, r4
 80085e2:	f001 f833 	bl	800964c <d_print_comp>
 80085e6:	f7fe bcdb 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80085ea:	686a      	ldr	r2, [r5, #4]
 80085ec:	4639      	mov	r1, r7
 80085ee:	4620      	mov	r0, r4
 80085f0:	f001 f82c 	bl	800964c <d_print_comp>
 80085f4:	f7fe bcd4 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80085f8:	686a      	ldr	r2, [r5, #4]
 80085fa:	4639      	mov	r1, r7
 80085fc:	4620      	mov	r0, r4
 80085fe:	f001 f825 	bl	800964c <d_print_comp>
 8008602:	f7fe bccd 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008606:	4eaf      	ldr	r6, [pc, #700]	; (80088c4 <d_print_comp_inner+0x1aa8>)
 8008608:	4639      	mov	r1, r7
 800860a:	686a      	ldr	r2, [r5, #4]
 800860c:	4620      	mov	r0, r4
 800860e:	f001 f81d 	bl	800964c <d_print_comp>
 8008612:	f106 0a04 	add.w	sl, r6, #4
 8008616:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800861a:	f04f 0900 	mov.w	r9, #0
 800861e:	e009      	b.n	8008634 <d_print_comp_inner+0x1818>
 8008620:	460b      	mov	r3, r1
 8008622:	3101      	adds	r1, #1
 8008624:	4556      	cmp	r6, sl
 8008626:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800862a:	f804 8003 	strb.w	r8, [r4, r3]
 800862e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8008632:	d013      	beq.n	800865c <d_print_comp_inner+0x1840>
 8008634:	29ff      	cmp	r1, #255	; 0xff
 8008636:	f816 8b01 	ldrb.w	r8, [r6], #1
 800863a:	d1f1      	bne.n	8008620 <d_print_comp_inner+0x1804>
 800863c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008640:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8008644:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008648:	4620      	mov	r0, r4
 800864a:	4798      	blx	r3
 800864c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008650:	2101      	movs	r1, #1
 8008652:	440b      	add	r3, r1
 8008654:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008658:	2300      	movs	r3, #0
 800865a:	e7e3      	b.n	8008624 <d_print_comp_inner+0x1808>
 800865c:	68aa      	ldr	r2, [r5, #8]
 800865e:	4639      	mov	r1, r7
 8008660:	4620      	mov	r0, r4
 8008662:	f000 fff3 	bl	800964c <d_print_comp>
 8008666:	f7fe bc9b 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800866a:	68aa      	ldr	r2, [r5, #8]
 800866c:	460e      	mov	r6, r1
 800866e:	4620      	mov	r0, r4
 8008670:	4639      	mov	r1, r7
 8008672:	f8d4 5120 	ldr.w	r5, [r4, #288]	; 0x120
 8008676:	f000 ffe9 	bl	800964c <d_print_comp>
 800867a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800867e:	429d      	cmp	r5, r3
 8008680:	f47e ac8e 	bne.w	8006fa0 <d_print_comp_inner+0x184>
 8008684:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8008688:	42b3      	cmp	r3, r6
 800868a:	f47e ac89 	bne.w	8006fa0 <d_print_comp_inner+0x184>
 800868e:	3e02      	subs	r6, #2
 8008690:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8008694:	f7fe bc84 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008698:	462a      	mov	r2, r5
 800869a:	4639      	mov	r1, r7
 800869c:	4620      	mov	r0, r4
 800869e:	f000 ffe5 	bl	800966c <d_print_mod>
 80086a2:	f7ff bb6c 	b.w	8007d7e <d_print_comp_inner+0xf62>
 80086a6:	686b      	ldr	r3, [r5, #4]
 80086a8:	9300      	str	r3, [sp, #0]
 80086aa:	f1b9 0f00 	cmp.w	r9, #0
 80086ae:	f47e acf0 	bne.w	8007092 <d_print_comp_inner+0x276>
 80086b2:	f7fe bc75 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80086b6:	464a      	mov	r2, r9
 80086b8:	a804      	add	r0, sp, #16
 80086ba:	4983      	ldr	r1, [pc, #524]	; (80088c8 <d_print_comp_inner+0x1aac>)
 80086bc:	f008 fa66 	bl	8010b8c <siprintf>
 80086c0:	a804      	add	r0, sp, #16
 80086c2:	f006 f93b 	bl	800e93c <strlen>
 80086c6:	b318      	cbz	r0, 8008710 <d_print_comp_inner+0x18f4>
 80086c8:	ad04      	add	r5, sp, #16
 80086ca:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80086ce:	182f      	adds	r7, r5, r0
 80086d0:	f04f 0800 	mov.w	r8, #0
 80086d4:	e008      	b.n	80086e8 <d_print_comp_inner+0x18cc>
 80086d6:	460b      	mov	r3, r1
 80086d8:	3101      	adds	r1, #1
 80086da:	42bd      	cmp	r5, r7
 80086dc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80086e0:	54e6      	strb	r6, [r4, r3]
 80086e2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80086e6:	d015      	beq.n	8008714 <d_print_comp_inner+0x18f8>
 80086e8:	29ff      	cmp	r1, #255	; 0xff
 80086ea:	f815 6b01 	ldrb.w	r6, [r5], #1
 80086ee:	d1f2      	bne.n	80086d6 <d_print_comp_inner+0x18ba>
 80086f0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80086f4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80086f8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80086fc:	4620      	mov	r0, r4
 80086fe:	4798      	blx	r3
 8008700:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008704:	2101      	movs	r1, #1
 8008706:	440b      	add	r3, r1
 8008708:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800870c:	2300      	movs	r3, #0
 800870e:	e7e4      	b.n	80086da <d_print_comp_inner+0x18be>
 8008710:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008714:	29ff      	cmp	r1, #255	; 0xff
 8008716:	f000 841d 	beq.w	8008f54 <d_print_comp_inner+0x2138>
 800871a:	1c4a      	adds	r2, r1, #1
 800871c:	237d      	movs	r3, #125	; 0x7d
 800871e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008722:	5463      	strb	r3, [r4, r1]
 8008724:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008728:	f7fe bc3a 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800872c:	686b      	ldr	r3, [r5, #4]
 800872e:	68df      	ldr	r7, [r3, #12]
 8008730:	689d      	ldr	r5, [r3, #8]
 8008732:	2f00      	cmp	r7, #0
 8008734:	f43e ac34 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8008738:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800873c:	442f      	add	r7, r5
 800873e:	f04f 0800 	mov.w	r8, #0
 8008742:	e009      	b.n	8008758 <d_print_comp_inner+0x193c>
 8008744:	460b      	mov	r3, r1
 8008746:	3101      	adds	r1, #1
 8008748:	42af      	cmp	r7, r5
 800874a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800874e:	54e6      	strb	r6, [r4, r3]
 8008750:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008754:	f43e ac24 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8008758:	29ff      	cmp	r1, #255	; 0xff
 800875a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800875e:	d1f1      	bne.n	8008744 <d_print_comp_inner+0x1928>
 8008760:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008764:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008768:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800876c:	4620      	mov	r0, r4
 800876e:	4798      	blx	r3
 8008770:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008774:	2101      	movs	r1, #1
 8008776:	440b      	add	r3, r1
 8008778:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800877c:	2300      	movs	r3, #0
 800877e:	e7e3      	b.n	8008748 <d_print_comp_inner+0x192c>
 8008780:	686e      	ldr	r6, [r5, #4]
 8008782:	68af      	ldr	r7, [r5, #8]
 8008784:	4437      	add	r7, r6
 8008786:	42be      	cmp	r6, r7
 8008788:	f4be ac0a 	bcs.w	8006fa0 <d_print_comp_inner+0x184>
 800878c:	f04f 0800 	mov.w	r8, #0
 8008790:	e00d      	b.n	80087ae <d_print_comp_inner+0x1992>
 8008792:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008796:	29ff      	cmp	r1, #255	; 0xff
 8008798:	d038      	beq.n	800880c <d_print_comp_inner+0x19f0>
 800879a:	1c4b      	adds	r3, r1, #1
 800879c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80087a0:	5465      	strb	r5, [r4, r1]
 80087a2:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80087a6:	3601      	adds	r6, #1
 80087a8:	42b7      	cmp	r7, r6
 80087aa:	f67e abf9 	bls.w	8006fa0 <d_print_comp_inner+0x184>
 80087ae:	1bbb      	subs	r3, r7, r6
 80087b0:	2b03      	cmp	r3, #3
 80087b2:	7835      	ldrb	r5, [r6, #0]
 80087b4:	dded      	ble.n	8008792 <d_print_comp_inner+0x1976>
 80087b6:	2d5f      	cmp	r5, #95	; 0x5f
 80087b8:	d1eb      	bne.n	8008792 <d_print_comp_inner+0x1976>
 80087ba:	7872      	ldrb	r2, [r6, #1]
 80087bc:	2a5f      	cmp	r2, #95	; 0x5f
 80087be:	d1e8      	bne.n	8008792 <d_print_comp_inner+0x1976>
 80087c0:	78b3      	ldrb	r3, [r6, #2]
 80087c2:	2b55      	cmp	r3, #85	; 0x55
 80087c4:	d001      	beq.n	80087ca <d_print_comp_inner+0x19ae>
 80087c6:	4615      	mov	r5, r2
 80087c8:	e7e3      	b.n	8008792 <d_print_comp_inner+0x1976>
 80087ca:	1cf3      	adds	r3, r6, #3
 80087cc:	429f      	cmp	r7, r3
 80087ce:	d9fa      	bls.n	80087c6 <d_print_comp_inner+0x19aa>
 80087d0:	2000      	movs	r0, #0
 80087d2:	e006      	b.n	80087e2 <d_print_comp_inner+0x19c6>
 80087d4:	f1a5 0237 	sub.w	r2, r5, #55	; 0x37
 80087d8:	42bb      	cmp	r3, r7
 80087da:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 80087de:	f000 8558 	beq.w	8009292 <d_print_comp_inner+0x2476>
 80087e2:	4699      	mov	r9, r3
 80087e4:	f813 5b01 	ldrb.w	r5, [r3], #1
 80087e8:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
 80087ec:	b2d1      	uxtb	r1, r2
 80087ee:	2909      	cmp	r1, #9
 80087f0:	f1a5 0e41 	sub.w	lr, r5, #65	; 0x41
 80087f4:	d9f0      	bls.n	80087d8 <d_print_comp_inner+0x19bc>
 80087f6:	f1be 0f05 	cmp.w	lr, #5
 80087fa:	f1a5 0261 	sub.w	r2, r5, #97	; 0x61
 80087fe:	d9e9      	bls.n	80087d4 <d_print_comp_inner+0x19b8>
 8008800:	2a05      	cmp	r2, #5
 8008802:	f200 869a 	bhi.w	800953a <d_print_comp_inner+0x271e>
 8008806:	f1a5 0257 	sub.w	r2, r5, #87	; 0x57
 800880a:	e7e5      	b.n	80087d8 <d_print_comp_inner+0x19bc>
 800880c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008810:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008814:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008818:	4620      	mov	r0, r4
 800881a:	4798      	blx	r3
 800881c:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8008820:	2301      	movs	r3, #1
 8008822:	441a      	add	r2, r3
 8008824:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8008828:	2100      	movs	r1, #0
 800882a:	e7b7      	b.n	800879c <d_print_comp_inner+0x1980>
 800882c:	4d27      	ldr	r5, [pc, #156]	; (80088cc <d_print_comp_inner+0x1ab0>)
 800882e:	4698      	mov	r8, r3
 8008830:	1daf      	adds	r7, r5, #6
 8008832:	e009      	b.n	8008848 <d_print_comp_inner+0x1a2c>
 8008834:	460b      	mov	r3, r1
 8008836:	3101      	adds	r1, #1
 8008838:	42af      	cmp	r7, r5
 800883a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800883e:	54e6      	strb	r6, [r4, r3]
 8008840:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008844:	f43e abac 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8008848:	29ff      	cmp	r1, #255	; 0xff
 800884a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800884e:	d1f1      	bne.n	8008834 <d_print_comp_inner+0x1a18>
 8008850:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008854:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008858:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800885c:	4620      	mov	r0, r4
 800885e:	4798      	blx	r3
 8008860:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008864:	2101      	movs	r1, #1
 8008866:	440b      	add	r3, r1
 8008868:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800886c:	2300      	movs	r3, #0
 800886e:	e7e3      	b.n	8008838 <d_print_comp_inner+0x1a1c>
 8008870:	4605      	mov	r5, r0
 8008872:	f8d4 0114 	ldr.w	r0, [r4, #276]	; 0x114
 8008876:	f7ff ba6e 	b.w	8007d56 <d_print_comp_inner+0xf3a>
 800887a:	4d15      	ldr	r5, [pc, #84]	; (80088d0 <d_print_comp_inner+0x1ab4>)
 800887c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8008880:	1d2f      	adds	r7, r5, #4
 8008882:	e009      	b.n	8008898 <d_print_comp_inner+0x1a7c>
 8008884:	460b      	mov	r3, r1
 8008886:	3101      	adds	r1, #1
 8008888:	42bd      	cmp	r5, r7
 800888a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800888e:	54e6      	strb	r6, [r4, r3]
 8008890:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008894:	f43e ab84 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 8008898:	29ff      	cmp	r1, #255	; 0xff
 800889a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800889e:	d1f1      	bne.n	8008884 <d_print_comp_inner+0x1a68>
 80088a0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80088a4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80088a8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80088ac:	4620      	mov	r0, r4
 80088ae:	4798      	blx	r3
 80088b0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80088b4:	2101      	movs	r1, #1
 80088b6:	440b      	add	r3, r1
 80088b8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80088bc:	2300      	movs	r3, #0
 80088be:	e7e3      	b.n	8008888 <d_print_comp_inner+0x1a6c>
 80088c0:	08012df4 	.word	0x08012df4
 80088c4:	08012d30 	.word	0x08012d30
 80088c8:	08012ce8 	.word	0x08012ce8
 80088cc:	08012e54 	.word	0x08012e54
 80088d0:	08012ed8 	.word	0x08012ed8
 80088d4:	f021 0760 	bic.w	r7, r1, #96	; 0x60
 80088d8:	f105 0208 	add.w	r2, r5, #8
 80088dc:	4639      	mov	r1, r7
 80088de:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 80088e2:	f001 fb5d 	bl	8009fa0 <d_print_function_type.isra.11>
 80088e6:	686a      	ldr	r2, [r5, #4]
 80088e8:	2a00      	cmp	r2, #0
 80088ea:	f43e ab59 	beq.w	8006fa0 <d_print_comp_inner+0x184>
 80088ee:	4639      	mov	r1, r7
 80088f0:	4620      	mov	r0, r4
 80088f2:	f000 feab 	bl	800964c <d_print_comp>
 80088f6:	f7fe bb53 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80088fa:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80088fe:	f7fe be90 	b.w	8007622 <d_print_comp_inner+0x806>
 8008902:	4edc      	ldr	r6, [pc, #880]	; (8008c74 <d_print_comp_inner+0x1e58>)
 8008904:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8008908:	f106 0a05 	add.w	sl, r6, #5
 800890c:	f04f 0900 	mov.w	r9, #0
 8008910:	e00a      	b.n	8008928 <d_print_comp_inner+0x1b0c>
 8008912:	460b      	mov	r3, r1
 8008914:	3101      	adds	r1, #1
 8008916:	4556      	cmp	r6, sl
 8008918:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800891c:	f804 8003 	strb.w	r8, [r4, r3]
 8008920:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8008924:	f43e ae67 	beq.w	80075f6 <d_print_comp_inner+0x7da>
 8008928:	29ff      	cmp	r1, #255	; 0xff
 800892a:	f816 8b01 	ldrb.w	r8, [r6], #1
 800892e:	d1f0      	bne.n	8008912 <d_print_comp_inner+0x1af6>
 8008930:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008934:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8008938:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800893c:	4620      	mov	r0, r4
 800893e:	4798      	blx	r3
 8008940:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008944:	2101      	movs	r1, #1
 8008946:	440b      	add	r3, r1
 8008948:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800894c:	2300      	movs	r3, #0
 800894e:	e7e2      	b.n	8008916 <d_print_comp_inner+0x1afa>
 8008950:	6873      	ldr	r3, [r6, #4]
 8008952:	49c9      	ldr	r1, [pc, #804]	; (8008c78 <d_print_comp_inner+0x1e5c>)
 8008954:	f8d3 8000 	ldr.w	r8, [r3]
 8008958:	4640      	mov	r0, r8
 800895a:	f005 ffe5 	bl	800e928 <strcmp>
 800895e:	782b      	ldrb	r3, [r5, #0]
 8008960:	b910      	cbnz	r0, 8008968 <d_print_comp_inner+0x1b4c>
 8008962:	2b03      	cmp	r3, #3
 8008964:	f000 84db 	beq.w	800931e <d_print_comp_inner+0x2502>
 8008968:	2b37      	cmp	r3, #55	; 0x37
 800896a:	f000 8585 	beq.w	8009478 <d_print_comp_inner+0x265c>
 800896e:	4639      	mov	r1, r7
 8008970:	4620      	mov	r0, r4
 8008972:	4632      	mov	r2, r6
 8008974:	f001 fcde 	bl	800a334 <d_print_expr_op>
 8008978:	49c0      	ldr	r1, [pc, #768]	; (8008c7c <d_print_comp_inner+0x1e60>)
 800897a:	4640      	mov	r0, r8
 800897c:	f005 ffd4 	bl	800e928 <strcmp>
 8008980:	2800      	cmp	r0, #0
 8008982:	f000 8257 	beq.w	8008e34 <d_print_comp_inner+0x2018>
 8008986:	4640      	mov	r0, r8
 8008988:	49bd      	ldr	r1, [pc, #756]	; (8008c80 <d_print_comp_inner+0x1e64>)
 800898a:	f005 ffcd 	bl	800e928 <strcmp>
 800898e:	4606      	mov	r6, r0
 8008990:	2800      	cmp	r0, #0
 8008992:	f47e ad46 	bne.w	8007422 <d_print_comp_inner+0x606>
 8008996:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800899a:	2bff      	cmp	r3, #255	; 0xff
 800899c:	f000 8468 	beq.w	8009270 <d_print_comp_inner+0x2454>
 80089a0:	1c58      	adds	r0, r3, #1
 80089a2:	2628      	movs	r6, #40	; 0x28
 80089a4:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 80089a8:	4639      	mov	r1, r7
 80089aa:	54e6      	strb	r6, [r4, r3]
 80089ac:	462a      	mov	r2, r5
 80089ae:	4620      	mov	r0, r4
 80089b0:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80089b4:	f000 fe4a 	bl	800964c <d_print_comp>
 80089b8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80089bc:	29ff      	cmp	r1, #255	; 0xff
 80089be:	f000 83d6 	beq.w	800916e <d_print_comp_inner+0x2352>
 80089c2:	1c4a      	adds	r2, r1, #1
 80089c4:	2329      	movs	r3, #41	; 0x29
 80089c6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80089ca:	5463      	strb	r3, [r4, r1]
 80089cc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80089d0:	f7fe bae6 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80089d4:	4eab      	ldr	r6, [pc, #684]	; (8008c84 <d_print_comp_inner+0x1e68>)
 80089d6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80089da:	f106 0a02 	add.w	sl, r6, #2
 80089de:	e00a      	b.n	80089f6 <d_print_comp_inner+0x1bda>
 80089e0:	460b      	mov	r3, r1
 80089e2:	3101      	adds	r1, #1
 80089e4:	4556      	cmp	r6, sl
 80089e6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80089ea:	f804 8003 	strb.w	r8, [r4, r3]
 80089ee:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80089f2:	f43f ab86 	beq.w	8008102 <d_print_comp_inner+0x12e6>
 80089f6:	29ff      	cmp	r1, #255	; 0xff
 80089f8:	f816 8b01 	ldrb.w	r8, [r6], #1
 80089fc:	d1f0      	bne.n	80089e0 <d_print_comp_inner+0x1bc4>
 80089fe:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008a02:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8008a06:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	4798      	blx	r3
 8008a0e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008a12:	2101      	movs	r1, #1
 8008a14:	440b      	add	r3, r1
 8008a16:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	e7e2      	b.n	80089e4 <d_print_comp_inner+0x1bc8>
 8008a1e:	6852      	ldr	r2, [r2, #4]
 8008a20:	7c16      	ldrb	r6, [r2, #16]
 8008a22:	2e00      	cmp	r6, #0
 8008a24:	f43e ae56 	beq.w	80076d4 <d_print_comp_inner+0x8b8>
 8008a28:	2e06      	cmp	r6, #6
 8008a2a:	f240 8357 	bls.w	80090dc <d_print_comp_inner+0x22c0>
 8008a2e:	2e07      	cmp	r6, #7
 8008a30:	f47e ae50 	bne.w	80076d4 <d_print_comp_inner+0x8b8>
 8008a34:	68aa      	ldr	r2, [r5, #8]
 8008a36:	7811      	ldrb	r1, [r2, #0]
 8008a38:	2900      	cmp	r1, #0
 8008a3a:	f47e ae4b 	bne.w	80076d4 <d_print_comp_inner+0x8b8>
 8008a3e:	6891      	ldr	r1, [r2, #8]
 8008a40:	2901      	cmp	r1, #1
 8008a42:	f47e ae47 	bne.w	80076d4 <d_print_comp_inner+0x8b8>
 8008a46:	2b3b      	cmp	r3, #59	; 0x3b
 8008a48:	f47e ae44 	bne.w	80076d4 <d_print_comp_inner+0x8b8>
 8008a4c:	6853      	ldr	r3, [r2, #4]
 8008a4e:	781b      	ldrb	r3, [r3, #0]
 8008a50:	2b30      	cmp	r3, #48	; 0x30
 8008a52:	f000 85bb 	beq.w	80095cc <d_print_comp_inner+0x27b0>
 8008a56:	2b31      	cmp	r3, #49	; 0x31
 8008a58:	f47e ae3c 	bne.w	80076d4 <d_print_comp_inner+0x8b8>
 8008a5c:	2204      	movs	r2, #4
 8008a5e:	498a      	ldr	r1, [pc, #552]	; (8008c88 <d_print_comp_inner+0x1e6c>)
 8008a60:	f7fd ff1c 	bl	800689c <d_append_buffer>
 8008a64:	f7fe ba9c 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008a68:	f8d4 c12c 	ldr.w	ip, [r4, #300]	; 0x12c
 8008a6c:	f8d4 1128 	ldr.w	r1, [r4, #296]	; 0x128
 8008a70:	f1bc 0f00 	cmp.w	ip, #0
 8008a74:	dd14      	ble.n	8008aa0 <d_print_comp_inner+0x1c84>
 8008a76:	680b      	ldr	r3, [r1, #0]
 8008a78:	4298      	cmp	r0, r3
 8008a7a:	f000 855c 	beq.w	8009536 <d_print_comp_inner+0x271a>
 8008a7e:	f101 0208 	add.w	r2, r1, #8
 8008a82:	2300      	movs	r3, #0
 8008a84:	46a6      	mov	lr, r4
 8008a86:	e007      	b.n	8008a98 <d_print_comp_inner+0x1c7c>
 8008a88:	f851 4033 	ldr.w	r4, [r1, r3, lsl #3]
 8008a8c:	4690      	mov	r8, r2
 8008a8e:	42a0      	cmp	r0, r4
 8008a90:	f102 0208 	add.w	r2, r2, #8
 8008a94:	f000 8270 	beq.w	8008f78 <d_print_comp_inner+0x215c>
 8008a98:	3301      	adds	r3, #1
 8008a9a:	459c      	cmp	ip, r3
 8008a9c:	d1f4      	bne.n	8008a88 <d_print_comp_inner+0x1c6c>
 8008a9e:	4674      	mov	r4, lr
 8008aa0:	f8d4 3130 	ldr.w	r3, [r4, #304]	; 0x130
 8008aa4:	459c      	cmp	ip, r3
 8008aa6:	f280 84f5 	bge.w	8009494 <d_print_comp_inner+0x2678>
 8008aaa:	f10c 0301 	add.w	r3, ip, #1
 8008aae:	f8d4 8110 	ldr.w	r8, [r4, #272]	; 0x110
 8008ab2:	f8c4 312c 	str.w	r3, [r4, #300]	; 0x12c
 8008ab6:	eb01 03cc 	add.w	r3, r1, ip, lsl #3
 8008aba:	f841 003c 	str.w	r0, [r1, ip, lsl #3]
 8008abe:	f103 0e04 	add.w	lr, r3, #4
 8008ac2:	f1b8 0f00 	cmp.w	r8, #0
 8008ac6:	d021      	beq.n	8008b0c <d_print_comp_inner+0x1cf0>
 8008ac8:	f8d4 3138 	ldr.w	r3, [r4, #312]	; 0x138
 8008acc:	f8d4 113c 	ldr.w	r1, [r4, #316]	; 0x13c
 8008ad0:	4299      	cmp	r1, r3
 8008ad2:	f340 84df 	ble.w	8009494 <d_print_comp_inner+0x2678>
 8008ad6:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
 8008ada:	4681      	mov	r9, r0
 8008adc:	e002      	b.n	8008ae4 <d_print_comp_inner+0x1cc8>
 8008ade:	4299      	cmp	r1, r3
 8008ae0:	f000 84d6 	beq.w	8009490 <d_print_comp_inner+0x2674>
 8008ae4:	f8d4 2134 	ldr.w	r2, [r4, #308]	; 0x134
 8008ae8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008aec:	4462      	add	r2, ip
 8008aee:	6050      	str	r0, [r2, #4]
 8008af0:	f8ce 2000 	str.w	r2, [lr]
 8008af4:	f8d8 8000 	ldr.w	r8, [r8]
 8008af8:	f10c 0c08 	add.w	ip, ip, #8
 8008afc:	3301      	adds	r3, #1
 8008afe:	4696      	mov	lr, r2
 8008b00:	f1b8 0f00 	cmp.w	r8, #0
 8008b04:	d1eb      	bne.n	8008ade <d_print_comp_inner+0x1cc2>
 8008b06:	4648      	mov	r0, r9
 8008b08:	f8c4 3138 	str.w	r3, [r4, #312]	; 0x138
 8008b0c:	f04f 0800 	mov.w	r8, #0
 8008b10:	1d01      	adds	r1, r0, #4
 8008b12:	f8ce 8000 	str.w	r8, [lr]
 8008b16:	4620      	mov	r0, r4
 8008b18:	f7fe f8da 	bl	8006cd0 <d_lookup_template_argument.isra.6>
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	f040 8246 	bne.w	8008fae <d_print_comp_inner+0x2192>
 8008b22:	f7fe ba45 	b.w	8006fb0 <d_print_comp_inner+0x194>
 8008b26:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008b2a:	29ff      	cmp	r1, #255	; 0xff
 8008b2c:	f000 8411 	beq.w	8009352 <d_print_comp_inner+0x2536>
 8008b30:	2220      	movs	r2, #32
 8008b32:	1c4b      	adds	r3, r1, #1
 8008b34:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8008b38:	5462      	strb	r2, [r4, r1]
 8008b3a:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8008b3e:	f7ff ba30 	b.w	8007fa2 <d_print_comp_inner+0x1186>
 8008b42:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008b46:	29ff      	cmp	r1, #255	; 0xff
 8008b48:	f000 843d 	beq.w	80093c6 <d_print_comp_inner+0x25aa>
 8008b4c:	2220      	movs	r2, #32
 8008b4e:	1c4b      	adds	r3, r1, #1
 8008b50:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8008b54:	5462      	strb	r2, [r4, r1]
 8008b56:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8008b5a:	f7ff ba0c 	b.w	8007f76 <d_print_comp_inner+0x115a>
 8008b5e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008b62:	29ff      	cmp	r1, #255	; 0xff
 8008b64:	f000 8444 	beq.w	80093f0 <d_print_comp_inner+0x25d4>
 8008b68:	1c4a      	adds	r2, r1, #1
 8008b6a:	235b      	movs	r3, #91	; 0x5b
 8008b6c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008b70:	5463      	strb	r3, [r4, r1]
 8008b72:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008b76:	4639      	mov	r1, r7
 8008b78:	68aa      	ldr	r2, [r5, #8]
 8008b7a:	4620      	mov	r0, r4
 8008b7c:	f000 fd66 	bl	800964c <d_print_comp>
 8008b80:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008b84:	29ff      	cmp	r1, #255	; 0xff
 8008b86:	f000 832f 	beq.w	80091e8 <d_print_comp_inner+0x23cc>
 8008b8a:	235d      	movs	r3, #93	; 0x5d
 8008b8c:	1c4a      	adds	r2, r1, #1
 8008b8e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008b92:	5463      	strb	r3, [r4, r1]
 8008b94:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008b98:	f7fe ba02 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008b9c:	f04f 0800 	mov.w	r8, #0
 8008ba0:	f804 8006 	strb.w	r8, [r4, r6]
 8008ba4:	4631      	mov	r1, r6
 8008ba6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008baa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008bae:	4620      	mov	r0, r4
 8008bb0:	4798      	blx	r3
 8008bb2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008bb6:	4646      	mov	r6, r8
 8008bb8:	3301      	adds	r3, #1
 8008bba:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8008bbe:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008bc2:	f7fe bce0 	b.w	8007586 <d_print_comp_inner+0x76a>
 8008bc6:	4660      	mov	r0, ip
 8008bc8:	4688      	mov	r8, r1
 8008bca:	f7ff b8c4 	b.w	8007d56 <d_print_comp_inner+0xf3a>
 8008bce:	686a      	ldr	r2, [r5, #4]
 8008bd0:	4639      	mov	r1, r7
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	f000 fd3a 	bl	800964c <d_print_comp>
 8008bd8:	f7fe b9e2 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008bdc:	4632      	mov	r2, r6
 8008bde:	f001 fba9 	bl	800a334 <d_print_expr_op>
 8008be2:	f7fe bc1e 	b.w	8007422 <d_print_comp_inner+0x606>
 8008be6:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8008bea:	e008      	b.n	8008bfe <d_print_comp_inner+0x1de2>
 8008bec:	6880      	ldr	r0, [r0, #8]
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	f43e a9dd 	beq.w	8006fb0 <d_print_comp_inner+0x194>
 8008bf6:	7802      	ldrb	r2, [r0, #0]
 8008bf8:	2a2f      	cmp	r2, #47	; 0x2f
 8008bfa:	f47e a9d9 	bne.w	8006fb0 <d_print_comp_inner+0x194>
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	dcf4      	bgt.n	8008bec <d_print_comp_inner+0x1dd0>
 8008c02:	f47e a9d5 	bne.w	8006fb0 <d_print_comp_inner+0x194>
 8008c06:	6840      	ldr	r0, [r0, #4]
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	f47f aaf2 	bne.w	80081f2 <d_print_comp_inner+0x13d6>
 8008c0e:	f7fe b9cf 	b.w	8006fb0 <d_print_comp_inner+0x194>
 8008c12:	29ff      	cmp	r1, #255	; 0xff
 8008c14:	f000 83ae 	beq.w	8009374 <d_print_comp_inner+0x2558>
 8008c18:	232d      	movs	r3, #45	; 0x2d
 8008c1a:	1c4a      	adds	r2, r1, #1
 8008c1c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008c20:	5463      	strb	r3, [r4, r1]
 8008c22:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008c26:	f7fe bd76 	b.w	8007716 <d_print_comp_inner+0x8fa>
 8008c2a:	2500      	movs	r5, #0
 8008c2c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008c30:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008c34:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008c38:	4620      	mov	r0, r4
 8008c3a:	4798      	blx	r3
 8008c3c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008c40:	2201      	movs	r2, #1
 8008c42:	4413      	add	r3, r2
 8008c44:	4629      	mov	r1, r5
 8008c46:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008c4a:	f7fe bc88 	b.w	800755e <d_print_comp_inner+0x742>
 8008c4e:	2500      	movs	r5, #0
 8008c50:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008c54:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008c58:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008c5c:	4620      	mov	r0, r4
 8008c5e:	4798      	blx	r3
 8008c60:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008c64:	2201      	movs	r2, #1
 8008c66:	4413      	add	r3, r2
 8008c68:	4629      	mov	r1, r5
 8008c6a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008c6e:	f7ff bb20 	b.w	80082b2 <d_print_comp_inner+0x1496>
 8008c72:	bf00      	nop
 8008c74:	08012e44 	.word	0x08012e44
 8008c78:	08012e78 	.word	0x08012e78
 8008c7c:	08012e7c 	.word	0x08012e7c
 8008c80:	08013194 	.word	0x08013194
 8008c84:	08012cd4 	.word	0x08012cd4
 8008c88:	08012eb0 	.word	0x08012eb0
 8008c8c:	2600      	movs	r6, #0
 8008c8e:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8008c92:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8008c96:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8008c9a:	4798      	blx	r3
 8008c9c:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	441a      	add	r2, r3
 8008ca4:	4631      	mov	r1, r6
 8008ca6:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8008caa:	f7fe bb83 	b.w	80073b4 <d_print_comp_inner+0x598>
 8008cae:	2600      	movs	r6, #0
 8008cb0:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8008cb4:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8008cb8:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8008cbc:	4798      	blx	r3
 8008cbe:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	4413      	add	r3, r2
 8008cc6:	4631      	mov	r1, r6
 8008cc8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008ccc:	f7ff b887 	b.w	8007dde <d_print_comp_inner+0xfc2>
 8008cd0:	2500      	movs	r5, #0
 8008cd2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008cd6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008cda:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008cde:	4620      	mov	r0, r4
 8008ce0:	4798      	blx	r3
 8008ce2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	4413      	add	r3, r2
 8008cea:	4629      	mov	r1, r5
 8008cec:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008cf0:	f7ff bb22 	b.w	8008338 <d_print_comp_inner+0x151c>
 8008cf4:	2500      	movs	r5, #0
 8008cf6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008cfa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008cfe:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008d02:	4620      	mov	r0, r4
 8008d04:	4798      	blx	r3
 8008d06:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	4413      	add	r3, r2
 8008d0e:	4629      	mov	r1, r5
 8008d10:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008d14:	e40c      	b.n	8008530 <d_print_comp_inner+0x1714>
 8008d16:	2500      	movs	r5, #0
 8008d18:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008d1c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008d20:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008d24:	4620      	mov	r0, r4
 8008d26:	4798      	blx	r3
 8008d28:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	4413      	add	r3, r2
 8008d30:	4629      	mov	r1, r5
 8008d32:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008d36:	f7ff bbd4 	b.w	80084e2 <d_print_comp_inner+0x16c6>
 8008d3a:	2500      	movs	r5, #0
 8008d3c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008d40:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008d44:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008d48:	4620      	mov	r0, r4
 8008d4a:	4798      	blx	r3
 8008d4c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008d50:	2201      	movs	r2, #1
 8008d52:	4413      	add	r3, r2
 8008d54:	4629      	mov	r1, r5
 8008d56:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008d5a:	f7ff bba8 	b.w	80084ae <d_print_comp_inner+0x1692>
 8008d5e:	2301      	movs	r3, #1
 8008d60:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8008d64:	f7fe b91c 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008d68:	220d      	movs	r2, #13
 8008d6a:	49d5      	ldr	r1, [pc, #852]	; (80090c0 <d_print_comp_inner+0x22a4>)
 8008d6c:	4620      	mov	r0, r4
 8008d6e:	f7fd fd95 	bl	800689c <d_append_buffer>
 8008d72:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8008d76:	a804      	add	r0, sp, #16
 8008d78:	3201      	adds	r2, #1
 8008d7a:	49d2      	ldr	r1, [pc, #840]	; (80090c4 <d_print_comp_inner+0x22a8>)
 8008d7c:	f007 ff06 	bl	8010b8c <siprintf>
 8008d80:	a804      	add	r0, sp, #16
 8008d82:	f005 fddb 	bl	800e93c <strlen>
 8008d86:	b320      	cbz	r0, 8008dd2 <d_print_comp_inner+0x1fb6>
 8008d88:	ad04      	add	r5, sp, #16
 8008d8a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008d8e:	eb05 0a00 	add.w	sl, r5, r0
 8008d92:	f04f 0900 	mov.w	r9, #0
 8008d96:	e008      	b.n	8008daa <d_print_comp_inner+0x1f8e>
 8008d98:	460b      	mov	r3, r1
 8008d9a:	3101      	adds	r1, #1
 8008d9c:	45aa      	cmp	sl, r5
 8008d9e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008da2:	54e6      	strb	r6, [r4, r3]
 8008da4:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8008da8:	d013      	beq.n	8008dd2 <d_print_comp_inner+0x1fb6>
 8008daa:	29ff      	cmp	r1, #255	; 0xff
 8008dac:	f815 6b01 	ldrb.w	r6, [r5], #1
 8008db0:	d1f2      	bne.n	8008d98 <d_print_comp_inner+0x1f7c>
 8008db2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008db6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8008dba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008dbe:	4620      	mov	r0, r4
 8008dc0:	4798      	blx	r3
 8008dc2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	440b      	add	r3, r1
 8008dca:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e7e4      	b.n	8008d9c <d_print_comp_inner+0x1f80>
 8008dd2:	2203      	movs	r2, #3
 8008dd4:	49bc      	ldr	r1, [pc, #752]	; (80090c8 <d_print_comp_inner+0x22ac>)
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	f7fd fd60 	bl	800689c <d_append_buffer>
 8008ddc:	f8d8 8004 	ldr.w	r8, [r8, #4]
 8008de0:	f7ff b996 	b.w	8008110 <d_print_comp_inner+0x12f4>
 8008de4:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8008de8:	aa14      	add	r2, sp, #80	; 0x50
 8008dea:	f842 1d40 	str.w	r1, [r2, #-64]!
 8008dee:	f8d4 6110 	ldr.w	r6, [r4, #272]	; 0x110
 8008df2:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8008df6:	f027 0760 	bic.w	r7, r7, #96	; 0x60
 8008dfa:	686a      	ldr	r2, [r5, #4]
 8008dfc:	4639      	mov	r1, r7
 8008dfe:	4620      	mov	r0, r4
 8008e00:	9306      	str	r3, [sp, #24]
 8008e02:	9607      	str	r6, [sp, #28]
 8008e04:	9505      	str	r5, [sp, #20]
 8008e06:	f000 fc21 	bl	800964c <d_print_comp>
 8008e0a:	9b04      	ldr	r3, [sp, #16]
 8008e0c:	9e06      	ldr	r6, [sp, #24]
 8008e0e:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8008e12:	2e00      	cmp	r6, #0
 8008e14:	f47e a8c4 	bne.w	8006fa0 <d_print_comp_inner+0x184>
 8008e18:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8008e1c:	29ff      	cmp	r1, #255	; 0xff
 8008e1e:	f000 8349 	beq.w	80094b4 <d_print_comp_inner+0x2698>
 8008e22:	2320      	movs	r3, #32
 8008e24:	1c4a      	adds	r2, r1, #1
 8008e26:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8008e2a:	5463      	strb	r3, [r4, r1]
 8008e2c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008e30:	f7fe bd10 	b.w	8007854 <d_print_comp_inner+0xa38>
 8008e34:	462a      	mov	r2, r5
 8008e36:	4639      	mov	r1, r7
 8008e38:	4620      	mov	r0, r4
 8008e3a:	f000 fc07 	bl	800964c <d_print_comp>
 8008e3e:	f7fe b8af 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8008e42:	2500      	movs	r5, #0
 8008e44:	4619      	mov	r1, r3
 8008e46:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008e4a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008e4e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008e52:	4620      	mov	r0, r4
 8008e54:	4798      	blx	r3
 8008e56:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	4411      	add	r1, r2
 8008e5e:	462b      	mov	r3, r5
 8008e60:	f8c4 1120 	str.w	r1, [r4, #288]	; 0x120
 8008e64:	f7fe bb6a 	b.w	800753c <d_print_comp_inner+0x720>
 8008e68:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8008e6c:	6842      	ldr	r2, [r0, #4]
 8008e6e:	ab14      	add	r3, sp, #80	; 0x50
 8008e70:	f8d4 0110 	ldr.w	r0, [r4, #272]	; 0x110
 8008e74:	f843 1d40 	str.w	r1, [r3, #-64]!
 8008e78:	2100      	movs	r1, #0
 8008e7a:	9505      	str	r5, [sp, #20]
 8008e7c:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8008e80:	9007      	str	r0, [sp, #28]
 8008e82:	9106      	str	r1, [sp, #24]
 8008e84:	2a00      	cmp	r2, #0
 8008e86:	f47e af72 	bne.w	8007d6e <d_print_comp_inner+0xf52>
 8008e8a:	f7fe bf6f 	b.w	8007d6c <d_print_comp_inner+0xf50>
 8008e8e:	2500      	movs	r5, #0
 8008e90:	4619      	mov	r1, r3
 8008e92:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008e96:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008e9a:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	4798      	blx	r3
 8008ea2:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8008ea6:	2101      	movs	r1, #1
 8008ea8:	440a      	add	r2, r1
 8008eaa:	462b      	mov	r3, r5
 8008eac:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8008eb0:	f7ff b87b 	b.w	8007faa <d_print_comp_inner+0x118e>
 8008eb4:	2600      	movs	r6, #0
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008ebc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008ec0:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	4798      	blx	r3
 8008ec8:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8008ecc:	2101      	movs	r1, #1
 8008ece:	440a      	add	r2, r1
 8008ed0:	4633      	mov	r3, r6
 8008ed2:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8008ed6:	f7ff b852 	b.w	8007f7e <d_print_comp_inner+0x1162>
 8008eda:	2200      	movs	r2, #0
 8008edc:	4619      	mov	r1, r3
 8008ede:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 8008ee2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008ee6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008eea:	4620      	mov	r0, r4
 8008eec:	4798      	blx	r3
 8008eee:	2329      	movs	r3, #41	; 0x29
 8008ef0:	7023      	strb	r3, [r4, #0]
 8008ef2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8008ef6:	782a      	ldrb	r2, [r5, #0]
 8008ef8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008efc:	2101      	movs	r1, #1
 8008efe:	3301      	adds	r3, #1
 8008f00:	2a3c      	cmp	r2, #60	; 0x3c
 8008f02:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008f06:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8008f0a:	f47e ac04 	bne.w	8007716 <d_print_comp_inner+0x8fa>
 8008f0e:	e683      	b.n	8008c18 <d_print_comp_inner+0x1dfc>
 8008f10:	4648      	mov	r0, r9
 8008f12:	496e      	ldr	r1, [pc, #440]	; (80090cc <d_print_comp_inner+0x22b0>)
 8008f14:	f005 fd08 	bl	800e928 <strcmp>
 8008f18:	2800      	cmp	r0, #0
 8008f1a:	f040 8214 	bne.w	8009346 <d_print_comp_inner+0x252a>
 8008f1e:	68ab      	ldr	r3, [r5, #8]
 8008f20:	4639      	mov	r1, r7
 8008f22:	689a      	ldr	r2, [r3, #8]
 8008f24:	4620      	mov	r0, r4
 8008f26:	f001 fa43 	bl	800a3b0 <d_print_subexpr>
 8008f2a:	f7fe b821 	b.w	8006f70 <d_print_comp_inner+0x154>
 8008f2e:	f04f 0800 	mov.w	r8, #0
 8008f32:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008f36:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008f3a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8008f3e:	4620      	mov	r0, r4
 8008f40:	4798      	blx	r3
 8008f42:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008f46:	2201      	movs	r2, #1
 8008f48:	4413      	add	r3, r2
 8008f4a:	4641      	mov	r1, r8
 8008f4c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008f50:	f7fe bbc6 	b.w	80076e0 <d_print_comp_inner+0x8c4>
 8008f54:	2500      	movs	r5, #0
 8008f56:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8008f5a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008f5e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8008f62:	4620      	mov	r0, r4
 8008f64:	4798      	blx	r3
 8008f66:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	4413      	add	r3, r2
 8008f6e:	4629      	mov	r1, r5
 8008f70:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8008f74:	f7ff bbd2 	b.w	800871c <d_print_comp_inner+0x1900>
 8008f78:	4674      	mov	r4, lr
 8008f7a:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
 8008f7e:	b389      	cbz	r1, 8008fe4 <d_print_comp_inner+0x21c8>
 8008f80:	680a      	ldr	r2, [r1, #0]
 8008f82:	4290      	cmp	r0, r2
 8008f84:	d00a      	beq.n	8008f9c <d_print_comp_inner+0x2180>
 8008f86:	460b      	mov	r3, r1
 8008f88:	e004      	b.n	8008f94 <d_print_comp_inner+0x2178>
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	b353      	cbz	r3, 8008fe4 <d_print_comp_inner+0x21c8>
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	4290      	cmp	r0, r2
 8008f92:	d003      	beq.n	8008f9c <d_print_comp_inner+0x2180>
 8008f94:	4295      	cmp	r5, r2
 8008f96:	d1f8      	bne.n	8008f8a <d_print_comp_inner+0x216e>
 8008f98:	4299      	cmp	r1, r3
 8008f9a:	d0f6      	beq.n	8008f8a <d_print_comp_inner+0x216e>
 8008f9c:	1d01      	adds	r1, r0, #4
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	f7fd fe96 	bl	8006cd0 <d_lookup_template_argument.isra.6>
 8008fa4:	f04f 0800 	mov.w	r8, #0
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	f43e a801 	beq.w	8006fb0 <d_print_comp_inner+0x194>
 8008fae:	7803      	ldrb	r3, [r0, #0]
 8008fb0:	2b2f      	cmp	r3, #47	; 0x2f
 8008fb2:	f47e aec4 	bne.w	8007d3e <d_print_comp_inner+0xf22>
 8008fb6:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8008fba:	e008      	b.n	8008fce <d_print_comp_inner+0x21b2>
 8008fbc:	6880      	ldr	r0, [r0, #8]
 8008fbe:	3b01      	subs	r3, #1
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	f43d aff0 	beq.w	8006fa6 <d_print_comp_inner+0x18a>
 8008fc6:	7802      	ldrb	r2, [r0, #0]
 8008fc8:	2a2f      	cmp	r2, #47	; 0x2f
 8008fca:	f47d afec 	bne.w	8006fa6 <d_print_comp_inner+0x18a>
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	dcf4      	bgt.n	8008fbc <d_print_comp_inner+0x21a0>
 8008fd2:	f47d afe8 	bne.w	8006fa6 <d_print_comp_inner+0x18a>
 8008fd6:	6840      	ldr	r0, [r0, #4]
 8008fd8:	2800      	cmp	r0, #0
 8008fda:	f43d afe4 	beq.w	8006fa6 <d_print_comp_inner+0x18a>
 8008fde:	7803      	ldrb	r3, [r0, #0]
 8008fe0:	f7fe bead 	b.w	8007d3e <d_print_comp_inner+0xf22>
 8008fe4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008fe8:	1d01      	adds	r1, r0, #4
 8008fea:	f8d4 6110 	ldr.w	r6, [r4, #272]	; 0x110
 8008fee:	4620      	mov	r0, r4
 8008ff0:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8008ff4:	f7fd fe6c 	bl	8006cd0 <d_lookup_template_argument.isra.6>
 8008ff8:	2800      	cmp	r0, #0
 8008ffa:	f43d afd7 	beq.w	8006fac <d_print_comp_inner+0x190>
 8008ffe:	f04f 0801 	mov.w	r8, #1
 8009002:	e7d4      	b.n	8008fae <d_print_comp_inner+0x2192>
 8009004:	7809      	ldrb	r1, [r1, #0]
 8009006:	f1a1 0063 	sub.w	r0, r1, #99	; 0x63
 800900a:	2801      	cmp	r0, #1
 800900c:	d903      	bls.n	8009016 <d_print_comp_inner+0x21fa>
 800900e:	3972      	subs	r1, #114	; 0x72
 8009010:	2901      	cmp	r1, #1
 8009012:	f63d af6e 	bhi.w	8006ef2 <d_print_comp_inner+0xd6>
 8009016:	4639      	mov	r1, r7
 8009018:	4620      	mov	r0, r4
 800901a:	f001 f98b 	bl	800a334 <d_print_expr_op>
 800901e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009022:	29ff      	cmp	r1, #255	; 0xff
 8009024:	f000 8263 	beq.w	80094ee <d_print_comp_inner+0x26d2>
 8009028:	1c4a      	adds	r2, r1, #1
 800902a:	233c      	movs	r3, #60	; 0x3c
 800902c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009030:	5463      	strb	r3, [r4, r1]
 8009032:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009036:	68ab      	ldr	r3, [r5, #8]
 8009038:	4639      	mov	r1, r7
 800903a:	685a      	ldr	r2, [r3, #4]
 800903c:	4620      	mov	r0, r4
 800903e:	f000 fb05 	bl	800964c <d_print_comp>
 8009042:	2202      	movs	r2, #2
 8009044:	4922      	ldr	r1, [pc, #136]	; (80090d0 <d_print_comp_inner+0x22b4>)
 8009046:	4620      	mov	r0, r4
 8009048:	f7fd fc28 	bl	800689c <d_append_buffer>
 800904c:	68ab      	ldr	r3, [r5, #8]
 800904e:	4639      	mov	r1, r7
 8009050:	689a      	ldr	r2, [r3, #8]
 8009052:	4620      	mov	r0, r4
 8009054:	f000 fafa 	bl	800964c <d_print_comp>
 8009058:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800905c:	29ff      	cmp	r1, #255	; 0xff
 800905e:	f000 81d8 	beq.w	8009412 <d_print_comp_inner+0x25f6>
 8009062:	2329      	movs	r3, #41	; 0x29
 8009064:	1c4a      	adds	r2, r1, #1
 8009066:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800906a:	5463      	strb	r3, [r4, r1]
 800906c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009070:	f7fd bf96 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8009074:	4917      	ldr	r1, [pc, #92]	; (80090d4 <d_print_comp_inner+0x22b8>)
 8009076:	6870      	ldr	r0, [r6, #4]
 8009078:	f007 fdac 	bl	8010bd4 <strncmp>
 800907c:	2800      	cmp	r0, #0
 800907e:	f47e af6e 	bne.w	8007f5e <d_print_comp_inner+0x1142>
 8009082:	68aa      	ldr	r2, [r5, #8]
 8009084:	4639      	mov	r1, r7
 8009086:	4620      	mov	r0, r4
 8009088:	f000 fae0 	bl	800964c <d_print_comp>
 800908c:	2202      	movs	r2, #2
 800908e:	4912      	ldr	r1, [pc, #72]	; (80090d8 <d_print_comp_inner+0x22bc>)
 8009090:	4620      	mov	r0, r4
 8009092:	f7fd fc03 	bl	800689c <d_append_buffer>
 8009096:	f7fe bf8e 	b.w	8007fb6 <d_print_comp_inner+0x119a>
 800909a:	2600      	movs	r6, #0
 800909c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80090a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80090a4:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80090a8:	4620      	mov	r0, r4
 80090aa:	4798      	blx	r3
 80090ac:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80090b0:	2201      	movs	r2, #1
 80090b2:	4413      	add	r3, r2
 80090b4:	4631      	mov	r1, r6
 80090b6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80090ba:	f7ff b81c 	b.w	80080f6 <d_print_comp_inner+0x12da>
 80090be:	bf00      	nop
 80090c0:	08012cd8 	.word	0x08012cd8
 80090c4:	08012ce8 	.word	0x08012ce8
 80090c8:	08012cec 	.word	0x08012cec
 80090cc:	08012e84 	.word	0x08012e84
 80090d0:	08012e80 	.word	0x08012e80
 80090d4:	08012cf0 	.word	0x08012cf0
 80090d8:	08012cf8 	.word	0x08012cf8
 80090dc:	68aa      	ldr	r2, [r5, #8]
 80090de:	f892 8000 	ldrb.w	r8, [r2]
 80090e2:	f1b8 0f00 	cmp.w	r8, #0
 80090e6:	f47e aaf5 	bne.w	80076d4 <d_print_comp_inner+0x8b8>
 80090ea:	2b3c      	cmp	r3, #60	; 0x3c
 80090ec:	f000 81f3 	beq.w	80094d6 <d_print_comp_inner+0x26ba>
 80090f0:	68aa      	ldr	r2, [r5, #8]
 80090f2:	4639      	mov	r1, r7
 80090f4:	4620      	mov	r0, r4
 80090f6:	3e02      	subs	r6, #2
 80090f8:	f000 faa8 	bl	800964c <d_print_comp>
 80090fc:	2e04      	cmp	r6, #4
 80090fe:	f63d af4f 	bhi.w	8006fa0 <d_print_comp_inner+0x184>
 8009102:	e8df f006 	tbb	[pc, r6]
 8009106:	1826      	.short	0x1826
 8009108:	0a11      	.short	0x0a11
 800910a:	03          	.byte	0x03
 800910b:	00          	.byte	0x00
 800910c:	4620      	mov	r0, r4
 800910e:	2203      	movs	r2, #3
 8009110:	49e3      	ldr	r1, [pc, #908]	; (80094a0 <d_print_comp_inner+0x2684>)
 8009112:	f7fd fbc3 	bl	800689c <d_append_buffer>
 8009116:	f7fd bf43 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800911a:	4620      	mov	r0, r4
 800911c:	2202      	movs	r2, #2
 800911e:	49e1      	ldr	r1, [pc, #900]	; (80094a4 <d_print_comp_inner+0x2688>)
 8009120:	f7fd fbbc 	bl	800689c <d_append_buffer>
 8009124:	f7fd bf3c 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8009128:	4620      	mov	r0, r4
 800912a:	2202      	movs	r2, #2
 800912c:	49de      	ldr	r1, [pc, #888]	; (80094a8 <d_print_comp_inner+0x268c>)
 800912e:	f7fd fbb5 	bl	800689c <d_append_buffer>
 8009132:	f7fd bf35 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8009136:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800913a:	29ff      	cmp	r1, #255	; 0xff
 800913c:	f000 825f 	beq.w	80095fe <d_print_comp_inner+0x27e2>
 8009140:	236c      	movs	r3, #108	; 0x6c
 8009142:	1c4a      	adds	r2, r1, #1
 8009144:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009148:	5463      	strb	r3, [r4, r1]
 800914a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800914e:	f7fd bf27 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8009152:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009156:	29ff      	cmp	r1, #255	; 0xff
 8009158:	f000 8263 	beq.w	8009622 <d_print_comp_inner+0x2806>
 800915c:	2375      	movs	r3, #117	; 0x75
 800915e:	1c4a      	adds	r2, r1, #1
 8009160:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009164:	5463      	strb	r3, [r4, r1]
 8009166:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800916a:	f7fd bf19 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800916e:	2500      	movs	r5, #0
 8009170:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009174:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009178:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800917c:	4620      	mov	r0, r4
 800917e:	4798      	blx	r3
 8009180:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009184:	2201      	movs	r2, #1
 8009186:	4413      	add	r3, r2
 8009188:	4629      	mov	r1, r5
 800918a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800918e:	e419      	b.n	80089c4 <d_print_comp_inner+0x1ba8>
 8009190:	2600      	movs	r6, #0
 8009192:	4619      	mov	r1, r3
 8009194:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009198:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800919c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80091a0:	4620      	mov	r0, r4
 80091a2:	4798      	blx	r3
 80091a4:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 80091a8:	2101      	movs	r1, #1
 80091aa:	440a      	add	r2, r1
 80091ac:	4633      	mov	r3, r6
 80091ae:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80091b2:	f7fe ba30 	b.w	8007616 <d_print_comp_inner+0x7fa>
 80091b6:	6899      	ldr	r1, [r3, #8]
 80091b8:	2901      	cmp	r1, #1
 80091ba:	f47d ae9e 	bne.w	8006efa <d_print_comp_inner+0xde>
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	781b      	ldrb	r3, [r3, #0]
 80091c2:	2b3e      	cmp	r3, #62	; 0x3e
 80091c4:	f47d ae99 	bne.w	8006efa <d_print_comp_inner+0xde>
 80091c8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80091cc:	29ff      	cmp	r1, #255	; 0xff
 80091ce:	f000 81eb 	beq.w	80095a8 <d_print_comp_inner+0x278c>
 80091d2:	1c4a      	adds	r2, r1, #1
 80091d4:	2328      	movs	r3, #40	; 0x28
 80091d6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80091da:	5463      	strb	r3, [r4, r1]
 80091dc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80091e0:	686a      	ldr	r2, [r5, #4]
 80091e2:	68ae      	ldr	r6, [r5, #8]
 80091e4:	f7fd be89 	b.w	8006efa <d_print_comp_inner+0xde>
 80091e8:	2500      	movs	r5, #0
 80091ea:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80091ee:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80091f2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80091f6:	4620      	mov	r0, r4
 80091f8:	4798      	blx	r3
 80091fa:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80091fe:	4629      	mov	r1, r5
 8009200:	3301      	adds	r3, #1
 8009202:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009206:	e4c0      	b.n	8008b8a <d_print_comp_inner+0x1d6e>
 8009208:	2500      	movs	r5, #0
 800920a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800920e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009212:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009216:	4620      	mov	r0, r4
 8009218:	4798      	blx	r3
 800921a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800921e:	4629      	mov	r1, r5
 8009220:	3301      	adds	r3, #1
 8009222:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009226:	f7ff b8c9 	b.w	80083bc <d_print_comp_inner+0x15a0>
 800922a:	2600      	movs	r6, #0
 800922c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009230:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8009234:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009238:	4620      	mov	r0, r4
 800923a:	4798      	blx	r3
 800923c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009240:	4631      	mov	r1, r6
 8009242:	3301      	adds	r3, #1
 8009244:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009248:	f7fe b8e4 	b.w	8007414 <d_print_comp_inner+0x5f8>
 800924c:	f04f 0800 	mov.w	r8, #0
 8009250:	4619      	mov	r1, r3
 8009252:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009256:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800925a:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 800925e:	4798      	blx	r3
 8009260:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8009264:	4643      	mov	r3, r8
 8009266:	3201      	adds	r2, #1
 8009268:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800926c:	f7fe b8bf 	b.w	80073ee <d_print_comp_inner+0x5d2>
 8009270:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 8009274:	4619      	mov	r1, r3
 8009276:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800927a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800927e:	4620      	mov	r0, r4
 8009280:	4798      	blx	r3
 8009282:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8009286:	4633      	mov	r3, r6
 8009288:	3201      	adds	r2, #1
 800928a:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800928e:	f7ff bb87 	b.w	80089a0 <d_print_comp_inner+0x1b84>
 8009292:	255f      	movs	r5, #95	; 0x5f
 8009294:	f7ff ba7d 	b.w	8008792 <d_print_comp_inner+0x1976>
 8009298:	68aa      	ldr	r2, [r5, #8]
 800929a:	4639      	mov	r1, r7
 800929c:	4620      	mov	r0, r4
 800929e:	f000 f9d5 	bl	800964c <d_print_comp>
 80092a2:	9a00      	ldr	r2, [sp, #0]
 80092a4:	9b06      	ldr	r3, [sp, #24]
 80092a6:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	f43e aabe 	beq.w	800782c <d_print_comp_inner+0xa10>
 80092b0:	f7fd be76 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80092b4:	4642      	mov	r2, r8
 80092b6:	4639      	mov	r1, r7
 80092b8:	4620      	mov	r0, r4
 80092ba:	f001 f879 	bl	800a3b0 <d_print_subexpr>
 80092be:	464a      	mov	r2, r9
 80092c0:	4639      	mov	r1, r7
 80092c2:	4620      	mov	r0, r4
 80092c4:	f001 f836 	bl	800a334 <d_print_expr_op>
 80092c8:	4632      	mov	r2, r6
 80092ca:	4639      	mov	r1, r7
 80092cc:	4620      	mov	r0, r4
 80092ce:	f001 f86f 	bl	800a3b0 <d_print_subexpr>
 80092d2:	4620      	mov	r0, r4
 80092d4:	2203      	movs	r2, #3
 80092d6:	4975      	ldr	r1, [pc, #468]	; (80094ac <d_print_comp_inner+0x2690>)
 80092d8:	f7fd fae0 	bl	800689c <d_append_buffer>
 80092dc:	462a      	mov	r2, r5
 80092de:	4639      	mov	r1, r7
 80092e0:	4620      	mov	r0, r4
 80092e2:	f001 f865 	bl	800a3b0 <d_print_subexpr>
 80092e6:	f7fd be5b 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80092ea:	6893      	ldr	r3, [r2, #8]
 80092ec:	4639      	mov	r1, r7
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	4620      	mov	r0, r4
 80092f2:	2b29      	cmp	r3, #41	; 0x29
 80092f4:	bf1c      	itt	ne
 80092f6:	2301      	movne	r3, #1
 80092f8:	f8c4 3118 	strne.w	r3, [r4, #280]	; 0x118
 80092fc:	6852      	ldr	r2, [r2, #4]
 80092fe:	f001 f857 	bl	800a3b0 <d_print_subexpr>
 8009302:	f7fd be09 	b.w	8006f18 <d_print_comp_inner+0xfc>
 8009306:	686a      	ldr	r2, [r5, #4]
 8009308:	4639      	mov	r1, r7
 800930a:	4620      	mov	r0, r4
 800930c:	f001 f850 	bl	800a3b0 <d_print_subexpr>
 8009310:	4620      	mov	r0, r4
 8009312:	2203      	movs	r2, #3
 8009314:	4966      	ldr	r1, [pc, #408]	; (80094b0 <d_print_comp_inner+0x2694>)
 8009316:	f7fd fac1 	bl	800689c <d_append_buffer>
 800931a:	f7fd be41 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800931e:	686b      	ldr	r3, [r5, #4]
 8009320:	781a      	ldrb	r2, [r3, #0]
 8009322:	2a01      	cmp	r2, #1
 8009324:	f47f ab23 	bne.w	800896e <d_print_comp_inner+0x1b52>
 8009328:	68aa      	ldr	r2, [r5, #8]
 800932a:	7812      	ldrb	r2, [r2, #0]
 800932c:	2a29      	cmp	r2, #41	; 0x29
 800932e:	bf08      	it	eq
 8009330:	461d      	moveq	r5, r3
 8009332:	f7ff bb1c 	b.w	800896e <d_print_comp_inner+0x1b52>
 8009336:	ab14      	add	r3, sp, #80	; 0x50
 8009338:	f843 cd48 	str.w	ip, [r3, #-72]!
 800933c:	9603      	str	r6, [sp, #12]
 800933e:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8009342:	f7fe be9f 	b.w	8008084 <d_print_comp_inner+0x1268>
 8009346:	4642      	mov	r2, r8
 8009348:	4639      	mov	r1, r7
 800934a:	4620      	mov	r0, r4
 800934c:	f000 fff2 	bl	800a334 <d_print_expr_op>
 8009350:	e5e5      	b.n	8008f1e <d_print_comp_inner+0x2102>
 8009352:	2500      	movs	r5, #0
 8009354:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009358:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800935c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009360:	4620      	mov	r0, r4
 8009362:	4798      	blx	r3
 8009364:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009368:	4629      	mov	r1, r5
 800936a:	3301      	adds	r3, #1
 800936c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009370:	f7ff bbde 	b.w	8008b30 <d_print_comp_inner+0x1d14>
 8009374:	f04f 0800 	mov.w	r8, #0
 8009378:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800937c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8009380:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009384:	4620      	mov	r0, r4
 8009386:	4798      	blx	r3
 8009388:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800938c:	4641      	mov	r1, r8
 800938e:	3301      	adds	r3, #1
 8009390:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009394:	e440      	b.n	8008c18 <d_print_comp_inner+0x1dfc>
 8009396:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800939a:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800939e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80093a2:	4620      	mov	r0, r4
 80093a4:	4798      	blx	r3
 80093a6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80093aa:	4639      	mov	r1, r7
 80093ac:	3301      	adds	r3, #1
 80093ae:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80093b2:	f7fe be7e 	b.w	80080b2 <d_print_comp_inner+0x1296>
 80093b6:	9b02      	ldr	r3, [sp, #8]
 80093b8:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 80093bc:	f7fe be6b 	b.w	8008096 <d_print_comp_inner+0x127a>
 80093c0:	4664      	mov	r4, ip
 80093c2:	f7fe bf3c 	b.w	800823e <d_print_comp_inner+0x1422>
 80093c6:	2600      	movs	r6, #0
 80093c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80093cc:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80093d0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80093d4:	4620      	mov	r0, r4
 80093d6:	4798      	blx	r3
 80093d8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80093dc:	4631      	mov	r1, r6
 80093de:	3301      	adds	r3, #1
 80093e0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80093e4:	f7ff bbb2 	b.w	8008b4c <d_print_comp_inner+0x1d30>
 80093e8:	4660      	mov	r0, ip
 80093ea:	46e0      	mov	r8, ip
 80093ec:	f7fe bcb3 	b.w	8007d56 <d_print_comp_inner+0xf3a>
 80093f0:	2600      	movs	r6, #0
 80093f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80093f6:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80093fa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80093fe:	4620      	mov	r0, r4
 8009400:	4798      	blx	r3
 8009402:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009406:	4631      	mov	r1, r6
 8009408:	3301      	adds	r3, #1
 800940a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800940e:	f7ff bbab 	b.w	8008b68 <d_print_comp_inner+0x1d4c>
 8009412:	2500      	movs	r5, #0
 8009414:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009418:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800941c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009420:	4620      	mov	r0, r4
 8009422:	4798      	blx	r3
 8009424:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009428:	4629      	mov	r1, r5
 800942a:	3301      	adds	r3, #1
 800942c:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8009430:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009434:	e615      	b.n	8009062 <d_print_comp_inner+0x2246>
 8009436:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 800943a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800943e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009442:	4620      	mov	r0, r4
 8009444:	4798      	blx	r3
 8009446:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800944a:	4631      	mov	r1, r6
 800944c:	3301      	adds	r3, #1
 800944e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009452:	f7fd bd74 	b.w	8006f3e <d_print_comp_inner+0x122>
 8009456:	2600      	movs	r6, #0
 8009458:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800945c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8009460:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009464:	4620      	mov	r0, r4
 8009466:	4798      	blx	r3
 8009468:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800946c:	4631      	mov	r1, r6
 800946e:	3301      	adds	r3, #1
 8009470:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009474:	f7fd bd75 	b.w	8006f62 <d_print_comp_inner+0x146>
 8009478:	686a      	ldr	r2, [r5, #4]
 800947a:	4639      	mov	r1, r7
 800947c:	4620      	mov	r0, r4
 800947e:	f000 ff97 	bl	800a3b0 <d_print_subexpr>
 8009482:	4632      	mov	r2, r6
 8009484:	4639      	mov	r1, r7
 8009486:	4620      	mov	r0, r4
 8009488:	f000 ff54 	bl	800a334 <d_print_expr_op>
 800948c:	f7fd bd88 	b.w	8006fa0 <d_print_comp_inner+0x184>
 8009490:	f8c4 1138 	str.w	r1, [r4, #312]	; 0x138
 8009494:	2301      	movs	r3, #1
 8009496:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 800949a:	f7fd bd81 	b.w	8006fa0 <d_print_comp_inner+0x184>
 800949e:	bf00      	nop
 80094a0:	08012ea4 	.word	0x08012ea4
 80094a4:	08012ea0 	.word	0x08012ea0
 80094a8:	08012e9c 	.word	0x08012e9c
 80094ac:	08012e90 	.word	0x08012e90
 80094b0:	08012ed4 	.word	0x08012ed4
 80094b4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80094b8:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80094bc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80094c0:	4620      	mov	r0, r4
 80094c2:	4798      	blx	r3
 80094c4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80094c8:	4631      	mov	r1, r6
 80094ca:	3301      	adds	r3, #1
 80094cc:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80094d0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80094d4:	e4a5      	b.n	8008e22 <d_print_comp_inner+0x2006>
 80094d6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80094da:	29ff      	cmp	r1, #255	; 0xff
 80094dc:	d054      	beq.n	8009588 <d_print_comp_inner+0x276c>
 80094de:	232d      	movs	r3, #45	; 0x2d
 80094e0:	1c4a      	adds	r2, r1, #1
 80094e2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80094e6:	5463      	strb	r3, [r4, r1]
 80094e8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80094ec:	e600      	b.n	80090f0 <d_print_comp_inner+0x22d4>
 80094ee:	2600      	movs	r6, #0
 80094f0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80094f4:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80094f8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80094fc:	4620      	mov	r0, r4
 80094fe:	4798      	blx	r3
 8009500:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009504:	4631      	mov	r1, r6
 8009506:	3301      	adds	r3, #1
 8009508:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800950c:	e58c      	b.n	8009028 <d_print_comp_inner+0x220c>
 800950e:	f04f 0800 	mov.w	r8, #0
 8009512:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009516:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800951a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800951e:	4620      	mov	r0, r4
 8009520:	4798      	blx	r3
 8009522:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009526:	4641      	mov	r1, r8
 8009528:	3301      	adds	r3, #1
 800952a:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 800952e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009532:	f7fe b9c4 	b.w	80078be <d_print_comp_inner+0xaa2>
 8009536:	4688      	mov	r8, r1
 8009538:	e51f      	b.n	8008f7a <d_print_comp_inner+0x215e>
 800953a:	454f      	cmp	r7, r9
 800953c:	f67f aea9 	bls.w	8009292 <d_print_comp_inner+0x2476>
 8009540:	2d5f      	cmp	r5, #95	; 0x5f
 8009542:	f47f aea6 	bne.w	8009292 <d_print_comp_inner+0x2476>
 8009546:	28ff      	cmp	r0, #255	; 0xff
 8009548:	f63f a923 	bhi.w	8008792 <d_print_comp_inner+0x1976>
 800954c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009550:	b2c5      	uxtb	r5, r0
 8009552:	29ff      	cmp	r1, #255	; 0xff
 8009554:	d10f      	bne.n	8009576 <d_print_comp_inner+0x275a>
 8009556:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800955a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800955e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009562:	4620      	mov	r0, r4
 8009564:	4798      	blx	r3
 8009566:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800956a:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 800956e:	3301      	adds	r3, #1
 8009570:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009574:	2100      	movs	r1, #0
 8009576:	1c4b      	adds	r3, r1, #1
 8009578:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800957c:	464e      	mov	r6, r9
 800957e:	5465      	strb	r5, [r4, r1]
 8009580:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8009584:	f7ff b90f 	b.w	80087a6 <d_print_comp_inner+0x198a>
 8009588:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800958c:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 8009590:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009594:	4798      	blx	r3
 8009596:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800959a:	4641      	mov	r1, r8
 800959c:	3301      	adds	r3, #1
 800959e:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 80095a2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80095a6:	e79a      	b.n	80094de <d_print_comp_inner+0x26c2>
 80095a8:	2600      	movs	r6, #0
 80095aa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80095ae:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80095b2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80095b6:	4620      	mov	r0, r4
 80095b8:	4798      	blx	r3
 80095ba:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80095be:	4631      	mov	r1, r6
 80095c0:	3301      	adds	r3, #1
 80095c2:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80095c6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80095ca:	e602      	b.n	80091d2 <d_print_comp_inner+0x23b6>
 80095cc:	2205      	movs	r2, #5
 80095ce:	491e      	ldr	r1, [pc, #120]	; (8009648 <d_print_comp_inner+0x282c>)
 80095d0:	f7fd f964 	bl	800689c <d_append_buffer>
 80095d4:	f7fd bce4 	b.w	8006fa0 <d_print_comp_inner+0x184>
 80095d8:	2500      	movs	r5, #0
 80095da:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80095de:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80095e2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80095e6:	4620      	mov	r0, r4
 80095e8:	4798      	blx	r3
 80095ea:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80095ee:	4629      	mov	r1, r5
 80095f0:	3301      	adds	r3, #1
 80095f2:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80095f6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80095fa:	f7fd bcca 	b.w	8006f92 <d_print_comp_inner+0x176>
 80095fe:	2500      	movs	r5, #0
 8009600:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009604:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009608:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800960c:	4620      	mov	r0, r4
 800960e:	4798      	blx	r3
 8009610:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009614:	4629      	mov	r1, r5
 8009616:	3301      	adds	r3, #1
 8009618:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 800961c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009620:	e58e      	b.n	8009140 <d_print_comp_inner+0x2324>
 8009622:	2500      	movs	r5, #0
 8009624:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009628:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800962c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009630:	4620      	mov	r0, r4
 8009632:	4798      	blx	r3
 8009634:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009638:	4629      	mov	r1, r5
 800963a:	3301      	adds	r3, #1
 800963c:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8009640:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009644:	e58a      	b.n	800915c <d_print_comp_inner+0x2340>
 8009646:	bf00      	nop
 8009648:	08012ea8 	.word	0x08012ea8

0800964c <d_print_comp>:
 800964c:	b510      	push	{r4, lr}
 800964e:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
 8009652:	b082      	sub	sp, #8
 8009654:	f8c0 d124 	str.w	sp, [r0, #292]	; 0x124
 8009658:	4604      	mov	r4, r0
 800965a:	e88d 000c 	stmia.w	sp, {r2, r3}
 800965e:	f7fd fbdd 	bl	8006e1c <d_print_comp_inner>
 8009662:	9b01      	ldr	r3, [sp, #4]
 8009664:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8009668:	b002      	add	sp, #8
 800966a:	bd10      	pop	{r4, pc}

0800966c <d_print_mod>:
 800966c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009670:	7813      	ldrb	r3, [r2, #0]
 8009672:	b082      	sub	sp, #8
 8009674:	3b03      	subs	r3, #3
 8009676:	4615      	mov	r5, r2
 8009678:	4604      	mov	r4, r0
 800967a:	4688      	mov	r8, r1
 800967c:	2b2a      	cmp	r3, #42	; 0x2a
 800967e:	f200 81d2 	bhi.w	8009a26 <d_print_mod+0x3ba>
 8009682:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009686:	0051      	.short	0x0051
 8009688:	01d001d0 	.word	0x01d001d0
 800968c:	01d001d0 	.word	0x01d001d0
 8009690:	01d001d0 	.word	0x01d001d0
 8009694:	01d001d0 	.word	0x01d001d0
 8009698:	01d001d0 	.word	0x01d001d0
 800969c:	01d001d0 	.word	0x01d001d0
 80096a0:	01d001d0 	.word	0x01d001d0
 80096a4:	01d001d0 	.word	0x01d001d0
 80096a8:	01d001d0 	.word	0x01d001d0
 80096ac:	01d001d0 	.word	0x01d001d0
 80096b0:	006201d0 	.word	0x006201d0
 80096b4:	00ac0087 	.word	0x00ac0087
 80096b8:	00870062 	.word	0x00870062
 80096bc:	00d000ac 	.word	0x00d000ac
 80096c0:	011800e9 	.word	0x011800e9
 80096c4:	013b012a 	.word	0x013b012a
 80096c8:	0141013e 	.word	0x0141013e
 80096cc:	01d00167 	.word	0x01d00167
 80096d0:	01d001d0 	.word	0x01d001d0
 80096d4:	018d01d0 	.word	0x018d01d0
 80096d8:	002b01d0 	.word	0x002b01d0
 80096dc:	4ed8      	ldr	r6, [pc, #864]	; (8009a40 <d_print_mod+0x3d4>)
 80096de:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80096e2:	f106 0a0a 	add.w	sl, r6, #10
 80096e6:	f04f 0900 	mov.w	r9, #0
 80096ea:	e009      	b.n	8009700 <d_print_mod+0x94>
 80096ec:	460b      	mov	r3, r1
 80096ee:	3101      	adds	r1, #1
 80096f0:	45b2      	cmp	sl, r6
 80096f2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80096f6:	54e7      	strb	r7, [r4, r3]
 80096f8:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 80096fc:	f000 81b0 	beq.w	8009a60 <d_print_mod+0x3f4>
 8009700:	29ff      	cmp	r1, #255	; 0xff
 8009702:	f816 7b01 	ldrb.w	r7, [r6], #1
 8009706:	d1f1      	bne.n	80096ec <d_print_mod+0x80>
 8009708:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800970c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8009710:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009714:	4620      	mov	r0, r4
 8009716:	4798      	blx	r3
 8009718:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800971c:	2101      	movs	r1, #1
 800971e:	440b      	add	r3, r1
 8009720:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009724:	2300      	movs	r3, #0
 8009726:	e7e3      	b.n	80096f0 <d_print_mod+0x84>
 8009728:	686b      	ldr	r3, [r5, #4]
 800972a:	f8d0 5124 	ldr.w	r5, [r0, #292]	; 0x124
 800972e:	461a      	mov	r2, r3
 8009730:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 8009734:	4620      	mov	r0, r4
 8009736:	e88d 0028 	stmia.w	sp, {r3, r5}
 800973a:	f7fd fb6f 	bl	8006e1c <d_print_comp_inner>
 800973e:	9b01      	ldr	r3, [sp, #4]
 8009740:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8009744:	b002      	add	sp, #8
 8009746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800974a:	4dbe      	ldr	r5, [pc, #760]	; (8009a44 <d_print_mod+0x3d8>)
 800974c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8009750:	f105 0709 	add.w	r7, r5, #9
 8009754:	f04f 0800 	mov.w	r8, #0
 8009758:	e008      	b.n	800976c <d_print_mod+0x100>
 800975a:	460b      	mov	r3, r1
 800975c:	3101      	adds	r1, #1
 800975e:	42af      	cmp	r7, r5
 8009760:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009764:	54e6      	strb	r6, [r4, r3]
 8009766:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800976a:	d0eb      	beq.n	8009744 <d_print_mod+0xd8>
 800976c:	29ff      	cmp	r1, #255	; 0xff
 800976e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009772:	d1f2      	bne.n	800975a <d_print_mod+0xee>
 8009774:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009778:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800977c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009780:	4620      	mov	r0, r4
 8009782:	4798      	blx	r3
 8009784:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009788:	2101      	movs	r1, #1
 800978a:	440b      	add	r3, r1
 800978c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009790:	2300      	movs	r3, #0
 8009792:	e7e4      	b.n	800975e <d_print_mod+0xf2>
 8009794:	4dac      	ldr	r5, [pc, #688]	; (8009a48 <d_print_mod+0x3dc>)
 8009796:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800979a:	f105 0709 	add.w	r7, r5, #9
 800979e:	f04f 0800 	mov.w	r8, #0
 80097a2:	e008      	b.n	80097b6 <d_print_mod+0x14a>
 80097a4:	460b      	mov	r3, r1
 80097a6:	3101      	adds	r1, #1
 80097a8:	42af      	cmp	r7, r5
 80097aa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80097ae:	54e6      	strb	r6, [r4, r3]
 80097b0:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80097b4:	d0c6      	beq.n	8009744 <d_print_mod+0xd8>
 80097b6:	29ff      	cmp	r1, #255	; 0xff
 80097b8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80097bc:	d1f2      	bne.n	80097a4 <d_print_mod+0x138>
 80097be:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80097c2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80097c6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80097ca:	4620      	mov	r0, r4
 80097cc:	4798      	blx	r3
 80097ce:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80097d2:	2101      	movs	r1, #1
 80097d4:	440b      	add	r3, r1
 80097d6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80097da:	2300      	movs	r3, #0
 80097dc:	e7e4      	b.n	80097a8 <d_print_mod+0x13c>
 80097de:	4d9b      	ldr	r5, [pc, #620]	; (8009a4c <d_print_mod+0x3e0>)
 80097e0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80097e4:	1daf      	adds	r7, r5, #6
 80097e6:	f04f 0800 	mov.w	r8, #0
 80097ea:	e008      	b.n	80097fe <d_print_mod+0x192>
 80097ec:	460b      	mov	r3, r1
 80097ee:	3101      	adds	r1, #1
 80097f0:	42af      	cmp	r7, r5
 80097f2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80097f6:	54e6      	strb	r6, [r4, r3]
 80097f8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80097fc:	d0a2      	beq.n	8009744 <d_print_mod+0xd8>
 80097fe:	29ff      	cmp	r1, #255	; 0xff
 8009800:	f815 6b01 	ldrb.w	r6, [r5], #1
 8009804:	d1f2      	bne.n	80097ec <d_print_mod+0x180>
 8009806:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800980a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800980e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009812:	4620      	mov	r0, r4
 8009814:	4798      	blx	r3
 8009816:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800981a:	2101      	movs	r1, #1
 800981c:	440b      	add	r3, r1
 800981e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009822:	2300      	movs	r3, #0
 8009824:	e7e4      	b.n	80097f0 <d_print_mod+0x184>
 8009826:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 800982a:	2bff      	cmp	r3, #255	; 0xff
 800982c:	f000 8175 	beq.w	8009b1a <d_print_mod+0x4ae>
 8009830:	1c59      	adds	r1, r3, #1
 8009832:	2220      	movs	r2, #32
 8009834:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009838:	54e2      	strb	r2, [r4, r3]
 800983a:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800983e:	29ff      	cmp	r1, #255	; 0xff
 8009840:	f000 8139 	beq.w	8009ab6 <d_print_mod+0x44a>
 8009844:	1c4a      	adds	r2, r1, #1
 8009846:	2326      	movs	r3, #38	; 0x26
 8009848:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800984c:	5463      	strb	r3, [r4, r1]
 800984e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009852:	b002      	add	sp, #8
 8009854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009858:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 800985c:	2bff      	cmp	r3, #255	; 0xff
 800985e:	f000 816d 	beq.w	8009b3c <d_print_mod+0x4d0>
 8009862:	1c59      	adds	r1, r3, #1
 8009864:	2220      	movs	r2, #32
 8009866:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800986a:	54e2      	strb	r2, [r4, r3]
 800986c:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8009870:	4d77      	ldr	r5, [pc, #476]	; (8009a50 <d_print_mod+0x3e4>)
 8009872:	f04f 0800 	mov.w	r8, #0
 8009876:	1caf      	adds	r7, r5, #2
 8009878:	e009      	b.n	800988e <d_print_mod+0x222>
 800987a:	460b      	mov	r3, r1
 800987c:	3101      	adds	r1, #1
 800987e:	42af      	cmp	r7, r5
 8009880:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009884:	54e6      	strb	r6, [r4, r3]
 8009886:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800988a:	f43f af5b 	beq.w	8009744 <d_print_mod+0xd8>
 800988e:	29ff      	cmp	r1, #255	; 0xff
 8009890:	f815 6b01 	ldrb.w	r6, [r5], #1
 8009894:	d1f1      	bne.n	800987a <d_print_mod+0x20e>
 8009896:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800989a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800989e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80098a2:	4620      	mov	r0, r4
 80098a4:	4798      	blx	r3
 80098a6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80098aa:	2101      	movs	r1, #1
 80098ac:	440b      	add	r3, r1
 80098ae:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80098b2:	2300      	movs	r3, #0
 80098b4:	e7e3      	b.n	800987e <d_print_mod+0x212>
 80098b6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80098ba:	29ff      	cmp	r1, #255	; 0xff
 80098bc:	f000 810c 	beq.w	8009ad8 <d_print_mod+0x46c>
 80098c0:	1c4a      	adds	r2, r1, #1
 80098c2:	2320      	movs	r3, #32
 80098c4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80098c8:	5463      	strb	r3, [r4, r1]
 80098ca:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80098ce:	68ab      	ldr	r3, [r5, #8]
 80098d0:	4641      	mov	r1, r8
 80098d2:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 80098d6:	461a      	mov	r2, r3
 80098d8:	e72a      	b.n	8009730 <d_print_mod+0xc4>
 80098da:	f011 0804 	ands.w	r8, r1, #4
 80098de:	f47f af31 	bne.w	8009744 <d_print_mod+0xd8>
 80098e2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80098e6:	29ff      	cmp	r1, #255	; 0xff
 80098e8:	f000 8139 	beq.w	8009b5e <d_print_mod+0x4f2>
 80098ec:	1c4a      	adds	r2, r1, #1
 80098ee:	232a      	movs	r3, #42	; 0x2a
 80098f0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80098f4:	5463      	strb	r3, [r4, r1]
 80098f6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80098fa:	e723      	b.n	8009744 <d_print_mod+0xd8>
 80098fc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8009900:	e79d      	b.n	800983e <d_print_mod+0x1d2>
 8009902:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8009906:	e7b3      	b.n	8009870 <d_print_mod+0x204>
 8009908:	4d52      	ldr	r5, [pc, #328]	; (8009a54 <d_print_mod+0x3e8>)
 800990a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800990e:	f105 0708 	add.w	r7, r5, #8
 8009912:	f04f 0800 	mov.w	r8, #0
 8009916:	e009      	b.n	800992c <d_print_mod+0x2c0>
 8009918:	460b      	mov	r3, r1
 800991a:	3101      	adds	r1, #1
 800991c:	42af      	cmp	r7, r5
 800991e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009922:	54e6      	strb	r6, [r4, r3]
 8009924:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8009928:	f43f af0c 	beq.w	8009744 <d_print_mod+0xd8>
 800992c:	29ff      	cmp	r1, #255	; 0xff
 800992e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009932:	d1f1      	bne.n	8009918 <d_print_mod+0x2ac>
 8009934:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009938:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800993c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009940:	4620      	mov	r0, r4
 8009942:	4798      	blx	r3
 8009944:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009948:	2101      	movs	r1, #1
 800994a:	440b      	add	r3, r1
 800994c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009950:	2300      	movs	r3, #0
 8009952:	e7e3      	b.n	800991c <d_print_mod+0x2b0>
 8009954:	4d40      	ldr	r5, [pc, #256]	; (8009a58 <d_print_mod+0x3ec>)
 8009956:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800995a:	f105 070a 	add.w	r7, r5, #10
 800995e:	f04f 0800 	mov.w	r8, #0
 8009962:	e009      	b.n	8009978 <d_print_mod+0x30c>
 8009964:	460b      	mov	r3, r1
 8009966:	3101      	adds	r1, #1
 8009968:	42af      	cmp	r7, r5
 800996a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800996e:	54e6      	strb	r6, [r4, r3]
 8009970:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8009974:	f43f aee6 	beq.w	8009744 <d_print_mod+0xd8>
 8009978:	29ff      	cmp	r1, #255	; 0xff
 800997a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800997e:	d1f1      	bne.n	8009964 <d_print_mod+0x2f8>
 8009980:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009984:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8009988:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800998c:	4620      	mov	r0, r4
 800998e:	4798      	blx	r3
 8009990:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009994:	2101      	movs	r1, #1
 8009996:	440b      	add	r3, r1
 8009998:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800999c:	2300      	movs	r3, #0
 800999e:	e7e3      	b.n	8009968 <d_print_mod+0x2fc>
 80099a0:	f890 3104 	ldrb.w	r3, [r0, #260]	; 0x104
 80099a4:	2b28      	cmp	r3, #40	; 0x28
 80099a6:	d00a      	beq.n	80099be <d_print_mod+0x352>
 80099a8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80099ac:	29ff      	cmp	r1, #255	; 0xff
 80099ae:	d072      	beq.n	8009a96 <d_print_mod+0x42a>
 80099b0:	1c4a      	adds	r2, r1, #1
 80099b2:	2320      	movs	r3, #32
 80099b4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80099b8:	5463      	strb	r3, [r4, r1]
 80099ba:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80099be:	686b      	ldr	r3, [r5, #4]
 80099c0:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 80099c4:	4641      	mov	r1, r8
 80099c6:	461a      	mov	r2, r3
 80099c8:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 80099cc:	4620      	mov	r0, r4
 80099ce:	e88d 0028 	stmia.w	sp, {r3, r5}
 80099d2:	f7fd fa23 	bl	8006e1c <d_print_comp_inner>
 80099d6:	4d21      	ldr	r5, [pc, #132]	; (8009a5c <d_print_mod+0x3f0>)
 80099d8:	9b01      	ldr	r3, [sp, #4]
 80099da:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80099de:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80099e2:	1cef      	adds	r7, r5, #3
 80099e4:	f04f 0800 	mov.w	r8, #0
 80099e8:	e009      	b.n	80099fe <d_print_mod+0x392>
 80099ea:	460b      	mov	r3, r1
 80099ec:	3101      	adds	r1, #1
 80099ee:	42af      	cmp	r7, r5
 80099f0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80099f4:	54e6      	strb	r6, [r4, r3]
 80099f6:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80099fa:	f43f aea3 	beq.w	8009744 <d_print_mod+0xd8>
 80099fe:	29ff      	cmp	r1, #255	; 0xff
 8009a00:	f815 6b01 	ldrb.w	r6, [r5], #1
 8009a04:	d1f1      	bne.n	80099ea <d_print_mod+0x37e>
 8009a06:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009a0a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8009a0e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009a12:	4620      	mov	r0, r4
 8009a14:	4798      	blx	r3
 8009a16:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009a1a:	2101      	movs	r1, #1
 8009a1c:	440b      	add	r3, r1
 8009a1e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009a22:	2300      	movs	r3, #0
 8009a24:	e7e3      	b.n	80099ee <d_print_mod+0x382>
 8009a26:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
 8009a2a:	462a      	mov	r2, r5
 8009a2c:	f8c0 d124 	str.w	sp, [r0, #292]	; 0x124
 8009a30:	9301      	str	r3, [sp, #4]
 8009a32:	9500      	str	r5, [sp, #0]
 8009a34:	f7fd f9f2 	bl	8006e1c <d_print_comp_inner>
 8009a38:	9b01      	ldr	r3, [sp, #4]
 8009a3a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8009a3e:	e681      	b.n	8009744 <d_print_mod+0xd8>
 8009a40:	08012f94 	.word	0x08012f94
 8009a44:	08012f53 	.word	0x08012f53
 8009a48:	08012f5f 	.word	0x08012f5f
 8009a4c:	08012f6c 	.word	0x08012f6c
 8009a50:	08012f74 	.word	0x08012f74
 8009a54:	08012f77 	.word	0x08012f77
 8009a58:	08012f84 	.word	0x08012f84
 8009a5c:	08012f90 	.word	0x08012f90
 8009a60:	686b      	ldr	r3, [r5, #4]
 8009a62:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 8009a66:	461a      	mov	r2, r3
 8009a68:	4641      	mov	r1, r8
 8009a6a:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 8009a6e:	4620      	mov	r0, r4
 8009a70:	e88d 0028 	stmia.w	sp, {r3, r5}
 8009a74:	f7fd f9d2 	bl	8006e1c <d_print_comp_inner>
 8009a78:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009a7c:	9b01      	ldr	r3, [sp, #4]
 8009a7e:	29ff      	cmp	r1, #255	; 0xff
 8009a80:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8009a84:	d038      	beq.n	8009af8 <d_print_mod+0x48c>
 8009a86:	1c4a      	adds	r2, r1, #1
 8009a88:	2329      	movs	r3, #41	; 0x29
 8009a8a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009a8e:	5463      	strb	r3, [r4, r1]
 8009a90:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009a94:	e656      	b.n	8009744 <d_print_mod+0xd8>
 8009a96:	2600      	movs	r6, #0
 8009a98:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009a9c:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009aa0:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8009aa4:	4798      	blx	r3
 8009aa6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009aaa:	2201      	movs	r2, #1
 8009aac:	4413      	add	r3, r2
 8009aae:	4631      	mov	r1, r6
 8009ab0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009ab4:	e77d      	b.n	80099b2 <d_print_mod+0x346>
 8009ab6:	2500      	movs	r5, #0
 8009ab8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009abc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009ac0:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009ac4:	4620      	mov	r0, r4
 8009ac6:	4798      	blx	r3
 8009ac8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009acc:	2201      	movs	r2, #1
 8009ace:	4413      	add	r3, r2
 8009ad0:	4629      	mov	r1, r5
 8009ad2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009ad6:	e6b6      	b.n	8009846 <d_print_mod+0x1da>
 8009ad8:	2600      	movs	r6, #0
 8009ada:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009ade:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009ae2:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8009ae6:	4798      	blx	r3
 8009ae8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009aec:	2201      	movs	r2, #1
 8009aee:	4413      	add	r3, r2
 8009af0:	4631      	mov	r1, r6
 8009af2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009af6:	e6e4      	b.n	80098c2 <d_print_mod+0x256>
 8009af8:	2500      	movs	r5, #0
 8009afa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009afe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009b02:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009b06:	4620      	mov	r0, r4
 8009b08:	4798      	blx	r3
 8009b0a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009b0e:	2201      	movs	r2, #1
 8009b10:	4413      	add	r3, r2
 8009b12:	4629      	mov	r1, r5
 8009b14:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009b18:	e7b6      	b.n	8009a88 <d_print_mod+0x41c>
 8009b1a:	2500      	movs	r5, #0
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009b22:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009b26:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8009b2a:	4798      	blx	r3
 8009b2c:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8009b30:	2101      	movs	r1, #1
 8009b32:	440a      	add	r2, r1
 8009b34:	462b      	mov	r3, r5
 8009b36:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8009b3a:	e67a      	b.n	8009832 <d_print_mod+0x1c6>
 8009b3c:	2500      	movs	r5, #0
 8009b3e:	4619      	mov	r1, r3
 8009b40:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009b44:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009b48:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8009b4c:	4798      	blx	r3
 8009b4e:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8009b52:	2101      	movs	r1, #1
 8009b54:	440a      	add	r2, r1
 8009b56:	462b      	mov	r3, r5
 8009b58:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8009b5c:	e682      	b.n	8009864 <d_print_mod+0x1f8>
 8009b5e:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8009b62:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8009b66:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 8009b6a:	4798      	blx	r3
 8009b6c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009b70:	2201      	movs	r2, #1
 8009b72:	4413      	add	r3, r2
 8009b74:	4641      	mov	r1, r8
 8009b76:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009b7a:	e6b8      	b.n	80098ee <d_print_mod+0x282>

08009b7c <d_print_mod_list>:
 8009b7c:	2a00      	cmp	r2, #0
 8009b7e:	f000 809c 	beq.w	8009cba <d_print_mod_list+0x13e>
 8009b82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b86:	461e      	mov	r6, r3
 8009b88:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8009b8c:	b089      	sub	sp, #36	; 0x24
 8009b8e:	4605      	mov	r5, r0
 8009b90:	bb33      	cbnz	r3, 8009be0 <d_print_mod_list+0x64>
 8009b92:	460f      	mov	r7, r1
 8009b94:	4614      	mov	r4, r2
 8009b96:	f04f 0801 	mov.w	r8, #1
 8009b9a:	e002      	b.n	8009ba2 <d_print_mod_list+0x26>
 8009b9c:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
 8009ba0:	b9f3      	cbnz	r3, 8009be0 <d_print_mod_list+0x64>
 8009ba2:	68a3      	ldr	r3, [r4, #8]
 8009ba4:	b9cb      	cbnz	r3, 8009bda <d_print_mod_list+0x5e>
 8009ba6:	6862      	ldr	r2, [r4, #4]
 8009ba8:	7813      	ldrb	r3, [r2, #0]
 8009baa:	b91e      	cbnz	r6, 8009bb4 <d_print_mod_list+0x38>
 8009bac:	f1a3 011c 	sub.w	r1, r3, #28
 8009bb0:	2904      	cmp	r1, #4
 8009bb2:	d912      	bls.n	8009bda <d_print_mod_list+0x5e>
 8009bb4:	68e1      	ldr	r1, [r4, #12]
 8009bb6:	2b29      	cmp	r3, #41	; 0x29
 8009bb8:	f8c4 8008 	str.w	r8, [r4, #8]
 8009bbc:	f8d5 9110 	ldr.w	r9, [r5, #272]	; 0x110
 8009bc0:	f8c5 1110 	str.w	r1, [r5, #272]	; 0x110
 8009bc4:	d00f      	beq.n	8009be6 <d_print_mod_list+0x6a>
 8009bc6:	2b2a      	cmp	r3, #42	; 0x2a
 8009bc8:	d018      	beq.n	8009bfc <d_print_mod_list+0x80>
 8009bca:	2b02      	cmp	r3, #2
 8009bcc:	d021      	beq.n	8009c12 <d_print_mod_list+0x96>
 8009bce:	4639      	mov	r1, r7
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	f7ff fd4b 	bl	800966c <d_print_mod>
 8009bd6:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8009bda:	6824      	ldr	r4, [r4, #0]
 8009bdc:	2c00      	cmp	r4, #0
 8009bde:	d1dd      	bne.n	8009b9c <d_print_mod_list+0x20>
 8009be0:	b009      	add	sp, #36	; 0x24
 8009be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009be6:	6823      	ldr	r3, [r4, #0]
 8009be8:	3208      	adds	r2, #8
 8009bea:	4639      	mov	r1, r7
 8009bec:	4628      	mov	r0, r5
 8009bee:	f000 f9d7 	bl	8009fa0 <d_print_function_type.isra.11>
 8009bf2:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8009bf6:	b009      	add	sp, #36	; 0x24
 8009bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bfc:	6823      	ldr	r3, [r4, #0]
 8009bfe:	3204      	adds	r2, #4
 8009c00:	4639      	mov	r1, r7
 8009c02:	4628      	mov	r0, r5
 8009c04:	f000 f8f0 	bl	8009de8 <d_print_array_type.isra.10>
 8009c08:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8009c0c:	b009      	add	sp, #36	; 0x24
 8009c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c12:	2600      	movs	r6, #0
 8009c14:	f8d5 8114 	ldr.w	r8, [r5, #276]	; 0x114
 8009c18:	f8c5 6114 	str.w	r6, [r5, #276]	; 0x114
 8009c1c:	6852      	ldr	r2, [r2, #4]
 8009c1e:	4639      	mov	r1, r7
 8009c20:	4628      	mov	r0, r5
 8009c22:	f7ff fd13 	bl	800964c <d_print_comp>
 8009c26:	f017 0b04 	ands.w	fp, r7, #4
 8009c2a:	f8c5 8114 	str.w	r8, [r5, #276]	; 0x114
 8009c2e:	d020      	beq.n	8009c72 <d_print_mod_list+0xf6>
 8009c30:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009c34:	29ff      	cmp	r1, #255	; 0xff
 8009c36:	f000 80be 	beq.w	8009db6 <d_print_mod_list+0x23a>
 8009c3a:	1c4a      	adds	r2, r1, #1
 8009c3c:	232e      	movs	r3, #46	; 0x2e
 8009c3e:	f8c5 2100 	str.w	r2, [r5, #256]	; 0x100
 8009c42:	546b      	strb	r3, [r5, r1]
 8009c44:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
 8009c48:	6863      	ldr	r3, [r4, #4]
 8009c4a:	689c      	ldr	r4, [r3, #8]
 8009c4c:	7823      	ldrb	r3, [r4, #0]
 8009c4e:	2b45      	cmp	r3, #69	; 0x45
 8009c50:	d102      	bne.n	8009c58 <d_print_mod_list+0xdc>
 8009c52:	e033      	b.n	8009cbc <d_print_mod_list+0x140>
 8009c54:	6864      	ldr	r4, [r4, #4]
 8009c56:	7823      	ldrb	r3, [r4, #0]
 8009c58:	3b1c      	subs	r3, #28
 8009c5a:	2b04      	cmp	r3, #4
 8009c5c:	d9fa      	bls.n	8009c54 <d_print_mod_list+0xd8>
 8009c5e:	4622      	mov	r2, r4
 8009c60:	4639      	mov	r1, r7
 8009c62:	4628      	mov	r0, r5
 8009c64:	f7ff fcf2 	bl	800964c <d_print_comp>
 8009c68:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8009c6c:	b009      	add	sp, #36	; 0x24
 8009c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c72:	4e59      	ldr	r6, [pc, #356]	; (8009dd8 <d_print_mod_list+0x25c>)
 8009c74:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009c78:	f106 0a02 	add.w	sl, r6, #2
 8009c7c:	e009      	b.n	8009c92 <d_print_mod_list+0x116>
 8009c7e:	460b      	mov	r3, r1
 8009c80:	3101      	adds	r1, #1
 8009c82:	45b2      	cmp	sl, r6
 8009c84:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8009c88:	f805 8003 	strb.w	r8, [r5, r3]
 8009c8c:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8009c90:	d0da      	beq.n	8009c48 <d_print_mod_list+0xcc>
 8009c92:	29ff      	cmp	r1, #255	; 0xff
 8009c94:	f816 8b01 	ldrb.w	r8, [r6], #1
 8009c98:	d1f1      	bne.n	8009c7e <d_print_mod_list+0x102>
 8009c9a:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009c9e:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8009ca2:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009ca6:	4628      	mov	r0, r5
 8009ca8:	4798      	blx	r3
 8009caa:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009cae:	2101      	movs	r1, #1
 8009cb0:	440b      	add	r3, r1
 8009cb2:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	e7e3      	b.n	8009c82 <d_print_mod_list+0x106>
 8009cba:	4770      	bx	lr
 8009cbc:	4e47      	ldr	r6, [pc, #284]	; (8009ddc <d_print_mod_list+0x260>)
 8009cbe:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009cc2:	f106 0a0d 	add.w	sl, r6, #13
 8009cc6:	f04f 0b00 	mov.w	fp, #0
 8009cca:	e009      	b.n	8009ce0 <d_print_mod_list+0x164>
 8009ccc:	460b      	mov	r3, r1
 8009cce:	3101      	adds	r1, #1
 8009cd0:	45b2      	cmp	sl, r6
 8009cd2:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8009cd6:	f805 8003 	strb.w	r8, [r5, r3]
 8009cda:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8009cde:	d013      	beq.n	8009d08 <d_print_mod_list+0x18c>
 8009ce0:	29ff      	cmp	r1, #255	; 0xff
 8009ce2:	f816 8b01 	ldrb.w	r8, [r6], #1
 8009ce6:	d1f1      	bne.n	8009ccc <d_print_mod_list+0x150>
 8009ce8:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009cec:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8009cf0:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009cf4:	4628      	mov	r0, r5
 8009cf6:	4798      	blx	r3
 8009cf8:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009cfc:	2101      	movs	r1, #1
 8009cfe:	440b      	add	r3, r1
 8009d00:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009d04:	2300      	movs	r3, #0
 8009d06:	e7e3      	b.n	8009cd0 <d_print_mod_list+0x154>
 8009d08:	68a2      	ldr	r2, [r4, #8]
 8009d0a:	a801      	add	r0, sp, #4
 8009d0c:	3201      	adds	r2, #1
 8009d0e:	4934      	ldr	r1, [pc, #208]	; (8009de0 <d_print_mod_list+0x264>)
 8009d10:	f006 ff3c 	bl	8010b8c <siprintf>
 8009d14:	a801      	add	r0, sp, #4
 8009d16:	f004 fe11 	bl	800e93c <strlen>
 8009d1a:	b328      	cbz	r0, 8009d68 <d_print_mod_list+0x1ec>
 8009d1c:	ae01      	add	r6, sp, #4
 8009d1e:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009d22:	eb06 0a00 	add.w	sl, r6, r0
 8009d26:	f04f 0b00 	mov.w	fp, #0
 8009d2a:	e009      	b.n	8009d40 <d_print_mod_list+0x1c4>
 8009d2c:	460b      	mov	r3, r1
 8009d2e:	3101      	adds	r1, #1
 8009d30:	45b2      	cmp	sl, r6
 8009d32:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8009d36:	f805 8003 	strb.w	r8, [r5, r3]
 8009d3a:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8009d3e:	d015      	beq.n	8009d6c <d_print_mod_list+0x1f0>
 8009d40:	29ff      	cmp	r1, #255	; 0xff
 8009d42:	f816 8b01 	ldrb.w	r8, [r6], #1
 8009d46:	d1f1      	bne.n	8009d2c <d_print_mod_list+0x1b0>
 8009d48:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009d4c:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8009d50:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009d54:	4628      	mov	r0, r5
 8009d56:	4798      	blx	r3
 8009d58:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009d5c:	2101      	movs	r1, #1
 8009d5e:	440b      	add	r3, r1
 8009d60:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009d64:	2300      	movs	r3, #0
 8009d66:	e7e3      	b.n	8009d30 <d_print_mod_list+0x1b4>
 8009d68:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8009d6c:	4e1d      	ldr	r6, [pc, #116]	; (8009de4 <d_print_mod_list+0x268>)
 8009d6e:	f04f 0b00 	mov.w	fp, #0
 8009d72:	f106 0a03 	add.w	sl, r6, #3
 8009d76:	e00a      	b.n	8009d8e <d_print_mod_list+0x212>
 8009d78:	460b      	mov	r3, r1
 8009d7a:	3101      	adds	r1, #1
 8009d7c:	4556      	cmp	r6, sl
 8009d7e:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8009d82:	f805 8003 	strb.w	r8, [r5, r3]
 8009d86:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8009d8a:	f43f af63 	beq.w	8009c54 <d_print_mod_list+0xd8>
 8009d8e:	29ff      	cmp	r1, #255	; 0xff
 8009d90:	f816 8b01 	ldrb.w	r8, [r6], #1
 8009d94:	d1f0      	bne.n	8009d78 <d_print_mod_list+0x1fc>
 8009d96:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009d9a:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8009d9e:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009da2:	4628      	mov	r0, r5
 8009da4:	4798      	blx	r3
 8009da6:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009daa:	2101      	movs	r1, #1
 8009dac:	440b      	add	r3, r1
 8009dae:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009db2:	2300      	movs	r3, #0
 8009db4:	e7e2      	b.n	8009d7c <d_print_mod_list+0x200>
 8009db6:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009dba:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8009dbe:	f885 60ff 	strb.w	r6, [r5, #255]	; 0xff
 8009dc2:	4628      	mov	r0, r5
 8009dc4:	4798      	blx	r3
 8009dc6:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8009dca:	2201      	movs	r2, #1
 8009dcc:	4413      	add	r3, r2
 8009dce:	4631      	mov	r1, r6
 8009dd0:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8009dd4:	e732      	b.n	8009c3c <d_print_mod_list+0xc0>
 8009dd6:	bf00      	nop
 8009dd8:	08012cd4 	.word	0x08012cd4
 8009ddc:	08012cd8 	.word	0x08012cd8
 8009de0:	08012ce8 	.word	0x08012ce8
 8009de4:	08012cec 	.word	0x08012cec

08009de8 <d_print_array_type.isra.10>:
 8009de8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dec:	4604      	mov	r4, r0
 8009dee:	460f      	mov	r7, r1
 8009df0:	4690      	mov	r8, r2
 8009df2:	b163      	cbz	r3, 8009e0e <d_print_array_type.isra.10+0x26>
 8009df4:	461e      	mov	r6, r3
 8009df6:	461a      	mov	r2, r3
 8009df8:	6893      	ldr	r3, [r2, #8]
 8009dfa:	b393      	cbz	r3, 8009e62 <d_print_array_type.isra.10+0x7a>
 8009dfc:	6812      	ldr	r2, [r2, #0]
 8009dfe:	2a00      	cmp	r2, #0
 8009e00:	d1fa      	bne.n	8009df8 <d_print_array_type.isra.10+0x10>
 8009e02:	4613      	mov	r3, r2
 8009e04:	4639      	mov	r1, r7
 8009e06:	4632      	mov	r2, r6
 8009e08:	4620      	mov	r0, r4
 8009e0a:	f7ff feb7 	bl	8009b7c <d_print_mod_list>
 8009e0e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009e12:	29ff      	cmp	r1, #255	; 0xff
 8009e14:	f000 808e 	beq.w	8009f34 <d_print_array_type.isra.10+0x14c>
 8009e18:	1c4b      	adds	r3, r1, #1
 8009e1a:	2220      	movs	r2, #32
 8009e1c:	2bff      	cmp	r3, #255	; 0xff
 8009e1e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8009e22:	5462      	strb	r2, [r4, r1]
 8009e24:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8009e28:	d069      	beq.n	8009efe <d_print_array_type.isra.10+0x116>
 8009e2a:	225b      	movs	r2, #91	; 0x5b
 8009e2c:	1c59      	adds	r1, r3, #1
 8009e2e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009e32:	54e2      	strb	r2, [r4, r3]
 8009e34:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8009e38:	f8d8 2000 	ldr.w	r2, [r8]
 8009e3c:	b12a      	cbz	r2, 8009e4a <d_print_array_type.isra.10+0x62>
 8009e3e:	4639      	mov	r1, r7
 8009e40:	4620      	mov	r0, r4
 8009e42:	f7ff fc03 	bl	800964c <d_print_comp>
 8009e46:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009e4a:	29ff      	cmp	r1, #255	; 0xff
 8009e4c:	f000 8083 	beq.w	8009f56 <d_print_array_type.isra.10+0x16e>
 8009e50:	1c4a      	adds	r2, r1, #1
 8009e52:	235d      	movs	r3, #93	; 0x5d
 8009e54:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8009e58:	5463      	strb	r3, [r4, r1]
 8009e5a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009e5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e62:	6852      	ldr	r2, [r2, #4]
 8009e64:	7812      	ldrb	r2, [r2, #0]
 8009e66:	2a2a      	cmp	r2, #42	; 0x2a
 8009e68:	d040      	beq.n	8009eec <d_print_array_type.isra.10+0x104>
 8009e6a:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8009f9c <d_print_array_type.isra.10+0x1b4>
 8009e6e:	461d      	mov	r5, r3
 8009e70:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8009e74:	f109 0b02 	add.w	fp, r9, #2
 8009e78:	e00a      	b.n	8009e90 <d_print_array_type.isra.10+0xa8>
 8009e7a:	460b      	mov	r3, r1
 8009e7c:	45cb      	cmp	fp, r9
 8009e7e:	f101 0101 	add.w	r1, r1, #1
 8009e82:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009e86:	f804 a003 	strb.w	sl, [r4, r3]
 8009e8a:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8009e8e:	d01b      	beq.n	8009ec8 <d_print_array_type.isra.10+0xe0>
 8009e90:	29ff      	cmp	r1, #255	; 0xff
 8009e92:	f819 ab01 	ldrb.w	sl, [r9], #1
 8009e96:	d1f0      	bne.n	8009e7a <d_print_array_type.isra.10+0x92>
 8009e98:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009e9c:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009ea0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	4798      	blx	r3
 8009ea8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009eac:	2101      	movs	r1, #1
 8009eae:	440b      	add	r3, r1
 8009eb0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009eb4:	45cb      	cmp	fp, r9
 8009eb6:	f04f 0300 	mov.w	r3, #0
 8009eba:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009ebe:	f804 a003 	strb.w	sl, [r4, r3]
 8009ec2:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8009ec6:	d1e3      	bne.n	8009e90 <d_print_array_type.isra.10+0xa8>
 8009ec8:	2300      	movs	r3, #0
 8009eca:	4632      	mov	r2, r6
 8009ecc:	4639      	mov	r1, r7
 8009ece:	4620      	mov	r0, r4
 8009ed0:	f7ff fe54 	bl	8009b7c <d_print_mod_list>
 8009ed4:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8009ed8:	2bff      	cmp	r3, #255	; 0xff
 8009eda:	d04d      	beq.n	8009f78 <d_print_array_type.isra.10+0x190>
 8009edc:	1c59      	adds	r1, r3, #1
 8009ede:	2229      	movs	r2, #41	; 0x29
 8009ee0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009ee4:	54e2      	strb	r2, [r4, r3]
 8009ee6:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8009eea:	e792      	b.n	8009e12 <d_print_array_type.isra.10+0x2a>
 8009eec:	4632      	mov	r2, r6
 8009eee:	4639      	mov	r1, r7
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	f7ff fe43 	bl	8009b7c <d_print_mod_list>
 8009ef6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8009efa:	2bff      	cmp	r3, #255	; 0xff
 8009efc:	d195      	bne.n	8009e2a <d_print_array_type.isra.10+0x42>
 8009efe:	2200      	movs	r2, #0
 8009f00:	4619      	mov	r1, r3
 8009f02:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 8009f06:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009f0a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009f0e:	4620      	mov	r0, r4
 8009f10:	4798      	blx	r3
 8009f12:	235b      	movs	r3, #91	; 0x5b
 8009f14:	7023      	strb	r3, [r4, #0]
 8009f16:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8009f1a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009f1e:	f8d8 2000 	ldr.w	r2, [r8]
 8009f22:	3301      	adds	r3, #1
 8009f24:	2101      	movs	r1, #1
 8009f26:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009f2a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009f2e:	2a00      	cmp	r2, #0
 8009f30:	d185      	bne.n	8009e3e <d_print_array_type.isra.10+0x56>
 8009f32:	e78d      	b.n	8009e50 <d_print_array_type.isra.10+0x68>
 8009f34:	2500      	movs	r5, #0
 8009f36:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009f3a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009f3e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009f42:	4620      	mov	r0, r4
 8009f44:	4798      	blx	r3
 8009f46:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	441a      	add	r2, r3
 8009f4e:	4629      	mov	r1, r5
 8009f50:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8009f54:	e761      	b.n	8009e1a <d_print_array_type.isra.10+0x32>
 8009f56:	2500      	movs	r5, #0
 8009f58:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009f5c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009f60:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009f64:	4620      	mov	r0, r4
 8009f66:	4798      	blx	r3
 8009f68:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	4413      	add	r3, r2
 8009f70:	4629      	mov	r1, r5
 8009f72:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8009f76:	e76c      	b.n	8009e52 <d_print_array_type.isra.10+0x6a>
 8009f78:	2500      	movs	r5, #0
 8009f7a:	4619      	mov	r1, r3
 8009f7c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8009f80:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8009f84:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8009f88:	4620      	mov	r0, r4
 8009f8a:	4798      	blx	r3
 8009f8c:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8009f90:	2101      	movs	r1, #1
 8009f92:	440a      	add	r2, r1
 8009f94:	462b      	mov	r3, r5
 8009f96:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8009f9a:	e7a0      	b.n	8009ede <d_print_array_type.isra.10+0xf6>
 8009f9c:	08012ed0 	.word	0x08012ed0

08009fa0 <d_print_function_type.isra.11>:
 8009fa0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009fa4:	4604      	mov	r4, r0
 8009fa6:	b083      	sub	sp, #12
 8009fa8:	460e      	mov	r6, r1
 8009faa:	4617      	mov	r7, r2
 8009fac:	461d      	mov	r5, r3
 8009fae:	b353      	cbz	r3, 800a006 <d_print_function_type.isra.11+0x66>
 8009fb0:	689b      	ldr	r3, [r3, #8]
 8009fb2:	bb43      	cbnz	r3, 800a006 <d_print_function_type.isra.11+0x66>
 8009fb4:	462a      	mov	r2, r5
 8009fb6:	f04f 0e01 	mov.w	lr, #1
 8009fba:	e006      	b.n	8009fca <d_print_function_type.isra.11+0x2a>
 8009fbc:	f410 6f60 	tst.w	r0, #3584	; 0xe00
 8009fc0:	d15d      	bne.n	800a07e <d_print_function_type.isra.11+0xde>
 8009fc2:	6812      	ldr	r2, [r2, #0]
 8009fc4:	b1fa      	cbz	r2, 800a006 <d_print_function_type.isra.11+0x66>
 8009fc6:	6893      	ldr	r3, [r2, #8]
 8009fc8:	b9eb      	cbnz	r3, 800a006 <d_print_function_type.isra.11+0x66>
 8009fca:	6853      	ldr	r3, [r2, #4]
 8009fcc:	496e      	ldr	r1, [pc, #440]	; (800a188 <d_print_function_type.isra.11+0x1e8>)
 8009fce:	781b      	ldrb	r3, [r3, #0]
 8009fd0:	3b19      	subs	r3, #25
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	fa0e f003 	lsl.w	r0, lr, r3
 8009fd8:	2b12      	cmp	r3, #18
 8009fda:	ea01 0100 	and.w	r1, r1, r0
 8009fde:	d8f0      	bhi.n	8009fc2 <d_print_function_type.isra.11+0x22>
 8009fe0:	2900      	cmp	r1, #0
 8009fe2:	d0eb      	beq.n	8009fbc <d_print_function_type.isra.11+0x1c>
 8009fe4:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8009fe8:	2b20      	cmp	r3, #32
 8009fea:	d04e      	beq.n	800a08a <d_print_function_type.isra.11+0xea>
 8009fec:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8009ff0:	2bff      	cmp	r3, #255	; 0xff
 8009ff2:	f000 80b5 	beq.w	800a160 <d_print_function_type.isra.11+0x1c0>
 8009ff6:	1c59      	adds	r1, r3, #1
 8009ff8:	2220      	movs	r2, #32
 8009ffa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8009ffe:	54e2      	strb	r2, [r4, r3]
 800a000:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a004:	e043      	b.n	800a08e <d_print_function_type.isra.11+0xee>
 800a006:	2200      	movs	r2, #0
 800a008:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 800a00c:	4613      	mov	r3, r2
 800a00e:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 800a012:	4631      	mov	r1, r6
 800a014:	462a      	mov	r2, r5
 800a016:	4620      	mov	r0, r4
 800a018:	f7ff fdb0 	bl	8009b7c <d_print_mod_list>
 800a01c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a020:	29ff      	cmp	r1, #255	; 0xff
 800a022:	d056      	beq.n	800a0d2 <d_print_function_type.isra.11+0x132>
 800a024:	1c4b      	adds	r3, r1, #1
 800a026:	2228      	movs	r2, #40	; 0x28
 800a028:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800a02c:	5462      	strb	r2, [r4, r1]
 800a02e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a032:	6838      	ldr	r0, [r7, #0]
 800a034:	b178      	cbz	r0, 800a056 <d_print_function_type.isra.11+0xb6>
 800a036:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800a03a:	4602      	mov	r2, r0
 800a03c:	9000      	str	r0, [sp, #0]
 800a03e:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 800a042:	4631      	mov	r1, r6
 800a044:	4620      	mov	r0, r4
 800a046:	9301      	str	r3, [sp, #4]
 800a048:	f7fc fee8 	bl	8006e1c <d_print_comp_inner>
 800a04c:	9a01      	ldr	r2, [sp, #4]
 800a04e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800a052:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800a056:	2bff      	cmp	r3, #255	; 0xff
 800a058:	d04d      	beq.n	800a0f6 <d_print_function_type.isra.11+0x156>
 800a05a:	1c5a      	adds	r2, r3, #1
 800a05c:	2029      	movs	r0, #41	; 0x29
 800a05e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a062:	4631      	mov	r1, r6
 800a064:	54e0      	strb	r0, [r4, r3]
 800a066:	462a      	mov	r2, r5
 800a068:	f884 0104 	strb.w	r0, [r4, #260]	; 0x104
 800a06c:	2301      	movs	r3, #1
 800a06e:	4620      	mov	r0, r4
 800a070:	f7ff fd84 	bl	8009b7c <d_print_mod_list>
 800a074:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 800a078:	b003      	add	sp, #12
 800a07a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a07e:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800a082:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 800a086:	2a28      	cmp	r2, #40	; 0x28
 800a088:	d1ae      	bne.n	8009fe8 <d_print_function_type.isra.11+0x48>
 800a08a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a08e:	29ff      	cmp	r1, #255	; 0xff
 800a090:	d054      	beq.n	800a13c <d_print_function_type.isra.11+0x19c>
 800a092:	1c4a      	adds	r2, r1, #1
 800a094:	2328      	movs	r3, #40	; 0x28
 800a096:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a09a:	f04f 0900 	mov.w	r9, #0
 800a09e:	5463      	strb	r3, [r4, r1]
 800a0a0:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 800a0a4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a0a8:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 800a0ac:	464b      	mov	r3, r9
 800a0ae:	462a      	mov	r2, r5
 800a0b0:	4631      	mov	r1, r6
 800a0b2:	4620      	mov	r0, r4
 800a0b4:	f7ff fd62 	bl	8009b7c <d_print_mod_list>
 800a0b8:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800a0bc:	2bff      	cmp	r3, #255	; 0xff
 800a0be:	d02c      	beq.n	800a11a <d_print_function_type.isra.11+0x17a>
 800a0c0:	1c59      	adds	r1, r3, #1
 800a0c2:	2229      	movs	r2, #41	; 0x29
 800a0c4:	29ff      	cmp	r1, #255	; 0xff
 800a0c6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800a0ca:	54e2      	strb	r2, [r4, r3]
 800a0cc:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a0d0:	d1a8      	bne.n	800a024 <d_print_function_type.isra.11+0x84>
 800a0d2:	f04f 0900 	mov.w	r9, #0
 800a0d6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a0da:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a0de:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800a0e2:	4620      	mov	r0, r4
 800a0e4:	4798      	blx	r3
 800a0e6:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	441a      	add	r2, r3
 800a0ee:	4649      	mov	r1, r9
 800a0f0:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a0f4:	e797      	b.n	800a026 <d_print_function_type.isra.11+0x86>
 800a0f6:	2700      	movs	r7, #0
 800a0f8:	4619      	mov	r1, r3
 800a0fa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a0fe:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a102:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800a106:	4620      	mov	r0, r4
 800a108:	4798      	blx	r3
 800a10a:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 800a10e:	2201      	movs	r2, #1
 800a110:	4411      	add	r1, r2
 800a112:	463b      	mov	r3, r7
 800a114:	f8c4 1120 	str.w	r1, [r4, #288]	; 0x120
 800a118:	e7a0      	b.n	800a05c <d_print_function_type.isra.11+0xbc>
 800a11a:	4619      	mov	r1, r3
 800a11c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a120:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a124:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800a128:	4620      	mov	r0, r4
 800a12a:	4798      	blx	r3
 800a12c:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a130:	2101      	movs	r1, #1
 800a132:	440a      	add	r2, r1
 800a134:	464b      	mov	r3, r9
 800a136:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a13a:	e7c2      	b.n	800a0c2 <d_print_function_type.isra.11+0x122>
 800a13c:	f04f 0800 	mov.w	r8, #0
 800a140:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a144:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a148:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a14c:	4620      	mov	r0, r4
 800a14e:	4798      	blx	r3
 800a150:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a154:	2201      	movs	r2, #1
 800a156:	4413      	add	r3, r2
 800a158:	4641      	mov	r1, r8
 800a15a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a15e:	e799      	b.n	800a094 <d_print_function_type.isra.11+0xf4>
 800a160:	f04f 0800 	mov.w	r8, #0
 800a164:	4619      	mov	r1, r3
 800a166:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a16a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a16e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a172:	4620      	mov	r0, r4
 800a174:	4798      	blx	r3
 800a176:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a17a:	2101      	movs	r1, #1
 800a17c:	440a      	add	r2, r1
 800a17e:	4643      	mov	r3, r8
 800a180:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a184:	e738      	b.n	8009ff8 <d_print_function_type.isra.11+0x58>
 800a186:	bf00      	nop
 800a188:	00043107 	.word	0x00043107

0800a18c <d_print_cast.isra.12>:
 800a18c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a190:	4604      	mov	r4, r0
 800a192:	f8d0 0140 	ldr.w	r0, [r0, #320]	; 0x140
 800a196:	b084      	sub	sp, #16
 800a198:	460e      	mov	r6, r1
 800a19a:	4615      	mov	r5, r2
 800a19c:	b138      	cbz	r0, 800a1ae <d_print_cast.isra.12+0x22>
 800a19e:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 800a1a2:	ab04      	add	r3, sp, #16
 800a1a4:	f843 2d10 	str.w	r2, [r3, #-16]!
 800a1a8:	9001      	str	r0, [sp, #4]
 800a1aa:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 800a1ae:	682b      	ldr	r3, [r5, #0]
 800a1b0:	781a      	ldrb	r2, [r3, #0]
 800a1b2:	2a04      	cmp	r2, #4
 800a1b4:	d017      	beq.n	800a1e6 <d_print_cast.isra.12+0x5a>
 800a1b6:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 800a1ba:	a802      	add	r0, sp, #8
 800a1bc:	461a      	mov	r2, r3
 800a1be:	f8c4 0124 	str.w	r0, [r4, #292]	; 0x124
 800a1c2:	4631      	mov	r1, r6
 800a1c4:	4620      	mov	r0, r4
 800a1c6:	9302      	str	r3, [sp, #8]
 800a1c8:	9503      	str	r5, [sp, #12]
 800a1ca:	f7fc fe27 	bl	8006e1c <d_print_comp_inner>
 800a1ce:	9a03      	ldr	r2, [sp, #12]
 800a1d0:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 800a1d4:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800a1d8:	b113      	cbz	r3, 800a1e0 <d_print_cast.isra.12+0x54>
 800a1da:	9b00      	ldr	r3, [sp, #0]
 800a1dc:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 800a1e0:	b004      	add	sp, #16
 800a1e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1e6:	6858      	ldr	r0, [r3, #4]
 800a1e8:	af02      	add	r7, sp, #8
 800a1ea:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	9002      	str	r0, [sp, #8]
 800a1f2:	f8c4 7124 	str.w	r7, [r4, #292]	; 0x124
 800a1f6:	4631      	mov	r1, r6
 800a1f8:	4620      	mov	r0, r4
 800a1fa:	9303      	str	r3, [sp, #12]
 800a1fc:	f7fc fe0e 	bl	8006e1c <d_print_comp_inner>
 800a200:	9a03      	ldr	r2, [sp, #12]
 800a202:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 800a206:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800a20a:	b113      	cbz	r3, 800a212 <d_print_cast.isra.12+0x86>
 800a20c:	9b00      	ldr	r3, [sp, #0]
 800a20e:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 800a212:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800a216:	2b3c      	cmp	r3, #60	; 0x3c
 800a218:	d02c      	beq.n	800a274 <d_print_cast.isra.12+0xe8>
 800a21a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a21e:	29ff      	cmp	r1, #255	; 0xff
 800a220:	d051      	beq.n	800a2c6 <d_print_cast.isra.12+0x13a>
 800a222:	1c4a      	adds	r2, r1, #1
 800a224:	233c      	movs	r3, #60	; 0x3c
 800a226:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a22a:	5463      	strb	r3, [r4, r1]
 800a22c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a230:	682b      	ldr	r3, [r5, #0]
 800a232:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 800a236:	689b      	ldr	r3, [r3, #8]
 800a238:	4631      	mov	r1, r6
 800a23a:	461a      	mov	r2, r3
 800a23c:	f8c4 7124 	str.w	r7, [r4, #292]	; 0x124
 800a240:	4620      	mov	r0, r4
 800a242:	9302      	str	r3, [sp, #8]
 800a244:	9503      	str	r5, [sp, #12]
 800a246:	f7fc fde9 	bl	8006e1c <d_print_comp_inner>
 800a24a:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800a24e:	9a03      	ldr	r2, [sp, #12]
 800a250:	2b3e      	cmp	r3, #62	; 0x3e
 800a252:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800a256:	d019      	beq.n	800a28c <d_print_cast.isra.12+0x100>
 800a258:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a25c:	29ff      	cmp	r1, #255	; 0xff
 800a25e:	d021      	beq.n	800a2a4 <d_print_cast.isra.12+0x118>
 800a260:	1c4a      	adds	r2, r1, #1
 800a262:	233e      	movs	r3, #62	; 0x3e
 800a264:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a268:	5463      	strb	r3, [r4, r1]
 800a26a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a26e:	b004      	add	sp, #16
 800a270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a274:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800a278:	2bff      	cmp	r3, #255	; 0xff
 800a27a:	d048      	beq.n	800a30e <d_print_cast.isra.12+0x182>
 800a27c:	1c59      	adds	r1, r3, #1
 800a27e:	2220      	movs	r2, #32
 800a280:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800a284:	54e2      	strb	r2, [r4, r3]
 800a286:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a28a:	e7c8      	b.n	800a21e <d_print_cast.isra.12+0x92>
 800a28c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800a290:	2bff      	cmp	r3, #255	; 0xff
 800a292:	d02a      	beq.n	800a2ea <d_print_cast.isra.12+0x15e>
 800a294:	1c59      	adds	r1, r3, #1
 800a296:	2220      	movs	r2, #32
 800a298:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800a29c:	54e2      	strb	r2, [r4, r3]
 800a29e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800a2a2:	e7db      	b.n	800a25c <d_print_cast.isra.12+0xd0>
 800a2a4:	2500      	movs	r5, #0
 800a2a6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a2aa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a2ae:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800a2b2:	4620      	mov	r0, r4
 800a2b4:	4798      	blx	r3
 800a2b6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	4413      	add	r3, r2
 800a2be:	4629      	mov	r1, r5
 800a2c0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a2c4:	e7cd      	b.n	800a262 <d_print_cast.isra.12+0xd6>
 800a2c6:	f04f 0800 	mov.w	r8, #0
 800a2ca:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a2ce:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a2d2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	4798      	blx	r3
 800a2da:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a2de:	2201      	movs	r2, #1
 800a2e0:	4413      	add	r3, r2
 800a2e2:	4641      	mov	r1, r8
 800a2e4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a2e8:	e79c      	b.n	800a224 <d_print_cast.isra.12+0x98>
 800a2ea:	2500      	movs	r5, #0
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a2f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a2f6:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800a2fa:	4620      	mov	r0, r4
 800a2fc:	4798      	blx	r3
 800a2fe:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a302:	2101      	movs	r1, #1
 800a304:	440a      	add	r2, r1
 800a306:	462b      	mov	r3, r5
 800a308:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a30c:	e7c3      	b.n	800a296 <d_print_cast.isra.12+0x10a>
 800a30e:	f04f 0800 	mov.w	r8, #0
 800a312:	4619      	mov	r1, r3
 800a314:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a318:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a31c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a320:	4620      	mov	r0, r4
 800a322:	4798      	blx	r3
 800a324:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 800a328:	2101      	movs	r1, #1
 800a32a:	440a      	add	r2, r1
 800a32c:	4643      	mov	r3, r8
 800a32e:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800a332:	e7a4      	b.n	800a27e <d_print_cast.isra.12+0xf2>

0800a334 <d_print_expr_op>:
 800a334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a338:	7815      	ldrb	r5, [r2, #0]
 800a33a:	b082      	sub	sp, #8
 800a33c:	2d31      	cmp	r5, #49	; 0x31
 800a33e:	4613      	mov	r3, r2
 800a340:	4604      	mov	r4, r0
 800a342:	d00d      	beq.n	800a360 <d_print_expr_op+0x2c>
 800a344:	f8d0 5124 	ldr.w	r5, [r0, #292]	; 0x124
 800a348:	f8c0 d124 	str.w	sp, [r0, #292]	; 0x124
 800a34c:	e88d 0028 	stmia.w	sp, {r3, r5}
 800a350:	f7fc fd64 	bl	8006e1c <d_print_comp_inner>
 800a354:	9b01      	ldr	r3, [sp, #4]
 800a356:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800a35a:	b002      	add	sp, #8
 800a35c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a360:	6853      	ldr	r3, [r2, #4]
 800a362:	689f      	ldr	r7, [r3, #8]
 800a364:	685d      	ldr	r5, [r3, #4]
 800a366:	2f00      	cmp	r7, #0
 800a368:	d0f7      	beq.n	800a35a <d_print_expr_op+0x26>
 800a36a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800a36e:	442f      	add	r7, r5
 800a370:	f04f 0800 	mov.w	r8, #0
 800a374:	e008      	b.n	800a388 <d_print_expr_op+0x54>
 800a376:	460b      	mov	r3, r1
 800a378:	3101      	adds	r1, #1
 800a37a:	42bd      	cmp	r5, r7
 800a37c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800a380:	54e6      	strb	r6, [r4, r3]
 800a382:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800a386:	d0e8      	beq.n	800a35a <d_print_expr_op+0x26>
 800a388:	29ff      	cmp	r1, #255	; 0xff
 800a38a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800a38e:	d1f2      	bne.n	800a376 <d_print_expr_op+0x42>
 800a390:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a394:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800a398:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a39c:	4620      	mov	r0, r4
 800a39e:	4798      	blx	r3
 800a3a0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a3a4:	2101      	movs	r1, #1
 800a3a6:	440b      	add	r3, r1
 800a3a8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	e7e4      	b.n	800a37a <d_print_expr_op+0x46>

0800a3b0 <d_print_subexpr>:
 800a3b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3b2:	7813      	ldrb	r3, [r2, #0]
 800a3b4:	b083      	sub	sp, #12
 800a3b6:	2b01      	cmp	r3, #1
 800a3b8:	4615      	mov	r5, r2
 800a3ba:	460e      	mov	r6, r1
 800a3bc:	4604      	mov	r4, r0
 800a3be:	d929      	bls.n	800a414 <d_print_subexpr+0x64>
 800a3c0:	2b30      	cmp	r3, #48	; 0x30
 800a3c2:	d027      	beq.n	800a414 <d_print_subexpr+0x64>
 800a3c4:	2b06      	cmp	r3, #6
 800a3c6:	d025      	beq.n	800a414 <d_print_subexpr+0x64>
 800a3c8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800a3cc:	29ff      	cmp	r1, #255	; 0xff
 800a3ce:	d031      	beq.n	800a434 <d_print_subexpr+0x84>
 800a3d0:	1c4a      	adds	r2, r1, #1
 800a3d2:	2328      	movs	r3, #40	; 0x28
 800a3d4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a3d8:	5463      	strb	r3, [r4, r1]
 800a3da:	f8d4 7124 	ldr.w	r7, [r4, #292]	; 0x124
 800a3de:	4631      	mov	r1, r6
 800a3e0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a3e4:	462a      	mov	r2, r5
 800a3e6:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	e88d 00a0 	stmia.w	sp, {r5, r7}
 800a3f0:	f7fc fd14 	bl	8006e1c <d_print_comp_inner>
 800a3f4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800a3f8:	9b01      	ldr	r3, [sp, #4]
 800a3fa:	29ff      	cmp	r1, #255	; 0xff
 800a3fc:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800a400:	d028      	beq.n	800a454 <d_print_subexpr+0xa4>
 800a402:	1c4a      	adds	r2, r1, #1
 800a404:	2329      	movs	r3, #41	; 0x29
 800a406:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800a40a:	5463      	strb	r3, [r4, r1]
 800a40c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800a410:	b003      	add	sp, #12
 800a412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a414:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800a418:	4631      	mov	r1, r6
 800a41a:	462a      	mov	r2, r5
 800a41c:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 800a420:	4620      	mov	r0, r4
 800a422:	9301      	str	r3, [sp, #4]
 800a424:	9500      	str	r5, [sp, #0]
 800a426:	f7fc fcf9 	bl	8006e1c <d_print_comp_inner>
 800a42a:	9b01      	ldr	r3, [sp, #4]
 800a42c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800a430:	b003      	add	sp, #12
 800a432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a434:	2700      	movs	r7, #0
 800a436:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a43a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a43e:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800a442:	4798      	blx	r3
 800a444:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a448:	2201      	movs	r2, #1
 800a44a:	4413      	add	r3, r2
 800a44c:	4639      	mov	r1, r7
 800a44e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a452:	e7be      	b.n	800a3d2 <d_print_subexpr+0x22>
 800a454:	2500      	movs	r5, #0
 800a456:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800a45a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800a45e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800a462:	4620      	mov	r0, r4
 800a464:	4798      	blx	r3
 800a466:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800a46a:	2201      	movs	r2, #1
 800a46c:	4413      	add	r3, r2
 800a46e:	4629      	mov	r1, r5
 800a470:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800a474:	e7c6      	b.n	800a404 <d_print_subexpr+0x54>
 800a476:	bf00      	nop

0800a478 <d_template_args>:
 800a478:	68c1      	ldr	r1, [r0, #12]
 800a47a:	780b      	ldrb	r3, [r1, #0]
 800a47c:	3b49      	subs	r3, #73	; 0x49
 800a47e:	2b01      	cmp	r3, #1
 800a480:	f200 80ac 	bhi.w	800a5dc <d_template_args+0x164>
 800a484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a488:	1c4a      	adds	r2, r1, #1
 800a48a:	60c2      	str	r2, [r0, #12]
 800a48c:	784b      	ldrb	r3, [r1, #1]
 800a48e:	b085      	sub	sp, #20
 800a490:	2b45      	cmp	r3, #69	; 0x45
 800a492:	4604      	mov	r4, r0
 800a494:	f8d0 802c 	ldr.w	r8, [r0, #44]	; 0x2c
 800a498:	f000 8166 	beq.w	800a768 <d_template_args+0x2f0>
 800a49c:	ae04      	add	r6, sp, #16
 800a49e:	2100      	movs	r1, #0
 800a4a0:	f846 1d04 	str.w	r1, [r6, #-4]!
 800a4a4:	3b49      	subs	r3, #73	; 0x49
 800a4a6:	2b0f      	cmp	r3, #15
 800a4a8:	d854      	bhi.n	800a554 <d_template_args+0xdc>
 800a4aa:	e8df f003 	tbb	[pc, r3]
 800a4ae:	4e4e      	.short	0x4e4e
 800a4b0:	53533253 	.word	0x53533253
 800a4b4:	53535353 	.word	0x53535353
 800a4b8:	53535353 	.word	0x53535353
 800a4bc:	0853      	.short	0x0853
 800a4be:	1c53      	adds	r3, r2, #1
 800a4c0:	2501      	movs	r5, #1
 800a4c2:	60e3      	str	r3, [r4, #12]
 800a4c4:	6b67      	ldr	r7, [r4, #52]	; 0x34
 800a4c6:	6365      	str	r5, [r4, #52]	; 0x34
 800a4c8:	7853      	ldrb	r3, [r2, #1]
 800a4ca:	2b4c      	cmp	r3, #76	; 0x4c
 800a4cc:	f000 8088 	beq.w	800a5e0 <d_template_args+0x168>
 800a4d0:	2b54      	cmp	r3, #84	; 0x54
 800a4d2:	f000 808b 	beq.w	800a5ec <d_template_args+0x174>
 800a4d6:	2b73      	cmp	r3, #115	; 0x73
 800a4d8:	d044      	beq.n	800a564 <d_template_args+0xec>
 800a4da:	2b66      	cmp	r3, #102	; 0x66
 800a4dc:	d060      	beq.n	800a5a0 <d_template_args+0x128>
 800a4de:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a4e2:	2909      	cmp	r1, #9
 800a4e4:	f200 81b1 	bhi.w	800a84a <d_template_args+0x3d2>
 800a4e8:	4620      	mov	r0, r4
 800a4ea:	f003 f927 	bl	800d73c <d_unqualified_name>
 800a4ee:	4605      	mov	r5, r0
 800a4f0:	2800      	cmp	r0, #0
 800a4f2:	f000 821f 	beq.w	800a934 <d_template_args+0x4bc>
 800a4f6:	68e3      	ldr	r3, [r4, #12]
 800a4f8:	781a      	ldrb	r2, [r3, #0]
 800a4fa:	2a49      	cmp	r2, #73	; 0x49
 800a4fc:	f000 8128 	beq.w	800a750 <d_template_args+0x2d8>
 800a500:	4602      	mov	r2, r0
 800a502:	6367      	str	r7, [r4, #52]	; 0x34
 800a504:	7819      	ldrb	r1, [r3, #0]
 800a506:	2945      	cmp	r1, #69	; 0x45
 800a508:	d029      	beq.n	800a55e <d_template_args+0xe6>
 800a50a:	2000      	movs	r0, #0
 800a50c:	b005      	add	sp, #20
 800a50e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a512:	4620      	mov	r0, r4
 800a514:	f003 ff8e 	bl	800e434 <d_expr_primary>
 800a518:	4602      	mov	r2, r0
 800a51a:	2a00      	cmp	r2, #0
 800a51c:	d0f5      	beq.n	800a50a <d_template_args+0x92>
 800a51e:	2300      	movs	r3, #0
 800a520:	212f      	movs	r1, #47	; 0x2f
 800a522:	4620      	mov	r0, r4
 800a524:	f7fc f8a8 	bl	8006678 <d_make_comp>
 800a528:	6030      	str	r0, [r6, #0]
 800a52a:	2800      	cmp	r0, #0
 800a52c:	d0ed      	beq.n	800a50a <d_template_args+0x92>
 800a52e:	68e2      	ldr	r2, [r4, #12]
 800a530:	f100 0608 	add.w	r6, r0, #8
 800a534:	7813      	ldrb	r3, [r2, #0]
 800a536:	2b45      	cmp	r3, #69	; 0x45
 800a538:	d1b4      	bne.n	800a4a4 <d_template_args+0x2c>
 800a53a:	9803      	ldr	r0, [sp, #12]
 800a53c:	3201      	adds	r2, #1
 800a53e:	60e2      	str	r2, [r4, #12]
 800a540:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
 800a544:	b005      	add	sp, #20
 800a546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a54a:	4620      	mov	r0, r4
 800a54c:	f7ff ff94 	bl	800a478 <d_template_args>
 800a550:	4602      	mov	r2, r0
 800a552:	e7e2      	b.n	800a51a <d_template_args+0xa2>
 800a554:	4620      	mov	r0, r4
 800a556:	f002 fc75 	bl	800ce44 <d_type>
 800a55a:	4602      	mov	r2, r0
 800a55c:	e7dd      	b.n	800a51a <d_template_args+0xa2>
 800a55e:	3301      	adds	r3, #1
 800a560:	60e3      	str	r3, [r4, #12]
 800a562:	e7da      	b.n	800a51a <d_template_args+0xa2>
 800a564:	7893      	ldrb	r3, [r2, #2]
 800a566:	2b72      	cmp	r3, #114	; 0x72
 800a568:	f000 8149 	beq.w	800a7fe <d_template_args+0x386>
 800a56c:	2b70      	cmp	r3, #112	; 0x70
 800a56e:	f000 81aa 	beq.w	800a8c6 <d_template_args+0x44e>
 800a572:	4620      	mov	r0, r4
 800a574:	f003 f822 	bl	800d5bc <d_operator_name>
 800a578:	4605      	mov	r5, r0
 800a57a:	2800      	cmp	r0, #0
 800a57c:	f000 81da 	beq.w	800a934 <d_template_args+0x4bc>
 800a580:	f890 9000 	ldrb.w	r9, [r0]
 800a584:	f1b9 0f31 	cmp.w	r9, #49	; 0x31
 800a588:	d036      	beq.n	800a5f8 <d_template_args+0x180>
 800a58a:	f1b9 0f32 	cmp.w	r9, #50	; 0x32
 800a58e:	f000 80cf 	beq.w	800a730 <d_template_args+0x2b8>
 800a592:	f1b9 0f33 	cmp.w	r9, #51	; 0x33
 800a596:	f000 8172 	beq.w	800a87e <d_template_args+0x406>
 800a59a:	68e3      	ldr	r3, [r4, #12]
 800a59c:	2200      	movs	r2, #0
 800a59e:	e7b0      	b.n	800a502 <d_template_args+0x8a>
 800a5a0:	7893      	ldrb	r3, [r2, #2]
 800a5a2:	2b70      	cmp	r3, #112	; 0x70
 800a5a4:	d1e5      	bne.n	800a572 <d_template_args+0xfa>
 800a5a6:	1cd3      	adds	r3, r2, #3
 800a5a8:	60e3      	str	r3, [r4, #12]
 800a5aa:	78d3      	ldrb	r3, [r2, #3]
 800a5ac:	2b54      	cmp	r3, #84	; 0x54
 800a5ae:	f040 813c 	bne.w	800a82a <d_template_args+0x3b2>
 800a5b2:	3204      	adds	r2, #4
 800a5b4:	60e2      	str	r2, [r4, #12]
 800a5b6:	2000      	movs	r0, #0
 800a5b8:	6963      	ldr	r3, [r4, #20]
 800a5ba:	69a1      	ldr	r1, [r4, #24]
 800a5bc:	428b      	cmp	r3, r1
 800a5be:	daec      	bge.n	800a59a <d_template_args+0x122>
 800a5c0:	6921      	ldr	r1, [r4, #16]
 800a5c2:	1c5a      	adds	r2, r3, #1
 800a5c4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a5c8:	6162      	str	r2, [r4, #20]
 800a5ca:	eb11 0283 	adds.w	r2, r1, r3, lsl #2
 800a5ce:	d06d      	beq.n	800a6ac <d_template_args+0x234>
 800a5d0:	2506      	movs	r5, #6
 800a5d2:	f801 5023 	strb.w	r5, [r1, r3, lsl #2]
 800a5d6:	6050      	str	r0, [r2, #4]
 800a5d8:	68e3      	ldr	r3, [r4, #12]
 800a5da:	e792      	b.n	800a502 <d_template_args+0x8a>
 800a5dc:	2000      	movs	r0, #0
 800a5de:	4770      	bx	lr
 800a5e0:	4620      	mov	r0, r4
 800a5e2:	f003 ff27 	bl	800e434 <d_expr_primary>
 800a5e6:	68e3      	ldr	r3, [r4, #12]
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	e78a      	b.n	800a502 <d_template_args+0x8a>
 800a5ec:	4620      	mov	r0, r4
 800a5ee:	f7fc f9e5 	bl	80069bc <d_template_param>
 800a5f2:	68e3      	ldr	r3, [r4, #12]
 800a5f4:	4602      	mov	r2, r0
 800a5f6:	e784      	b.n	800a502 <d_template_args+0x8a>
 800a5f8:	f8d0 b004 	ldr.w	fp, [r0, #4]
 800a5fc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a5fe:	f8db 3008 	ldr.w	r3, [fp, #8]
 800a602:	f8db a000 	ldr.w	sl, [fp]
 800a606:	3b02      	subs	r3, #2
 800a608:	441a      	add	r2, r3
 800a60a:	6322      	str	r2, [r4, #48]	; 0x30
 800a60c:	4650      	mov	r0, sl
 800a60e:	49cb      	ldr	r1, [pc, #812]	; (800a93c <d_template_args+0x4c4>)
 800a610:	f004 f98a 	bl	800e928 <strcmp>
 800a614:	2800      	cmp	r0, #0
 800a616:	f000 8188 	beq.w	800a92a <d_template_args+0x4b2>
 800a61a:	f8db 300c 	ldr.w	r3, [fp, #12]
 800a61e:	2b03      	cmp	r3, #3
 800a620:	d8bb      	bhi.n	800a59a <d_template_args+0x122>
 800a622:	e8df f003 	tbb	[pc, r3]
 800a626:	ab7c      	.short	0xab7c
 800a628:	0447      	.short	0x0447
 800a62a:	f04f 0a00 	mov.w	sl, #0
 800a62e:	49c4      	ldr	r1, [pc, #784]	; (800a940 <d_template_args+0x4c8>)
 800a630:	4650      	mov	r0, sl
 800a632:	f004 f979 	bl	800e928 <strcmp>
 800a636:	2800      	cmp	r0, #0
 800a638:	f000 819e 	beq.w	800a978 <d_template_args+0x500>
 800a63c:	f89a 3000 	ldrb.w	r3, [sl]
 800a640:	2b6e      	cmp	r3, #110	; 0x6e
 800a642:	d1aa      	bne.n	800a59a <d_template_args+0x122>
 800a644:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800a648:	2b77      	cmp	r3, #119	; 0x77
 800a64a:	d001      	beq.n	800a650 <d_template_args+0x1d8>
 800a64c:	2b61      	cmp	r3, #97	; 0x61
 800a64e:	d1a4      	bne.n	800a59a <d_template_args+0x122>
 800a650:	215f      	movs	r1, #95	; 0x5f
 800a652:	4620      	mov	r0, r4
 800a654:	f000 fd86 	bl	800b164 <d_exprlist>
 800a658:	4681      	mov	r9, r0
 800a65a:	4620      	mov	r0, r4
 800a65c:	f002 fbf2 	bl	800ce44 <d_type>
 800a660:	68e3      	ldr	r3, [r4, #12]
 800a662:	4682      	mov	sl, r0
 800a664:	7819      	ldrb	r1, [r3, #0]
 800a666:	2945      	cmp	r1, #69	; 0x45
 800a668:	f000 825e 	beq.w	800ab28 <d_template_args+0x6b0>
 800a66c:	2970      	cmp	r1, #112	; 0x70
 800a66e:	f000 8343 	beq.w	800acf8 <d_template_args+0x880>
 800a672:	2969      	cmp	r1, #105	; 0x69
 800a674:	f040 824e 	bne.w	800ab14 <d_template_args+0x69c>
 800a678:	785a      	ldrb	r2, [r3, #1]
 800a67a:	2a6c      	cmp	r2, #108	; 0x6c
 800a67c:	f040 824a 	bne.w	800ab14 <d_template_args+0x69c>
 800a680:	4620      	mov	r0, r4
 800a682:	f002 fa0d 	bl	800caa0 <d_expression_1>
 800a686:	4603      	mov	r3, r0
 800a688:	4652      	mov	r2, sl
 800a68a:	213a      	movs	r1, #58	; 0x3a
 800a68c:	4620      	mov	r0, r4
 800a68e:	f7fb fff3 	bl	8006678 <d_make_comp>
 800a692:	464a      	mov	r2, r9
 800a694:	4603      	mov	r3, r0
 800a696:	2139      	movs	r1, #57	; 0x39
 800a698:	4620      	mov	r0, r4
 800a69a:	f7fb ffed 	bl	8006678 <d_make_comp>
 800a69e:	462a      	mov	r2, r5
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	2138      	movs	r1, #56	; 0x38
 800a6a4:	4620      	mov	r0, r4
 800a6a6:	f7fb ffe7 	bl	8006678 <d_make_comp>
 800a6aa:	4602      	mov	r2, r0
 800a6ac:	68e3      	ldr	r3, [r4, #12]
 800a6ae:	e728      	b.n	800a502 <d_template_args+0x8a>
 800a6b0:	f04f 0a00 	mov.w	sl, #0
 800a6b4:	686b      	ldr	r3, [r5, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	785a      	ldrb	r2, [r3, #1]
 800a6ba:	2a63      	cmp	r2, #99	; 0x63
 800a6bc:	f000 814e 	beq.w	800a95c <d_template_args+0x4e4>
 800a6c0:	4620      	mov	r0, r4
 800a6c2:	f002 f9ed 	bl	800caa0 <d_expression_1>
 800a6c6:	4681      	mov	r9, r0
 800a6c8:	499e      	ldr	r1, [pc, #632]	; (800a944 <d_template_args+0x4cc>)
 800a6ca:	4650      	mov	r0, sl
 800a6cc:	f004 f92c 	bl	800e928 <strcmp>
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	f000 813d 	beq.w	800a950 <d_template_args+0x4d8>
 800a6d6:	499c      	ldr	r1, [pc, #624]	; (800a948 <d_template_args+0x4d0>)
 800a6d8:	4650      	mov	r0, sl
 800a6da:	f004 f925 	bl	800e928 <strcmp>
 800a6de:	b130      	cbz	r0, 800a6ee <d_template_args+0x276>
 800a6e0:	4650      	mov	r0, sl
 800a6e2:	499a      	ldr	r1, [pc, #616]	; (800a94c <d_template_args+0x4d4>)
 800a6e4:	f004 f920 	bl	800e928 <strcmp>
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	f040 8215 	bne.w	800ab18 <d_template_args+0x6a0>
 800a6ee:	4620      	mov	r0, r4
 800a6f0:	f003 f824 	bl	800d73c <d_unqualified_name>
 800a6f4:	68e3      	ldr	r3, [r4, #12]
 800a6f6:	4682      	mov	sl, r0
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	2b49      	cmp	r3, #73	; 0x49
 800a6fc:	f000 82d3 	beq.w	800aca6 <d_template_args+0x82e>
 800a700:	4653      	mov	r3, sl
 800a702:	464a      	mov	r2, r9
 800a704:	2137      	movs	r1, #55	; 0x37
 800a706:	4620      	mov	r0, r4
 800a708:	f7fb ffb6 	bl	8006678 <d_make_comp>
 800a70c:	462a      	mov	r2, r5
 800a70e:	4603      	mov	r3, r0
 800a710:	2136      	movs	r1, #54	; 0x36
 800a712:	4620      	mov	r0, r4
 800a714:	f7fb ffb0 	bl	8006678 <d_make_comp>
 800a718:	68e3      	ldr	r3, [r4, #12]
 800a71a:	4602      	mov	r2, r0
 800a71c:	e6f1      	b.n	800a502 <d_template_args+0x8a>
 800a71e:	462a      	mov	r2, r5
 800a720:	2300      	movs	r3, #0
 800a722:	2134      	movs	r1, #52	; 0x34
 800a724:	4620      	mov	r0, r4
 800a726:	f7fb ffa7 	bl	8006678 <d_make_comp>
 800a72a:	68e3      	ldr	r3, [r4, #12]
 800a72c:	4602      	mov	r2, r0
 800a72e:	e6e8      	b.n	800a502 <d_template_args+0x8a>
 800a730:	686b      	ldr	r3, [r5, #4]
 800a732:	2b03      	cmp	r3, #3
 800a734:	f63f af31 	bhi.w	800a59a <d_template_args+0x122>
 800a738:	a201      	add	r2, pc, #4	; (adr r2, 800a740 <d_template_args+0x2c8>)
 800a73a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a73e:	bf00      	nop
 800a740:	0800a71f 	.word	0x0800a71f
 800a744:	0800a83b 	.word	0x0800a83b
 800a748:	0800a6b1 	.word	0x0800a6b1
 800a74c:	0800a62b 	.word	0x0800a62b
 800a750:	4620      	mov	r0, r4
 800a752:	f7ff fe91 	bl	800a478 <d_template_args>
 800a756:	462a      	mov	r2, r5
 800a758:	4603      	mov	r3, r0
 800a75a:	2104      	movs	r1, #4
 800a75c:	4620      	mov	r0, r4
 800a75e:	f7fb ff8b 	bl	8006678 <d_make_comp>
 800a762:	68e3      	ldr	r3, [r4, #12]
 800a764:	4602      	mov	r2, r0
 800a766:	e6cc      	b.n	800a502 <d_template_args+0x8a>
 800a768:	2300      	movs	r3, #0
 800a76a:	461a      	mov	r2, r3
 800a76c:	3102      	adds	r1, #2
 800a76e:	60c1      	str	r1, [r0, #12]
 800a770:	212f      	movs	r1, #47	; 0x2f
 800a772:	b005      	add	sp, #20
 800a774:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a778:	f7fb bf7e 	b.w	8006678 <d_make_comp>
 800a77c:	f1ba 0f00 	cmp.w	sl, #0
 800a780:	d05b      	beq.n	800a83a <d_template_args+0x3c2>
 800a782:	f89a 3000 	ldrb.w	r3, [sl]
 800a786:	2b70      	cmp	r3, #112	; 0x70
 800a788:	d001      	beq.n	800a78e <d_template_args+0x316>
 800a78a:	2b6d      	cmp	r3, #109	; 0x6d
 800a78c:	d155      	bne.n	800a83a <d_template_args+0x3c2>
 800a78e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 800a792:	429a      	cmp	r2, r3
 800a794:	d151      	bne.n	800a83a <d_template_args+0x3c2>
 800a796:	68e2      	ldr	r2, [r4, #12]
 800a798:	7813      	ldrb	r3, [r2, #0]
 800a79a:	2b5f      	cmp	r3, #95	; 0x5f
 800a79c:	f000 8336 	beq.w	800ae0c <d_template_args+0x994>
 800a7a0:	f04f 0a01 	mov.w	sl, #1
 800a7a4:	2b4c      	cmp	r3, #76	; 0x4c
 800a7a6:	f000 82c1 	beq.w	800ad2c <d_template_args+0x8b4>
 800a7aa:	2b54      	cmp	r3, #84	; 0x54
 800a7ac:	f000 82b0 	beq.w	800ad10 <d_template_args+0x898>
 800a7b0:	2b73      	cmp	r3, #115	; 0x73
 800a7b2:	f000 80ee 	beq.w	800a992 <d_template_args+0x51a>
 800a7b6:	2b66      	cmp	r3, #102	; 0x66
 800a7b8:	f000 818c 	beq.w	800aad4 <d_template_args+0x65c>
 800a7bc:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a7c0:	2909      	cmp	r1, #9
 800a7c2:	f200 8402 	bhi.w	800afca <d_template_args+0xb52>
 800a7c6:	4620      	mov	r0, r4
 800a7c8:	f002 ffb8 	bl	800d73c <d_unqualified_name>
 800a7cc:	4681      	mov	r9, r0
 800a7ce:	b118      	cbz	r0, 800a7d8 <d_template_args+0x360>
 800a7d0:	68e3      	ldr	r3, [r4, #12]
 800a7d2:	781b      	ldrb	r3, [r3, #0]
 800a7d4:	2b49      	cmp	r3, #73	; 0x49
 800a7d6:	d064      	beq.n	800a8a2 <d_template_args+0x42a>
 800a7d8:	f1ba 0f00 	cmp.w	sl, #0
 800a7dc:	f000 80a3 	beq.w	800a926 <d_template_args+0x4ae>
 800a7e0:	464b      	mov	r3, r9
 800a7e2:	464a      	mov	r2, r9
 800a7e4:	2137      	movs	r1, #55	; 0x37
 800a7e6:	4620      	mov	r0, r4
 800a7e8:	f7fb ff46 	bl	8006678 <d_make_comp>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	462a      	mov	r2, r5
 800a7f0:	2135      	movs	r1, #53	; 0x35
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	f7fb ff40 	bl	8006678 <d_make_comp>
 800a7f8:	68e3      	ldr	r3, [r4, #12]
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	e681      	b.n	800a502 <d_template_args+0x8a>
 800a7fe:	3203      	adds	r2, #3
 800a800:	60e2      	str	r2, [r4, #12]
 800a802:	4620      	mov	r0, r4
 800a804:	f002 fb1e 	bl	800ce44 <d_type>
 800a808:	4681      	mov	r9, r0
 800a80a:	4620      	mov	r0, r4
 800a80c:	f002 ff96 	bl	800d73c <d_unqualified_name>
 800a810:	68e3      	ldr	r3, [r4, #12]
 800a812:	4682      	mov	sl, r0
 800a814:	781b      	ldrb	r3, [r3, #0]
 800a816:	2b49      	cmp	r3, #73	; 0x49
 800a818:	d038      	beq.n	800a88c <d_template_args+0x414>
 800a81a:	4603      	mov	r3, r0
 800a81c:	464a      	mov	r2, r9
 800a81e:	4629      	mov	r1, r5
 800a820:	4620      	mov	r0, r4
 800a822:	f7fb ff29 	bl	8006678 <d_make_comp>
 800a826:	4602      	mov	r2, r0
 800a828:	e740      	b.n	800a6ac <d_template_args+0x234>
 800a82a:	4620      	mov	r0, r4
 800a82c:	f7fc f8ae 	bl	800698c <d_compact_number>
 800a830:	3001      	adds	r0, #1
 800a832:	f47f aec1 	bne.w	800a5b8 <d_template_args+0x140>
 800a836:	4602      	mov	r2, r0
 800a838:	e738      	b.n	800a6ac <d_template_args+0x234>
 800a83a:	f1b9 0f33 	cmp.w	r9, #51	; 0x33
 800a83e:	68e2      	ldr	r2, [r4, #12]
 800a840:	d01e      	beq.n	800a880 <d_template_args+0x408>
 800a842:	7813      	ldrb	r3, [r2, #0]
 800a844:	f04f 0a00 	mov.w	sl, #0
 800a848:	e7ac      	b.n	800a7a4 <d_template_args+0x32c>
 800a84a:	2b6f      	cmp	r3, #111	; 0x6f
 800a84c:	d034      	beq.n	800a8b8 <d_template_args+0x440>
 800a84e:	2b69      	cmp	r3, #105	; 0x69
 800a850:	f040 8423 	bne.w	800b09a <d_template_args+0xc22>
 800a854:	7893      	ldrb	r3, [r2, #2]
 800a856:	2b6c      	cmp	r3, #108	; 0x6c
 800a858:	f47f ae8b 	bne.w	800a572 <d_template_args+0xfa>
 800a85c:	2500      	movs	r5, #0
 800a85e:	68e3      	ldr	r3, [r4, #12]
 800a860:	2145      	movs	r1, #69	; 0x45
 800a862:	3302      	adds	r3, #2
 800a864:	60e3      	str	r3, [r4, #12]
 800a866:	4620      	mov	r0, r4
 800a868:	f000 fc7c 	bl	800b164 <d_exprlist>
 800a86c:	462a      	mov	r2, r5
 800a86e:	4603      	mov	r3, r0
 800a870:	2130      	movs	r1, #48	; 0x30
 800a872:	4620      	mov	r0, r4
 800a874:	f7fb ff00 	bl	8006678 <d_make_comp>
 800a878:	68e3      	ldr	r3, [r4, #12]
 800a87a:	4602      	mov	r2, r0
 800a87c:	e641      	b.n	800a502 <d_template_args+0x8a>
 800a87e:	68e2      	ldr	r2, [r4, #12]
 800a880:	7813      	ldrb	r3, [r2, #0]
 800a882:	2b5f      	cmp	r3, #95	; 0x5f
 800a884:	d048      	beq.n	800a918 <d_template_args+0x4a0>
 800a886:	f04f 0a00 	mov.w	sl, #0
 800a88a:	e78b      	b.n	800a7a4 <d_template_args+0x32c>
 800a88c:	4620      	mov	r0, r4
 800a88e:	f7ff fdf3 	bl	800a478 <d_template_args>
 800a892:	4652      	mov	r2, sl
 800a894:	4603      	mov	r3, r0
 800a896:	2104      	movs	r1, #4
 800a898:	4620      	mov	r0, r4
 800a89a:	f7fb feed 	bl	8006678 <d_make_comp>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	e7bc      	b.n	800a81c <d_template_args+0x3a4>
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	f7ff fde8 	bl	800a478 <d_template_args>
 800a8a8:	464a      	mov	r2, r9
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2104      	movs	r1, #4
 800a8ae:	4620      	mov	r0, r4
 800a8b0:	f7fb fee2 	bl	8006678 <d_make_comp>
 800a8b4:	4681      	mov	r9, r0
 800a8b6:	e78f      	b.n	800a7d8 <d_template_args+0x360>
 800a8b8:	7893      	ldrb	r3, [r2, #2]
 800a8ba:	2b6e      	cmp	r3, #110	; 0x6e
 800a8bc:	f47f ae59 	bne.w	800a572 <d_template_args+0xfa>
 800a8c0:	3203      	adds	r2, #3
 800a8c2:	60e2      	str	r2, [r4, #12]
 800a8c4:	e610      	b.n	800a4e8 <d_template_args+0x70>
 800a8c6:	1cd3      	adds	r3, r2, #3
 800a8c8:	60e3      	str	r3, [r4, #12]
 800a8ca:	78d3      	ldrb	r3, [r2, #3]
 800a8cc:	2b4c      	cmp	r3, #76	; 0x4c
 800a8ce:	f000 825b 	beq.w	800ad88 <d_template_args+0x910>
 800a8d2:	2b54      	cmp	r3, #84	; 0x54
 800a8d4:	f000 8275 	beq.w	800adc2 <d_template_args+0x94a>
 800a8d8:	2b73      	cmp	r3, #115	; 0x73
 800a8da:	f000 8129 	beq.w	800ab30 <d_template_args+0x6b8>
 800a8de:	2b66      	cmp	r3, #102	; 0x66
 800a8e0:	f000 81c2 	beq.w	800ac68 <d_template_args+0x7f0>
 800a8e4:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a8e8:	2909      	cmp	r1, #9
 800a8ea:	f200 83e3 	bhi.w	800b0b4 <d_template_args+0xc3c>
 800a8ee:	4620      	mov	r0, r4
 800a8f0:	f002 ff24 	bl	800d73c <d_unqualified_name>
 800a8f4:	4605      	mov	r5, r0
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	f000 8244 	beq.w	800ad84 <d_template_args+0x90c>
 800a8fc:	68e3      	ldr	r3, [r4, #12]
 800a8fe:	781b      	ldrb	r3, [r3, #0]
 800a900:	2b49      	cmp	r3, #73	; 0x49
 800a902:	f000 8286 	beq.w	800ae12 <d_template_args+0x99a>
 800a906:	4602      	mov	r2, r0
 800a908:	2300      	movs	r3, #0
 800a90a:	2149      	movs	r1, #73	; 0x49
 800a90c:	4620      	mov	r0, r4
 800a90e:	f7fb feb3 	bl	8006678 <d_make_comp>
 800a912:	68e3      	ldr	r3, [r4, #12]
 800a914:	4602      	mov	r2, r0
 800a916:	e5f4      	b.n	800a502 <d_template_args+0x8a>
 800a918:	3201      	adds	r2, #1
 800a91a:	60e2      	str	r2, [r4, #12]
 800a91c:	2145      	movs	r1, #69	; 0x45
 800a91e:	4620      	mov	r0, r4
 800a920:	f000 fc20 	bl	800b164 <d_exprlist>
 800a924:	4681      	mov	r9, r0
 800a926:	464b      	mov	r3, r9
 800a928:	e761      	b.n	800a7ee <d_template_args+0x376>
 800a92a:	4620      	mov	r0, r4
 800a92c:	f002 fa8a 	bl	800ce44 <d_type>
 800a930:	4603      	mov	r3, r0
 800a932:	e75c      	b.n	800a7ee <d_template_args+0x376>
 800a934:	462a      	mov	r2, r5
 800a936:	68e3      	ldr	r3, [r4, #12]
 800a938:	e5e3      	b.n	800a502 <d_template_args+0x8a>
 800a93a:	bf00      	nop
 800a93c:	08013194 	.word	0x08013194
 800a940:	08012e8c 	.word	0x08012e8c
 800a944:	08012e84 	.word	0x08012e84
 800a948:	08012fa0 	.word	0x08012fa0
 800a94c:	08012fa4 	.word	0x08012fa4
 800a950:	2145      	movs	r1, #69	; 0x45
 800a952:	4620      	mov	r0, r4
 800a954:	f000 fc06 	bl	800b164 <d_exprlist>
 800a958:	4682      	mov	sl, r0
 800a95a:	e6d1      	b.n	800a700 <d_template_args+0x288>
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800a962:	2a01      	cmp	r2, #1
 800a964:	d903      	bls.n	800a96e <d_template_args+0x4f6>
 800a966:	3b72      	subs	r3, #114	; 0x72
 800a968:	2b01      	cmp	r3, #1
 800a96a:	f63f aea9 	bhi.w	800a6c0 <d_template_args+0x248>
 800a96e:	4620      	mov	r0, r4
 800a970:	f002 fa68 	bl	800ce44 <d_type>
 800a974:	4681      	mov	r9, r0
 800a976:	e6a7      	b.n	800a6c8 <d_template_args+0x250>
 800a978:	4620      	mov	r0, r4
 800a97a:	f002 f891 	bl	800caa0 <d_expression_1>
 800a97e:	4681      	mov	r9, r0
 800a980:	4620      	mov	r0, r4
 800a982:	f002 f88d 	bl	800caa0 <d_expression_1>
 800a986:	4682      	mov	sl, r0
 800a988:	4620      	mov	r0, r4
 800a98a:	f002 f889 	bl	800caa0 <d_expression_1>
 800a98e:	4603      	mov	r3, r0
 800a990:	e67a      	b.n	800a688 <d_template_args+0x210>
 800a992:	7853      	ldrb	r3, [r2, #1]
 800a994:	2b72      	cmp	r3, #114	; 0x72
 800a996:	f000 8266 	beq.w	800ae66 <d_template_args+0x9ee>
 800a99a:	2b70      	cmp	r3, #112	; 0x70
 800a99c:	f000 82a3 	beq.w	800aee6 <d_template_args+0xa6e>
 800a9a0:	4620      	mov	r0, r4
 800a9a2:	f002 fe0b 	bl	800d5bc <d_operator_name>
 800a9a6:	4681      	mov	r9, r0
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	f43f af15 	beq.w	800a7d8 <d_template_args+0x360>
 800a9ae:	7803      	ldrb	r3, [r0, #0]
 800a9b0:	2b31      	cmp	r3, #49	; 0x31
 800a9b2:	f000 81c0 	beq.w	800ad36 <d_template_args+0x8be>
 800a9b6:	2b32      	cmp	r3, #50	; 0x32
 800a9b8:	f040 8180 	bne.w	800acbc <d_template_args+0x844>
 800a9bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a9c0:	2b03      	cmp	r3, #3
 800a9c2:	f200 80ae 	bhi.w	800ab22 <d_template_args+0x6aa>
 800a9c6:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a9ca:	0004      	.short	0x0004
 800a9cc:	004e0181 	.word	0x004e0181
 800a9d0:	000c      	.short	0x000c
 800a9d2:	464a      	mov	r2, r9
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	2134      	movs	r1, #52	; 0x34
 800a9d8:	4620      	mov	r0, r4
 800a9da:	f7fb fe4d 	bl	8006678 <d_make_comp>
 800a9de:	4681      	mov	r9, r0
 800a9e0:	e6fa      	b.n	800a7d8 <d_template_args+0x360>
 800a9e2:	f04f 0b00 	mov.w	fp, #0
 800a9e6:	49cd      	ldr	r1, [pc, #820]	; (800ad1c <d_template_args+0x8a4>)
 800a9e8:	4658      	mov	r0, fp
 800a9ea:	f003 ff9d 	bl	800e928 <strcmp>
 800a9ee:	2800      	cmp	r0, #0
 800a9f0:	f000 82a3 	beq.w	800af3a <d_template_args+0xac2>
 800a9f4:	f89b 2000 	ldrb.w	r2, [fp]
 800a9f8:	2a6e      	cmp	r2, #110	; 0x6e
 800a9fa:	f040 8092 	bne.w	800ab22 <d_template_args+0x6aa>
 800a9fe:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800aa02:	2b77      	cmp	r3, #119	; 0x77
 800aa04:	d002      	beq.n	800aa0c <d_template_args+0x594>
 800aa06:	2b61      	cmp	r3, #97	; 0x61
 800aa08:	f040 808b 	bne.w	800ab22 <d_template_args+0x6aa>
 800aa0c:	215f      	movs	r1, #95	; 0x5f
 800aa0e:	4620      	mov	r0, r4
 800aa10:	f000 fba8 	bl	800b164 <d_exprlist>
 800aa14:	9001      	str	r0, [sp, #4]
 800aa16:	4620      	mov	r0, r4
 800aa18:	f002 fa14 	bl	800ce44 <d_type>
 800aa1c:	68e3      	ldr	r3, [r4, #12]
 800aa1e:	4683      	mov	fp, r0
 800aa20:	781a      	ldrb	r2, [r3, #0]
 800aa22:	2a45      	cmp	r2, #69	; 0x45
 800aa24:	f000 8317 	beq.w	800b056 <d_template_args+0xbde>
 800aa28:	2a70      	cmp	r2, #112	; 0x70
 800aa2a:	f000 8309 	beq.w	800b040 <d_template_args+0xbc8>
 800aa2e:	2a69      	cmp	r2, #105	; 0x69
 800aa30:	d177      	bne.n	800ab22 <d_template_args+0x6aa>
 800aa32:	785b      	ldrb	r3, [r3, #1]
 800aa34:	2b6c      	cmp	r3, #108	; 0x6c
 800aa36:	d174      	bne.n	800ab22 <d_template_args+0x6aa>
 800aa38:	4620      	mov	r0, r4
 800aa3a:	f002 f831 	bl	800caa0 <d_expression_1>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	465a      	mov	r2, fp
 800aa42:	213a      	movs	r1, #58	; 0x3a
 800aa44:	4620      	mov	r0, r4
 800aa46:	f7fb fe17 	bl	8006678 <d_make_comp>
 800aa4a:	9a01      	ldr	r2, [sp, #4]
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	2139      	movs	r1, #57	; 0x39
 800aa50:	4620      	mov	r0, r4
 800aa52:	f7fb fe11 	bl	8006678 <d_make_comp>
 800aa56:	464a      	mov	r2, r9
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2138      	movs	r1, #56	; 0x38
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	f7fb fe0b 	bl	8006678 <d_make_comp>
 800aa62:	4681      	mov	r9, r0
 800aa64:	e6b8      	b.n	800a7d8 <d_template_args+0x360>
 800aa66:	f04f 0b00 	mov.w	fp, #0
 800aa6a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800aa6e:	6812      	ldr	r2, [r2, #0]
 800aa70:	7851      	ldrb	r1, [r2, #1]
 800aa72:	2963      	cmp	r1, #99	; 0x63
 800aa74:	f000 8296 	beq.w	800afa4 <d_template_args+0xb2c>
 800aa78:	4620      	mov	r0, r4
 800aa7a:	f002 f811 	bl	800caa0 <d_expression_1>
 800aa7e:	9001      	str	r0, [sp, #4]
 800aa80:	49a7      	ldr	r1, [pc, #668]	; (800ad20 <d_template_args+0x8a8>)
 800aa82:	4658      	mov	r0, fp
 800aa84:	f003 ff50 	bl	800e928 <strcmp>
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	f000 8244 	beq.w	800af16 <d_template_args+0xa9e>
 800aa8e:	49a5      	ldr	r1, [pc, #660]	; (800ad24 <d_template_args+0x8ac>)
 800aa90:	4658      	mov	r0, fp
 800aa92:	f003 ff49 	bl	800e928 <strcmp>
 800aa96:	b130      	cbz	r0, 800aaa6 <d_template_args+0x62e>
 800aa98:	4658      	mov	r0, fp
 800aa9a:	49a3      	ldr	r1, [pc, #652]	; (800ad28 <d_template_args+0x8b0>)
 800aa9c:	f003 ff44 	bl	800e928 <strcmp>
 800aaa0:	2800      	cmp	r0, #0
 800aaa2:	f040 828d 	bne.w	800afc0 <d_template_args+0xb48>
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	f002 fe48 	bl	800d73c <d_unqualified_name>
 800aaac:	68e3      	ldr	r3, [r4, #12]
 800aaae:	4683      	mov	fp, r0
 800aab0:	781b      	ldrb	r3, [r3, #0]
 800aab2:	2b49      	cmp	r3, #73	; 0x49
 800aab4:	f000 833e 	beq.w	800b134 <d_template_args+0xcbc>
 800aab8:	465b      	mov	r3, fp
 800aaba:	9a01      	ldr	r2, [sp, #4]
 800aabc:	2137      	movs	r1, #55	; 0x37
 800aabe:	4620      	mov	r0, r4
 800aac0:	f7fb fdda 	bl	8006678 <d_make_comp>
 800aac4:	464a      	mov	r2, r9
 800aac6:	4603      	mov	r3, r0
 800aac8:	2136      	movs	r1, #54	; 0x36
 800aaca:	4620      	mov	r0, r4
 800aacc:	f7fb fdd4 	bl	8006678 <d_make_comp>
 800aad0:	4681      	mov	r9, r0
 800aad2:	e681      	b.n	800a7d8 <d_template_args+0x360>
 800aad4:	7853      	ldrb	r3, [r2, #1]
 800aad6:	2b70      	cmp	r3, #112	; 0x70
 800aad8:	f47f af62 	bne.w	800a9a0 <d_template_args+0x528>
 800aadc:	1c93      	adds	r3, r2, #2
 800aade:	60e3      	str	r3, [r4, #12]
 800aae0:	7893      	ldrb	r3, [r2, #2]
 800aae2:	2b54      	cmp	r3, #84	; 0x54
 800aae4:	f040 81b7 	bne.w	800ae56 <d_template_args+0x9de>
 800aae8:	3203      	adds	r2, #3
 800aaea:	60e2      	str	r2, [r4, #12]
 800aaec:	2000      	movs	r0, #0
 800aaee:	6963      	ldr	r3, [r4, #20]
 800aaf0:	69a2      	ldr	r2, [r4, #24]
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	da15      	bge.n	800ab22 <d_template_args+0x6aa>
 800aaf6:	6922      	ldr	r2, [r4, #16]
 800aaf8:	1c59      	adds	r1, r3, #1
 800aafa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800aafe:	eb12 0983 	adds.w	r9, r2, r3, lsl #2
 800ab02:	6161      	str	r1, [r4, #20]
 800ab04:	f43f ae68 	beq.w	800a7d8 <d_template_args+0x360>
 800ab08:	2106      	movs	r1, #6
 800ab0a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 800ab0e:	f8c9 0004 	str.w	r0, [r9, #4]
 800ab12:	e661      	b.n	800a7d8 <d_template_args+0x360>
 800ab14:	2200      	movs	r2, #0
 800ab16:	e4f4      	b.n	800a502 <d_template_args+0x8a>
 800ab18:	4620      	mov	r0, r4
 800ab1a:	f001 ffc1 	bl	800caa0 <d_expression_1>
 800ab1e:	4682      	mov	sl, r0
 800ab20:	e5ee      	b.n	800a700 <d_template_args+0x288>
 800ab22:	f04f 0900 	mov.w	r9, #0
 800ab26:	e657      	b.n	800a7d8 <d_template_args+0x360>
 800ab28:	3301      	adds	r3, #1
 800ab2a:	60e3      	str	r3, [r4, #12]
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	e5ab      	b.n	800a688 <d_template_args+0x210>
 800ab30:	7913      	ldrb	r3, [r2, #4]
 800ab32:	2b72      	cmp	r3, #114	; 0x72
 800ab34:	f000 81ad 	beq.w	800ae92 <d_template_args+0xa1a>
 800ab38:	2b70      	cmp	r3, #112	; 0x70
 800ab3a:	f000 8223 	beq.w	800af84 <d_template_args+0xb0c>
 800ab3e:	4620      	mov	r0, r4
 800ab40:	f002 fd3c 	bl	800d5bc <d_operator_name>
 800ab44:	4681      	mov	r9, r0
 800ab46:	2800      	cmp	r0, #0
 800ab48:	f000 811c 	beq.w	800ad84 <d_template_args+0x90c>
 800ab4c:	7803      	ldrb	r3, [r0, #0]
 800ab4e:	2b31      	cmp	r3, #49	; 0x31
 800ab50:	f000 813b 	beq.w	800adca <d_template_args+0x952>
 800ab54:	2b32      	cmp	r3, #50	; 0x32
 800ab56:	f040 811b 	bne.w	800ad90 <d_template_args+0x918>
 800ab5a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ab5e:	2b03      	cmp	r3, #3
 800ab60:	f200 8110 	bhi.w	800ad84 <d_template_args+0x90c>
 800ab64:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ab68:	011b0004 	.word	0x011b0004
 800ab6c:	000b004b 	.word	0x000b004b
 800ab70:	464a      	mov	r2, r9
 800ab72:	2300      	movs	r3, #0
 800ab74:	2134      	movs	r1, #52	; 0x34
 800ab76:	4620      	mov	r0, r4
 800ab78:	f7fb fd7e 	bl	8006678 <d_make_comp>
 800ab7c:	e6c3      	b.n	800a906 <d_template_args+0x48e>
 800ab7e:	2500      	movs	r5, #0
 800ab80:	4966      	ldr	r1, [pc, #408]	; (800ad1c <d_template_args+0x8a4>)
 800ab82:	4628      	mov	r0, r5
 800ab84:	f003 fed0 	bl	800e928 <strcmp>
 800ab88:	2800      	cmp	r0, #0
 800ab8a:	f000 81ca 	beq.w	800af22 <d_template_args+0xaaa>
 800ab8e:	782b      	ldrb	r3, [r5, #0]
 800ab90:	2b6e      	cmp	r3, #110	; 0x6e
 800ab92:	f040 80f7 	bne.w	800ad84 <d_template_args+0x90c>
 800ab96:	786b      	ldrb	r3, [r5, #1]
 800ab98:	2b77      	cmp	r3, #119	; 0x77
 800ab9a:	d002      	beq.n	800aba2 <d_template_args+0x72a>
 800ab9c:	2b61      	cmp	r3, #97	; 0x61
 800ab9e:	f040 80f1 	bne.w	800ad84 <d_template_args+0x90c>
 800aba2:	215f      	movs	r1, #95	; 0x5f
 800aba4:	4620      	mov	r0, r4
 800aba6:	f000 fadd 	bl	800b164 <d_exprlist>
 800abaa:	4605      	mov	r5, r0
 800abac:	4620      	mov	r0, r4
 800abae:	f002 f949 	bl	800ce44 <d_type>
 800abb2:	68e3      	ldr	r3, [r4, #12]
 800abb4:	4682      	mov	sl, r0
 800abb6:	781a      	ldrb	r2, [r3, #0]
 800abb8:	2a45      	cmp	r2, #69	; 0x45
 800abba:	f000 82b7 	beq.w	800b12c <d_template_args+0xcb4>
 800abbe:	2a70      	cmp	r2, #112	; 0x70
 800abc0:	f000 82a9 	beq.w	800b116 <d_template_args+0xc9e>
 800abc4:	2a69      	cmp	r2, #105	; 0x69
 800abc6:	f040 80dd 	bne.w	800ad84 <d_template_args+0x90c>
 800abca:	785b      	ldrb	r3, [r3, #1]
 800abcc:	2b6c      	cmp	r3, #108	; 0x6c
 800abce:	f040 80d9 	bne.w	800ad84 <d_template_args+0x90c>
 800abd2:	4620      	mov	r0, r4
 800abd4:	f001 ff64 	bl	800caa0 <d_expression_1>
 800abd8:	4603      	mov	r3, r0
 800abda:	4652      	mov	r2, sl
 800abdc:	213a      	movs	r1, #58	; 0x3a
 800abde:	4620      	mov	r0, r4
 800abe0:	f7fb fd4a 	bl	8006678 <d_make_comp>
 800abe4:	462a      	mov	r2, r5
 800abe6:	4603      	mov	r3, r0
 800abe8:	2139      	movs	r1, #57	; 0x39
 800abea:	4620      	mov	r0, r4
 800abec:	f7fb fd44 	bl	8006678 <d_make_comp>
 800abf0:	464a      	mov	r2, r9
 800abf2:	4603      	mov	r3, r0
 800abf4:	2138      	movs	r1, #56	; 0x38
 800abf6:	4620      	mov	r0, r4
 800abf8:	f7fb fd3e 	bl	8006678 <d_make_comp>
 800abfc:	e683      	b.n	800a906 <d_template_args+0x48e>
 800abfe:	2500      	movs	r5, #0
 800ac00:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	785a      	ldrb	r2, [r3, #1]
 800ac08:	2a63      	cmp	r2, #99	; 0x63
 800ac0a:	f000 81a8 	beq.w	800af5e <d_template_args+0xae6>
 800ac0e:	4620      	mov	r0, r4
 800ac10:	f001 ff46 	bl	800caa0 <d_expression_1>
 800ac14:	4682      	mov	sl, r0
 800ac16:	4942      	ldr	r1, [pc, #264]	; (800ad20 <d_template_args+0x8a8>)
 800ac18:	4628      	mov	r0, r5
 800ac1a:	f003 fe85 	bl	800e928 <strcmp>
 800ac1e:	2800      	cmp	r0, #0
 800ac20:	f000 8197 	beq.w	800af52 <d_template_args+0xada>
 800ac24:	493f      	ldr	r1, [pc, #252]	; (800ad24 <d_template_args+0x8ac>)
 800ac26:	4628      	mov	r0, r5
 800ac28:	f003 fe7e 	bl	800e928 <strcmp>
 800ac2c:	b130      	cbz	r0, 800ac3c <d_template_args+0x7c4>
 800ac2e:	4628      	mov	r0, r5
 800ac30:	493d      	ldr	r1, [pc, #244]	; (800ad28 <d_template_args+0x8b0>)
 800ac32:	f003 fe79 	bl	800e928 <strcmp>
 800ac36:	2800      	cmp	r0, #0
 800ac38:	f040 822a 	bne.w	800b090 <d_template_args+0xc18>
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	f002 fd7d 	bl	800d73c <d_unqualified_name>
 800ac42:	68e3      	ldr	r3, [r4, #12]
 800ac44:	4605      	mov	r5, r0
 800ac46:	781b      	ldrb	r3, [r3, #0]
 800ac48:	2b49      	cmp	r3, #73	; 0x49
 800ac4a:	f000 820b 	beq.w	800b064 <d_template_args+0xbec>
 800ac4e:	462b      	mov	r3, r5
 800ac50:	4652      	mov	r2, sl
 800ac52:	2137      	movs	r1, #55	; 0x37
 800ac54:	4620      	mov	r0, r4
 800ac56:	f7fb fd0f 	bl	8006678 <d_make_comp>
 800ac5a:	464a      	mov	r2, r9
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	2136      	movs	r1, #54	; 0x36
 800ac60:	4620      	mov	r0, r4
 800ac62:	f7fb fd09 	bl	8006678 <d_make_comp>
 800ac66:	e64e      	b.n	800a906 <d_template_args+0x48e>
 800ac68:	7913      	ldrb	r3, [r2, #4]
 800ac6a:	2b70      	cmp	r3, #112	; 0x70
 800ac6c:	f47f af67 	bne.w	800ab3e <d_template_args+0x6c6>
 800ac70:	1d53      	adds	r3, r2, #5
 800ac72:	60e3      	str	r3, [r4, #12]
 800ac74:	7953      	ldrb	r3, [r2, #5]
 800ac76:	2b54      	cmp	r3, #84	; 0x54
 800ac78:	d17e      	bne.n	800ad78 <d_template_args+0x900>
 800ac7a:	3206      	adds	r2, #6
 800ac7c:	60e2      	str	r2, [r4, #12]
 800ac7e:	2500      	movs	r5, #0
 800ac80:	6963      	ldr	r3, [r4, #20]
 800ac82:	69a2      	ldr	r2, [r4, #24]
 800ac84:	4293      	cmp	r3, r2
 800ac86:	da7d      	bge.n	800ad84 <d_template_args+0x90c>
 800ac88:	6921      	ldr	r1, [r4, #16]
 800ac8a:	1c5a      	adds	r2, r3, #1
 800ac8c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ac90:	6162      	str	r2, [r4, #20]
 800ac92:	eb11 0283 	adds.w	r2, r1, r3, lsl #2
 800ac96:	f000 8238 	beq.w	800b10a <d_template_args+0xc92>
 800ac9a:	2006      	movs	r0, #6
 800ac9c:	f801 0023 	strb.w	r0, [r1, r3, lsl #2]
 800aca0:	4610      	mov	r0, r2
 800aca2:	6055      	str	r5, [r2, #4]
 800aca4:	e62f      	b.n	800a906 <d_template_args+0x48e>
 800aca6:	4620      	mov	r0, r4
 800aca8:	f7ff fbe6 	bl	800a478 <d_template_args>
 800acac:	4652      	mov	r2, sl
 800acae:	4603      	mov	r3, r0
 800acb0:	2104      	movs	r1, #4
 800acb2:	4620      	mov	r0, r4
 800acb4:	f7fb fce0 	bl	8006678 <d_make_comp>
 800acb8:	4682      	mov	sl, r0
 800acba:	e521      	b.n	800a700 <d_template_args+0x288>
 800acbc:	2b33      	cmp	r3, #51	; 0x33
 800acbe:	f47f af30 	bne.w	800ab22 <d_template_args+0x6aa>
 800acc2:	68e3      	ldr	r3, [r4, #12]
 800acc4:	781a      	ldrb	r2, [r3, #0]
 800acc6:	2a5f      	cmp	r2, #95	; 0x5f
 800acc8:	f000 81a2 	beq.w	800b010 <d_template_args+0xb98>
 800accc:	f04f 0b00 	mov.w	fp, #0
 800acd0:	4620      	mov	r0, r4
 800acd2:	f001 fee5 	bl	800caa0 <d_expression_1>
 800acd6:	4603      	mov	r3, r0
 800acd8:	f1bb 0f00 	cmp.w	fp, #0
 800acdc:	d005      	beq.n	800acea <d_template_args+0x872>
 800acde:	4602      	mov	r2, r0
 800ace0:	2137      	movs	r1, #55	; 0x37
 800ace2:	4620      	mov	r0, r4
 800ace4:	f7fb fcc8 	bl	8006678 <d_make_comp>
 800ace8:	4603      	mov	r3, r0
 800acea:	464a      	mov	r2, r9
 800acec:	2135      	movs	r1, #53	; 0x35
 800acee:	4620      	mov	r0, r4
 800acf0:	f7fb fcc2 	bl	8006678 <d_make_comp>
 800acf4:	4681      	mov	r9, r0
 800acf6:	e56f      	b.n	800a7d8 <d_template_args+0x360>
 800acf8:	785a      	ldrb	r2, [r3, #1]
 800acfa:	2a69      	cmp	r2, #105	; 0x69
 800acfc:	f47f af0a 	bne.w	800ab14 <d_template_args+0x69c>
 800ad00:	3302      	adds	r3, #2
 800ad02:	60e3      	str	r3, [r4, #12]
 800ad04:	2145      	movs	r1, #69	; 0x45
 800ad06:	4620      	mov	r0, r4
 800ad08:	f000 fa2c 	bl	800b164 <d_exprlist>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	e4bb      	b.n	800a688 <d_template_args+0x210>
 800ad10:	4620      	mov	r0, r4
 800ad12:	f7fb fe53 	bl	80069bc <d_template_param>
 800ad16:	4681      	mov	r9, r0
 800ad18:	e55e      	b.n	800a7d8 <d_template_args+0x360>
 800ad1a:	bf00      	nop
 800ad1c:	08012e8c 	.word	0x08012e8c
 800ad20:	08012e84 	.word	0x08012e84
 800ad24:	08012fa0 	.word	0x08012fa0
 800ad28:	08012fa4 	.word	0x08012fa4
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	f003 fb81 	bl	800e434 <d_expr_primary>
 800ad32:	4681      	mov	r9, r0
 800ad34:	e550      	b.n	800a7d8 <d_template_args+0x360>
 800ad36:	6843      	ldr	r3, [r0, #4]
 800ad38:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ad3a:	689a      	ldr	r2, [r3, #8]
 800ad3c:	f8d3 b000 	ldr.w	fp, [r3]
 800ad40:	3a02      	subs	r2, #2
 800ad42:	440a      	add	r2, r1
 800ad44:	6322      	str	r2, [r4, #48]	; 0x30
 800ad46:	4658      	mov	r0, fp
 800ad48:	49d0      	ldr	r1, [pc, #832]	; (800b08c <d_template_args+0xc14>)
 800ad4a:	9301      	str	r3, [sp, #4]
 800ad4c:	f003 fdec 	bl	800e928 <strcmp>
 800ad50:	9b01      	ldr	r3, [sp, #4]
 800ad52:	2800      	cmp	r0, #0
 800ad54:	f000 8111 	beq.w	800af7a <d_template_args+0xb02>
 800ad58:	68da      	ldr	r2, [r3, #12]
 800ad5a:	2a03      	cmp	r2, #3
 800ad5c:	f63f aee1 	bhi.w	800ab22 <d_template_args+0x6aa>
 800ad60:	a301      	add	r3, pc, #4	; (adr r3, 800ad68 <d_template_args+0x8f0>)
 800ad62:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800ad66:	bf00      	nop
 800ad68:	0800a9d3 	.word	0x0800a9d3
 800ad6c:	0800ae27 	.word	0x0800ae27
 800ad70:	0800aa6b 	.word	0x0800aa6b
 800ad74:	0800a9e7 	.word	0x0800a9e7
 800ad78:	4620      	mov	r0, r4
 800ad7a:	f7fb fe07 	bl	800698c <d_compact_number>
 800ad7e:	1c45      	adds	r5, r0, #1
 800ad80:	f47f af7e 	bne.w	800ac80 <d_template_args+0x808>
 800ad84:	2000      	movs	r0, #0
 800ad86:	e5be      	b.n	800a906 <d_template_args+0x48e>
 800ad88:	4620      	mov	r0, r4
 800ad8a:	f003 fb53 	bl	800e434 <d_expr_primary>
 800ad8e:	e5ba      	b.n	800a906 <d_template_args+0x48e>
 800ad90:	2b33      	cmp	r3, #51	; 0x33
 800ad92:	d1f7      	bne.n	800ad84 <d_template_args+0x90c>
 800ad94:	68e3      	ldr	r3, [r4, #12]
 800ad96:	781a      	ldrb	r2, [r3, #0]
 800ad98:	2a5f      	cmp	r2, #95	; 0x5f
 800ad9a:	f000 816e 	beq.w	800b07a <d_template_args+0xc02>
 800ad9e:	2500      	movs	r5, #0
 800ada0:	4620      	mov	r0, r4
 800ada2:	f001 fe7d 	bl	800caa0 <d_expression_1>
 800ada6:	4603      	mov	r3, r0
 800ada8:	b12d      	cbz	r5, 800adb6 <d_template_args+0x93e>
 800adaa:	4602      	mov	r2, r0
 800adac:	2137      	movs	r1, #55	; 0x37
 800adae:	4620      	mov	r0, r4
 800adb0:	f7fb fc62 	bl	8006678 <d_make_comp>
 800adb4:	4603      	mov	r3, r0
 800adb6:	464a      	mov	r2, r9
 800adb8:	2135      	movs	r1, #53	; 0x35
 800adba:	4620      	mov	r0, r4
 800adbc:	f7fb fc5c 	bl	8006678 <d_make_comp>
 800adc0:	e5a1      	b.n	800a906 <d_template_args+0x48e>
 800adc2:	4620      	mov	r0, r4
 800adc4:	f7fb fdfa 	bl	80069bc <d_template_param>
 800adc8:	e59d      	b.n	800a906 <d_template_args+0x48e>
 800adca:	f8d0 a004 	ldr.w	sl, [r0, #4]
 800adce:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800add0:	f8da 3008 	ldr.w	r3, [sl, #8]
 800add4:	f8da 5000 	ldr.w	r5, [sl]
 800add8:	3b02      	subs	r3, #2
 800adda:	4413      	add	r3, r2
 800addc:	6323      	str	r3, [r4, #48]	; 0x30
 800adde:	4628      	mov	r0, r5
 800ade0:	49aa      	ldr	r1, [pc, #680]	; (800b08c <d_template_args+0xc14>)
 800ade2:	f003 fda1 	bl	800e928 <strcmp>
 800ade6:	2800      	cmp	r0, #0
 800ade8:	f000 80d8 	beq.w	800af9c <d_template_args+0xb24>
 800adec:	f8da 300c 	ldr.w	r3, [sl, #12]
 800adf0:	2b03      	cmp	r3, #3
 800adf2:	d8c7      	bhi.n	800ad84 <d_template_args+0x90c>
 800adf4:	a201      	add	r2, pc, #4	; (adr r2, 800adfc <d_template_args+0x984>)
 800adf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adfa:	bf00      	nop
 800adfc:	0800ab71 	.word	0x0800ab71
 800ae00:	0800aebf 	.word	0x0800aebf
 800ae04:	0800ac01 	.word	0x0800ac01
 800ae08:	0800ab81 	.word	0x0800ab81
 800ae0c:	3201      	adds	r2, #1
 800ae0e:	60e2      	str	r2, [r4, #12]
 800ae10:	e517      	b.n	800a842 <d_template_args+0x3ca>
 800ae12:	4620      	mov	r0, r4
 800ae14:	f7ff fb30 	bl	800a478 <d_template_args>
 800ae18:	462a      	mov	r2, r5
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	2104      	movs	r1, #4
 800ae1e:	4620      	mov	r0, r4
 800ae20:	f7fb fc2a 	bl	8006678 <d_make_comp>
 800ae24:	e56f      	b.n	800a906 <d_template_args+0x48e>
 800ae26:	f1bb 0f00 	cmp.w	fp, #0
 800ae2a:	f43f af4f 	beq.w	800accc <d_template_args+0x854>
 800ae2e:	f89b 2000 	ldrb.w	r2, [fp]
 800ae32:	2a70      	cmp	r2, #112	; 0x70
 800ae34:	d002      	beq.n	800ae3c <d_template_args+0x9c4>
 800ae36:	2a6d      	cmp	r2, #109	; 0x6d
 800ae38:	f47f af48 	bne.w	800accc <d_template_args+0x854>
 800ae3c:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800ae40:	4293      	cmp	r3, r2
 800ae42:	f47f af43 	bne.w	800accc <d_template_args+0x854>
 800ae46:	68e3      	ldr	r3, [r4, #12]
 800ae48:	781a      	ldrb	r2, [r3, #0]
 800ae4a:	2a5f      	cmp	r2, #95	; 0x5f
 800ae4c:	f000 8107 	beq.w	800b05e <d_template_args+0xbe6>
 800ae50:	f04f 0b01 	mov.w	fp, #1
 800ae54:	e73c      	b.n	800acd0 <d_template_args+0x858>
 800ae56:	4620      	mov	r0, r4
 800ae58:	f7fb fd98 	bl	800698c <d_compact_number>
 800ae5c:	3001      	adds	r0, #1
 800ae5e:	f47f ae46 	bne.w	800aaee <d_template_args+0x676>
 800ae62:	4681      	mov	r9, r0
 800ae64:	e4b8      	b.n	800a7d8 <d_template_args+0x360>
 800ae66:	3202      	adds	r2, #2
 800ae68:	60e2      	str	r2, [r4, #12]
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	f001 ffea 	bl	800ce44 <d_type>
 800ae70:	4681      	mov	r9, r0
 800ae72:	4620      	mov	r0, r4
 800ae74:	f002 fc62 	bl	800d73c <d_unqualified_name>
 800ae78:	68e3      	ldr	r3, [r4, #12]
 800ae7a:	4683      	mov	fp, r0
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	2b49      	cmp	r3, #73	; 0x49
 800ae80:	d03e      	beq.n	800af00 <d_template_args+0xa88>
 800ae82:	4603      	mov	r3, r0
 800ae84:	464a      	mov	r2, r9
 800ae86:	2101      	movs	r1, #1
 800ae88:	4620      	mov	r0, r4
 800ae8a:	f7fb fbf5 	bl	8006678 <d_make_comp>
 800ae8e:	4681      	mov	r9, r0
 800ae90:	e4a2      	b.n	800a7d8 <d_template_args+0x360>
 800ae92:	3205      	adds	r2, #5
 800ae94:	60e2      	str	r2, [r4, #12]
 800ae96:	4620      	mov	r0, r4
 800ae98:	f001 ffd4 	bl	800ce44 <d_type>
 800ae9c:	4605      	mov	r5, r0
 800ae9e:	4620      	mov	r0, r4
 800aea0:	f002 fc4c 	bl	800d73c <d_unqualified_name>
 800aea4:	68e3      	ldr	r3, [r4, #12]
 800aea6:	4681      	mov	r9, r0
 800aea8:	781b      	ldrb	r3, [r3, #0]
 800aeaa:	2b49      	cmp	r3, #73	; 0x49
 800aeac:	f000 80b8 	beq.w	800b020 <d_template_args+0xba8>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	462a      	mov	r2, r5
 800aeb4:	2101      	movs	r1, #1
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	f7fb fbde 	bl	8006678 <d_make_comp>
 800aebc:	e523      	b.n	800a906 <d_template_args+0x48e>
 800aebe:	2d00      	cmp	r5, #0
 800aec0:	f43f af6d 	beq.w	800ad9e <d_template_args+0x926>
 800aec4:	782b      	ldrb	r3, [r5, #0]
 800aec6:	2b70      	cmp	r3, #112	; 0x70
 800aec8:	d002      	beq.n	800aed0 <d_template_args+0xa58>
 800aeca:	2b6d      	cmp	r3, #109	; 0x6d
 800aecc:	f47f af67 	bne.w	800ad9e <d_template_args+0x926>
 800aed0:	786a      	ldrb	r2, [r5, #1]
 800aed2:	429a      	cmp	r2, r3
 800aed4:	f47f af63 	bne.w	800ad9e <d_template_args+0x926>
 800aed8:	68e3      	ldr	r3, [r4, #12]
 800aeda:	781a      	ldrb	r2, [r3, #0]
 800aedc:	2a5f      	cmp	r2, #95	; 0x5f
 800aede:	f000 8117 	beq.w	800b110 <d_template_args+0xc98>
 800aee2:	2501      	movs	r5, #1
 800aee4:	e75c      	b.n	800ada0 <d_template_args+0x928>
 800aee6:	3202      	adds	r2, #2
 800aee8:	60e2      	str	r2, [r4, #12]
 800aeea:	4620      	mov	r0, r4
 800aeec:	f001 fdd8 	bl	800caa0 <d_expression_1>
 800aef0:	2300      	movs	r3, #0
 800aef2:	4602      	mov	r2, r0
 800aef4:	2149      	movs	r1, #73	; 0x49
 800aef6:	4620      	mov	r0, r4
 800aef8:	f7fb fbbe 	bl	8006678 <d_make_comp>
 800aefc:	4681      	mov	r9, r0
 800aefe:	e46b      	b.n	800a7d8 <d_template_args+0x360>
 800af00:	4620      	mov	r0, r4
 800af02:	f7ff fab9 	bl	800a478 <d_template_args>
 800af06:	465a      	mov	r2, fp
 800af08:	4603      	mov	r3, r0
 800af0a:	2104      	movs	r1, #4
 800af0c:	4620      	mov	r0, r4
 800af0e:	f7fb fbb3 	bl	8006678 <d_make_comp>
 800af12:	4603      	mov	r3, r0
 800af14:	e7b6      	b.n	800ae84 <d_template_args+0xa0c>
 800af16:	2145      	movs	r1, #69	; 0x45
 800af18:	4620      	mov	r0, r4
 800af1a:	f000 f923 	bl	800b164 <d_exprlist>
 800af1e:	4683      	mov	fp, r0
 800af20:	e5ca      	b.n	800aab8 <d_template_args+0x640>
 800af22:	4620      	mov	r0, r4
 800af24:	f001 fdbc 	bl	800caa0 <d_expression_1>
 800af28:	4605      	mov	r5, r0
 800af2a:	4620      	mov	r0, r4
 800af2c:	f001 fdb8 	bl	800caa0 <d_expression_1>
 800af30:	4682      	mov	sl, r0
 800af32:	4620      	mov	r0, r4
 800af34:	f001 fdb4 	bl	800caa0 <d_expression_1>
 800af38:	e64e      	b.n	800abd8 <d_template_args+0x760>
 800af3a:	4620      	mov	r0, r4
 800af3c:	f001 fdb0 	bl	800caa0 <d_expression_1>
 800af40:	9001      	str	r0, [sp, #4]
 800af42:	4620      	mov	r0, r4
 800af44:	f001 fdac 	bl	800caa0 <d_expression_1>
 800af48:	4683      	mov	fp, r0
 800af4a:	4620      	mov	r0, r4
 800af4c:	f001 fda8 	bl	800caa0 <d_expression_1>
 800af50:	e575      	b.n	800aa3e <d_template_args+0x5c6>
 800af52:	2145      	movs	r1, #69	; 0x45
 800af54:	4620      	mov	r0, r4
 800af56:	f000 f905 	bl	800b164 <d_exprlist>
 800af5a:	4605      	mov	r5, r0
 800af5c:	e677      	b.n	800ac4e <d_template_args+0x7d6>
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800af64:	2a01      	cmp	r2, #1
 800af66:	d903      	bls.n	800af70 <d_template_args+0xaf8>
 800af68:	3b72      	subs	r3, #114	; 0x72
 800af6a:	2b01      	cmp	r3, #1
 800af6c:	f63f ae4f 	bhi.w	800ac0e <d_template_args+0x796>
 800af70:	4620      	mov	r0, r4
 800af72:	f001 ff67 	bl	800ce44 <d_type>
 800af76:	4682      	mov	sl, r0
 800af78:	e64d      	b.n	800ac16 <d_template_args+0x79e>
 800af7a:	4620      	mov	r0, r4
 800af7c:	f001 ff62 	bl	800ce44 <d_type>
 800af80:	4603      	mov	r3, r0
 800af82:	e6b2      	b.n	800acea <d_template_args+0x872>
 800af84:	3205      	adds	r2, #5
 800af86:	60e2      	str	r2, [r4, #12]
 800af88:	4620      	mov	r0, r4
 800af8a:	f001 fd89 	bl	800caa0 <d_expression_1>
 800af8e:	2300      	movs	r3, #0
 800af90:	4602      	mov	r2, r0
 800af92:	2149      	movs	r1, #73	; 0x49
 800af94:	4620      	mov	r0, r4
 800af96:	f7fb fb6f 	bl	8006678 <d_make_comp>
 800af9a:	e4b4      	b.n	800a906 <d_template_args+0x48e>
 800af9c:	4620      	mov	r0, r4
 800af9e:	f001 ff51 	bl	800ce44 <d_type>
 800afa2:	e707      	b.n	800adb4 <d_template_args+0x93c>
 800afa4:	7812      	ldrb	r2, [r2, #0]
 800afa6:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800afaa:	2901      	cmp	r1, #1
 800afac:	d903      	bls.n	800afb6 <d_template_args+0xb3e>
 800afae:	3a72      	subs	r2, #114	; 0x72
 800afb0:	2a01      	cmp	r2, #1
 800afb2:	f63f ad61 	bhi.w	800aa78 <d_template_args+0x600>
 800afb6:	4620      	mov	r0, r4
 800afb8:	f001 ff44 	bl	800ce44 <d_type>
 800afbc:	9001      	str	r0, [sp, #4]
 800afbe:	e55f      	b.n	800aa80 <d_template_args+0x608>
 800afc0:	4620      	mov	r0, r4
 800afc2:	f001 fd6d 	bl	800caa0 <d_expression_1>
 800afc6:	4683      	mov	fp, r0
 800afc8:	e576      	b.n	800aab8 <d_template_args+0x640>
 800afca:	2b6f      	cmp	r3, #111	; 0x6f
 800afcc:	d018      	beq.n	800b000 <d_template_args+0xb88>
 800afce:	2b69      	cmp	r3, #105	; 0x69
 800afd0:	f040 80bb 	bne.w	800b14a <d_template_args+0xcd2>
 800afd4:	7853      	ldrb	r3, [r2, #1]
 800afd6:	2b6c      	cmp	r3, #108	; 0x6c
 800afd8:	f47f ace2 	bne.w	800a9a0 <d_template_args+0x528>
 800afdc:	f04f 0900 	mov.w	r9, #0
 800afe0:	68e3      	ldr	r3, [r4, #12]
 800afe2:	2145      	movs	r1, #69	; 0x45
 800afe4:	3302      	adds	r3, #2
 800afe6:	60e3      	str	r3, [r4, #12]
 800afe8:	4620      	mov	r0, r4
 800afea:	f000 f8bb 	bl	800b164 <d_exprlist>
 800afee:	464a      	mov	r2, r9
 800aff0:	4603      	mov	r3, r0
 800aff2:	2130      	movs	r1, #48	; 0x30
 800aff4:	4620      	mov	r0, r4
 800aff6:	f7fb fb3f 	bl	8006678 <d_make_comp>
 800affa:	4681      	mov	r9, r0
 800affc:	f7ff bbec 	b.w	800a7d8 <d_template_args+0x360>
 800b000:	7853      	ldrb	r3, [r2, #1]
 800b002:	2b6e      	cmp	r3, #110	; 0x6e
 800b004:	f47f accc 	bne.w	800a9a0 <d_template_args+0x528>
 800b008:	3202      	adds	r2, #2
 800b00a:	60e2      	str	r2, [r4, #12]
 800b00c:	f7ff bbdb 	b.w	800a7c6 <d_template_args+0x34e>
 800b010:	3301      	adds	r3, #1
 800b012:	60e3      	str	r3, [r4, #12]
 800b014:	2145      	movs	r1, #69	; 0x45
 800b016:	4620      	mov	r0, r4
 800b018:	f000 f8a4 	bl	800b164 <d_exprlist>
 800b01c:	4603      	mov	r3, r0
 800b01e:	e664      	b.n	800acea <d_template_args+0x872>
 800b020:	4620      	mov	r0, r4
 800b022:	f7ff fa29 	bl	800a478 <d_template_args>
 800b026:	464a      	mov	r2, r9
 800b028:	4603      	mov	r3, r0
 800b02a:	2104      	movs	r1, #4
 800b02c:	4620      	mov	r0, r4
 800b02e:	f7fb fb23 	bl	8006678 <d_make_comp>
 800b032:	462a      	mov	r2, r5
 800b034:	4603      	mov	r3, r0
 800b036:	2101      	movs	r1, #1
 800b038:	4620      	mov	r0, r4
 800b03a:	f7fb fb1d 	bl	8006678 <d_make_comp>
 800b03e:	e462      	b.n	800a906 <d_template_args+0x48e>
 800b040:	785a      	ldrb	r2, [r3, #1]
 800b042:	2a69      	cmp	r2, #105	; 0x69
 800b044:	f47f ad6d 	bne.w	800ab22 <d_template_args+0x6aa>
 800b048:	3302      	adds	r3, #2
 800b04a:	60e3      	str	r3, [r4, #12]
 800b04c:	2145      	movs	r1, #69	; 0x45
 800b04e:	4620      	mov	r0, r4
 800b050:	f000 f888 	bl	800b164 <d_exprlist>
 800b054:	e4f3      	b.n	800aa3e <d_template_args+0x5c6>
 800b056:	3301      	adds	r3, #1
 800b058:	60e3      	str	r3, [r4, #12]
 800b05a:	2000      	movs	r0, #0
 800b05c:	e4ef      	b.n	800aa3e <d_template_args+0x5c6>
 800b05e:	3301      	adds	r3, #1
 800b060:	60e3      	str	r3, [r4, #12]
 800b062:	e633      	b.n	800accc <d_template_args+0x854>
 800b064:	4620      	mov	r0, r4
 800b066:	f7ff fa07 	bl	800a478 <d_template_args>
 800b06a:	462a      	mov	r2, r5
 800b06c:	4603      	mov	r3, r0
 800b06e:	2104      	movs	r1, #4
 800b070:	4620      	mov	r0, r4
 800b072:	f7fb fb01 	bl	8006678 <d_make_comp>
 800b076:	4605      	mov	r5, r0
 800b078:	e5e9      	b.n	800ac4e <d_template_args+0x7d6>
 800b07a:	3301      	adds	r3, #1
 800b07c:	60e3      	str	r3, [r4, #12]
 800b07e:	2145      	movs	r1, #69	; 0x45
 800b080:	4620      	mov	r0, r4
 800b082:	f000 f86f 	bl	800b164 <d_exprlist>
 800b086:	4603      	mov	r3, r0
 800b088:	e695      	b.n	800adb6 <d_template_args+0x93e>
 800b08a:	bf00      	nop
 800b08c:	08013194 	.word	0x08013194
 800b090:	4620      	mov	r0, r4
 800b092:	f001 fd05 	bl	800caa0 <d_expression_1>
 800b096:	4605      	mov	r5, r0
 800b098:	e5d9      	b.n	800ac4e <d_template_args+0x7d6>
 800b09a:	2b74      	cmp	r3, #116	; 0x74
 800b09c:	f47f aa69 	bne.w	800a572 <d_template_args+0xfa>
 800b0a0:	7893      	ldrb	r3, [r2, #2]
 800b0a2:	2b6c      	cmp	r3, #108	; 0x6c
 800b0a4:	f47f aa65 	bne.w	800a572 <d_template_args+0xfa>
 800b0a8:	4620      	mov	r0, r4
 800b0aa:	f001 fecb 	bl	800ce44 <d_type>
 800b0ae:	4605      	mov	r5, r0
 800b0b0:	f7ff bbd5 	b.w	800a85e <d_template_args+0x3e6>
 800b0b4:	2b6f      	cmp	r3, #111	; 0x6f
 800b0b6:	d014      	beq.n	800b0e2 <d_template_args+0xc6a>
 800b0b8:	2b69      	cmp	r3, #105	; 0x69
 800b0ba:	d11a      	bne.n	800b0f2 <d_template_args+0xc7a>
 800b0bc:	7913      	ldrb	r3, [r2, #4]
 800b0be:	2b6c      	cmp	r3, #108	; 0x6c
 800b0c0:	f47f ad3d 	bne.w	800ab3e <d_template_args+0x6c6>
 800b0c4:	2500      	movs	r5, #0
 800b0c6:	68e3      	ldr	r3, [r4, #12]
 800b0c8:	2145      	movs	r1, #69	; 0x45
 800b0ca:	3302      	adds	r3, #2
 800b0cc:	60e3      	str	r3, [r4, #12]
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	f000 f848 	bl	800b164 <d_exprlist>
 800b0d4:	462a      	mov	r2, r5
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	2130      	movs	r1, #48	; 0x30
 800b0da:	4620      	mov	r0, r4
 800b0dc:	f7fb facc 	bl	8006678 <d_make_comp>
 800b0e0:	e411      	b.n	800a906 <d_template_args+0x48e>
 800b0e2:	7913      	ldrb	r3, [r2, #4]
 800b0e4:	2b6e      	cmp	r3, #110	; 0x6e
 800b0e6:	f47f ad2a 	bne.w	800ab3e <d_template_args+0x6c6>
 800b0ea:	3205      	adds	r2, #5
 800b0ec:	60e2      	str	r2, [r4, #12]
 800b0ee:	f7ff bbfe 	b.w	800a8ee <d_template_args+0x476>
 800b0f2:	2b74      	cmp	r3, #116	; 0x74
 800b0f4:	f47f ad23 	bne.w	800ab3e <d_template_args+0x6c6>
 800b0f8:	7913      	ldrb	r3, [r2, #4]
 800b0fa:	2b6c      	cmp	r3, #108	; 0x6c
 800b0fc:	f47f ad1f 	bne.w	800ab3e <d_template_args+0x6c6>
 800b100:	4620      	mov	r0, r4
 800b102:	f001 fe9f 	bl	800ce44 <d_type>
 800b106:	4605      	mov	r5, r0
 800b108:	e7dd      	b.n	800b0c6 <d_template_args+0xc4e>
 800b10a:	4610      	mov	r0, r2
 800b10c:	f7ff bbfb 	b.w	800a906 <d_template_args+0x48e>
 800b110:	3301      	adds	r3, #1
 800b112:	60e3      	str	r3, [r4, #12]
 800b114:	e643      	b.n	800ad9e <d_template_args+0x926>
 800b116:	785a      	ldrb	r2, [r3, #1]
 800b118:	2a69      	cmp	r2, #105	; 0x69
 800b11a:	f47f ae33 	bne.w	800ad84 <d_template_args+0x90c>
 800b11e:	3302      	adds	r3, #2
 800b120:	60e3      	str	r3, [r4, #12]
 800b122:	2145      	movs	r1, #69	; 0x45
 800b124:	4620      	mov	r0, r4
 800b126:	f000 f81d 	bl	800b164 <d_exprlist>
 800b12a:	e555      	b.n	800abd8 <d_template_args+0x760>
 800b12c:	3301      	adds	r3, #1
 800b12e:	60e3      	str	r3, [r4, #12]
 800b130:	2000      	movs	r0, #0
 800b132:	e551      	b.n	800abd8 <d_template_args+0x760>
 800b134:	4620      	mov	r0, r4
 800b136:	f7ff f99f 	bl	800a478 <d_template_args>
 800b13a:	465a      	mov	r2, fp
 800b13c:	4603      	mov	r3, r0
 800b13e:	2104      	movs	r1, #4
 800b140:	4620      	mov	r0, r4
 800b142:	f7fb fa99 	bl	8006678 <d_make_comp>
 800b146:	4683      	mov	fp, r0
 800b148:	e4b6      	b.n	800aab8 <d_template_args+0x640>
 800b14a:	2b74      	cmp	r3, #116	; 0x74
 800b14c:	f47f ac28 	bne.w	800a9a0 <d_template_args+0x528>
 800b150:	7853      	ldrb	r3, [r2, #1]
 800b152:	2b6c      	cmp	r3, #108	; 0x6c
 800b154:	f47f ac24 	bne.w	800a9a0 <d_template_args+0x528>
 800b158:	4620      	mov	r0, r4
 800b15a:	f001 fe73 	bl	800ce44 <d_type>
 800b15e:	4681      	mov	r9, r0
 800b160:	e73e      	b.n	800afe0 <d_template_args+0xb68>
 800b162:	bf00      	nop

0800b164 <d_exprlist>:
 800b164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b168:	68c2      	ldr	r2, [r0, #12]
 800b16a:	b085      	sub	sp, #20
 800b16c:	7815      	ldrb	r5, [r2, #0]
 800b16e:	2300      	movs	r3, #0
 800b170:	428d      	cmp	r5, r1
 800b172:	4604      	mov	r4, r0
 800b174:	9303      	str	r3, [sp, #12]
 800b176:	f000 8261 	beq.w	800b63c <d_exprlist+0x4d8>
 800b17a:	460f      	mov	r7, r1
 800b17c:	ae03      	add	r6, sp, #12
 800b17e:	e022      	b.n	800b1c6 <d_exprlist+0x62>
 800b180:	2b66      	cmp	r3, #102	; 0x66
 800b182:	d04b      	beq.n	800b21c <d_exprlist+0xb8>
 800b184:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b188:	2909      	cmp	r1, #9
 800b18a:	f201 8454 	bhi.w	800ca36 <d_exprlist+0x18d2>
 800b18e:	4620      	mov	r0, r4
 800b190:	f002 fad4 	bl	800d73c <d_unqualified_name>
 800b194:	4680      	mov	r8, r0
 800b196:	2800      	cmp	r0, #0
 800b198:	d064      	beq.n	800b264 <d_exprlist+0x100>
 800b19a:	68e3      	ldr	r3, [r4, #12]
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	2b49      	cmp	r3, #73	; 0x49
 800b1a0:	f000 808b 	beq.w	800b2ba <d_exprlist+0x156>
 800b1a4:	4602      	mov	r2, r0
 800b1a6:	6365      	str	r5, [r4, #52]	; 0x34
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	212e      	movs	r1, #46	; 0x2e
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	f7fb fa63 	bl	8006678 <d_make_comp>
 800b1b2:	6030      	str	r0, [r6, #0]
 800b1b4:	2800      	cmp	r0, #0
 800b1b6:	d056      	beq.n	800b266 <d_exprlist+0x102>
 800b1b8:	68e2      	ldr	r2, [r4, #12]
 800b1ba:	f100 0608 	add.w	r6, r0, #8
 800b1be:	7813      	ldrb	r3, [r2, #0]
 800b1c0:	42bb      	cmp	r3, r7
 800b1c2:	f000 8179 	beq.w	800b4b8 <d_exprlist+0x354>
 800b1c6:	f04f 0801 	mov.w	r8, #1
 800b1ca:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800b1cc:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
 800b1d0:	7813      	ldrb	r3, [r2, #0]
 800b1d2:	2b4c      	cmp	r3, #76	; 0x4c
 800b1d4:	d04b      	beq.n	800b26e <d_exprlist+0x10a>
 800b1d6:	2b54      	cmp	r3, #84	; 0x54
 800b1d8:	d051      	beq.n	800b27e <d_exprlist+0x11a>
 800b1da:	2b73      	cmp	r3, #115	; 0x73
 800b1dc:	d1d0      	bne.n	800b180 <d_exprlist+0x1c>
 800b1de:	7853      	ldrb	r3, [r2, #1]
 800b1e0:	2b72      	cmp	r3, #114	; 0x72
 800b1e2:	f000 8152 	beq.w	800b48a <d_exprlist+0x326>
 800b1e6:	2b70      	cmp	r3, #112	; 0x70
 800b1e8:	f000 816c 	beq.w	800b4c4 <d_exprlist+0x360>
 800b1ec:	4620      	mov	r0, r4
 800b1ee:	f002 f9e5 	bl	800d5bc <d_operator_name>
 800b1f2:	4680      	mov	r8, r0
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	d035      	beq.n	800b264 <d_exprlist+0x100>
 800b1f8:	f890 a000 	ldrb.w	sl, [r0]
 800b1fc:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800b200:	d042      	beq.n	800b288 <d_exprlist+0x124>
 800b202:	f1ba 0f32 	cmp.w	sl, #50	; 0x32
 800b206:	d129      	bne.n	800b25c <d_exprlist+0xf8>
 800b208:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b20c:	2b03      	cmp	r3, #3
 800b20e:	d829      	bhi.n	800b264 <d_exprlist+0x100>
 800b210:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b214:	01080062 	.word	0x01080062
 800b218:	006a00ac 	.word	0x006a00ac
 800b21c:	7853      	ldrb	r3, [r2, #1]
 800b21e:	2b70      	cmp	r3, #112	; 0x70
 800b220:	d1e4      	bne.n	800b1ec <d_exprlist+0x88>
 800b222:	1c93      	adds	r3, r2, #2
 800b224:	60e3      	str	r3, [r4, #12]
 800b226:	7893      	ldrb	r3, [r2, #2]
 800b228:	2b54      	cmp	r3, #84	; 0x54
 800b22a:	d051      	beq.n	800b2d0 <d_exprlist+0x16c>
 800b22c:	4620      	mov	r0, r4
 800b22e:	f7fb fbad 	bl	800698c <d_compact_number>
 800b232:	3001      	adds	r0, #1
 800b234:	d016      	beq.n	800b264 <d_exprlist+0x100>
 800b236:	6963      	ldr	r3, [r4, #20]
 800b238:	69a2      	ldr	r2, [r4, #24]
 800b23a:	4293      	cmp	r3, r2
 800b23c:	da12      	bge.n	800b264 <d_exprlist+0x100>
 800b23e:	6922      	ldr	r2, [r4, #16]
 800b240:	1c59      	adds	r1, r3, #1
 800b242:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b246:	6161      	str	r1, [r4, #20]
 800b248:	eb12 0183 	adds.w	r1, r2, r3, lsl #2
 800b24c:	d00a      	beq.n	800b264 <d_exprlist+0x100>
 800b24e:	f04f 0e06 	mov.w	lr, #6
 800b252:	f802 e023 	strb.w	lr, [r2, r3, lsl #2]
 800b256:	460a      	mov	r2, r1
 800b258:	6048      	str	r0, [r1, #4]
 800b25a:	e7a4      	b.n	800b1a6 <d_exprlist+0x42>
 800b25c:	f1ba 0f33 	cmp.w	sl, #51	; 0x33
 800b260:	f000 8158 	beq.w	800b514 <d_exprlist+0x3b0>
 800b264:	6365      	str	r5, [r4, #52]	; 0x34
 800b266:	2000      	movs	r0, #0
 800b268:	b005      	add	sp, #20
 800b26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b26e:	4620      	mov	r0, r4
 800b270:	f003 f8e0 	bl	800e434 <d_expr_primary>
 800b274:	4602      	mov	r2, r0
 800b276:	6365      	str	r5, [r4, #52]	; 0x34
 800b278:	2a00      	cmp	r2, #0
 800b27a:	d195      	bne.n	800b1a8 <d_exprlist+0x44>
 800b27c:	e7f3      	b.n	800b266 <d_exprlist+0x102>
 800b27e:	4620      	mov	r0, r4
 800b280:	f7fb fb9c 	bl	80069bc <d_template_param>
 800b284:	4602      	mov	r2, r0
 800b286:	e7f6      	b.n	800b276 <d_exprlist+0x112>
 800b288:	f8d0 b004 	ldr.w	fp, [r0, #4]
 800b28c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800b28e:	f8db 3008 	ldr.w	r3, [fp, #8]
 800b292:	f8db 9000 	ldr.w	r9, [fp]
 800b296:	3b02      	subs	r3, #2
 800b298:	4413      	add	r3, r2
 800b29a:	6323      	str	r3, [r4, #48]	; 0x30
 800b29c:	4648      	mov	r0, r9
 800b29e:	49ae      	ldr	r1, [pc, #696]	; (800b558 <d_exprlist+0x3f4>)
 800b2a0:	f003 fb42 	bl	800e928 <strcmp>
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	f000 8152 	beq.w	800b54e <d_exprlist+0x3ea>
 800b2aa:	f8db 300c 	ldr.w	r3, [fp, #12]
 800b2ae:	2b03      	cmp	r3, #3
 800b2b0:	d8d8      	bhi.n	800b264 <d_exprlist+0x100>
 800b2b2:	e8df f003 	tbb	[pc, r3]
 800b2b6:	ad11      	.short	0xad11
 800b2b8:	1b5d      	.short	0x1b5d
 800b2ba:	4620      	mov	r0, r4
 800b2bc:	f7ff f8dc 	bl	800a478 <d_template_args>
 800b2c0:	4642      	mov	r2, r8
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	2104      	movs	r1, #4
 800b2c6:	4620      	mov	r0, r4
 800b2c8:	f7fb f9d6 	bl	8006678 <d_make_comp>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	e7d2      	b.n	800b276 <d_exprlist+0x112>
 800b2d0:	3203      	adds	r2, #3
 800b2d2:	60e2      	str	r2, [r4, #12]
 800b2d4:	2000      	movs	r0, #0
 800b2d6:	e7ae      	b.n	800b236 <d_exprlist+0xd2>
 800b2d8:	4642      	mov	r2, r8
 800b2da:	2300      	movs	r3, #0
 800b2dc:	2134      	movs	r1, #52	; 0x34
 800b2de:	4620      	mov	r0, r4
 800b2e0:	f7fb f9ca 	bl	8006678 <d_make_comp>
 800b2e4:	4602      	mov	r2, r0
 800b2e6:	e7c6      	b.n	800b276 <d_exprlist+0x112>
 800b2e8:	f04f 0900 	mov.w	r9, #0
 800b2ec:	499b      	ldr	r1, [pc, #620]	; (800b55c <d_exprlist+0x3f8>)
 800b2ee:	4648      	mov	r0, r9
 800b2f0:	f003 fb1a 	bl	800e928 <strcmp>
 800b2f4:	4683      	mov	fp, r0
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	f000 8138 	beq.w	800b56c <d_exprlist+0x408>
 800b2fc:	f899 3000 	ldrb.w	r3, [r9]
 800b300:	2b6e      	cmp	r3, #110	; 0x6e
 800b302:	d1af      	bne.n	800b264 <d_exprlist+0x100>
 800b304:	f899 3001 	ldrb.w	r3, [r9, #1]
 800b308:	2b77      	cmp	r3, #119	; 0x77
 800b30a:	d001      	beq.n	800b310 <d_exprlist+0x1ac>
 800b30c:	2b61      	cmp	r3, #97	; 0x61
 800b30e:	d1a9      	bne.n	800b264 <d_exprlist+0x100>
 800b310:	215f      	movs	r1, #95	; 0x5f
 800b312:	4620      	mov	r0, r4
 800b314:	f7ff ff26 	bl	800b164 <d_exprlist>
 800b318:	4682      	mov	sl, r0
 800b31a:	4620      	mov	r0, r4
 800b31c:	f001 fd92 	bl	800ce44 <d_type>
 800b320:	68e3      	ldr	r3, [r4, #12]
 800b322:	4681      	mov	r9, r0
 800b324:	781a      	ldrb	r2, [r3, #0]
 800b326:	2a45      	cmp	r2, #69	; 0x45
 800b328:	f000 81cf 	beq.w	800b6ca <d_exprlist+0x566>
 800b32c:	2a70      	cmp	r2, #112	; 0x70
 800b32e:	f000 84c9 	beq.w	800bcc4 <d_exprlist+0xb60>
 800b332:	2a69      	cmp	r2, #105	; 0x69
 800b334:	d196      	bne.n	800b264 <d_exprlist+0x100>
 800b336:	785b      	ldrb	r3, [r3, #1]
 800b338:	2b6c      	cmp	r3, #108	; 0x6c
 800b33a:	d193      	bne.n	800b264 <d_exprlist+0x100>
 800b33c:	4620      	mov	r0, r4
 800b33e:	f001 fbaf 	bl	800caa0 <d_expression_1>
 800b342:	4683      	mov	fp, r0
 800b344:	465b      	mov	r3, fp
 800b346:	464a      	mov	r2, r9
 800b348:	213a      	movs	r1, #58	; 0x3a
 800b34a:	4620      	mov	r0, r4
 800b34c:	f7fb f994 	bl	8006678 <d_make_comp>
 800b350:	4652      	mov	r2, sl
 800b352:	4603      	mov	r3, r0
 800b354:	2139      	movs	r1, #57	; 0x39
 800b356:	4620      	mov	r0, r4
 800b358:	f7fb f98e 	bl	8006678 <d_make_comp>
 800b35c:	4642      	mov	r2, r8
 800b35e:	4603      	mov	r3, r0
 800b360:	2138      	movs	r1, #56	; 0x38
 800b362:	4620      	mov	r0, r4
 800b364:	f7fb f988 	bl	8006678 <d_make_comp>
 800b368:	4602      	mov	r2, r0
 800b36a:	e784      	b.n	800b276 <d_exprlist+0x112>
 800b36c:	f04f 0900 	mov.w	r9, #0
 800b370:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	785a      	ldrb	r2, [r3, #1]
 800b378:	2a63      	cmp	r2, #99	; 0x63
 800b37a:	f000 8146 	beq.w	800b60a <d_exprlist+0x4a6>
 800b37e:	68e1      	ldr	r1, [r4, #12]
 800b380:	780b      	ldrb	r3, [r1, #0]
 800b382:	2b4c      	cmp	r3, #76	; 0x4c
 800b384:	f000 861e 	beq.w	800bfc4 <d_exprlist+0xe60>
 800b388:	2b54      	cmp	r3, #84	; 0x54
 800b38a:	f000 81fd 	beq.w	800b788 <d_exprlist+0x624>
 800b38e:	2b73      	cmp	r3, #115	; 0x73
 800b390:	f000 8437 	beq.w	800bc02 <d_exprlist+0xa9e>
 800b394:	2b66      	cmp	r3, #102	; 0x66
 800b396:	f000 8475 	beq.w	800bc84 <d_exprlist+0xb20>
 800b39a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800b39e:	2a09      	cmp	r2, #9
 800b3a0:	f200 81bf 	bhi.w	800b722 <d_exprlist+0x5be>
 800b3a4:	4620      	mov	r0, r4
 800b3a6:	f002 f9c9 	bl	800d73c <d_unqualified_name>
 800b3aa:	4682      	mov	sl, r0
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	f000 84a8 	beq.w	800bd02 <d_exprlist+0xb9e>
 800b3b2:	68e3      	ldr	r3, [r4, #12]
 800b3b4:	781b      	ldrb	r3, [r3, #0]
 800b3b6:	2b49      	cmp	r3, #73	; 0x49
 800b3b8:	f000 870e 	beq.w	800c1d8 <d_exprlist+0x1074>
 800b3bc:	4968      	ldr	r1, [pc, #416]	; (800b560 <d_exprlist+0x3fc>)
 800b3be:	4648      	mov	r0, r9
 800b3c0:	f003 fab2 	bl	800e928 <strcmp>
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	f000 811a 	beq.w	800b5fe <d_exprlist+0x49a>
 800b3ca:	4966      	ldr	r1, [pc, #408]	; (800b564 <d_exprlist+0x400>)
 800b3cc:	4648      	mov	r0, r9
 800b3ce:	f003 faab 	bl	800e928 <strcmp>
 800b3d2:	b130      	cbz	r0, 800b3e2 <d_exprlist+0x27e>
 800b3d4:	4648      	mov	r0, r9
 800b3d6:	4964      	ldr	r1, [pc, #400]	; (800b568 <d_exprlist+0x404>)
 800b3d8:	f003 faa6 	bl	800e928 <strcmp>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	f040 816f 	bne.w	800b6c0 <d_exprlist+0x55c>
 800b3e2:	4620      	mov	r0, r4
 800b3e4:	f002 f9aa 	bl	800d73c <d_unqualified_name>
 800b3e8:	68e3      	ldr	r3, [r4, #12]
 800b3ea:	4681      	mov	r9, r0
 800b3ec:	781b      	ldrb	r3, [r3, #0]
 800b3ee:	2b49      	cmp	r3, #73	; 0x49
 800b3f0:	f000 843c 	beq.w	800bc6c <d_exprlist+0xb08>
 800b3f4:	464b      	mov	r3, r9
 800b3f6:	4652      	mov	r2, sl
 800b3f8:	2137      	movs	r1, #55	; 0x37
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	f7fb f93c 	bl	8006678 <d_make_comp>
 800b400:	4642      	mov	r2, r8
 800b402:	4603      	mov	r3, r0
 800b404:	2136      	movs	r1, #54	; 0x36
 800b406:	4620      	mov	r0, r4
 800b408:	f7fb f936 	bl	8006678 <d_make_comp>
 800b40c:	4602      	mov	r2, r0
 800b40e:	e732      	b.n	800b276 <d_exprlist+0x112>
 800b410:	f1b9 0f00 	cmp.w	r9, #0
 800b414:	d006      	beq.n	800b424 <d_exprlist+0x2c0>
 800b416:	f899 3000 	ldrb.w	r3, [r9]
 800b41a:	2b70      	cmp	r3, #112	; 0x70
 800b41c:	f000 8081 	beq.w	800b522 <d_exprlist+0x3be>
 800b420:	2b6d      	cmp	r3, #109	; 0x6d
 800b422:	d07e      	beq.n	800b522 <d_exprlist+0x3be>
 800b424:	f1ba 0f33 	cmp.w	sl, #51	; 0x33
 800b428:	68e1      	ldr	r1, [r4, #12]
 800b42a:	d074      	beq.n	800b516 <d_exprlist+0x3b2>
 800b42c:	780b      	ldrb	r3, [r1, #0]
 800b42e:	f04f 0a00 	mov.w	sl, #0
 800b432:	2b4c      	cmp	r3, #76	; 0x4c
 800b434:	f000 8453 	beq.w	800bcde <d_exprlist+0xb7a>
 800b438:	2b54      	cmp	r3, #84	; 0x54
 800b43a:	f000 8466 	beq.w	800bd0a <d_exprlist+0xba6>
 800b43e:	2b73      	cmp	r3, #115	; 0x73
 800b440:	f000 8105 	beq.w	800b64e <d_exprlist+0x4ea>
 800b444:	2b66      	cmp	r3, #102	; 0x66
 800b446:	f000 811c 	beq.w	800b682 <d_exprlist+0x51e>
 800b44a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800b44e:	2a09      	cmp	r2, #9
 800b450:	f201 82b2 	bhi.w	800c9b8 <d_exprlist+0x1854>
 800b454:	4620      	mov	r0, r4
 800b456:	f002 f971 	bl	800d73c <d_unqualified_name>
 800b45a:	4681      	mov	r9, r0
 800b45c:	b120      	cbz	r0, 800b468 <d_exprlist+0x304>
 800b45e:	68e3      	ldr	r3, [r4, #12]
 800b460:	781b      	ldrb	r3, [r3, #0]
 800b462:	2b49      	cmp	r3, #73	; 0x49
 800b464:	f000 8185 	beq.w	800b772 <d_exprlist+0x60e>
 800b468:	f1ba 0f00 	cmp.w	sl, #0
 800b46c:	d06d      	beq.n	800b54a <d_exprlist+0x3e6>
 800b46e:	464b      	mov	r3, r9
 800b470:	464a      	mov	r2, r9
 800b472:	2137      	movs	r1, #55	; 0x37
 800b474:	4620      	mov	r0, r4
 800b476:	f7fb f8ff 	bl	8006678 <d_make_comp>
 800b47a:	4603      	mov	r3, r0
 800b47c:	4642      	mov	r2, r8
 800b47e:	2135      	movs	r1, #53	; 0x35
 800b480:	4620      	mov	r0, r4
 800b482:	f7fb f8f9 	bl	8006678 <d_make_comp>
 800b486:	4602      	mov	r2, r0
 800b488:	e6f5      	b.n	800b276 <d_exprlist+0x112>
 800b48a:	3202      	adds	r2, #2
 800b48c:	60e2      	str	r2, [r4, #12]
 800b48e:	4620      	mov	r0, r4
 800b490:	f001 fcd8 	bl	800ce44 <d_type>
 800b494:	4681      	mov	r9, r0
 800b496:	4620      	mov	r0, r4
 800b498:	f002 f950 	bl	800d73c <d_unqualified_name>
 800b49c:	68e3      	ldr	r3, [r4, #12]
 800b49e:	4682      	mov	sl, r0
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	2b49      	cmp	r3, #73	; 0x49
 800b4a4:	f000 80bf 	beq.w	800b626 <d_exprlist+0x4c2>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	464a      	mov	r2, r9
 800b4ac:	4641      	mov	r1, r8
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	f7fb f8e2 	bl	8006678 <d_make_comp>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	e6de      	b.n	800b276 <d_exprlist+0x112>
 800b4b8:	9803      	ldr	r0, [sp, #12]
 800b4ba:	3201      	adds	r2, #1
 800b4bc:	60e2      	str	r2, [r4, #12]
 800b4be:	b005      	add	sp, #20
 800b4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c4:	1c91      	adds	r1, r2, #2
 800b4c6:	60e1      	str	r1, [r4, #12]
 800b4c8:	7893      	ldrb	r3, [r2, #2]
 800b4ca:	2b4c      	cmp	r3, #76	; 0x4c
 800b4cc:	f000 814c 	beq.w	800b768 <d_exprlist+0x604>
 800b4d0:	2b54      	cmp	r3, #84	; 0x54
 800b4d2:	f000 857d 	beq.w	800bfd0 <d_exprlist+0xe6c>
 800b4d6:	2b73      	cmp	r3, #115	; 0x73
 800b4d8:	f000 82e7 	beq.w	800baaa <d_exprlist+0x946>
 800b4dc:	2b66      	cmp	r3, #102	; 0x66
 800b4de:	f000 83a5 	beq.w	800bc2c <d_exprlist+0xac8>
 800b4e2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800b4e6:	2809      	cmp	r0, #9
 800b4e8:	f201 820c 	bhi.w	800c904 <d_exprlist+0x17a0>
 800b4ec:	4620      	mov	r0, r4
 800b4ee:	f002 f925 	bl	800d73c <d_unqualified_name>
 800b4f2:	4680      	mov	r8, r0
 800b4f4:	2800      	cmp	r0, #0
 800b4f6:	f000 83fd 	beq.w	800bcf4 <d_exprlist+0xb90>
 800b4fa:	68e3      	ldr	r3, [r4, #12]
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	2b49      	cmp	r3, #73	; 0x49
 800b500:	f000 8639 	beq.w	800c176 <d_exprlist+0x1012>
 800b504:	4602      	mov	r2, r0
 800b506:	2300      	movs	r3, #0
 800b508:	2149      	movs	r1, #73	; 0x49
 800b50a:	4620      	mov	r0, r4
 800b50c:	f7fb f8b4 	bl	8006678 <d_make_comp>
 800b510:	4602      	mov	r2, r0
 800b512:	e6b0      	b.n	800b276 <d_exprlist+0x112>
 800b514:	68e1      	ldr	r1, [r4, #12]
 800b516:	780b      	ldrb	r3, [r1, #0]
 800b518:	2b5f      	cmp	r3, #95	; 0x5f
 800b51a:	d00f      	beq.n	800b53c <d_exprlist+0x3d8>
 800b51c:	f04f 0a00 	mov.w	sl, #0
 800b520:	e787      	b.n	800b432 <d_exprlist+0x2ce>
 800b522:	f899 2001 	ldrb.w	r2, [r9, #1]
 800b526:	429a      	cmp	r2, r3
 800b528:	f47f af7c 	bne.w	800b424 <d_exprlist+0x2c0>
 800b52c:	68e1      	ldr	r1, [r4, #12]
 800b52e:	780b      	ldrb	r3, [r1, #0]
 800b530:	2b5f      	cmp	r3, #95	; 0x5f
 800b532:	f000 85b8 	beq.w	800c0a6 <d_exprlist+0xf42>
 800b536:	f04f 0a01 	mov.w	sl, #1
 800b53a:	e77a      	b.n	800b432 <d_exprlist+0x2ce>
 800b53c:	3101      	adds	r1, #1
 800b53e:	60e1      	str	r1, [r4, #12]
 800b540:	4620      	mov	r0, r4
 800b542:	2145      	movs	r1, #69	; 0x45
 800b544:	f7ff fe0e 	bl	800b164 <d_exprlist>
 800b548:	4681      	mov	r9, r0
 800b54a:	464b      	mov	r3, r9
 800b54c:	e796      	b.n	800b47c <d_exprlist+0x318>
 800b54e:	4620      	mov	r0, r4
 800b550:	f001 fc78 	bl	800ce44 <d_type>
 800b554:	4603      	mov	r3, r0
 800b556:	e791      	b.n	800b47c <d_exprlist+0x318>
 800b558:	08013194 	.word	0x08013194
 800b55c:	08012e8c 	.word	0x08012e8c
 800b560:	08012e84 	.word	0x08012e84
 800b564:	08012fa0 	.word	0x08012fa0
 800b568:	08012fa4 	.word	0x08012fa4
 800b56c:	4620      	mov	r0, r4
 800b56e:	f001 fa97 	bl	800caa0 <d_expression_1>
 800b572:	4682      	mov	sl, r0
 800b574:	68e0      	ldr	r0, [r4, #12]
 800b576:	7803      	ldrb	r3, [r0, #0]
 800b578:	2b4c      	cmp	r3, #76	; 0x4c
 800b57a:	f000 861f 	beq.w	800c1bc <d_exprlist+0x1058>
 800b57e:	2b54      	cmp	r3, #84	; 0x54
 800b580:	f000 8636 	beq.w	800c1f0 <d_exprlist+0x108c>
 800b584:	2b73      	cmp	r3, #115	; 0x73
 800b586:	f000 84a6 	beq.w	800bed6 <d_exprlist+0xd72>
 800b58a:	2b66      	cmp	r3, #102	; 0x66
 800b58c:	f000 80ac 	beq.w	800b6e8 <d_exprlist+0x584>
 800b590:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b594:	2909      	cmp	r1, #9
 800b596:	f201 819a 	bhi.w	800c8ce <d_exprlist+0x176a>
 800b59a:	4620      	mov	r0, r4
 800b59c:	f002 f8ce 	bl	800d73c <d_unqualified_name>
 800b5a0:	68e2      	ldr	r2, [r4, #12]
 800b5a2:	4681      	mov	r9, r0
 800b5a4:	7813      	ldrb	r3, [r2, #0]
 800b5a6:	b110      	cbz	r0, 800b5ae <d_exprlist+0x44a>
 800b5a8:	2b49      	cmp	r3, #73	; 0x49
 800b5aa:	f000 86f5 	beq.w	800c398 <d_exprlist+0x1234>
 800b5ae:	2b4c      	cmp	r3, #76	; 0x4c
 800b5b0:	f000 85ed 	beq.w	800c18e <d_exprlist+0x102a>
 800b5b4:	2b54      	cmp	r3, #84	; 0x54
 800b5b6:	f000 8609 	beq.w	800c1cc <d_exprlist+0x1068>
 800b5ba:	2b73      	cmp	r3, #115	; 0x73
 800b5bc:	f000 83cc 	beq.w	800bd58 <d_exprlist+0xbf4>
 800b5c0:	2b66      	cmp	r3, #102	; 0x66
 800b5c2:	f000 8498 	beq.w	800bef6 <d_exprlist+0xd92>
 800b5c6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b5ca:	2909      	cmp	r1, #9
 800b5cc:	f201 812f 	bhi.w	800c82e <d_exprlist+0x16ca>
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	f002 f8b3 	bl	800d73c <d_unqualified_name>
 800b5d6:	4683      	mov	fp, r0
 800b5d8:	2800      	cmp	r0, #0
 800b5da:	f43f aeb3 	beq.w	800b344 <d_exprlist+0x1e0>
 800b5de:	68e3      	ldr	r3, [r4, #12]
 800b5e0:	781b      	ldrb	r3, [r3, #0]
 800b5e2:	2b49      	cmp	r3, #73	; 0x49
 800b5e4:	f47f aeae 	bne.w	800b344 <d_exprlist+0x1e0>
 800b5e8:	4620      	mov	r0, r4
 800b5ea:	f7fe ff45 	bl	800a478 <d_template_args>
 800b5ee:	465a      	mov	r2, fp
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	2104      	movs	r1, #4
 800b5f4:	4620      	mov	r0, r4
 800b5f6:	f7fb f83f 	bl	8006678 <d_make_comp>
 800b5fa:	4683      	mov	fp, r0
 800b5fc:	e6a2      	b.n	800b344 <d_exprlist+0x1e0>
 800b5fe:	2145      	movs	r1, #69	; 0x45
 800b600:	4620      	mov	r0, r4
 800b602:	f7ff fdaf 	bl	800b164 <d_exprlist>
 800b606:	4681      	mov	r9, r0
 800b608:	e6f4      	b.n	800b3f4 <d_exprlist+0x290>
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800b610:	2a01      	cmp	r2, #1
 800b612:	d903      	bls.n	800b61c <d_exprlist+0x4b8>
 800b614:	3b72      	subs	r3, #114	; 0x72
 800b616:	2b01      	cmp	r3, #1
 800b618:	f63f aeb1 	bhi.w	800b37e <d_exprlist+0x21a>
 800b61c:	4620      	mov	r0, r4
 800b61e:	f001 fc11 	bl	800ce44 <d_type>
 800b622:	4682      	mov	sl, r0
 800b624:	e6ca      	b.n	800b3bc <d_exprlist+0x258>
 800b626:	4620      	mov	r0, r4
 800b628:	f7fe ff26 	bl	800a478 <d_template_args>
 800b62c:	4652      	mov	r2, sl
 800b62e:	4603      	mov	r3, r0
 800b630:	2104      	movs	r1, #4
 800b632:	4620      	mov	r0, r4
 800b634:	f7fb f820 	bl	8006678 <d_make_comp>
 800b638:	4603      	mov	r3, r0
 800b63a:	e736      	b.n	800b4aa <d_exprlist+0x346>
 800b63c:	3201      	adds	r2, #1
 800b63e:	60c2      	str	r2, [r0, #12]
 800b640:	461a      	mov	r2, r3
 800b642:	212e      	movs	r1, #46	; 0x2e
 800b644:	b005      	add	sp, #20
 800b646:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b64a:	f7fb b815 	b.w	8006678 <d_make_comp>
 800b64e:	784b      	ldrb	r3, [r1, #1]
 800b650:	2b72      	cmp	r3, #114	; 0x72
 800b652:	f000 8546 	beq.w	800c0e2 <d_exprlist+0xf7e>
 800b656:	2b70      	cmp	r3, #112	; 0x70
 800b658:	f000 8614 	beq.w	800c284 <d_exprlist+0x1120>
 800b65c:	4620      	mov	r0, r4
 800b65e:	f001 ffad 	bl	800d5bc <d_operator_name>
 800b662:	4681      	mov	r9, r0
 800b664:	2800      	cmp	r0, #0
 800b666:	f43f aeff 	beq.w	800b468 <d_exprlist+0x304>
 800b66a:	7803      	ldrb	r3, [r0, #0]
 800b66c:	2b31      	cmp	r3, #49	; 0x31
 800b66e:	f000 8352 	beq.w	800bd16 <d_exprlist+0xbb2>
 800b672:	2b32      	cmp	r3, #50	; 0x32
 800b674:	d02e      	beq.n	800b6d4 <d_exprlist+0x570>
 800b676:	2b33      	cmp	r3, #51	; 0x33
 800b678:	f000 864c 	beq.w	800c314 <d_exprlist+0x11b0>
 800b67c:	f04f 0900 	mov.w	r9, #0
 800b680:	e6f2      	b.n	800b468 <d_exprlist+0x304>
 800b682:	784b      	ldrb	r3, [r1, #1]
 800b684:	2b70      	cmp	r3, #112	; 0x70
 800b686:	d1e9      	bne.n	800b65c <d_exprlist+0x4f8>
 800b688:	1c8b      	adds	r3, r1, #2
 800b68a:	60e3      	str	r3, [r4, #12]
 800b68c:	788b      	ldrb	r3, [r1, #2]
 800b68e:	2b54      	cmp	r3, #84	; 0x54
 800b690:	f040 8583 	bne.w	800c19a <d_exprlist+0x1036>
 800b694:	3103      	adds	r1, #3
 800b696:	60e1      	str	r1, [r4, #12]
 800b698:	2000      	movs	r0, #0
 800b69a:	6963      	ldr	r3, [r4, #20]
 800b69c:	69a2      	ldr	r2, [r4, #24]
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	daec      	bge.n	800b67c <d_exprlist+0x518>
 800b6a2:	6922      	ldr	r2, [r4, #16]
 800b6a4:	1c59      	adds	r1, r3, #1
 800b6a6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b6aa:	eb12 0983 	adds.w	r9, r2, r3, lsl #2
 800b6ae:	6161      	str	r1, [r4, #20]
 800b6b0:	f43f aeda 	beq.w	800b468 <d_exprlist+0x304>
 800b6b4:	2106      	movs	r1, #6
 800b6b6:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 800b6ba:	f8c9 0004 	str.w	r0, [r9, #4]
 800b6be:	e6d3      	b.n	800b468 <d_exprlist+0x304>
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	f001 f9ed 	bl	800caa0 <d_expression_1>
 800b6c6:	4681      	mov	r9, r0
 800b6c8:	e694      	b.n	800b3f4 <d_exprlist+0x290>
 800b6ca:	3301      	adds	r3, #1
 800b6cc:	60e3      	str	r3, [r4, #12]
 800b6ce:	f04f 0b00 	mov.w	fp, #0
 800b6d2:	e637      	b.n	800b344 <d_exprlist+0x1e0>
 800b6d4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b6d8:	2b03      	cmp	r3, #3
 800b6da:	d8cf      	bhi.n	800b67c <d_exprlist+0x518>
 800b6dc:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b6e0:	04cc0059 	.word	0x04cc0059
 800b6e4:	006100a5 	.word	0x006100a5
 800b6e8:	7843      	ldrb	r3, [r0, #1]
 800b6ea:	2b70      	cmp	r3, #112	; 0x70
 800b6ec:	f000 85d8 	beq.w	800c2a0 <d_exprlist+0x113c>
 800b6f0:	4620      	mov	r0, r4
 800b6f2:	f001 ff63 	bl	800d5bc <d_operator_name>
 800b6f6:	4681      	mov	r9, r0
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	f000 8157 	beq.w	800b9ac <d_exprlist+0x848>
 800b6fe:	7803      	ldrb	r3, [r0, #0]
 800b700:	2b31      	cmp	r3, #49	; 0x31
 800b702:	f000 859f 	beq.w	800c244 <d_exprlist+0x10e0>
 800b706:	2b32      	cmp	r3, #50	; 0x32
 800b708:	f040 84d1 	bne.w	800c0ae <d_exprlist+0xf4a>
 800b70c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b710:	2b03      	cmp	r3, #3
 800b712:	f200 8489 	bhi.w	800c028 <d_exprlist+0xec4>
 800b716:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b71a:	0142      	.short	0x0142
 800b71c:	018c04d1 	.word	0x018c04d1
 800b720:	014c      	.short	0x014c
 800b722:	2b6f      	cmp	r3, #111	; 0x6f
 800b724:	f000 8446 	beq.w	800bfb4 <d_exprlist+0xe50>
 800b728:	2b69      	cmp	r3, #105	; 0x69
 800b72a:	f041 8177 	bne.w	800ca1c <d_exprlist+0x18b8>
 800b72e:	784b      	ldrb	r3, [r1, #1]
 800b730:	2b6c      	cmp	r3, #108	; 0x6c
 800b732:	f001 80bb 	beq.w	800c8ac <d_exprlist+0x1748>
 800b736:	4620      	mov	r0, r4
 800b738:	f001 ff40 	bl	800d5bc <d_operator_name>
 800b73c:	4682      	mov	sl, r0
 800b73e:	2800      	cmp	r0, #0
 800b740:	f000 82df 	beq.w	800bd02 <d_exprlist+0xb9e>
 800b744:	7803      	ldrb	r3, [r0, #0]
 800b746:	2b31      	cmp	r3, #49	; 0x31
 800b748:	f000 8474 	beq.w	800c034 <d_exprlist+0xed0>
 800b74c:	2b32      	cmp	r3, #50	; 0x32
 800b74e:	f040 8412 	bne.w	800bf76 <d_exprlist+0xe12>
 800b752:	f8da 3004 	ldr.w	r3, [sl, #4]
 800b756:	2b03      	cmp	r3, #3
 800b758:	f200 82d3 	bhi.w	800bd02 <d_exprlist+0xb9e>
 800b75c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b760:	0413009c 	.word	0x0413009c
 800b764:	00a400e8 	.word	0x00a400e8
 800b768:	4620      	mov	r0, r4
 800b76a:	f002 fe63 	bl	800e434 <d_expr_primary>
 800b76e:	4602      	mov	r2, r0
 800b770:	e6c9      	b.n	800b506 <d_exprlist+0x3a2>
 800b772:	4620      	mov	r0, r4
 800b774:	f7fe fe80 	bl	800a478 <d_template_args>
 800b778:	464a      	mov	r2, r9
 800b77a:	4603      	mov	r3, r0
 800b77c:	2104      	movs	r1, #4
 800b77e:	4620      	mov	r0, r4
 800b780:	f7fa ff7a 	bl	8006678 <d_make_comp>
 800b784:	4681      	mov	r9, r0
 800b786:	e66f      	b.n	800b468 <d_exprlist+0x304>
 800b788:	4620      	mov	r0, r4
 800b78a:	f7fb f917 	bl	80069bc <d_template_param>
 800b78e:	4682      	mov	sl, r0
 800b790:	e614      	b.n	800b3bc <d_exprlist+0x258>
 800b792:	464a      	mov	r2, r9
 800b794:	2300      	movs	r3, #0
 800b796:	2134      	movs	r1, #52	; 0x34
 800b798:	4620      	mov	r0, r4
 800b79a:	f7fa ff6d 	bl	8006678 <d_make_comp>
 800b79e:	4681      	mov	r9, r0
 800b7a0:	e662      	b.n	800b468 <d_exprlist+0x304>
 800b7a2:	f04f 0b00 	mov.w	fp, #0
 800b7a6:	49d1      	ldr	r1, [pc, #836]	; (800baec <d_exprlist+0x988>)
 800b7a8:	4658      	mov	r0, fp
 800b7aa:	f003 f8bd 	bl	800e928 <strcmp>
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	f000 8621 	beq.w	800c3f6 <d_exprlist+0x1292>
 800b7b4:	f89b 2000 	ldrb.w	r2, [fp]
 800b7b8:	2a6e      	cmp	r2, #110	; 0x6e
 800b7ba:	f47f af5f 	bne.w	800b67c <d_exprlist+0x518>
 800b7be:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800b7c2:	2b77      	cmp	r3, #119	; 0x77
 800b7c4:	d002      	beq.n	800b7cc <d_exprlist+0x668>
 800b7c6:	2b61      	cmp	r3, #97	; 0x61
 800b7c8:	f47f af58 	bne.w	800b67c <d_exprlist+0x518>
 800b7cc:	215f      	movs	r1, #95	; 0x5f
 800b7ce:	4620      	mov	r0, r4
 800b7d0:	f7ff fcc8 	bl	800b164 <d_exprlist>
 800b7d4:	9000      	str	r0, [sp, #0]
 800b7d6:	4620      	mov	r0, r4
 800b7d8:	f001 fb34 	bl	800ce44 <d_type>
 800b7dc:	68e3      	ldr	r3, [r4, #12]
 800b7de:	4683      	mov	fp, r0
 800b7e0:	781a      	ldrb	r2, [r3, #0]
 800b7e2:	2a45      	cmp	r2, #69	; 0x45
 800b7e4:	f000 8744 	beq.w	800c670 <d_exprlist+0x150c>
 800b7e8:	2a70      	cmp	r2, #112	; 0x70
 800b7ea:	f000 8798 	beq.w	800c71e <d_exprlist+0x15ba>
 800b7ee:	2a69      	cmp	r2, #105	; 0x69
 800b7f0:	f47f af44 	bne.w	800b67c <d_exprlist+0x518>
 800b7f4:	785b      	ldrb	r3, [r3, #1]
 800b7f6:	2b6c      	cmp	r3, #108	; 0x6c
 800b7f8:	f47f af40 	bne.w	800b67c <d_exprlist+0x518>
 800b7fc:	4620      	mov	r0, r4
 800b7fe:	f001 f94f 	bl	800caa0 <d_expression_1>
 800b802:	4603      	mov	r3, r0
 800b804:	465a      	mov	r2, fp
 800b806:	213a      	movs	r1, #58	; 0x3a
 800b808:	4620      	mov	r0, r4
 800b80a:	f7fa ff35 	bl	8006678 <d_make_comp>
 800b80e:	9a00      	ldr	r2, [sp, #0]
 800b810:	4603      	mov	r3, r0
 800b812:	2139      	movs	r1, #57	; 0x39
 800b814:	4620      	mov	r0, r4
 800b816:	f7fa ff2f 	bl	8006678 <d_make_comp>
 800b81a:	464a      	mov	r2, r9
 800b81c:	4603      	mov	r3, r0
 800b81e:	2138      	movs	r1, #56	; 0x38
 800b820:	4620      	mov	r0, r4
 800b822:	f7fa ff29 	bl	8006678 <d_make_comp>
 800b826:	4681      	mov	r9, r0
 800b828:	e61e      	b.n	800b468 <d_exprlist+0x304>
 800b82a:	f04f 0b00 	mov.w	fp, #0
 800b82e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800b832:	6812      	ldr	r2, [r2, #0]
 800b834:	7851      	ldrb	r1, [r2, #1]
 800b836:	2963      	cmp	r1, #99	; 0x63
 800b838:	f000 85ce 	beq.w	800c3d8 <d_exprlist+0x1274>
 800b83c:	4620      	mov	r0, r4
 800b83e:	f001 f92f 	bl	800caa0 <d_expression_1>
 800b842:	9000      	str	r0, [sp, #0]
 800b844:	49aa      	ldr	r1, [pc, #680]	; (800baf0 <d_exprlist+0x98c>)
 800b846:	4658      	mov	r0, fp
 800b848:	f003 f86e 	bl	800e928 <strcmp>
 800b84c:	2800      	cmp	r0, #0
 800b84e:	f000 8631 	beq.w	800c4b4 <d_exprlist+0x1350>
 800b852:	49a8      	ldr	r1, [pc, #672]	; (800baf4 <d_exprlist+0x990>)
 800b854:	4658      	mov	r0, fp
 800b856:	f003 f867 	bl	800e928 <strcmp>
 800b85a:	b130      	cbz	r0, 800b86a <d_exprlist+0x706>
 800b85c:	4658      	mov	r0, fp
 800b85e:	49a6      	ldr	r1, [pc, #664]	; (800baf8 <d_exprlist+0x994>)
 800b860:	f003 f862 	bl	800e928 <strcmp>
 800b864:	2800      	cmp	r0, #0
 800b866:	f040 86dc 	bne.w	800c622 <d_exprlist+0x14be>
 800b86a:	4620      	mov	r0, r4
 800b86c:	f001 ff66 	bl	800d73c <d_unqualified_name>
 800b870:	68e3      	ldr	r3, [r4, #12]
 800b872:	4683      	mov	fp, r0
 800b874:	781b      	ldrb	r3, [r3, #0]
 800b876:	2b49      	cmp	r3, #73	; 0x49
 800b878:	f000 86d9 	beq.w	800c62e <d_exprlist+0x14ca>
 800b87c:	465b      	mov	r3, fp
 800b87e:	9a00      	ldr	r2, [sp, #0]
 800b880:	2137      	movs	r1, #55	; 0x37
 800b882:	4620      	mov	r0, r4
 800b884:	f7fa fef8 	bl	8006678 <d_make_comp>
 800b888:	464a      	mov	r2, r9
 800b88a:	4603      	mov	r3, r0
 800b88c:	2136      	movs	r1, #54	; 0x36
 800b88e:	4620      	mov	r0, r4
 800b890:	f7fa fef2 	bl	8006678 <d_make_comp>
 800b894:	4681      	mov	r9, r0
 800b896:	e5e7      	b.n	800b468 <d_exprlist+0x304>
 800b898:	4652      	mov	r2, sl
 800b89a:	2300      	movs	r3, #0
 800b89c:	2134      	movs	r1, #52	; 0x34
 800b89e:	4620      	mov	r0, r4
 800b8a0:	f7fa feea 	bl	8006678 <d_make_comp>
 800b8a4:	4682      	mov	sl, r0
 800b8a6:	e589      	b.n	800b3bc <d_exprlist+0x258>
 800b8a8:	f04f 0b00 	mov.w	fp, #0
 800b8ac:	498f      	ldr	r1, [pc, #572]	; (800baec <d_exprlist+0x988>)
 800b8ae:	4658      	mov	r0, fp
 800b8b0:	f003 f83a 	bl	800e928 <strcmp>
 800b8b4:	2800      	cmp	r0, #0
 800b8b6:	f000 86c6 	beq.w	800c646 <d_exprlist+0x14e2>
 800b8ba:	f89b 2000 	ldrb.w	r2, [fp]
 800b8be:	2a6e      	cmp	r2, #110	; 0x6e
 800b8c0:	f040 821f 	bne.w	800bd02 <d_exprlist+0xb9e>
 800b8c4:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800b8c8:	2b77      	cmp	r3, #119	; 0x77
 800b8ca:	d002      	beq.n	800b8d2 <d_exprlist+0x76e>
 800b8cc:	2b61      	cmp	r3, #97	; 0x61
 800b8ce:	f040 8218 	bne.w	800bd02 <d_exprlist+0xb9e>
 800b8d2:	215f      	movs	r1, #95	; 0x5f
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	f7ff fc45 	bl	800b164 <d_exprlist>
 800b8da:	9000      	str	r0, [sp, #0]
 800b8dc:	4620      	mov	r0, r4
 800b8de:	f001 fab1 	bl	800ce44 <d_type>
 800b8e2:	68e3      	ldr	r3, [r4, #12]
 800b8e4:	4683      	mov	fp, r0
 800b8e6:	781a      	ldrb	r2, [r3, #0]
 800b8e8:	2a45      	cmp	r2, #69	; 0x45
 800b8ea:	f000 86d2 	beq.w	800c692 <d_exprlist+0x152e>
 800b8ee:	2a70      	cmp	r2, #112	; 0x70
 800b8f0:	f000 86c3 	beq.w	800c67a <d_exprlist+0x1516>
 800b8f4:	2a69      	cmp	r2, #105	; 0x69
 800b8f6:	f040 8204 	bne.w	800bd02 <d_exprlist+0xb9e>
 800b8fa:	785b      	ldrb	r3, [r3, #1]
 800b8fc:	2b6c      	cmp	r3, #108	; 0x6c
 800b8fe:	f040 8200 	bne.w	800bd02 <d_exprlist+0xb9e>
 800b902:	4620      	mov	r0, r4
 800b904:	f001 f8cc 	bl	800caa0 <d_expression_1>
 800b908:	4603      	mov	r3, r0
 800b90a:	465a      	mov	r2, fp
 800b90c:	213a      	movs	r1, #58	; 0x3a
 800b90e:	4620      	mov	r0, r4
 800b910:	f7fa feb2 	bl	8006678 <d_make_comp>
 800b914:	9a00      	ldr	r2, [sp, #0]
 800b916:	4603      	mov	r3, r0
 800b918:	2139      	movs	r1, #57	; 0x39
 800b91a:	4620      	mov	r0, r4
 800b91c:	f7fa feac 	bl	8006678 <d_make_comp>
 800b920:	4652      	mov	r2, sl
 800b922:	4603      	mov	r3, r0
 800b924:	2138      	movs	r1, #56	; 0x38
 800b926:	4620      	mov	r0, r4
 800b928:	f7fa fea6 	bl	8006678 <d_make_comp>
 800b92c:	4682      	mov	sl, r0
 800b92e:	e545      	b.n	800b3bc <d_exprlist+0x258>
 800b930:	f04f 0b00 	mov.w	fp, #0
 800b934:	f8da 2004 	ldr.w	r2, [sl, #4]
 800b938:	6812      	ldr	r2, [r2, #0]
 800b93a:	7851      	ldrb	r1, [r2, #1]
 800b93c:	2963      	cmp	r1, #99	; 0x63
 800b93e:	f000 8634 	beq.w	800c5aa <d_exprlist+0x1446>
 800b942:	4620      	mov	r0, r4
 800b944:	f001 f8ac 	bl	800caa0 <d_expression_1>
 800b948:	9000      	str	r0, [sp, #0]
 800b94a:	4969      	ldr	r1, [pc, #420]	; (800baf0 <d_exprlist+0x98c>)
 800b94c:	4658      	mov	r0, fp
 800b94e:	f002 ffeb 	bl	800e928 <strcmp>
 800b952:	2800      	cmp	r0, #0
 800b954:	f000 8643 	beq.w	800c5de <d_exprlist+0x147a>
 800b958:	4966      	ldr	r1, [pc, #408]	; (800baf4 <d_exprlist+0x990>)
 800b95a:	4658      	mov	r0, fp
 800b95c:	f002 ffe4 	bl	800e928 <strcmp>
 800b960:	b130      	cbz	r0, 800b970 <d_exprlist+0x80c>
 800b962:	4658      	mov	r0, fp
 800b964:	4964      	ldr	r1, [pc, #400]	; (800baf8 <d_exprlist+0x994>)
 800b966:	f002 ffdf 	bl	800e928 <strcmp>
 800b96a:	2800      	cmp	r0, #0
 800b96c:	f040 8696 	bne.w	800c69c <d_exprlist+0x1538>
 800b970:	4620      	mov	r0, r4
 800b972:	f001 fee3 	bl	800d73c <d_unqualified_name>
 800b976:	68e3      	ldr	r3, [r4, #12]
 800b978:	4683      	mov	fp, r0
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	2b49      	cmp	r3, #73	; 0x49
 800b97e:	f000 86da 	beq.w	800c736 <d_exprlist+0x15d2>
 800b982:	465b      	mov	r3, fp
 800b984:	9a00      	ldr	r2, [sp, #0]
 800b986:	2137      	movs	r1, #55	; 0x37
 800b988:	4620      	mov	r0, r4
 800b98a:	f7fa fe75 	bl	8006678 <d_make_comp>
 800b98e:	4652      	mov	r2, sl
 800b990:	4603      	mov	r3, r0
 800b992:	2136      	movs	r1, #54	; 0x36
 800b994:	4620      	mov	r0, r4
 800b996:	f7fa fe6f 	bl	8006678 <d_make_comp>
 800b99a:	4682      	mov	sl, r0
 800b99c:	e50e      	b.n	800b3bc <d_exprlist+0x258>
 800b99e:	464a      	mov	r2, r9
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	2134      	movs	r1, #52	; 0x34
 800b9a4:	4620      	mov	r0, r4
 800b9a6:	f7fa fe67 	bl	8006678 <d_make_comp>
 800b9aa:	4681      	mov	r9, r0
 800b9ac:	68e2      	ldr	r2, [r4, #12]
 800b9ae:	7813      	ldrb	r3, [r2, #0]
 800b9b0:	e5fd      	b.n	800b5ae <d_exprlist+0x44a>
 800b9b2:	f04f 0b00 	mov.w	fp, #0
 800b9b6:	494d      	ldr	r1, [pc, #308]	; (800baec <d_exprlist+0x988>)
 800b9b8:	4658      	mov	r0, fp
 800b9ba:	f002 ffb5 	bl	800e928 <strcmp>
 800b9be:	2800      	cmp	r0, #0
 800b9c0:	f000 86e7 	beq.w	800c792 <d_exprlist+0x162e>
 800b9c4:	f89b 2000 	ldrb.w	r2, [fp]
 800b9c8:	2a6e      	cmp	r2, #110	; 0x6e
 800b9ca:	f040 832d 	bne.w	800c028 <d_exprlist+0xec4>
 800b9ce:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800b9d2:	2b77      	cmp	r3, #119	; 0x77
 800b9d4:	d002      	beq.n	800b9dc <d_exprlist+0x878>
 800b9d6:	2b61      	cmp	r3, #97	; 0x61
 800b9d8:	f040 8326 	bne.w	800c028 <d_exprlist+0xec4>
 800b9dc:	215f      	movs	r1, #95	; 0x5f
 800b9de:	4620      	mov	r0, r4
 800b9e0:	f7ff fbc0 	bl	800b164 <d_exprlist>
 800b9e4:	9000      	str	r0, [sp, #0]
 800b9e6:	4620      	mov	r0, r4
 800b9e8:	f001 fa2c 	bl	800ce44 <d_type>
 800b9ec:	68e2      	ldr	r2, [r4, #12]
 800b9ee:	4683      	mov	fp, r0
 800b9f0:	7813      	ldrb	r3, [r2, #0]
 800b9f2:	2b45      	cmp	r3, #69	; 0x45
 800b9f4:	f000 86da 	beq.w	800c7ac <d_exprlist+0x1648>
 800b9f8:	2b70      	cmp	r3, #112	; 0x70
 800b9fa:	f000 87c2 	beq.w	800c982 <d_exprlist+0x181e>
 800b9fe:	2b69      	cmp	r3, #105	; 0x69
 800ba00:	f041 804a 	bne.w	800ca98 <d_exprlist+0x1934>
 800ba04:	7853      	ldrb	r3, [r2, #1]
 800ba06:	2b6c      	cmp	r3, #108	; 0x6c
 800ba08:	f041 8043 	bne.w	800ca92 <d_exprlist+0x192e>
 800ba0c:	4620      	mov	r0, r4
 800ba0e:	f001 f847 	bl	800caa0 <d_expression_1>
 800ba12:	4603      	mov	r3, r0
 800ba14:	465a      	mov	r2, fp
 800ba16:	213a      	movs	r1, #58	; 0x3a
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f7fa fe2d 	bl	8006678 <d_make_comp>
 800ba1e:	9a00      	ldr	r2, [sp, #0]
 800ba20:	4603      	mov	r3, r0
 800ba22:	2139      	movs	r1, #57	; 0x39
 800ba24:	4620      	mov	r0, r4
 800ba26:	f7fa fe27 	bl	8006678 <d_make_comp>
 800ba2a:	464a      	mov	r2, r9
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	2138      	movs	r1, #56	; 0x38
 800ba30:	e7b8      	b.n	800b9a4 <d_exprlist+0x840>
 800ba32:	f04f 0b00 	mov.w	fp, #0
 800ba36:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800ba3a:	6812      	ldr	r2, [r2, #0]
 800ba3c:	7851      	ldrb	r1, [r2, #1]
 800ba3e:	2963      	cmp	r1, #99	; 0x63
 800ba40:	f000 865e 	beq.w	800c700 <d_exprlist+0x159c>
 800ba44:	4620      	mov	r0, r4
 800ba46:	f001 f82b 	bl	800caa0 <d_expression_1>
 800ba4a:	9000      	str	r0, [sp, #0]
 800ba4c:	4928      	ldr	r1, [pc, #160]	; (800baf0 <d_exprlist+0x98c>)
 800ba4e:	4658      	mov	r0, fp
 800ba50:	f002 ff6a 	bl	800e928 <strcmp>
 800ba54:	2800      	cmp	r0, #0
 800ba56:	f000 864c 	beq.w	800c6f2 <d_exprlist+0x158e>
 800ba5a:	4926      	ldr	r1, [pc, #152]	; (800baf4 <d_exprlist+0x990>)
 800ba5c:	4658      	mov	r0, fp
 800ba5e:	f002 ff63 	bl	800e928 <strcmp>
 800ba62:	b130      	cbz	r0, 800ba72 <d_exprlist+0x90e>
 800ba64:	4658      	mov	r0, fp
 800ba66:	4924      	ldr	r1, [pc, #144]	; (800baf8 <d_exprlist+0x994>)
 800ba68:	f002 ff5e 	bl	800e928 <strcmp>
 800ba6c:	2800      	cmp	r0, #0
 800ba6e:	f040 861b 	bne.w	800c6a8 <d_exprlist+0x1544>
 800ba72:	4620      	mov	r0, r4
 800ba74:	f001 fe62 	bl	800d73c <d_unqualified_name>
 800ba78:	68e3      	ldr	r3, [r4, #12]
 800ba7a:	4683      	mov	fp, r0
 800ba7c:	781b      	ldrb	r3, [r3, #0]
 800ba7e:	2b49      	cmp	r3, #73	; 0x49
 800ba80:	d109      	bne.n	800ba96 <d_exprlist+0x932>
 800ba82:	4620      	mov	r0, r4
 800ba84:	f7fe fcf8 	bl	800a478 <d_template_args>
 800ba88:	465a      	mov	r2, fp
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	2104      	movs	r1, #4
 800ba8e:	4620      	mov	r0, r4
 800ba90:	f7fa fdf2 	bl	8006678 <d_make_comp>
 800ba94:	4683      	mov	fp, r0
 800ba96:	465b      	mov	r3, fp
 800ba98:	9a00      	ldr	r2, [sp, #0]
 800ba9a:	2137      	movs	r1, #55	; 0x37
 800ba9c:	4620      	mov	r0, r4
 800ba9e:	f7fa fdeb 	bl	8006678 <d_make_comp>
 800baa2:	464a      	mov	r2, r9
 800baa4:	4603      	mov	r3, r0
 800baa6:	2136      	movs	r1, #54	; 0x36
 800baa8:	e77c      	b.n	800b9a4 <d_exprlist+0x840>
 800baaa:	78d3      	ldrb	r3, [r2, #3]
 800baac:	2b72      	cmp	r3, #114	; 0x72
 800baae:	f000 8456 	beq.w	800c35e <d_exprlist+0x11fa>
 800bab2:	2b70      	cmp	r3, #112	; 0x70
 800bab4:	f000 84ac 	beq.w	800c410 <d_exprlist+0x12ac>
 800bab8:	4620      	mov	r0, r4
 800baba:	f001 fd7f 	bl	800d5bc <d_operator_name>
 800babe:	4680      	mov	r8, r0
 800bac0:	2800      	cmp	r0, #0
 800bac2:	f000 8117 	beq.w	800bcf4 <d_exprlist+0xb90>
 800bac6:	7803      	ldrb	r3, [r0, #0]
 800bac8:	2b31      	cmp	r3, #49	; 0x31
 800baca:	f000 828b 	beq.w	800bfe4 <d_exprlist+0xe80>
 800bace:	2b32      	cmp	r3, #50	; 0x32
 800bad0:	f040 8232 	bne.w	800bf38 <d_exprlist+0xdd4>
 800bad4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bad8:	2b03      	cmp	r3, #3
 800bada:	f200 810b 	bhi.w	800bcf4 <d_exprlist+0xb90>
 800bade:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bae2:	000d      	.short	0x000d
 800bae4:	00590233 	.word	0x00590233
 800bae8:	0015      	.short	0x0015
 800baea:	bf00      	nop
 800baec:	08012e8c 	.word	0x08012e8c
 800baf0:	08012e84 	.word	0x08012e84
 800baf4:	08012fa0 	.word	0x08012fa0
 800baf8:	08012fa4 	.word	0x08012fa4
 800bafc:	4642      	mov	r2, r8
 800bafe:	2300      	movs	r3, #0
 800bb00:	2134      	movs	r1, #52	; 0x34
 800bb02:	4620      	mov	r0, r4
 800bb04:	f7fa fdb8 	bl	8006678 <d_make_comp>
 800bb08:	4602      	mov	r2, r0
 800bb0a:	e4fc      	b.n	800b506 <d_exprlist+0x3a2>
 800bb0c:	f04f 0900 	mov.w	r9, #0
 800bb10:	49c8      	ldr	r1, [pc, #800]	; (800be34 <d_exprlist+0xcd0>)
 800bb12:	4648      	mov	r0, r9
 800bb14:	f002 ff08 	bl	800e928 <strcmp>
 800bb18:	2800      	cmp	r0, #0
 800bb1a:	f000 8575 	beq.w	800c608 <d_exprlist+0x14a4>
 800bb1e:	f899 3000 	ldrb.w	r3, [r9]
 800bb22:	2b6e      	cmp	r3, #110	; 0x6e
 800bb24:	f040 80e6 	bne.w	800bcf4 <d_exprlist+0xb90>
 800bb28:	f899 3001 	ldrb.w	r3, [r9, #1]
 800bb2c:	2b77      	cmp	r3, #119	; 0x77
 800bb2e:	d002      	beq.n	800bb36 <d_exprlist+0x9d2>
 800bb30:	2b61      	cmp	r3, #97	; 0x61
 800bb32:	f040 80df 	bne.w	800bcf4 <d_exprlist+0xb90>
 800bb36:	215f      	movs	r1, #95	; 0x5f
 800bb38:	4620      	mov	r0, r4
 800bb3a:	f7ff fb13 	bl	800b164 <d_exprlist>
 800bb3e:	4681      	mov	r9, r0
 800bb40:	4620      	mov	r0, r4
 800bb42:	f001 f97f 	bl	800ce44 <d_type>
 800bb46:	68e3      	ldr	r3, [r4, #12]
 800bb48:	4682      	mov	sl, r0
 800bb4a:	781a      	ldrb	r2, [r3, #0]
 800bb4c:	2a45      	cmp	r2, #69	; 0x45
 800bb4e:	f000 85cb 	beq.w	800c6e8 <d_exprlist+0x1584>
 800bb52:	2a70      	cmp	r2, #112	; 0x70
 800bb54:	f000 85bc 	beq.w	800c6d0 <d_exprlist+0x156c>
 800bb58:	2a69      	cmp	r2, #105	; 0x69
 800bb5a:	f040 80cb 	bne.w	800bcf4 <d_exprlist+0xb90>
 800bb5e:	785b      	ldrb	r3, [r3, #1]
 800bb60:	2b6c      	cmp	r3, #108	; 0x6c
 800bb62:	f040 80c7 	bne.w	800bcf4 <d_exprlist+0xb90>
 800bb66:	4620      	mov	r0, r4
 800bb68:	f000 ff9a 	bl	800caa0 <d_expression_1>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	4652      	mov	r2, sl
 800bb70:	213a      	movs	r1, #58	; 0x3a
 800bb72:	4620      	mov	r0, r4
 800bb74:	f7fa fd80 	bl	8006678 <d_make_comp>
 800bb78:	464a      	mov	r2, r9
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	2139      	movs	r1, #57	; 0x39
 800bb7e:	4620      	mov	r0, r4
 800bb80:	f7fa fd7a 	bl	8006678 <d_make_comp>
 800bb84:	4642      	mov	r2, r8
 800bb86:	4603      	mov	r3, r0
 800bb88:	2138      	movs	r1, #56	; 0x38
 800bb8a:	4620      	mov	r0, r4
 800bb8c:	f7fa fd74 	bl	8006678 <d_make_comp>
 800bb90:	4602      	mov	r2, r0
 800bb92:	e4b8      	b.n	800b506 <d_exprlist+0x3a2>
 800bb94:	f04f 0900 	mov.w	r9, #0
 800bb98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	785a      	ldrb	r2, [r3, #1]
 800bba0:	2a63      	cmp	r2, #99	; 0x63
 800bba2:	f000 84dd 	beq.w	800c560 <d_exprlist+0x13fc>
 800bba6:	4620      	mov	r0, r4
 800bba8:	f000 ff7a 	bl	800caa0 <d_expression_1>
 800bbac:	4682      	mov	sl, r0
 800bbae:	49a2      	ldr	r1, [pc, #648]	; (800be38 <d_exprlist+0xcd4>)
 800bbb0:	4648      	mov	r0, r9
 800bbb2:	f002 feb9 	bl	800e928 <strcmp>
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	f000 84c9 	beq.w	800c54e <d_exprlist+0x13ea>
 800bbbc:	499f      	ldr	r1, [pc, #636]	; (800be3c <d_exprlist+0xcd8>)
 800bbbe:	4648      	mov	r0, r9
 800bbc0:	f002 feb2 	bl	800e928 <strcmp>
 800bbc4:	b130      	cbz	r0, 800bbd4 <d_exprlist+0xa70>
 800bbc6:	4648      	mov	r0, r9
 800bbc8:	499d      	ldr	r1, [pc, #628]	; (800be40 <d_exprlist+0xcdc>)
 800bbca:	f002 fead 	bl	800e928 <strcmp>
 800bbce:	2800      	cmp	r0, #0
 800bbd0:	f040 8578 	bne.w	800c6c4 <d_exprlist+0x1560>
 800bbd4:	4620      	mov	r0, r4
 800bbd6:	f001 fdb1 	bl	800d73c <d_unqualified_name>
 800bbda:	68e3      	ldr	r3, [r4, #12]
 800bbdc:	4681      	mov	r9, r0
 800bbde:	781b      	ldrb	r3, [r3, #0]
 800bbe0:	2b49      	cmp	r3, #73	; 0x49
 800bbe2:	f000 85ca 	beq.w	800c77a <d_exprlist+0x1616>
 800bbe6:	464b      	mov	r3, r9
 800bbe8:	4652      	mov	r2, sl
 800bbea:	2137      	movs	r1, #55	; 0x37
 800bbec:	4620      	mov	r0, r4
 800bbee:	f7fa fd43 	bl	8006678 <d_make_comp>
 800bbf2:	4642      	mov	r2, r8
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	2136      	movs	r1, #54	; 0x36
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	f7fa fd3d 	bl	8006678 <d_make_comp>
 800bbfe:	4602      	mov	r2, r0
 800bc00:	e481      	b.n	800b506 <d_exprlist+0x3a2>
 800bc02:	784b      	ldrb	r3, [r1, #1]
 800bc04:	2b72      	cmp	r3, #114	; 0x72
 800bc06:	f000 83cf 	beq.w	800c3a8 <d_exprlist+0x1244>
 800bc0a:	2b70      	cmp	r3, #112	; 0x70
 800bc0c:	f47f ad93 	bne.w	800b736 <d_exprlist+0x5d2>
 800bc10:	3102      	adds	r1, #2
 800bc12:	60e1      	str	r1, [r4, #12]
 800bc14:	4620      	mov	r0, r4
 800bc16:	f000 ff43 	bl	800caa0 <d_expression_1>
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	4602      	mov	r2, r0
 800bc1e:	2149      	movs	r1, #73	; 0x49
 800bc20:	4620      	mov	r0, r4
 800bc22:	f7fa fd29 	bl	8006678 <d_make_comp>
 800bc26:	4682      	mov	sl, r0
 800bc28:	f7ff bbc8 	b.w	800b3bc <d_exprlist+0x258>
 800bc2c:	78d3      	ldrb	r3, [r2, #3]
 800bc2e:	2b70      	cmp	r3, #112	; 0x70
 800bc30:	f47f af42 	bne.w	800bab8 <d_exprlist+0x954>
 800bc34:	1d13      	adds	r3, r2, #4
 800bc36:	60e3      	str	r3, [r4, #12]
 800bc38:	7913      	ldrb	r3, [r2, #4]
 800bc3a:	2b54      	cmp	r3, #84	; 0x54
 800bc3c:	d155      	bne.n	800bcea <d_exprlist+0xb86>
 800bc3e:	3205      	adds	r2, #5
 800bc40:	60e2      	str	r2, [r4, #12]
 800bc42:	2000      	movs	r0, #0
 800bc44:	6963      	ldr	r3, [r4, #20]
 800bc46:	69a2      	ldr	r2, [r4, #24]
 800bc48:	4293      	cmp	r3, r2
 800bc4a:	da53      	bge.n	800bcf4 <d_exprlist+0xb90>
 800bc4c:	6922      	ldr	r2, [r4, #16]
 800bc4e:	1c59      	adds	r1, r3, #1
 800bc50:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bc54:	6161      	str	r1, [r4, #20]
 800bc56:	eb12 0183 	adds.w	r1, r2, r3, lsl #2
 800bc5a:	f000 8616 	beq.w	800c88a <d_exprlist+0x1726>
 800bc5e:	f04f 0e06 	mov.w	lr, #6
 800bc62:	f802 e023 	strb.w	lr, [r2, r3, lsl #2]
 800bc66:	460a      	mov	r2, r1
 800bc68:	6048      	str	r0, [r1, #4]
 800bc6a:	e44c      	b.n	800b506 <d_exprlist+0x3a2>
 800bc6c:	4620      	mov	r0, r4
 800bc6e:	f7fe fc03 	bl	800a478 <d_template_args>
 800bc72:	464a      	mov	r2, r9
 800bc74:	4603      	mov	r3, r0
 800bc76:	2104      	movs	r1, #4
 800bc78:	4620      	mov	r0, r4
 800bc7a:	f7fa fcfd 	bl	8006678 <d_make_comp>
 800bc7e:	4681      	mov	r9, r0
 800bc80:	f7ff bbb8 	b.w	800b3f4 <d_exprlist+0x290>
 800bc84:	784b      	ldrb	r3, [r1, #1]
 800bc86:	2b70      	cmp	r3, #112	; 0x70
 800bc88:	f47f ad55 	bne.w	800b736 <d_exprlist+0x5d2>
 800bc8c:	1c8b      	adds	r3, r1, #2
 800bc8e:	60e3      	str	r3, [r4, #12]
 800bc90:	788b      	ldrb	r3, [r1, #2]
 800bc92:	2b54      	cmp	r3, #84	; 0x54
 800bc94:	d130      	bne.n	800bcf8 <d_exprlist+0xb94>
 800bc96:	3103      	adds	r1, #3
 800bc98:	60e1      	str	r1, [r4, #12]
 800bc9a:	2000      	movs	r0, #0
 800bc9c:	6963      	ldr	r3, [r4, #20]
 800bc9e:	69a2      	ldr	r2, [r4, #24]
 800bca0:	4293      	cmp	r3, r2
 800bca2:	da2e      	bge.n	800bd02 <d_exprlist+0xb9e>
 800bca4:	6922      	ldr	r2, [r4, #16]
 800bca6:	1c59      	adds	r1, r3, #1
 800bca8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bcac:	eb12 0a83 	adds.w	sl, r2, r3, lsl #2
 800bcb0:	6161      	str	r1, [r4, #20]
 800bcb2:	f43f ab83 	beq.w	800b3bc <d_exprlist+0x258>
 800bcb6:	2106      	movs	r1, #6
 800bcb8:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 800bcbc:	f8ca 0004 	str.w	r0, [sl, #4]
 800bcc0:	f7ff bb7c 	b.w	800b3bc <d_exprlist+0x258>
 800bcc4:	785a      	ldrb	r2, [r3, #1]
 800bcc6:	2a69      	cmp	r2, #105	; 0x69
 800bcc8:	f47f aacc 	bne.w	800b264 <d_exprlist+0x100>
 800bccc:	3302      	adds	r3, #2
 800bcce:	60e3      	str	r3, [r4, #12]
 800bcd0:	2145      	movs	r1, #69	; 0x45
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	f7ff fa46 	bl	800b164 <d_exprlist>
 800bcd8:	4683      	mov	fp, r0
 800bcda:	f7ff bb33 	b.w	800b344 <d_exprlist+0x1e0>
 800bcde:	4620      	mov	r0, r4
 800bce0:	f002 fba8 	bl	800e434 <d_expr_primary>
 800bce4:	4681      	mov	r9, r0
 800bce6:	f7ff bbbf 	b.w	800b468 <d_exprlist+0x304>
 800bcea:	4620      	mov	r0, r4
 800bcec:	f7fa fe4e 	bl	800698c <d_compact_number>
 800bcf0:	3001      	adds	r0, #1
 800bcf2:	d1a7      	bne.n	800bc44 <d_exprlist+0xae0>
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	e406      	b.n	800b506 <d_exprlist+0x3a2>
 800bcf8:	4620      	mov	r0, r4
 800bcfa:	f7fa fe47 	bl	800698c <d_compact_number>
 800bcfe:	3001      	adds	r0, #1
 800bd00:	d1cc      	bne.n	800bc9c <d_exprlist+0xb38>
 800bd02:	f04f 0a00 	mov.w	sl, #0
 800bd06:	f7ff bb59 	b.w	800b3bc <d_exprlist+0x258>
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	f7fa fe56 	bl	80069bc <d_template_param>
 800bd10:	4681      	mov	r9, r0
 800bd12:	f7ff bba9 	b.w	800b468 <d_exprlist+0x304>
 800bd16:	6843      	ldr	r3, [r0, #4]
 800bd18:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bd1a:	689a      	ldr	r2, [r3, #8]
 800bd1c:	f8d3 b000 	ldr.w	fp, [r3]
 800bd20:	3a02      	subs	r2, #2
 800bd22:	440a      	add	r2, r1
 800bd24:	6322      	str	r2, [r4, #48]	; 0x30
 800bd26:	4658      	mov	r0, fp
 800bd28:	4946      	ldr	r1, [pc, #280]	; (800be44 <d_exprlist+0xce0>)
 800bd2a:	9300      	str	r3, [sp, #0]
 800bd2c:	f002 fdfc 	bl	800e928 <strcmp>
 800bd30:	9b00      	ldr	r3, [sp, #0]
 800bd32:	2800      	cmp	r0, #0
 800bd34:	f000 832b 	beq.w	800c38e <d_exprlist+0x122a>
 800bd38:	68da      	ldr	r2, [r3, #12]
 800bd3a:	2a03      	cmp	r2, #3
 800bd3c:	f63f ac9e 	bhi.w	800b67c <d_exprlist+0x518>
 800bd40:	a301      	add	r3, pc, #4	; (adr r3, 800bd48 <d_exprlist+0xbe4>)
 800bd42:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800bd46:	bf00      	nop
 800bd48:	0800b793 	.word	0x0800b793
 800bd4c:	0800c14f 	.word	0x0800c14f
 800bd50:	0800b82f 	.word	0x0800b82f
 800bd54:	0800b7a7 	.word	0x0800b7a7
 800bd58:	7853      	ldrb	r3, [r2, #1]
 800bd5a:	2b72      	cmp	r3, #114	; 0x72
 800bd5c:	f000 838a 	beq.w	800c474 <d_exprlist+0x1310>
 800bd60:	2b70      	cmp	r3, #112	; 0x70
 800bd62:	f000 8443 	beq.w	800c5ec <d_exprlist+0x1488>
 800bd66:	4620      	mov	r0, r4
 800bd68:	f001 fc28 	bl	800d5bc <d_operator_name>
 800bd6c:	4683      	mov	fp, r0
 800bd6e:	2800      	cmp	r0, #0
 800bd70:	f43f aae8 	beq.w	800b344 <d_exprlist+0x1e0>
 800bd74:	7803      	ldrb	r3, [r0, #0]
 800bd76:	2b31      	cmp	r3, #49	; 0x31
 800bd78:	f000 8242 	beq.w	800c200 <d_exprlist+0x109c>
 800bd7c:	2b32      	cmp	r3, #50	; 0x32
 800bd7e:	f040 81c8 	bne.w	800c112 <d_exprlist+0xfae>
 800bd82:	f8db 3004 	ldr.w	r3, [fp, #4]
 800bd86:	2b03      	cmp	r3, #3
 800bd88:	f200 8128 	bhi.w	800bfdc <d_exprlist+0xe78>
 800bd8c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bd90:	01c90004 	.word	0x01c90004
 800bd94:	000d005c 	.word	0x000d005c
 800bd98:	465a      	mov	r2, fp
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	2134      	movs	r1, #52	; 0x34
 800bd9e:	4620      	mov	r0, r4
 800bda0:	f7fa fc6a 	bl	8006678 <d_make_comp>
 800bda4:	4683      	mov	fp, r0
 800bda6:	f7ff bacd 	b.w	800b344 <d_exprlist+0x1e0>
 800bdaa:	2300      	movs	r3, #0
 800bdac:	4618      	mov	r0, r3
 800bdae:	4921      	ldr	r1, [pc, #132]	; (800be34 <d_exprlist+0xcd0>)
 800bdb0:	9300      	str	r3, [sp, #0]
 800bdb2:	f002 fdb9 	bl	800e928 <strcmp>
 800bdb6:	9b00      	ldr	r3, [sp, #0]
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	f000 850d 	beq.w	800c7d8 <d_exprlist+0x1674>
 800bdbe:	781a      	ldrb	r2, [r3, #0]
 800bdc0:	2a6e      	cmp	r2, #110	; 0x6e
 800bdc2:	f040 810b 	bne.w	800bfdc <d_exprlist+0xe78>
 800bdc6:	785b      	ldrb	r3, [r3, #1]
 800bdc8:	2b77      	cmp	r3, #119	; 0x77
 800bdca:	d002      	beq.n	800bdd2 <d_exprlist+0xc6e>
 800bdcc:	2b61      	cmp	r3, #97	; 0x61
 800bdce:	f040 8105 	bne.w	800bfdc <d_exprlist+0xe78>
 800bdd2:	215f      	movs	r1, #95	; 0x5f
 800bdd4:	4620      	mov	r0, r4
 800bdd6:	f7ff f9c5 	bl	800b164 <d_exprlist>
 800bdda:	9000      	str	r0, [sp, #0]
 800bddc:	4620      	mov	r0, r4
 800bdde:	f001 f831 	bl	800ce44 <d_type>
 800bde2:	68e3      	ldr	r3, [r4, #12]
 800bde4:	9001      	str	r0, [sp, #4]
 800bde6:	781a      	ldrb	r2, [r3, #0]
 800bde8:	2a45      	cmp	r2, #69	; 0x45
 800bdea:	f000 84e4 	beq.w	800c7b6 <d_exprlist+0x1652>
 800bdee:	2a70      	cmp	r2, #112	; 0x70
 800bdf0:	f000 85ce 	beq.w	800c990 <d_exprlist+0x182c>
 800bdf4:	2a69      	cmp	r2, #105	; 0x69
 800bdf6:	f040 80f1 	bne.w	800bfdc <d_exprlist+0xe78>
 800bdfa:	785b      	ldrb	r3, [r3, #1]
 800bdfc:	2b6c      	cmp	r3, #108	; 0x6c
 800bdfe:	f040 80ed 	bne.w	800bfdc <d_exprlist+0xe78>
 800be02:	4620      	mov	r0, r4
 800be04:	f000 fe4c 	bl	800caa0 <d_expression_1>
 800be08:	4603      	mov	r3, r0
 800be0a:	9a01      	ldr	r2, [sp, #4]
 800be0c:	213a      	movs	r1, #58	; 0x3a
 800be0e:	4620      	mov	r0, r4
 800be10:	f7fa fc32 	bl	8006678 <d_make_comp>
 800be14:	9a00      	ldr	r2, [sp, #0]
 800be16:	4603      	mov	r3, r0
 800be18:	2139      	movs	r1, #57	; 0x39
 800be1a:	4620      	mov	r0, r4
 800be1c:	f7fa fc2c 	bl	8006678 <d_make_comp>
 800be20:	465a      	mov	r2, fp
 800be22:	4603      	mov	r3, r0
 800be24:	2138      	movs	r1, #56	; 0x38
 800be26:	4620      	mov	r0, r4
 800be28:	f7fa fc26 	bl	8006678 <d_make_comp>
 800be2c:	4683      	mov	fp, r0
 800be2e:	f7ff ba89 	b.w	800b344 <d_exprlist+0x1e0>
 800be32:	bf00      	nop
 800be34:	08012e8c 	.word	0x08012e8c
 800be38:	08012e84 	.word	0x08012e84
 800be3c:	08012fa0 	.word	0x08012fa0
 800be40:	08012fa4 	.word	0x08012fa4
 800be44:	08013194 	.word	0x08013194
 800be48:	2300      	movs	r3, #0
 800be4a:	f8db 2004 	ldr.w	r2, [fp, #4]
 800be4e:	6812      	ldr	r2, [r2, #0]
 800be50:	7851      	ldrb	r1, [r2, #1]
 800be52:	2963      	cmp	r1, #99	; 0x63
 800be54:	f000 84d4 	beq.w	800c800 <d_exprlist+0x169c>
 800be58:	4620      	mov	r0, r4
 800be5a:	9301      	str	r3, [sp, #4]
 800be5c:	f000 fe20 	bl	800caa0 <d_expression_1>
 800be60:	9b01      	ldr	r3, [sp, #4]
 800be62:	9000      	str	r0, [sp, #0]
 800be64:	4618      	mov	r0, r3
 800be66:	49d1      	ldr	r1, [pc, #836]	; (800c1ac <d_exprlist+0x1048>)
 800be68:	9301      	str	r3, [sp, #4]
 800be6a:	f002 fd5d 	bl	800e928 <strcmp>
 800be6e:	9b01      	ldr	r3, [sp, #4]
 800be70:	2800      	cmp	r0, #0
 800be72:	f000 84be 	beq.w	800c7f2 <d_exprlist+0x168e>
 800be76:	49ce      	ldr	r1, [pc, #824]	; (800c1b0 <d_exprlist+0x104c>)
 800be78:	4618      	mov	r0, r3
 800be7a:	9301      	str	r3, [sp, #4]
 800be7c:	f002 fd54 	bl	800e928 <strcmp>
 800be80:	b138      	cbz	r0, 800be92 <d_exprlist+0xd2e>
 800be82:	9b01      	ldr	r3, [sp, #4]
 800be84:	49cb      	ldr	r1, [pc, #812]	; (800c1b4 <d_exprlist+0x1050>)
 800be86:	4618      	mov	r0, r3
 800be88:	f002 fd4e 	bl	800e928 <strcmp>
 800be8c:	2800      	cmp	r0, #0
 800be8e:	f040 84c8 	bne.w	800c822 <d_exprlist+0x16be>
 800be92:	4620      	mov	r0, r4
 800be94:	f001 fc52 	bl	800d73c <d_unqualified_name>
 800be98:	68e3      	ldr	r3, [r4, #12]
 800be9a:	4602      	mov	r2, r0
 800be9c:	781b      	ldrb	r3, [r3, #0]
 800be9e:	2b49      	cmp	r3, #73	; 0x49
 800bea0:	d10a      	bne.n	800beb8 <d_exprlist+0xd54>
 800bea2:	9001      	str	r0, [sp, #4]
 800bea4:	4620      	mov	r0, r4
 800bea6:	f7fe fae7 	bl	800a478 <d_template_args>
 800beaa:	9a01      	ldr	r2, [sp, #4]
 800beac:	4603      	mov	r3, r0
 800beae:	2104      	movs	r1, #4
 800beb0:	4620      	mov	r0, r4
 800beb2:	f7fa fbe1 	bl	8006678 <d_make_comp>
 800beb6:	4602      	mov	r2, r0
 800beb8:	4613      	mov	r3, r2
 800beba:	2137      	movs	r1, #55	; 0x37
 800bebc:	9a00      	ldr	r2, [sp, #0]
 800bebe:	4620      	mov	r0, r4
 800bec0:	f7fa fbda 	bl	8006678 <d_make_comp>
 800bec4:	465a      	mov	r2, fp
 800bec6:	4603      	mov	r3, r0
 800bec8:	2136      	movs	r1, #54	; 0x36
 800beca:	4620      	mov	r0, r4
 800becc:	f7fa fbd4 	bl	8006678 <d_make_comp>
 800bed0:	4683      	mov	fp, r0
 800bed2:	f7ff ba37 	b.w	800b344 <d_exprlist+0x1e0>
 800bed6:	7843      	ldrb	r3, [r0, #1]
 800bed8:	2b72      	cmp	r3, #114	; 0x72
 800beda:	f000 82a7 	beq.w	800c42c <d_exprlist+0x12c8>
 800bede:	2b70      	cmp	r3, #112	; 0x70
 800bee0:	f47f ac06 	bne.w	800b6f0 <d_exprlist+0x58c>
 800bee4:	1c82      	adds	r2, r0, #2
 800bee6:	60e2      	str	r2, [r4, #12]
 800bee8:	4620      	mov	r0, r4
 800beea:	f000 fdd9 	bl	800caa0 <d_expression_1>
 800beee:	465b      	mov	r3, fp
 800bef0:	4602      	mov	r2, r0
 800bef2:	2149      	movs	r1, #73	; 0x49
 800bef4:	e556      	b.n	800b9a4 <d_exprlist+0x840>
 800bef6:	7853      	ldrb	r3, [r2, #1]
 800bef8:	2b70      	cmp	r3, #112	; 0x70
 800befa:	f47f af34 	bne.w	800bd66 <d_exprlist+0xc02>
 800befe:	1c93      	adds	r3, r2, #2
 800bf00:	60e3      	str	r3, [r4, #12]
 800bf02:	7893      	ldrb	r3, [r2, #2]
 800bf04:	2b54      	cmp	r3, #84	; 0x54
 800bf06:	f040 82cc 	bne.w	800c4a2 <d_exprlist+0x133e>
 800bf0a:	3203      	adds	r2, #3
 800bf0c:	60e2      	str	r2, [r4, #12]
 800bf0e:	2000      	movs	r0, #0
 800bf10:	6963      	ldr	r3, [r4, #20]
 800bf12:	69a2      	ldr	r2, [r4, #24]
 800bf14:	4293      	cmp	r3, r2
 800bf16:	da61      	bge.n	800bfdc <d_exprlist+0xe78>
 800bf18:	6922      	ldr	r2, [r4, #16]
 800bf1a:	1c59      	adds	r1, r3, #1
 800bf1c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bf20:	eb12 0b83 	adds.w	fp, r2, r3, lsl #2
 800bf24:	6161      	str	r1, [r4, #20]
 800bf26:	f43f aa0d 	beq.w	800b344 <d_exprlist+0x1e0>
 800bf2a:	2106      	movs	r1, #6
 800bf2c:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 800bf30:	f8cb 0004 	str.w	r0, [fp, #4]
 800bf34:	f7ff ba06 	b.w	800b344 <d_exprlist+0x1e0>
 800bf38:	2b33      	cmp	r3, #51	; 0x33
 800bf3a:	f47f aedb 	bne.w	800bcf4 <d_exprlist+0xb90>
 800bf3e:	68e3      	ldr	r3, [r4, #12]
 800bf40:	781a      	ldrb	r2, [r3, #0]
 800bf42:	2a5f      	cmp	r2, #95	; 0x5f
 800bf44:	f000 83b6 	beq.w	800c6b4 <d_exprlist+0x1550>
 800bf48:	f04f 0900 	mov.w	r9, #0
 800bf4c:	4620      	mov	r0, r4
 800bf4e:	f000 fda7 	bl	800caa0 <d_expression_1>
 800bf52:	4603      	mov	r3, r0
 800bf54:	f1b9 0f00 	cmp.w	r9, #0
 800bf58:	d005      	beq.n	800bf66 <d_exprlist+0xe02>
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	2137      	movs	r1, #55	; 0x37
 800bf5e:	4620      	mov	r0, r4
 800bf60:	f7fa fb8a 	bl	8006678 <d_make_comp>
 800bf64:	4603      	mov	r3, r0
 800bf66:	4642      	mov	r2, r8
 800bf68:	2135      	movs	r1, #53	; 0x35
 800bf6a:	4620      	mov	r0, r4
 800bf6c:	f7fa fb84 	bl	8006678 <d_make_comp>
 800bf70:	4602      	mov	r2, r0
 800bf72:	f7ff bac8 	b.w	800b506 <d_exprlist+0x3a2>
 800bf76:	2b33      	cmp	r3, #51	; 0x33
 800bf78:	f47f aec3 	bne.w	800bd02 <d_exprlist+0xb9e>
 800bf7c:	68e3      	ldr	r3, [r4, #12]
 800bf7e:	781a      	ldrb	r2, [r3, #0]
 800bf80:	2a5f      	cmp	r2, #95	; 0x5f
 800bf82:	f000 83e4 	beq.w	800c74e <d_exprlist+0x15ea>
 800bf86:	f04f 0b00 	mov.w	fp, #0
 800bf8a:	4620      	mov	r0, r4
 800bf8c:	f000 fd88 	bl	800caa0 <d_expression_1>
 800bf90:	4603      	mov	r3, r0
 800bf92:	f1bb 0f00 	cmp.w	fp, #0
 800bf96:	d005      	beq.n	800bfa4 <d_exprlist+0xe40>
 800bf98:	4602      	mov	r2, r0
 800bf9a:	2137      	movs	r1, #55	; 0x37
 800bf9c:	4620      	mov	r0, r4
 800bf9e:	f7fa fb6b 	bl	8006678 <d_make_comp>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	4652      	mov	r2, sl
 800bfa6:	2135      	movs	r1, #53	; 0x35
 800bfa8:	4620      	mov	r0, r4
 800bfaa:	f7fa fb65 	bl	8006678 <d_make_comp>
 800bfae:	4682      	mov	sl, r0
 800bfb0:	f7ff ba04 	b.w	800b3bc <d_exprlist+0x258>
 800bfb4:	784b      	ldrb	r3, [r1, #1]
 800bfb6:	2b6e      	cmp	r3, #110	; 0x6e
 800bfb8:	f47f abbd 	bne.w	800b736 <d_exprlist+0x5d2>
 800bfbc:	3102      	adds	r1, #2
 800bfbe:	60e1      	str	r1, [r4, #12]
 800bfc0:	f7ff b9f0 	b.w	800b3a4 <d_exprlist+0x240>
 800bfc4:	4620      	mov	r0, r4
 800bfc6:	f002 fa35 	bl	800e434 <d_expr_primary>
 800bfca:	4682      	mov	sl, r0
 800bfcc:	f7ff b9f6 	b.w	800b3bc <d_exprlist+0x258>
 800bfd0:	4620      	mov	r0, r4
 800bfd2:	f7fa fcf3 	bl	80069bc <d_template_param>
 800bfd6:	4602      	mov	r2, r0
 800bfd8:	f7ff ba95 	b.w	800b506 <d_exprlist+0x3a2>
 800bfdc:	f04f 0b00 	mov.w	fp, #0
 800bfe0:	f7ff b9b0 	b.w	800b344 <d_exprlist+0x1e0>
 800bfe4:	f8d0 a004 	ldr.w	sl, [r0, #4]
 800bfe8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800bfea:	f8da 3008 	ldr.w	r3, [sl, #8]
 800bfee:	f8da 9000 	ldr.w	r9, [sl]
 800bff2:	3b02      	subs	r3, #2
 800bff4:	4413      	add	r3, r2
 800bff6:	6323      	str	r3, [r4, #48]	; 0x30
 800bff8:	4648      	mov	r0, r9
 800bffa:	496f      	ldr	r1, [pc, #444]	; (800c1b8 <d_exprlist+0x1054>)
 800bffc:	f002 fc94 	bl	800e928 <strcmp>
 800c000:	2800      	cmp	r0, #0
 800c002:	f000 8281 	beq.w	800c508 <d_exprlist+0x13a4>
 800c006:	f8da 300c 	ldr.w	r3, [sl, #12]
 800c00a:	2b03      	cmp	r3, #3
 800c00c:	f63f ae72 	bhi.w	800bcf4 <d_exprlist+0xb90>
 800c010:	a201      	add	r2, pc, #4	; (adr r2, 800c018 <d_exprlist+0xeb4>)
 800c012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c016:	bf00      	nop
 800c018:	0800bafd 	.word	0x0800bafd
 800c01c:	0800c2e5 	.word	0x0800c2e5
 800c020:	0800bb99 	.word	0x0800bb99
 800c024:	0800bb11 	.word	0x0800bb11
 800c028:	68e2      	ldr	r2, [r4, #12]
 800c02a:	f04f 0900 	mov.w	r9, #0
 800c02e:	7813      	ldrb	r3, [r2, #0]
 800c030:	f7ff babd 	b.w	800b5ae <d_exprlist+0x44a>
 800c034:	6843      	ldr	r3, [r0, #4]
 800c036:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c038:	689a      	ldr	r2, [r3, #8]
 800c03a:	f8d3 b000 	ldr.w	fp, [r3]
 800c03e:	3a02      	subs	r2, #2
 800c040:	440a      	add	r2, r1
 800c042:	6322      	str	r2, [r4, #48]	; 0x30
 800c044:	4658      	mov	r0, fp
 800c046:	495c      	ldr	r1, [pc, #368]	; (800c1b8 <d_exprlist+0x1054>)
 800c048:	9300      	str	r3, [sp, #0]
 800c04a:	f002 fc6d 	bl	800e928 <strcmp>
 800c04e:	9b00      	ldr	r3, [sp, #0]
 800c050:	2800      	cmp	r0, #0
 800c052:	f000 8272 	beq.w	800c53a <d_exprlist+0x13d6>
 800c056:	68da      	ldr	r2, [r3, #12]
 800c058:	2a03      	cmp	r2, #3
 800c05a:	f63f ae52 	bhi.w	800bd02 <d_exprlist+0xb9e>
 800c05e:	a301      	add	r3, pc, #4	; (adr r3, 800c064 <d_exprlist+0xf00>)
 800c060:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800c064:	0800b899 	.word	0x0800b899
 800c068:	0800c32f 	.word	0x0800c32f
 800c06c:	0800b935 	.word	0x0800b935
 800c070:	0800b8ad 	.word	0x0800b8ad
 800c074:	3301      	adds	r3, #1
 800c076:	60e3      	str	r3, [r4, #12]
 800c078:	f04f 0b00 	mov.w	fp, #0
 800c07c:	4620      	mov	r0, r4
 800c07e:	f000 fd0f 	bl	800caa0 <d_expression_1>
 800c082:	4603      	mov	r3, r0
 800c084:	f1bb 0f00 	cmp.w	fp, #0
 800c088:	d005      	beq.n	800c096 <d_exprlist+0xf32>
 800c08a:	4602      	mov	r2, r0
 800c08c:	2137      	movs	r1, #55	; 0x37
 800c08e:	4620      	mov	r0, r4
 800c090:	f7fa faf2 	bl	8006678 <d_make_comp>
 800c094:	4603      	mov	r3, r0
 800c096:	464a      	mov	r2, r9
 800c098:	2135      	movs	r1, #53	; 0x35
 800c09a:	4620      	mov	r0, r4
 800c09c:	f7fa faec 	bl	8006678 <d_make_comp>
 800c0a0:	4681      	mov	r9, r0
 800c0a2:	f7ff b9e1 	b.w	800b468 <d_exprlist+0x304>
 800c0a6:	3101      	adds	r1, #1
 800c0a8:	60e1      	str	r1, [r4, #12]
 800c0aa:	f7ff b9bf 	b.w	800b42c <d_exprlist+0x2c8>
 800c0ae:	2b33      	cmp	r3, #51	; 0x33
 800c0b0:	d1ba      	bne.n	800c028 <d_exprlist+0xec4>
 800c0b2:	68e3      	ldr	r3, [r4, #12]
 800c0b4:	781a      	ldrb	r2, [r3, #0]
 800c0b6:	2a5f      	cmp	r2, #95	; 0x5f
 800c0b8:	f000 8286 	beq.w	800c5c8 <d_exprlist+0x1464>
 800c0bc:	f04f 0b00 	mov.w	fp, #0
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	f000 fced 	bl	800caa0 <d_expression_1>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	f1bb 0f00 	cmp.w	fp, #0
 800c0cc:	f000 8283 	beq.w	800c5d6 <d_exprlist+0x1472>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	2137      	movs	r1, #55	; 0x37
 800c0d4:	4620      	mov	r0, r4
 800c0d6:	f7fa facf 	bl	8006678 <d_make_comp>
 800c0da:	464a      	mov	r2, r9
 800c0dc:	4603      	mov	r3, r0
 800c0de:	2135      	movs	r1, #53	; 0x35
 800c0e0:	e460      	b.n	800b9a4 <d_exprlist+0x840>
 800c0e2:	3102      	adds	r1, #2
 800c0e4:	60e1      	str	r1, [r4, #12]
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	f000 feac 	bl	800ce44 <d_type>
 800c0ec:	4681      	mov	r9, r0
 800c0ee:	4620      	mov	r0, r4
 800c0f0:	f001 fb24 	bl	800d73c <d_unqualified_name>
 800c0f4:	68e3      	ldr	r3, [r4, #12]
 800c0f6:	4683      	mov	fp, r0
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	2b49      	cmp	r3, #73	; 0x49
 800c0fc:	f000 81e1 	beq.w	800c4c2 <d_exprlist+0x135e>
 800c100:	4603      	mov	r3, r0
 800c102:	464a      	mov	r2, r9
 800c104:	2101      	movs	r1, #1
 800c106:	4620      	mov	r0, r4
 800c108:	f7fa fab6 	bl	8006678 <d_make_comp>
 800c10c:	4681      	mov	r9, r0
 800c10e:	f7ff b9ab 	b.w	800b468 <d_exprlist+0x304>
 800c112:	2b33      	cmp	r3, #51	; 0x33
 800c114:	f47f af62 	bne.w	800bfdc <d_exprlist+0xe78>
 800c118:	68e3      	ldr	r3, [r4, #12]
 800c11a:	781a      	ldrb	r2, [r3, #0]
 800c11c:	2a5f      	cmp	r2, #95	; 0x5f
 800c11e:	f000 83b7 	beq.w	800c890 <d_exprlist+0x172c>
 800c122:	2200      	movs	r2, #0
 800c124:	4620      	mov	r0, r4
 800c126:	9200      	str	r2, [sp, #0]
 800c128:	f000 fcba 	bl	800caa0 <d_expression_1>
 800c12c:	9a00      	ldr	r2, [sp, #0]
 800c12e:	4603      	mov	r3, r0
 800c130:	b12a      	cbz	r2, 800c13e <d_exprlist+0xfda>
 800c132:	4602      	mov	r2, r0
 800c134:	2137      	movs	r1, #55	; 0x37
 800c136:	4620      	mov	r0, r4
 800c138:	f7fa fa9e 	bl	8006678 <d_make_comp>
 800c13c:	4603      	mov	r3, r0
 800c13e:	465a      	mov	r2, fp
 800c140:	2135      	movs	r1, #53	; 0x35
 800c142:	4620      	mov	r0, r4
 800c144:	f7fa fa98 	bl	8006678 <d_make_comp>
 800c148:	4683      	mov	fp, r0
 800c14a:	f7ff b8fb 	b.w	800b344 <d_exprlist+0x1e0>
 800c14e:	f1bb 0f00 	cmp.w	fp, #0
 800c152:	d091      	beq.n	800c078 <d_exprlist+0xf14>
 800c154:	f89b 2000 	ldrb.w	r2, [fp]
 800c158:	2a70      	cmp	r2, #112	; 0x70
 800c15a:	d001      	beq.n	800c160 <d_exprlist+0xffc>
 800c15c:	2a6d      	cmp	r2, #109	; 0x6d
 800c15e:	d18b      	bne.n	800c078 <d_exprlist+0xf14>
 800c160:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800c164:	4293      	cmp	r3, r2
 800c166:	d187      	bne.n	800c078 <d_exprlist+0xf14>
 800c168:	68e3      	ldr	r3, [r4, #12]
 800c16a:	781a      	ldrb	r2, [r3, #0]
 800c16c:	2a5f      	cmp	r2, #95	; 0x5f
 800c16e:	d081      	beq.n	800c074 <d_exprlist+0xf10>
 800c170:	f04f 0b01 	mov.w	fp, #1
 800c174:	e782      	b.n	800c07c <d_exprlist+0xf18>
 800c176:	4620      	mov	r0, r4
 800c178:	f7fe f97e 	bl	800a478 <d_template_args>
 800c17c:	4642      	mov	r2, r8
 800c17e:	4603      	mov	r3, r0
 800c180:	2104      	movs	r1, #4
 800c182:	4620      	mov	r0, r4
 800c184:	f7fa fa78 	bl	8006678 <d_make_comp>
 800c188:	4602      	mov	r2, r0
 800c18a:	f7ff b9bc 	b.w	800b506 <d_exprlist+0x3a2>
 800c18e:	4620      	mov	r0, r4
 800c190:	f002 f950 	bl	800e434 <d_expr_primary>
 800c194:	4683      	mov	fp, r0
 800c196:	f7ff b8d5 	b.w	800b344 <d_exprlist+0x1e0>
 800c19a:	4620      	mov	r0, r4
 800c19c:	f7fa fbf6 	bl	800698c <d_compact_number>
 800c1a0:	3001      	adds	r0, #1
 800c1a2:	f47f aa7a 	bne.w	800b69a <d_exprlist+0x536>
 800c1a6:	4681      	mov	r9, r0
 800c1a8:	f7ff b95e 	b.w	800b468 <d_exprlist+0x304>
 800c1ac:	08012e84 	.word	0x08012e84
 800c1b0:	08012fa0 	.word	0x08012fa0
 800c1b4:	08012fa4 	.word	0x08012fa4
 800c1b8:	08013194 	.word	0x08013194
 800c1bc:	4620      	mov	r0, r4
 800c1be:	f002 f939 	bl	800e434 <d_expr_primary>
 800c1c2:	68e2      	ldr	r2, [r4, #12]
 800c1c4:	4681      	mov	r9, r0
 800c1c6:	7813      	ldrb	r3, [r2, #0]
 800c1c8:	f7ff b9f1 	b.w	800b5ae <d_exprlist+0x44a>
 800c1cc:	4620      	mov	r0, r4
 800c1ce:	f7fa fbf5 	bl	80069bc <d_template_param>
 800c1d2:	4683      	mov	fp, r0
 800c1d4:	f7ff b8b6 	b.w	800b344 <d_exprlist+0x1e0>
 800c1d8:	4620      	mov	r0, r4
 800c1da:	f7fe f94d 	bl	800a478 <d_template_args>
 800c1de:	4652      	mov	r2, sl
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	2104      	movs	r1, #4
 800c1e4:	4620      	mov	r0, r4
 800c1e6:	f7fa fa47 	bl	8006678 <d_make_comp>
 800c1ea:	4682      	mov	sl, r0
 800c1ec:	f7ff b8e6 	b.w	800b3bc <d_exprlist+0x258>
 800c1f0:	4620      	mov	r0, r4
 800c1f2:	f7fa fbe3 	bl	80069bc <d_template_param>
 800c1f6:	68e2      	ldr	r2, [r4, #12]
 800c1f8:	4681      	mov	r9, r0
 800c1fa:	7813      	ldrb	r3, [r2, #0]
 800c1fc:	f7ff b9d7 	b.w	800b5ae <d_exprlist+0x44a>
 800c200:	6842      	ldr	r2, [r0, #4]
 800c202:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800c204:	6891      	ldr	r1, [r2, #8]
 800c206:	6813      	ldr	r3, [r2, #0]
 800c208:	3902      	subs	r1, #2
 800c20a:	4401      	add	r1, r0
 800c20c:	6321      	str	r1, [r4, #48]	; 0x30
 800c20e:	4618      	mov	r0, r3
 800c210:	49d2      	ldr	r1, [pc, #840]	; (800c55c <d_exprlist+0x13f8>)
 800c212:	9201      	str	r2, [sp, #4]
 800c214:	9300      	str	r3, [sp, #0]
 800c216:	f002 fb87 	bl	800e928 <strcmp>
 800c21a:	9b00      	ldr	r3, [sp, #0]
 800c21c:	9a01      	ldr	r2, [sp, #4]
 800c21e:	2800      	cmp	r0, #0
 800c220:	f000 8190 	beq.w	800c544 <d_exprlist+0x13e0>
 800c224:	68d2      	ldr	r2, [r2, #12]
 800c226:	2a03      	cmp	r2, #3
 800c228:	f63f aed8 	bhi.w	800bfdc <d_exprlist+0xe78>
 800c22c:	a101      	add	r1, pc, #4	; (adr r1, 800c234 <d_exprlist+0x10d0>)
 800c22e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c232:	bf00      	nop
 800c234:	0800bd99 	.word	0x0800bd99
 800c238:	0800c513 	.word	0x0800c513
 800c23c:	0800be4b 	.word	0x0800be4b
 800c240:	0800bdad 	.word	0x0800bdad
 800c244:	6843      	ldr	r3, [r0, #4]
 800c246:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c248:	689a      	ldr	r2, [r3, #8]
 800c24a:	f8d3 b000 	ldr.w	fp, [r3]
 800c24e:	3a02      	subs	r2, #2
 800c250:	440a      	add	r2, r1
 800c252:	6322      	str	r2, [r4, #48]	; 0x30
 800c254:	4658      	mov	r0, fp
 800c256:	49c1      	ldr	r1, [pc, #772]	; (800c55c <d_exprlist+0x13f8>)
 800c258:	9300      	str	r3, [sp, #0]
 800c25a:	f002 fb65 	bl	800e928 <strcmp>
 800c25e:	9b00      	ldr	r3, [sp, #0]
 800c260:	2800      	cmp	r0, #0
 800c262:	f000 81fd 	beq.w	800c660 <d_exprlist+0x14fc>
 800c266:	68da      	ldr	r2, [r3, #12]
 800c268:	2a03      	cmp	r2, #3
 800c26a:	f63f aedd 	bhi.w	800c028 <d_exprlist+0xec4>
 800c26e:	a301      	add	r3, pc, #4	; (adr r3, 800c274 <d_exprlist+0x1110>)
 800c270:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800c274:	0800b99f 	.word	0x0800b99f
 800c278:	0800c4d9 	.word	0x0800c4d9
 800c27c:	0800ba37 	.word	0x0800ba37
 800c280:	0800b9b7 	.word	0x0800b9b7
 800c284:	3102      	adds	r1, #2
 800c286:	60e1      	str	r1, [r4, #12]
 800c288:	4620      	mov	r0, r4
 800c28a:	f000 fc09 	bl	800caa0 <d_expression_1>
 800c28e:	2300      	movs	r3, #0
 800c290:	4602      	mov	r2, r0
 800c292:	2149      	movs	r1, #73	; 0x49
 800c294:	4620      	mov	r0, r4
 800c296:	f7fa f9ef 	bl	8006678 <d_make_comp>
 800c29a:	4681      	mov	r9, r0
 800c29c:	f7ff b8e4 	b.w	800b468 <d_exprlist+0x304>
 800c2a0:	1c83      	adds	r3, r0, #2
 800c2a2:	60e3      	str	r3, [r4, #12]
 800c2a4:	7883      	ldrb	r3, [r0, #2]
 800c2a6:	2b54      	cmp	r3, #84	; 0x54
 800c2a8:	f040 80d9 	bne.w	800c45e <d_exprlist+0x12fa>
 800c2ac:	1cc2      	adds	r2, r0, #3
 800c2ae:	4658      	mov	r0, fp
 800c2b0:	60e2      	str	r2, [r4, #12]
 800c2b2:	6963      	ldr	r3, [r4, #20]
 800c2b4:	69a1      	ldr	r1, [r4, #24]
 800c2b6:	428b      	cmp	r3, r1
 800c2b8:	f280 80cc 	bge.w	800c454 <d_exprlist+0x12f0>
 800c2bc:	6921      	ldr	r1, [r4, #16]
 800c2be:	f103 0e01 	add.w	lr, r3, #1
 800c2c2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800c2c6:	eb11 0983 	adds.w	r9, r1, r3, lsl #2
 800c2ca:	f8c4 e014 	str.w	lr, [r4, #20]
 800c2ce:	f43f ab6e 	beq.w	800b9ae <d_exprlist+0x84a>
 800c2d2:	f04f 0e06 	mov.w	lr, #6
 800c2d6:	f801 e023 	strb.w	lr, [r1, r3, lsl #2]
 800c2da:	f8c9 0004 	str.w	r0, [r9, #4]
 800c2de:	7813      	ldrb	r3, [r2, #0]
 800c2e0:	f7ff b965 	b.w	800b5ae <d_exprlist+0x44a>
 800c2e4:	f1b9 0f00 	cmp.w	r9, #0
 800c2e8:	f43f ae2e 	beq.w	800bf48 <d_exprlist+0xde4>
 800c2ec:	f899 3000 	ldrb.w	r3, [r9]
 800c2f0:	2b70      	cmp	r3, #112	; 0x70
 800c2f2:	d002      	beq.n	800c2fa <d_exprlist+0x1196>
 800c2f4:	2b6d      	cmp	r3, #109	; 0x6d
 800c2f6:	f47f ae27 	bne.w	800bf48 <d_exprlist+0xde4>
 800c2fa:	f899 2001 	ldrb.w	r2, [r9, #1]
 800c2fe:	429a      	cmp	r2, r3
 800c300:	f47f ae22 	bne.w	800bf48 <d_exprlist+0xde4>
 800c304:	68e3      	ldr	r3, [r4, #12]
 800c306:	781a      	ldrb	r2, [r3, #0]
 800c308:	2a5f      	cmp	r2, #95	; 0x5f
 800c30a:	f000 8376 	beq.w	800c9fa <d_exprlist+0x1896>
 800c30e:	f04f 0901 	mov.w	r9, #1
 800c312:	e61b      	b.n	800bf4c <d_exprlist+0xde8>
 800c314:	68e3      	ldr	r3, [r4, #12]
 800c316:	781a      	ldrb	r2, [r3, #0]
 800c318:	2a5f      	cmp	r2, #95	; 0x5f
 800c31a:	f47f aead 	bne.w	800c078 <d_exprlist+0xf14>
 800c31e:	3301      	adds	r3, #1
 800c320:	60e3      	str	r3, [r4, #12]
 800c322:	2145      	movs	r1, #69	; 0x45
 800c324:	4620      	mov	r0, r4
 800c326:	f7fe ff1d 	bl	800b164 <d_exprlist>
 800c32a:	4603      	mov	r3, r0
 800c32c:	e6b3      	b.n	800c096 <d_exprlist+0xf32>
 800c32e:	f1bb 0f00 	cmp.w	fp, #0
 800c332:	f43f ae28 	beq.w	800bf86 <d_exprlist+0xe22>
 800c336:	f89b 2000 	ldrb.w	r2, [fp]
 800c33a:	2a70      	cmp	r2, #112	; 0x70
 800c33c:	d002      	beq.n	800c344 <d_exprlist+0x11e0>
 800c33e:	2a6d      	cmp	r2, #109	; 0x6d
 800c340:	f47f ae21 	bne.w	800bf86 <d_exprlist+0xe22>
 800c344:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800c348:	4293      	cmp	r3, r2
 800c34a:	f47f ae1c 	bne.w	800bf86 <d_exprlist+0xe22>
 800c34e:	68e3      	ldr	r3, [r4, #12]
 800c350:	781a      	ldrb	r2, [r3, #0]
 800c352:	2a5f      	cmp	r2, #95	; 0x5f
 800c354:	f000 82f7 	beq.w	800c946 <d_exprlist+0x17e2>
 800c358:	f04f 0b01 	mov.w	fp, #1
 800c35c:	e615      	b.n	800bf8a <d_exprlist+0xe26>
 800c35e:	3204      	adds	r2, #4
 800c360:	60e2      	str	r2, [r4, #12]
 800c362:	4620      	mov	r0, r4
 800c364:	f000 fd6e 	bl	800ce44 <d_type>
 800c368:	4680      	mov	r8, r0
 800c36a:	4620      	mov	r0, r4
 800c36c:	f001 f9e6 	bl	800d73c <d_unqualified_name>
 800c370:	68e3      	ldr	r3, [r4, #12]
 800c372:	4681      	mov	r9, r0
 800c374:	781b      	ldrb	r3, [r3, #0]
 800c376:	2b49      	cmp	r3, #73	; 0x49
 800c378:	f000 810c 	beq.w	800c594 <d_exprlist+0x1430>
 800c37c:	4603      	mov	r3, r0
 800c37e:	4642      	mov	r2, r8
 800c380:	2101      	movs	r1, #1
 800c382:	4620      	mov	r0, r4
 800c384:	f7fa f978 	bl	8006678 <d_make_comp>
 800c388:	4602      	mov	r2, r0
 800c38a:	f7ff b8bc 	b.w	800b506 <d_exprlist+0x3a2>
 800c38e:	4620      	mov	r0, r4
 800c390:	f000 fd58 	bl	800ce44 <d_type>
 800c394:	4603      	mov	r3, r0
 800c396:	e67e      	b.n	800c096 <d_exprlist+0xf32>
 800c398:	4620      	mov	r0, r4
 800c39a:	f7fe f86d 	bl	800a478 <d_template_args>
 800c39e:	464a      	mov	r2, r9
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	2104      	movs	r1, #4
 800c3a4:	f7ff bafe 	b.w	800b9a4 <d_exprlist+0x840>
 800c3a8:	3102      	adds	r1, #2
 800c3aa:	60e1      	str	r1, [r4, #12]
 800c3ac:	4620      	mov	r0, r4
 800c3ae:	f000 fd49 	bl	800ce44 <d_type>
 800c3b2:	4682      	mov	sl, r0
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	f001 f9c1 	bl	800d73c <d_unqualified_name>
 800c3ba:	68e3      	ldr	r3, [r4, #12]
 800c3bc:	4683      	mov	fp, r0
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	2b49      	cmp	r3, #73	; 0x49
 800c3c2:	f000 80dc 	beq.w	800c57e <d_exprlist+0x141a>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	4652      	mov	r2, sl
 800c3ca:	2101      	movs	r1, #1
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	f7fa f953 	bl	8006678 <d_make_comp>
 800c3d2:	4682      	mov	sl, r0
 800c3d4:	f7fe bff2 	b.w	800b3bc <d_exprlist+0x258>
 800c3d8:	7812      	ldrb	r2, [r2, #0]
 800c3da:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800c3de:	2901      	cmp	r1, #1
 800c3e0:	d903      	bls.n	800c3ea <d_exprlist+0x1286>
 800c3e2:	3a72      	subs	r2, #114	; 0x72
 800c3e4:	2a01      	cmp	r2, #1
 800c3e6:	f63f aa29 	bhi.w	800b83c <d_exprlist+0x6d8>
 800c3ea:	4620      	mov	r0, r4
 800c3ec:	f000 fd2a 	bl	800ce44 <d_type>
 800c3f0:	9000      	str	r0, [sp, #0]
 800c3f2:	f7ff ba27 	b.w	800b844 <d_exprlist+0x6e0>
 800c3f6:	4620      	mov	r0, r4
 800c3f8:	f000 fb52 	bl	800caa0 <d_expression_1>
 800c3fc:	9000      	str	r0, [sp, #0]
 800c3fe:	4620      	mov	r0, r4
 800c400:	f000 fb4e 	bl	800caa0 <d_expression_1>
 800c404:	4683      	mov	fp, r0
 800c406:	4620      	mov	r0, r4
 800c408:	f000 fb4a 	bl	800caa0 <d_expression_1>
 800c40c:	f7ff b9f9 	b.w	800b802 <d_exprlist+0x69e>
 800c410:	3204      	adds	r2, #4
 800c412:	60e2      	str	r2, [r4, #12]
 800c414:	4620      	mov	r0, r4
 800c416:	f000 fb43 	bl	800caa0 <d_expression_1>
 800c41a:	2300      	movs	r3, #0
 800c41c:	4602      	mov	r2, r0
 800c41e:	2149      	movs	r1, #73	; 0x49
 800c420:	4620      	mov	r0, r4
 800c422:	f7fa f929 	bl	8006678 <d_make_comp>
 800c426:	4602      	mov	r2, r0
 800c428:	f7ff b86d 	b.w	800b506 <d_exprlist+0x3a2>
 800c42c:	1c82      	adds	r2, r0, #2
 800c42e:	60e2      	str	r2, [r4, #12]
 800c430:	4620      	mov	r0, r4
 800c432:	f000 fd07 	bl	800ce44 <d_type>
 800c436:	4681      	mov	r9, r0
 800c438:	4620      	mov	r0, r4
 800c43a:	f001 f97f 	bl	800d73c <d_unqualified_name>
 800c43e:	68e3      	ldr	r3, [r4, #12]
 800c440:	4683      	mov	fp, r0
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	2b49      	cmp	r3, #73	; 0x49
 800c446:	f000 818a 	beq.w	800c75e <d_exprlist+0x15fa>
 800c44a:	4603      	mov	r3, r0
 800c44c:	464a      	mov	r2, r9
 800c44e:	2101      	movs	r1, #1
 800c450:	f7ff baa8 	b.w	800b9a4 <d_exprlist+0x840>
 800c454:	7813      	ldrb	r3, [r2, #0]
 800c456:	f04f 0900 	mov.w	r9, #0
 800c45a:	f7ff b8a8 	b.w	800b5ae <d_exprlist+0x44a>
 800c45e:	4620      	mov	r0, r4
 800c460:	f7fa fa94 	bl	800698c <d_compact_number>
 800c464:	3001      	adds	r0, #1
 800c466:	68e2      	ldr	r2, [r4, #12]
 800c468:	f47f af23 	bne.w	800c2b2 <d_exprlist+0x114e>
 800c46c:	4681      	mov	r9, r0
 800c46e:	7813      	ldrb	r3, [r2, #0]
 800c470:	f7ff b89d 	b.w	800b5ae <d_exprlist+0x44a>
 800c474:	3202      	adds	r2, #2
 800c476:	60e2      	str	r2, [r4, #12]
 800c478:	4620      	mov	r0, r4
 800c47a:	f000 fce3 	bl	800ce44 <d_type>
 800c47e:	4683      	mov	fp, r0
 800c480:	4620      	mov	r0, r4
 800c482:	f001 f95b 	bl	800d73c <d_unqualified_name>
 800c486:	68e3      	ldr	r3, [r4, #12]
 800c488:	781b      	ldrb	r3, [r3, #0]
 800c48a:	2b49      	cmp	r3, #73	; 0x49
 800c48c:	f000 8198 	beq.w	800c7c0 <d_exprlist+0x165c>
 800c490:	4603      	mov	r3, r0
 800c492:	465a      	mov	r2, fp
 800c494:	2101      	movs	r1, #1
 800c496:	4620      	mov	r0, r4
 800c498:	f7fa f8ee 	bl	8006678 <d_make_comp>
 800c49c:	4683      	mov	fp, r0
 800c49e:	f7fe bf51 	b.w	800b344 <d_exprlist+0x1e0>
 800c4a2:	4620      	mov	r0, r4
 800c4a4:	f7fa fa72 	bl	800698c <d_compact_number>
 800c4a8:	3001      	adds	r0, #1
 800c4aa:	f47f ad31 	bne.w	800bf10 <d_exprlist+0xdac>
 800c4ae:	4683      	mov	fp, r0
 800c4b0:	f7fe bf48 	b.w	800b344 <d_exprlist+0x1e0>
 800c4b4:	2145      	movs	r1, #69	; 0x45
 800c4b6:	4620      	mov	r0, r4
 800c4b8:	f7fe fe54 	bl	800b164 <d_exprlist>
 800c4bc:	4683      	mov	fp, r0
 800c4be:	f7ff b9dd 	b.w	800b87c <d_exprlist+0x718>
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	f7fd ffd8 	bl	800a478 <d_template_args>
 800c4c8:	465a      	mov	r2, fp
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	2104      	movs	r1, #4
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	f7fa f8d2 	bl	8006678 <d_make_comp>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	e614      	b.n	800c102 <d_exprlist+0xf9e>
 800c4d8:	f1bb 0f00 	cmp.w	fp, #0
 800c4dc:	f43f adee 	beq.w	800c0bc <d_exprlist+0xf58>
 800c4e0:	f89b 2000 	ldrb.w	r2, [fp]
 800c4e4:	2a70      	cmp	r2, #112	; 0x70
 800c4e6:	d002      	beq.n	800c4ee <d_exprlist+0x138a>
 800c4e8:	2a6d      	cmp	r2, #109	; 0x6d
 800c4ea:	f47f ade7 	bne.w	800c0bc <d_exprlist+0xf58>
 800c4ee:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	f47f ade2 	bne.w	800c0bc <d_exprlist+0xf58>
 800c4f8:	68e3      	ldr	r3, [r4, #12]
 800c4fa:	781a      	ldrb	r2, [r3, #0]
 800c4fc:	2a5f      	cmp	r2, #95	; 0x5f
 800c4fe:	f000 81cf 	beq.w	800c8a0 <d_exprlist+0x173c>
 800c502:	f04f 0b01 	mov.w	fp, #1
 800c506:	e5db      	b.n	800c0c0 <d_exprlist+0xf5c>
 800c508:	4620      	mov	r0, r4
 800c50a:	f000 fc9b 	bl	800ce44 <d_type>
 800c50e:	4603      	mov	r3, r0
 800c510:	e529      	b.n	800bf66 <d_exprlist+0xe02>
 800c512:	2b00      	cmp	r3, #0
 800c514:	f43f ae05 	beq.w	800c122 <d_exprlist+0xfbe>
 800c518:	781a      	ldrb	r2, [r3, #0]
 800c51a:	2a70      	cmp	r2, #112	; 0x70
 800c51c:	d002      	beq.n	800c524 <d_exprlist+0x13c0>
 800c51e:	2a6d      	cmp	r2, #109	; 0x6d
 800c520:	f47f adff 	bne.w	800c122 <d_exprlist+0xfbe>
 800c524:	785b      	ldrb	r3, [r3, #1]
 800c526:	4293      	cmp	r3, r2
 800c528:	f47f adfb 	bne.w	800c122 <d_exprlist+0xfbe>
 800c52c:	68e3      	ldr	r3, [r4, #12]
 800c52e:	781a      	ldrb	r2, [r3, #0]
 800c530:	2a5f      	cmp	r2, #95	; 0x5f
 800c532:	f000 81b8 	beq.w	800c8a6 <d_exprlist+0x1742>
 800c536:	2201      	movs	r2, #1
 800c538:	e5f4      	b.n	800c124 <d_exprlist+0xfc0>
 800c53a:	4620      	mov	r0, r4
 800c53c:	f000 fc82 	bl	800ce44 <d_type>
 800c540:	4603      	mov	r3, r0
 800c542:	e52f      	b.n	800bfa4 <d_exprlist+0xe40>
 800c544:	4620      	mov	r0, r4
 800c546:	f000 fc7d 	bl	800ce44 <d_type>
 800c54a:	4603      	mov	r3, r0
 800c54c:	e5f7      	b.n	800c13e <d_exprlist+0xfda>
 800c54e:	2145      	movs	r1, #69	; 0x45
 800c550:	4620      	mov	r0, r4
 800c552:	f7fe fe07 	bl	800b164 <d_exprlist>
 800c556:	4681      	mov	r9, r0
 800c558:	f7ff bb45 	b.w	800bbe6 <d_exprlist+0xa82>
 800c55c:	08013194 	.word	0x08013194
 800c560:	781b      	ldrb	r3, [r3, #0]
 800c562:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800c566:	2a01      	cmp	r2, #1
 800c568:	d903      	bls.n	800c572 <d_exprlist+0x140e>
 800c56a:	3b72      	subs	r3, #114	; 0x72
 800c56c:	2b01      	cmp	r3, #1
 800c56e:	f63f ab1a 	bhi.w	800bba6 <d_exprlist+0xa42>
 800c572:	4620      	mov	r0, r4
 800c574:	f000 fc66 	bl	800ce44 <d_type>
 800c578:	4682      	mov	sl, r0
 800c57a:	f7ff bb18 	b.w	800bbae <d_exprlist+0xa4a>
 800c57e:	4620      	mov	r0, r4
 800c580:	f7fd ff7a 	bl	800a478 <d_template_args>
 800c584:	465a      	mov	r2, fp
 800c586:	4603      	mov	r3, r0
 800c588:	2104      	movs	r1, #4
 800c58a:	4620      	mov	r0, r4
 800c58c:	f7fa f874 	bl	8006678 <d_make_comp>
 800c590:	4603      	mov	r3, r0
 800c592:	e719      	b.n	800c3c8 <d_exprlist+0x1264>
 800c594:	4620      	mov	r0, r4
 800c596:	f7fd ff6f 	bl	800a478 <d_template_args>
 800c59a:	464a      	mov	r2, r9
 800c59c:	4603      	mov	r3, r0
 800c59e:	2104      	movs	r1, #4
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	f7fa f869 	bl	8006678 <d_make_comp>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	e6e9      	b.n	800c37e <d_exprlist+0x121a>
 800c5aa:	7812      	ldrb	r2, [r2, #0]
 800c5ac:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800c5b0:	2901      	cmp	r1, #1
 800c5b2:	d903      	bls.n	800c5bc <d_exprlist+0x1458>
 800c5b4:	3a72      	subs	r2, #114	; 0x72
 800c5b6:	2a01      	cmp	r2, #1
 800c5b8:	f63f a9c3 	bhi.w	800b942 <d_exprlist+0x7de>
 800c5bc:	4620      	mov	r0, r4
 800c5be:	f000 fc41 	bl	800ce44 <d_type>
 800c5c2:	9000      	str	r0, [sp, #0]
 800c5c4:	f7ff b9c1 	b.w	800b94a <d_exprlist+0x7e6>
 800c5c8:	3301      	adds	r3, #1
 800c5ca:	60e3      	str	r3, [r4, #12]
 800c5cc:	2145      	movs	r1, #69	; 0x45
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	f7fe fdc8 	bl	800b164 <d_exprlist>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	464a      	mov	r2, r9
 800c5d8:	2135      	movs	r1, #53	; 0x35
 800c5da:	f7ff b9e3 	b.w	800b9a4 <d_exprlist+0x840>
 800c5de:	2145      	movs	r1, #69	; 0x45
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	f7fe fdbf 	bl	800b164 <d_exprlist>
 800c5e6:	4683      	mov	fp, r0
 800c5e8:	f7ff b9cb 	b.w	800b982 <d_exprlist+0x81e>
 800c5ec:	3202      	adds	r2, #2
 800c5ee:	60e2      	str	r2, [r4, #12]
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	f000 fa55 	bl	800caa0 <d_expression_1>
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	4602      	mov	r2, r0
 800c5fa:	2149      	movs	r1, #73	; 0x49
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	f7fa f83b 	bl	8006678 <d_make_comp>
 800c602:	4683      	mov	fp, r0
 800c604:	f7fe be9e 	b.w	800b344 <d_exprlist+0x1e0>
 800c608:	4620      	mov	r0, r4
 800c60a:	f000 fa49 	bl	800caa0 <d_expression_1>
 800c60e:	4681      	mov	r9, r0
 800c610:	4620      	mov	r0, r4
 800c612:	f000 fa45 	bl	800caa0 <d_expression_1>
 800c616:	4682      	mov	sl, r0
 800c618:	4620      	mov	r0, r4
 800c61a:	f000 fa41 	bl	800caa0 <d_expression_1>
 800c61e:	f7ff baa5 	b.w	800bb6c <d_exprlist+0xa08>
 800c622:	4620      	mov	r0, r4
 800c624:	f000 fa3c 	bl	800caa0 <d_expression_1>
 800c628:	4683      	mov	fp, r0
 800c62a:	f7ff b927 	b.w	800b87c <d_exprlist+0x718>
 800c62e:	4620      	mov	r0, r4
 800c630:	f7fd ff22 	bl	800a478 <d_template_args>
 800c634:	465a      	mov	r2, fp
 800c636:	4603      	mov	r3, r0
 800c638:	2104      	movs	r1, #4
 800c63a:	4620      	mov	r0, r4
 800c63c:	f7fa f81c 	bl	8006678 <d_make_comp>
 800c640:	4683      	mov	fp, r0
 800c642:	f7ff b91b 	b.w	800b87c <d_exprlist+0x718>
 800c646:	4620      	mov	r0, r4
 800c648:	f000 fa2a 	bl	800caa0 <d_expression_1>
 800c64c:	9000      	str	r0, [sp, #0]
 800c64e:	4620      	mov	r0, r4
 800c650:	f000 fa26 	bl	800caa0 <d_expression_1>
 800c654:	4683      	mov	fp, r0
 800c656:	4620      	mov	r0, r4
 800c658:	f000 fa22 	bl	800caa0 <d_expression_1>
 800c65c:	f7ff b954 	b.w	800b908 <d_exprlist+0x7a4>
 800c660:	4620      	mov	r0, r4
 800c662:	f000 fbef 	bl	800ce44 <d_type>
 800c666:	464a      	mov	r2, r9
 800c668:	4603      	mov	r3, r0
 800c66a:	2135      	movs	r1, #53	; 0x35
 800c66c:	f7ff b99a 	b.w	800b9a4 <d_exprlist+0x840>
 800c670:	3301      	adds	r3, #1
 800c672:	60e3      	str	r3, [r4, #12]
 800c674:	2000      	movs	r0, #0
 800c676:	f7ff b8c4 	b.w	800b802 <d_exprlist+0x69e>
 800c67a:	785a      	ldrb	r2, [r3, #1]
 800c67c:	2a69      	cmp	r2, #105	; 0x69
 800c67e:	f47f ab40 	bne.w	800bd02 <d_exprlist+0xb9e>
 800c682:	3302      	adds	r3, #2
 800c684:	60e3      	str	r3, [r4, #12]
 800c686:	2145      	movs	r1, #69	; 0x45
 800c688:	4620      	mov	r0, r4
 800c68a:	f7fe fd6b 	bl	800b164 <d_exprlist>
 800c68e:	f7ff b93b 	b.w	800b908 <d_exprlist+0x7a4>
 800c692:	3301      	adds	r3, #1
 800c694:	60e3      	str	r3, [r4, #12]
 800c696:	2000      	movs	r0, #0
 800c698:	f7ff b936 	b.w	800b908 <d_exprlist+0x7a4>
 800c69c:	4620      	mov	r0, r4
 800c69e:	f000 f9ff 	bl	800caa0 <d_expression_1>
 800c6a2:	4683      	mov	fp, r0
 800c6a4:	f7ff b96d 	b.w	800b982 <d_exprlist+0x81e>
 800c6a8:	4620      	mov	r0, r4
 800c6aa:	f000 f9f9 	bl	800caa0 <d_expression_1>
 800c6ae:	4683      	mov	fp, r0
 800c6b0:	f7ff b9f1 	b.w	800ba96 <d_exprlist+0x932>
 800c6b4:	3301      	adds	r3, #1
 800c6b6:	60e3      	str	r3, [r4, #12]
 800c6b8:	2145      	movs	r1, #69	; 0x45
 800c6ba:	4620      	mov	r0, r4
 800c6bc:	f7fe fd52 	bl	800b164 <d_exprlist>
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	e450      	b.n	800bf66 <d_exprlist+0xe02>
 800c6c4:	4620      	mov	r0, r4
 800c6c6:	f000 f9eb 	bl	800caa0 <d_expression_1>
 800c6ca:	4681      	mov	r9, r0
 800c6cc:	f7ff ba8b 	b.w	800bbe6 <d_exprlist+0xa82>
 800c6d0:	785a      	ldrb	r2, [r3, #1]
 800c6d2:	2a69      	cmp	r2, #105	; 0x69
 800c6d4:	f47f ab0e 	bne.w	800bcf4 <d_exprlist+0xb90>
 800c6d8:	3302      	adds	r3, #2
 800c6da:	60e3      	str	r3, [r4, #12]
 800c6dc:	2145      	movs	r1, #69	; 0x45
 800c6de:	4620      	mov	r0, r4
 800c6e0:	f7fe fd40 	bl	800b164 <d_exprlist>
 800c6e4:	f7ff ba42 	b.w	800bb6c <d_exprlist+0xa08>
 800c6e8:	3301      	adds	r3, #1
 800c6ea:	60e3      	str	r3, [r4, #12]
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	f7ff ba3d 	b.w	800bb6c <d_exprlist+0xa08>
 800c6f2:	2145      	movs	r1, #69	; 0x45
 800c6f4:	4620      	mov	r0, r4
 800c6f6:	f7fe fd35 	bl	800b164 <d_exprlist>
 800c6fa:	4683      	mov	fp, r0
 800c6fc:	f7ff b9cb 	b.w	800ba96 <d_exprlist+0x932>
 800c700:	7812      	ldrb	r2, [r2, #0]
 800c702:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800c706:	2901      	cmp	r1, #1
 800c708:	d903      	bls.n	800c712 <d_exprlist+0x15ae>
 800c70a:	3a72      	subs	r2, #114	; 0x72
 800c70c:	2a01      	cmp	r2, #1
 800c70e:	f63f a999 	bhi.w	800ba44 <d_exprlist+0x8e0>
 800c712:	4620      	mov	r0, r4
 800c714:	f000 fb96 	bl	800ce44 <d_type>
 800c718:	9000      	str	r0, [sp, #0]
 800c71a:	f7ff b997 	b.w	800ba4c <d_exprlist+0x8e8>
 800c71e:	785a      	ldrb	r2, [r3, #1]
 800c720:	2a69      	cmp	r2, #105	; 0x69
 800c722:	f47e afab 	bne.w	800b67c <d_exprlist+0x518>
 800c726:	3302      	adds	r3, #2
 800c728:	60e3      	str	r3, [r4, #12]
 800c72a:	2145      	movs	r1, #69	; 0x45
 800c72c:	4620      	mov	r0, r4
 800c72e:	f7fe fd19 	bl	800b164 <d_exprlist>
 800c732:	f7ff b866 	b.w	800b802 <d_exprlist+0x69e>
 800c736:	4620      	mov	r0, r4
 800c738:	f7fd fe9e 	bl	800a478 <d_template_args>
 800c73c:	465a      	mov	r2, fp
 800c73e:	4603      	mov	r3, r0
 800c740:	2104      	movs	r1, #4
 800c742:	4620      	mov	r0, r4
 800c744:	f7f9 ff98 	bl	8006678 <d_make_comp>
 800c748:	4683      	mov	fp, r0
 800c74a:	f7ff b91a 	b.w	800b982 <d_exprlist+0x81e>
 800c74e:	3301      	adds	r3, #1
 800c750:	60e3      	str	r3, [r4, #12]
 800c752:	2145      	movs	r1, #69	; 0x45
 800c754:	4620      	mov	r0, r4
 800c756:	f7fe fd05 	bl	800b164 <d_exprlist>
 800c75a:	4603      	mov	r3, r0
 800c75c:	e422      	b.n	800bfa4 <d_exprlist+0xe40>
 800c75e:	4620      	mov	r0, r4
 800c760:	f7fd fe8a 	bl	800a478 <d_template_args>
 800c764:	465a      	mov	r2, fp
 800c766:	4603      	mov	r3, r0
 800c768:	2104      	movs	r1, #4
 800c76a:	4620      	mov	r0, r4
 800c76c:	f7f9 ff84 	bl	8006678 <d_make_comp>
 800c770:	464a      	mov	r2, r9
 800c772:	4603      	mov	r3, r0
 800c774:	2101      	movs	r1, #1
 800c776:	f7ff b915 	b.w	800b9a4 <d_exprlist+0x840>
 800c77a:	4620      	mov	r0, r4
 800c77c:	f7fd fe7c 	bl	800a478 <d_template_args>
 800c780:	464a      	mov	r2, r9
 800c782:	4603      	mov	r3, r0
 800c784:	2104      	movs	r1, #4
 800c786:	4620      	mov	r0, r4
 800c788:	f7f9 ff76 	bl	8006678 <d_make_comp>
 800c78c:	4681      	mov	r9, r0
 800c78e:	f7ff ba2a 	b.w	800bbe6 <d_exprlist+0xa82>
 800c792:	4620      	mov	r0, r4
 800c794:	f000 f984 	bl	800caa0 <d_expression_1>
 800c798:	9000      	str	r0, [sp, #0]
 800c79a:	4620      	mov	r0, r4
 800c79c:	f000 f980 	bl	800caa0 <d_expression_1>
 800c7a0:	4683      	mov	fp, r0
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	f000 f97c 	bl	800caa0 <d_expression_1>
 800c7a8:	f7ff b933 	b.w	800ba12 <d_exprlist+0x8ae>
 800c7ac:	3201      	adds	r2, #1
 800c7ae:	60e2      	str	r2, [r4, #12]
 800c7b0:	2000      	movs	r0, #0
 800c7b2:	f7ff b92e 	b.w	800ba12 <d_exprlist+0x8ae>
 800c7b6:	3301      	adds	r3, #1
 800c7b8:	60e3      	str	r3, [r4, #12]
 800c7ba:	2000      	movs	r0, #0
 800c7bc:	f7ff bb24 	b.w	800be08 <d_exprlist+0xca4>
 800c7c0:	9000      	str	r0, [sp, #0]
 800c7c2:	4620      	mov	r0, r4
 800c7c4:	f7fd fe58 	bl	800a478 <d_template_args>
 800c7c8:	9a00      	ldr	r2, [sp, #0]
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	2104      	movs	r1, #4
 800c7ce:	4620      	mov	r0, r4
 800c7d0:	f7f9 ff52 	bl	8006678 <d_make_comp>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	e65c      	b.n	800c492 <d_exprlist+0x132e>
 800c7d8:	4620      	mov	r0, r4
 800c7da:	f000 f961 	bl	800caa0 <d_expression_1>
 800c7de:	9000      	str	r0, [sp, #0]
 800c7e0:	4620      	mov	r0, r4
 800c7e2:	f000 f95d 	bl	800caa0 <d_expression_1>
 800c7e6:	9001      	str	r0, [sp, #4]
 800c7e8:	4620      	mov	r0, r4
 800c7ea:	f000 f959 	bl	800caa0 <d_expression_1>
 800c7ee:	f7ff bb0b 	b.w	800be08 <d_exprlist+0xca4>
 800c7f2:	2145      	movs	r1, #69	; 0x45
 800c7f4:	4620      	mov	r0, r4
 800c7f6:	f7fe fcb5 	bl	800b164 <d_exprlist>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	f7ff bb5c 	b.w	800beb8 <d_exprlist+0xd54>
 800c800:	7812      	ldrb	r2, [r2, #0]
 800c802:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800c806:	2901      	cmp	r1, #1
 800c808:	d903      	bls.n	800c812 <d_exprlist+0x16ae>
 800c80a:	3a72      	subs	r2, #114	; 0x72
 800c80c:	2a01      	cmp	r2, #1
 800c80e:	f63f ab23 	bhi.w	800be58 <d_exprlist+0xcf4>
 800c812:	4620      	mov	r0, r4
 800c814:	9301      	str	r3, [sp, #4]
 800c816:	f000 fb15 	bl	800ce44 <d_type>
 800c81a:	9b01      	ldr	r3, [sp, #4]
 800c81c:	9000      	str	r0, [sp, #0]
 800c81e:	f7ff bb21 	b.w	800be64 <d_exprlist+0xd00>
 800c822:	4620      	mov	r0, r4
 800c824:	f000 f93c 	bl	800caa0 <d_expression_1>
 800c828:	4602      	mov	r2, r0
 800c82a:	f7ff bb45 	b.w	800beb8 <d_exprlist+0xd54>
 800c82e:	2b6f      	cmp	r3, #111	; 0x6f
 800c830:	d017      	beq.n	800c862 <d_exprlist+0x16fe>
 800c832:	2b69      	cmp	r3, #105	; 0x69
 800c834:	d11d      	bne.n	800c872 <d_exprlist+0x170e>
 800c836:	7853      	ldrb	r3, [r2, #1]
 800c838:	2b6c      	cmp	r3, #108	; 0x6c
 800c83a:	f47f aa94 	bne.w	800bd66 <d_exprlist+0xc02>
 800c83e:	f04f 0b00 	mov.w	fp, #0
 800c842:	68e3      	ldr	r3, [r4, #12]
 800c844:	2145      	movs	r1, #69	; 0x45
 800c846:	3302      	adds	r3, #2
 800c848:	60e3      	str	r3, [r4, #12]
 800c84a:	4620      	mov	r0, r4
 800c84c:	f7fe fc8a 	bl	800b164 <d_exprlist>
 800c850:	465a      	mov	r2, fp
 800c852:	4603      	mov	r3, r0
 800c854:	2130      	movs	r1, #48	; 0x30
 800c856:	4620      	mov	r0, r4
 800c858:	f7f9 ff0e 	bl	8006678 <d_make_comp>
 800c85c:	4683      	mov	fp, r0
 800c85e:	f7fe bd71 	b.w	800b344 <d_exprlist+0x1e0>
 800c862:	7853      	ldrb	r3, [r2, #1]
 800c864:	2b6e      	cmp	r3, #110	; 0x6e
 800c866:	f47f aa7e 	bne.w	800bd66 <d_exprlist+0xc02>
 800c86a:	3202      	adds	r2, #2
 800c86c:	60e2      	str	r2, [r4, #12]
 800c86e:	f7fe beaf 	b.w	800b5d0 <d_exprlist+0x46c>
 800c872:	2b74      	cmp	r3, #116	; 0x74
 800c874:	f47f aa77 	bne.w	800bd66 <d_exprlist+0xc02>
 800c878:	7853      	ldrb	r3, [r2, #1]
 800c87a:	2b6c      	cmp	r3, #108	; 0x6c
 800c87c:	f47f aa73 	bne.w	800bd66 <d_exprlist+0xc02>
 800c880:	4620      	mov	r0, r4
 800c882:	f000 fadf 	bl	800ce44 <d_type>
 800c886:	4683      	mov	fp, r0
 800c888:	e7db      	b.n	800c842 <d_exprlist+0x16de>
 800c88a:	460a      	mov	r2, r1
 800c88c:	f7fe be3b 	b.w	800b506 <d_exprlist+0x3a2>
 800c890:	3301      	adds	r3, #1
 800c892:	60e3      	str	r3, [r4, #12]
 800c894:	2145      	movs	r1, #69	; 0x45
 800c896:	4620      	mov	r0, r4
 800c898:	f7fe fc64 	bl	800b164 <d_exprlist>
 800c89c:	4603      	mov	r3, r0
 800c89e:	e44e      	b.n	800c13e <d_exprlist+0xfda>
 800c8a0:	3301      	adds	r3, #1
 800c8a2:	60e3      	str	r3, [r4, #12]
 800c8a4:	e40a      	b.n	800c0bc <d_exprlist+0xf58>
 800c8a6:	3301      	adds	r3, #1
 800c8a8:	60e3      	str	r3, [r4, #12]
 800c8aa:	e43a      	b.n	800c122 <d_exprlist+0xfbe>
 800c8ac:	f04f 0a00 	mov.w	sl, #0
 800c8b0:	3102      	adds	r1, #2
 800c8b2:	60e1      	str	r1, [r4, #12]
 800c8b4:	4620      	mov	r0, r4
 800c8b6:	2145      	movs	r1, #69	; 0x45
 800c8b8:	f7fe fc54 	bl	800b164 <d_exprlist>
 800c8bc:	4652      	mov	r2, sl
 800c8be:	4603      	mov	r3, r0
 800c8c0:	2130      	movs	r1, #48	; 0x30
 800c8c2:	4620      	mov	r0, r4
 800c8c4:	f7f9 fed8 	bl	8006678 <d_make_comp>
 800c8c8:	4682      	mov	sl, r0
 800c8ca:	f7fe bd77 	b.w	800b3bc <d_exprlist+0x258>
 800c8ce:	2b6f      	cmp	r3, #111	; 0x6f
 800c8d0:	d010      	beq.n	800c8f4 <d_exprlist+0x1790>
 800c8d2:	2b69      	cmp	r3, #105	; 0x69
 800c8d4:	d13b      	bne.n	800c94e <d_exprlist+0x17ea>
 800c8d6:	7843      	ldrb	r3, [r0, #1]
 800c8d8:	2b6c      	cmp	r3, #108	; 0x6c
 800c8da:	f47e af09 	bne.w	800b6f0 <d_exprlist+0x58c>
 800c8de:	1c82      	adds	r2, r0, #2
 800c8e0:	60e2      	str	r2, [r4, #12]
 800c8e2:	2145      	movs	r1, #69	; 0x45
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	f7fe fc3d 	bl	800b164 <d_exprlist>
 800c8ea:	465a      	mov	r2, fp
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	2130      	movs	r1, #48	; 0x30
 800c8f0:	f7ff b858 	b.w	800b9a4 <d_exprlist+0x840>
 800c8f4:	7843      	ldrb	r3, [r0, #1]
 800c8f6:	2b6e      	cmp	r3, #110	; 0x6e
 800c8f8:	f47e aefa 	bne.w	800b6f0 <d_exprlist+0x58c>
 800c8fc:	1c82      	adds	r2, r0, #2
 800c8fe:	60e2      	str	r2, [r4, #12]
 800c900:	f7fe be4b 	b.w	800b59a <d_exprlist+0x436>
 800c904:	2b6f      	cmp	r3, #111	; 0x6f
 800c906:	d016      	beq.n	800c936 <d_exprlist+0x17d2>
 800c908:	2b69      	cmp	r3, #105	; 0x69
 800c90a:	d12d      	bne.n	800c968 <d_exprlist+0x1804>
 800c90c:	78d3      	ldrb	r3, [r2, #3]
 800c90e:	2b6c      	cmp	r3, #108	; 0x6c
 800c910:	f47f a8d2 	bne.w	800bab8 <d_exprlist+0x954>
 800c914:	f04f 0800 	mov.w	r8, #0
 800c918:	3102      	adds	r1, #2
 800c91a:	60e1      	str	r1, [r4, #12]
 800c91c:	4620      	mov	r0, r4
 800c91e:	2145      	movs	r1, #69	; 0x45
 800c920:	f7fe fc20 	bl	800b164 <d_exprlist>
 800c924:	4642      	mov	r2, r8
 800c926:	4603      	mov	r3, r0
 800c928:	2130      	movs	r1, #48	; 0x30
 800c92a:	4620      	mov	r0, r4
 800c92c:	f7f9 fea4 	bl	8006678 <d_make_comp>
 800c930:	4602      	mov	r2, r0
 800c932:	f7fe bde8 	b.w	800b506 <d_exprlist+0x3a2>
 800c936:	78d3      	ldrb	r3, [r2, #3]
 800c938:	2b6e      	cmp	r3, #110	; 0x6e
 800c93a:	f47f a8bd 	bne.w	800bab8 <d_exprlist+0x954>
 800c93e:	3204      	adds	r2, #4
 800c940:	60e2      	str	r2, [r4, #12]
 800c942:	f7fe bdd3 	b.w	800b4ec <d_exprlist+0x388>
 800c946:	3301      	adds	r3, #1
 800c948:	60e3      	str	r3, [r4, #12]
 800c94a:	f7ff bb1c 	b.w	800bf86 <d_exprlist+0xe22>
 800c94e:	2b74      	cmp	r3, #116	; 0x74
 800c950:	f47e aece 	bne.w	800b6f0 <d_exprlist+0x58c>
 800c954:	7843      	ldrb	r3, [r0, #1]
 800c956:	2b6c      	cmp	r3, #108	; 0x6c
 800c958:	f47e aeca 	bne.w	800b6f0 <d_exprlist+0x58c>
 800c95c:	4620      	mov	r0, r4
 800c95e:	f000 fa71 	bl	800ce44 <d_type>
 800c962:	4683      	mov	fp, r0
 800c964:	68e0      	ldr	r0, [r4, #12]
 800c966:	e7ba      	b.n	800c8de <d_exprlist+0x177a>
 800c968:	2b74      	cmp	r3, #116	; 0x74
 800c96a:	f47f a8a5 	bne.w	800bab8 <d_exprlist+0x954>
 800c96e:	78d3      	ldrb	r3, [r2, #3]
 800c970:	2b6c      	cmp	r3, #108	; 0x6c
 800c972:	f47f a8a1 	bne.w	800bab8 <d_exprlist+0x954>
 800c976:	4620      	mov	r0, r4
 800c978:	f000 fa64 	bl	800ce44 <d_type>
 800c97c:	68e1      	ldr	r1, [r4, #12]
 800c97e:	4680      	mov	r8, r0
 800c980:	e7ca      	b.n	800c918 <d_exprlist+0x17b4>
 800c982:	7853      	ldrb	r3, [r2, #1]
 800c984:	2b69      	cmp	r3, #105	; 0x69
 800c986:	d00f      	beq.n	800c9a8 <d_exprlist+0x1844>
 800c988:	f04f 0900 	mov.w	r9, #0
 800c98c:	f7ff b9eb 	b.w	800bd66 <d_exprlist+0xc02>
 800c990:	785a      	ldrb	r2, [r3, #1]
 800c992:	2a69      	cmp	r2, #105	; 0x69
 800c994:	f47f ab22 	bne.w	800bfdc <d_exprlist+0xe78>
 800c998:	3302      	adds	r3, #2
 800c99a:	60e3      	str	r3, [r4, #12]
 800c99c:	2145      	movs	r1, #69	; 0x45
 800c99e:	4620      	mov	r0, r4
 800c9a0:	f7fe fbe0 	bl	800b164 <d_exprlist>
 800c9a4:	f7ff ba30 	b.w	800be08 <d_exprlist+0xca4>
 800c9a8:	3202      	adds	r2, #2
 800c9aa:	60e2      	str	r2, [r4, #12]
 800c9ac:	2145      	movs	r1, #69	; 0x45
 800c9ae:	4620      	mov	r0, r4
 800c9b0:	f7fe fbd8 	bl	800b164 <d_exprlist>
 800c9b4:	f7ff b82d 	b.w	800ba12 <d_exprlist+0x8ae>
 800c9b8:	2b6f      	cmp	r3, #111	; 0x6f
 800c9ba:	d016      	beq.n	800c9ea <d_exprlist+0x1886>
 800c9bc:	2b69      	cmp	r3, #105	; 0x69
 800c9be:	d120      	bne.n	800ca02 <d_exprlist+0x189e>
 800c9c0:	784b      	ldrb	r3, [r1, #1]
 800c9c2:	2b6c      	cmp	r3, #108	; 0x6c
 800c9c4:	f47e ae4a 	bne.w	800b65c <d_exprlist+0x4f8>
 800c9c8:	f04f 0900 	mov.w	r9, #0
 800c9cc:	3102      	adds	r1, #2
 800c9ce:	60e1      	str	r1, [r4, #12]
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	2145      	movs	r1, #69	; 0x45
 800c9d4:	f7fe fbc6 	bl	800b164 <d_exprlist>
 800c9d8:	464a      	mov	r2, r9
 800c9da:	4603      	mov	r3, r0
 800c9dc:	2130      	movs	r1, #48	; 0x30
 800c9de:	4620      	mov	r0, r4
 800c9e0:	f7f9 fe4a 	bl	8006678 <d_make_comp>
 800c9e4:	4681      	mov	r9, r0
 800c9e6:	f7fe bd3f 	b.w	800b468 <d_exprlist+0x304>
 800c9ea:	784b      	ldrb	r3, [r1, #1]
 800c9ec:	2b6e      	cmp	r3, #110	; 0x6e
 800c9ee:	f47e ae35 	bne.w	800b65c <d_exprlist+0x4f8>
 800c9f2:	3102      	adds	r1, #2
 800c9f4:	60e1      	str	r1, [r4, #12]
 800c9f6:	f7fe bd2d 	b.w	800b454 <d_exprlist+0x2f0>
 800c9fa:	3301      	adds	r3, #1
 800c9fc:	60e3      	str	r3, [r4, #12]
 800c9fe:	f7ff baa3 	b.w	800bf48 <d_exprlist+0xde4>
 800ca02:	2b74      	cmp	r3, #116	; 0x74
 800ca04:	f47e ae2a 	bne.w	800b65c <d_exprlist+0x4f8>
 800ca08:	784b      	ldrb	r3, [r1, #1]
 800ca0a:	2b6c      	cmp	r3, #108	; 0x6c
 800ca0c:	f47e ae26 	bne.w	800b65c <d_exprlist+0x4f8>
 800ca10:	4620      	mov	r0, r4
 800ca12:	f000 fa17 	bl	800ce44 <d_type>
 800ca16:	68e1      	ldr	r1, [r4, #12]
 800ca18:	4681      	mov	r9, r0
 800ca1a:	e7d7      	b.n	800c9cc <d_exprlist+0x1868>
 800ca1c:	2b74      	cmp	r3, #116	; 0x74
 800ca1e:	f47e ae8a 	bne.w	800b736 <d_exprlist+0x5d2>
 800ca22:	784b      	ldrb	r3, [r1, #1]
 800ca24:	2b6c      	cmp	r3, #108	; 0x6c
 800ca26:	f47e ae86 	bne.w	800b736 <d_exprlist+0x5d2>
 800ca2a:	4620      	mov	r0, r4
 800ca2c:	f000 fa0a 	bl	800ce44 <d_type>
 800ca30:	68e1      	ldr	r1, [r4, #12]
 800ca32:	4682      	mov	sl, r0
 800ca34:	e73c      	b.n	800c8b0 <d_exprlist+0x174c>
 800ca36:	2b6f      	cmp	r3, #111	; 0x6f
 800ca38:	d016      	beq.n	800ca68 <d_exprlist+0x1904>
 800ca3a:	2b69      	cmp	r3, #105	; 0x69
 800ca3c:	d11c      	bne.n	800ca78 <d_exprlist+0x1914>
 800ca3e:	7853      	ldrb	r3, [r2, #1]
 800ca40:	2b6c      	cmp	r3, #108	; 0x6c
 800ca42:	f47e abd3 	bne.w	800b1ec <d_exprlist+0x88>
 800ca46:	f04f 0800 	mov.w	r8, #0
 800ca4a:	3202      	adds	r2, #2
 800ca4c:	60e2      	str	r2, [r4, #12]
 800ca4e:	2145      	movs	r1, #69	; 0x45
 800ca50:	4620      	mov	r0, r4
 800ca52:	f7fe fb87 	bl	800b164 <d_exprlist>
 800ca56:	4642      	mov	r2, r8
 800ca58:	4603      	mov	r3, r0
 800ca5a:	2130      	movs	r1, #48	; 0x30
 800ca5c:	4620      	mov	r0, r4
 800ca5e:	f7f9 fe0b 	bl	8006678 <d_make_comp>
 800ca62:	4602      	mov	r2, r0
 800ca64:	f7fe bc07 	b.w	800b276 <d_exprlist+0x112>
 800ca68:	7853      	ldrb	r3, [r2, #1]
 800ca6a:	2b6e      	cmp	r3, #110	; 0x6e
 800ca6c:	f47e abbe 	bne.w	800b1ec <d_exprlist+0x88>
 800ca70:	3202      	adds	r2, #2
 800ca72:	60e2      	str	r2, [r4, #12]
 800ca74:	f7fe bb8b 	b.w	800b18e <d_exprlist+0x2a>
 800ca78:	2b74      	cmp	r3, #116	; 0x74
 800ca7a:	f47e abb7 	bne.w	800b1ec <d_exprlist+0x88>
 800ca7e:	7853      	ldrb	r3, [r2, #1]
 800ca80:	2b6c      	cmp	r3, #108	; 0x6c
 800ca82:	f47e abb3 	bne.w	800b1ec <d_exprlist+0x88>
 800ca86:	4620      	mov	r0, r4
 800ca88:	f000 f9dc 	bl	800ce44 <d_type>
 800ca8c:	68e2      	ldr	r2, [r4, #12]
 800ca8e:	4680      	mov	r8, r0
 800ca90:	e7db      	b.n	800ca4a <d_exprlist+0x18e6>
 800ca92:	f04f 0900 	mov.w	r9, #0
 800ca96:	e6ce      	b.n	800c836 <d_exprlist+0x16d2>
 800ca98:	f04f 0900 	mov.w	r9, #0
 800ca9c:	f7fe bd87 	b.w	800b5ae <d_exprlist+0x44a>

0800caa0 <d_expression_1>:
 800caa0:	68c2      	ldr	r2, [r0, #12]
 800caa2:	7813      	ldrb	r3, [r2, #0]
 800caa4:	2b4c      	cmp	r3, #76	; 0x4c
 800caa6:	d060      	beq.n	800cb6a <d_expression_1+0xca>
 800caa8:	2b54      	cmp	r3, #84	; 0x54
 800caaa:	d060      	beq.n	800cb6e <d_expression_1+0xce>
 800caac:	2b73      	cmp	r3, #115	; 0x73
 800caae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cab2:	4604      	mov	r4, r0
 800cab4:	d024      	beq.n	800cb00 <d_expression_1+0x60>
 800cab6:	2b66      	cmp	r3, #102	; 0x66
 800cab8:	d00f      	beq.n	800cada <d_expression_1+0x3a>
 800caba:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800cabe:	2909      	cmp	r1, #9
 800cac0:	f200 818b 	bhi.w	800cdda <d_expression_1+0x33a>
 800cac4:	4620      	mov	r0, r4
 800cac6:	f000 fe39 	bl	800d73c <d_unqualified_name>
 800caca:	4605      	mov	r5, r0
 800cacc:	b1a8      	cbz	r0, 800cafa <d_expression_1+0x5a>
 800cace:	68e3      	ldr	r3, [r4, #12]
 800cad0:	781b      	ldrb	r3, [r3, #0]
 800cad2:	2b49      	cmp	r3, #73	; 0x49
 800cad4:	d062      	beq.n	800cb9c <d_expression_1+0xfc>
 800cad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cada:	7853      	ldrb	r3, [r2, #1]
 800cadc:	2b70      	cmp	r3, #112	; 0x70
 800cade:	d029      	beq.n	800cb34 <d_expression_1+0x94>
 800cae0:	4620      	mov	r0, r4
 800cae2:	f000 fd6b 	bl	800d5bc <d_operator_name>
 800cae6:	4605      	mov	r5, r0
 800cae8:	b138      	cbz	r0, 800cafa <d_expression_1+0x5a>
 800caea:	7803      	ldrb	r3, [r0, #0]
 800caec:	2b31      	cmp	r3, #49	; 0x31
 800caee:	d040      	beq.n	800cb72 <d_expression_1+0xd2>
 800caf0:	2b32      	cmp	r3, #50	; 0x32
 800caf2:	d016      	beq.n	800cb22 <d_expression_1+0x82>
 800caf4:	2b33      	cmp	r3, #51	; 0x33
 800caf6:	f000 8115 	beq.w	800cd24 <d_expression_1+0x284>
 800cafa:	2000      	movs	r0, #0
 800cafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb00:	7853      	ldrb	r3, [r2, #1]
 800cb02:	2b72      	cmp	r3, #114	; 0x72
 800cb04:	d055      	beq.n	800cbb2 <d_expression_1+0x112>
 800cb06:	2b70      	cmp	r3, #112	; 0x70
 800cb08:	d1ea      	bne.n	800cae0 <d_expression_1+0x40>
 800cb0a:	3202      	adds	r2, #2
 800cb0c:	60c2      	str	r2, [r0, #12]
 800cb0e:	f7ff ffc7 	bl	800caa0 <d_expression_1>
 800cb12:	2300      	movs	r3, #0
 800cb14:	4602      	mov	r2, r0
 800cb16:	2149      	movs	r1, #73	; 0x49
 800cb18:	4620      	mov	r0, r4
 800cb1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb1e:	f7f9 bdab 	b.w	8006678 <d_make_comp>
 800cb22:	686b      	ldr	r3, [r5, #4]
 800cb24:	2b03      	cmp	r3, #3
 800cb26:	d8e8      	bhi.n	800cafa <d_expression_1+0x5a>
 800cb28:	e8df f013 	tbh	[pc, r3, lsl #1]
 800cb2c:	00d9005d 	.word	0x00d9005d
 800cb30:	006500a6 	.word	0x006500a6
 800cb34:	1c93      	adds	r3, r2, #2
 800cb36:	60c3      	str	r3, [r0, #12]
 800cb38:	7893      	ldrb	r3, [r2, #2]
 800cb3a:	2b54      	cmp	r3, #84	; 0x54
 800cb3c:	d04f      	beq.n	800cbde <d_expression_1+0x13e>
 800cb3e:	f7f9 ff25 	bl	800698c <d_compact_number>
 800cb42:	1c45      	adds	r5, r0, #1
 800cb44:	d0d9      	beq.n	800cafa <d_expression_1+0x5a>
 800cb46:	6963      	ldr	r3, [r4, #20]
 800cb48:	69a2      	ldr	r2, [r4, #24]
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	dad5      	bge.n	800cafa <d_expression_1+0x5a>
 800cb4e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800cb52:	6921      	ldr	r1, [r4, #16]
 800cb54:	3301      	adds	r3, #1
 800cb56:	0092      	lsls	r2, r2, #2
 800cb58:	6163      	str	r3, [r4, #20]
 800cb5a:	188b      	adds	r3, r1, r2
 800cb5c:	d0cd      	beq.n	800cafa <d_expression_1+0x5a>
 800cb5e:	2006      	movs	r0, #6
 800cb60:	5488      	strb	r0, [r1, r2]
 800cb62:	605d      	str	r5, [r3, #4]
 800cb64:	4618      	mov	r0, r3
 800cb66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb6a:	f001 bc63 	b.w	800e434 <d_expr_primary>
 800cb6e:	f7f9 bf25 	b.w	80069bc <d_template_param>
 800cb72:	6847      	ldr	r7, [r0, #4]
 800cb74:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800cb76:	68bb      	ldr	r3, [r7, #8]
 800cb78:	683e      	ldr	r6, [r7, #0]
 800cb7a:	3b02      	subs	r3, #2
 800cb7c:	4413      	add	r3, r2
 800cb7e:	6323      	str	r3, [r4, #48]	; 0x30
 800cb80:	4630      	mov	r0, r6
 800cb82:	49ab      	ldr	r1, [pc, #684]	; (800ce30 <d_expression_1+0x390>)
 800cb84:	f001 fed0 	bl	800e928 <strcmp>
 800cb88:	2800      	cmp	r0, #0
 800cb8a:	f000 80d7 	beq.w	800cd3c <d_expression_1+0x29c>
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	2b03      	cmp	r3, #3
 800cb92:	d8b2      	bhi.n	800cafa <d_expression_1+0x5a>
 800cb94:	e8df f003 	tbb	[pc, r3]
 800cb98:	3071b627 	.word	0x3071b627
 800cb9c:	4620      	mov	r0, r4
 800cb9e:	f7fd fc6b 	bl	800a478 <d_template_args>
 800cba2:	462a      	mov	r2, r5
 800cba4:	4603      	mov	r3, r0
 800cba6:	2104      	movs	r1, #4
 800cba8:	4620      	mov	r0, r4
 800cbaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbae:	f7f9 bd63 	b.w	8006678 <d_make_comp>
 800cbb2:	3202      	adds	r2, #2
 800cbb4:	60c2      	str	r2, [r0, #12]
 800cbb6:	f000 f945 	bl	800ce44 <d_type>
 800cbba:	4605      	mov	r5, r0
 800cbbc:	4620      	mov	r0, r4
 800cbbe:	f000 fdbd 	bl	800d73c <d_unqualified_name>
 800cbc2:	68e3      	ldr	r3, [r4, #12]
 800cbc4:	4606      	mov	r6, r0
 800cbc6:	781b      	ldrb	r3, [r3, #0]
 800cbc8:	2b49      	cmp	r3, #73	; 0x49
 800cbca:	f000 80db 	beq.w	800cd84 <d_expression_1+0x2e4>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	462a      	mov	r2, r5
 800cbd2:	4620      	mov	r0, r4
 800cbd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbd8:	2101      	movs	r1, #1
 800cbda:	f7f9 bd4d 	b.w	8006678 <d_make_comp>
 800cbde:	3203      	adds	r2, #3
 800cbe0:	60c2      	str	r2, [r0, #12]
 800cbe2:	2500      	movs	r5, #0
 800cbe4:	e7af      	b.n	800cb46 <d_expression_1+0xa6>
 800cbe6:	462a      	mov	r2, r5
 800cbe8:	4620      	mov	r0, r4
 800cbea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbee:	2300      	movs	r3, #0
 800cbf0:	2134      	movs	r1, #52	; 0x34
 800cbf2:	f7f9 bd41 	b.w	8006678 <d_make_comp>
 800cbf6:	2600      	movs	r6, #0
 800cbf8:	498e      	ldr	r1, [pc, #568]	; (800ce34 <d_expression_1+0x394>)
 800cbfa:	4630      	mov	r0, r6
 800cbfc:	f001 fe94 	bl	800e928 <strcmp>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	f000 809f 	beq.w	800cd44 <d_expression_1+0x2a4>
 800cc06:	7833      	ldrb	r3, [r6, #0]
 800cc08:	2b6e      	cmp	r3, #110	; 0x6e
 800cc0a:	f47f af76 	bne.w	800cafa <d_expression_1+0x5a>
 800cc0e:	7873      	ldrb	r3, [r6, #1]
 800cc10:	2b77      	cmp	r3, #119	; 0x77
 800cc12:	d002      	beq.n	800cc1a <d_expression_1+0x17a>
 800cc14:	2b61      	cmp	r3, #97	; 0x61
 800cc16:	f47f af70 	bne.w	800cafa <d_expression_1+0x5a>
 800cc1a:	215f      	movs	r1, #95	; 0x5f
 800cc1c:	4620      	mov	r0, r4
 800cc1e:	f7fe faa1 	bl	800b164 <d_exprlist>
 800cc22:	4606      	mov	r6, r0
 800cc24:	4620      	mov	r0, r4
 800cc26:	f000 f90d 	bl	800ce44 <d_type>
 800cc2a:	68e3      	ldr	r3, [r4, #12]
 800cc2c:	4607      	mov	r7, r0
 800cc2e:	7819      	ldrb	r1, [r3, #0]
 800cc30:	2945      	cmp	r1, #69	; 0x45
 800cc32:	f000 80b7 	beq.w	800cda4 <d_expression_1+0x304>
 800cc36:	2970      	cmp	r1, #112	; 0x70
 800cc38:	f000 80c3 	beq.w	800cdc2 <d_expression_1+0x322>
 800cc3c:	2969      	cmp	r1, #105	; 0x69
 800cc3e:	f47f af5c 	bne.w	800cafa <d_expression_1+0x5a>
 800cc42:	785b      	ldrb	r3, [r3, #1]
 800cc44:	2b6c      	cmp	r3, #108	; 0x6c
 800cc46:	f47f af58 	bne.w	800cafa <d_expression_1+0x5a>
 800cc4a:	4620      	mov	r0, r4
 800cc4c:	f7ff ff28 	bl	800caa0 <d_expression_1>
 800cc50:	4603      	mov	r3, r0
 800cc52:	463a      	mov	r2, r7
 800cc54:	213a      	movs	r1, #58	; 0x3a
 800cc56:	4620      	mov	r0, r4
 800cc58:	f7f9 fd0e 	bl	8006678 <d_make_comp>
 800cc5c:	4632      	mov	r2, r6
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2139      	movs	r1, #57	; 0x39
 800cc62:	4620      	mov	r0, r4
 800cc64:	f7f9 fd08 	bl	8006678 <d_make_comp>
 800cc68:	462a      	mov	r2, r5
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	2138      	movs	r1, #56	; 0x38
 800cc6e:	4620      	mov	r0, r4
 800cc70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc74:	f7f9 bd00 	b.w	8006678 <d_make_comp>
 800cc78:	2600      	movs	r6, #0
 800cc7a:	686b      	ldr	r3, [r5, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	785a      	ldrb	r2, [r3, #1]
 800cc80:	2a63      	cmp	r2, #99	; 0x63
 800cc82:	d072      	beq.n	800cd6a <d_expression_1+0x2ca>
 800cc84:	4620      	mov	r0, r4
 800cc86:	f7ff ff0b 	bl	800caa0 <d_expression_1>
 800cc8a:	4607      	mov	r7, r0
 800cc8c:	496a      	ldr	r1, [pc, #424]	; (800ce38 <d_expression_1+0x398>)
 800cc8e:	4630      	mov	r0, r6
 800cc90:	f001 fe4a 	bl	800e928 <strcmp>
 800cc94:	2800      	cmp	r0, #0
 800cc96:	d062      	beq.n	800cd5e <d_expression_1+0x2be>
 800cc98:	4968      	ldr	r1, [pc, #416]	; (800ce3c <d_expression_1+0x39c>)
 800cc9a:	4630      	mov	r0, r6
 800cc9c:	f001 fe44 	bl	800e928 <strcmp>
 800cca0:	b128      	cbz	r0, 800ccae <d_expression_1+0x20e>
 800cca2:	4630      	mov	r0, r6
 800cca4:	4966      	ldr	r1, [pc, #408]	; (800ce40 <d_expression_1+0x3a0>)
 800cca6:	f001 fe3f 	bl	800e928 <strcmp>
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	d175      	bne.n	800cd9a <d_expression_1+0x2fa>
 800ccae:	4620      	mov	r0, r4
 800ccb0:	f000 fd44 	bl	800d73c <d_unqualified_name>
 800ccb4:	68e3      	ldr	r3, [r4, #12]
 800ccb6:	4606      	mov	r6, r0
 800ccb8:	781b      	ldrb	r3, [r3, #0]
 800ccba:	2b49      	cmp	r3, #73	; 0x49
 800ccbc:	d076      	beq.n	800cdac <d_expression_1+0x30c>
 800ccbe:	4633      	mov	r3, r6
 800ccc0:	463a      	mov	r2, r7
 800ccc2:	2137      	movs	r1, #55	; 0x37
 800ccc4:	4620      	mov	r0, r4
 800ccc6:	f7f9 fcd7 	bl	8006678 <d_make_comp>
 800ccca:	462a      	mov	r2, r5
 800cccc:	4603      	mov	r3, r0
 800ccce:	2136      	movs	r1, #54	; 0x36
 800ccd0:	4620      	mov	r0, r4
 800ccd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ccd6:	f7f9 bccf 	b.w	8006678 <d_make_comp>
 800ccda:	3301      	adds	r3, #1
 800ccdc:	60e3      	str	r3, [r4, #12]
 800ccde:	2600      	movs	r6, #0
 800cce0:	4620      	mov	r0, r4
 800cce2:	f7ff fedd 	bl	800caa0 <d_expression_1>
 800cce6:	4603      	mov	r3, r0
 800cce8:	b12e      	cbz	r6, 800ccf6 <d_expression_1+0x256>
 800ccea:	4602      	mov	r2, r0
 800ccec:	2137      	movs	r1, #55	; 0x37
 800ccee:	4620      	mov	r0, r4
 800ccf0:	f7f9 fcc2 	bl	8006678 <d_make_comp>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	462a      	mov	r2, r5
 800ccf8:	4620      	mov	r0, r4
 800ccfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ccfe:	2135      	movs	r1, #53	; 0x35
 800cd00:	f7f9 bcba 	b.w	8006678 <d_make_comp>
 800cd04:	2e00      	cmp	r6, #0
 800cd06:	d0ea      	beq.n	800ccde <d_expression_1+0x23e>
 800cd08:	7833      	ldrb	r3, [r6, #0]
 800cd0a:	2b70      	cmp	r3, #112	; 0x70
 800cd0c:	d001      	beq.n	800cd12 <d_expression_1+0x272>
 800cd0e:	2b6d      	cmp	r3, #109	; 0x6d
 800cd10:	d1e5      	bne.n	800ccde <d_expression_1+0x23e>
 800cd12:	7872      	ldrb	r2, [r6, #1]
 800cd14:	429a      	cmp	r2, r3
 800cd16:	d1e2      	bne.n	800ccde <d_expression_1+0x23e>
 800cd18:	68e3      	ldr	r3, [r4, #12]
 800cd1a:	781a      	ldrb	r2, [r3, #0]
 800cd1c:	2a5f      	cmp	r2, #95	; 0x5f
 800cd1e:	d0dc      	beq.n	800ccda <d_expression_1+0x23a>
 800cd20:	2601      	movs	r6, #1
 800cd22:	e7dd      	b.n	800cce0 <d_expression_1+0x240>
 800cd24:	68e3      	ldr	r3, [r4, #12]
 800cd26:	781a      	ldrb	r2, [r3, #0]
 800cd28:	2a5f      	cmp	r2, #95	; 0x5f
 800cd2a:	d1d8      	bne.n	800ccde <d_expression_1+0x23e>
 800cd2c:	3301      	adds	r3, #1
 800cd2e:	60e3      	str	r3, [r4, #12]
 800cd30:	2145      	movs	r1, #69	; 0x45
 800cd32:	4620      	mov	r0, r4
 800cd34:	f7fe fa16 	bl	800b164 <d_exprlist>
 800cd38:	4603      	mov	r3, r0
 800cd3a:	e7dc      	b.n	800ccf6 <d_expression_1+0x256>
 800cd3c:	4620      	mov	r0, r4
 800cd3e:	f000 f881 	bl	800ce44 <d_type>
 800cd42:	e7d7      	b.n	800ccf4 <d_expression_1+0x254>
 800cd44:	4620      	mov	r0, r4
 800cd46:	f7ff feab 	bl	800caa0 <d_expression_1>
 800cd4a:	4606      	mov	r6, r0
 800cd4c:	4620      	mov	r0, r4
 800cd4e:	f7ff fea7 	bl	800caa0 <d_expression_1>
 800cd52:	4607      	mov	r7, r0
 800cd54:	4620      	mov	r0, r4
 800cd56:	f7ff fea3 	bl	800caa0 <d_expression_1>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	e779      	b.n	800cc52 <d_expression_1+0x1b2>
 800cd5e:	2145      	movs	r1, #69	; 0x45
 800cd60:	4620      	mov	r0, r4
 800cd62:	f7fe f9ff 	bl	800b164 <d_exprlist>
 800cd66:	4606      	mov	r6, r0
 800cd68:	e7a9      	b.n	800ccbe <d_expression_1+0x21e>
 800cd6a:	781b      	ldrb	r3, [r3, #0]
 800cd6c:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800cd70:	2a01      	cmp	r2, #1
 800cd72:	d902      	bls.n	800cd7a <d_expression_1+0x2da>
 800cd74:	3b72      	subs	r3, #114	; 0x72
 800cd76:	2b01      	cmp	r3, #1
 800cd78:	d884      	bhi.n	800cc84 <d_expression_1+0x1e4>
 800cd7a:	4620      	mov	r0, r4
 800cd7c:	f000 f862 	bl	800ce44 <d_type>
 800cd80:	4607      	mov	r7, r0
 800cd82:	e783      	b.n	800cc8c <d_expression_1+0x1ec>
 800cd84:	4620      	mov	r0, r4
 800cd86:	f7fd fb77 	bl	800a478 <d_template_args>
 800cd8a:	4632      	mov	r2, r6
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	2104      	movs	r1, #4
 800cd90:	4620      	mov	r0, r4
 800cd92:	f7f9 fc71 	bl	8006678 <d_make_comp>
 800cd96:	4603      	mov	r3, r0
 800cd98:	e71a      	b.n	800cbd0 <d_expression_1+0x130>
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	f7ff fe80 	bl	800caa0 <d_expression_1>
 800cda0:	4606      	mov	r6, r0
 800cda2:	e78c      	b.n	800ccbe <d_expression_1+0x21e>
 800cda4:	3301      	adds	r3, #1
 800cda6:	60e3      	str	r3, [r4, #12]
 800cda8:	2300      	movs	r3, #0
 800cdaa:	e752      	b.n	800cc52 <d_expression_1+0x1b2>
 800cdac:	4620      	mov	r0, r4
 800cdae:	f7fd fb63 	bl	800a478 <d_template_args>
 800cdb2:	4632      	mov	r2, r6
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	2104      	movs	r1, #4
 800cdb8:	4620      	mov	r0, r4
 800cdba:	f7f9 fc5d 	bl	8006678 <d_make_comp>
 800cdbe:	4606      	mov	r6, r0
 800cdc0:	e77d      	b.n	800ccbe <d_expression_1+0x21e>
 800cdc2:	785a      	ldrb	r2, [r3, #1]
 800cdc4:	2a69      	cmp	r2, #105	; 0x69
 800cdc6:	f47f ae98 	bne.w	800cafa <d_expression_1+0x5a>
 800cdca:	3302      	adds	r3, #2
 800cdcc:	60e3      	str	r3, [r4, #12]
 800cdce:	2145      	movs	r1, #69	; 0x45
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f7fe f9c7 	bl	800b164 <d_exprlist>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	e73b      	b.n	800cc52 <d_expression_1+0x1b2>
 800cdda:	2b6f      	cmp	r3, #111	; 0x6f
 800cddc:	d014      	beq.n	800ce08 <d_expression_1+0x368>
 800cdde:	2b69      	cmp	r3, #105	; 0x69
 800cde0:	d119      	bne.n	800ce16 <d_expression_1+0x376>
 800cde2:	7853      	ldrb	r3, [r2, #1]
 800cde4:	2b6c      	cmp	r3, #108	; 0x6c
 800cde6:	f47f ae7b 	bne.w	800cae0 <d_expression_1+0x40>
 800cdea:	2500      	movs	r5, #0
 800cdec:	3202      	adds	r2, #2
 800cdee:	60e2      	str	r2, [r4, #12]
 800cdf0:	2145      	movs	r1, #69	; 0x45
 800cdf2:	4620      	mov	r0, r4
 800cdf4:	f7fe f9b6 	bl	800b164 <d_exprlist>
 800cdf8:	462a      	mov	r2, r5
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	2130      	movs	r1, #48	; 0x30
 800cdfe:	4620      	mov	r0, r4
 800ce00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce04:	f7f9 bc38 	b.w	8006678 <d_make_comp>
 800ce08:	7853      	ldrb	r3, [r2, #1]
 800ce0a:	2b6e      	cmp	r3, #110	; 0x6e
 800ce0c:	f47f ae68 	bne.w	800cae0 <d_expression_1+0x40>
 800ce10:	3202      	adds	r2, #2
 800ce12:	60c2      	str	r2, [r0, #12]
 800ce14:	e656      	b.n	800cac4 <d_expression_1+0x24>
 800ce16:	2b74      	cmp	r3, #116	; 0x74
 800ce18:	f47f ae62 	bne.w	800cae0 <d_expression_1+0x40>
 800ce1c:	7853      	ldrb	r3, [r2, #1]
 800ce1e:	2b6c      	cmp	r3, #108	; 0x6c
 800ce20:	f47f ae5e 	bne.w	800cae0 <d_expression_1+0x40>
 800ce24:	f000 f80e 	bl	800ce44 <d_type>
 800ce28:	68e2      	ldr	r2, [r4, #12]
 800ce2a:	4605      	mov	r5, r0
 800ce2c:	e7de      	b.n	800cdec <d_expression_1+0x34c>
 800ce2e:	bf00      	nop
 800ce30:	08013194 	.word	0x08013194
 800ce34:	08012e8c 	.word	0x08012e8c
 800ce38:	08012e84 	.word	0x08012e84
 800ce3c:	08012fa0 	.word	0x08012fa0
 800ce40:	08012fa4 	.word	0x08012fa4

0800ce44 <d_type>:
 800ce44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce48:	68c1      	ldr	r1, [r0, #12]
 800ce4a:	b083      	sub	sp, #12
 800ce4c:	780b      	ldrb	r3, [r1, #0]
 800ce4e:	4604      	mov	r4, r0
 800ce50:	2b72      	cmp	r3, #114	; 0x72
 800ce52:	d055      	beq.n	800cf00 <d_type+0xbc>
 800ce54:	2b56      	cmp	r3, #86	; 0x56
 800ce56:	d053      	beq.n	800cf00 <d_type+0xbc>
 800ce58:	2b4b      	cmp	r3, #75	; 0x4b
 800ce5a:	d051      	beq.n	800cf00 <d_type+0xbc>
 800ce5c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ce60:	2a4a      	cmp	r2, #74	; 0x4a
 800ce62:	f200 808a 	bhi.w	800cf7a <d_type+0x136>
 800ce66:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ce6a:	00b2      	.short	0x00b2
 800ce6c:	00b200b2 	.word	0x00b200b2
 800ce70:	00b200b2 	.word	0x00b200b2
 800ce74:	00b200b2 	.word	0x00b200b2
 800ce78:	00b200b2 	.word	0x00b200b2
 800ce7c:	008800b2 	.word	0x008800b2
 800ce80:	00880088 	.word	0x00880088
 800ce84:	00880088 	.word	0x00880088
 800ce88:	00880088 	.word	0x00880088
 800ce8c:	008800b8 	.word	0x008800b8
 800ce90:	010300e1 	.word	0x010300e1
 800ce94:	00ef0088 	.word	0x00ef0088
 800ce98:	008800f5 	.word	0x008800f5
 800ce9c:	00880088 	.word	0x00880088
 800cea0:	00880088 	.word	0x00880088
 800cea4:	00b20175 	.word	0x00b20175
 800cea8:	019b018d 	.word	0x019b018d
 800ceac:	01a90088 	.word	0x01a90088
 800ceb0:	020f01b7 	.word	0x020f01b7
 800ceb4:	008801d8 	.word	0x008801d8
 800ceb8:	00880088 	.word	0x00880088
 800cebc:	00b20088 	.word	0x00b20088
 800cec0:	00880088 	.word	0x00880088
 800cec4:	00880088 	.word	0x00880088
 800cec8:	00880088 	.word	0x00880088
 800cecc:	01ea01ea 	.word	0x01ea01ea
 800ced0:	01ea01ea 	.word	0x01ea01ea
 800ced4:	01ea01ea 	.word	0x01ea01ea
 800ced8:	01ea01ea 	.word	0x01ea01ea
 800cedc:	01ea01ea 	.word	0x01ea01ea
 800cee0:	01ea0088 	.word	0x01ea0088
 800cee4:	01ea01ea 	.word	0x01ea01ea
 800cee8:	008801ea 	.word	0x008801ea
 800ceec:	00880088 	.word	0x00880088
 800cef0:	01ea01ea 	.word	0x01ea01ea
 800cef4:	01ea0098 	.word	0x01ea0098
 800cef8:	01ea01ea 	.word	0x01ea01ea
 800cefc:	01ea01ea 	.word	0x01ea01ea
 800cf00:	2200      	movs	r2, #0
 800cf02:	a901      	add	r1, sp, #4
 800cf04:	4620      	mov	r0, r4
 800cf06:	f7f9 fc03 	bl	8006710 <d_cv_qualifiers>
 800cf0a:	4605      	mov	r5, r0
 800cf0c:	2800      	cmp	r0, #0
 800cf0e:	d034      	beq.n	800cf7a <d_type+0x136>
 800cf10:	68e3      	ldr	r3, [r4, #12]
 800cf12:	4620      	mov	r0, r4
 800cf14:	781b      	ldrb	r3, [r3, #0]
 800cf16:	2b46      	cmp	r3, #70	; 0x46
 800cf18:	d034      	beq.n	800cf84 <d_type+0x140>
 800cf1a:	f7ff ff93 	bl	800ce44 <d_type>
 800cf1e:	6028      	str	r0, [r5, #0]
 800cf20:	b358      	cbz	r0, 800cf7a <d_type+0x136>
 800cf22:	7803      	ldrb	r3, [r0, #0]
 800cf24:	3b1f      	subs	r3, #31
 800cf26:	2b01      	cmp	r3, #1
 800cf28:	d930      	bls.n	800cf8c <d_type+0x148>
 800cf2a:	9a01      	ldr	r2, [sp, #4]
 800cf2c:	b32a      	cbz	r2, 800cf7a <d_type+0x136>
 800cf2e:	6a23      	ldr	r3, [r4, #32]
 800cf30:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cf32:	428b      	cmp	r3, r1
 800cf34:	da21      	bge.n	800cf7a <d_type+0x136>
 800cf36:	69e0      	ldr	r0, [r4, #28]
 800cf38:	1c59      	adds	r1, r3, #1
 800cf3a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800cf3e:	9d01      	ldr	r5, [sp, #4]
 800cf40:	6221      	str	r1, [r4, #32]
 800cf42:	4628      	mov	r0, r5
 800cf44:	b003      	add	sp, #12
 800cf46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800cf4e:	4620      	mov	r0, r4
 800cf50:	6363      	str	r3, [r4, #52]	; 0x34
 800cf52:	f7ff fda5 	bl	800caa0 <d_expression_1>
 800cf56:	6365      	str	r5, [r4, #52]	; 0x34
 800cf58:	4602      	mov	r2, r0
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	2141      	movs	r1, #65	; 0x41
 800cf5e:	4620      	mov	r0, r4
 800cf60:	f7f9 fb8a 	bl	8006678 <d_make_comp>
 800cf64:	4605      	mov	r5, r0
 800cf66:	9001      	str	r0, [sp, #4]
 800cf68:	b138      	cbz	r0, 800cf7a <d_type+0x136>
 800cf6a:	68e3      	ldr	r3, [r4, #12]
 800cf6c:	781a      	ldrb	r2, [r3, #0]
 800cf6e:	b122      	cbz	r2, 800cf7a <d_type+0x136>
 800cf70:	1c5a      	adds	r2, r3, #1
 800cf72:	60e2      	str	r2, [r4, #12]
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	2b45      	cmp	r3, #69	; 0x45
 800cf78:	d01e      	beq.n	800cfb8 <d_type+0x174>
 800cf7a:	2500      	movs	r5, #0
 800cf7c:	4628      	mov	r0, r5
 800cf7e:	b003      	add	sp, #12
 800cf80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf84:	f000 fd30 	bl	800d9e8 <d_function_type>
 800cf88:	6028      	str	r0, [r5, #0]
 800cf8a:	e7c9      	b.n	800cf20 <d_type+0xdc>
 800cf8c:	9a01      	ldr	r2, [sp, #4]
 800cf8e:	6843      	ldr	r3, [r0, #4]
 800cf90:	6042      	str	r2, [r0, #4]
 800cf92:	682a      	ldr	r2, [r5, #0]
 800cf94:	9201      	str	r2, [sp, #4]
 800cf96:	602b      	str	r3, [r5, #0]
 800cf98:	e7c7      	b.n	800cf2a <d_type+0xe6>
 800cf9a:	3101      	adds	r1, #1
 800cf9c:	60e1      	str	r1, [r4, #12]
 800cf9e:	4620      	mov	r0, r4
 800cfa0:	f7f9 fd2e 	bl	8006a00 <d_source_name>
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	4602      	mov	r2, r0
 800cfa8:	2128      	movs	r1, #40	; 0x28
 800cfaa:	4620      	mov	r0, r4
 800cfac:	f7f9 fb64 	bl	8006678 <d_make_comp>
 800cfb0:	4605      	mov	r5, r0
 800cfb2:	9001      	str	r0, [sp, #4]
 800cfb4:	2d00      	cmp	r5, #0
 800cfb6:	d0e0      	beq.n	800cf7a <d_type+0x136>
 800cfb8:	6a23      	ldr	r3, [r4, #32]
 800cfba:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800cfbc:	4293      	cmp	r3, r2
 800cfbe:	dadc      	bge.n	800cf7a <d_type+0x136>
 800cfc0:	69e1      	ldr	r1, [r4, #28]
 800cfc2:	1c5a      	adds	r2, r3, #1
 800cfc4:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 800cfc8:	9d01      	ldr	r5, [sp, #4]
 800cfca:	6222      	str	r2, [r4, #32]
 800cfcc:	e7d6      	b.n	800cf7c <d_type+0x138>
 800cfce:	4620      	mov	r0, r4
 800cfd0:	f000 fd2a 	bl	800da28 <d_name>
 800cfd4:	4605      	mov	r5, r0
 800cfd6:	9001      	str	r0, [sp, #4]
 800cfd8:	e7ec      	b.n	800cfb4 <d_type+0x170>
 800cfda:	1c48      	adds	r0, r1, #1
 800cfdc:	60e0      	str	r0, [r4, #12]
 800cfde:	784b      	ldrb	r3, [r1, #1]
 800cfe0:	2b5f      	cmp	r3, #95	; 0x5f
 800cfe2:	f000 8273 	beq.w	800d4cc <d_type+0x688>
 800cfe6:	3b30      	subs	r3, #48	; 0x30
 800cfe8:	2b09      	cmp	r3, #9
 800cfea:	f200 827d 	bhi.w	800d4e8 <d_type+0x6a4>
 800cfee:	4603      	mov	r3, r0
 800cff0:	3301      	adds	r3, #1
 800cff2:	60e3      	str	r3, [r4, #12]
 800cff4:	781a      	ldrb	r2, [r3, #0]
 800cff6:	3a30      	subs	r2, #48	; 0x30
 800cff8:	2a09      	cmp	r2, #9
 800cffa:	d9f9      	bls.n	800cff0 <d_type+0x1ac>
 800cffc:	6962      	ldr	r2, [r4, #20]
 800cffe:	69a1      	ldr	r1, [r4, #24]
 800d000:	428a      	cmp	r2, r1
 800d002:	da11      	bge.n	800d028 <d_type+0x1e4>
 800d004:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800d008:	6926      	ldr	r6, [r4, #16]
 800d00a:	0089      	lsls	r1, r1, #2
 800d00c:	3201      	adds	r2, #1
 800d00e:	1875      	adds	r5, r6, r1
 800d010:	6162      	str	r2, [r4, #20]
 800d012:	d009      	beq.n	800d028 <d_type+0x1e4>
 800d014:	1a1a      	subs	r2, r3, r0
 800d016:	d007      	beq.n	800d028 <d_type+0x1e4>
 800d018:	2700      	movs	r7, #0
 800d01a:	5477      	strb	r7, [r6, r1]
 800d01c:	6068      	str	r0, [r5, #4]
 800d01e:	60aa      	str	r2, [r5, #8]
 800d020:	781a      	ldrb	r2, [r3, #0]
 800d022:	2a5f      	cmp	r2, #95	; 0x5f
 800d024:	f000 82c7 	beq.w	800d5b6 <d_type+0x772>
 800d028:	2500      	movs	r5, #0
 800d02a:	e0a9      	b.n	800d180 <d_type+0x33c>
 800d02c:	3101      	adds	r1, #1
 800d02e:	60e1      	str	r1, [r4, #12]
 800d030:	4620      	mov	r0, r4
 800d032:	f7ff ff07 	bl	800ce44 <d_type>
 800d036:	2300      	movs	r3, #0
 800d038:	4602      	mov	r2, r0
 800d03a:	2125      	movs	r1, #37	; 0x25
 800d03c:	4620      	mov	r0, r4
 800d03e:	f7f9 fb1b 	bl	8006678 <d_make_comp>
 800d042:	4605      	mov	r5, r0
 800d044:	9001      	str	r0, [sp, #4]
 800d046:	e7b5      	b.n	800cfb4 <d_type+0x170>
 800d048:	4620      	mov	r0, r4
 800d04a:	f000 fccd 	bl	800d9e8 <d_function_type>
 800d04e:	4605      	mov	r5, r0
 800d050:	9001      	str	r0, [sp, #4]
 800d052:	e7af      	b.n	800cfb4 <d_type+0x170>
 800d054:	3101      	adds	r1, #1
 800d056:	60e1      	str	r1, [r4, #12]
 800d058:	4620      	mov	r0, r4
 800d05a:	f7ff fef3 	bl	800ce44 <d_type>
 800d05e:	2300      	movs	r3, #0
 800d060:	4602      	mov	r2, r0
 800d062:	2126      	movs	r1, #38	; 0x26
 800d064:	4620      	mov	r0, r4
 800d066:	f7f9 fb07 	bl	8006678 <d_make_comp>
 800d06a:	4605      	mov	r5, r0
 800d06c:	9001      	str	r0, [sp, #4]
 800d06e:	e7a1      	b.n	800cfb4 <d_type+0x170>
 800d070:	1c4b      	adds	r3, r1, #1
 800d072:	60e3      	str	r3, [r4, #12]
 800d074:	784b      	ldrb	r3, [r1, #1]
 800d076:	2b00      	cmp	r3, #0
 800d078:	f43f af7f 	beq.w	800cf7a <d_type+0x136>
 800d07c:	1c8b      	adds	r3, r1, #2
 800d07e:	60e3      	str	r3, [r4, #12]
 800d080:	784b      	ldrb	r3, [r1, #1]
 800d082:	3b46      	subs	r3, #70	; 0x46
 800d084:	2b30      	cmp	r3, #48	; 0x30
 800d086:	f63f af78 	bhi.w	800cf7a <d_type+0x136>
 800d08a:	a201      	add	r2, pc, #4	; (adr r2, 800d090 <d_type+0x24c>)
 800d08c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d090:	0800d45d 	.word	0x0800d45d
 800d094:	0800cf7b 	.word	0x0800cf7b
 800d098:	0800cf7b 	.word	0x0800cf7b
 800d09c:	0800cf7b 	.word	0x0800cf7b
 800d0a0:	0800cf7b 	.word	0x0800cf7b
 800d0a4:	0800cf7b 	.word	0x0800cf7b
 800d0a8:	0800cf7b 	.word	0x0800cf7b
 800d0ac:	0800cf7b 	.word	0x0800cf7b
 800d0b0:	0800cf7b 	.word	0x0800cf7b
 800d0b4:	0800cf7b 	.word	0x0800cf7b
 800d0b8:	0800cf7b 	.word	0x0800cf7b
 800d0bc:	0800cf7b 	.word	0x0800cf7b
 800d0c0:	0800cf7b 	.word	0x0800cf7b
 800d0c4:	0800cf7b 	.word	0x0800cf7b
 800d0c8:	0800cf4b 	.word	0x0800cf4b
 800d0cc:	0800cf7b 	.word	0x0800cf7b
 800d0d0:	0800cf7b 	.word	0x0800cf7b
 800d0d4:	0800cf7b 	.word	0x0800cf7b
 800d0d8:	0800cf7b 	.word	0x0800cf7b
 800d0dc:	0800cf7b 	.word	0x0800cf7b
 800d0e0:	0800cf7b 	.word	0x0800cf7b
 800d0e4:	0800cf7b 	.word	0x0800cf7b
 800d0e8:	0800cf7b 	.word	0x0800cf7b
 800d0ec:	0800cf7b 	.word	0x0800cf7b
 800d0f0:	0800cf7b 	.word	0x0800cf7b
 800d0f4:	0800cf7b 	.word	0x0800cf7b
 800d0f8:	0800cf7b 	.word	0x0800cf7b
 800d0fc:	0800d431 	.word	0x0800d431
 800d100:	0800cf7b 	.word	0x0800cf7b
 800d104:	0800cf7b 	.word	0x0800cf7b
 800d108:	0800d415 	.word	0x0800d415
 800d10c:	0800d351 	.word	0x0800d351
 800d110:	0800d325 	.word	0x0800d325
 800d114:	0800cf7b 	.word	0x0800cf7b
 800d118:	0800d2f9 	.word	0x0800d2f9
 800d11c:	0800d2cd 	.word	0x0800d2cd
 800d120:	0800cf7b 	.word	0x0800cf7b
 800d124:	0800cf7b 	.word	0x0800cf7b
 800d128:	0800cf7b 	.word	0x0800cf7b
 800d12c:	0800cf7b 	.word	0x0800cf7b
 800d130:	0800d3ed 	.word	0x0800d3ed
 800d134:	0800cf7b 	.word	0x0800cf7b
 800d138:	0800d3d5 	.word	0x0800d3d5
 800d13c:	0800cf7b 	.word	0x0800cf7b
 800d140:	0800cf7b 	.word	0x0800cf7b
 800d144:	0800d3b7 	.word	0x0800d3b7
 800d148:	0800cf4b 	.word	0x0800cf4b
 800d14c:	0800cf7b 	.word	0x0800cf7b
 800d150:	0800d37d 	.word	0x0800d37d
 800d154:	3101      	adds	r1, #1
 800d156:	60e1      	str	r1, [r4, #12]
 800d158:	4620      	mov	r0, r4
 800d15a:	f7ff fe73 	bl	800ce44 <d_type>
 800d15e:	4605      	mov	r5, r0
 800d160:	2800      	cmp	r0, #0
 800d162:	f43f af61 	beq.w	800d028 <d_type+0x1e4>
 800d166:	4620      	mov	r0, r4
 800d168:	f7ff fe6c 	bl	800ce44 <d_type>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	f43f af5b 	beq.w	800d028 <d_type+0x1e4>
 800d172:	4603      	mov	r3, r0
 800d174:	462a      	mov	r2, r5
 800d176:	212b      	movs	r1, #43	; 0x2b
 800d178:	4620      	mov	r0, r4
 800d17a:	f7f9 fa7d 	bl	8006678 <d_make_comp>
 800d17e:	4605      	mov	r5, r0
 800d180:	9501      	str	r5, [sp, #4]
 800d182:	e717      	b.n	800cfb4 <d_type+0x170>
 800d184:	3101      	adds	r1, #1
 800d186:	60e1      	str	r1, [r4, #12]
 800d188:	4620      	mov	r0, r4
 800d18a:	f7ff fe5b 	bl	800ce44 <d_type>
 800d18e:	2300      	movs	r3, #0
 800d190:	4602      	mov	r2, r0
 800d192:	2124      	movs	r1, #36	; 0x24
 800d194:	4620      	mov	r0, r4
 800d196:	f7f9 fa6f 	bl	8006678 <d_make_comp>
 800d19a:	4605      	mov	r5, r0
 800d19c:	9001      	str	r0, [sp, #4]
 800d19e:	e709      	b.n	800cfb4 <d_type+0x170>
 800d1a0:	3101      	adds	r1, #1
 800d1a2:	60e1      	str	r1, [r4, #12]
 800d1a4:	4620      	mov	r0, r4
 800d1a6:	f7ff fe4d 	bl	800ce44 <d_type>
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	4602      	mov	r2, r0
 800d1ae:	2122      	movs	r1, #34	; 0x22
 800d1b0:	4620      	mov	r0, r4
 800d1b2:	f7f9 fa61 	bl	8006678 <d_make_comp>
 800d1b6:	4605      	mov	r5, r0
 800d1b8:	9001      	str	r0, [sp, #4]
 800d1ba:	e6fb      	b.n	800cfb4 <d_type+0x170>
 800d1bc:	3101      	adds	r1, #1
 800d1be:	60e1      	str	r1, [r4, #12]
 800d1c0:	4620      	mov	r0, r4
 800d1c2:	f7ff fe3f 	bl	800ce44 <d_type>
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	2123      	movs	r1, #35	; 0x23
 800d1cc:	4620      	mov	r0, r4
 800d1ce:	f7f9 fa53 	bl	8006678 <d_make_comp>
 800d1d2:	4605      	mov	r5, r0
 800d1d4:	9001      	str	r0, [sp, #4]
 800d1d6:	e6ed      	b.n	800cfb4 <d_type+0x170>
 800d1d8:	784b      	ldrb	r3, [r1, #1]
 800d1da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800d1de:	2a09      	cmp	r2, #9
 800d1e0:	d905      	bls.n	800d1ee <d_type+0x3aa>
 800d1e2:	2b5f      	cmp	r3, #95	; 0x5f
 800d1e4:	d003      	beq.n	800d1ee <d_type+0x3aa>
 800d1e6:	3b41      	subs	r3, #65	; 0x41
 800d1e8:	2b19      	cmp	r3, #25
 800d1ea:	f200 818a 	bhi.w	800d502 <d_type+0x6be>
 800d1ee:	2100      	movs	r1, #0
 800d1f0:	4620      	mov	r0, r4
 800d1f2:	f7f9 fc7d 	bl	8006af0 <d_substitution>
 800d1f6:	68e3      	ldr	r3, [r4, #12]
 800d1f8:	9001      	str	r0, [sp, #4]
 800d1fa:	781b      	ldrb	r3, [r3, #0]
 800d1fc:	4605      	mov	r5, r0
 800d1fe:	2b49      	cmp	r3, #73	; 0x49
 800d200:	f47f aebc 	bne.w	800cf7c <d_type+0x138>
 800d204:	4620      	mov	r0, r4
 800d206:	f7fd f937 	bl	800a478 <d_template_args>
 800d20a:	462a      	mov	r2, r5
 800d20c:	4603      	mov	r3, r0
 800d20e:	2104      	movs	r1, #4
 800d210:	4620      	mov	r0, r4
 800d212:	f7f9 fa31 	bl	8006678 <d_make_comp>
 800d216:	4605      	mov	r5, r0
 800d218:	e7b2      	b.n	800d180 <d_type+0x33c>
 800d21a:	3101      	adds	r1, #1
 800d21c:	60e1      	str	r1, [r4, #12]
 800d21e:	4620      	mov	r0, r4
 800d220:	f7f9 fbee 	bl	8006a00 <d_source_name>
 800d224:	9001      	str	r0, [sp, #4]
 800d226:	4620      	mov	r0, r4
 800d228:	f7ff fe0c 	bl	800ce44 <d_type>
 800d22c:	9b01      	ldr	r3, [sp, #4]
 800d22e:	4602      	mov	r2, r0
 800d230:	2121      	movs	r1, #33	; 0x21
 800d232:	4620      	mov	r0, r4
 800d234:	f7f9 fa20 	bl	8006678 <d_make_comp>
 800d238:	4605      	mov	r5, r0
 800d23a:	9001      	str	r0, [sp, #4]
 800d23c:	e6ba      	b.n	800cfb4 <d_type+0x170>
 800d23e:	3b61      	subs	r3, #97	; 0x61
 800d240:	4fb6      	ldr	r7, [pc, #728]	; (800d51c <d_type+0x6d8>)
 800d242:	6962      	ldr	r2, [r4, #20]
 800d244:	69a5      	ldr	r5, [r4, #24]
 800d246:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800d24a:	009b      	lsls	r3, r3, #2
 800d24c:	f107 00c4 	add.w	r0, r7, #196	; 0xc4
 800d250:	42aa      	cmp	r2, r5
 800d252:	4418      	add	r0, r3
 800d254:	f280 8136 	bge.w	800d4c4 <d_type+0x680>
 800d258:	eb02 0642 	add.w	r6, r2, r2, lsl #1
 800d25c:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800d260:	00b6      	lsls	r6, r6, #2
 800d262:	3201      	adds	r2, #1
 800d264:	eb1e 0506 	adds.w	r5, lr, r6
 800d268:	6162      	str	r2, [r4, #20]
 800d26a:	f000 812b 	beq.w	800d4c4 <d_type+0x680>
 800d26e:	2227      	movs	r2, #39	; 0x27
 800d270:	f80e 2006 	strb.w	r2, [lr, r6]
 800d274:	443b      	add	r3, r7
 800d276:	6068      	str	r0, [r5, #4]
 800d278:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800d27a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800d27e:	3101      	adds	r1, #1
 800d280:	4413      	add	r3, r2
 800d282:	60e1      	str	r1, [r4, #12]
 800d284:	6323      	str	r3, [r4, #48]	; 0x30
 800d286:	e679      	b.n	800cf7c <d_type+0x138>
 800d288:	4620      	mov	r0, r4
 800d28a:	f7f9 fb97 	bl	80069bc <d_template_param>
 800d28e:	68e6      	ldr	r6, [r4, #12]
 800d290:	9001      	str	r0, [sp, #4]
 800d292:	7833      	ldrb	r3, [r6, #0]
 800d294:	4605      	mov	r5, r0
 800d296:	2b49      	cmp	r3, #73	; 0x49
 800d298:	f47f ae8c 	bne.w	800cfb4 <d_type+0x170>
 800d29c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	f040 814e 	bne.w	800d540 <d_type+0x6fc>
 800d2a4:	2800      	cmp	r0, #0
 800d2a6:	f43f ae68 	beq.w	800cf7a <d_type+0x136>
 800d2aa:	6a23      	ldr	r3, [r4, #32]
 800d2ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	f6bf ae63 	bge.w	800cf7a <d_type+0x136>
 800d2b4:	69e1      	ldr	r1, [r4, #28]
 800d2b6:	1c5a      	adds	r2, r3, #1
 800d2b8:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800d2bc:	6222      	str	r2, [r4, #32]
 800d2be:	4620      	mov	r0, r4
 800d2c0:	9d01      	ldr	r5, [sp, #4]
 800d2c2:	f7fd f8d9 	bl	800a478 <d_template_args>
 800d2c6:	462a      	mov	r2, r5
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	e7a0      	b.n	800d20e <d_type+0x3ca>
 800d2cc:	6963      	ldr	r3, [r4, #20]
 800d2ce:	69a2      	ldr	r2, [r4, #24]
 800d2d0:	4293      	cmp	r3, r2
 800d2d2:	f280 80f7 	bge.w	800d4c4 <d_type+0x680>
 800d2d6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d2da:	6922      	ldr	r2, [r4, #16]
 800d2dc:	0089      	lsls	r1, r1, #2
 800d2de:	3301      	adds	r3, #1
 800d2e0:	1855      	adds	r5, r2, r1
 800d2e2:	6163      	str	r3, [r4, #20]
 800d2e4:	f000 80ee 	beq.w	800d4c4 <d_type+0x680>
 800d2e8:	4b8d      	ldr	r3, [pc, #564]	; (800d520 <d_type+0x6dc>)
 800d2ea:	2027      	movs	r0, #39	; 0x27
 800d2ec:	5450      	strb	r0, [r2, r1]
 800d2ee:	606b      	str	r3, [r5, #4]
 800d2f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d2f2:	3308      	adds	r3, #8
 800d2f4:	6323      	str	r3, [r4, #48]	; 0x30
 800d2f6:	e641      	b.n	800cf7c <d_type+0x138>
 800d2f8:	6963      	ldr	r3, [r4, #20]
 800d2fa:	69a2      	ldr	r2, [r4, #24]
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	f280 80e1 	bge.w	800d4c4 <d_type+0x680>
 800d302:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d306:	6922      	ldr	r2, [r4, #16]
 800d308:	0089      	lsls	r1, r1, #2
 800d30a:	3301      	adds	r3, #1
 800d30c:	1855      	adds	r5, r2, r1
 800d30e:	6163      	str	r3, [r4, #20]
 800d310:	f000 80d8 	beq.w	800d4c4 <d_type+0x680>
 800d314:	4b83      	ldr	r3, [pc, #524]	; (800d524 <d_type+0x6e0>)
 800d316:	2027      	movs	r0, #39	; 0x27
 800d318:	5450      	strb	r0, [r2, r1]
 800d31a:	606b      	str	r3, [r5, #4]
 800d31c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d31e:	3304      	adds	r3, #4
 800d320:	6323      	str	r3, [r4, #48]	; 0x30
 800d322:	e62b      	b.n	800cf7c <d_type+0x138>
 800d324:	6963      	ldr	r3, [r4, #20]
 800d326:	69a2      	ldr	r2, [r4, #24]
 800d328:	4293      	cmp	r3, r2
 800d32a:	f280 80cb 	bge.w	800d4c4 <d_type+0x680>
 800d32e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d332:	6922      	ldr	r2, [r4, #16]
 800d334:	0089      	lsls	r1, r1, #2
 800d336:	3301      	adds	r3, #1
 800d338:	1855      	adds	r5, r2, r1
 800d33a:	6163      	str	r3, [r4, #20]
 800d33c:	f000 80c2 	beq.w	800d4c4 <d_type+0x680>
 800d340:	4b79      	ldr	r3, [pc, #484]	; (800d528 <d_type+0x6e4>)
 800d342:	2027      	movs	r0, #39	; 0x27
 800d344:	5450      	strb	r0, [r2, r1]
 800d346:	606b      	str	r3, [r5, #4]
 800d348:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d34a:	3309      	adds	r3, #9
 800d34c:	6323      	str	r3, [r4, #48]	; 0x30
 800d34e:	e615      	b.n	800cf7c <d_type+0x138>
 800d350:	6963      	ldr	r3, [r4, #20]
 800d352:	69a2      	ldr	r2, [r4, #24]
 800d354:	4293      	cmp	r3, r2
 800d356:	f280 80b5 	bge.w	800d4c4 <d_type+0x680>
 800d35a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d35e:	6922      	ldr	r2, [r4, #16]
 800d360:	0089      	lsls	r1, r1, #2
 800d362:	3301      	adds	r3, #1
 800d364:	1855      	adds	r5, r2, r1
 800d366:	6163      	str	r3, [r4, #20]
 800d368:	f000 80ac 	beq.w	800d4c4 <d_type+0x680>
 800d36c:	4b6f      	ldr	r3, [pc, #444]	; (800d52c <d_type+0x6e8>)
 800d36e:	2027      	movs	r0, #39	; 0x27
 800d370:	5450      	strb	r0, [r2, r1]
 800d372:	606b      	str	r3, [r5, #4]
 800d374:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d376:	330a      	adds	r3, #10
 800d378:	6323      	str	r3, [r4, #48]	; 0x30
 800d37a:	e5ff      	b.n	800cf7c <d_type+0x138>
 800d37c:	788b      	ldrb	r3, [r1, #2]
 800d37e:	2b5f      	cmp	r3, #95	; 0x5f
 800d380:	f000 80fd 	beq.w	800d57e <d_type+0x73a>
 800d384:	4620      	mov	r0, r4
 800d386:	f7f9 fae5 	bl	8006954 <d_number_component>
 800d38a:	4605      	mov	r5, r0
 800d38c:	2d00      	cmp	r5, #0
 800d38e:	f43f aef7 	beq.w	800d180 <d_type+0x33c>
 800d392:	68e3      	ldr	r3, [r4, #12]
 800d394:	781a      	ldrb	r2, [r3, #0]
 800d396:	2a5f      	cmp	r2, #95	; 0x5f
 800d398:	f47f ae46 	bne.w	800d028 <d_type+0x1e4>
 800d39c:	3301      	adds	r3, #1
 800d39e:	60e3      	str	r3, [r4, #12]
 800d3a0:	4620      	mov	r0, r4
 800d3a2:	f7ff fd4f 	bl	800ce44 <d_type>
 800d3a6:	462a      	mov	r2, r5
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	212d      	movs	r1, #45	; 0x2d
 800d3ac:	4620      	mov	r0, r4
 800d3ae:	f7f9 f963 	bl	8006678 <d_make_comp>
 800d3b2:	4605      	mov	r5, r0
 800d3b4:	e6e4      	b.n	800d180 <d_type+0x33c>
 800d3b6:	6963      	ldr	r3, [r4, #20]
 800d3b8:	69a2      	ldr	r2, [r4, #24]
 800d3ba:	4293      	cmp	r3, r2
 800d3bc:	f280 8082 	bge.w	800d4c4 <d_type+0x680>
 800d3c0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d3c4:	6922      	ldr	r2, [r4, #16]
 800d3c6:	0089      	lsls	r1, r1, #2
 800d3c8:	3301      	adds	r3, #1
 800d3ca:	1855      	adds	r5, r2, r1
 800d3cc:	6163      	str	r3, [r4, #20]
 800d3ce:	d079      	beq.n	800d4c4 <d_type+0x680>
 800d3d0:	4b57      	ldr	r3, [pc, #348]	; (800d530 <d_type+0x6ec>)
 800d3d2:	e78a      	b.n	800d2ea <d_type+0x4a6>
 800d3d4:	4620      	mov	r0, r4
 800d3d6:	f7ff fd35 	bl	800ce44 <d_type>
 800d3da:	2300      	movs	r3, #0
 800d3dc:	4602      	mov	r2, r0
 800d3de:	2149      	movs	r1, #73	; 0x49
 800d3e0:	4620      	mov	r0, r4
 800d3e2:	f7f9 f949 	bl	8006678 <d_make_comp>
 800d3e6:	4605      	mov	r5, r0
 800d3e8:	9001      	str	r0, [sp, #4]
 800d3ea:	e5e3      	b.n	800cfb4 <d_type+0x170>
 800d3ec:	6963      	ldr	r3, [r4, #20]
 800d3ee:	69a2      	ldr	r2, [r4, #24]
 800d3f0:	4293      	cmp	r3, r2
 800d3f2:	da67      	bge.n	800d4c4 <d_type+0x680>
 800d3f4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d3f8:	6922      	ldr	r2, [r4, #16]
 800d3fa:	0089      	lsls	r1, r1, #2
 800d3fc:	3301      	adds	r3, #1
 800d3fe:	1855      	adds	r5, r2, r1
 800d400:	6163      	str	r3, [r4, #20]
 800d402:	d05f      	beq.n	800d4c4 <d_type+0x680>
 800d404:	4b4b      	ldr	r3, [pc, #300]	; (800d534 <d_type+0x6f0>)
 800d406:	2027      	movs	r0, #39	; 0x27
 800d408:	5450      	strb	r0, [r2, r1]
 800d40a:	606b      	str	r3, [r5, #4]
 800d40c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d40e:	3311      	adds	r3, #17
 800d410:	6323      	str	r3, [r4, #48]	; 0x30
 800d412:	e5b3      	b.n	800cf7c <d_type+0x138>
 800d414:	6963      	ldr	r3, [r4, #20]
 800d416:	69a2      	ldr	r2, [r4, #24]
 800d418:	4293      	cmp	r3, r2
 800d41a:	da53      	bge.n	800d4c4 <d_type+0x680>
 800d41c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800d420:	6922      	ldr	r2, [r4, #16]
 800d422:	0089      	lsls	r1, r1, #2
 800d424:	3301      	adds	r3, #1
 800d426:	1855      	adds	r5, r2, r1
 800d428:	6163      	str	r3, [r4, #20]
 800d42a:	d04b      	beq.n	800d4c4 <d_type+0x680>
 800d42c:	4b42      	ldr	r3, [pc, #264]	; (800d538 <d_type+0x6f4>)
 800d42e:	e788      	b.n	800d342 <d_type+0x4fe>
 800d430:	6963      	ldr	r3, [r4, #20]
 800d432:	69a2      	ldr	r2, [r4, #24]
 800d434:	4293      	cmp	r3, r2
 800d436:	f6bf ada0 	bge.w	800cf7a <d_type+0x136>
 800d43a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d43e:	6921      	ldr	r1, [r4, #16]
 800d440:	3301      	adds	r3, #1
 800d442:	0092      	lsls	r2, r2, #2
 800d444:	6163      	str	r3, [r4, #20]
 800d446:	188b      	adds	r3, r1, r2
 800d448:	f43f ad97 	beq.w	800cf7a <d_type+0x136>
 800d44c:	4c3b      	ldr	r4, [pc, #236]	; (800d53c <d_type+0x6f8>)
 800d44e:	2500      	movs	r5, #0
 800d450:	2004      	movs	r0, #4
 800d452:	548d      	strb	r5, [r1, r2]
 800d454:	461d      	mov	r5, r3
 800d456:	605c      	str	r4, [r3, #4]
 800d458:	6098      	str	r0, [r3, #8]
 800d45a:	e58f      	b.n	800cf7c <d_type+0x138>
 800d45c:	6963      	ldr	r3, [r4, #20]
 800d45e:	69a2      	ldr	r2, [r4, #24]
 800d460:	4293      	cmp	r3, r2
 800d462:	f280 8083 	bge.w	800d56c <d_type+0x728>
 800d466:	6925      	ldr	r5, [r4, #16]
 800d468:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800d46c:	0080      	lsls	r0, r0, #2
 800d46e:	3301      	adds	r3, #1
 800d470:	182a      	adds	r2, r5, r0
 800d472:	262c      	movs	r6, #44	; 0x2c
 800d474:	6163      	str	r3, [r4, #20]
 800d476:	9201      	str	r2, [sp, #4]
 800d478:	542e      	strb	r6, [r5, r0]
 800d47a:	788b      	ldrb	r3, [r1, #2]
 800d47c:	3b30      	subs	r3, #48	; 0x30
 800d47e:	b2db      	uxtb	r3, r3
 800d480:	2b09      	cmp	r3, #9
 800d482:	bf94      	ite	ls
 800d484:	2301      	movls	r3, #1
 800d486:	2300      	movhi	r3, #0
 800d488:	8113      	strh	r3, [r2, #8]
 800d48a:	d972      	bls.n	800d572 <d_type+0x72e>
 800d48c:	4615      	mov	r5, r2
 800d48e:	4620      	mov	r0, r4
 800d490:	f7ff fcd8 	bl	800ce44 <d_type>
 800d494:	9b01      	ldr	r3, [sp, #4]
 800d496:	6068      	str	r0, [r5, #4]
 800d498:	685b      	ldr	r3, [r3, #4]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	f43f ad6d 	beq.w	800cf7a <d_type+0x136>
 800d4a0:	f104 000c 	add.w	r0, r4, #12
 800d4a4:	f7f9 fa2e 	bl	8006904 <d_number.isra.0>
 800d4a8:	68e2      	ldr	r2, [r4, #12]
 800d4aa:	7813      	ldrb	r3, [r2, #0]
 800d4ac:	b13b      	cbz	r3, 800d4be <d_type+0x67a>
 800d4ae:	1c53      	adds	r3, r2, #1
 800d4b0:	60e3      	str	r3, [r4, #12]
 800d4b2:	7813      	ldrb	r3, [r2, #0]
 800d4b4:	f1a3 0373 	sub.w	r3, r3, #115	; 0x73
 800d4b8:	fab3 f383 	clz	r3, r3
 800d4bc:	095b      	lsrs	r3, r3, #5
 800d4be:	9d01      	ldr	r5, [sp, #4]
 800d4c0:	816b      	strh	r3, [r5, #10]
 800d4c2:	e55b      	b.n	800cf7c <d_type+0x138>
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	9301      	str	r3, [sp, #4]
 800d4c8:	685b      	ldr	r3, [r3, #4]
 800d4ca:	deff      	udf	#255	; 0xff
 800d4cc:	2500      	movs	r5, #0
 800d4ce:	3001      	adds	r0, #1
 800d4d0:	60e0      	str	r0, [r4, #12]
 800d4d2:	4620      	mov	r0, r4
 800d4d4:	f7ff fcb6 	bl	800ce44 <d_type>
 800d4d8:	462a      	mov	r2, r5
 800d4da:	4603      	mov	r3, r0
 800d4dc:	212a      	movs	r1, #42	; 0x2a
 800d4de:	4620      	mov	r0, r4
 800d4e0:	f7f9 f8ca 	bl	8006678 <d_make_comp>
 800d4e4:	4605      	mov	r5, r0
 800d4e6:	e64b      	b.n	800d180 <d_type+0x33c>
 800d4e8:	2301      	movs	r3, #1
 800d4ea:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800d4ec:	4620      	mov	r0, r4
 800d4ee:	6363      	str	r3, [r4, #52]	; 0x34
 800d4f0:	f7ff fad6 	bl	800caa0 <d_expression_1>
 800d4f4:	6365      	str	r5, [r4, #52]	; 0x34
 800d4f6:	4605      	mov	r5, r0
 800d4f8:	2800      	cmp	r0, #0
 800d4fa:	f43f ad95 	beq.w	800d028 <d_type+0x1e4>
 800d4fe:	68e3      	ldr	r3, [r4, #12]
 800d500:	e58e      	b.n	800d020 <d_type+0x1dc>
 800d502:	4620      	mov	r0, r4
 800d504:	f000 fa90 	bl	800da28 <d_name>
 800d508:	4605      	mov	r5, r0
 800d50a:	9001      	str	r0, [sp, #4]
 800d50c:	2800      	cmp	r0, #0
 800d50e:	f43f ad34 	beq.w	800cf7a <d_type+0x136>
 800d512:	7803      	ldrb	r3, [r0, #0]
 800d514:	2b18      	cmp	r3, #24
 800d516:	f47f ad4f 	bne.w	800cfb8 <d_type+0x174>
 800d51a:	e52f      	b.n	800cf7c <d_type+0x138>
 800d51c:	08011d0c 	.word	0x08011d0c
 800d520:	0801203c 	.word	0x0801203c
 800d524:	08012014 	.word	0x08012014
 800d528:	08011fd8 	.word	0x08011fd8
 800d52c:	08012000 	.word	0x08012000
 800d530:	08012028 	.word	0x08012028
 800d534:	08012050 	.word	0x08012050
 800d538:	08011fec 	.word	0x08011fec
 800d53c:	08012fa8 	.word	0x08012fa8
 800d540:	4620      	mov	r0, r4
 800d542:	f8d4 9014 	ldr.w	r9, [r4, #20]
 800d546:	f8d4 8020 	ldr.w	r8, [r4, #32]
 800d54a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800d54c:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800d54e:	f7fc ff93 	bl	800a478 <d_template_args>
 800d552:	68e2      	ldr	r2, [r4, #12]
 800d554:	7812      	ldrb	r2, [r2, #0]
 800d556:	2a49      	cmp	r2, #73	; 0x49
 800d558:	d01c      	beq.n	800d594 <d_type+0x750>
 800d55a:	6325      	str	r5, [r4, #48]	; 0x30
 800d55c:	60e6      	str	r6, [r4, #12]
 800d55e:	f8c4 9014 	str.w	r9, [r4, #20]
 800d562:	f8c4 8020 	str.w	r8, [r4, #32]
 800d566:	62a7      	str	r7, [r4, #40]	; 0x28
 800d568:	9d01      	ldr	r5, [sp, #4]
 800d56a:	e523      	b.n	800cfb4 <d_type+0x170>
 800d56c:	2300      	movs	r3, #0
 800d56e:	701b      	strb	r3, [r3, #0]
 800d570:	deff      	udf	#255	; 0xff
 800d572:	f104 000c 	add.w	r0, r4, #12
 800d576:	f7f9 f9c5 	bl	8006904 <d_number.isra.0>
 800d57a:	9d01      	ldr	r5, [sp, #4]
 800d57c:	e787      	b.n	800d48e <d_type+0x64a>
 800d57e:	3103      	adds	r1, #3
 800d580:	2301      	movs	r3, #1
 800d582:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800d584:	60e1      	str	r1, [r4, #12]
 800d586:	6363      	str	r3, [r4, #52]	; 0x34
 800d588:	4620      	mov	r0, r4
 800d58a:	f7ff fa89 	bl	800caa0 <d_expression_1>
 800d58e:	6366      	str	r6, [r4, #52]	; 0x34
 800d590:	4605      	mov	r5, r0
 800d592:	e6fb      	b.n	800d38c <d_type+0x548>
 800d594:	9b01      	ldr	r3, [sp, #4]
 800d596:	2b00      	cmp	r3, #0
 800d598:	f43f acef 	beq.w	800cf7a <d_type+0x136>
 800d59c:	6a22      	ldr	r2, [r4, #32]
 800d59e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d5a0:	428a      	cmp	r2, r1
 800d5a2:	f6bf acea 	bge.w	800cf7a <d_type+0x136>
 800d5a6:	69e5      	ldr	r5, [r4, #28]
 800d5a8:	1c51      	adds	r1, r2, #1
 800d5aa:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
 800d5ae:	9a01      	ldr	r2, [sp, #4]
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	6221      	str	r1, [r4, #32]
 800d5b4:	e62b      	b.n	800d20e <d_type+0x3ca>
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	e789      	b.n	800d4ce <d_type+0x68a>
 800d5ba:	bf00      	nop

0800d5bc <d_operator_name>:
 800d5bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5c0:	68c3      	ldr	r3, [r0, #12]
 800d5c2:	4684      	mov	ip, r0
 800d5c4:	781f      	ldrb	r7, [r3, #0]
 800d5c6:	b317      	cbz	r7, 800d60e <d_operator_name+0x52>
 800d5c8:	1c5a      	adds	r2, r3, #1
 800d5ca:	60c2      	str	r2, [r0, #12]
 800d5cc:	785a      	ldrb	r2, [r3, #1]
 800d5ce:	781f      	ldrb	r7, [r3, #0]
 800d5d0:	2a00      	cmp	r2, #0
 800d5d2:	d059      	beq.n	800d688 <d_operator_name+0xcc>
 800d5d4:	1c9a      	adds	r2, r3, #2
 800d5d6:	60c2      	str	r2, [r0, #12]
 800d5d8:	2f76      	cmp	r7, #118	; 0x76
 800d5da:	4604      	mov	r4, r0
 800d5dc:	f893 e001 	ldrb.w	lr, [r3, #1]
 800d5e0:	d043      	beq.n	800d66a <d_operator_name+0xae>
 800d5e2:	2f63      	cmp	r7, #99	; 0x63
 800d5e4:	d114      	bne.n	800d610 <d_operator_name+0x54>
 800d5e6:	f1be 0f76 	cmp.w	lr, #118	; 0x76
 800d5ea:	d111      	bne.n	800d610 <d_operator_name+0x54>
 800d5ec:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d5ee:	6b85      	ldr	r5, [r0, #56]	; 0x38
 800d5f0:	fab3 f383 	clz	r3, r3
 800d5f4:	095b      	lsrs	r3, r3, #5
 800d5f6:	6383      	str	r3, [r0, #56]	; 0x38
 800d5f8:	f7ff fc24 	bl	800ce44 <d_type>
 800d5fc:	63a5      	str	r5, [r4, #56]	; 0x38
 800d5fe:	4602      	mov	r2, r0
 800d600:	2300      	movs	r3, #0
 800d602:	4620      	mov	r0, r4
 800d604:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d608:	2133      	movs	r1, #51	; 0x33
 800d60a:	f7f9 b835 	b.w	8006678 <d_make_comp>
 800d60e:	46be      	mov	lr, r7
 800d610:	4d28      	ldr	r5, [pc, #160]	; (800d6b4 <d_operator_name+0xf8>)
 800d612:	203d      	movs	r0, #61	; 0x3d
 800d614:	2200      	movs	r2, #0
 800d616:	e004      	b.n	800d622 <d_operator_name+0x66>
 800d618:	bf8c      	ite	hi
 800d61a:	4618      	movhi	r0, r3
 800d61c:	1c5a      	addls	r2, r3, #1
 800d61e:	4282      	cmp	r2, r0
 800d620:	d02f      	beq.n	800d682 <d_operator_name+0xc6>
 800d622:	1a83      	subs	r3, r0, r2
 800d624:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800d628:	eb02 0363 	add.w	r3, r2, r3, asr #1
 800d62c:	0119      	lsls	r1, r3, #4
 800d62e:	586c      	ldr	r4, [r5, r1]
 800d630:	4429      	add	r1, r5
 800d632:	7826      	ldrb	r6, [r4, #0]
 800d634:	42be      	cmp	r6, r7
 800d636:	d1ef      	bne.n	800d618 <d_operator_name+0x5c>
 800d638:	7864      	ldrb	r4, [r4, #1]
 800d63a:	4574      	cmp	r4, lr
 800d63c:	d1ec      	bne.n	800d618 <d_operator_name+0x5c>
 800d63e:	f8dc 3014 	ldr.w	r3, [ip, #20]
 800d642:	f8dc 2018 	ldr.w	r2, [ip, #24]
 800d646:	4293      	cmp	r3, r2
 800d648:	da1b      	bge.n	800d682 <d_operator_name+0xc6>
 800d64a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d64e:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800d652:	3301      	adds	r3, #1
 800d654:	0092      	lsls	r2, r2, #2
 800d656:	f8cc 3014 	str.w	r3, [ip, #20]
 800d65a:	1883      	adds	r3, r0, r2
 800d65c:	d027      	beq.n	800d6ae <d_operator_name+0xf2>
 800d65e:	2431      	movs	r4, #49	; 0x31
 800d660:	5484      	strb	r4, [r0, r2]
 800d662:	6059      	str	r1, [r3, #4]
 800d664:	4618      	mov	r0, r3
 800d666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d66a:	f1ae 0530 	sub.w	r5, lr, #48	; 0x30
 800d66e:	b2eb      	uxtb	r3, r5
 800d670:	2b09      	cmp	r3, #9
 800d672:	d8cd      	bhi.n	800d610 <d_operator_name+0x54>
 800d674:	f7f9 f9c4 	bl	8006a00 <d_source_name>
 800d678:	6963      	ldr	r3, [r4, #20]
 800d67a:	69a2      	ldr	r2, [r4, #24]
 800d67c:	4601      	mov	r1, r0
 800d67e:	4293      	cmp	r3, r2
 800d680:	db04      	blt.n	800d68c <d_operator_name+0xd0>
 800d682:	2000      	movs	r0, #0
 800d684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d688:	4696      	mov	lr, r2
 800d68a:	e7c1      	b.n	800d610 <d_operator_name+0x54>
 800d68c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d690:	6920      	ldr	r0, [r4, #16]
 800d692:	3301      	adds	r3, #1
 800d694:	0092      	lsls	r2, r2, #2
 800d696:	6163      	str	r3, [r4, #20]
 800d698:	1883      	adds	r3, r0, r2
 800d69a:	d0f2      	beq.n	800d682 <d_operator_name+0xc6>
 800d69c:	2900      	cmp	r1, #0
 800d69e:	d0f0      	beq.n	800d682 <d_operator_name+0xc6>
 800d6a0:	2432      	movs	r4, #50	; 0x32
 800d6a2:	5484      	strb	r4, [r0, r2]
 800d6a4:	605d      	str	r5, [r3, #4]
 800d6a6:	6099      	str	r1, [r3, #8]
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6b4:	08012064 	.word	0x08012064

0800d6b8 <d_parmlist>:
 800d6b8:	b530      	push	{r4, r5, lr}
 800d6ba:	68c2      	ldr	r2, [r0, #12]
 800d6bc:	b083      	sub	sp, #12
 800d6be:	7813      	ldrb	r3, [r2, #0]
 800d6c0:	2100      	movs	r1, #0
 800d6c2:	9101      	str	r1, [sp, #4]
 800d6c4:	b343      	cbz	r3, 800d718 <d_parmlist+0x60>
 800d6c6:	2b45      	cmp	r3, #69	; 0x45
 800d6c8:	d026      	beq.n	800d718 <d_parmlist+0x60>
 800d6ca:	2b2e      	cmp	r3, #46	; 0x2e
 800d6cc:	d024      	beq.n	800d718 <d_parmlist+0x60>
 800d6ce:	4604      	mov	r4, r0
 800d6d0:	ad01      	add	r5, sp, #4
 800d6d2:	e016      	b.n	800d702 <d_parmlist+0x4a>
 800d6d4:	2b4f      	cmp	r3, #79	; 0x4f
 800d6d6:	d016      	beq.n	800d706 <d_parmlist+0x4e>
 800d6d8:	4620      	mov	r0, r4
 800d6da:	f7ff fbb3 	bl	800ce44 <d_type>
 800d6de:	2300      	movs	r3, #0
 800d6e0:	212e      	movs	r1, #46	; 0x2e
 800d6e2:	b1c8      	cbz	r0, 800d718 <d_parmlist+0x60>
 800d6e4:	4602      	mov	r2, r0
 800d6e6:	4620      	mov	r0, r4
 800d6e8:	f7f8 ffc6 	bl	8006678 <d_make_comp>
 800d6ec:	6028      	str	r0, [r5, #0]
 800d6ee:	b198      	cbz	r0, 800d718 <d_parmlist+0x60>
 800d6f0:	68e2      	ldr	r2, [r4, #12]
 800d6f2:	f100 0508 	add.w	r5, r0, #8
 800d6f6:	7813      	ldrb	r3, [r2, #0]
 800d6f8:	b143      	cbz	r3, 800d70c <d_parmlist+0x54>
 800d6fa:	2b45      	cmp	r3, #69	; 0x45
 800d6fc:	d006      	beq.n	800d70c <d_parmlist+0x54>
 800d6fe:	2b2e      	cmp	r3, #46	; 0x2e
 800d700:	d004      	beq.n	800d70c <d_parmlist+0x54>
 800d702:	2b52      	cmp	r3, #82	; 0x52
 800d704:	d1e6      	bne.n	800d6d4 <d_parmlist+0x1c>
 800d706:	7853      	ldrb	r3, [r2, #1]
 800d708:	2b45      	cmp	r3, #69	; 0x45
 800d70a:	d1e5      	bne.n	800d6d8 <d_parmlist+0x20>
 800d70c:	9801      	ldr	r0, [sp, #4]
 800d70e:	b118      	cbz	r0, 800d718 <d_parmlist+0x60>
 800d710:	6883      	ldr	r3, [r0, #8]
 800d712:	b123      	cbz	r3, 800d71e <d_parmlist+0x66>
 800d714:	b003      	add	sp, #12
 800d716:	bd30      	pop	{r4, r5, pc}
 800d718:	2000      	movs	r0, #0
 800d71a:	b003      	add	sp, #12
 800d71c:	bd30      	pop	{r4, r5, pc}
 800d71e:	6842      	ldr	r2, [r0, #4]
 800d720:	7811      	ldrb	r1, [r2, #0]
 800d722:	2927      	cmp	r1, #39	; 0x27
 800d724:	d1f6      	bne.n	800d714 <d_parmlist+0x5c>
 800d726:	6852      	ldr	r2, [r2, #4]
 800d728:	7c11      	ldrb	r1, [r2, #16]
 800d72a:	2909      	cmp	r1, #9
 800d72c:	d1f2      	bne.n	800d714 <d_parmlist+0x5c>
 800d72e:	6851      	ldr	r1, [r2, #4]
 800d730:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800d732:	1a52      	subs	r2, r2, r1
 800d734:	6322      	str	r2, [r4, #48]	; 0x30
 800d736:	6043      	str	r3, [r0, #4]
 800d738:	e7ec      	b.n	800d714 <d_parmlist+0x5c>
 800d73a:	bf00      	nop

0800d73c <d_unqualified_name>:
 800d73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d73e:	68c2      	ldr	r2, [r0, #12]
 800d740:	4604      	mov	r4, r0
 800d742:	7813      	ldrb	r3, [r2, #0]
 800d744:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d748:	2909      	cmp	r1, #9
 800d74a:	d920      	bls.n	800d78e <d_unqualified_name+0x52>
 800d74c:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
 800d750:	2919      	cmp	r1, #25
 800d752:	d933      	bls.n	800d7bc <d_unqualified_name+0x80>
 800d754:	f1a3 0143 	sub.w	r1, r3, #67	; 0x43
 800d758:	2901      	cmp	r1, #1
 800d75a:	d921      	bls.n	800d7a0 <d_unqualified_name+0x64>
 800d75c:	2b4c      	cmp	r3, #76	; 0x4c
 800d75e:	f000 8089 	beq.w	800d874 <d_unqualified_name+0x138>
 800d762:	2b55      	cmp	r3, #85	; 0x55
 800d764:	d128      	bne.n	800d7b8 <d_unqualified_name+0x7c>
 800d766:	7853      	ldrb	r3, [r2, #1]
 800d768:	2b6c      	cmp	r3, #108	; 0x6c
 800d76a:	d032      	beq.n	800d7d2 <d_unqualified_name+0x96>
 800d76c:	2b74      	cmp	r3, #116	; 0x74
 800d76e:	d123      	bne.n	800d7b8 <d_unqualified_name+0x7c>
 800d770:	1c53      	adds	r3, r2, #1
 800d772:	60c3      	str	r3, [r0, #12]
 800d774:	7853      	ldrb	r3, [r2, #1]
 800d776:	2b74      	cmp	r3, #116	; 0x74
 800d778:	d05b      	beq.n	800d832 <d_unqualified_name+0xf6>
 800d77a:	2b42      	cmp	r3, #66	; 0x42
 800d77c:	f04f 0500 	mov.w	r5, #0
 800d780:	d10c      	bne.n	800d79c <d_unqualified_name+0x60>
 800d782:	4629      	mov	r1, r5
 800d784:	4620      	mov	r0, r4
 800d786:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d78a:	f7f9 b997 	b.w	8006abc <d_abi_tags>
 800d78e:	f7f9 f937 	bl	8006a00 <d_source_name>
 800d792:	4605      	mov	r5, r0
 800d794:	68e3      	ldr	r3, [r4, #12]
 800d796:	781b      	ldrb	r3, [r3, #0]
 800d798:	2b42      	cmp	r3, #66	; 0x42
 800d79a:	d0f2      	beq.n	800d782 <d_unqualified_name+0x46>
 800d79c:	4628      	mov	r0, r5
 800d79e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7a0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800d7a2:	b121      	cbz	r1, 800d7ae <d_unqualified_name+0x72>
 800d7a4:	7808      	ldrb	r0, [r1, #0]
 800d7a6:	2800      	cmp	r0, #0
 800d7a8:	d078      	beq.n	800d89c <d_unqualified_name+0x160>
 800d7aa:	2818      	cmp	r0, #24
 800d7ac:	d076      	beq.n	800d89c <d_unqualified_name+0x160>
 800d7ae:	2b43      	cmp	r3, #67	; 0x43
 800d7b0:	f000 80cd 	beq.w	800d94e <d_unqualified_name+0x212>
 800d7b4:	2b44      	cmp	r3, #68	; 0x44
 800d7b6:	d07b      	beq.n	800d8b0 <d_unqualified_name+0x174>
 800d7b8:	2000      	movs	r0, #0
 800d7ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7bc:	f7ff fefe 	bl	800d5bc <d_operator_name>
 800d7c0:	4605      	mov	r5, r0
 800d7c2:	b118      	cbz	r0, 800d7cc <d_unqualified_name+0x90>
 800d7c4:	7803      	ldrb	r3, [r0, #0]
 800d7c6:	2b31      	cmp	r3, #49	; 0x31
 800d7c8:	f000 80a4 	beq.w	800d914 <d_unqualified_name+0x1d8>
 800d7cc:	68e3      	ldr	r3, [r4, #12]
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	e7e2      	b.n	800d798 <d_unqualified_name+0x5c>
 800d7d2:	1c53      	adds	r3, r2, #1
 800d7d4:	60c3      	str	r3, [r0, #12]
 800d7d6:	7853      	ldrb	r3, [r2, #1]
 800d7d8:	2b6c      	cmp	r3, #108	; 0x6c
 800d7da:	d1ce      	bne.n	800d77a <d_unqualified_name+0x3e>
 800d7dc:	3202      	adds	r2, #2
 800d7de:	60c2      	str	r2, [r0, #12]
 800d7e0:	f7ff ff6a 	bl	800d6b8 <d_parmlist>
 800d7e4:	4606      	mov	r6, r0
 800d7e6:	2800      	cmp	r0, #0
 800d7e8:	f000 80da 	beq.w	800d9a0 <d_unqualified_name+0x264>
 800d7ec:	68e2      	ldr	r2, [r4, #12]
 800d7ee:	7813      	ldrb	r3, [r2, #0]
 800d7f0:	2b45      	cmp	r3, #69	; 0x45
 800d7f2:	d1c2      	bne.n	800d77a <d_unqualified_name+0x3e>
 800d7f4:	3201      	adds	r2, #1
 800d7f6:	60e2      	str	r2, [r4, #12]
 800d7f8:	4620      	mov	r0, r4
 800d7fa:	f7f9 f8c7 	bl	800698c <d_compact_number>
 800d7fe:	2800      	cmp	r0, #0
 800d800:	db13      	blt.n	800d82a <d_unqualified_name+0xee>
 800d802:	6963      	ldr	r3, [r4, #20]
 800d804:	69a2      	ldr	r2, [r4, #24]
 800d806:	4293      	cmp	r3, r2
 800d808:	da0f      	bge.n	800d82a <d_unqualified_name+0xee>
 800d80a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d80e:	6921      	ldr	r1, [r4, #16]
 800d810:	0092      	lsls	r2, r2, #2
 800d812:	3301      	adds	r3, #1
 800d814:	188d      	adds	r5, r1, r2
 800d816:	6163      	str	r3, [r4, #20]
 800d818:	d007      	beq.n	800d82a <d_unqualified_name+0xee>
 800d81a:	2344      	movs	r3, #68	; 0x44
 800d81c:	548b      	strb	r3, [r1, r2]
 800d81e:	606e      	str	r6, [r5, #4]
 800d820:	60a8      	str	r0, [r5, #8]
 800d822:	6a23      	ldr	r3, [r4, #32]
 800d824:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d826:	4293      	cmp	r3, r2
 800d828:	db1c      	blt.n	800d864 <d_unqualified_name+0x128>
 800d82a:	68e3      	ldr	r3, [r4, #12]
 800d82c:	2500      	movs	r5, #0
 800d82e:	781b      	ldrb	r3, [r3, #0]
 800d830:	e7b2      	b.n	800d798 <d_unqualified_name+0x5c>
 800d832:	3202      	adds	r2, #2
 800d834:	60c2      	str	r2, [r0, #12]
 800d836:	f7f9 f8a9 	bl	800698c <d_compact_number>
 800d83a:	2800      	cmp	r0, #0
 800d83c:	dbf5      	blt.n	800d82a <d_unqualified_name+0xee>
 800d83e:	6963      	ldr	r3, [r4, #20]
 800d840:	69a2      	ldr	r2, [r4, #24]
 800d842:	4293      	cmp	r3, r2
 800d844:	daf1      	bge.n	800d82a <d_unqualified_name+0xee>
 800d846:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d84a:	6921      	ldr	r1, [r4, #16]
 800d84c:	0092      	lsls	r2, r2, #2
 800d84e:	3301      	adds	r3, #1
 800d850:	188d      	adds	r5, r1, r2
 800d852:	6163      	str	r3, [r4, #20]
 800d854:	d0e9      	beq.n	800d82a <d_unqualified_name+0xee>
 800d856:	2346      	movs	r3, #70	; 0x46
 800d858:	548b      	strb	r3, [r1, r2]
 800d85a:	6068      	str	r0, [r5, #4]
 800d85c:	6a23      	ldr	r3, [r4, #32]
 800d85e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d860:	4293      	cmp	r3, r2
 800d862:	dae2      	bge.n	800d82a <d_unqualified_name+0xee>
 800d864:	69e1      	ldr	r1, [r4, #28]
 800d866:	1c5a      	adds	r2, r3, #1
 800d868:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 800d86c:	68e3      	ldr	r3, [r4, #12]
 800d86e:	6222      	str	r2, [r4, #32]
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	e791      	b.n	800d798 <d_unqualified_name+0x5c>
 800d874:	3201      	adds	r2, #1
 800d876:	60c2      	str	r2, [r0, #12]
 800d878:	f7f9 f8c2 	bl	8006a00 <d_source_name>
 800d87c:	4605      	mov	r5, r0
 800d87e:	2800      	cmp	r0, #0
 800d880:	d09a      	beq.n	800d7b8 <d_unqualified_name+0x7c>
 800d882:	68e2      	ldr	r2, [r4, #12]
 800d884:	7813      	ldrb	r3, [r2, #0]
 800d886:	2b5f      	cmp	r3, #95	; 0x5f
 800d888:	d186      	bne.n	800d798 <d_unqualified_name+0x5c>
 800d88a:	4620      	mov	r0, r4
 800d88c:	3201      	adds	r2, #1
 800d88e:	f840 2f0c 	str.w	r2, [r0, #12]!
 800d892:	f7f9 f837 	bl	8006904 <d_number.isra.0>
 800d896:	2800      	cmp	r0, #0
 800d898:	da98      	bge.n	800d7cc <d_unqualified_name+0x90>
 800d89a:	e78d      	b.n	800d7b8 <d_unqualified_name+0x7c>
 800d89c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800d89e:	688b      	ldr	r3, [r1, #8]
 800d8a0:	4403      	add	r3, r0
 800d8a2:	6323      	str	r3, [r4, #48]	; 0x30
 800d8a4:	7813      	ldrb	r3, [r2, #0]
 800d8a6:	2b43      	cmp	r3, #67	; 0x43
 800d8a8:	d051      	beq.n	800d94e <d_unqualified_name+0x212>
 800d8aa:	2b44      	cmp	r3, #68	; 0x44
 800d8ac:	f47f af65 	bne.w	800d77a <d_unqualified_name+0x3e>
 800d8b0:	7853      	ldrb	r3, [r2, #1]
 800d8b2:	3b30      	subs	r3, #48	; 0x30
 800d8b4:	2b05      	cmp	r3, #5
 800d8b6:	f63f af7f 	bhi.w	800d7b8 <d_unqualified_name+0x7c>
 800d8ba:	a001      	add	r0, pc, #4	; (adr r0, 800d8c0 <d_unqualified_name+0x184>)
 800d8bc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d8c0:	0800d909 	.word	0x0800d909
 800d8c4:	0800d8d9 	.word	0x0800d8d9
 800d8c8:	0800d905 	.word	0x0800d905
 800d8cc:	0800d7b9 	.word	0x0800d7b9
 800d8d0:	0800d911 	.word	0x0800d911
 800d8d4:	0800d90d 	.word	0x0800d90d
 800d8d8:	2702      	movs	r7, #2
 800d8da:	6963      	ldr	r3, [r4, #20]
 800d8dc:	69a0      	ldr	r0, [r4, #24]
 800d8de:	1c95      	adds	r5, r2, #2
 800d8e0:	4283      	cmp	r3, r0
 800d8e2:	60e5      	str	r5, [r4, #12]
 800d8e4:	da30      	bge.n	800d948 <d_unqualified_name+0x20c>
 800d8e6:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800d8ea:	6926      	ldr	r6, [r4, #16]
 800d8ec:	0080      	lsls	r0, r0, #2
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	1835      	adds	r5, r6, r0
 800d8f2:	6163      	str	r3, [r4, #20]
 800d8f4:	d028      	beq.n	800d948 <d_unqualified_name+0x20c>
 800d8f6:	b339      	cbz	r1, 800d948 <d_unqualified_name+0x20c>
 800d8f8:	2308      	movs	r3, #8
 800d8fa:	5433      	strb	r3, [r6, r0]
 800d8fc:	712f      	strb	r7, [r5, #4]
 800d8fe:	60a9      	str	r1, [r5, #8]
 800d900:	7893      	ldrb	r3, [r2, #2]
 800d902:	e749      	b.n	800d798 <d_unqualified_name+0x5c>
 800d904:	2703      	movs	r7, #3
 800d906:	e7e8      	b.n	800d8da <d_unqualified_name+0x19e>
 800d908:	2701      	movs	r7, #1
 800d90a:	e7e6      	b.n	800d8da <d_unqualified_name+0x19e>
 800d90c:	2705      	movs	r7, #5
 800d90e:	e7e4      	b.n	800d8da <d_unqualified_name+0x19e>
 800d910:	2704      	movs	r7, #4
 800d912:	e7e2      	b.n	800d8da <d_unqualified_name+0x19e>
 800d914:	6842      	ldr	r2, [r0, #4]
 800d916:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d918:	6893      	ldr	r3, [r2, #8]
 800d91a:	6810      	ldr	r0, [r2, #0]
 800d91c:	440b      	add	r3, r1
 800d91e:	3307      	adds	r3, #7
 800d920:	6323      	str	r3, [r4, #48]	; 0x30
 800d922:	4921      	ldr	r1, [pc, #132]	; (800d9a8 <d_unqualified_name+0x26c>)
 800d924:	f001 f800 	bl	800e928 <strcmp>
 800d928:	2800      	cmp	r0, #0
 800d92a:	f47f af4f 	bne.w	800d7cc <d_unqualified_name+0x90>
 800d92e:	4620      	mov	r0, r4
 800d930:	f7f9 f866 	bl	8006a00 <d_source_name>
 800d934:	462a      	mov	r2, r5
 800d936:	4603      	mov	r3, r0
 800d938:	2135      	movs	r1, #53	; 0x35
 800d93a:	4620      	mov	r0, r4
 800d93c:	f7f8 fe9c 	bl	8006678 <d_make_comp>
 800d940:	68e3      	ldr	r3, [r4, #12]
 800d942:	4605      	mov	r5, r0
 800d944:	781b      	ldrb	r3, [r3, #0]
 800d946:	e727      	b.n	800d798 <d_unqualified_name+0x5c>
 800d948:	7893      	ldrb	r3, [r2, #2]
 800d94a:	2500      	movs	r5, #0
 800d94c:	e724      	b.n	800d798 <d_unqualified_name+0x5c>
 800d94e:	7853      	ldrb	r3, [r2, #1]
 800d950:	3b31      	subs	r3, #49	; 0x31
 800d952:	2b04      	cmp	r3, #4
 800d954:	f63f af30 	bhi.w	800d7b8 <d_unqualified_name+0x7c>
 800d958:	e8df f003 	tbb	[pc, r3]
 800d95c:	1e20031a 	.word	0x1e20031a
 800d960:	1c          	.byte	0x1c
 800d961:	00          	.byte	0x00
 800d962:	2702      	movs	r7, #2
 800d964:	6963      	ldr	r3, [r4, #20]
 800d966:	69a0      	ldr	r0, [r4, #24]
 800d968:	1c95      	adds	r5, r2, #2
 800d96a:	4283      	cmp	r3, r0
 800d96c:	60e5      	str	r5, [r4, #12]
 800d96e:	daeb      	bge.n	800d948 <d_unqualified_name+0x20c>
 800d970:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800d974:	6926      	ldr	r6, [r4, #16]
 800d976:	0080      	lsls	r0, r0, #2
 800d978:	3301      	adds	r3, #1
 800d97a:	1835      	adds	r5, r6, r0
 800d97c:	6163      	str	r3, [r4, #20]
 800d97e:	d0e3      	beq.n	800d948 <d_unqualified_name+0x20c>
 800d980:	2900      	cmp	r1, #0
 800d982:	d0e1      	beq.n	800d948 <d_unqualified_name+0x20c>
 800d984:	2307      	movs	r3, #7
 800d986:	5433      	strb	r3, [r6, r0]
 800d988:	712f      	strb	r7, [r5, #4]
 800d98a:	60a9      	str	r1, [r5, #8]
 800d98c:	7893      	ldrb	r3, [r2, #2]
 800d98e:	e703      	b.n	800d798 <d_unqualified_name+0x5c>
 800d990:	2701      	movs	r7, #1
 800d992:	e7e7      	b.n	800d964 <d_unqualified_name+0x228>
 800d994:	2705      	movs	r7, #5
 800d996:	e7e5      	b.n	800d964 <d_unqualified_name+0x228>
 800d998:	2704      	movs	r7, #4
 800d99a:	e7e3      	b.n	800d964 <d_unqualified_name+0x228>
 800d99c:	2703      	movs	r7, #3
 800d99e:	e7e1      	b.n	800d964 <d_unqualified_name+0x228>
 800d9a0:	68e3      	ldr	r3, [r4, #12]
 800d9a2:	4605      	mov	r5, r0
 800d9a4:	781b      	ldrb	r3, [r3, #0]
 800d9a6:	e6f7      	b.n	800d798 <d_unqualified_name+0x5c>
 800d9a8:	08012fb0 	.word	0x08012fb0

0800d9ac <d_bare_function_type>:
 800d9ac:	b570      	push	{r4, r5, r6, lr}
 800d9ae:	68c3      	ldr	r3, [r0, #12]
 800d9b0:	4604      	mov	r4, r0
 800d9b2:	781a      	ldrb	r2, [r3, #0]
 800d9b4:	2a4a      	cmp	r2, #74	; 0x4a
 800d9b6:	d00d      	beq.n	800d9d4 <d_bare_function_type+0x28>
 800d9b8:	b971      	cbnz	r1, 800d9d8 <d_bare_function_type+0x2c>
 800d9ba:	460d      	mov	r5, r1
 800d9bc:	4620      	mov	r0, r4
 800d9be:	f7ff fe7b 	bl	800d6b8 <d_parmlist>
 800d9c2:	b178      	cbz	r0, 800d9e4 <d_bare_function_type+0x38>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	462a      	mov	r2, r5
 800d9c8:	4620      	mov	r0, r4
 800d9ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d9ce:	2129      	movs	r1, #41	; 0x29
 800d9d0:	f7f8 be52 	b.w	8006678 <d_make_comp>
 800d9d4:	3301      	adds	r3, #1
 800d9d6:	60c3      	str	r3, [r0, #12]
 800d9d8:	4620      	mov	r0, r4
 800d9da:	f7ff fa33 	bl	800ce44 <d_type>
 800d9de:	4605      	mov	r5, r0
 800d9e0:	2800      	cmp	r0, #0
 800d9e2:	d1eb      	bne.n	800d9bc <d_bare_function_type+0x10>
 800d9e4:	2000      	movs	r0, #0
 800d9e6:	bd70      	pop	{r4, r5, r6, pc}

0800d9e8 <d_function_type>:
 800d9e8:	68c3      	ldr	r3, [r0, #12]
 800d9ea:	781a      	ldrb	r2, [r3, #0]
 800d9ec:	2a46      	cmp	r2, #70	; 0x46
 800d9ee:	d001      	beq.n	800d9f4 <d_function_type+0xc>
 800d9f0:	2000      	movs	r0, #0
 800d9f2:	4770      	bx	lr
 800d9f4:	b510      	push	{r4, lr}
 800d9f6:	1c5a      	adds	r2, r3, #1
 800d9f8:	60c2      	str	r2, [r0, #12]
 800d9fa:	785a      	ldrb	r2, [r3, #1]
 800d9fc:	2101      	movs	r1, #1
 800d9fe:	2a59      	cmp	r2, #89	; 0x59
 800da00:	bf04      	itt	eq
 800da02:	3302      	addeq	r3, #2
 800da04:	60c3      	streq	r3, [r0, #12]
 800da06:	4604      	mov	r4, r0
 800da08:	f7ff ffd0 	bl	800d9ac <d_bare_function_type>
 800da0c:	4601      	mov	r1, r0
 800da0e:	4620      	mov	r0, r4
 800da10:	f7f8 feda 	bl	80067c8 <d_ref_qualifier>
 800da14:	68e3      	ldr	r3, [r4, #12]
 800da16:	781a      	ldrb	r2, [r3, #0]
 800da18:	2a45      	cmp	r2, #69	; 0x45
 800da1a:	d001      	beq.n	800da20 <d_function_type+0x38>
 800da1c:	2000      	movs	r0, #0
 800da1e:	bd10      	pop	{r4, pc}
 800da20:	3301      	adds	r3, #1
 800da22:	60e3      	str	r3, [r4, #12]
 800da24:	bd10      	pop	{r4, pc}
 800da26:	bf00      	nop

0800da28 <d_name>:
 800da28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da2c:	68c2      	ldr	r2, [r0, #12]
 800da2e:	b083      	sub	sp, #12
 800da30:	7813      	ldrb	r3, [r2, #0]
 800da32:	4605      	mov	r5, r0
 800da34:	3b4e      	subs	r3, #78	; 0x4e
 800da36:	2b0c      	cmp	r3, #12
 800da38:	d869      	bhi.n	800db0e <d_name+0xe6>
 800da3a:	e8df f003 	tbb	[pc, r3]
 800da3e:	681b      	.short	0x681b
 800da40:	59686868 	.word	0x59686868
 800da44:	68681668 	.word	0x68681668
 800da48:	6868      	.short	0x6868
 800da4a:	07          	.byte	0x07
 800da4b:	00          	.byte	0x00
 800da4c:	3201      	adds	r2, #1
 800da4e:	2100      	movs	r1, #0
 800da50:	60c2      	str	r2, [r0, #12]
 800da52:	f000 f9af 	bl	800ddb4 <d_encoding>
 800da56:	68eb      	ldr	r3, [r5, #12]
 800da58:	4606      	mov	r6, r0
 800da5a:	7819      	ldrb	r1, [r3, #0]
 800da5c:	2945      	cmp	r1, #69	; 0x45
 800da5e:	f000 809c 	beq.w	800db9a <d_name+0x172>
 800da62:	2000      	movs	r0, #0
 800da64:	b003      	add	sp, #12
 800da66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da6a:	f7ff fe67 	bl	800d73c <d_unqualified_name>
 800da6e:	b003      	add	sp, #12
 800da70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da74:	3201      	adds	r2, #1
 800da76:	60c2      	str	r2, [r0, #12]
 800da78:	a901      	add	r1, sp, #4
 800da7a:	2201      	movs	r2, #1
 800da7c:	f7f8 fe48 	bl	8006710 <d_cv_qualifiers>
 800da80:	4681      	mov	r9, r0
 800da82:	2800      	cmp	r0, #0
 800da84:	d0ed      	beq.n	800da62 <d_name+0x3a>
 800da86:	2100      	movs	r1, #0
 800da88:	4628      	mov	r0, r5
 800da8a:	f7f8 fe9d 	bl	80067c8 <d_ref_qualifier>
 800da8e:	4680      	mov	r8, r0
 800da90:	68ea      	ldr	r2, [r5, #12]
 800da92:	4eba      	ldr	r6, [pc, #744]	; (800dd7c <d_name+0x354>)
 800da94:	7814      	ldrb	r4, [r2, #0]
 800da96:	2700      	movs	r7, #0
 800da98:	2c00      	cmp	r4, #0
 800da9a:	f000 80f1 	beq.w	800dc80 <d_name+0x258>
 800da9e:	2c44      	cmp	r4, #68	; 0x44
 800daa0:	f000 80d8 	beq.w	800dc54 <d_name+0x22c>
 800daa4:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800daa8:	b2db      	uxtb	r3, r3
 800daaa:	2b1c      	cmp	r3, #28
 800daac:	f240 80ae 	bls.w	800dc0c <d_name+0x1e4>
 800dab0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	2b19      	cmp	r3, #25
 800dab8:	f240 80ad 	bls.w	800dc16 <d_name+0x1ee>
 800dabc:	2c55      	cmp	r4, #85	; 0x55
 800dabe:	f000 80e5 	beq.w	800dc8c <d_name+0x264>
 800dac2:	2c53      	cmp	r4, #83	; 0x53
 800dac4:	f000 80f0 	beq.w	800dca8 <d_name+0x280>
 800dac8:	2c49      	cmp	r4, #73	; 0x49
 800daca:	f000 80e6 	beq.w	800dc9a <d_name+0x272>
 800dace:	2c54      	cmp	r4, #84	; 0x54
 800dad0:	f000 8122 	beq.w	800dd18 <d_name+0x2f0>
 800dad4:	2c45      	cmp	r4, #69	; 0x45
 800dad6:	f000 8157 	beq.w	800dd88 <d_name+0x360>
 800dada:	2c4d      	cmp	r4, #77	; 0x4d
 800dadc:	f040 80d0 	bne.w	800dc80 <d_name+0x258>
 800dae0:	2f00      	cmp	r7, #0
 800dae2:	f000 80cd 	beq.w	800dc80 <d_name+0x258>
 800dae6:	1c53      	adds	r3, r2, #1
 800dae8:	60eb      	str	r3, [r5, #12]
 800daea:	7854      	ldrb	r4, [r2, #1]
 800daec:	461a      	mov	r2, r3
 800daee:	e7d3      	b.n	800da98 <d_name+0x70>
 800daf0:	7853      	ldrb	r3, [r2, #1]
 800daf2:	2b74      	cmp	r3, #116	; 0x74
 800daf4:	d029      	beq.n	800db4a <d_name+0x122>
 800daf6:	2100      	movs	r1, #0
 800daf8:	f7f8 fffa 	bl	8006af0 <d_substitution>
 800dafc:	68eb      	ldr	r3, [r5, #12]
 800dafe:	4604      	mov	r4, r0
 800db00:	781b      	ldrb	r3, [r3, #0]
 800db02:	2b49      	cmp	r3, #73	; 0x49
 800db04:	d047      	beq.n	800db96 <d_name+0x16e>
 800db06:	4620      	mov	r0, r4
 800db08:	b003      	add	sp, #12
 800db0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db0e:	f7ff fe15 	bl	800d73c <d_unqualified_name>
 800db12:	68eb      	ldr	r3, [r5, #12]
 800db14:	4604      	mov	r4, r0
 800db16:	781b      	ldrb	r3, [r3, #0]
 800db18:	2b49      	cmp	r3, #73	; 0x49
 800db1a:	d1f4      	bne.n	800db06 <d_name+0xde>
 800db1c:	2800      	cmp	r0, #0
 800db1e:	d0a0      	beq.n	800da62 <d_name+0x3a>
 800db20:	6a2b      	ldr	r3, [r5, #32]
 800db22:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800db24:	4293      	cmp	r3, r2
 800db26:	da9c      	bge.n	800da62 <d_name+0x3a>
 800db28:	69e9      	ldr	r1, [r5, #28]
 800db2a:	1c5a      	adds	r2, r3, #1
 800db2c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800db30:	4628      	mov	r0, r5
 800db32:	622a      	str	r2, [r5, #32]
 800db34:	f7fc fca0 	bl	800a478 <d_template_args>
 800db38:	4622      	mov	r2, r4
 800db3a:	4603      	mov	r3, r0
 800db3c:	2104      	movs	r1, #4
 800db3e:	4628      	mov	r0, r5
 800db40:	f7f8 fd9a 	bl	8006678 <d_make_comp>
 800db44:	b003      	add	sp, #12
 800db46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db4a:	6943      	ldr	r3, [r0, #20]
 800db4c:	6981      	ldr	r1, [r0, #24]
 800db4e:	3202      	adds	r2, #2
 800db50:	428b      	cmp	r3, r1
 800db52:	60c2      	str	r2, [r0, #12]
 800db54:	f2c0 80b2 	blt.w	800dcbc <d_name+0x294>
 800db58:	2400      	movs	r4, #0
 800db5a:	4628      	mov	r0, r5
 800db5c:	f7ff fdee 	bl	800d73c <d_unqualified_name>
 800db60:	4622      	mov	r2, r4
 800db62:	4603      	mov	r3, r0
 800db64:	2101      	movs	r1, #1
 800db66:	4628      	mov	r0, r5
 800db68:	f7f8 fd86 	bl	8006678 <d_make_comp>
 800db6c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800db6e:	68ea      	ldr	r2, [r5, #12]
 800db70:	3303      	adds	r3, #3
 800db72:	632b      	str	r3, [r5, #48]	; 0x30
 800db74:	7813      	ldrb	r3, [r2, #0]
 800db76:	4604      	mov	r4, r0
 800db78:	2b49      	cmp	r3, #73	; 0x49
 800db7a:	d1c4      	bne.n	800db06 <d_name+0xde>
 800db7c:	2800      	cmp	r0, #0
 800db7e:	f43f af70 	beq.w	800da62 <d_name+0x3a>
 800db82:	6a2b      	ldr	r3, [r5, #32]
 800db84:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800db86:	4293      	cmp	r3, r2
 800db88:	f6bf af6b 	bge.w	800da62 <d_name+0x3a>
 800db8c:	69e9      	ldr	r1, [r5, #28]
 800db8e:	1c5a      	adds	r2, r3, #1
 800db90:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800db94:	622a      	str	r2, [r5, #32]
 800db96:	4628      	mov	r0, r5
 800db98:	e7cc      	b.n	800db34 <d_name+0x10c>
 800db9a:	1c5a      	adds	r2, r3, #1
 800db9c:	60ea      	str	r2, [r5, #12]
 800db9e:	7859      	ldrb	r1, [r3, #1]
 800dba0:	2973      	cmp	r1, #115	; 0x73
 800dba2:	f000 80a0 	beq.w	800dce6 <d_name+0x2be>
 800dba6:	2964      	cmp	r1, #100	; 0x64
 800dba8:	f000 80bd 	beq.w	800dd26 <d_name+0x2fe>
 800dbac:	4628      	mov	r0, r5
 800dbae:	f7ff ff3b 	bl	800da28 <d_name>
 800dbb2:	4604      	mov	r4, r0
 800dbb4:	2800      	cmp	r0, #0
 800dbb6:	f000 8092 	beq.w	800dcde <d_name+0x2b6>
 800dbba:	7803      	ldrb	r3, [r0, #0]
 800dbbc:	2b44      	cmp	r3, #68	; 0x44
 800dbbe:	f000 808e 	beq.w	800dcde <d_name+0x2b6>
 800dbc2:	2b46      	cmp	r3, #70	; 0x46
 800dbc4:	f000 808b 	beq.w	800dcde <d_name+0x2b6>
 800dbc8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800dbcc:	68eb      	ldr	r3, [r5, #12]
 800dbce:	781a      	ldrb	r2, [r3, #0]
 800dbd0:	2a5f      	cmp	r2, #95	; 0x5f
 800dbd2:	f000 80bf 	beq.w	800dd54 <d_name+0x32c>
 800dbd6:	1c7b      	adds	r3, r7, #1
 800dbd8:	f000 8081 	beq.w	800dcde <d_name+0x2b6>
 800dbdc:	696b      	ldr	r3, [r5, #20]
 800dbde:	69aa      	ldr	r2, [r5, #24]
 800dbe0:	4293      	cmp	r3, r2
 800dbe2:	da7e      	bge.n	800dce2 <d_name+0x2ba>
 800dbe4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800dbe8:	6929      	ldr	r1, [r5, #16]
 800dbea:	3301      	adds	r3, #1
 800dbec:	0092      	lsls	r2, r2, #2
 800dbee:	616b      	str	r3, [r5, #20]
 800dbf0:	188b      	adds	r3, r1, r2
 800dbf2:	d003      	beq.n	800dbfc <d_name+0x1d4>
 800dbf4:	2045      	movs	r0, #69	; 0x45
 800dbf6:	5488      	strb	r0, [r1, r2]
 800dbf8:	609f      	str	r7, [r3, #8]
 800dbfa:	605c      	str	r4, [r3, #4]
 800dbfc:	4632      	mov	r2, r6
 800dbfe:	4628      	mov	r0, r5
 800dc00:	2102      	movs	r1, #2
 800dc02:	f7f8 fd39 	bl	8006678 <d_make_comp>
 800dc06:	b003      	add	sp, #12
 800dc08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc0c:	fa26 f303 	lsr.w	r3, r6, r3
 800dc10:	07d9      	lsls	r1, r3, #31
 800dc12:	f57f af4d 	bpl.w	800dab0 <d_name+0x88>
 800dc16:	4628      	mov	r0, r5
 800dc18:	f7ff fd90 	bl	800d73c <d_unqualified_name>
 800dc1c:	b377      	cbz	r7, 800dc7c <d_name+0x254>
 800dc1e:	2101      	movs	r1, #1
 800dc20:	4603      	mov	r3, r0
 800dc22:	463a      	mov	r2, r7
 800dc24:	4628      	mov	r0, r5
 800dc26:	f7f8 fd27 	bl	8006678 <d_make_comp>
 800dc2a:	4607      	mov	r7, r0
 800dc2c:	2c53      	cmp	r4, #83	; 0x53
 800dc2e:	d01d      	beq.n	800dc6c <d_name+0x244>
 800dc30:	68ea      	ldr	r2, [r5, #12]
 800dc32:	7814      	ldrb	r4, [r2, #0]
 800dc34:	2c45      	cmp	r4, #69	; 0x45
 800dc36:	f43f af35 	beq.w	800daa4 <d_name+0x7c>
 800dc3a:	b30f      	cbz	r7, 800dc80 <d_name+0x258>
 800dc3c:	6a2b      	ldr	r3, [r5, #32]
 800dc3e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800dc40:	4293      	cmp	r3, r2
 800dc42:	da1d      	bge.n	800dc80 <d_name+0x258>
 800dc44:	69ea      	ldr	r2, [r5, #28]
 800dc46:	1c59      	adds	r1, r3, #1
 800dc48:	f842 7023 	str.w	r7, [r2, r3, lsl #2]
 800dc4c:	68ea      	ldr	r2, [r5, #12]
 800dc4e:	6229      	str	r1, [r5, #32]
 800dc50:	7814      	ldrb	r4, [r2, #0]
 800dc52:	e721      	b.n	800da98 <d_name+0x70>
 800dc54:	7853      	ldrb	r3, [r2, #1]
 800dc56:	4628      	mov	r0, r5
 800dc58:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dc5c:	2b54      	cmp	r3, #84	; 0x54
 800dc5e:	d008      	beq.n	800dc72 <d_name+0x24a>
 800dc60:	f7ff fd6c 	bl	800d73c <d_unqualified_name>
 800dc64:	2f00      	cmp	r7, #0
 800dc66:	d1da      	bne.n	800dc1e <d_name+0x1f6>
 800dc68:	4607      	mov	r7, r0
 800dc6a:	e7e1      	b.n	800dc30 <d_name+0x208>
 800dc6c:	68ea      	ldr	r2, [r5, #12]
 800dc6e:	7814      	ldrb	r4, [r2, #0]
 800dc70:	e712      	b.n	800da98 <d_name+0x70>
 800dc72:	f7ff f8e7 	bl	800ce44 <d_type>
 800dc76:	2f00      	cmp	r7, #0
 800dc78:	d1d1      	bne.n	800dc1e <d_name+0x1f6>
 800dc7a:	e7f5      	b.n	800dc68 <d_name+0x240>
 800dc7c:	4607      	mov	r7, r0
 800dc7e:	e7d5      	b.n	800dc2c <d_name+0x204>
 800dc80:	2000      	movs	r0, #0
 800dc82:	f8c9 0000 	str.w	r0, [r9]
 800dc86:	b003      	add	sp, #12
 800dc88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	f7ff fd55 	bl	800d73c <d_unqualified_name>
 800dc92:	2f00      	cmp	r7, #0
 800dc94:	d1c3      	bne.n	800dc1e <d_name+0x1f6>
 800dc96:	4607      	mov	r7, r0
 800dc98:	e7ca      	b.n	800dc30 <d_name+0x208>
 800dc9a:	2f00      	cmp	r7, #0
 800dc9c:	d0f0      	beq.n	800dc80 <d_name+0x258>
 800dc9e:	4628      	mov	r0, r5
 800dca0:	f7fc fbea 	bl	800a478 <d_template_args>
 800dca4:	2104      	movs	r1, #4
 800dca6:	e7bb      	b.n	800dc20 <d_name+0x1f8>
 800dca8:	2101      	movs	r1, #1
 800dcaa:	4628      	mov	r0, r5
 800dcac:	f7f8 ff20 	bl	8006af0 <d_substitution>
 800dcb0:	2f00      	cmp	r7, #0
 800dcb2:	d1b4      	bne.n	800dc1e <d_name+0x1f6>
 800dcb4:	68ea      	ldr	r2, [r5, #12]
 800dcb6:	4607      	mov	r7, r0
 800dcb8:	7814      	ldrb	r4, [r2, #0]
 800dcba:	e6ed      	b.n	800da98 <d_name+0x70>
 800dcbc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800dcc0:	6902      	ldr	r2, [r0, #16]
 800dcc2:	3301      	adds	r3, #1
 800dcc4:	0089      	lsls	r1, r1, #2
 800dcc6:	6143      	str	r3, [r0, #20]
 800dcc8:	1853      	adds	r3, r2, r1
 800dcca:	f43f af45 	beq.w	800db58 <d_name+0x130>
 800dcce:	4e2c      	ldr	r6, [pc, #176]	; (800dd80 <d_name+0x358>)
 800dcd0:	2700      	movs	r7, #0
 800dcd2:	2003      	movs	r0, #3
 800dcd4:	5457      	strb	r7, [r2, r1]
 800dcd6:	461c      	mov	r4, r3
 800dcd8:	605e      	str	r6, [r3, #4]
 800dcda:	6098      	str	r0, [r3, #8]
 800dcdc:	e73d      	b.n	800db5a <d_name+0x132>
 800dcde:	4623      	mov	r3, r4
 800dce0:	e78c      	b.n	800dbfc <d_name+0x1d4>
 800dce2:	2300      	movs	r3, #0
 800dce4:	e78a      	b.n	800dbfc <d_name+0x1d4>
 800dce6:	1c9a      	adds	r2, r3, #2
 800dce8:	60ea      	str	r2, [r5, #12]
 800dcea:	789a      	ldrb	r2, [r3, #2]
 800dcec:	2a5f      	cmp	r2, #95	; 0x5f
 800dcee:	d03b      	beq.n	800dd68 <d_name+0x340>
 800dcf0:	696b      	ldr	r3, [r5, #20]
 800dcf2:	69aa      	ldr	r2, [r5, #24]
 800dcf4:	4293      	cmp	r3, r2
 800dcf6:	daf4      	bge.n	800dce2 <d_name+0x2ba>
 800dcf8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800dcfc:	6928      	ldr	r0, [r5, #16]
 800dcfe:	0089      	lsls	r1, r1, #2
 800dd00:	3301      	adds	r3, #1
 800dd02:	1842      	adds	r2, r0, r1
 800dd04:	616b      	str	r3, [r5, #20]
 800dd06:	d0ec      	beq.n	800dce2 <d_name+0x2ba>
 800dd08:	4c1e      	ldr	r4, [pc, #120]	; (800dd84 <d_name+0x35c>)
 800dd0a:	2700      	movs	r7, #0
 800dd0c:	5447      	strb	r7, [r0, r1]
 800dd0e:	210e      	movs	r1, #14
 800dd10:	4613      	mov	r3, r2
 800dd12:	6054      	str	r4, [r2, #4]
 800dd14:	6091      	str	r1, [r2, #8]
 800dd16:	e771      	b.n	800dbfc <d_name+0x1d4>
 800dd18:	4628      	mov	r0, r5
 800dd1a:	f7f8 fe4f 	bl	80069bc <d_template_param>
 800dd1e:	2f00      	cmp	r7, #0
 800dd20:	f47f af7d 	bne.w	800dc1e <d_name+0x1f6>
 800dd24:	e7a0      	b.n	800dc68 <d_name+0x240>
 800dd26:	3302      	adds	r3, #2
 800dd28:	60eb      	str	r3, [r5, #12]
 800dd2a:	4628      	mov	r0, r5
 800dd2c:	f7f8 fe2e 	bl	800698c <d_compact_number>
 800dd30:	1e07      	subs	r7, r0, #0
 800dd32:	f6ff ae96 	blt.w	800da62 <d_name+0x3a>
 800dd36:	4628      	mov	r0, r5
 800dd38:	f7ff fe76 	bl	800da28 <d_name>
 800dd3c:	4604      	mov	r4, r0
 800dd3e:	2800      	cmp	r0, #0
 800dd40:	f43f af4c 	beq.w	800dbdc <d_name+0x1b4>
 800dd44:	7803      	ldrb	r3, [r0, #0]
 800dd46:	2b44      	cmp	r3, #68	; 0x44
 800dd48:	f43f af48 	beq.w	800dbdc <d_name+0x1b4>
 800dd4c:	2b46      	cmp	r3, #70	; 0x46
 800dd4e:	f43f af45 	beq.w	800dbdc <d_name+0x1b4>
 800dd52:	e73b      	b.n	800dbcc <d_name+0x1a4>
 800dd54:	4628      	mov	r0, r5
 800dd56:	3301      	adds	r3, #1
 800dd58:	f840 3f0c 	str.w	r3, [r0, #12]!
 800dd5c:	f7f8 fdd2 	bl	8006904 <d_number.isra.0>
 800dd60:	2800      	cmp	r0, #0
 800dd62:	f6bf af38 	bge.w	800dbd6 <d_name+0x1ae>
 800dd66:	e67c      	b.n	800da62 <d_name+0x3a>
 800dd68:	4628      	mov	r0, r5
 800dd6a:	3303      	adds	r3, #3
 800dd6c:	f840 3f0c 	str.w	r3, [r0, #12]!
 800dd70:	f7f8 fdc8 	bl	8006904 <d_number.isra.0>
 800dd74:	2800      	cmp	r0, #0
 800dd76:	dabb      	bge.n	800dcf0 <d_name+0x2c8>
 800dd78:	e673      	b.n	800da62 <d_name+0x3a>
 800dd7a:	bf00      	nop
 800dd7c:	100803ff 	.word	0x100803ff
 800dd80:	08012fc4 	.word	0x08012fc4
 800dd84:	08012fb4 	.word	0x08012fb4
 800dd88:	f8c9 7000 	str.w	r7, [r9]
 800dd8c:	2f00      	cmp	r7, #0
 800dd8e:	f43f ae68 	beq.w	800da62 <d_name+0x3a>
 800dd92:	f1b8 0f00 	cmp.w	r8, #0
 800dd96:	d004      	beq.n	800dda2 <d_name+0x37a>
 800dd98:	9b01      	ldr	r3, [sp, #4]
 800dd9a:	f8cd 8004 	str.w	r8, [sp, #4]
 800dd9e:	f8c8 3004 	str.w	r3, [r8, #4]
 800dda2:	68eb      	ldr	r3, [r5, #12]
 800dda4:	781a      	ldrb	r2, [r3, #0]
 800dda6:	2a45      	cmp	r2, #69	; 0x45
 800dda8:	f47f ae5b 	bne.w	800da62 <d_name+0x3a>
 800ddac:	3301      	adds	r3, #1
 800ddae:	60eb      	str	r3, [r5, #12]
 800ddb0:	9801      	ldr	r0, [sp, #4]
 800ddb2:	e65c      	b.n	800da6e <d_name+0x46>

0800ddb4 <d_encoding>:
 800ddb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ddb8:	68c3      	ldr	r3, [r0, #12]
 800ddba:	4605      	mov	r5, r0
 800ddbc:	781a      	ldrb	r2, [r3, #0]
 800ddbe:	2a47      	cmp	r2, #71	; 0x47
 800ddc0:	d029      	beq.n	800de16 <d_encoding+0x62>
 800ddc2:	2a54      	cmp	r2, #84	; 0x54
 800ddc4:	d027      	beq.n	800de16 <d_encoding+0x62>
 800ddc6:	460e      	mov	r6, r1
 800ddc8:	f7ff fe2e 	bl	800da28 <d_name>
 800ddcc:	4604      	mov	r4, r0
 800ddce:	b360      	cbz	r0, 800de2a <d_encoding+0x76>
 800ddd0:	b116      	cbz	r6, 800ddd8 <d_encoding+0x24>
 800ddd2:	68ab      	ldr	r3, [r5, #8]
 800ddd4:	07db      	lsls	r3, r3, #31
 800ddd6:	d52c      	bpl.n	800de32 <d_encoding+0x7e>
 800ddd8:	68eb      	ldr	r3, [r5, #12]
 800ddda:	781b      	ldrb	r3, [r3, #0]
 800dddc:	b38b      	cbz	r3, 800de42 <d_encoding+0x8e>
 800ddde:	2b45      	cmp	r3, #69	; 0x45
 800dde0:	d02f      	beq.n	800de42 <d_encoding+0x8e>
 800dde2:	4621      	mov	r1, r4
 800dde4:	780b      	ldrb	r3, [r1, #0]
 800dde6:	2b04      	cmp	r3, #4
 800dde8:	f1a3 021c 	sub.w	r2, r3, #28
 800ddec:	f000 8118 	beq.w	800e020 <d_encoding+0x26c>
 800ddf0:	f0c0 8114 	bcc.w	800e01c <d_encoding+0x268>
 800ddf4:	2a04      	cmp	r2, #4
 800ddf6:	f200 8111 	bhi.w	800e01c <d_encoding+0x268>
 800ddfa:	6849      	ldr	r1, [r1, #4]
 800ddfc:	2900      	cmp	r1, #0
 800ddfe:	d1f1      	bne.n	800dde4 <d_encoding+0x30>
 800de00:	4628      	mov	r0, r5
 800de02:	f7ff fdd3 	bl	800d9ac <d_bare_function_type>
 800de06:	4622      	mov	r2, r4
 800de08:	4603      	mov	r3, r0
 800de0a:	2103      	movs	r1, #3
 800de0c:	4628      	mov	r0, r5
 800de0e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de12:	f7f8 bc31 	b.w	8006678 <d_make_comp>
 800de16:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800de18:	f101 0214 	add.w	r2, r1, #20
 800de1c:	632a      	str	r2, [r5, #48]	; 0x30
 800de1e:	781a      	ldrb	r2, [r3, #0]
 800de20:	2a54      	cmp	r2, #84	; 0x54
 800de22:	d011      	beq.n	800de48 <d_encoding+0x94>
 800de24:	2a47      	cmp	r2, #71	; 0x47
 800de26:	f000 8085 	beq.w	800df34 <d_encoding+0x180>
 800de2a:	2000      	movs	r0, #0
 800de2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de30:	6864      	ldr	r4, [r4, #4]
 800de32:	7823      	ldrb	r3, [r4, #0]
 800de34:	f1a3 021c 	sub.w	r2, r3, #28
 800de38:	2a04      	cmp	r2, #4
 800de3a:	d9f9      	bls.n	800de30 <d_encoding+0x7c>
 800de3c:	2b02      	cmp	r3, #2
 800de3e:	f000 815f 	beq.w	800e100 <d_encoding+0x34c>
 800de42:	4620      	mov	r0, r4
 800de44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de48:	1c5a      	adds	r2, r3, #1
 800de4a:	60ea      	str	r2, [r5, #12]
 800de4c:	785a      	ldrb	r2, [r3, #1]
 800de4e:	2a00      	cmp	r2, #0
 800de50:	d0eb      	beq.n	800de2a <d_encoding+0x76>
 800de52:	1c9a      	adds	r2, r3, #2
 800de54:	60ea      	str	r2, [r5, #12]
 800de56:	785b      	ldrb	r3, [r3, #1]
 800de58:	3b43      	subs	r3, #67	; 0x43
 800de5a:	2b33      	cmp	r3, #51	; 0x33
 800de5c:	d8e5      	bhi.n	800de2a <d_encoding+0x76>
 800de5e:	a201      	add	r2, pc, #4	; (adr r2, 800de64 <d_encoding+0xb0>)
 800de60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de64:	0800e381 	.word	0x0800e381
 800de68:	0800de2b 	.word	0x0800de2b
 800de6c:	0800de2b 	.word	0x0800de2b
 800de70:	0800e36b 	.word	0x0800e36b
 800de74:	0800de2b 	.word	0x0800de2b
 800de78:	0800e355 	.word	0x0800e355
 800de7c:	0800e33f 	.word	0x0800e33f
 800de80:	0800e329 	.word	0x0800e329
 800de84:	0800de2b 	.word	0x0800de2b
 800de88:	0800de2b 	.word	0x0800de2b
 800de8c:	0800de2b 	.word	0x0800de2b
 800de90:	0800de2b 	.word	0x0800de2b
 800de94:	0800de2b 	.word	0x0800de2b
 800de98:	0800de2b 	.word	0x0800de2b
 800de9c:	0800de2b 	.word	0x0800de2b
 800dea0:	0800de2b 	.word	0x0800de2b
 800dea4:	0800e313 	.word	0x0800e313
 800dea8:	0800e2f9 	.word	0x0800e2f9
 800deac:	0800de2b 	.word	0x0800de2b
 800deb0:	0800e2df 	.word	0x0800e2df
 800deb4:	0800e2a3 	.word	0x0800e2a3
 800deb8:	0800de2b 	.word	0x0800de2b
 800debc:	0800de2b 	.word	0x0800de2b
 800dec0:	0800de2b 	.word	0x0800de2b
 800dec4:	0800de2b 	.word	0x0800de2b
 800dec8:	0800de2b 	.word	0x0800de2b
 800decc:	0800de2b 	.word	0x0800de2b
 800ded0:	0800de2b 	.word	0x0800de2b
 800ded4:	0800de2b 	.word	0x0800de2b
 800ded8:	0800de2b 	.word	0x0800de2b
 800dedc:	0800de2b 	.word	0x0800de2b
 800dee0:	0800de2b 	.word	0x0800de2b
 800dee4:	0800e26f 	.word	0x0800e26f
 800dee8:	0800de2b 	.word	0x0800de2b
 800deec:	0800de2b 	.word	0x0800de2b
 800def0:	0800de2b 	.word	0x0800de2b
 800def4:	0800de2b 	.word	0x0800de2b
 800def8:	0800e2b9 	.word	0x0800e2b9
 800defc:	0800de2b 	.word	0x0800de2b
 800df00:	0800de2b 	.word	0x0800de2b
 800df04:	0800de2b 	.word	0x0800de2b
 800df08:	0800de2b 	.word	0x0800de2b
 800df0c:	0800de2b 	.word	0x0800de2b
 800df10:	0800de2b 	.word	0x0800de2b
 800df14:	0800de2b 	.word	0x0800de2b
 800df18:	0800de2b 	.word	0x0800de2b
 800df1c:	0800de2b 	.word	0x0800de2b
 800df20:	0800de2b 	.word	0x0800de2b
 800df24:	0800de2b 	.word	0x0800de2b
 800df28:	0800de2b 	.word	0x0800de2b
 800df2c:	0800de2b 	.word	0x0800de2b
 800df30:	0800e249 	.word	0x0800e249
 800df34:	1c5a      	adds	r2, r3, #1
 800df36:	60ea      	str	r2, [r5, #12]
 800df38:	785a      	ldrb	r2, [r3, #1]
 800df3a:	2a00      	cmp	r2, #0
 800df3c:	f43f af75 	beq.w	800de2a <d_encoding+0x76>
 800df40:	1c9a      	adds	r2, r3, #2
 800df42:	60ea      	str	r2, [r5, #12]
 800df44:	785a      	ldrb	r2, [r3, #1]
 800df46:	3a41      	subs	r2, #65	; 0x41
 800df48:	2a31      	cmp	r2, #49	; 0x31
 800df4a:	f63f af6e 	bhi.w	800de2a <d_encoding+0x76>
 800df4e:	a101      	add	r1, pc, #4	; (adr r1, 800df54 <d_encoding+0x1a0>)
 800df50:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800df54:	0800e205 	.word	0x0800e205
 800df58:	0800de2b 	.word	0x0800de2b
 800df5c:	0800de2b 	.word	0x0800de2b
 800df60:	0800de2b 	.word	0x0800de2b
 800df64:	0800de2b 	.word	0x0800de2b
 800df68:	0800de2b 	.word	0x0800de2b
 800df6c:	0800de2b 	.word	0x0800de2b
 800df70:	0800de2b 	.word	0x0800de2b
 800df74:	0800de2b 	.word	0x0800de2b
 800df78:	0800de2b 	.word	0x0800de2b
 800df7c:	0800de2b 	.word	0x0800de2b
 800df80:	0800de2b 	.word	0x0800de2b
 800df84:	0800de2b 	.word	0x0800de2b
 800df88:	0800de2b 	.word	0x0800de2b
 800df8c:	0800de2b 	.word	0x0800de2b
 800df90:	0800de2b 	.word	0x0800de2b
 800df94:	0800de2b 	.word	0x0800de2b
 800df98:	0800e1e7 	.word	0x0800e1e7
 800df9c:	0800de2b 	.word	0x0800de2b
 800dfa0:	0800e21d 	.word	0x0800e21d
 800dfa4:	0800de2b 	.word	0x0800de2b
 800dfa8:	0800e1d1 	.word	0x0800e1d1
 800dfac:	0800de2b 	.word	0x0800de2b
 800dfb0:	0800de2b 	.word	0x0800de2b
 800dfb4:	0800de2b 	.word	0x0800de2b
 800dfb8:	0800de2b 	.word	0x0800de2b
 800dfbc:	0800de2b 	.word	0x0800de2b
 800dfc0:	0800de2b 	.word	0x0800de2b
 800dfc4:	0800de2b 	.word	0x0800de2b
 800dfc8:	0800de2b 	.word	0x0800de2b
 800dfcc:	0800de2b 	.word	0x0800de2b
 800dfd0:	0800de2b 	.word	0x0800de2b
 800dfd4:	0800de2b 	.word	0x0800de2b
 800dfd8:	0800de2b 	.word	0x0800de2b
 800dfdc:	0800de2b 	.word	0x0800de2b
 800dfe0:	0800de2b 	.word	0x0800de2b
 800dfe4:	0800de2b 	.word	0x0800de2b
 800dfe8:	0800de2b 	.word	0x0800de2b
 800dfec:	0800de2b 	.word	0x0800de2b
 800dff0:	0800de2b 	.word	0x0800de2b
 800dff4:	0800de2b 	.word	0x0800de2b
 800dff8:	0800de2b 	.word	0x0800de2b
 800dffc:	0800de2b 	.word	0x0800de2b
 800e000:	0800de2b 	.word	0x0800de2b
 800e004:	0800de2b 	.word	0x0800de2b
 800e008:	0800de2b 	.word	0x0800de2b
 800e00c:	0800de2b 	.word	0x0800de2b
 800e010:	0800de2b 	.word	0x0800de2b
 800e014:	0800de2b 	.word	0x0800de2b
 800e018:	0800e127 	.word	0x0800e127
 800e01c:	2100      	movs	r1, #0
 800e01e:	e6ef      	b.n	800de00 <d_encoding+0x4c>
 800e020:	684a      	ldr	r2, [r1, #4]
 800e022:	2a00      	cmp	r2, #0
 800e024:	d07d      	beq.n	800e122 <d_encoding+0x36e>
 800e026:	7813      	ldrb	r3, [r2, #0]
 800e028:	3b01      	subs	r3, #1
 800e02a:	2b32      	cmp	r3, #50	; 0x32
 800e02c:	d879      	bhi.n	800e122 <d_encoding+0x36e>
 800e02e:	a101      	add	r1, pc, #4	; (adr r1, 800e034 <d_encoding+0x280>)
 800e030:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e034:	0800e11d 	.word	0x0800e11d
 800e038:	0800e11d 	.word	0x0800e11d
 800e03c:	0800e123 	.word	0x0800e123
 800e040:	0800e123 	.word	0x0800e123
 800e044:	0800e123 	.word	0x0800e123
 800e048:	0800e123 	.word	0x0800e123
 800e04c:	0800e01d 	.word	0x0800e01d
 800e050:	0800e01d 	.word	0x0800e01d
 800e054:	0800e123 	.word	0x0800e123
 800e058:	0800e123 	.word	0x0800e123
 800e05c:	0800e123 	.word	0x0800e123
 800e060:	0800e123 	.word	0x0800e123
 800e064:	0800e123 	.word	0x0800e123
 800e068:	0800e123 	.word	0x0800e123
 800e06c:	0800e123 	.word	0x0800e123
 800e070:	0800e123 	.word	0x0800e123
 800e074:	0800e123 	.word	0x0800e123
 800e078:	0800e123 	.word	0x0800e123
 800e07c:	0800e123 	.word	0x0800e123
 800e080:	0800e123 	.word	0x0800e123
 800e084:	0800e123 	.word	0x0800e123
 800e088:	0800e123 	.word	0x0800e123
 800e08c:	0800e123 	.word	0x0800e123
 800e090:	0800e123 	.word	0x0800e123
 800e094:	0800e123 	.word	0x0800e123
 800e098:	0800e123 	.word	0x0800e123
 800e09c:	0800e123 	.word	0x0800e123
 800e0a0:	0800e123 	.word	0x0800e123
 800e0a4:	0800e123 	.word	0x0800e123
 800e0a8:	0800e123 	.word	0x0800e123
 800e0ac:	0800e123 	.word	0x0800e123
 800e0b0:	0800e123 	.word	0x0800e123
 800e0b4:	0800e123 	.word	0x0800e123
 800e0b8:	0800e123 	.word	0x0800e123
 800e0bc:	0800e123 	.word	0x0800e123
 800e0c0:	0800e123 	.word	0x0800e123
 800e0c4:	0800e123 	.word	0x0800e123
 800e0c8:	0800e123 	.word	0x0800e123
 800e0cc:	0800e123 	.word	0x0800e123
 800e0d0:	0800e123 	.word	0x0800e123
 800e0d4:	0800e123 	.word	0x0800e123
 800e0d8:	0800e123 	.word	0x0800e123
 800e0dc:	0800e123 	.word	0x0800e123
 800e0e0:	0800e123 	.word	0x0800e123
 800e0e4:	0800e123 	.word	0x0800e123
 800e0e8:	0800e123 	.word	0x0800e123
 800e0ec:	0800e123 	.word	0x0800e123
 800e0f0:	0800e123 	.word	0x0800e123
 800e0f4:	0800e123 	.word	0x0800e123
 800e0f8:	0800e123 	.word	0x0800e123
 800e0fc:	0800e01d 	.word	0x0800e01d
 800e100:	68a2      	ldr	r2, [r4, #8]
 800e102:	7813      	ldrb	r3, [r2, #0]
 800e104:	3b1c      	subs	r3, #28
 800e106:	2b04      	cmp	r3, #4
 800e108:	d804      	bhi.n	800e114 <d_encoding+0x360>
 800e10a:	6852      	ldr	r2, [r2, #4]
 800e10c:	7813      	ldrb	r3, [r2, #0]
 800e10e:	3b1c      	subs	r3, #28
 800e110:	2b04      	cmp	r3, #4
 800e112:	d9fa      	bls.n	800e10a <d_encoding+0x356>
 800e114:	60a2      	str	r2, [r4, #8]
 800e116:	4620      	mov	r0, r4
 800e118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e11c:	6892      	ldr	r2, [r2, #8]
 800e11e:	2a00      	cmp	r2, #0
 800e120:	d181      	bne.n	800e026 <d_encoding+0x272>
 800e122:	2101      	movs	r1, #1
 800e124:	e66c      	b.n	800de00 <d_encoding+0x4c>
 800e126:	f105 000c 	add.w	r0, r5, #12
 800e12a:	f7f8 fbeb 	bl	8006904 <d_number.isra.0>
 800e12e:	2801      	cmp	r0, #1
 800e130:	f77f ae7b 	ble.w	800de2a <d_encoding+0x76>
 800e134:	68eb      	ldr	r3, [r5, #12]
 800e136:	781a      	ldrb	r2, [r3, #0]
 800e138:	2a00      	cmp	r2, #0
 800e13a:	f43f ae76 	beq.w	800de2a <d_encoding+0x76>
 800e13e:	1c5f      	adds	r7, r3, #1
 800e140:	60ef      	str	r7, [r5, #12]
 800e142:	781b      	ldrb	r3, [r3, #0]
 800e144:	2b5f      	cmp	r3, #95	; 0x5f
 800e146:	f47f ae70 	bne.w	800de2a <d_encoding+0x76>
 800e14a:	2200      	movs	r2, #0
 800e14c:	4690      	mov	r8, r2
 800e14e:	1e46      	subs	r6, r0, #1
 800e150:	f04f 093f 	mov.w	r9, #63	; 0x3f
 800e154:	783b      	ldrb	r3, [r7, #0]
 800e156:	2b00      	cmp	r3, #0
 800e158:	f43f ae67 	beq.w	800de2a <d_encoding+0x76>
 800e15c:	2b24      	cmp	r3, #36	; 0x24
 800e15e:	f000 8135 	beq.w	800e3cc <d_encoding+0x618>
 800e162:	463c      	mov	r4, r7
 800e164:	2100      	movs	r1, #0
 800e166:	e004      	b.n	800e172 <d_encoding+0x3be>
 800e168:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e16c:	b123      	cbz	r3, 800e178 <d_encoding+0x3c4>
 800e16e:	2b24      	cmp	r3, #36	; 0x24
 800e170:	d002      	beq.n	800e178 <d_encoding+0x3c4>
 800e172:	3101      	adds	r1, #1
 800e174:	42b1      	cmp	r1, r6
 800e176:	dbf7      	blt.n	800e168 <d_encoding+0x3b4>
 800e178:	696b      	ldr	r3, [r5, #20]
 800e17a:	69a8      	ldr	r0, [r5, #24]
 800e17c:	4283      	cmp	r3, r0
 800e17e:	f280 811f 	bge.w	800e3c0 <d_encoding+0x60c>
 800e182:	6928      	ldr	r0, [r5, #16]
 800e184:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 800e188:	f103 0e01 	add.w	lr, r3, #1
 800e18c:	eb10 0384 	adds.w	r3, r0, r4, lsl #2
 800e190:	f8c5 e014 	str.w	lr, [r5, #20]
 800e194:	f000 8114 	beq.w	800e3c0 <d_encoding+0x60c>
 800e198:	f800 8024 	strb.w	r8, [r0, r4, lsl #2]
 800e19c:	605f      	str	r7, [r3, #4]
 800e19e:	6099      	str	r1, [r3, #8]
 800e1a0:	68ef      	ldr	r7, [r5, #12]
 800e1a2:	1a76      	subs	r6, r6, r1
 800e1a4:	440f      	add	r7, r1
 800e1a6:	60ef      	str	r7, [r5, #12]
 800e1a8:	2a00      	cmp	r2, #0
 800e1aa:	f000 812c 	beq.w	800e406 <d_encoding+0x652>
 800e1ae:	213e      	movs	r1, #62	; 0x3e
 800e1b0:	4628      	mov	r0, r5
 800e1b2:	f7f8 fa61 	bl	8006678 <d_make_comp>
 800e1b6:	4602      	mov	r2, r0
 800e1b8:	2800      	cmp	r0, #0
 800e1ba:	f43f ae36 	beq.w	800de2a <d_encoding+0x76>
 800e1be:	2e00      	cmp	r6, #0
 800e1c0:	dcc8      	bgt.n	800e154 <d_encoding+0x3a0>
 800e1c2:	4628      	mov	r0, r5
 800e1c4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	213d      	movs	r1, #61	; 0x3d
 800e1cc:	f7f8 ba54 	b.w	8006678 <d_make_comp>
 800e1d0:	4628      	mov	r0, r5
 800e1d2:	f7ff fc29 	bl	800da28 <d_name>
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	4602      	mov	r2, r0
 800e1da:	2113      	movs	r1, #19
 800e1dc:	4628      	mov	r0, r5
 800e1de:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1e2:	f7f8 ba49 	b.w	8006678 <d_make_comp>
 800e1e6:	4628      	mov	r0, r5
 800e1e8:	f7ff fc1e 	bl	800da28 <d_name>
 800e1ec:	4604      	mov	r4, r0
 800e1ee:	4628      	mov	r0, r5
 800e1f0:	f7f8 fbb0 	bl	8006954 <d_number_component>
 800e1f4:	4622      	mov	r2, r4
 800e1f6:	4603      	mov	r3, r0
 800e1f8:	2116      	movs	r1, #22
 800e1fa:	4628      	mov	r0, r5
 800e1fc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e200:	f7f8 ba3a 	b.w	8006678 <d_make_comp>
 800e204:	2100      	movs	r1, #0
 800e206:	4628      	mov	r0, r5
 800e208:	f7ff fdd4 	bl	800ddb4 <d_encoding>
 800e20c:	2300      	movs	r3, #0
 800e20e:	4602      	mov	r2, r0
 800e210:	2117      	movs	r1, #23
 800e212:	4628      	mov	r0, r5
 800e214:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e218:	f7f8 ba2e 	b.w	8006678 <d_make_comp>
 800e21c:	789a      	ldrb	r2, [r3, #2]
 800e21e:	2100      	movs	r1, #0
 800e220:	4628      	mov	r0, r5
 800e222:	2a00      	cmp	r2, #0
 800e224:	f000 80f1 	beq.w	800e40a <d_encoding+0x656>
 800e228:	1cda      	adds	r2, r3, #3
 800e22a:	60ea      	str	r2, [r5, #12]
 800e22c:	789b      	ldrb	r3, [r3, #2]
 800e22e:	2b6e      	cmp	r3, #110	; 0x6e
 800e230:	f040 80eb 	bne.w	800e40a <d_encoding+0x656>
 800e234:	f7ff fdbe 	bl	800ddb4 <d_encoding>
 800e238:	2300      	movs	r3, #0
 800e23a:	4602      	mov	r2, r0
 800e23c:	2148      	movs	r1, #72	; 0x48
 800e23e:	4628      	mov	r0, r5
 800e240:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e244:	f7f8 ba18 	b.w	8006678 <d_make_comp>
 800e248:	2176      	movs	r1, #118	; 0x76
 800e24a:	4628      	mov	r0, r5
 800e24c:	f7f8 fd16 	bl	8006c7c <d_call_offset>
 800e250:	2800      	cmp	r0, #0
 800e252:	f43f adea 	beq.w	800de2a <d_encoding+0x76>
 800e256:	2100      	movs	r1, #0
 800e258:	4628      	mov	r0, r5
 800e25a:	f7ff fdab 	bl	800ddb4 <d_encoding>
 800e25e:	2300      	movs	r3, #0
 800e260:	4602      	mov	r2, r0
 800e262:	2110      	movs	r1, #16
 800e264:	4628      	mov	r0, r5
 800e266:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e26a:	f7f8 ba05 	b.w	8006678 <d_make_comp>
 800e26e:	2100      	movs	r1, #0
 800e270:	4628      	mov	r0, r5
 800e272:	f7f8 fd03 	bl	8006c7c <d_call_offset>
 800e276:	2800      	cmp	r0, #0
 800e278:	f43f add7 	beq.w	800de2a <d_encoding+0x76>
 800e27c:	2100      	movs	r1, #0
 800e27e:	4628      	mov	r0, r5
 800e280:	f7f8 fcfc 	bl	8006c7c <d_call_offset>
 800e284:	2800      	cmp	r0, #0
 800e286:	f43f add0 	beq.w	800de2a <d_encoding+0x76>
 800e28a:	2100      	movs	r1, #0
 800e28c:	4628      	mov	r0, r5
 800e28e:	f7ff fd91 	bl	800ddb4 <d_encoding>
 800e292:	2300      	movs	r3, #0
 800e294:	4602      	mov	r2, r0
 800e296:	2111      	movs	r1, #17
 800e298:	4628      	mov	r0, r5
 800e29a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e29e:	f7f8 b9eb 	b.w	8006678 <d_make_comp>
 800e2a2:	4628      	mov	r0, r5
 800e2a4:	f7ff fbc0 	bl	800da28 <d_name>
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	4602      	mov	r2, r0
 800e2ac:	2115      	movs	r1, #21
 800e2ae:	4628      	mov	r0, r5
 800e2b0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2b4:	f7f8 b9e0 	b.w	8006678 <d_make_comp>
 800e2b8:	2168      	movs	r1, #104	; 0x68
 800e2ba:	4628      	mov	r0, r5
 800e2bc:	f7f8 fcde 	bl	8006c7c <d_call_offset>
 800e2c0:	2800      	cmp	r0, #0
 800e2c2:	f43f adb2 	beq.w	800de2a <d_encoding+0x76>
 800e2c6:	2100      	movs	r1, #0
 800e2c8:	4628      	mov	r0, r5
 800e2ca:	f7ff fd73 	bl	800ddb4 <d_encoding>
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	4602      	mov	r2, r0
 800e2d2:	210f      	movs	r1, #15
 800e2d4:	4628      	mov	r0, r5
 800e2d6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2da:	f7f8 b9cd 	b.w	8006678 <d_make_comp>
 800e2de:	310f      	adds	r1, #15
 800e2e0:	6329      	str	r1, [r5, #48]	; 0x30
 800e2e2:	4628      	mov	r0, r5
 800e2e4:	f7fe fdae 	bl	800ce44 <d_type>
 800e2e8:	2300      	movs	r3, #0
 800e2ea:	4602      	mov	r2, r0
 800e2ec:	2109      	movs	r1, #9
 800e2ee:	4628      	mov	r0, r5
 800e2f0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2f4:	f7f8 b9c0 	b.w	8006678 <d_make_comp>
 800e2f8:	310a      	adds	r1, #10
 800e2fa:	6329      	str	r1, [r5, #48]	; 0x30
 800e2fc:	4628      	mov	r0, r5
 800e2fe:	f7fe fda1 	bl	800ce44 <d_type>
 800e302:	2300      	movs	r3, #0
 800e304:	4602      	mov	r2, r0
 800e306:	210a      	movs	r1, #10
 800e308:	4628      	mov	r0, r5
 800e30a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e30e:	f7f8 b9b3 	b.w	8006678 <d_make_comp>
 800e312:	4628      	mov	r0, r5
 800e314:	f7fe fd96 	bl	800ce44 <d_type>
 800e318:	2300      	movs	r3, #0
 800e31a:	4602      	mov	r2, r0
 800e31c:	210d      	movs	r1, #13
 800e31e:	4628      	mov	r0, r5
 800e320:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e324:	f7f8 b9a8 	b.w	8006678 <d_make_comp>
 800e328:	4628      	mov	r0, r5
 800e32a:	f7fe fd8b 	bl	800ce44 <d_type>
 800e32e:	2300      	movs	r3, #0
 800e330:	4602      	mov	r2, r0
 800e332:	2112      	movs	r1, #18
 800e334:	4628      	mov	r0, r5
 800e336:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e33a:	f7f8 b99d 	b.w	8006678 <d_make_comp>
 800e33e:	4628      	mov	r0, r5
 800e340:	f7fe fd80 	bl	800ce44 <d_type>
 800e344:	2300      	movs	r3, #0
 800e346:	4602      	mov	r2, r0
 800e348:	210c      	movs	r1, #12
 800e34a:	4628      	mov	r0, r5
 800e34c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e350:	f7f8 b992 	b.w	8006678 <d_make_comp>
 800e354:	4628      	mov	r0, r5
 800e356:	f7ff fb67 	bl	800da28 <d_name>
 800e35a:	2300      	movs	r3, #0
 800e35c:	4602      	mov	r2, r0
 800e35e:	2114      	movs	r1, #20
 800e360:	4628      	mov	r0, r5
 800e362:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e366:	f7f8 b987 	b.w	8006678 <d_make_comp>
 800e36a:	4628      	mov	r0, r5
 800e36c:	f7fe fd6a 	bl	800ce44 <d_type>
 800e370:	2300      	movs	r3, #0
 800e372:	4602      	mov	r2, r0
 800e374:	210e      	movs	r1, #14
 800e376:	4628      	mov	r0, r5
 800e378:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e37c:	f7f8 b97c 	b.w	8006678 <d_make_comp>
 800e380:	4628      	mov	r0, r5
 800e382:	f7fe fd5f 	bl	800ce44 <d_type>
 800e386:	4604      	mov	r4, r0
 800e388:	f105 000c 	add.w	r0, r5, #12
 800e38c:	f7f8 faba 	bl	8006904 <d_number.isra.0>
 800e390:	2800      	cmp	r0, #0
 800e392:	f6ff ad4a 	blt.w	800de2a <d_encoding+0x76>
 800e396:	68eb      	ldr	r3, [r5, #12]
 800e398:	781a      	ldrb	r2, [r3, #0]
 800e39a:	2a5f      	cmp	r2, #95	; 0x5f
 800e39c:	f47f ad45 	bne.w	800de2a <d_encoding+0x76>
 800e3a0:	3301      	adds	r3, #1
 800e3a2:	60eb      	str	r3, [r5, #12]
 800e3a4:	4628      	mov	r0, r5
 800e3a6:	f7fe fd4d 	bl	800ce44 <d_type>
 800e3aa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800e3ac:	4602      	mov	r2, r0
 800e3ae:	1d59      	adds	r1, r3, #5
 800e3b0:	6329      	str	r1, [r5, #48]	; 0x30
 800e3b2:	4623      	mov	r3, r4
 800e3b4:	4628      	mov	r0, r5
 800e3b6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3ba:	210b      	movs	r1, #11
 800e3bc:	f7f8 b95c 	b.w	8006678 <d_make_comp>
 800e3c0:	68eb      	ldr	r3, [r5, #12]
 800e3c2:	2000      	movs	r0, #0
 800e3c4:	4419      	add	r1, r3
 800e3c6:	60e9      	str	r1, [r5, #12]
 800e3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3cc:	787b      	ldrb	r3, [r7, #1]
 800e3ce:	2b53      	cmp	r3, #83	; 0x53
 800e3d0:	d027      	beq.n	800e422 <d_encoding+0x66e>
 800e3d2:	2b5f      	cmp	r3, #95	; 0x5f
 800e3d4:	d023      	beq.n	800e41e <d_encoding+0x66a>
 800e3d6:	2b24      	cmp	r3, #36	; 0x24
 800e3d8:	f47f ad27 	bne.w	800de2a <d_encoding+0x76>
 800e3dc:	4618      	mov	r0, r3
 800e3de:	696b      	ldr	r3, [r5, #20]
 800e3e0:	69a9      	ldr	r1, [r5, #24]
 800e3e2:	428b      	cmp	r3, r1
 800e3e4:	da1f      	bge.n	800e426 <d_encoding+0x672>
 800e3e6:	692c      	ldr	r4, [r5, #16]
 800e3e8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800e3ec:	1c5f      	adds	r7, r3, #1
 800e3ee:	eb14 0381 	adds.w	r3, r4, r1, lsl #2
 800e3f2:	616f      	str	r7, [r5, #20]
 800e3f4:	d017      	beq.n	800e426 <d_encoding+0x672>
 800e3f6:	f804 9021 	strb.w	r9, [r4, r1, lsl #2]
 800e3fa:	6058      	str	r0, [r3, #4]
 800e3fc:	68ef      	ldr	r7, [r5, #12]
 800e3fe:	3e02      	subs	r6, #2
 800e400:	3702      	adds	r7, #2
 800e402:	60ef      	str	r7, [r5, #12]
 800e404:	e6d0      	b.n	800e1a8 <d_encoding+0x3f4>
 800e406:	461a      	mov	r2, r3
 800e408:	e6d9      	b.n	800e1be <d_encoding+0x40a>
 800e40a:	f7ff fcd3 	bl	800ddb4 <d_encoding>
 800e40e:	2300      	movs	r3, #0
 800e410:	4602      	mov	r2, r0
 800e412:	2147      	movs	r1, #71	; 0x47
 800e414:	4628      	mov	r0, r5
 800e416:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e41a:	f7f8 b92d 	b.w	8006678 <d_make_comp>
 800e41e:	202e      	movs	r0, #46	; 0x2e
 800e420:	e7dd      	b.n	800e3de <d_encoding+0x62a>
 800e422:	202f      	movs	r0, #47	; 0x2f
 800e424:	e7db      	b.n	800e3de <d_encoding+0x62a>
 800e426:	68eb      	ldr	r3, [r5, #12]
 800e428:	2000      	movs	r0, #0
 800e42a:	3302      	adds	r3, #2
 800e42c:	60eb      	str	r3, [r5, #12]
 800e42e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e432:	bf00      	nop

0800e434 <d_expr_primary>:
 800e434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e436:	68c2      	ldr	r2, [r0, #12]
 800e438:	7813      	ldrb	r3, [r2, #0]
 800e43a:	2b4c      	cmp	r3, #76	; 0x4c
 800e43c:	d001      	beq.n	800e442 <d_expr_primary+0xe>
 800e43e:	2000      	movs	r0, #0
 800e440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e442:	1c53      	adds	r3, r2, #1
 800e444:	60c3      	str	r3, [r0, #12]
 800e446:	7851      	ldrb	r1, [r2, #1]
 800e448:	4605      	mov	r5, r0
 800e44a:	295f      	cmp	r1, #95	; 0x5f
 800e44c:	d03e      	beq.n	800e4cc <d_expr_primary+0x98>
 800e44e:	295a      	cmp	r1, #90	; 0x5a
 800e450:	d043      	beq.n	800e4da <d_expr_primary+0xa6>
 800e452:	f7fe fcf7 	bl	800ce44 <d_type>
 800e456:	2800      	cmp	r0, #0
 800e458:	d0f1      	beq.n	800e43e <d_expr_primary+0xa>
 800e45a:	7803      	ldrb	r3, [r0, #0]
 800e45c:	2b27      	cmp	r3, #39	; 0x27
 800e45e:	d04a      	beq.n	800e4f6 <d_expr_primary+0xc2>
 800e460:	68ee      	ldr	r6, [r5, #12]
 800e462:	7833      	ldrb	r3, [r6, #0]
 800e464:	2b6e      	cmp	r3, #110	; 0x6e
 800e466:	d04f      	beq.n	800e508 <d_expr_primary+0xd4>
 800e468:	213b      	movs	r1, #59	; 0x3b
 800e46a:	2b45      	cmp	r3, #69	; 0x45
 800e46c:	d052      	beq.n	800e514 <d_expr_primary+0xe0>
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d0e5      	beq.n	800e43e <d_expr_primary+0xa>
 800e472:	4633      	mov	r3, r6
 800e474:	e001      	b.n	800e47a <d_expr_primary+0x46>
 800e476:	2c00      	cmp	r4, #0
 800e478:	d0e1      	beq.n	800e43e <d_expr_primary+0xa>
 800e47a:	3301      	adds	r3, #1
 800e47c:	60eb      	str	r3, [r5, #12]
 800e47e:	781c      	ldrb	r4, [r3, #0]
 800e480:	2c45      	cmp	r4, #69	; 0x45
 800e482:	d1f8      	bne.n	800e476 <d_expr_primary+0x42>
 800e484:	1b9c      	subs	r4, r3, r6
 800e486:	696b      	ldr	r3, [r5, #20]
 800e488:	69aa      	ldr	r2, [r5, #24]
 800e48a:	4293      	cmp	r3, r2
 800e48c:	da31      	bge.n	800e4f2 <d_expr_primary+0xbe>
 800e48e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800e492:	692f      	ldr	r7, [r5, #16]
 800e494:	0092      	lsls	r2, r2, #2
 800e496:	3301      	adds	r3, #1
 800e498:	eb17 0e02 	adds.w	lr, r7, r2
 800e49c:	616b      	str	r3, [r5, #20]
 800e49e:	d028      	beq.n	800e4f2 <d_expr_primary+0xbe>
 800e4a0:	b33e      	cbz	r6, 800e4f2 <d_expr_primary+0xbe>
 800e4a2:	b334      	cbz	r4, 800e4f2 <d_expr_primary+0xbe>
 800e4a4:	4673      	mov	r3, lr
 800e4a6:	f04f 0c00 	mov.w	ip, #0
 800e4aa:	f807 c002 	strb.w	ip, [r7, r2]
 800e4ae:	f8ce 6004 	str.w	r6, [lr, #4]
 800e4b2:	f8ce 4008 	str.w	r4, [lr, #8]
 800e4b6:	4602      	mov	r2, r0
 800e4b8:	4628      	mov	r0, r5
 800e4ba:	f7f8 f8dd 	bl	8006678 <d_make_comp>
 800e4be:	68eb      	ldr	r3, [r5, #12]
 800e4c0:	781a      	ldrb	r2, [r3, #0]
 800e4c2:	2a45      	cmp	r2, #69	; 0x45
 800e4c4:	d1bb      	bne.n	800e43e <d_expr_primary+0xa>
 800e4c6:	3301      	adds	r3, #1
 800e4c8:	60eb      	str	r3, [r5, #12]
 800e4ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4cc:	1c93      	adds	r3, r2, #2
 800e4ce:	60c3      	str	r3, [r0, #12]
 800e4d0:	7892      	ldrb	r2, [r2, #2]
 800e4d2:	2a5a      	cmp	r2, #90	; 0x5a
 800e4d4:	bf18      	it	ne
 800e4d6:	2000      	movne	r0, #0
 800e4d8:	d107      	bne.n	800e4ea <d_expr_primary+0xb6>
 800e4da:	3301      	adds	r3, #1
 800e4dc:	60eb      	str	r3, [r5, #12]
 800e4de:	2100      	movs	r1, #0
 800e4e0:	4628      	mov	r0, r5
 800e4e2:	f7ff fc67 	bl	800ddb4 <d_encoding>
 800e4e6:	68eb      	ldr	r3, [r5, #12]
 800e4e8:	781a      	ldrb	r2, [r3, #0]
 800e4ea:	2a45      	cmp	r2, #69	; 0x45
 800e4ec:	d0eb      	beq.n	800e4c6 <d_expr_primary+0x92>
 800e4ee:	2000      	movs	r0, #0
 800e4f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4f2:	2300      	movs	r3, #0
 800e4f4:	e7df      	b.n	800e4b6 <d_expr_primary+0x82>
 800e4f6:	6843      	ldr	r3, [r0, #4]
 800e4f8:	7c1a      	ldrb	r2, [r3, #16]
 800e4fa:	2a00      	cmp	r2, #0
 800e4fc:	d0b0      	beq.n	800e460 <d_expr_primary+0x2c>
 800e4fe:	685a      	ldr	r2, [r3, #4]
 800e500:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800e502:	1a9b      	subs	r3, r3, r2
 800e504:	632b      	str	r3, [r5, #48]	; 0x30
 800e506:	e7ab      	b.n	800e460 <d_expr_primary+0x2c>
 800e508:	1c72      	adds	r2, r6, #1
 800e50a:	60ea      	str	r2, [r5, #12]
 800e50c:	7873      	ldrb	r3, [r6, #1]
 800e50e:	213c      	movs	r1, #60	; 0x3c
 800e510:	4616      	mov	r6, r2
 800e512:	e7aa      	b.n	800e46a <d_expr_primary+0x36>
 800e514:	2400      	movs	r4, #0
 800e516:	e7b6      	b.n	800e486 <d_expr_primary+0x52>

0800e518 <d_demangle_callback.constprop.15>:
 800e518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e51c:	b0e5      	sub	sp, #404	; 0x194
 800e51e:	f890 9000 	ldrb.w	r9, [r0]
 800e522:	af00      	add	r7, sp, #0
 800e524:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 800e528:	4605      	mov	r5, r0
 800e52a:	460e      	mov	r6, r1
 800e52c:	607a      	str	r2, [r7, #4]
 800e52e:	f000 80ec 	beq.w	800e70a <d_demangle_callback.constprop.15+0x1f2>
 800e532:	2208      	movs	r2, #8
 800e534:	49c3      	ldr	r1, [pc, #780]	; (800e844 <d_demangle_callback.constprop.15+0x32c>)
 800e536:	4628      	mov	r0, r5
 800e538:	f002 fb4c 	bl	8010bd4 <strncmp>
 800e53c:	b978      	cbnz	r0, 800e55e <d_demangle_callback.constprop.15+0x46>
 800e53e:	7a2b      	ldrb	r3, [r5, #8]
 800e540:	2b2e      	cmp	r3, #46	; 0x2e
 800e542:	d005      	beq.n	800e550 <d_demangle_callback.constprop.15+0x38>
 800e544:	2b5f      	cmp	r3, #95	; 0x5f
 800e546:	d003      	beq.n	800e550 <d_demangle_callback.constprop.15+0x38>
 800e548:	2b24      	cmp	r3, #36	; 0x24
 800e54a:	d001      	beq.n	800e550 <d_demangle_callback.constprop.15+0x38>
 800e54c:	4680      	mov	r8, r0
 800e54e:	e008      	b.n	800e562 <d_demangle_callback.constprop.15+0x4a>
 800e550:	7a6b      	ldrb	r3, [r5, #9]
 800e552:	2b44      	cmp	r3, #68	; 0x44
 800e554:	f000 80e9 	beq.w	800e72a <d_demangle_callback.constprop.15+0x212>
 800e558:	2b49      	cmp	r3, #73	; 0x49
 800e55a:	f000 80e6 	beq.w	800e72a <d_demangle_callback.constprop.15+0x212>
 800e55e:	f04f 0800 	mov.w	r8, #0
 800e562:	4628      	mov	r0, r5
 800e564:	f000 f9ea 	bl	800e93c <strlen>
 800e568:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 800e56c:	0083      	lsls	r3, r0, #2
 800e56e:	eb03 020a 	add.w	r2, r3, sl
 800e572:	0092      	lsls	r2, r2, #2
 800e574:	3208      	adds	r2, #8
 800e576:	ebad 0d02 	sub.w	sp, sp, r2
 800e57a:	46eb      	mov	fp, sp
 800e57c:	330a      	adds	r3, #10
 800e57e:	f023 0307 	bic.w	r3, r3, #7
 800e582:	2400      	movs	r4, #0
 800e584:	ebad 0d03 	sub.w	sp, sp, r3
 800e588:	182a      	adds	r2, r5, r0
 800e58a:	2311      	movs	r3, #17
 800e58c:	f1b8 0f01 	cmp.w	r8, #1
 800e590:	f8c7 b020 	str.w	fp, [r7, #32]
 800e594:	f8c7 d02c 	str.w	sp, [r7, #44]	; 0x2c
 800e598:	f8c7 a028 	str.w	sl, [r7, #40]	; 0x28
 800e59c:	613d      	str	r5, [r7, #16]
 800e59e:	61fd      	str	r5, [r7, #28]
 800e5a0:	6378      	str	r0, [r7, #52]	; 0x34
 800e5a2:	617a      	str	r2, [r7, #20]
 800e5a4:	61bb      	str	r3, [r7, #24]
 800e5a6:	627c      	str	r4, [r7, #36]	; 0x24
 800e5a8:	633c      	str	r4, [r7, #48]	; 0x30
 800e5aa:	63bc      	str	r4, [r7, #56]	; 0x38
 800e5ac:	63fc      	str	r4, [r7, #60]	; 0x3c
 800e5ae:	643c      	str	r4, [r7, #64]	; 0x40
 800e5b0:	647c      	str	r4, [r7, #68]	; 0x44
 800e5b2:	64bc      	str	r4, [r7, #72]	; 0x48
 800e5b4:	f000 80b0 	beq.w	800e718 <d_demangle_callback.constprop.15+0x200>
 800e5b8:	f0c0 80cf 	bcc.w	800e75a <d_demangle_callback.constprop.15+0x242>
 800e5bc:	f1b8 0f03 	cmp.w	r8, #3
 800e5c0:	f200 80cb 	bhi.w	800e75a <d_demangle_callback.constprop.15+0x242>
 800e5c4:	7aea      	ldrb	r2, [r5, #11]
 800e5c6:	f1b8 0f02 	cmp.w	r8, #2
 800e5ca:	f105 030b 	add.w	r3, r5, #11
 800e5ce:	bf14      	ite	ne
 800e5d0:	f04f 0943 	movne.w	r9, #67	; 0x43
 800e5d4:	f04f 0942 	moveq.w	r9, #66	; 0x42
 800e5d8:	2a5f      	cmp	r2, #95	; 0x5f
 800e5da:	61fb      	str	r3, [r7, #28]
 800e5dc:	f000 80b0 	beq.w	800e740 <d_demangle_callback.constprop.15+0x228>
 800e5e0:	4618      	mov	r0, r3
 800e5e2:	603b      	str	r3, [r7, #0]
 800e5e4:	f000 f9aa 	bl	800e93c <strlen>
 800e5e8:	f1ba 0f00 	cmp.w	sl, #0
 800e5ec:	f340 80be 	ble.w	800e76c <d_demangle_callback.constprop.15+0x254>
 800e5f0:	2201      	movs	r2, #1
 800e5f2:	627a      	str	r2, [r7, #36]	; 0x24
 800e5f4:	f1bb 0f00 	cmp.w	fp, #0
 800e5f8:	f000 80b8 	beq.w	800e76c <d_demangle_callback.constprop.15+0x254>
 800e5fc:	2800      	cmp	r0, #0
 800e5fe:	f000 80b5 	beq.w	800e76c <d_demangle_callback.constprop.15+0x254>
 800e602:	2200      	movs	r2, #0
 800e604:	f88b 2000 	strb.w	r2, [fp]
 800e608:	465a      	mov	r2, fp
 800e60a:	683b      	ldr	r3, [r7, #0]
 800e60c:	f8cb 0008 	str.w	r0, [fp, #8]
 800e610:	f8cb 3004 	str.w	r3, [fp, #4]
 800e614:	4649      	mov	r1, r9
 800e616:	2300      	movs	r3, #0
 800e618:	f107 0010 	add.w	r0, r7, #16
 800e61c:	f7f8 f82c 	bl	8006678 <d_make_comp>
 800e620:	69fc      	ldr	r4, [r7, #28]
 800e622:	4605      	mov	r5, r0
 800e624:	4620      	mov	r0, r4
 800e626:	f000 f989 	bl	800e93c <strlen>
 800e62a:	1823      	adds	r3, r4, r0
 800e62c:	61fb      	str	r3, [r7, #28]
 800e62e:	f814 9000 	ldrb.w	r9, [r4, r0]
 800e632:	f1b9 0f00 	cmp.w	r9, #0
 800e636:	d172      	bne.n	800e71e <d_demangle_callback.constprop.15+0x206>
 800e638:	2d00      	cmp	r5, #0
 800e63a:	d070      	beq.n	800e71e <d_demangle_callback.constprop.15+0x206>
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800e642:	462a      	mov	r2, r5
 800e644:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 800e648:	f507 70c4 	add.w	r0, r7, #392	; 0x188
 800e64c:	f8c4 6108 	str.w	r6, [r4, #264]	; 0x108
 800e650:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
 800e654:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 800e658:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 800e65c:	f8c4 9110 	str.w	r9, [r4, #272]	; 0x110
 800e660:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 800e664:	f8c4 911c 	str.w	r9, [r4, #284]	; 0x11c
 800e668:	f8c4 9120 	str.w	r9, [r4, #288]	; 0x120
 800e66c:	f8c4 9118 	str.w	r9, [r4, #280]	; 0x118
 800e670:	f8c4 9124 	str.w	r9, [r4, #292]	; 0x124
 800e674:	f8c4 9128 	str.w	r9, [r4, #296]	; 0x128
 800e678:	f8c4 912c 	str.w	r9, [r4, #300]	; 0x12c
 800e67c:	f8c4 9130 	str.w	r9, [r4, #304]	; 0x130
 800e680:	f8c4 9134 	str.w	r9, [r4, #308]	; 0x134
 800e684:	f8c4 9138 	str.w	r9, [r4, #312]	; 0x138
 800e688:	f8c4 913c 	str.w	r9, [r4, #316]	; 0x13c
 800e68c:	f7f8 f8b6 	bl	80067fc <d_count_templates_scopes>
 800e690:	f8d4 1130 	ldr.w	r1, [r4, #304]	; 0x130
 800e694:	466e      	mov	r6, sp
 800e696:	00cb      	lsls	r3, r1, #3
 800e698:	3308      	adds	r3, #8
 800e69a:	ebad 0d03 	sub.w	sp, sp, r3
 800e69e:	4668      	mov	r0, sp
 800e6a0:	f8d4 213c 	ldr.w	r2, [r4, #316]	; 0x13c
 800e6a4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800e6a8:	fb02 f101 	mul.w	r1, r2, r1
 800e6ac:	00ca      	lsls	r2, r1, #3
 800e6ae:	3208      	adds	r2, #8
 800e6b0:	ebad 0d02 	sub.w	sp, sp, r2
 800e6b4:	f8c4 0128 	str.w	r0, [r4, #296]	; 0x128
 800e6b8:	462a      	mov	r2, r5
 800e6ba:	4620      	mov	r0, r4
 800e6bc:	f8c4 113c 	str.w	r1, [r4, #316]	; 0x13c
 800e6c0:	60fb      	str	r3, [r7, #12]
 800e6c2:	2111      	movs	r1, #17
 800e6c4:	f107 0308 	add.w	r3, r7, #8
 800e6c8:	f8c4 d134 	str.w	sp, [r4, #308]	; 0x134
 800e6cc:	60bd      	str	r5, [r7, #8]
 800e6ce:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800e6d2:	f8c4 9140 	str.w	r9, [r4, #320]	; 0x140
 800e6d6:	f7f8 fba1 	bl	8006e1c <d_print_comp_inner>
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	4620      	mov	r0, r4
 800e6de:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800e6e2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800e6e6:	46b5      	mov	sp, r6
 800e6e8:	f804 9001 	strb.w	r9, [r4, r1]
 800e6ec:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800e6f0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800e6f4:	4798      	blx	r3
 800e6f6:	f8d4 0118 	ldr.w	r0, [r4, #280]	; 0x118
 800e6fa:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 800e6fe:	fab0 f080 	clz	r0, r0
 800e702:	0940      	lsrs	r0, r0, #5
 800e704:	46bd      	mov	sp, r7
 800e706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e70a:	7843      	ldrb	r3, [r0, #1]
 800e70c:	2b5a      	cmp	r3, #90	; 0x5a
 800e70e:	f47f af10 	bne.w	800e532 <d_demangle_callback.constprop.15+0x1a>
 800e712:	f04f 0801 	mov.w	r8, #1
 800e716:	e724      	b.n	800e562 <d_demangle_callback.constprop.15+0x4a>
 800e718:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 800e71c:	d028      	beq.n	800e770 <d_demangle_callback.constprop.15+0x258>
 800e71e:	2000      	movs	r0, #0
 800e720:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 800e724:	46bd      	mov	sp, r7
 800e726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e72a:	7aaa      	ldrb	r2, [r5, #10]
 800e72c:	2a5f      	cmp	r2, #95	; 0x5f
 800e72e:	f47f af16 	bne.w	800e55e <d_demangle_callback.constprop.15+0x46>
 800e732:	2b49      	cmp	r3, #73	; 0x49
 800e734:	bf14      	ite	ne
 800e736:	f04f 0803 	movne.w	r8, #3
 800e73a:	f04f 0802 	moveq.w	r8, #2
 800e73e:	e710      	b.n	800e562 <d_demangle_callback.constprop.15+0x4a>
 800e740:	7b2a      	ldrb	r2, [r5, #12]
 800e742:	2a5a      	cmp	r2, #90	; 0x5a
 800e744:	f47f af4c 	bne.w	800e5e0 <d_demangle_callback.constprop.15+0xc8>
 800e748:	350d      	adds	r5, #13
 800e74a:	4621      	mov	r1, r4
 800e74c:	f107 0010 	add.w	r0, r7, #16
 800e750:	61fd      	str	r5, [r7, #28]
 800e752:	f7ff fb2f 	bl	800ddb4 <d_encoding>
 800e756:	4602      	mov	r2, r0
 800e758:	e75c      	b.n	800e614 <d_demangle_callback.constprop.15+0xfc>
 800e75a:	f107 0010 	add.w	r0, r7, #16
 800e75e:	f7fe fb71 	bl	800ce44 <d_type>
 800e762:	69fb      	ldr	r3, [r7, #28]
 800e764:	4605      	mov	r5, r0
 800e766:	f893 9000 	ldrb.w	r9, [r3]
 800e76a:	e762      	b.n	800e632 <d_demangle_callback.constprop.15+0x11a>
 800e76c:	2200      	movs	r2, #0
 800e76e:	e751      	b.n	800e614 <d_demangle_callback.constprop.15+0xfc>
 800e770:	786b      	ldrb	r3, [r5, #1]
 800e772:	2b5a      	cmp	r3, #90	; 0x5a
 800e774:	d1d3      	bne.n	800e71e <d_demangle_callback.constprop.15+0x206>
 800e776:	3502      	adds	r5, #2
 800e778:	4641      	mov	r1, r8
 800e77a:	f107 0010 	add.w	r0, r7, #16
 800e77e:	61fd      	str	r5, [r7, #28]
 800e780:	f7ff fb18 	bl	800ddb4 <d_encoding>
 800e784:	69bb      	ldr	r3, [r7, #24]
 800e786:	4605      	mov	r5, r0
 800e788:	07db      	lsls	r3, r3, #31
 800e78a:	d556      	bpl.n	800e83a <d_demangle_callback.constprop.15+0x322>
 800e78c:	69f8      	ldr	r0, [r7, #28]
 800e78e:	f890 9000 	ldrb.w	r9, [r0]
 800e792:	f1b9 0f2e 	cmp.w	r9, #46	; 0x2e
 800e796:	f47f af4c 	bne.w	800e632 <d_demangle_callback.constprop.15+0x11a>
 800e79a:	7843      	ldrb	r3, [r0, #1]
 800e79c:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e7a0:	2a19      	cmp	r2, #25
 800e7a2:	d93d      	bls.n	800e820 <d_demangle_callback.constprop.15+0x308>
 800e7a4:	2b5f      	cmp	r3, #95	; 0x5f
 800e7a6:	d03b      	beq.n	800e820 <d_demangle_callback.constprop.15+0x308>
 800e7a8:	3b30      	subs	r3, #48	; 0x30
 800e7aa:	2b09      	cmp	r3, #9
 800e7ac:	d845      	bhi.n	800e83a <d_demangle_callback.constprop.15+0x322>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	7802      	ldrb	r2, [r0, #0]
 800e7b2:	2a2e      	cmp	r2, #46	; 0x2e
 800e7b4:	d111      	bne.n	800e7da <d_demangle_callback.constprop.15+0x2c2>
 800e7b6:	785a      	ldrb	r2, [r3, #1]
 800e7b8:	3a30      	subs	r2, #48	; 0x30
 800e7ba:	2a09      	cmp	r2, #9
 800e7bc:	d80d      	bhi.n	800e7da <d_demangle_callback.constprop.15+0x2c2>
 800e7be:	789a      	ldrb	r2, [r3, #2]
 800e7c0:	3302      	adds	r3, #2
 800e7c2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e7c6:	2909      	cmp	r1, #9
 800e7c8:	d8f3      	bhi.n	800e7b2 <d_demangle_callback.constprop.15+0x29a>
 800e7ca:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800e7ce:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e7d2:	2909      	cmp	r1, #9
 800e7d4:	d9f9      	bls.n	800e7ca <d_demangle_callback.constprop.15+0x2b2>
 800e7d6:	2a2e      	cmp	r2, #46	; 0x2e
 800e7d8:	d0ed      	beq.n	800e7b6 <d_demangle_callback.constprop.15+0x29e>
 800e7da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e7dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e7de:	61fb      	str	r3, [r7, #28]
 800e7e0:	428a      	cmp	r2, r1
 800e7e2:	da1b      	bge.n	800e81c <d_demangle_callback.constprop.15+0x304>
 800e7e4:	6a39      	ldr	r1, [r7, #32]
 800e7e6:	f102 0e01 	add.w	lr, r2, #1
 800e7ea:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800e7ee:	f8c7 e024 	str.w	lr, [r7, #36]	; 0x24
 800e7f2:	eb11 0e82 	adds.w	lr, r1, r2, lsl #2
 800e7f6:	d011      	beq.n	800e81c <d_demangle_callback.constprop.15+0x304>
 800e7f8:	ebb3 0c00 	subs.w	ip, r3, r0
 800e7fc:	d00e      	beq.n	800e81c <d_demangle_callback.constprop.15+0x304>
 800e7fe:	4673      	mov	r3, lr
 800e800:	f801 4022 	strb.w	r4, [r1, r2, lsl #2]
 800e804:	f8ce 0004 	str.w	r0, [lr, #4]
 800e808:	f8ce c008 	str.w	ip, [lr, #8]
 800e80c:	462a      	mov	r2, r5
 800e80e:	214b      	movs	r1, #75	; 0x4b
 800e810:	f107 0010 	add.w	r0, r7, #16
 800e814:	f7f7 ff30 	bl	8006678 <d_make_comp>
 800e818:	4605      	mov	r5, r0
 800e81a:	e7b7      	b.n	800e78c <d_demangle_callback.constprop.15+0x274>
 800e81c:	2300      	movs	r3, #0
 800e81e:	e7f5      	b.n	800e80c <d_demangle_callback.constprop.15+0x2f4>
 800e820:	1c81      	adds	r1, r0, #2
 800e822:	780a      	ldrb	r2, [r1, #0]
 800e824:	460b      	mov	r3, r1
 800e826:	f1a2 0e61 	sub.w	lr, r2, #97	; 0x61
 800e82a:	f1be 0f19 	cmp.w	lr, #25
 800e82e:	f101 0101 	add.w	r1, r1, #1
 800e832:	d9f6      	bls.n	800e822 <d_demangle_callback.constprop.15+0x30a>
 800e834:	2a5f      	cmp	r2, #95	; 0x5f
 800e836:	d0f4      	beq.n	800e822 <d_demangle_callback.constprop.15+0x30a>
 800e838:	e7bb      	b.n	800e7b2 <d_demangle_callback.constprop.15+0x29a>
 800e83a:	69fb      	ldr	r3, [r7, #28]
 800e83c:	f893 9000 	ldrb.w	r9, [r3]
 800e840:	e6f7      	b.n	800e632 <d_demangle_callback.constprop.15+0x11a>
 800e842:	bf00      	nop
 800e844:	08012ca8 	.word	0x08012ca8

0800e848 <__cxa_demangle>:
 800e848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e84c:	b084      	sub	sp, #16
 800e84e:	b370      	cbz	r0, 800e8ae <__cxa_demangle+0x66>
 800e850:	b101      	cbz	r1, 800e854 <__cxa_demangle+0xc>
 800e852:	b362      	cbz	r2, 800e8ae <__cxa_demangle+0x66>
 800e854:	2400      	movs	r4, #0
 800e856:	4617      	mov	r7, r2
 800e858:	460d      	mov	r5, r1
 800e85a:	466a      	mov	r2, sp
 800e85c:	4928      	ldr	r1, [pc, #160]	; (800e900 <__cxa_demangle+0xb8>)
 800e85e:	461e      	mov	r6, r3
 800e860:	9400      	str	r4, [sp, #0]
 800e862:	9401      	str	r4, [sp, #4]
 800e864:	9402      	str	r4, [sp, #8]
 800e866:	9403      	str	r4, [sp, #12]
 800e868:	f7ff fe56 	bl	800e518 <d_demangle_callback.constprop.15>
 800e86c:	b368      	cbz	r0, 800e8ca <__cxa_demangle+0x82>
 800e86e:	9b03      	ldr	r3, [sp, #12]
 800e870:	b1d3      	cbz	r3, 800e8a8 <__cxa_demangle+0x60>
 800e872:	f04f 0801 	mov.w	r8, #1
 800e876:	9c00      	ldr	r4, [sp, #0]
 800e878:	b3ac      	cbz	r4, 800e8e6 <__cxa_demangle+0x9e>
 800e87a:	b38d      	cbz	r5, 800e8e0 <__cxa_demangle+0x98>
 800e87c:	4620      	mov	r0, r4
 800e87e:	f000 f85d 	bl	800e93c <strlen>
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	4298      	cmp	r0, r3
 800e886:	d21a      	bcs.n	800e8be <__cxa_demangle+0x76>
 800e888:	1c42      	adds	r2, r0, #1
 800e88a:	4621      	mov	r1, r4
 800e88c:	4628      	mov	r0, r5
 800e88e:	f001 ffea 	bl	8010866 <memcpy>
 800e892:	4620      	mov	r0, r4
 800e894:	f001 ffd0 	bl	8010838 <free>
 800e898:	462c      	mov	r4, r5
 800e89a:	b376      	cbz	r6, 800e8fa <__cxa_demangle+0xb2>
 800e89c:	4620      	mov	r0, r4
 800e89e:	2300      	movs	r3, #0
 800e8a0:	6033      	str	r3, [r6, #0]
 800e8a2:	b004      	add	sp, #16
 800e8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8a8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e8ac:	e7e3      	b.n	800e876 <__cxa_demangle+0x2e>
 800e8ae:	b19b      	cbz	r3, 800e8d8 <__cxa_demangle+0x90>
 800e8b0:	f06f 0202 	mvn.w	r2, #2
 800e8b4:	2000      	movs	r0, #0
 800e8b6:	601a      	str	r2, [r3, #0]
 800e8b8:	b004      	add	sp, #16
 800e8ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8be:	4628      	mov	r0, r5
 800e8c0:	f001 ffba 	bl	8010838 <free>
 800e8c4:	f8c7 8000 	str.w	r8, [r7]
 800e8c8:	e7e7      	b.n	800e89a <__cxa_demangle+0x52>
 800e8ca:	9800      	ldr	r0, [sp, #0]
 800e8cc:	f001 ffb4 	bl	8010838 <free>
 800e8d0:	b116      	cbz	r6, 800e8d8 <__cxa_demangle+0x90>
 800e8d2:	f06f 0301 	mvn.w	r3, #1
 800e8d6:	6033      	str	r3, [r6, #0]
 800e8d8:	2000      	movs	r0, #0
 800e8da:	b004      	add	sp, #16
 800e8dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8e0:	2f00      	cmp	r7, #0
 800e8e2:	d1ef      	bne.n	800e8c4 <__cxa_demangle+0x7c>
 800e8e4:	e7d9      	b.n	800e89a <__cxa_demangle+0x52>
 800e8e6:	2e00      	cmp	r6, #0
 800e8e8:	d0f6      	beq.n	800e8d8 <__cxa_demangle+0x90>
 800e8ea:	f1b8 0f01 	cmp.w	r8, #1
 800e8ee:	d1f0      	bne.n	800e8d2 <__cxa_demangle+0x8a>
 800e8f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e8f4:	4620      	mov	r0, r4
 800e8f6:	6033      	str	r3, [r6, #0]
 800e8f8:	e7d3      	b.n	800e8a2 <__cxa_demangle+0x5a>
 800e8fa:	4620      	mov	r0, r4
 800e8fc:	e7d1      	b.n	800e8a2 <__cxa_demangle+0x5a>
 800e8fe:	bf00      	nop
 800e900:	08006da1 	.word	0x08006da1

0800e904 <__gcclibcxx_demangle_callback>:
 800e904:	b160      	cbz	r0, 800e920 <__gcclibcxx_demangle_callback+0x1c>
 800e906:	b508      	push	{r3, lr}
 800e908:	b139      	cbz	r1, 800e91a <__gcclibcxx_demangle_callback+0x16>
 800e90a:	f7ff fe05 	bl	800e518 <d_demangle_callback.constprop.15>
 800e90e:	2800      	cmp	r0, #0
 800e910:	bf0c      	ite	eq
 800e912:	f06f 0001 	mvneq.w	r0, #1
 800e916:	2000      	movne	r0, #0
 800e918:	bd08      	pop	{r3, pc}
 800e91a:	f06f 0002 	mvn.w	r0, #2
 800e91e:	bd08      	pop	{r3, pc}
 800e920:	f06f 0002 	mvn.w	r0, #2
 800e924:	4770      	bx	lr
 800e926:	bf00      	nop

0800e928 <strcmp>:
 800e928:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e92c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e930:	2a01      	cmp	r2, #1
 800e932:	bf28      	it	cs
 800e934:	429a      	cmpcs	r2, r3
 800e936:	d0f7      	beq.n	800e928 <strcmp>
 800e938:	1ad0      	subs	r0, r2, r3
 800e93a:	4770      	bx	lr

0800e93c <strlen>:
 800e93c:	4603      	mov	r3, r0
 800e93e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e942:	2a00      	cmp	r2, #0
 800e944:	d1fb      	bne.n	800e93e <strlen+0x2>
 800e946:	1a18      	subs	r0, r3, r0
 800e948:	3801      	subs	r0, #1
 800e94a:	4770      	bx	lr

0800e94c <Reset_Handler>:
 800e94c:	2100      	movs	r1, #0
 800e94e:	e003      	b.n	800e958 <LoopCopyDataInit>

0800e950 <CopyDataInit>:
 800e950:	4b0b      	ldr	r3, [pc, #44]	; (800e980 <LoopFillZerobss+0x14>)
 800e952:	585b      	ldr	r3, [r3, r1]
 800e954:	5043      	str	r3, [r0, r1]
 800e956:	3104      	adds	r1, #4

0800e958 <LoopCopyDataInit>:
 800e958:	480a      	ldr	r0, [pc, #40]	; (800e984 <LoopFillZerobss+0x18>)
 800e95a:	4b0b      	ldr	r3, [pc, #44]	; (800e988 <LoopFillZerobss+0x1c>)
 800e95c:	1842      	adds	r2, r0, r1
 800e95e:	429a      	cmp	r2, r3
 800e960:	d3f6      	bcc.n	800e950 <CopyDataInit>
 800e962:	4a0a      	ldr	r2, [pc, #40]	; (800e98c <LoopFillZerobss+0x20>)
 800e964:	e002      	b.n	800e96c <LoopFillZerobss>

0800e966 <FillZerobss>:
 800e966:	2300      	movs	r3, #0
 800e968:	f842 3b04 	str.w	r3, [r2], #4

0800e96c <LoopFillZerobss>:
 800e96c:	4b08      	ldr	r3, [pc, #32]	; (800e990 <LoopFillZerobss+0x24>)
 800e96e:	429a      	cmp	r2, r3
 800e970:	d3f9      	bcc.n	800e966 <FillZerobss>
 800e972:	f7f1 fc61 	bl	8000238 <SystemInit>
 800e976:	f001 ff31 	bl	80107dc <__libc_init_array>
 800e97a:	f000 fe1d 	bl	800f5b8 <main>
 800e97e:	4770      	bx	lr
 800e980:	080136fc 	.word	0x080136fc
 800e984:	20000000 	.word	0x20000000
 800e988:	20000098 	.word	0x20000098
 800e98c:	2000009c 	.word	0x2000009c
 800e990:	20000b64 	.word	0x20000b64

0800e994 <ADC1_2_IRQHandler>:
 800e994:	e7fe      	b.n	800e994 <ADC1_2_IRQHandler>

0800e996 <std_msgs::Time::serialize(unsigned char*) const>:
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 800e996:	6843      	ldr	r3, [r0, #4]
 800e998:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 800e99a:	6843      	ldr	r3, [r0, #4]
 800e99c:	0a1b      	lsrs	r3, r3, #8
 800e99e:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 800e9a0:	88c3      	ldrh	r3, [r0, #6]
 800e9a2:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 800e9a4:	79c3      	ldrb	r3, [r0, #7]
 800e9a6:	70cb      	strb	r3, [r1, #3]
      offset += sizeof(this->data.sec);
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 800e9a8:	6883      	ldr	r3, [r0, #8]
 800e9aa:	710b      	strb	r3, [r1, #4]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 800e9ac:	6883      	ldr	r3, [r0, #8]
 800e9ae:	0a1b      	lsrs	r3, r3, #8
 800e9b0:	714b      	strb	r3, [r1, #5]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 800e9b2:	8943      	ldrh	r3, [r0, #10]
 800e9b4:	718b      	strb	r3, [r1, #6]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800e9b6:	7ac3      	ldrb	r3, [r0, #11]
      offset += sizeof(this->data.nsec);
      return offset;
    }
 800e9b8:	2008      	movs	r0, #8
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
      offset += sizeof(this->data.sec);
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800e9ba:	71cb      	strb	r3, [r1, #7]
      offset += sizeof(this->data.nsec);
      return offset;
    }
 800e9bc:	4770      	bx	lr

0800e9be <std_msgs::Time::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 800e9be:	780b      	ldrb	r3, [r1, #0]
 800e9c0:	6043      	str	r3, [r0, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800e9c2:	784a      	ldrb	r2, [r1, #1]
 800e9c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e9c8:	6043      	str	r3, [r0, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800e9ca:	788a      	ldrb	r2, [r1, #2]
 800e9cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9d0:	6043      	str	r3, [r0, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800e9d2:	78ca      	ldrb	r2, [r1, #3]
 800e9d4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e9d8:	6043      	str	r3, [r0, #4]
      offset += sizeof(this->data.sec);
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800e9da:	790b      	ldrb	r3, [r1, #4]
 800e9dc:	6083      	str	r3, [r0, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800e9de:	794a      	ldrb	r2, [r1, #5]
 800e9e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e9e4:	6083      	str	r3, [r0, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800e9e6:	798a      	ldrb	r2, [r1, #6]
 800e9e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9ec:	6083      	str	r3, [r0, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800e9ee:	79ca      	ldrb	r2, [r1, #7]
 800e9f0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e9f4:	6083      	str	r3, [r0, #8]
      offset += sizeof(this->data.nsec);
     return offset;
    }
 800e9f6:	2008      	movs	r0, #8
 800e9f8:	4770      	bx	lr
	...

0800e9fc <std_msgs::Time::getType()>:

    const char * getType(){ return "std_msgs/Time"; };
 800e9fc:	4800      	ldr	r0, [pc, #0]	; (800ea00 <std_msgs::Time::getType()+0x4>)
 800e9fe:	4770      	bx	lr
 800ea00:	0801278c 	.word	0x0801278c

0800ea04 <std_msgs::Time::getMD5()>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 800ea04:	4800      	ldr	r0, [pc, #0]	; (800ea08 <std_msgs::Time::getMD5()+0x4>)
 800ea06:	4770      	bx	lr
 800ea08:	0801279a 	.word	0x0801279a

0800ea0c <rosserial_msgs::TopicInfo::getType()>:
      this->buffer_size = u_buffer_size.real;
      offset += sizeof(this->buffer_size);
     return offset;
    }

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 800ea0c:	4800      	ldr	r0, [pc, #0]	; (800ea10 <rosserial_msgs::TopicInfo::getType()+0x4>)
 800ea0e:	4770      	bx	lr
 800ea10:	080127bb 	.word	0x080127bb

0800ea14 <rosserial_msgs::TopicInfo::getMD5()>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 800ea14:	4800      	ldr	r0, [pc, #0]	; (800ea18 <rosserial_msgs::TopicInfo::getMD5()+0x4>)
 800ea16:	4770      	bx	lr
 800ea18:	080127d4 	.word	0x080127d4

0800ea1c <rosserial_msgs::Log::getType()>:
      this->msg = (char *)(inbuffer + offset-1);
      offset += length_msg;
     return offset;
    }

    const char * getType(){ return "rosserial_msgs/Log"; };
 800ea1c:	4800      	ldr	r0, [pc, #0]	; (800ea20 <rosserial_msgs::Log::getType()+0x4>)
 800ea1e:	4770      	bx	lr
 800ea20:	080127f5 	.word	0x080127f5

0800ea24 <rosserial_msgs::Log::getMD5()>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 800ea24:	4800      	ldr	r0, [pc, #0]	; (800ea28 <rosserial_msgs::Log::getMD5()+0x4>)
 800ea26:	4770      	bx	lr
 800ea28:	08012808 	.word	0x08012808

0800ea2c <rosserial_msgs::RequestParamResponse::getType()>:
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
      }
     return offset;
    }

    const char * getType(){ return REQUESTPARAM; };
 800ea2c:	4800      	ldr	r0, [pc, #0]	; (800ea30 <rosserial_msgs::RequestParamResponse::getType()+0x4>)
 800ea2e:	4770      	bx	lr
 800ea30:	08011c3c 	.word	0x08011c3c

0800ea34 <rosserial_msgs::RequestParamResponse::getMD5()>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 800ea34:	4800      	ldr	r0, [pc, #0]	; (800ea38 <rosserial_msgs::RequestParamResponse::getMD5()+0x4>)
 800ea36:	4770      	bx	lr
 800ea38:	08012829 	.word	0x08012829

0800ea3c <std_msgs::String::getType()>:
      this->data = (char *)(inbuffer + offset-1);
      offset += length_data;
     return offset;
    }

    const char * getType(){ return "std_msgs/String"; };
 800ea3c:	4800      	ldr	r0, [pc, #0]	; (800ea40 <std_msgs::String::getType()+0x4>)
 800ea3e:	4770      	bx	lr
 800ea40:	0801284a 	.word	0x0801284a

0800ea44 <std_msgs::String::getMD5()>:
    const char * getMD5(){ return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 800ea44:	4800      	ldr	r0, [pc, #0]	; (800ea48 <std_msgs::String::getMD5()+0x4>)
 800ea46:	4770      	bx	lr
 800ea48:	0801285a 	.word	0x0801285a

0800ea4c <std_msgs::UInt8::serialize(unsigned char*) const>:
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->data >> (8 * 0)) & 0xFF;
 800ea4c:	7903      	ldrb	r3, [r0, #4]
      offset += sizeof(this->data);
      return offset;
    }
 800ea4e:	2001      	movs	r0, #1
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->data >> (8 * 0)) & 0xFF;
 800ea50:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->data);
      return offset;
    }
 800ea52:	4770      	bx	lr

0800ea54 <std_msgs::UInt8::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->data =  ((uint8_t) (*(inbuffer + offset)));
 800ea54:	780b      	ldrb	r3, [r1, #0]
 800ea56:	7103      	strb	r3, [r0, #4]
      offset += sizeof(this->data);
     return offset;
    }
 800ea58:	2001      	movs	r0, #1
 800ea5a:	4770      	bx	lr

0800ea5c <std_msgs::UInt8::getType()>:

    const char * getType(){ return "std_msgs/UInt8"; };
 800ea5c:	4800      	ldr	r0, [pc, #0]	; (800ea60 <std_msgs::UInt8::getType()+0x4>)
 800ea5e:	4770      	bx	lr
 800ea60:	0801287b 	.word	0x0801287b

0800ea64 <std_msgs::UInt8::getMD5()>:
    const char * getMD5(){ return "7c8164229e7d2c17eb95e9231617fdee"; };
 800ea64:	4800      	ldr	r0, [pc, #0]	; (800ea68 <std_msgs::UInt8::getMD5()+0x4>)
 800ea66:	4770      	bx	lr
 800ea68:	0801288a 	.word	0x0801288a

0800ea6c <std_msgs::Header::getType()>:
      this->frame_id = (char *)(inbuffer + offset-1);
      offset += length_frame_id;
     return offset;
    }

    const char * getType(){ return "std_msgs/Header"; };
 800ea6c:	4800      	ldr	r0, [pc, #0]	; (800ea70 <std_msgs::Header::getType()+0x4>)
 800ea6e:	4770      	bx	lr
 800ea70:	080128ab 	.word	0x080128ab

0800ea74 <std_msgs::Header::getMD5()>:
    const char * getMD5(){ return "2176decaecbce78abc3b96ef049fabed"; };
 800ea74:	4800      	ldr	r0, [pc, #0]	; (800ea78 <std_msgs::Header::getMD5()+0x4>)
 800ea76:	4770      	bx	lr
 800ea78:	080128bb 	.word	0x080128bb

0800ea7c <roberto_msgs::MotorState::getType()>:
      this->mode =  ((uint8_t) (*(inbuffer + offset)));
      offset += sizeof(this->mode);
     return offset;
    }

    const char * getType(){ return "roberto_msgs/MotorState"; };
 800ea7c:	4800      	ldr	r0, [pc, #0]	; (800ea80 <roberto_msgs::MotorState::getType()+0x4>)
 800ea7e:	4770      	bx	lr
 800ea80:	080128dc 	.word	0x080128dc

0800ea84 <roberto_msgs::MotorState::getMD5()>:
    const char * getMD5(){ return "e8b5d1162b85151c49e02b8224796c0e"; };
 800ea84:	4800      	ldr	r0, [pc, #0]	; (800ea88 <roberto_msgs::MotorState::getMD5()+0x4>)
 800ea86:	4770      	bx	lr
 800ea88:	080128f4 	.word	0x080128f4

0800ea8c <ros::Subscriber<std_msgs::UInt8>::callback(unsigned char*)>:
    }

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->data =  ((uint8_t) (*(inbuffer + offset)));
 800ea8c:	780b      	ldrb	r3, [r1, #0]
        topic_ = topic_name;
      };

      virtual void callback(unsigned char* data){
        msg.deserialize(data);
        this->cb_(msg);
 800ea8e:	300c      	adds	r0, #12
 800ea90:	7103      	strb	r3, [r0, #4]
 800ea92:	6883      	ldr	r3, [r0, #8]
 800ea94:	4718      	bx	r3

0800ea96 <ros::Subscriber<std_msgs::UInt8>::getEndpointType()>:
      }

      virtual const char * getMsgType(){ return this->msg.getType(); }
      virtual const char * getMsgMD5(){ return this->msg.getMD5(); }
      virtual int getEndpointType(){ return endpoint_; }
 800ea96:	6980      	ldr	r0, [r0, #24]
 800ea98:	4770      	bx	lr
	...

0800ea9c <ros::Subscriber<std_msgs::UInt8>::getMsgType()>:
      virtual void callback(unsigned char* data){
        msg.deserialize(data);
        this->cb_(msg);
      }

      virtual const char * getMsgType(){ return this->msg.getType(); }
 800ea9c:	4800      	ldr	r0, [pc, #0]	; (800eaa0 <ros::Subscriber<std_msgs::UInt8>::getMsgType()+0x4>)
 800ea9e:	4770      	bx	lr
 800eaa0:	0801287b 	.word	0x0801287b

0800eaa4 <ros::Subscriber<std_msgs::UInt8>::getMsgMD5()>:
      virtual const char * getMsgMD5(){ return this->msg.getMD5(); }
 800eaa4:	4800      	ldr	r0, [pc, #0]	; (800eaa8 <ros::Subscriber<std_msgs::UInt8>::getMsgMD5()+0x4>)
 800eaa6:	4770      	bx	lr
 800eaa8:	0801288a 	.word	0x0801288a

0800eaac <ros::Subscriber<roberto_msgs::MotorState>::getEndpointType()>:
      virtual int getEndpointType(){ return endpoint_; }
 800eaac:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800eaae:	4770      	bx	lr

0800eab0 <ros::Subscriber<roberto_msgs::MotorState>::getMsgType()>:
      virtual void callback(unsigned char* data){
        msg.deserialize(data);
        this->cb_(msg);
      }

      virtual const char * getMsgType(){ return this->msg.getType(); }
 800eab0:	4800      	ldr	r0, [pc, #0]	; (800eab4 <ros::Subscriber<roberto_msgs::MotorState>::getMsgType()+0x4>)
 800eab2:	4770      	bx	lr
 800eab4:	080128dc 	.word	0x080128dc

0800eab8 <ros::Subscriber<roberto_msgs::MotorState>::getMsgMD5()>:
      virtual const char * getMsgMD5(){ return this->msg.getMD5(); }
 800eab8:	4800      	ldr	r0, [pc, #0]	; (800eabc <ros::Subscriber<roberto_msgs::MotorState>::getMsgMD5()+0x4>)
 800eaba:	4770      	bx	lr
 800eabc:	080128f4 	.word	0x080128f4

0800eac0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::connected()>:


      /* Are we connected to the PC? */
      virtual bool connected() {
        return configured_;
      };
 800eac0:	f890 04f4 	ldrb.w	r0, [r0, #1268]	; 0x4f4
 800eac4:	4770      	bx	lr

0800eac6 <std_msgs::Header::serialize(unsigned char*) const>:
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
 800eac6:	6843      	ldr	r3, [r0, #4]
      stamp(),
      frame_id("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800eac8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
 800eaca:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
 800eacc:	6843      	ldr	r3, [r0, #4]
      stamp(),
      frame_id("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800eace:	4605      	mov	r5, r0
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
 800ead0:	0a1b      	lsrs	r3, r3, #8
 800ead2:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset + 2) = (this->seq >> (8 * 2)) & 0xFF;
 800ead4:	88c3      	ldrh	r3, [r0, #6]
      stamp(),
      frame_id("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ead6:	460c      	mov	r4, r1
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (this->seq >> (8 * 2)) & 0xFF;
 800ead8:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset + 3) = (this->seq >> (8 * 3)) & 0xFF;
 800eada:	79c3      	ldrb	r3, [r0, #7]
 800eadc:	70cb      	strb	r3, [r1, #3]
      offset += sizeof(this->seq);
      *(outbuffer + offset + 0) = (this->stamp.sec >> (8 * 0)) & 0xFF;
 800eade:	6883      	ldr	r3, [r0, #8]
 800eae0:	710b      	strb	r3, [r1, #4]
      *(outbuffer + offset + 1) = (this->stamp.sec >> (8 * 1)) & 0xFF;
 800eae2:	6883      	ldr	r3, [r0, #8]
 800eae4:	0a1b      	lsrs	r3, r3, #8
 800eae6:	714b      	strb	r3, [r1, #5]
      *(outbuffer + offset + 2) = (this->stamp.sec >> (8 * 2)) & 0xFF;
 800eae8:	8943      	ldrh	r3, [r0, #10]
 800eaea:	718b      	strb	r3, [r1, #6]
      *(outbuffer + offset + 3) = (this->stamp.sec >> (8 * 3)) & 0xFF;
 800eaec:	7ac3      	ldrb	r3, [r0, #11]
 800eaee:	71cb      	strb	r3, [r1, #7]
      offset += sizeof(this->stamp.sec);
      *(outbuffer + offset + 0) = (this->stamp.nsec >> (8 * 0)) & 0xFF;
 800eaf0:	68c3      	ldr	r3, [r0, #12]
 800eaf2:	720b      	strb	r3, [r1, #8]
      *(outbuffer + offset + 1) = (this->stamp.nsec >> (8 * 1)) & 0xFF;
 800eaf4:	68c3      	ldr	r3, [r0, #12]
 800eaf6:	0a1b      	lsrs	r3, r3, #8
 800eaf8:	724b      	strb	r3, [r1, #9]
      *(outbuffer + offset + 2) = (this->stamp.nsec >> (8 * 2)) & 0xFF;
 800eafa:	89c3      	ldrh	r3, [r0, #14]
 800eafc:	728b      	strb	r3, [r1, #10]
      *(outbuffer + offset + 3) = (this->stamp.nsec >> (8 * 3)) & 0xFF;
 800eafe:	7bc3      	ldrb	r3, [r0, #15]
 800eb00:	72cb      	strb	r3, [r1, #11]
      offset += sizeof(this->stamp.nsec);
      uint32_t length_frame_id = strlen(this->frame_id);
 800eb02:	6900      	ldr	r0, [r0, #16]
 800eb04:	f7ff ff1a 	bl	800e93c <strlen>
 800eb08:	4606      	mov	r6, r0
 800eb0a:	ab02      	add	r3, sp, #8
 800eb0c:	f843 0d04 	str.w	r0, [r3, #-4]!
      memcpy(outbuffer + offset, &length_frame_id, sizeof(uint32_t));
 800eb10:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->frame_id, length_frame_id);
 800eb12:	4632      	mov	r2, r6
      *(outbuffer + offset + 1) = (this->stamp.nsec >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (this->stamp.nsec >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (this->stamp.nsec >> (8 * 3)) & 0xFF;
      offset += sizeof(this->stamp.nsec);
      uint32_t length_frame_id = strlen(this->frame_id);
      memcpy(outbuffer + offset, &length_frame_id, sizeof(uint32_t));
 800eb14:	60e0      	str	r0, [r4, #12]
      offset += 4;
      memcpy(outbuffer + offset, this->frame_id, length_frame_id);
 800eb16:	6929      	ldr	r1, [r5, #16]
 800eb18:	f104 0010 	add.w	r0, r4, #16
 800eb1c:	f001 fea3 	bl	8010866 <memcpy>
      offset += length_frame_id;
      return offset;
    }
 800eb20:	f106 0010 	add.w	r0, r6, #16
 800eb24:	b002      	add	sp, #8
 800eb26:	bd70      	pop	{r4, r5, r6, pc}

0800eb28 <std_msgs::String::serialize(unsigned char*) const>:
    String():
      data("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800eb28:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800eb2a:	4606      	mov	r6, r0
    {
      int offset = 0;
      uint32_t length_data = strlen(this->data);
 800eb2c:	6840      	ldr	r0, [r0, #4]
    String():
      data("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800eb2e:	460c      	mov	r4, r1
    {
      int offset = 0;
      uint32_t length_data = strlen(this->data);
 800eb30:	f7ff ff04 	bl	800e93c <strlen>
 800eb34:	ab02      	add	r3, sp, #8
 800eb36:	f843 0d04 	str.w	r0, [r3, #-4]!
 800eb3a:	4605      	mov	r5, r0
      memcpy(outbuffer + offset, &length_data, sizeof(uint32_t));
 800eb3c:	6818      	ldr	r0, [r3, #0]
 800eb3e:	4623      	mov	r3, r4
 800eb40:	f843 0b04 	str.w	r0, [r3], #4
      offset += 4;
      memcpy(outbuffer + offset, this->data, length_data);
 800eb44:	462a      	mov	r2, r5
 800eb46:	6871      	ldr	r1, [r6, #4]
 800eb48:	4618      	mov	r0, r3
 800eb4a:	f001 fe8c 	bl	8010866 <memcpy>
      offset += length_data;
      return offset;
    }
 800eb4e:	1d28      	adds	r0, r5, #4
 800eb50:	b002      	add	sp, #8
 800eb52:	bd70      	pop	{r4, r5, r6, pc}

0800eb54 <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const>:
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800eb54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    {
      int offset = 0;
      *(outbuffer + offset++) = ints_length;
 800eb58:	7903      	ldrb	r3, [r0, #4]
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800eb5a:	4607      	mov	r7, r0
    {
      int offset = 0;
      *(outbuffer + offset++) = ints_length;
 800eb5c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset++) = 0;
 800eb5e:	2300      	movs	r3, #0
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
 800eb60:	461a      	mov	r2, r3
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800eb62:	460c      	mov	r4, r1
    {
      int offset = 0;
      *(outbuffer + offset++) = ints_length;
      *(outbuffer + offset++) = 0;
 800eb64:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset++) = 0;
 800eb66:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset++) = 0;
 800eb68:	70cb      	strb	r3, [r1, #3]
 800eb6a:	3104      	adds	r1, #4
      for( uint8_t i = 0; i < ints_length; i++){
 800eb6c:	793d      	ldrb	r5, [r7, #4]
 800eb6e:	1c50      	adds	r0, r2, #1
 800eb70:	b2d2      	uxtb	r2, r2
 800eb72:	4295      	cmp	r5, r2
 800eb74:	eba1 0304 	sub.w	r3, r1, r4
 800eb78:	f101 0104 	add.w	r1, r1, #4
 800eb7c:	d90f      	bls.n	800eb9e <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x4a>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 800eb84:	0a1a      	lsrs	r2, r3, #8
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 800eb86:	f801 3c04 	strb.w	r3, [r1, #-4]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 800eb8a:	f801 2c03 	strb.w	r2, [r1, #-3]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 800eb8e:	0c1a      	lsrs	r2, r3, #16
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 800eb90:	0e1b      	lsrs	r3, r3, #24
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 800eb92:	f801 2c02 	strb.w	r2, [r1, #-2]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 800eb96:	f801 3c01 	strb.w	r3, [r1, #-1]
      int offset = 0;
      *(outbuffer + offset++) = ints_length;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      for( uint8_t i = 0; i < ints_length; i++){
 800eb9a:	4602      	mov	r2, r0
 800eb9c:	e7e6      	b.n	800eb6c <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x18>
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->ints[i]);
      }
      *(outbuffer + offset++) = floats_length;
 800eb9e:	7c3a      	ldrb	r2, [r7, #16]
      *(outbuffer + offset++) = 0;
 800eba0:	18e1      	adds	r1, r4, r3
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->ints[i]);
      }
      *(outbuffer + offset++) = floats_length;
 800eba2:	54e2      	strb	r2, [r4, r3]
      *(outbuffer + offset++) = 0;
 800eba4:	2200      	movs	r2, #0
 800eba6:	3304      	adds	r3, #4
 800eba8:	704a      	strb	r2, [r1, #1]
      *(outbuffer + offset++) = 0;
 800ebaa:	708a      	strb	r2, [r1, #2]
      *(outbuffer + offset++) = 0;
 800ebac:	70ca      	strb	r2, [r1, #3]
 800ebae:	4423      	add	r3, r4
      for( uint8_t i = 0; i < floats_length; i++){
 800ebb0:	7c38      	ldrb	r0, [r7, #16]
 800ebb2:	1c51      	adds	r1, r2, #1
 800ebb4:	b2d2      	uxtb	r2, r2
 800ebb6:	4290      	cmp	r0, r2
 800ebb8:	eba3 0604 	sub.w	r6, r3, r4
 800ebbc:	f103 0304 	add.w	r3, r3, #4
 800ebc0:	d90f      	bls.n	800ebe2 <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x8e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 800ebc2:	69b8      	ldr	r0, [r7, #24]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 800ebc4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 800ebc8:	0a10      	lsrs	r0, r2, #8
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 800ebca:	f803 2c04 	strb.w	r2, [r3, #-4]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 800ebce:	f803 0c03 	strb.w	r0, [r3, #-3]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 800ebd2:	0c10      	lsrs	r0, r2, #16
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 800ebd4:	0e12      	lsrs	r2, r2, #24
 800ebd6:	f803 2c01 	strb.w	r2, [r3, #-1]
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 800ebda:	f803 0c02 	strb.w	r0, [r3, #-2]
      }
      *(outbuffer + offset++) = floats_length;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      for( uint8_t i = 0; i < floats_length; i++){
 800ebde:	460a      	mov	r2, r1
 800ebe0:	e7e6      	b.n	800ebb0 <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x5c>
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->floats[i]);
      }
      *(outbuffer + offset++) = strings_length;
 800ebe2:	7f3b      	ldrb	r3, [r7, #28]
      *(outbuffer + offset++) = 0;
 800ebe4:	19a2      	adds	r2, r4, r6
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->floats[i]);
      }
      *(outbuffer + offset++) = strings_length;
 800ebe6:	55a3      	strb	r3, [r4, r6]
      *(outbuffer + offset++) = 0;
 800ebe8:	2300      	movs	r3, #0
 800ebea:	7053      	strb	r3, [r2, #1]
      *(outbuffer + offset++) = 0;
 800ebec:	7093      	strb	r3, [r2, #2]
      *(outbuffer + offset++) = 0;
 800ebee:	3604      	adds	r6, #4
 800ebf0:	70d3      	strb	r3, [r2, #3]
      for( uint8_t i = 0; i < strings_length; i++){
 800ebf2:	7f3a      	ldrb	r2, [r7, #28]
 800ebf4:	b2dd      	uxtb	r5, r3
 800ebf6:	42aa      	cmp	r2, r5
 800ebf8:	f103 0901 	add.w	r9, r3, #1
 800ebfc:	d915      	bls.n	800ec2a <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0xd6>
      uint32_t length_stringsi = strlen(this->strings[i]);
 800ebfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec00:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ec04:	f7ff fe9a 	bl	800e93c <strlen>
 800ec08:	4680      	mov	r8, r0
 800ec0a:	ab02      	add	r3, sp, #8
 800ec0c:	f843 0d04 	str.w	r0, [r3, #-4]!
      memcpy(outbuffer + offset, &length_stringsi, sizeof(uint32_t));
 800ec10:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 800ec12:	4642      	mov	r2, r8
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      for( uint8_t i = 0; i < strings_length; i++){
      uint32_t length_stringsi = strlen(this->strings[i]);
      memcpy(outbuffer + offset, &length_stringsi, sizeof(uint32_t));
 800ec14:	51a0      	str	r0, [r4, r6]
      offset += 4;
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 800ec16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec18:	3604      	adds	r6, #4
 800ec1a:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 800ec1e:	19a0      	adds	r0, r4, r6
 800ec20:	f001 fe21 	bl	8010866 <memcpy>
      offset += length_stringsi;
 800ec24:	4446      	add	r6, r8
      }
      *(outbuffer + offset++) = strings_length;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      *(outbuffer + offset++) = 0;
      for( uint8_t i = 0; i < strings_length; i++){
 800ec26:	464b      	mov	r3, r9
 800ec28:	e7e3      	b.n	800ebf2 <rosserial_msgs::RequestParamResponse::serialize(unsigned char*) const+0x9e>
      offset += 4;
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
      offset += length_stringsi;
      }
      return offset;
    }
 800ec2a:	4630      	mov	r0, r6
 800ec2c:	b003      	add	sp, #12
 800ec2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800ec32 <rosserial_msgs::Log::serialize(unsigned char*) const>:
      level(0),
      msg("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ec32:	b573      	push	{r0, r1, r4, r5, r6, lr}
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800ec34:	7903      	ldrb	r3, [r0, #4]
      level(0),
      msg("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ec36:	4606      	mov	r6, r0
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800ec38:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->level);
      uint32_t length_msg = strlen(this->msg);
 800ec3a:	6880      	ldr	r0, [r0, #8]
      level(0),
      msg("")
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ec3c:	460d      	mov	r5, r1
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
      offset += sizeof(this->level);
      uint32_t length_msg = strlen(this->msg);
 800ec3e:	f7ff fe7d 	bl	800e93c <strlen>
 800ec42:	4604      	mov	r4, r0
 800ec44:	ab02      	add	r3, sp, #8
 800ec46:	f843 0d04 	str.w	r0, [r3, #-4]!
      memcpy(outbuffer + offset, &length_msg, sizeof(uint32_t));
 800ec4a:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->msg, length_msg);
 800ec4c:	4622      	mov	r2, r4
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
      offset += sizeof(this->level);
      uint32_t length_msg = strlen(this->msg);
      memcpy(outbuffer + offset, &length_msg, sizeof(uint32_t));
 800ec4e:	f8c5 0001 	str.w	r0, [r5, #1]
      offset += 4;
      memcpy(outbuffer + offset, this->msg, length_msg);
 800ec52:	68b1      	ldr	r1, [r6, #8]
 800ec54:	1d68      	adds	r0, r5, #5
 800ec56:	f001 fe06 	bl	8010866 <memcpy>
      offset += length_msg;
      return offset;
    }
 800ec5a:	1d60      	adds	r0, r4, #5
 800ec5c:	b002      	add	sp, #8
 800ec5e:	bd70      	pop	{r4, r5, r6, pc}

0800ec60 <rosserial_msgs::TopicInfo::serialize(unsigned char*) const>:
      md5sum(""),
      buffer_size(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ec60:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800ec64:	8883      	ldrh	r3, [r0, #4]
      md5sum(""),
      buffer_size(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ec66:	4606      	mov	r6, r0
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800ec68:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 800ec6a:	8883      	ldrh	r3, [r0, #4]
      md5sum(""),
      buffer_size(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800ec6c:	460d      	mov	r5, r1
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 800ec6e:	0a1b      	lsrs	r3, r3, #8
 800ec70:	704b      	strb	r3, [r1, #1]
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name = strlen(this->topic_name);
 800ec72:	6880      	ldr	r0, [r0, #8]
 800ec74:	f7ff fe62 	bl	800e93c <strlen>
 800ec78:	4604      	mov	r4, r0
 800ec7a:	ab04      	add	r3, sp, #16
 800ec7c:	f843 0d0c 	str.w	r0, [r3, #-12]!
      memcpy(outbuffer + offset, &length_topic_name, sizeof(uint32_t));
 800ec80:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 800ec82:	4622      	mov	r2, r4
      int offset = 0;
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name = strlen(this->topic_name);
      memcpy(outbuffer + offset, &length_topic_name, sizeof(uint32_t));
 800ec84:	f8c5 0002 	str.w	r0, [r5, #2]
      offset += 4;
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 800ec88:	68b1      	ldr	r1, [r6, #8]
 800ec8a:	1da8      	adds	r0, r5, #6
 800ec8c:	f001 fdeb 	bl	8010866 <memcpy>
      offset += length_topic_name;
      uint32_t length_message_type = strlen(this->message_type);
 800ec90:	68f0      	ldr	r0, [r6, #12]
 800ec92:	f7ff fe53 	bl	800e93c <strlen>
 800ec96:	4607      	mov	r7, r0
 800ec98:	ab04      	add	r3, sp, #16
 800ec9a:	f843 0d08 	str.w	r0, [r3, #-8]!
      memcpy(outbuffer + offset, &length_message_type, sizeof(uint32_t));
 800ec9e:	6818      	ldr	r0, [r3, #0]
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name = strlen(this->topic_name);
      memcpy(outbuffer + offset, &length_topic_name, sizeof(uint32_t));
      offset += 4;
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
      offset += length_topic_name;
 800eca0:	f104 0806 	add.w	r8, r4, #6
      uint32_t length_message_type = strlen(this->message_type);
      memcpy(outbuffer + offset, &length_message_type, sizeof(uint32_t));
 800eca4:	f845 0008 	str.w	r0, [r5, r8]
      offset += 4;
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 800eca8:	340a      	adds	r4, #10
 800ecaa:	463a      	mov	r2, r7
 800ecac:	68f1      	ldr	r1, [r6, #12]
 800ecae:	1928      	adds	r0, r5, r4
 800ecb0:	f001 fdd9 	bl	8010866 <memcpy>
      offset += length_message_type;
      uint32_t length_md5sum = strlen(this->md5sum);
 800ecb4:	6930      	ldr	r0, [r6, #16]
 800ecb6:	f7ff fe41 	bl	800e93c <strlen>
      offset += length_topic_name;
      uint32_t length_message_type = strlen(this->message_type);
      memcpy(outbuffer + offset, &length_message_type, sizeof(uint32_t));
      offset += 4;
      memcpy(outbuffer + offset, this->message_type, length_message_type);
      offset += length_message_type;
 800ecba:	443c      	add	r4, r7
      uint32_t length_md5sum = strlen(this->md5sum);
 800ecbc:	4607      	mov	r7, r0
 800ecbe:	ab04      	add	r3, sp, #16
 800ecc0:	f843 0d04 	str.w	r0, [r3, #-4]!
      memcpy(outbuffer + offset, &length_md5sum, sizeof(uint32_t));
 800ecc4:	6818      	ldr	r0, [r3, #0]
      offset += 4;
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 800ecc6:	463a      	mov	r2, r7
      memcpy(outbuffer + offset, &length_message_type, sizeof(uint32_t));
      offset += 4;
      memcpy(outbuffer + offset, this->message_type, length_message_type);
      offset += length_message_type;
      uint32_t length_md5sum = strlen(this->md5sum);
      memcpy(outbuffer + offset, &length_md5sum, sizeof(uint32_t));
 800ecc8:	5128      	str	r0, [r5, r4]
      offset += 4;
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 800ecca:	3404      	adds	r4, #4
 800eccc:	1928      	adds	r0, r5, r4
 800ecce:	6931      	ldr	r1, [r6, #16]
 800ecd0:	f001 fdc9 	bl	8010866 <memcpy>
      offset += length_md5sum;
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 800ecd4:	6973      	ldr	r3, [r6, #20]
      offset += length_message_type;
      uint32_t length_md5sum = strlen(this->md5sum);
      memcpy(outbuffer + offset, &length_md5sum, sizeof(uint32_t));
      offset += 4;
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
      offset += length_md5sum;
 800ecd6:	1938      	adds	r0, r7, r4
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 800ecd8:	542b      	strb	r3, [r5, r0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800ecda:	0a1a      	lsrs	r2, r3, #8
 800ecdc:	4405      	add	r5, r0
 800ecde:	706a      	strb	r2, [r5, #1]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->buffer_size);
      return offset;
    }
 800ece0:	3004      	adds	r0, #4
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800ece2:	0c1a      	lsrs	r2, r3, #16
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800ece4:	0e1b      	lsrs	r3, r3, #24
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800ece6:	70aa      	strb	r2, [r5, #2]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800ece8:	70eb      	strb	r3, [r5, #3]
      offset += sizeof(this->buffer_size);
      return offset;
    }
 800ecea:	b004      	add	sp, #16
 800ecec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ecf0 <rosserial_msgs::Log::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 800ecf0:	460b      	mov	r3, r1
      memcpy(outbuffer + offset, this->msg, length_msg);
      offset += length_msg;
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ecf2:	b537      	push	{r0, r1, r2, r4, r5, lr}
    {
      int offset = 0;
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 800ecf4:	f813 2b01 	ldrb.w	r2, [r3], #1
      memcpy(outbuffer + offset, this->msg, length_msg);
      offset += length_msg;
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ecf8:	4604      	mov	r4, r0
    {
      int offset = 0;
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 800ecfa:	7102      	strb	r2, [r0, #4]
      offset += sizeof(this->level);
      uint32_t length_msg;
      memcpy(&length_msg, (inbuffer + offset), sizeof(uint32_t));
 800ecfc:	6818      	ldr	r0, [r3, #0]
 800ecfe:	1d4a      	adds	r2, r1, #5
 800ed00:	9001      	str	r0, [sp, #4]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 800ed02:	9b01      	ldr	r3, [sp, #4]
 800ed04:	1d58      	adds	r0, r3, #5
 800ed06:	1a55      	subs	r5, r2, r1
 800ed08:	42a8      	cmp	r0, r5
 800ed0a:	d904      	bls.n	800ed16 <rosserial_msgs::Log::deserialize(unsigned char*)+0x26>
          inbuffer[k-1]=inbuffer[k];
 800ed0c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ed10:	f802 5c02 	strb.w	r5, [r2, #-2]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
      offset += sizeof(this->level);
      uint32_t length_msg;
      memcpy(&length_msg, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 800ed14:	e7f7      	b.n	800ed06 <rosserial_msgs::Log::deserialize(unsigned char*)+0x16>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_msg-1]=0;
 800ed16:	440b      	add	r3, r1
 800ed18:	2200      	movs	r2, #0
      this->msg = (char *)(inbuffer + offset-1);
 800ed1a:	3104      	adds	r1, #4
      memcpy(&length_msg, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_msg; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_msg-1]=0;
 800ed1c:	711a      	strb	r2, [r3, #4]
      this->msg = (char *)(inbuffer + offset-1);
 800ed1e:	60a1      	str	r1, [r4, #8]
      offset += length_msg;
     return offset;
    }
 800ed20:	b003      	add	sp, #12
 800ed22:	bd30      	pop	{r4, r5, pc}

0800ed24 <std_msgs::Header::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
 800ed24:	4603      	mov	r3, r0
 800ed26:	b537      	push	{r0, r1, r2, r4, r5, lr}
    {
      int offset = 0;
      this->seq =  ((uint32_t) (*(inbuffer + offset)));
 800ed28:	780a      	ldrb	r2, [r1, #0]
 800ed2a:	f101 0410 	add.w	r4, r1, #16
 800ed2e:	6042      	str	r2, [r0, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800ed30:	7848      	ldrb	r0, [r1, #1]
 800ed32:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800ed36:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800ed38:	7888      	ldrb	r0, [r1, #2]
 800ed3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800ed3e:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800ed40:	78c8      	ldrb	r0, [r1, #3]
 800ed42:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800ed46:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->seq);
      this->stamp.sec =  ((uint32_t) (*(inbuffer + offset)));
 800ed48:	790a      	ldrb	r2, [r1, #4]
 800ed4a:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800ed4c:	7948      	ldrb	r0, [r1, #5]
 800ed4e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800ed52:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800ed54:	7988      	ldrb	r0, [r1, #6]
 800ed56:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800ed5a:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800ed5c:	79c8      	ldrb	r0, [r1, #7]
 800ed5e:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800ed62:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->stamp.sec);
      this->stamp.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800ed64:	7a0a      	ldrb	r2, [r1, #8]
 800ed66:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800ed68:	7a48      	ldrb	r0, [r1, #9]
 800ed6a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800ed6e:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800ed70:	7a88      	ldrb	r0, [r1, #10]
 800ed72:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800ed76:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800ed78:	7ac8      	ldrb	r0, [r1, #11]
 800ed7a:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800ed7e:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stamp.nsec);
      uint32_t length_frame_id;
      memcpy(&length_frame_id, (inbuffer + offset), sizeof(uint32_t));
 800ed80:	68c8      	ldr	r0, [r1, #12]
 800ed82:	9001      	str	r0, [sp, #4]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 800ed84:	9a01      	ldr	r2, [sp, #4]
 800ed86:	f102 0010 	add.w	r0, r2, #16
 800ed8a:	1a65      	subs	r5, r4, r1
 800ed8c:	42a8      	cmp	r0, r5
 800ed8e:	d904      	bls.n	800ed9a <std_msgs::Header::deserialize(unsigned char*)+0x76>
          inbuffer[k-1]=inbuffer[k];
 800ed90:	f814 5b01 	ldrb.w	r5, [r4], #1
 800ed94:	f804 5c02 	strb.w	r5, [r4, #-2]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      offset += sizeof(this->stamp.nsec);
      uint32_t length_frame_id;
      memcpy(&length_frame_id, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 800ed98:	e7f7      	b.n	800ed8a <std_msgs::Header::deserialize(unsigned char*)+0x66>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_frame_id-1]=0;
 800ed9a:	440a      	add	r2, r1
 800ed9c:	2400      	movs	r4, #0
      this->frame_id = (char *)(inbuffer + offset-1);
 800ed9e:	310f      	adds	r1, #15
      memcpy(&length_frame_id, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_frame_id-1]=0;
 800eda0:	73d4      	strb	r4, [r2, #15]
      this->frame_id = (char *)(inbuffer + offset-1);
 800eda2:	6119      	str	r1, [r3, #16]
      offset += length_frame_id;
     return offset;
    }
 800eda4:	b003      	add	sp, #12
 800eda6:	bd30      	pop	{r4, r5, pc}

0800eda8 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 800eda8:	780b      	ldrb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->buffer_size);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800edaa:	b530      	push	{r4, r5, lr}
    {
      int offset = 0;
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 800edac:	8083      	strh	r3, [r0, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800edae:	784a      	ldrb	r2, [r1, #1]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->buffer_size);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800edb0:	4604      	mov	r4, r0
    {
      int offset = 0;
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800edb2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800edb6:	8083      	strh	r3, [r0, #4]
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name;
      memcpy(&length_topic_name, (inbuffer + offset), sizeof(uint32_t));
 800edb8:	f8d1 0002 	ldr.w	r0, [r1, #2]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->buffer_size);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800edbc:	b085      	sub	sp, #20
      int offset = 0;
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name;
      memcpy(&length_topic_name, (inbuffer + offset), sizeof(uint32_t));
 800edbe:	9001      	str	r0, [sp, #4]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800edc0:	9d01      	ldr	r5, [sp, #4]
 800edc2:	1d8a      	adds	r2, r1, #6
 800edc4:	1dab      	adds	r3, r5, #6
 800edc6:	1a50      	subs	r0, r2, r1
 800edc8:	4283      	cmp	r3, r0
 800edca:	d904      	bls.n	800edd6 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x2e>
          inbuffer[k-1]=inbuffer[k];
 800edcc:	f812 0b01 	ldrb.w	r0, [r2], #1
 800edd0:	f802 0c02 	strb.w	r0, [r2, #-2]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name;
      memcpy(&length_topic_name, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800edd4:	e7f7      	b.n	800edc6 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x1e>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_topic_name-1]=0;
 800edd6:	194a      	adds	r2, r1, r5
 800edd8:	2000      	movs	r0, #0
 800edda:	7150      	strb	r0, [r2, #5]
      this->topic_name = (char *)(inbuffer + offset-1);
 800eddc:	1d4a      	adds	r2, r1, #5
 800edde:	60a2      	str	r2, [r4, #8]
      offset += length_topic_name;
      uint32_t length_message_type;
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
 800ede0:	58c8      	ldr	r0, [r1, r3]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800ede2:	1d1a      	adds	r2, r3, #4
      }
      inbuffer[offset+length_topic_name-1]=0;
      this->topic_name = (char *)(inbuffer + offset-1);
      offset += length_topic_name;
      uint32_t length_message_type;
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
 800ede4:	9002      	str	r0, [sp, #8]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800ede6:	9b02      	ldr	r3, [sp, #8]
 800ede8:	f105 000a 	add.w	r0, r5, #10
 800edec:	4413      	add	r3, r2
 800edee:	4408      	add	r0, r1
 800edf0:	1a45      	subs	r5, r0, r1
 800edf2:	42ab      	cmp	r3, r5
 800edf4:	d904      	bls.n	800ee00 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x58>
          inbuffer[k-1]=inbuffer[k];
 800edf6:	f810 5b01 	ldrb.w	r5, [r0], #1
 800edfa:	f800 5c02 	strb.w	r5, [r0, #-2]
      this->topic_name = (char *)(inbuffer + offset-1);
      offset += length_topic_name;
      uint32_t length_message_type;
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800edfe:	e7f7      	b.n	800edf0 <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x48>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_message_type-1]=0;
      this->message_type = (char *)(inbuffer + offset-1);
 800ee00:	3a01      	subs	r2, #1
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_message_type-1]=0;
 800ee02:	18c8      	adds	r0, r1, r3
      this->message_type = (char *)(inbuffer + offset-1);
 800ee04:	440a      	add	r2, r1
      memcpy(&length_message_type, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_message_type-1]=0;
 800ee06:	2500      	movs	r5, #0
 800ee08:	f800 5c01 	strb.w	r5, [r0, #-1]
      this->message_type = (char *)(inbuffer + offset-1);
 800ee0c:	60e2      	str	r2, [r4, #12]
      offset += length_message_type;
      uint32_t length_md5sum;
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
 800ee0e:	6800      	ldr	r0, [r0, #0]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800ee10:	3304      	adds	r3, #4
      }
      inbuffer[offset+length_message_type-1]=0;
      this->message_type = (char *)(inbuffer + offset-1);
      offset += length_message_type;
      uint32_t length_md5sum;
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
 800ee12:	9003      	str	r0, [sp, #12]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800ee14:	9803      	ldr	r0, [sp, #12]
 800ee16:	18ca      	adds	r2, r1, r3
 800ee18:	4418      	add	r0, r3
 800ee1a:	1a55      	subs	r5, r2, r1
 800ee1c:	42a8      	cmp	r0, r5
 800ee1e:	d904      	bls.n	800ee2a <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x82>
          inbuffer[k-1]=inbuffer[k];
 800ee20:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ee24:	f802 5c02 	strb.w	r5, [r2, #-2]
      this->message_type = (char *)(inbuffer + offset-1);
      offset += length_message_type;
      uint32_t length_md5sum;
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800ee28:	e7f7      	b.n	800ee1a <rosserial_msgs::TopicInfo::deserialize(unsigned char*)+0x72>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_md5sum-1]=0;
      this->md5sum = (char *)(inbuffer + offset-1);
 800ee2a:	3b01      	subs	r3, #1
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_md5sum-1]=0;
 800ee2c:	180d      	adds	r5, r1, r0
      this->md5sum = (char *)(inbuffer + offset-1);
 800ee2e:	440b      	add	r3, r1
      memcpy(&length_md5sum, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_md5sum-1]=0;
 800ee30:	2200      	movs	r2, #0
 800ee32:	f805 2c01 	strb.w	r2, [r5, #-1]
      this->md5sum = (char *)(inbuffer + offset-1);
 800ee36:	6123      	str	r3, [r4, #16]
      u_buffer_size.base = 0;
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->buffer_size = u_buffer_size.real;
 800ee38:	78ab      	ldrb	r3, [r5, #2]
 800ee3a:	786a      	ldrb	r2, [r5, #1]
 800ee3c:	041b      	lsls	r3, r3, #16
 800ee3e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ee42:	5c0a      	ldrb	r2, [r1, r0]
      offset += sizeof(this->buffer_size);
     return offset;
    }
 800ee44:	3004      	adds	r0, #4
      u_buffer_size.base = 0;
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->buffer_size = u_buffer_size.real;
 800ee46:	4313      	orrs	r3, r2
 800ee48:	78ea      	ldrb	r2, [r5, #3]
 800ee4a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ee4e:	6163      	str	r3, [r4, #20]
      offset += sizeof(this->buffer_size);
     return offset;
    }
 800ee50:	b005      	add	sp, #20
 800ee52:	bd30      	pop	{r4, r5, pc}

0800ee54 <std_msgs::String::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      uint32_t length_data;
      memcpy(&length_data, (inbuffer + offset), sizeof(uint32_t));
 800ee54:	460b      	mov	r3, r1
      memcpy(outbuffer + offset, this->data, length_data);
      offset += length_data;
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ee56:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee58:	4604      	mov	r4, r0
    {
      int offset = 0;
      uint32_t length_data;
      memcpy(&length_data, (inbuffer + offset), sizeof(uint32_t));
 800ee5a:	f853 0b04 	ldr.w	r0, [r3], #4
 800ee5e:	9001      	str	r0, [sp, #4]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_data; ++k){
 800ee60:	9a01      	ldr	r2, [sp, #4]
 800ee62:	1d10      	adds	r0, r2, #4
 800ee64:	1a5d      	subs	r5, r3, r1
 800ee66:	42a8      	cmp	r0, r5
 800ee68:	d904      	bls.n	800ee74 <std_msgs::String::deserialize(unsigned char*)+0x20>
          inbuffer[k-1]=inbuffer[k];
 800ee6a:	f813 5b01 	ldrb.w	r5, [r3], #1
 800ee6e:	f803 5c02 	strb.w	r5, [r3, #-2]
    {
      int offset = 0;
      uint32_t length_data;
      memcpy(&length_data, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_data; ++k){
 800ee72:	e7f7      	b.n	800ee64 <std_msgs::String::deserialize(unsigned char*)+0x10>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_data-1]=0;
 800ee74:	440a      	add	r2, r1
 800ee76:	2300      	movs	r3, #0
      this->data = (char *)(inbuffer + offset-1);
 800ee78:	3103      	adds	r1, #3
      memcpy(&length_data, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_data; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_data-1]=0;
 800ee7a:	70d3      	strb	r3, [r2, #3]
      this->data = (char *)(inbuffer + offset-1);
 800ee7c:	6061      	str	r1, [r4, #4]
      offset += length_data;
     return offset;
    }
 800ee7e:	b003      	add	sp, #12
 800ee80:	bd30      	pop	{r4, r5, pc}

0800ee82 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
 800ee82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    {
      int offset = 0;
      uint8_t ints_lengthT = *(inbuffer + offset++);
 800ee84:	780d      	ldrb	r5, [r1, #0]
      if(ints_lengthT > ints_length)
 800ee86:	7903      	ldrb	r3, [r0, #4]
      offset += length_stringsi;
      }
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ee88:	4604      	mov	r4, r0
    {
      int offset = 0;
      uint8_t ints_lengthT = *(inbuffer + offset++);
      if(ints_lengthT > ints_length)
 800ee8a:	42ab      	cmp	r3, r5
      offset += length_stringsi;
      }
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800ee8c:	460e      	mov	r6, r1
    {
      int offset = 0;
      uint8_t ints_lengthT = *(inbuffer + offset++);
      if(ints_lengthT > ints_length)
 800ee8e:	d204      	bcs.n	800ee9a <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x18>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 800ee90:	00a9      	lsls	r1, r5, #2
 800ee92:	68c0      	ldr	r0, [r0, #12]
 800ee94:	f001 fd92 	bl	80109bc <realloc>
 800ee98:	60e0      	str	r0, [r4, #12]
      offset += 3;
      ints_length = ints_lengthT;
 800ee9a:	7125      	strb	r5, [r4, #4]
 800ee9c:	1d32      	adds	r2, r6, #4
 800ee9e:	2100      	movs	r1, #0
      for( uint8_t i = 0; i < ints_length; i++){
 800eea0:	7923      	ldrb	r3, [r4, #4]
 800eea2:	1c4f      	adds	r7, r1, #1
 800eea4:	b2c9      	uxtb	r1, r1
 800eea6:	428b      	cmp	r3, r1
 800eea8:	eba2 0506 	sub.w	r5, r2, r6
 800eeac:	f102 0204 	add.w	r2, r2, #4
 800eeb0:	d914      	bls.n	800eedc <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x5a>
      u_st_ints.base = 0;
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->st_ints = u_st_ints.real;
 800eeb2:	f812 3c02 	ldrb.w	r3, [r2, #-2]
 800eeb6:	f812 0c03 	ldrb.w	r0, [r2, #-3]
 800eeba:	041b      	lsls	r3, r3, #16
 800eebc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800eec0:	f812 0c04 	ldrb.w	r0, [r2, #-4]
 800eec4:	4303      	orrs	r3, r0
 800eec6:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800eeca:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800eece:	60a3      	str	r3, [r4, #8]
      offset += sizeof(this->st_ints);
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 800eed0:	68a0      	ldr	r0, [r4, #8]
 800eed2:	68e3      	ldr	r3, [r4, #12]
 800eed4:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
      uint8_t ints_lengthT = *(inbuffer + offset++);
      if(ints_lengthT > ints_length)
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
      offset += 3;
      ints_length = ints_lengthT;
      for( uint8_t i = 0; i < ints_length; i++){
 800eed8:	4639      	mov	r1, r7
 800eeda:	e7e1      	b.n	800eea0 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x1e>
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->st_ints = u_st_ints.real;
      offset += sizeof(this->st_ints);
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
      }
      uint8_t floats_lengthT = *(inbuffer + offset++);
 800eedc:	5d77      	ldrb	r7, [r6, r5]
      if(floats_lengthT > floats_length)
 800eede:	7c23      	ldrb	r3, [r4, #16]
 800eee0:	42bb      	cmp	r3, r7
 800eee2:	d204      	bcs.n	800eeee <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x6c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 800eee4:	00b9      	lsls	r1, r7, #2
 800eee6:	69a0      	ldr	r0, [r4, #24]
 800eee8:	f001 fd68 	bl	80109bc <realloc>
 800eeec:	61a0      	str	r0, [r4, #24]
 800eeee:	1d2b      	adds	r3, r5, #4
      offset += 3;
      floats_length = floats_lengthT;
 800eef0:	7427      	strb	r7, [r4, #16]
 800eef2:	4433      	add	r3, r6
 800eef4:	2200      	movs	r2, #0
      for( uint8_t i = 0; i < floats_length; i++){
 800eef6:	7c21      	ldrb	r1, [r4, #16]
 800eef8:	1c57      	adds	r7, r2, #1
 800eefa:	b2d2      	uxtb	r2, r2
 800eefc:	4291      	cmp	r1, r2
 800eefe:	eba3 0506 	sub.w	r5, r3, r6
 800ef02:	f103 0304 	add.w	r3, r3, #4
 800ef06:	d914      	bls.n	800ef32 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xb0>
      } u_st_floats;
      u_st_floats.base = 0;
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800ef08:	f813 1c02 	ldrb.w	r1, [r3, #-2]
 800ef0c:	f813 0c03 	ldrb.w	r0, [r3, #-3]
 800ef10:	0409      	lsls	r1, r1, #16
 800ef12:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 800ef16:	f813 0c04 	ldrb.w	r0, [r3, #-4]
 800ef1a:	4301      	orrs	r1, r0
 800ef1c:	f813 0c01 	ldrb.w	r0, [r3, #-1]
      this->st_floats = u_st_floats.real;
 800ef20:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
 800ef24:	6161      	str	r1, [r4, #20]
      offset += sizeof(this->st_floats);
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 800ef26:	6960      	ldr	r0, [r4, #20]
 800ef28:	69a1      	ldr	r1, [r4, #24]
 800ef2a:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
      uint8_t floats_lengthT = *(inbuffer + offset++);
      if(floats_lengthT > floats_length)
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
      offset += 3;
      floats_length = floats_lengthT;
      for( uint8_t i = 0; i < floats_length; i++){
 800ef2e:	463a      	mov	r2, r7
 800ef30:	e7e1      	b.n	800eef6 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x74>
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      this->st_floats = u_st_floats.real;
      offset += sizeof(this->st_floats);
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
      }
      uint8_t strings_lengthT = *(inbuffer + offset++);
 800ef32:	5d77      	ldrb	r7, [r6, r5]
      if(strings_lengthT > strings_length)
 800ef34:	7f23      	ldrb	r3, [r4, #28]
 800ef36:	42bb      	cmp	r3, r7
 800ef38:	d204      	bcs.n	800ef44 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xc2>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 800ef3a:	00b9      	lsls	r1, r7, #2
 800ef3c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ef3e:	f001 fd3d 	bl	80109bc <realloc>
 800ef42:	6260      	str	r0, [r4, #36]	; 0x24
      offset += 3;
 800ef44:	1d2b      	adds	r3, r5, #4
      strings_length = strings_lengthT;
 800ef46:	2500      	movs	r5, #0
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_st_strings-1]=0;
 800ef48:	46ae      	mov	lr, r5
      }
      uint8_t strings_lengthT = *(inbuffer + offset++);
      if(strings_lengthT > strings_length)
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
      offset += 3;
      strings_length = strings_lengthT;
 800ef4a:	7727      	strb	r7, [r4, #28]
      for( uint8_t i = 0; i < strings_length; i++){
 800ef4c:	7f22      	ldrb	r2, [r4, #28]
 800ef4e:	b2ef      	uxtb	r7, r5
 800ef50:	42ba      	cmp	r2, r7
 800ef52:	d919      	bls.n	800ef88 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0x106>
      uint32_t length_st_strings;
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
 800ef54:	58f0      	ldr	r0, [r6, r3]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800ef56:	1d1a      	adds	r2, r3, #4
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
      offset += 3;
      strings_length = strings_lengthT;
      for( uint8_t i = 0; i < strings_length; i++){
      uint32_t length_st_strings;
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
 800ef58:	9001      	str	r0, [sp, #4]
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800ef5a:	9b01      	ldr	r3, [sp, #4]
 800ef5c:	18b1      	adds	r1, r6, r2
 800ef5e:	4413      	add	r3, r2
 800ef60:	1b88      	subs	r0, r1, r6
 800ef62:	4283      	cmp	r3, r0
 800ef64:	d904      	bls.n	800ef70 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xee>
          inbuffer[k-1]=inbuffer[k];
 800ef66:	f811 0b01 	ldrb.w	r0, [r1], #1
 800ef6a:	f801 0c02 	strb.w	r0, [r1, #-2]
      strings_length = strings_lengthT;
      for( uint8_t i = 0; i < strings_length; i++){
      uint32_t length_st_strings;
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800ef6e:	e7f7      	b.n	800ef60 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xde>
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_st_strings-1]=0;
      this->st_strings = (char *)(inbuffer + offset-1);
 800ef70:	3a01      	subs	r2, #1
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_st_strings-1]=0;
 800ef72:	18f1      	adds	r1, r6, r3
      this->st_strings = (char *)(inbuffer + offset-1);
 800ef74:	4432      	add	r2, r6
      memcpy(&length_st_strings, (inbuffer + offset), sizeof(uint32_t));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
          inbuffer[k-1]=inbuffer[k];
      }
      inbuffer[offset+length_st_strings-1]=0;
 800ef76:	f801 ec01 	strb.w	lr, [r1, #-1]
      this->st_strings = (char *)(inbuffer + offset-1);
 800ef7a:	6222      	str	r2, [r4, #32]
      offset += length_st_strings;
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 800ef7c:	6a21      	ldr	r1, [r4, #32]
 800ef7e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800ef80:	3501      	adds	r5, #1
 800ef82:	f842 1027 	str.w	r1, [r2, r7, lsl #2]
      uint8_t strings_lengthT = *(inbuffer + offset++);
      if(strings_lengthT > strings_length)
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
      offset += 3;
      strings_length = strings_lengthT;
      for( uint8_t i = 0; i < strings_length; i++){
 800ef86:	e7e1      	b.n	800ef4c <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)+0xca>
      this->st_strings = (char *)(inbuffer + offset-1);
      offset += length_st_strings;
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
      }
     return offset;
    }
 800ef88:	4618      	mov	r0, r3
 800ef8a:	b003      	add	sp, #12
 800ef8c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ef8e <ros::Msg::serializeAvrFloat64(unsigned char*, float)>:
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 800ef8e:	b538      	push	{r3, r4, r5, lr}
  {
    const int32_t* val = (int32_t*) &f;
    int32_t exp = ((*val >> 23) & 255);
 800ef90:	f3c1 53c7 	ubfx	r3, r1, #23, #8
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 800ef94:	4605      	mov	r5, r0
  {
    const int32_t* val = (int32_t*) &f;
    int32_t exp = ((*val >> 23) & 255);
 800ef96:	460a      	mov	r2, r1
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 800ef98:	4608      	mov	r0, r1
  {
    const int32_t* val = (int32_t*) &f;
    int32_t exp = ((*val >> 23) & 255);
    if (exp != 0)
 800ef9a:	b10b      	cbz	r3, 800efa0 <ros::Msg::serializeAvrFloat64(unsigned char*, float)+0x12>
    {
      exp += 1023 - 127;
 800ef9c:	f503 7360 	add.w	r3, r3, #896	; 0x380
    }

    int32_t sig = *val;
    *(outbuffer++) = 0;
 800efa0:	2100      	movs	r1, #0
 800efa2:	7029      	strb	r1, [r5, #0]
    *(outbuffer++) = 0;
 800efa4:	7069      	strb	r1, [r5, #1]
    *(outbuffer++) = 0;
 800efa6:	70a9      	strb	r1, [r5, #2]
    *(outbuffer++) = (sig << 5) & 0xff;
 800efa8:	0151      	lsls	r1, r2, #5
 800efaa:	70e9      	strb	r1, [r5, #3]
    *(outbuffer++) = (sig >> 3) & 0xff;
 800efac:	10d1      	asrs	r1, r2, #3
 800efae:	7129      	strb	r1, [r5, #4]
    *(outbuffer++) = (sig >> 11) & 0xff;
 800efb0:	12d1      	asrs	r1, r2, #11
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
 800efb2:	f3c2 42c3 	ubfx	r2, r2, #19, #4
 800efb6:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
    *(outbuffer++) = 0;
    *(outbuffer++) = 0;
    *(outbuffer++) = 0;
    *(outbuffer++) = (sig << 5) & 0xff;
    *(outbuffer++) = (sig >> 3) & 0xff;
    *(outbuffer++) = (sig >> 11) & 0xff;
 800efba:	7169      	strb	r1, [r5, #5]
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
 800efbc:	71aa      	strb	r2, [r5, #6]
    *(outbuffer++) = (exp >> 4) & 0x7F;

    // Mark negative bit as necessary.
    if (f < 0)
 800efbe:	2100      	movs	r1, #0
    *(outbuffer++) = 0;
    *(outbuffer++) = (sig << 5) & 0xff;
    *(outbuffer++) = (sig >> 3) & 0xff;
    *(outbuffer++) = (sig >> 11) & 0xff;
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
    *(outbuffer++) = (exp >> 4) & 0x7F;
 800efc0:	f3c3 1407 	ubfx	r4, r3, #4, #8

    // Mark negative bit as necessary.
    if (f < 0)
 800efc4:	f7f6 fb98 	bl	80056f8 <__aeabi_fcmplt>
 800efc8:	b908      	cbnz	r0, 800efce <ros::Msg::serializeAvrFloat64(unsigned char*, float)+0x40>
    *(outbuffer++) = 0;
    *(outbuffer++) = (sig << 5) & 0xff;
    *(outbuffer++) = (sig >> 3) & 0xff;
    *(outbuffer++) = (sig >> 11) & 0xff;
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
    *(outbuffer++) = (exp >> 4) & 0x7F;
 800efca:	71ec      	strb	r4, [r5, #7]
 800efcc:	e002      	b.n	800efd4 <ros::Msg::serializeAvrFloat64(unsigned char*, float)+0x46>

    // Mark negative bit as necessary.
    if (f < 0)
    {
      *(outbuffer - 1) |= 0x80;
 800efce:	f064 037f 	orn	r3, r4, #127	; 0x7f
 800efd2:	71eb      	strb	r3, [r5, #7]
    }

    return 8;
  }
 800efd4:	2008      	movs	r0, #8
 800efd6:	bd38      	pop	{r3, r4, r5, pc}

0800efd8 <roberto_msgs::MotorState::serialize(unsigned char*) const>:
      acceleration(0),
      mode(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800efd8:	b570      	push	{r4, r5, r6, lr}
 800efda:	4605      	mov	r5, r0
    {
      int offset = 0;
      offset += this->header.serialize(outbuffer + offset);
 800efdc:	3004      	adds	r0, #4
      acceleration(0),
      mode(0)
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 800efde:	460e      	mov	r6, r1
    {
      int offset = 0;
      offset += this->header.serialize(outbuffer + offset);
 800efe0:	f7ff fd71 	bl	800eac6 <std_msgs::Header::serialize(unsigned char*) const>
      offset += serializeAvrFloat64(outbuffer + offset, this->heading_angle);
 800efe4:	69a9      	ldr	r1, [r5, #24]
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      offset += this->header.serialize(outbuffer + offset);
 800efe6:	4604      	mov	r4, r0
      offset += serializeAvrFloat64(outbuffer + offset, this->heading_angle);
 800efe8:	1830      	adds	r0, r6, r0
 800efea:	f7ff ffd0 	bl	800ef8e <ros::Msg::serializeAvrFloat64(unsigned char*, float)>
 800efee:	4404      	add	r4, r0
      offset += serializeAvrFloat64(outbuffer + offset, this->heading_velocity);
 800eff0:	69e9      	ldr	r1, [r5, #28]
 800eff2:	1930      	adds	r0, r6, r4
 800eff4:	f7ff ffcb 	bl	800ef8e <ros::Msg::serializeAvrFloat64(unsigned char*, float)>
 800eff8:	4404      	add	r4, r0
      offset += serializeAvrFloat64(outbuffer + offset, this->speed);
 800effa:	6a29      	ldr	r1, [r5, #32]
 800effc:	1930      	adds	r0, r6, r4
 800effe:	f7ff ffc6 	bl	800ef8e <ros::Msg::serializeAvrFloat64(unsigned char*, float)>
 800f002:	4404      	add	r4, r0
      offset += serializeAvrFloat64(outbuffer + offset, this->acceleration);
 800f004:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800f006:	1930      	adds	r0, r6, r4
 800f008:	f7ff ffc1 	bl	800ef8e <ros::Msg::serializeAvrFloat64(unsigned char*, float)>
      *(outbuffer + offset + 0) = (this->mode >> (8 * 0)) & 0xFF;
 800f00c:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 800f010:	4420      	add	r0, r4
 800f012:	5433      	strb	r3, [r6, r0]
      offset += sizeof(this->mode);
      return offset;
    }
 800f014:	3001      	adds	r0, #1
 800f016:	bd70      	pop	{r4, r5, r6, pc}

0800f018 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>:
   * @param[in] inbuffer pointer for buffer to deserialize from.
   * @param[out] f pointer to place the deserialized value in.
   *
   * @return number of bytes to advance the buffer pointer.
   */
  static int deserializeAvrFloat64(const unsigned char* inbuffer, float* f)
 800f018:	b530      	push	{r4, r5, lr}
  {
    uint32_t* val = (uint32_t*)f;
    inbuffer += 3;

    // Copy truncated mantissa.
    *val = ((uint32_t)(*(inbuffer++)) >> 5 & 0x07);
 800f01a:	78c3      	ldrb	r3, [r0, #3]
 800f01c:	095b      	lsrs	r3, r3, #5
 800f01e:	600b      	str	r3, [r1, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 3;
 800f020:	7902      	ldrb	r2, [r0, #4]
 800f022:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800f026:	600b      	str	r3, [r1, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 11;
 800f028:	7942      	ldrb	r2, [r0, #5]
 800f02a:	ea43 22c2 	orr.w	r2, r3, r2, lsl #11
 800f02e:	600a      	str	r2, [r1, #0]
    *val |= ((uint32_t)(*inbuffer) & 0x0f) << 19;
 800f030:	7983      	ldrb	r3, [r0, #6]
 800f032:	04db      	lsls	r3, r3, #19
 800f034:	f403 03f0 	and.w	r3, r3, #7864320	; 0x780000
 800f038:	4313      	orrs	r3, r2
 800f03a:	600b      	str	r3, [r1, #0]

    // Copy truncated exponent.
    uint32_t exp = ((uint32_t)(*(inbuffer++)) & 0xf0)>>4;
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 800f03c:	79c4      	ldrb	r4, [r0, #7]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 3;
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 11;
    *val |= ((uint32_t)(*inbuffer) & 0x0f) << 19;

    // Copy truncated exponent.
    uint32_t exp = ((uint32_t)(*(inbuffer++)) & 0xf0)>>4;
 800f03e:	7985      	ldrb	r5, [r0, #6]
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 800f040:	0124      	lsls	r4, r4, #4
 800f042:	f404 62fe 	and.w	r2, r4, #2032	; 0x7f0
    if (exp != 0)
 800f046:	ea52 1215 	orrs.w	r2, r2, r5, lsr #4
    {
      *val |= ((exp) - 1023 + 127) << 23;
 800f04a:	bf1e      	ittt	ne
 800f04c:	f5a2 7260 	subne.w	r2, r2, #896	; 0x380
 800f050:	ea43 53c2 	orrne.w	r3, r3, r2, lsl #23
 800f054:	600b      	strne	r3, [r1, #0]
    }  

    // Copy negative sign.
    *val |= ((uint32_t)(*(inbuffer++)) & 0x80) << 24;
 800f056:	79c3      	ldrb	r3, [r0, #7]

    return 8;
  }
 800f058:	2008      	movs	r0, #8
    {
      *val |= ((exp) - 1023 + 127) << 23;
    }  

    // Copy negative sign.
    *val |= ((uint32_t)(*(inbuffer++)) & 0x80) << 24;
 800f05a:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
 800f05e:	680b      	ldr	r3, [r1, #0]
 800f060:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f064:	600b      	str	r3, [r1, #0]

    return 8;
  }
 800f066:	bd30      	pop	{r4, r5, pc}

0800f068 <roberto_msgs::MotorState::deserialize(unsigned char*)>:

    virtual int deserialize(unsigned char *inbuffer)
 800f068:	b570      	push	{r4, r5, r6, lr}
 800f06a:	4605      	mov	r5, r0
    {
      int offset = 0;
      offset += this->header.deserialize(inbuffer + offset);
 800f06c:	3004      	adds	r0, #4
      *(outbuffer + offset + 0) = (this->mode >> (8 * 0)) & 0xFF;
      offset += sizeof(this->mode);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800f06e:	460e      	mov	r6, r1
    {
      int offset = 0;
      offset += this->header.deserialize(inbuffer + offset);
 800f070:	f7ff fe58 	bl	800ed24 <std_msgs::Header::deserialize(unsigned char*)>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_angle));
 800f074:	f105 0118 	add.w	r1, r5, #24
    }

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      offset += this->header.deserialize(inbuffer + offset);
 800f078:	4604      	mov	r4, r0
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_angle));
 800f07a:	1830      	adds	r0, r6, r0
 800f07c:	f7ff ffcc 	bl	800f018 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>
 800f080:	4404      	add	r4, r0
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_velocity));
 800f082:	f105 011c 	add.w	r1, r5, #28
 800f086:	1930      	adds	r0, r6, r4
 800f088:	f7ff ffc6 	bl	800f018 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>
 800f08c:	4404      	add	r4, r0
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->speed));
 800f08e:	f105 0120 	add.w	r1, r5, #32
 800f092:	1930      	adds	r0, r6, r4
 800f094:	f7ff ffc0 	bl	800f018 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>
 800f098:	4404      	add	r4, r0
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->acceleration));
 800f09a:	f105 0124 	add.w	r1, r5, #36	; 0x24
 800f09e:	1930      	adds	r0, r6, r4
 800f0a0:	f7ff ffba 	bl	800f018 <ros::Msg::deserializeAvrFloat64(unsigned char const*, float*)>
      this->mode =  ((uint8_t) (*(inbuffer + offset)));
 800f0a4:	4420      	add	r0, r4
 800f0a6:	5c33      	ldrb	r3, [r6, r0]
      offset += sizeof(this->mode);
     return offset;
    }
 800f0a8:	3001      	adds	r0, #1
      offset += this->header.deserialize(inbuffer + offset);
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_angle));
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->heading_velocity));
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->speed));
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->acceleration));
      this->mode =  ((uint8_t) (*(inbuffer + offset)));
 800f0aa:	f885 3028 	strb.w	r3, [r5, #40]	; 0x28
      offset += sizeof(this->mode);
     return offset;
    }
 800f0ae:	bd70      	pop	{r4, r5, r6, pc}

0800f0b0 <ros::Subscriber<roberto_msgs::MotorState>::callback(unsigned char*)>:
        endpoint_(endpoint)
      {
        topic_ = topic_name;
      };

      virtual void callback(unsigned char* data){
 800f0b0:	b570      	push	{r4, r5, r6, lr}
 800f0b2:	4605      	mov	r5, r0
        msg.deserialize(data);
 800f0b4:	f100 040c 	add.w	r4, r0, #12
 800f0b8:	4620      	mov	r0, r4
 800f0ba:	f7ff ffd5 	bl	800f068 <roberto_msgs::MotorState::deserialize(unsigned char*)>
        this->cb_(msg);
 800f0be:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800f0c0:	4620      	mov	r0, r4
      }
 800f0c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        topic_ = topic_name;
      };

      virtual void callback(unsigned char* data){
        msg.deserialize(data);
        this->cb_(msg);
 800f0c6:	4718      	bx	r3

0800f0c8 <ArduinoHardware::init()>:
      this->baud_= baud;
    }
  
    int getBaud(){return baud_;}

    void init(){
 800f0c8:	b570      	push	{r4, r5, r6, lr}
 800f0ca:	4604      	mov	r4, r0
 800f0cc:	b086      	sub	sp, #24
                            
      /* GPIOA PIN9 alternative function Tx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_9;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f0ce:	4d21      	ldr	r5, [pc, #132]	; (800f154 <ArduinoHardware::init()+0x8c>)
      /* Bit configuration structure for GPIOA PIN9 and PIN10 */
      GPIO_InitTypeDef gpioa_init_struct;

      /* Enalbe clock for USART1, AFIO and GPIOA */
      RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_AFIO | 
                           RCC_APB2Periph_GPIOA, ENABLE);
 800f0d0:	2101      	movs	r1, #1
 800f0d2:	f244 0005 	movw	r0, #16389	; 0x4005
 800f0d6:	f7f3 fcc5 	bl	8002a64 <RCC_APB2PeriphClockCmd>
                            
      /* GPIOA PIN9 alternative function Tx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_9;
 800f0da:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f0de:	f8ad 3004 	strh.w	r3, [sp, #4]
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
 800f0e2:	2603      	movs	r6, #3
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
 800f0e4:	2318      	movs	r3, #24
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f0e6:	a901      	add	r1, sp, #4
 800f0e8:	4628      	mov	r0, r5
                           RCC_APB2Periph_GPIOA, ENABLE);
                            
      /* GPIOA PIN9 alternative function Tx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_9;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
 800f0ea:	f88d 3007 	strb.w	r3, [sp, #7]
      RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_AFIO | 
                           RCC_APB2Periph_GPIOA, ENABLE);
                            
      /* GPIOA PIN9 alternative function Tx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_9;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
 800f0ee:	f88d 6006 	strb.w	r6, [sp, #6]
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f0f2:	f7f3 f858 	bl	80021a6 <GPIO_Init>
      /* GPIOA PIN9 alternative function Rx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_10;
 800f0f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f0fa:	f8ad 3004 	strh.w	r3, [sp, #4]
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800f0fe:	2304      	movs	r3, #4
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f100:	eb0d 0103 	add.w	r1, sp, r3
 800f104:	4628      	mov	r0, r5
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
      GPIO_Init(GPIOA, &gpioa_init_struct);
      /* GPIOA PIN9 alternative function Rx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_10;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800f106:	f88d 3007 	strb.w	r3, [sp, #7]
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_AF_PP;
      GPIO_Init(GPIOA, &gpioa_init_struct);
      /* GPIOA PIN9 alternative function Rx */
      gpioa_init_struct.GPIO_Pin = GPIO_Pin_10;
      gpioa_init_struct.GPIO_Speed = GPIO_Speed_50MHz;
 800f10a:	f88d 6006 	strb.w	r6, [sp, #6]
      gpioa_init_struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
      GPIO_Init(GPIOA, &gpioa_init_struct);
 800f10e:	f7f3 f84a 	bl	80021a6 <GPIO_Init>

      /* Enable USART1 */
      USART_Cmd(iostream, ENABLE);  
 800f112:	6820      	ldr	r0, [r4, #0]
 800f114:	2101      	movs	r1, #1
 800f116:	f7f3 ff4e 	bl	8002fb6 <USART_Cmd>
      /* Baud rate 115200, 8-bit data, One stop bit
      * No parity, Do both Rx and Tx, No HW flow control
      */
      usart1_init_struct.USART_BaudRate = baud_;   
 800f11a:	6863      	ldr	r3, [r4, #4]
      usart1_init_struct.USART_WordLength = USART_WordLength_8b;  
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
      usart1_init_struct.USART_Parity = USART_Parity_No ;
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800f11c:	220c      	movs	r2, #12
      /* Enable USART1 */
      USART_Cmd(iostream, ENABLE);  
      /* Baud rate 115200, 8-bit data, One stop bit
      * No parity, Do both Rx and Tx, No HW flow control
      */
      usart1_init_struct.USART_BaudRate = baud_;   
 800f11e:	9302      	str	r3, [sp, #8]
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
      usart1_init_struct.USART_Parity = USART_Parity_No ;
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
      usart1_init_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
      /* Configure USART1 */
      USART_Init(iostream, &usart1_init_struct);
 800f120:	a902      	add	r1, sp, #8
      USART_Cmd(iostream, ENABLE);  
      /* Baud rate 115200, 8-bit data, One stop bit
      * No parity, Do both Rx and Tx, No HW flow control
      */
      usart1_init_struct.USART_BaudRate = baud_;   
      usart1_init_struct.USART_WordLength = USART_WordLength_8b;  
 800f122:	2300      	movs	r3, #0
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
      usart1_init_struct.USART_Parity = USART_Parity_No ;
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
      usart1_init_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
      /* Configure USART1 */
      USART_Init(iostream, &usart1_init_struct);
 800f124:	6820      	ldr	r0, [r4, #0]
      USART_Cmd(iostream, ENABLE);  
      /* Baud rate 115200, 8-bit data, One stop bit
      * No parity, Do both Rx and Tx, No HW flow control
      */
      usart1_init_struct.USART_BaudRate = baud_;   
      usart1_init_struct.USART_WordLength = USART_WordLength_8b;  
 800f126:	f8ad 300c 	strh.w	r3, [sp, #12]
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
 800f12a:	f8ad 300e 	strh.w	r3, [sp, #14]
      usart1_init_struct.USART_Parity = USART_Parity_No ;
 800f12e:	f8ad 3010 	strh.w	r3, [sp, #16]
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
      usart1_init_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800f132:	f8ad 3014 	strh.w	r3, [sp, #20]
      */
      usart1_init_struct.USART_BaudRate = baud_;   
      usart1_init_struct.USART_WordLength = USART_WordLength_8b;  
      usart1_init_struct.USART_StopBits = USART_StopBits_1;   
      usart1_init_struct.USART_Parity = USART_Parity_No ;
      usart1_init_struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800f136:	f8ad 2012 	strh.w	r2, [sp, #18]
      usart1_init_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
      /* Configure USART1 */
      USART_Init(iostream, &usart1_init_struct);
 800f13a:	f7f3 fec7 	bl	8002ecc <USART_Init>
      /* Enable RXNE interrupt */
      USART_ITConfig(iostream, USART_IT_RXNE, ENABLE);
 800f13e:	2201      	movs	r2, #1
 800f140:	f240 5125 	movw	r1, #1317	; 0x525
 800f144:	6820      	ldr	r0, [r4, #0]
 800f146:	f7f3 ff42 	bl	8002fce <USART_ITConfig>
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800f14a:	4b03      	ldr	r3, [pc, #12]	; (800f158 <ArduinoHardware::init()+0x90>)
 800f14c:	2220      	movs	r2, #32
 800f14e:	605a      	str	r2, [r3, #4]
      /* Enable USART1 global interrupt */
      NVIC_EnableIRQ(USART1_IRQn);
    }
 800f150:	b006      	add	sp, #24
 800f152:	bd70      	pop	{r4, r5, r6, pc}
 800f154:	40010800 	.word	0x40010800
 800f158:	e000e100 	.word	0xe000e100

0800f15c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>:
        log(rosserial_msgs::Log::INFO, msg);
      }
      void logwarn(const char *msg){
        log(rosserial_msgs::Log::WARN, msg);
      }
      void logerror(const char*msg){
 800f15c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
      level(0),
      msg("")
 800f15e:	4b07      	ldr	r3, [pc, #28]	; (800f17c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)+0x20>)

    private:
      void log(char byte, const char * msg){
        rosserial_msgs::Log l;
        l.level= byte;
        l.msg = (char*)msg;
 800f160:	9103      	str	r1, [sp, #12]
 800f162:	9301      	str	r3, [sp, #4]
       */

    private:
      void log(char byte, const char * msg){
        rosserial_msgs::Log l;
        l.level= byte;
 800f164:	2303      	movs	r3, #3
 800f166:	f88d 3008 	strb.w	r3, [sp, #8]
        l.msg = (char*)msg;
        publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 800f16a:	6803      	ldr	r3, [r0, #0]
 800f16c:	aa01      	add	r2, sp, #4
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	2107      	movs	r1, #7
 800f172:	4798      	blx	r3
      void logwarn(const char *msg){
        log(rosserial_msgs::Log::WARN, msg);
      }
      void logerror(const char*msg){
        log(rosserial_msgs::Log::ERROR, msg);
      }
 800f174:	b005      	add	sp, #20
 800f176:	f85d fb04 	ldr.w	pc, [sp], #4
 800f17a:	bf00      	nop
 800f17c:	080126c0 	.word	0x080126c0

0800f180 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)>:
        configured_ = true;
      }

      virtual int publish(int id, const Msg * msg)
      {
        if(id >= 100 && !configured_)
 800f180:	2963      	cmp	r1, #99	; 0x63
          }
        }
        configured_ = true;
      }

      virtual int publish(int id, const Msg * msg)
 800f182:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f186:	4604      	mov	r4, r0
 800f188:	460e      	mov	r6, r1
      {
        if(id >= 100 && !configured_)
 800f18a:	dd03      	ble.n	800f194 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x14>
 800f18c:	f890 54f4 	ldrb.w	r5, [r0, #1268]	; 0x4f4
 800f190:	2d00      	cmp	r5, #0
 800f192:	d04f      	beq.n	800f234 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xb4>
	  return 0;

        /* serialize message */
        uint16_t l = msg->serialize(message_out+7);
 800f194:	6813      	ldr	r3, [r2, #0]
 800f196:	f204 211f 	addw	r1, r4, #543	; 0x21f
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	4610      	mov	r0, r2
 800f19e:	4798      	blx	r3

        /* setup the header */
        message_out[0] = 0xff;
 800f1a0:	22ff      	movs	r2, #255	; 0xff
 800f1a2:	f884 2218 	strb.w	r2, [r4, #536]	; 0x218
        message_out[1] = PROTOCOL_VER;
 800f1a6:	22fe      	movs	r2, #254	; 0xfe
      {
        if(id >= 100 && !configured_)
	  return 0;

        /* serialize message */
        uint16_t l = msg->serialize(message_out+7);
 800f1a8:	b283      	uxth	r3, r0

        /* setup the header */
        message_out[0] = 0xff;
        message_out[1] = PROTOCOL_VER;
 800f1aa:	f884 2219 	strb.w	r2, [r4, #537]	; 0x219
        message_out[2] = (uint8_t) ((uint16_t)l&255);
 800f1ae:	b2c2      	uxtb	r2, r0
        message_out[3] = (uint8_t) ((uint16_t)l>>8);
 800f1b0:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800f1b4:	f884 021b 	strb.w	r0, [r4, #539]	; 0x21b
	message_out[4] = 255 - ((message_out[2] + message_out[3])%256);
 800f1b8:	4410      	add	r0, r2
 800f1ba:	43c0      	mvns	r0, r0
        message_out[5] = (uint8_t) ((int16_t)id&255);
 800f1bc:	f884 621d 	strb.w	r6, [r4, #541]	; 0x21d
        message_out[6] = (uint8_t) ((int16_t)id>>8);
 800f1c0:	f346 2607 	sbfx	r6, r6, #8, #8
        uint16_t l = msg->serialize(message_out+7);

        /* setup the header */
        message_out[0] = 0xff;
        message_out[1] = PROTOCOL_VER;
        message_out[2] = (uint8_t) ((uint16_t)l&255);
 800f1c4:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
        message_out[3] = (uint8_t) ((uint16_t)l>>8);
	message_out[4] = 255 - ((message_out[2] + message_out[3])%256);
 800f1c8:	f884 021c 	strb.w	r0, [r4, #540]	; 0x21c
        message_out[5] = (uint8_t) ((int16_t)id&255);
        message_out[6] = (uint8_t) ((int16_t)id>>8);
 800f1cc:	f884 621e 	strb.w	r6, [r4, #542]	; 0x21e
 800f1d0:	f504 7007 	add.w	r0, r4, #540	; 0x21c

        /* calculate checksum */
        int chk = 0;
        for(int i =5; i<l+7; i++)
 800f1d4:	2105      	movs	r1, #5
	message_out[4] = 255 - ((message_out[2] + message_out[3])%256);
        message_out[5] = (uint8_t) ((int16_t)id&255);
        message_out[6] = (uint8_t) ((int16_t)id>>8);

        /* calculate checksum */
        int chk = 0;
 800f1d6:	2200      	movs	r2, #0
        for(int i =5; i<l+7; i++)
 800f1d8:	1d9e      	adds	r6, r3, #6
 800f1da:	42b1      	cmp	r1, r6
 800f1dc:	dc04      	bgt.n	800f1e8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x68>
          chk += message_out[i];
 800f1de:	f810 5f01 	ldrb.w	r5, [r0, #1]!
        message_out[5] = (uint8_t) ((int16_t)id&255);
        message_out[6] = (uint8_t) ((int16_t)id>>8);

        /* calculate checksum */
        int chk = 0;
        for(int i =5; i<l+7; i++)
 800f1e2:	3101      	adds	r1, #1
          chk += message_out[i];
 800f1e4:	442a      	add	r2, r5
        message_out[5] = (uint8_t) ((int16_t)id&255);
        message_out[6] = (uint8_t) ((int16_t)id>>8);

        /* calculate checksum */
        int chk = 0;
        for(int i =5; i<l+7; i++)
 800f1e6:	e7f8      	b.n	800f1da <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x5a>
          chk += message_out[i];
        l += 7;
        message_out[l++] = 255 - (chk%256);
 800f1e8:	43d2      	mvns	r2, r2
 800f1ea:	f103 0608 	add.w	r6, r3, #8
 800f1ee:	3307      	adds	r3, #7
 800f1f0:	b2b6      	uxth	r6, r6
 800f1f2:	b29b      	uxth	r3, r3
 800f1f4:	4423      	add	r3, r4

        if( l <= OUTPUT_SIZE ){
 800f1f6:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
        /* calculate checksum */
        int chk = 0;
        for(int i =5; i<l+7; i++)
          chk += message_out[i];
        l += 7;
        message_out[l++] = 255 - (chk%256);
 800f1fa:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218

        if( l <= OUTPUT_SIZE ){
 800f1fe:	d813      	bhi.n	800f228 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xa8>
          hardware_.write(message_out, l);
 800f200:	f504 7806 	add.w	r8, r4, #536	; 0x218
 800f204:	4635      	mov	r5, r6
 800f206:	4647      	mov	r7, r8
      return returnVal;
    }

    void write(uint8_t* data, int length){
      for(int i=0; i<length; i++){
        while( !(USART1->SR & 0x00000040) );
 800f208:	f8df 9034 	ldr.w	r9, [pc, #52]	; 800f240 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xc0>
      USART_CNTOUT = (USART_CNTOUT + 1) % BUFFER_SIZE;
      return returnVal;
    }

    void write(uint8_t* data, int length){
      for(int i=0; i<length; i++){
 800f20c:	ebc8 0307 	rsb	r3, r8, r7
 800f210:	429e      	cmp	r6, r3
 800f212:	dd0f      	ble.n	800f234 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xb4>
        while( !(USART1->SR & 0x00000040) );
 800f214:	f8b9 3000 	ldrh.w	r3, [r9]
 800f218:	065b      	lsls	r3, r3, #25
 800f21a:	d5fb      	bpl.n	800f214 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x94>
        USART_SendData(iostream, data[i]);
 800f21c:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f220:	6860      	ldr	r0, [r4, #4]
 800f222:	f7f3 ff2e 	bl	8003082 <USART_SendData>
 800f226:	e7f1      	b.n	800f20c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0x8c>
          return l;
        }else{
          logerror("Message from device dropped: message larger than buffer.");
 800f228:	4904      	ldr	r1, [pc, #16]	; (800f23c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::publish(int, ros::Msg const*)+0xbc>)
 800f22a:	4620      	mov	r0, r4
 800f22c:	f7ff ff96 	bl	800f15c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
          return -1;
 800f230:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
        }
      }
 800f234:	4628      	mov	r0, r5
 800f236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f23a:	bf00      	nop
 800f23c:	08012915 	.word	0x08012915
 800f240:	40013800 	.word	0x40013800

0800f244 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()>:

      /********************************************************************
       * Time functions
       */

      void requestSyncTime()
 800f244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  {
    public:
      ros::Time data;

    Time():
      data()
 800f246:	4b08      	ldr	r3, [pc, #32]	; (800f268 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()+0x24>)
      {
        std_msgs::Time t;
        publish(TopicInfo::ID_TIME, &t);
 800f248:	aa01      	add	r2, sp, #4
 800f24a:	9301      	str	r3, [sp, #4]
  class Time
  {
    public:
      uint32_t sec, nsec;

      Time() : sec(0), nsec(0) {}
 800f24c:	2300      	movs	r3, #0
 800f24e:	9302      	str	r3, [sp, #8]
 800f250:	9303      	str	r3, [sp, #12]
 800f252:	6803      	ldr	r3, [r0, #0]
 800f254:	210a      	movs	r1, #10
 800f256:	681b      	ldr	r3, [r3, #0]

      /********************************************************************
       * Time functions
       */

      void requestSyncTime()
 800f258:	4604      	mov	r4, r0
      {
        std_msgs::Time t;
        publish(TopicInfo::ID_TIME, &t);
 800f25a:	4798      	blx	r3
      }
    }

    uint32_t time(){
      return millis();
 800f25c:	f7f1 fa38 	bl	80006d0 <millis>
        rt_time = hardware_.time();
 800f260:	60e0      	str	r0, [r4, #12]
      }
 800f262:	b004      	add	sp, #16
 800f264:	bd10      	pop	{r4, pc}
 800f266:	bf00      	nop
 800f268:	08012690 	.word	0x08012690

0800f26c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()>:
          }
        }
        return false;
      }

      void negotiateTopics()
 800f26c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f270:	4604      	mov	r4, r0
    TopicInfo():
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 800f272:	4b2b      	ldr	r3, [pc, #172]	; (800f320 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0xb4>)
 800f274:	b086      	sub	sp, #24
 800f276:	9300      	str	r3, [sp, #0]
 800f278:	4b2a      	ldr	r3, [pc, #168]	; (800f324 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0xb8>)
 800f27a:	2200      	movs	r2, #0
 800f27c:	f8ad 2004 	strh.w	r2, [sp, #4]
 800f280:	9302      	str	r3, [sp, #8]
 800f282:	9303      	str	r3, [sp, #12]
 800f284:	9304      	str	r3, [sp, #16]
 800f286:	9205      	str	r2, [sp, #20]
 800f288:	f200 4614 	addw	r6, r0, #1044	; 0x414
 800f28c:	f500 658f 	add.w	r5, r0, #1144	; 0x478
          {
            ti.topic_id = publishers[i]->id_;
            ti.topic_name = (char *) publishers[i]->topic_;
            ti.message_type = (char *) publishers[i]->msg_->getType();
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
            ti.buffer_size = OUTPUT_SIZE;
 800f290:	f44f 7700 	mov.w	r7, #512	; 0x200
      {
        rosserial_msgs::TopicInfo ti;
        int i;
        for(i = 0; i < MAX_PUBLISHERS; i++)
        {
          if(publishers[i] != 0) // non-empty slot
 800f294:	f856 3f04 	ldr.w	r3, [r6, #4]!
 800f298:	b1bb      	cbz	r3, 800f2ca <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0x5e>
          {
            ti.topic_id = publishers[i]->id_;
 800f29a:	689a      	ldr	r2, [r3, #8]
            ti.topic_name = (char *) publishers[i]->topic_;
            ti.message_type = (char *) publishers[i]->msg_->getType();
 800f29c:	6858      	ldr	r0, [r3, #4]
        int i;
        for(i = 0; i < MAX_PUBLISHERS; i++)
        {
          if(publishers[i] != 0) // non-empty slot
          {
            ti.topic_id = publishers[i]->id_;
 800f29e:	f8ad 2004 	strh.w	r2, [sp, #4]
            ti.topic_name = (char *) publishers[i]->topic_;
 800f2a2:	681a      	ldr	r2, [r3, #0]
            ti.message_type = (char *) publishers[i]->msg_->getType();
 800f2a4:	6803      	ldr	r3, [r0, #0]
        for(i = 0; i < MAX_PUBLISHERS; i++)
        {
          if(publishers[i] != 0) // non-empty slot
          {
            ti.topic_id = publishers[i]->id_;
            ti.topic_name = (char *) publishers[i]->topic_;
 800f2a6:	9202      	str	r2, [sp, #8]
            ti.message_type = (char *) publishers[i]->msg_->getType();
 800f2a8:	689b      	ldr	r3, [r3, #8]
 800f2aa:	4798      	blx	r3
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800f2ac:	6833      	ldr	r3, [r6, #0]
        {
          if(publishers[i] != 0) // non-empty slot
          {
            ti.topic_id = publishers[i]->id_;
            ti.topic_name = (char *) publishers[i]->topic_;
            ti.message_type = (char *) publishers[i]->msg_->getType();
 800f2ae:	9003      	str	r0, [sp, #12]
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800f2b0:	6858      	ldr	r0, [r3, #4]
 800f2b2:	6803      	ldr	r3, [r0, #0]
 800f2b4:	68db      	ldr	r3, [r3, #12]
 800f2b6:	4798      	blx	r3
 800f2b8:	6831      	ldr	r1, [r6, #0]
            ti.buffer_size = OUTPUT_SIZE;
            publish( publishers[i]->getEndpointType(), &ti );
 800f2ba:	6823      	ldr	r3, [r4, #0]
          if(publishers[i] != 0) // non-empty slot
          {
            ti.topic_id = publishers[i]->id_;
            ti.topic_name = (char *) publishers[i]->topic_;
            ti.message_type = (char *) publishers[i]->msg_->getType();
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800f2bc:	9004      	str	r0, [sp, #16]
            ti.buffer_size = OUTPUT_SIZE;
 800f2be:	9705      	str	r7, [sp, #20]
            publish( publishers[i]->getEndpointType(), &ti );
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	466a      	mov	r2, sp
 800f2c4:	6909      	ldr	r1, [r1, #16]
 800f2c6:	4620      	mov	r0, r4
 800f2c8:	4798      	blx	r3

      void negotiateTopics()
      {
        rosserial_msgs::TopicInfo ti;
        int i;
        for(i = 0; i < MAX_PUBLISHERS; i++)
 800f2ca:	42ae      	cmp	r6, r5
 800f2cc:	d1e2      	bne.n	800f294 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0x28>
 800f2ce:	f204 46dc 	addw	r6, r4, #1244	; 0x4dc
          {
            ti.topic_id = subscribers[i]->id_;
            ti.topic_name = (char *) subscribers[i]->topic_;
            ti.message_type = (char *) subscribers[i]->getMsgType();
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
            ti.buffer_size = INPUT_SIZE;
 800f2d2:	f44f 7700 	mov.w	r7, #512	; 0x200
            publish( publishers[i]->getEndpointType(), &ti );
          }
        }
        for(i = 0; i < MAX_SUBSCRIBERS; i++)
        {
          if(subscribers[i] != 0) // non-empty slot
 800f2d6:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800f2da:	b1c8      	cbz	r0, 800f310 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0xa4>
          {
            ti.topic_id = subscribers[i]->id_;
 800f2dc:	6843      	ldr	r3, [r0, #4]
 800f2de:	f8ad 3004 	strh.w	r3, [sp, #4]
            ti.topic_name = (char *) subscribers[i]->topic_;
 800f2e2:	6883      	ldr	r3, [r0, #8]
 800f2e4:	9302      	str	r3, [sp, #8]
            ti.message_type = (char *) subscribers[i]->getMsgType();
 800f2e6:	6803      	ldr	r3, [r0, #0]
 800f2e8:	689b      	ldr	r3, [r3, #8]
 800f2ea:	4798      	blx	r3
 800f2ec:	9003      	str	r0, [sp, #12]
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 800f2ee:	6828      	ldr	r0, [r5, #0]
 800f2f0:	6803      	ldr	r3, [r0, #0]
 800f2f2:	68db      	ldr	r3, [r3, #12]
 800f2f4:	4798      	blx	r3
            ti.buffer_size = INPUT_SIZE;
            publish( subscribers[i]->getEndpointType(), &ti );
 800f2f6:	6823      	ldr	r3, [r4, #0]
          if(subscribers[i] != 0) // non-empty slot
          {
            ti.topic_id = subscribers[i]->id_;
            ti.topic_name = (char *) subscribers[i]->topic_;
            ti.message_type = (char *) subscribers[i]->getMsgType();
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 800f2f8:	9004      	str	r0, [sp, #16]
            ti.buffer_size = INPUT_SIZE;
            publish( subscribers[i]->getEndpointType(), &ti );
 800f2fa:	6828      	ldr	r0, [r5, #0]
 800f2fc:	f8d3 8000 	ldr.w	r8, [r3]
 800f300:	6803      	ldr	r3, [r0, #0]
          {
            ti.topic_id = subscribers[i]->id_;
            ti.topic_name = (char *) subscribers[i]->topic_;
            ti.message_type = (char *) subscribers[i]->getMsgType();
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
            ti.buffer_size = INPUT_SIZE;
 800f302:	9705      	str	r7, [sp, #20]
            publish( subscribers[i]->getEndpointType(), &ti );
 800f304:	685b      	ldr	r3, [r3, #4]
 800f306:	4798      	blx	r3
 800f308:	466a      	mov	r2, sp
 800f30a:	4601      	mov	r1, r0
 800f30c:	4620      	mov	r0, r4
 800f30e:	47c0      	blx	r8
            ti.md5sum = (char *) publishers[i]->msg_->getMD5();
            ti.buffer_size = OUTPUT_SIZE;
            publish( publishers[i]->getEndpointType(), &ti );
          }
        }
        for(i = 0; i < MAX_SUBSCRIBERS; i++)
 800f310:	42ae      	cmp	r6, r5
 800f312:	d1e0      	bne.n	800f2d6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()+0x6a>
            ti.md5sum = (char *) subscribers[i]->getMsgMD5();
            ti.buffer_size = INPUT_SIZE;
            publish( subscribers[i]->getEndpointType(), &ti );
          }
        }
        configured_ = true;
 800f314:	2301      	movs	r3, #1
 800f316:	f884 34f4 	strb.w	r3, [r4, #1268]	; 0x4f4
      }
 800f31a:	b006      	add	sp, #24
 800f31c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f320:	080126a8 	.word	0x080126a8
 800f324:	080129ba 	.word	0x080129ba

0800f328 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)>:
        std_msgs::Time t;
        publish(TopicInfo::ID_TIME, &t);
        rt_time = hardware_.time();
      }

      void syncTime(uint8_t * data)
 800f328:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f32a:	4b1c      	ldr	r3, [pc, #112]	; (800f39c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)+0x74>)
 800f32c:	4604      	mov	r4, r0
 800f32e:	9301      	str	r3, [sp, #4]
 800f330:	2300      	movs	r3, #0
 800f332:	9302      	str	r3, [sp, #8]
 800f334:	9303      	str	r3, [sp, #12]
 800f336:	460d      	mov	r5, r1
 800f338:	f7f1 f9ca 	bl	80006d0 <millis>
      {
        std_msgs::Time t;
        uint32_t offset = hardware_.time() - rt_time;
 800f33c:	68e2      	ldr	r2, [r4, #12]

        t.deserialize(data);
 800f33e:	4629      	mov	r1, r5
      }

      void syncTime(uint8_t * data)
      {
        std_msgs::Time t;
        uint32_t offset = hardware_.time() - rt_time;
 800f340:	1a86      	subs	r6, r0, r2

        t.deserialize(data);
        t.data.sec += offset/1000;
 800f342:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
      void syncTime(uint8_t * data)
      {
        std_msgs::Time t;
        uint32_t offset = hardware_.time() - rt_time;

        t.deserialize(data);
 800f346:	a801      	add	r0, sp, #4
 800f348:	f7ff fb39 	bl	800e9be <std_msgs::Time::deserialize(unsigned char*)>
        t.data.sec += offset/1000;
 800f34c:	fbb6 f2f5 	udiv	r2, r6, r5
 800f350:	9b02      	ldr	r3, [sp, #8]
 800f352:	4413      	add	r3, r2
        t.data.nsec += (offset%1000)*1000000UL;
 800f354:	fb05 6212 	mls	r2, r5, r2, r6
      {
        std_msgs::Time t;
        uint32_t offset = hardware_.time() - rt_time;

        t.deserialize(data);
        t.data.sec += offset/1000;
 800f358:	9302      	str	r3, [sp, #8]
        t.data.nsec += (offset%1000)*1000000UL;
 800f35a:	4e11      	ldr	r6, [pc, #68]	; (800f3a0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)+0x78>)
 800f35c:	9b03      	ldr	r3, [sp, #12]
 800f35e:	fb06 3202 	mla	r2, r6, r2, r3
 800f362:	9203      	str	r2, [sp, #12]
 800f364:	f7f1 f9b4 	bl	80006d0 <millis>
      }

      void setNow( Time & new_now )
      {
        uint32_t ms = hardware_.time();
        sec_offset = new_now.sec - ms/1000 - 1;
 800f368:	fbb0 f3f5 	udiv	r3, r0, r5
 800f36c:	9a02      	ldr	r2, [sp, #8]
        nsec_offset = new_now.nsec - (ms%1000)*1000000UL + 1000000000UL;
 800f36e:	9903      	ldr	r1, [sp, #12]
      }

      void setNow( Time & new_now )
      {
        uint32_t ms = hardware_.time();
        sec_offset = new_now.sec - ms/1000 - 1;
 800f370:	3a01      	subs	r2, #1
 800f372:	1ad2      	subs	r2, r2, r3
 800f374:	6122      	str	r2, [r4, #16]
        nsec_offset = new_now.nsec - (ms%1000)*1000000UL + 1000000000UL;
 800f376:	4a0b      	ldr	r2, [pc, #44]	; (800f3a4 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)+0x7c>)
 800f378:	fb05 0013 	mls	r0, r5, r3, r0
 800f37c:	440a      	add	r2, r1
 800f37e:	4621      	mov	r1, r4
 800f380:	fb06 2310 	mls	r3, r6, r0, r2
        normalizeSecNSec(sec_offset, nsec_offset);
 800f384:	f104 0010 	add.w	r0, r4, #16

      void setNow( Time & new_now )
      {
        uint32_t ms = hardware_.time();
        sec_offset = new_now.sec - ms/1000 - 1;
        nsec_offset = new_now.nsec - (ms%1000)*1000000UL + 1000000000UL;
 800f388:	f841 3f14 	str.w	r3, [r1, #20]!
        normalizeSecNSec(sec_offset, nsec_offset);
 800f38c:	f7f5 fadc 	bl	8004948 <ros::normalizeSecNSec(unsigned long&, unsigned long&)>
 800f390:	f7f1 f99e 	bl	80006d0 <millis>
        t.deserialize(data);
        t.data.sec += offset/1000;
        t.data.nsec += (offset%1000)*1000000UL;

        this->setNow(t.data);
        last_sync_receive_time = hardware_.time();
 800f394:	f8c4 04fc 	str.w	r0, [r4, #1276]	; 0x4fc
      }
 800f398:	b004      	add	sp, #16
 800f39a:	bd70      	pop	{r4, r5, r6, pc}
 800f39c:	08012690 	.word	0x08012690
 800f3a0:	000f4240 	.word	0x000f4240
 800f3a4:	3b9aca00 	.word	0x3b9aca00

0800f3a8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()>:
      /* This function goes in your loop() function, it handles
       *  serial input and callbacks for subscribers.
       */


      virtual int spinOnce(){
 800f3a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3ac:	4604      	mov	r4, r0
 800f3ae:	f7f1 f98f 	bl	80006d0 <millis>

        /* restart if timed out */
        uint32_t c_time = hardware_.time();
        if( (c_time - last_sync_receive_time) > (SYNC_SECONDS*2200) ){
 800f3b2:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800f3b6:	f8d4 34fc 	ldr.w	r3, [r4, #1276]	; 0x4fc
 800f3ba:	4606      	mov	r6, r0
 800f3bc:	1ac3      	subs	r3, r0, r3
 800f3be:	4293      	cmp	r3, r2
            configured_ = false;
 800f3c0:	bf84      	itt	hi
 800f3c2:	2300      	movhi	r3, #0
 800f3c4:	f884 34f4 	strbhi.w	r3, [r4, #1268]	; 0x4f4
         }

        /* reset if message has timed out */
        if ( mode_ != MODE_FIRST_FF){
 800f3c8:	f8d4 34e0 	ldr.w	r3, [r4, #1248]	; 0x4e0
 800f3cc:	b133      	cbz	r3, 800f3dc <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x34>
          if (c_time > last_msg_timeout_time){
 800f3ce:	f8d4 3500 	ldr.w	r3, [r4, #1280]	; 0x500
 800f3d2:	4283      	cmp	r3, r0
            mode_ = MODE_FIRST_FF;
 800f3d4:	bf3c      	itt	cc
 800f3d6:	2300      	movcc	r3, #0
 800f3d8:	f8c4 34e0 	strcc.w	r3, [r4, #1248]	; 0x4e0
      /* Enable USART1 global interrupt */
      NVIC_EnableIRQ(USART1_IRQn);
    }

    int read(){
      if(USART_CNTIN == USART_CNTOUT)
 800f3dc:	4f74      	ldr	r7, [pc, #464]	; (800f5b0 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x208>)
            topic_ += data<<8;
            mode_ = MODE_MESSAGE;
            if(bytes_ == 0)
              mode_ = MODE_MSG_CHECKSUM;
          }else if( mode_ == MODE_MSG_CHECKSUM ){ /* do checksum */
            mode_ = MODE_FIRST_FF;
 800f3de:	f04f 0800 	mov.w	r8, #0
                  param_recieved= true;
              }else if(topic_ == TopicInfo::ID_TX_STOP){
                  configured_ = false;
              }else{
                if(subscribers[topic_-100])
                  subscribers[topic_-100]->callback( message_in );
 800f3e2:	f104 0918 	add.w	r9, r4, #24
 800f3e6:	687a      	ldr	r2, [r7, #4]
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	429a      	cmp	r2, r3
 800f3ec:	f000 80cc 	beq.w	800f588 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1e0>
        return -1;
      
      int returnVal = USART_FIFO[USART_CNTOUT];
 800f3f0:	683b      	ldr	r3, [r7, #0]
        {
          int data = hardware_.read();
          if( data < 0 )
            break;
          checksum_ += data;
          if( mode_ == MODE_MESSAGE ){        /* message data being recieved */
 800f3f2:	f8d4 54e0 	ldr.w	r5, [r4, #1248]	; 0x4e0
 800f3f6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800f3fa:	891b      	ldrh	r3, [r3, #8]
      USART_CNTOUT = (USART_CNTOUT + 1) % BUFFER_SIZE;
 800f3fc:	683a      	ldr	r2, [r7, #0]

    int read(){
      if(USART_CNTIN == USART_CNTOUT)
        return -1;
      
      int returnVal = USART_FIFO[USART_CNTOUT];
 800f3fe:	b29b      	uxth	r3, r3
      USART_CNTOUT = (USART_CNTOUT + 1) % BUFFER_SIZE;
 800f400:	3201      	adds	r2, #1
 800f402:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f406:	603a      	str	r2, [r7, #0]
        while( true )
        {
          int data = hardware_.read();
          if( data < 0 )
            break;
          checksum_ += data;
 800f408:	f8d4 24f0 	ldr.w	r2, [r4, #1264]	; 0x4f0
          if( mode_ == MODE_MESSAGE ){        /* message data being recieved */
 800f40c:	2d07      	cmp	r5, #7
        while( true )
        {
          int data = hardware_.read();
          if( data < 0 )
            break;
          checksum_ += data;
 800f40e:	441a      	add	r2, r3
 800f410:	f8c4 24f0 	str.w	r2, [r4, #1264]	; 0x4f0
          if( mode_ == MODE_MESSAGE ){        /* message data being recieved */
 800f414:	d10f      	bne.n	800f436 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x8e>
            message_in[index_++] = data;
 800f416:	f8d4 24ec 	ldr.w	r2, [r4, #1260]	; 0x4ec
 800f41a:	1c51      	adds	r1, r2, #1
 800f41c:	4422      	add	r2, r4
 800f41e:	f8c4 14ec 	str.w	r1, [r4, #1260]	; 0x4ec
 800f422:	7613      	strb	r3, [r2, #24]
            bytes_--;
 800f424:	f8d4 34e4 	ldr.w	r3, [r4, #1252]	; 0x4e4
 800f428:	3b01      	subs	r3, #1
 800f42a:	f8c4 34e4 	str.w	r3, [r4, #1252]	; 0x4e4
            if(bytes_ == 0)                  /* is message complete? if so, checksum */
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d1d9      	bne.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              mode_ = MODE_MSG_CHECKSUM;
 800f432:	2308      	movs	r3, #8
 800f434:	e01a      	b.n	800f46c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xc4>
          }else if( mode_ == MODE_FIRST_FF ){
 800f436:	b9a5      	cbnz	r5, 800f462 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xba>
            if(data == 0xff){
 800f438:	2bff      	cmp	r3, #255	; 0xff
 800f43a:	d107      	bne.n	800f44c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xa4>
              mode_++;
 800f43c:	2301      	movs	r3, #1
 800f43e:	f8c4 34e0 	str.w	r3, [r4, #1248]	; 0x4e0
              last_msg_timeout_time = c_time + MSG_TIMEOUT;
 800f442:	f106 0314 	add.w	r3, r6, #20
 800f446:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
 800f44a:	e7cc      	b.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
        USART_SendData(iostream, data[i]);
      }
    }

    uint32_t time(){
      return millis();
 800f44c:	f7f1 f940 	bl	80006d0 <millis>
            }
            else if( hardware_.time() - c_time > (SYNC_SECONDS)){
 800f450:	1b80      	subs	r0, r0, r6
 800f452:	2805      	cmp	r0, #5
 800f454:	d9c7      	bls.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              /* We have been stuck in spinOnce too long, return error */
              configured_=false;
 800f456:	f884 54f4 	strb.w	r5, [r4, #1268]	; 0x4f4
              return -2;
 800f45a:	f06f 0001 	mvn.w	r0, #1
 800f45e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            }
          }else if( mode_ == MODE_PROTOCOL_VER ){
 800f462:	2d01      	cmp	r5, #1
 800f464:	d10f      	bne.n	800f486 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xde>
            if(data == PROTOCOL_VER){
 800f466:	2bfe      	cmp	r3, #254	; 0xfe
 800f468:	d103      	bne.n	800f472 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xca>
              mode_++;
 800f46a:	2302      	movs	r3, #2
 800f46c:	f8c4 34e0 	str.w	r3, [r4, #1248]	; 0x4e0
 800f470:	e7b9      	b.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
            }else{
              mode_ = MODE_FIRST_FF;
              if (configured_ == false)
 800f472:	f894 34f4 	ldrb.w	r3, [r4, #1268]	; 0x4f4
            }
          }else if( mode_ == MODE_PROTOCOL_VER ){
            if(data == PROTOCOL_VER){
              mode_++;
            }else{
              mode_ = MODE_FIRST_FF;
 800f476:	f8c4 84e0 	str.w	r8, [r4, #1248]	; 0x4e0
              if (configured_ == false)
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d1b3      	bne.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
                  requestSyncTime(); 	/* send a msg back showing our protocol version */
 800f47e:	4620      	mov	r0, r4
 800f480:	f7ff fee0 	bl	800f244 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()>
 800f484:	e7af      	b.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
            }
	  }else if( mode_ == MODE_SIZE_L ){   /* bottom half of message size */
 800f486:	2d02      	cmp	r5, #2
 800f488:	d105      	bne.n	800f496 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xee>
            bytes_ = data;
 800f48a:	f8c4 34e4 	str.w	r3, [r4, #1252]	; 0x4e4
            index_ = 0;
 800f48e:	f8c4 84ec 	str.w	r8, [r4, #1260]	; 0x4ec
            mode_++;
 800f492:	2203      	movs	r2, #3
 800f494:	e020      	b.n	800f4d8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x130>
            checksum_ = data;               /* first byte for calculating size checksum */
          }else if( mode_ == MODE_SIZE_H ){   /* top half of message size */
 800f496:	2d03      	cmp	r5, #3
 800f498:	d107      	bne.n	800f4aa <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x102>
            bytes_ += data<<8;
 800f49a:	f8d4 24e4 	ldr.w	r2, [r4, #1252]	; 0x4e4
 800f49e:	eb02 2303 	add.w	r3, r2, r3, lsl #8
 800f4a2:	f8c4 34e4 	str.w	r3, [r4, #1252]	; 0x4e4
	    mode_++;
 800f4a6:	2304      	movs	r3, #4
 800f4a8:	e7e0      	b.n	800f46c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xc4>
          }else if( mode_ == MODE_SIZE_CHECKSUM ){
 800f4aa:	2d04      	cmp	r5, #4
 800f4ac:	d10f      	bne.n	800f4ce <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x126>
            if( (checksum_%256) == 255)
 800f4ae:	4b41      	ldr	r3, [pc, #260]	; (800f5b4 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x20c>)
 800f4b0:	4013      	ands	r3, r2
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	bfbe      	ittt	lt
 800f4b6:	f103 33ff 	addlt.w	r3, r3, #4294967295	; 0xffffffff
 800f4ba:	f063 03ff 	ornlt	r3, r3, #255	; 0xff
 800f4be:	3301      	addlt	r3, #1
 800f4c0:	2bff      	cmp	r3, #255	; 0xff
 800f4c2:	d101      	bne.n	800f4c8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x120>
	      mode_++;
 800f4c4:	2305      	movs	r3, #5
 800f4c6:	e7d1      	b.n	800f46c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0xc4>
	    else
	      mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 800f4c8:	f8c4 84e0 	str.w	r8, [r4, #1248]	; 0x4e0
 800f4cc:	e78b      	b.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
	  }else if( mode_ == MODE_TOPIC_L ){  /* bottom half of topic id */
 800f4ce:	2d05      	cmp	r5, #5
 800f4d0:	d107      	bne.n	800f4e2 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x13a>
            topic_ = data;
 800f4d2:	f8c4 34e8 	str.w	r3, [r4, #1256]	; 0x4e8
            mode_++;
 800f4d6:	2206      	movs	r2, #6
 800f4d8:	f8c4 24e0 	str.w	r2, [r4, #1248]	; 0x4e0
            checksum_ = data;               /* first byte included in checksum */
 800f4dc:	f8c4 34f0 	str.w	r3, [r4, #1264]	; 0x4f0
 800f4e0:	e781      	b.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
          }else if( mode_ == MODE_TOPIC_H ){  /* top half of topic id */
 800f4e2:	2d06      	cmp	r5, #6
 800f4e4:	d10b      	bne.n	800f4fe <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x156>
            topic_ += data<<8;
 800f4e6:	f8d4 24e8 	ldr.w	r2, [r4, #1256]	; 0x4e8
 800f4ea:	eb02 2303 	add.w	r3, r2, r3, lsl #8
 800f4ee:	f8c4 34e8 	str.w	r3, [r4, #1256]	; 0x4e8
            mode_ = MODE_MESSAGE;
 800f4f2:	2307      	movs	r3, #7
 800f4f4:	f8c4 34e0 	str.w	r3, [r4, #1248]	; 0x4e0
            if(bytes_ == 0)
 800f4f8:	f8d4 34e4 	ldr.w	r3, [r4, #1252]	; 0x4e4
 800f4fc:	e797      	b.n	800f42e <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x86>
              mode_ = MODE_MSG_CHECKSUM;
          }else if( mode_ == MODE_MSG_CHECKSUM ){ /* do checksum */
 800f4fe:	2d08      	cmp	r5, #8
 800f500:	f47f af71 	bne.w	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
            mode_ = MODE_FIRST_FF;
            if( (checksum_%256) == 255){
 800f504:	4b2b      	ldr	r3, [pc, #172]	; (800f5b4 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x20c>)
            topic_ += data<<8;
            mode_ = MODE_MESSAGE;
            if(bytes_ == 0)
              mode_ = MODE_MSG_CHECKSUM;
          }else if( mode_ == MODE_MSG_CHECKSUM ){ /* do checksum */
            mode_ = MODE_FIRST_FF;
 800f506:	f8c4 84e0 	str.w	r8, [r4, #1248]	; 0x4e0
            if( (checksum_%256) == 255){
 800f50a:	4013      	ands	r3, r2
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	bfbe      	ittt	lt
 800f510:	f103 33ff 	addlt.w	r3, r3, #4294967295	; 0xffffffff
 800f514:	f063 03ff 	ornlt	r3, r3, #255	; 0xff
 800f518:	3301      	addlt	r3, #1
 800f51a:	2bff      	cmp	r3, #255	; 0xff
 800f51c:	f47f af63 	bne.w	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              if(topic_ == TopicInfo::ID_PUBLISHER){
 800f520:	f8d4 34e8 	ldr.w	r3, [r4, #1256]	; 0x4e8
 800f524:	b96b      	cbnz	r3, 800f542 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x19a>
                requestSyncTime();
 800f526:	4620      	mov	r0, r4
 800f528:	f7ff fe8c 	bl	800f244 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()>
                negotiateTopics();
 800f52c:	4620      	mov	r0, r4
 800f52e:	f7ff fe9d 	bl	800f26c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::negotiateTopics()>
                last_sync_time = c_time;
 800f532:	f8c4 64f8 	str.w	r6, [r4, #1272]	; 0x4f8
                last_sync_receive_time = c_time;
 800f536:	f8c4 64fc 	str.w	r6, [r4, #1276]	; 0x4fc
                return -1;
 800f53a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f53e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
              }else if(topic_ == TopicInfo::ID_TIME){
 800f542:	2b0a      	cmp	r3, #10
 800f544:	d104      	bne.n	800f550 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1a8>
                syncTime(message_in);
 800f546:	4649      	mov	r1, r9
 800f548:	4620      	mov	r0, r4
 800f54a:	f7ff feed 	bl	800f328 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::syncTime(unsigned char*)>
 800f54e:	e74a      	b.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              }else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST){
 800f550:	2b06      	cmp	r3, #6
 800f552:	d108      	bne.n	800f566 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1be>
                  req_param_resp.deserialize(message_in);
 800f554:	4649      	mov	r1, r9
 800f556:	f504 60a1 	add.w	r0, r4, #1288	; 0x508
 800f55a:	f7ff fc92 	bl	800ee82 <rosserial_msgs::RequestParamResponse::deserialize(unsigned char*)>
                  param_recieved= true;
 800f55e:	2301      	movs	r3, #1
 800f560:	f884 3504 	strb.w	r3, [r4, #1284]	; 0x504
 800f564:	e73f      	b.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              }else if(topic_ == TopicInfo::ID_TX_STOP){
 800f566:	2b0b      	cmp	r3, #11
 800f568:	d102      	bne.n	800f570 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1c8>
                  configured_ = false;
 800f56a:	f884 84f4 	strb.w	r8, [r4, #1268]	; 0x4f4
 800f56e:	e73a      	b.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
              }else{
                if(subscribers[topic_-100])
 800f570:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f574:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800f578:	2800      	cmp	r0, #0
 800f57a:	f43f af34 	beq.w	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
                  subscribers[topic_-100]->callback( message_in );
 800f57e:	6803      	ldr	r3, [r0, #0]
 800f580:	4649      	mov	r1, r9
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	4798      	blx	r3
 800f586:	e72e      	b.n	800f3e6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x3e>
            }
          }
        }

        /* occasionally sync time */
        if( configured_ && ((c_time-last_sync_time) > (SYNC_SECONDS*500) )){
 800f588:	f894 04f4 	ldrb.w	r0, [r4, #1268]	; 0x4f4
 800f58c:	b170      	cbz	r0, 800f5ac <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x204>
 800f58e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800f592:	f8d4 34f8 	ldr.w	r3, [r4, #1272]	; 0x4f8
 800f596:	1af3      	subs	r3, r6, r3
 800f598:	4293      	cmp	r3, r2
 800f59a:	d904      	bls.n	800f5a6 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()+0x1fe>
          requestSyncTime();
 800f59c:	4620      	mov	r0, r4
 800f59e:	f7ff fe51 	bl	800f244 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::requestSyncTime()>
          last_sync_time = c_time;
 800f5a2:	f8c4 64f8 	str.w	r6, [r4, #1272]	; 0x4f8
        }

        return 0;
 800f5a6:	2000      	movs	r0, #0
 800f5a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      }
 800f5ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f5b0:	200000bc 	.word	0x200000bc
 800f5b4:	800000ff 	.word	0x800000ff

0800f5b8 <main>:

char hello[25];
char str[150];


int main(){
 800f5b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
        return &hardware_;
      }

      /* Start serial, initialize buffers */
      void initNode(){
        hardware_.init();
 800f5bc:	4c22      	ldr	r4, [pc, #136]	; (800f648 <main+0x90>)
 800f5be:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
  /* System Clocks Configuration */
  RCC_Configuration();
 800f5c2:	f7f1 f88b 	bl	80006dc <RCC_Configuration>
 800f5c6:	f204 400c 	addw	r0, r4, #1036	; 0x40c
 800f5ca:	f7ff fd7d 	bl	800f0c8 <ArduinoHardware::init()>
 800f5ce:	f504 6208 	add.w	r2, r4, #2176	; 0x880
        mode_ = 0;
        bytes_ = 0;
        index_ = 0;
        topic_ = 0;
 800f5d2:	4611      	mov	r1, r2
      }

      /* Start serial, initialize buffers */
      void initNode(){
        hardware_.init();
        mode_ = 0;
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	f8c4 38e8 	str.w	r3, [r4, #2280]	; 0x8e8
        bytes_ = 0;
 800f5da:	f8c4 38ec 	str.w	r3, [r4, #2284]	; 0x8ec
        index_ = 0;
 800f5de:	f8c4 38f4 	str.w	r3, [r4, #2292]	; 0x8f4
        topic_ = 0;
 800f5e2:	f8c4 38f0 	str.w	r3, [r4, #2288]	; 0x8f0

      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
          if(subscribers[i] == 0){ // empty slot
 800f5e6:	f851 0f04 	ldr.w	r0, [r1, #4]!
 800f5ea:	b940      	cbnz	r0, 800f5fe <main+0x46>
            subscribers[i] = (Subscriber_*) &s;
 800f5ec:	4817      	ldr	r0, [pc, #92]	; (800f64c <main+0x94>)
 800f5ee:	eb04 0183 	add.w	r1, r4, r3, lsl #2
            s.id_ = i+100;
 800f5f2:	3364      	adds	r3, #100	; 0x64
      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
          if(subscribers[i] == 0){ // empty slot
            subscribers[i] = (Subscriber_*) &s;
 800f5f4:	f8c1 0884 	str.w	r0, [r1, #2180]	; 0x884
            s.id_ = i+100;
 800f5f8:	f8c4 393c 	str.w	r3, [r4, #2364]	; 0x93c
 800f5fc:	e002      	b.n	800f604 <main+0x4c>
      }

      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
 800f5fe:	3301      	adds	r3, #1
 800f600:	2b19      	cmp	r3, #25
 800f602:	d1f0      	bne.n	800f5e6 <main+0x2e>
 800f604:	2300      	movs	r3, #0
          if(subscribers[i] == 0){ // empty slot
 800f606:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800f60a:	b941      	cbnz	r1, 800f61e <main+0x66>
            subscribers[i] = (Subscriber_*) &s;
 800f60c:	4910      	ldr	r1, [pc, #64]	; (800f650 <main+0x98>)
 800f60e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
            s.id_ = i+100;
 800f612:	3364      	adds	r3, #100	; 0x64
      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
          if(subscribers[i] == 0){ // empty slot
            subscribers[i] = (Subscriber_*) &s;
 800f614:	f8c2 1884 	str.w	r1, [r2, #2180]	; 0x884
            s.id_ = i+100;
 800f618:	f8c4 397c 	str.w	r3, [r4, #2428]	; 0x97c
 800f61c:	e002      	b.n	800f624 <main+0x6c>
      }

      /* Register a new subscriber */
      template<typename MsgT>
      bool subscribe(Subscriber< MsgT> & s){
        for(int i = 0; i < MAX_SUBSCRIBERS; i++){
 800f61e:	3301      	adds	r3, #1
 800f620:	2b19      	cmp	r3, #25
 800f622:	d1f0      	bne.n	800f606 <main+0x4e>
 800f624:	4a0b      	ldr	r2, [pc, #44]	; (800f654 <main+0x9c>)
       */

      /* Register a new publisher */
      bool advertise(Publisher & p)
      {
        for(int i = 0; i < MAX_PUBLISHERS; i++){
 800f626:	2300      	movs	r3, #0
          if(publishers[i] == 0){ // empty slot
 800f628:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800f62c:	b9b1      	cbnz	r1, 800f65c <main+0xa4>
            publishers[i] = &p;
 800f62e:	4a0a      	ldr	r2, [pc, #40]	; (800f658 <main+0xa0>)
 800f630:	eb04 0183 	add.w	r1, r4, r3, lsl #2
 800f634:	f8c1 2820 	str.w	r2, [r1, #2080]	; 0x820
            p.id_ = i+100+MAX_SUBSCRIBERS;
 800f638:	337d      	adds	r3, #125	; 0x7d
            p.nh_ = this;
 800f63a:	f2a2 528c 	subw	r2, r2, #1420	; 0x58c
      bool advertise(Publisher & p)
      {
        for(int i = 0; i < MAX_PUBLISHERS; i++){
          if(publishers[i] == 0){ // empty slot
            publishers[i] = &p;
            p.id_ = i+100+MAX_SUBSCRIBERS;
 800f63e:	f8c4 399c 	str.w	r3, [r4, #2460]	; 0x99c
            p.nh_ = this;
 800f642:	f8c4 29a0 	str.w	r2, [r4, #2464]	; 0x9a0
 800f646:	e00c      	b.n	800f662 <main+0xaa>
 800f648:	200000bc 	.word	0x200000bc
 800f64c:	200009f4 	.word	0x200009f4
 800f650:	20000a34 	.word	0x20000a34
 800f654:	200008d8 	.word	0x200008d8
 800f658:	20000a50 	.word	0x20000a50
       */

      /* Register a new publisher */
      bool advertise(Publisher & p)
      {
        for(int i = 0; i < MAX_PUBLISHERS; i++){
 800f65c:	3301      	adds	r3, #1
 800f65e:	2b19      	cmp	r3, #25
 800f660:	d1e2      	bne.n	800f628 <main+0x70>
  nh.initNode();
  nh.subscribe(motor_sub);
  nh.subscribe(led_sub);
  nh.advertise(chatter);

  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 800f662:	2101      	movs	r1, #1
 800f664:	48a5      	ldr	r0, [pc, #660]	; (800f8fc <main+0x344>)
 800f666:	f7f2 fe31 	bl	80022cc <GPIO_PinRemapConfig>
  DEBUG_Init();
  LED_Init();

  delay(1000);

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
 800f66a:	2604      	movs	r6, #4
  nh.subscribe(motor_sub);
  nh.subscribe(led_sub);
  nh.advertise(chatter);

  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
  I2C1_Init();
 800f66c:	f7f0 fefa 	bl	8000464 <I2C1_Init>
  SysTick_Init();
 800f670:	f7f1 f804 	bl	800067c <SysTick_Init>
  DEBUG_Init();
 800f674:	f7f0 fecf 	bl	8000416 <DEBUG_Init>
  LED_Init();
 800f678:	f7f0 fe8a 	bl	8000390 <LED_Init>

  delay(1000);
 800f67c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f680:	f7f1 f81c 	bl	80006bc <delay>

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
 800f684:	4b9e      	ldr	r3, [pc, #632]	; (800f900 <main+0x348>)
 800f686:	4a9f      	ldr	r2, [pc, #636]	; (800f904 <main+0x34c>)
 800f688:	2101      	movs	r1, #1
 800f68a:	9600      	str	r6, [sp, #0]
 800f68c:	a808      	add	r0, sp, #32
 800f68e:	f7f5 f8e8 	bl	8004862 <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  SL.m_ServoPin = GPIO_Pin_9;
 800f692:	f44f 7300 	mov.w	r3, #512	; 0x200
  SL.m_ServoPort = GPIOB;
 800f696:	4c9c      	ldr	r4, [pc, #624]	; (800f908 <main+0x350>)
  LED_Init();

  delay(1000);

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
  SL.m_ServoPin = GPIO_Pin_9;
 800f698:	930e      	str	r3, [sp, #56]	; 0x38
  SL.m_ServoPort = GPIOB;

  motorSettings SR(MOTOR_TYPE_SERVO, "servo_right", TIM4, 3);
 800f69a:	2303      	movs	r3, #3
  SR.m_ServoPin = GPIO_Pin_8;
  SR.m_ServoPort = GPIOB;

  motorSettings FR(MOTOR_TYPE_DC_MOTOR, "front_right", TIM1, 1);
 800f69c:	2701      	movs	r7, #1

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
  SL.m_ServoPin = GPIO_Pin_9;
  SL.m_ServoPort = GPIOB;

  motorSettings SR(MOTOR_TYPE_SERVO, "servo_right", TIM4, 3);
 800f69e:	9300      	str	r3, [sp, #0]
 800f6a0:	4a9a      	ldr	r2, [pc, #616]	; (800f90c <main+0x354>)
 800f6a2:	4b97      	ldr	r3, [pc, #604]	; (800f900 <main+0x348>)
 800f6a4:	2101      	movs	r1, #1
 800f6a6:	a820      	add	r0, sp, #128	; 0x80
  SR.m_ServoPin = GPIO_Pin_8;
 800f6a8:	f44f 7880 	mov.w	r8, #256	; 0x100

  delay(1000);

  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
  SL.m_ServoPin = GPIO_Pin_9;
  SL.m_ServoPort = GPIOB;
 800f6ac:	940f      	str	r4, [sp, #60]	; 0x3c

  motorSettings SR(MOTOR_TYPE_SERVO, "servo_right", TIM4, 3);
 800f6ae:	f7f5 f8d8 	bl	8004862 <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  SR.m_ServoPin = GPIO_Pin_8;
  SR.m_ServoPort = GPIOB;

  motorSettings FR(MOTOR_TYPE_DC_MOTOR, "front_right", TIM1, 1);
 800f6b2:	9700      	str	r7, [sp, #0]
 800f6b4:	4b96      	ldr	r3, [pc, #600]	; (800f910 <main+0x358>)
 800f6b6:	4a97      	ldr	r2, [pc, #604]	; (800f914 <main+0x35c>)
 800f6b8:	2102      	movs	r1, #2
 800f6ba:	a838      	add	r0, sp, #224	; 0xe0
  FR.setDCPins(GPIO_Pin_13, GPIOC, GPIO_Pin_14, GPIOC,
              GPIO_Pin_15, GPIOC, GPIO_Pin_0, GPIOA,
              GPIO_Pin_8, GPIOA);
 800f6bc:	4d96      	ldr	r5, [pc, #600]	; (800f918 <main+0x360>)
  motorSettings SL(MOTOR_TYPE_SERVO, "servo_left", TIM4, 4);
  SL.m_ServoPin = GPIO_Pin_9;
  SL.m_ServoPort = GPIOB;

  motorSettings SR(MOTOR_TYPE_SERVO, "servo_right", TIM4, 3);
  SR.m_ServoPin = GPIO_Pin_8;
 800f6be:	f8cd 8098 	str.w	r8, [sp, #152]	; 0x98
  SR.m_ServoPort = GPIOB;
 800f6c2:	9427      	str	r4, [sp, #156]	; 0x9c

  motorSettings FR(MOTOR_TYPE_DC_MOTOR, "front_right", TIM1, 1);
 800f6c4:	f7f5 f8cd 	bl	8004862 <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  FR.setDCPins(GPIO_Pin_13, GPIOC, GPIO_Pin_14, GPIOC,
              GPIO_Pin_15, GPIOC, GPIO_Pin_0, GPIOA,
              GPIO_Pin_8, GPIOA);
 800f6c8:	4a94      	ldr	r2, [pc, #592]	; (800f91c <main+0x364>)
 800f6ca:	9703      	str	r7, [sp, #12]
 800f6cc:	f44f 4700 	mov.w	r7, #32768	; 0x8000
 800f6d0:	9506      	str	r5, [sp, #24]
 800f6d2:	f8cd 8014 	str.w	r8, [sp, #20]
 800f6d6:	9504      	str	r5, [sp, #16]
 800f6d8:	9202      	str	r2, [sp, #8]
 800f6da:	e88d 0084 	stmia.w	sp, {r2, r7}
 800f6de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f6e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f6e6:	a838      	add	r0, sp, #224	; 0xe0
 800f6e8:	f7f5 f8c1 	bl	800486e <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>
  FR.encoderAddr = (0x10 | 0x08);
 800f6ec:	2318      	movs	r3, #24
 800f6ee:	f8ad 3128 	strh.w	r3, [sp, #296]	; 0x128

  motorSettings FL(MOTOR_TYPE_DC_MOTOR, "front_left", TIM3, 4);
 800f6f2:	4a8b      	ldr	r2, [pc, #556]	; (800f920 <main+0x368>)
 800f6f4:	4b8b      	ldr	r3, [pc, #556]	; (800f924 <main+0x36c>)
 800f6f6:	2102      	movs	r1, #2
 800f6f8:	9600      	str	r6, [sp, #0]
 800f6fa:	a850      	add	r0, sp, #320	; 0x140
 800f6fc:	f7f5 f8b1 	bl	8004862 <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  FL.setDCPins(GPIO_Pin_2,GPIOB, GPIO_Pin_5,GPIOA,
              GPIO_Pin_4, GPIOA,GPIO_Pin_10,GPIOB,
              GPIO_Pin_1, GPIOB);
 800f700:	f04f 0802 	mov.w	r8, #2
 800f704:	f04f 0910 	mov.w	r9, #16
 800f708:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f70c:	e88d 0220 	stmia.w	sp, {r5, r9}
 800f710:	9303      	str	r3, [sp, #12]
 800f712:	9502      	str	r5, [sp, #8]
 800f714:	2320      	movs	r3, #32
 800f716:	4622      	mov	r2, r4
 800f718:	4631      	mov	r1, r6
 800f71a:	a850      	add	r0, sp, #320	; 0x140
 800f71c:	9406      	str	r4, [sp, #24]
 800f71e:	f8cd 8014 	str.w	r8, [sp, #20]
 800f722:	9404      	str	r4, [sp, #16]
 800f724:	f7f5 f8a3 	bl	800486e <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>
  FL.encoderAddr = (0x10);

  motorSettings RL(MOTOR_TYPE_DC_MOTOR, "rear_left", TIM2, 4);
 800f728:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f72c:	4a7e      	ldr	r2, [pc, #504]	; (800f928 <main+0x370>)
 800f72e:	4641      	mov	r1, r8
 800f730:	9600      	str	r6, [sp, #0]
 800f732:	a868      	add	r0, sp, #416	; 0x1a0

  motorSettings FL(MOTOR_TYPE_DC_MOTOR, "front_left", TIM3, 4);
  FL.setDCPins(GPIO_Pin_2,GPIOB, GPIO_Pin_5,GPIOA,
              GPIO_Pin_4, GPIOA,GPIO_Pin_10,GPIOB,
              GPIO_Pin_1, GPIOB);
  FL.encoderAddr = (0x10);
 800f734:	f8ad 9188 	strh.w	r9, [sp, #392]	; 0x188

  motorSettings RL(MOTOR_TYPE_DC_MOTOR, "rear_left", TIM2, 4);
 800f738:	f7f5 f893 	bl	8004862 <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  RL.setDCPins(GPIO_Pin_11, GPIOB, GPIO_Pin_12, GPIOB,
    GPIO_Pin_13, GPIOB, GPIO_Pin_14, GPIOB,
    GPIO_Pin_3, GPIOA);
 800f73c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f740:	f04f 0908 	mov.w	r9, #8
 800f744:	9303      	str	r3, [sp, #12]
 800f746:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f74a:	9506      	str	r5, [sp, #24]
 800f74c:	9301      	str	r3, [sp, #4]
 800f74e:	4622      	mov	r2, r4
 800f750:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f754:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f758:	a868      	add	r0, sp, #416	; 0x1a0
 800f75a:	f8cd 9014 	str.w	r9, [sp, #20]
 800f75e:	9404      	str	r4, [sp, #16]
 800f760:	9402      	str	r4, [sp, #8]
 800f762:	9400      	str	r4, [sp, #0]
 800f764:	f7f5 f883 	bl	800486e <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>

  motorSettings RR(MOTOR_TYPE_DC_MOTOR, "rear_right", TIM1, 4);
 800f768:	4b69      	ldr	r3, [pc, #420]	; (800f910 <main+0x358>)
 800f76a:	4a70      	ldr	r2, [pc, #448]	; (800f92c <main+0x374>)
 800f76c:	4641      	mov	r1, r8
 800f76e:	9600      	str	r6, [sp, #0]
 800f770:	a880      	add	r0, sp, #512	; 0x200
 800f772:	f7f5 f876 	bl	8004862 <motorSettings::motorSettings(int, char*, TIM_TypeDef*, int)>
  RR.setDCPins(GPIO_Pin_15, GPIOB, GPIO_Pin_12,GPIOA,
              GPIO_Pin_15, GPIOA, GPIO_Pin_3, GPIOB,
              GPIO_Pin_11, GPIOA);
 800f776:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f77a:	9506      	str	r5, [sp, #24]
 800f77c:	9305      	str	r3, [sp, #20]
 800f77e:	9502      	str	r5, [sp, #8]
 800f780:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f784:	e88d 00a0 	stmia.w	sp, {r5, r7}
 800f788:	4622      	mov	r2, r4
 800f78a:	4639      	mov	r1, r7
 800f78c:	a880      	add	r0, sp, #512	; 0x200
 800f78e:	9404      	str	r4, [sp, #16]
 800f790:	f8cd 900c 	str.w	r9, [sp, #12]
 800f794:	f7f5 f86b 	bl	800486e <motorSettings::setDCPins(int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*, int, GPIO_TypeDef*)>

  motor *servo_left = motor::createMotor(&SL);
 800f798:	a808      	add	r0, sp, #32
 800f79a:	f7f4 fd77 	bl	800428c <motor::createMotor(motorSettings*)>
  if(!servo_left->motorInit()){
 800f79e:	6803      	ldr	r3, [r0, #0]
  motorSettings RR(MOTOR_TYPE_DC_MOTOR, "rear_right", TIM1, 4);
  RR.setDCPins(GPIO_Pin_15, GPIOB, GPIO_Pin_12,GPIOA,
              GPIO_Pin_15, GPIOA, GPIO_Pin_3, GPIOB,
              GPIO_Pin_11, GPIOA);

  motor *servo_left = motor::createMotor(&SL);
 800f7a0:	4605      	mov	r5, r0
  if(!servo_left->motorInit()){
 800f7a2:	68db      	ldr	r3, [r3, #12]
 800f7a4:	4798      	blx	r3
 800f7a6:	b968      	cbnz	r0, 800f7c4 <main+0x20c>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", servo_left->motorName());
 800f7a8:	682b      	ldr	r3, [r5, #0]
 800f7aa:	4628      	mov	r0, r5
 800f7ac:	691b      	ldr	r3, [r3, #16]
 800f7ae:	4798      	blx	r3
 800f7b0:	495f      	ldr	r1, [pc, #380]	; (800f930 <main+0x378>)
 800f7b2:	4602      	mov	r2, r0
 800f7b4:	485f      	ldr	r0, [pc, #380]	; (800f934 <main+0x37c>)
 800f7b6:	f001 f9e9 	bl	8010b8c <siprintf>
    nh.logerror(str);
 800f7ba:	495e      	ldr	r1, [pc, #376]	; (800f934 <main+0x37c>)
 800f7bc:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f7c0:	f7ff fccc 	bl	800f15c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *servo_right = motor::createMotor(&SR);
 800f7c4:	a820      	add	r0, sp, #128	; 0x80
 800f7c6:	f7f4 fd61 	bl	800428c <motor::createMotor(motorSettings*)>
  if(!servo_right->motorInit()){
 800f7ca:	6803      	ldr	r3, [r0, #0]
  if(!servo_left->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", servo_left->motorName());
    nh.logerror(str);
  }

  motor *servo_right = motor::createMotor(&SR);
 800f7cc:	4604      	mov	r4, r0
  if(!servo_right->motorInit()){
 800f7ce:	68db      	ldr	r3, [r3, #12]
 800f7d0:	4798      	blx	r3
 800f7d2:	b968      	cbnz	r0, 800f7f0 <main+0x238>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", servo_right->motorName());
 800f7d4:	6823      	ldr	r3, [r4, #0]
 800f7d6:	4620      	mov	r0, r4
 800f7d8:	691b      	ldr	r3, [r3, #16]
 800f7da:	4798      	blx	r3
 800f7dc:	4954      	ldr	r1, [pc, #336]	; (800f930 <main+0x378>)
 800f7de:	4602      	mov	r2, r0
 800f7e0:	4854      	ldr	r0, [pc, #336]	; (800f934 <main+0x37c>)
 800f7e2:	f001 f9d3 	bl	8010b8c <siprintf>
    nh.logerror(str);
 800f7e6:	4953      	ldr	r1, [pc, #332]	; (800f934 <main+0x37c>)
 800f7e8:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f7ec:	f7ff fcb6 	bl	800f15c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *front_left = motor::createMotor(&FL);
 800f7f0:	a850      	add	r0, sp, #320	; 0x140
 800f7f2:	f7f4 fd4b 	bl	800428c <motor::createMotor(motorSettings*)>
  if(!front_left->motorInit()){
 800f7f6:	6803      	ldr	r3, [r0, #0]
  if(!servo_right->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", servo_right->motorName());
    nh.logerror(str);
  }

  motor *front_left = motor::createMotor(&FL);
 800f7f8:	4607      	mov	r7, r0
  if(!front_left->motorInit()){
 800f7fa:	68db      	ldr	r3, [r3, #12]
 800f7fc:	4798      	blx	r3
 800f7fe:	b968      	cbnz	r0, 800f81c <main+0x264>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", front_left->motorName());
 800f800:	683b      	ldr	r3, [r7, #0]
 800f802:	4638      	mov	r0, r7
 800f804:	691b      	ldr	r3, [r3, #16]
 800f806:	4798      	blx	r3
 800f808:	4949      	ldr	r1, [pc, #292]	; (800f930 <main+0x378>)
 800f80a:	4602      	mov	r2, r0
 800f80c:	4849      	ldr	r0, [pc, #292]	; (800f934 <main+0x37c>)
 800f80e:	f001 f9bd 	bl	8010b8c <siprintf>
    nh.logerror(str);
 800f812:	4948      	ldr	r1, [pc, #288]	; (800f934 <main+0x37c>)
 800f814:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f818:	f7ff fca0 	bl	800f15c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *front_right = motor::createMotor(&FR);
 800f81c:	a838      	add	r0, sp, #224	; 0xe0
 800f81e:	f7f4 fd35 	bl	800428c <motor::createMotor(motorSettings*)>
  if(!front_right->motorInit()){
 800f822:	6803      	ldr	r3, [r0, #0]
  if(!front_left->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", front_left->motorName());
    nh.logerror(str);
  }

  motor *front_right = motor::createMotor(&FR);
 800f824:	4606      	mov	r6, r0
  if(!front_right->motorInit()){
 800f826:	68db      	ldr	r3, [r3, #12]
 800f828:	4798      	blx	r3
 800f82a:	b968      	cbnz	r0, 800f848 <main+0x290>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", front_right->motorName());
 800f82c:	6833      	ldr	r3, [r6, #0]
 800f82e:	4630      	mov	r0, r6
 800f830:	691b      	ldr	r3, [r3, #16]
 800f832:	4798      	blx	r3
 800f834:	493e      	ldr	r1, [pc, #248]	; (800f930 <main+0x378>)
 800f836:	4602      	mov	r2, r0
 800f838:	483e      	ldr	r0, [pc, #248]	; (800f934 <main+0x37c>)
 800f83a:	f001 f9a7 	bl	8010b8c <siprintf>
    nh.logerror(str);
 800f83e:	493d      	ldr	r1, [pc, #244]	; (800f934 <main+0x37c>)
 800f840:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f844:	f7ff fc8a 	bl	800f15c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *rear_left = motor::createMotor(&RL);
 800f848:	a868      	add	r0, sp, #416	; 0x1a0
 800f84a:	f7f4 fd1f 	bl	800428c <motor::createMotor(motorSettings*)>
  if(!rear_left->motorInit()){
 800f84e:	6803      	ldr	r3, [r0, #0]
  if(!front_right->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", front_right->motorName());
    nh.logerror(str);
  }

  motor *rear_left = motor::createMotor(&RL);
 800f850:	4680      	mov	r8, r0
  if(!rear_left->motorInit()){
 800f852:	68db      	ldr	r3, [r3, #12]
 800f854:	4798      	blx	r3
 800f856:	b970      	cbnz	r0, 800f876 <main+0x2be>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", rear_left->motorName());
 800f858:	f8d8 3000 	ldr.w	r3, [r8]
 800f85c:	4640      	mov	r0, r8
 800f85e:	691b      	ldr	r3, [r3, #16]
 800f860:	4798      	blx	r3
 800f862:	4933      	ldr	r1, [pc, #204]	; (800f930 <main+0x378>)
 800f864:	4602      	mov	r2, r0
 800f866:	4833      	ldr	r0, [pc, #204]	; (800f934 <main+0x37c>)
 800f868:	f001 f990 	bl	8010b8c <siprintf>
    nh.logerror(str);
 800f86c:	4931      	ldr	r1, [pc, #196]	; (800f934 <main+0x37c>)
 800f86e:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f872:	f7ff fc73 	bl	800f15c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  motor *rear_right = motor::createMotor(&RR);
 800f876:	a880      	add	r0, sp, #512	; 0x200
 800f878:	f7f4 fd08 	bl	800428c <motor::createMotor(motorSettings*)>
  if(!rear_right->motorInit()){
 800f87c:	6803      	ldr	r3, [r0, #0]
  if(!rear_left->motorInit()){
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", rear_left->motorName());
    nh.logerror(str);
  }

  motor *rear_right = motor::createMotor(&RR);
 800f87e:	4680      	mov	r8, r0
  if(!rear_right->motorInit()){
 800f880:	68db      	ldr	r3, [r3, #12]
 800f882:	4798      	blx	r3
 800f884:	b970      	cbnz	r0, 800f8a4 <main+0x2ec>
    sprintf(str, "Unable to initialize motor: %s - [FAIL]\r\n", rear_right->motorName());
 800f886:	f8d8 3000 	ldr.w	r3, [r8]
 800f88a:	4640      	mov	r0, r8
 800f88c:	691b      	ldr	r3, [r3, #16]
 800f88e:	4798      	blx	r3
 800f890:	4927      	ldr	r1, [pc, #156]	; (800f930 <main+0x378>)
 800f892:	4602      	mov	r2, r0
 800f894:	4827      	ldr	r0, [pc, #156]	; (800f934 <main+0x37c>)
 800f896:	f001 f979 	bl	8010b8c <siprintf>
    nh.logerror(str);
 800f89a:	4926      	ldr	r1, [pc, #152]	; (800f934 <main+0x37c>)
 800f89c:	f5a1 60b4 	sub.w	r0, r1, #1440	; 0x5a0
 800f8a0:	f7ff fc5c 	bl	800f15c <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::logerror(char const*)>
  }

  servo_left->setReference(90);
 800f8a4:	682b      	ldr	r3, [r5, #0]
 800f8a6:	4924      	ldr	r1, [pc, #144]	; (800f938 <main+0x380>)
 800f8a8:	695b      	ldr	r3, [r3, #20]
 800f8aa:	4628      	mov	r0, r5
 800f8ac:	4798      	blx	r3
  servo_right->setReference(100);
 800f8ae:	6823      	ldr	r3, [r4, #0]
 800f8b0:	4922      	ldr	r1, [pc, #136]	; (800f93c <main+0x384>)
 800f8b2:	695b      	ldr	r3, [r3, #20]
 800f8b4:	4620      	mov	r0, r4
 800f8b6:	4798      	blx	r3

  servo_left->update(1);
 800f8b8:	682b      	ldr	r3, [r5, #0]
 800f8ba:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f8be:	69db      	ldr	r3, [r3, #28]
 800f8c0:	4628      	mov	r0, r5
 800f8c2:	4798      	blx	r3
  servo_right->update(1);
 800f8c4:	6823      	ldr	r3, [r4, #0]
 800f8c6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f8ca:	69db      	ldr	r3, [r3, #28]
 800f8cc:	4620      	mov	r0, r4
 800f8ce:	4798      	blx	r3
  //rear_right->update(1);
  //rear_left->update(1);
  front_left->update(1);
 800f8d0:	683b      	ldr	r3, [r7, #0]
 800f8d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f8d6:	69db      	ldr	r3, [r3, #28]
 800f8d8:	4638      	mov	r0, r7
 800f8da:	4798      	blx	r3
  front_right->update(1);
 800f8dc:	6833      	ldr	r3, [r6, #0]
 800f8de:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f8e2:	69db      	ldr	r3, [r3, #28]
 800f8e4:	4630      	mov	r0, r6
 800f8e6:	4798      	blx	r3
  //led_set(200);



  while (1){
    debug_toggle();
 800f8e8:	f7f0 fda8 	bl	800043c <debug_toggle>

   /* sprintf(hello, "Speed is:");
    str_msg.data = hello;
    chatter.publish( &str_msg );*/

    nh.spinOnce();
 800f8ec:	4814      	ldr	r0, [pc, #80]	; (800f940 <main+0x388>)
 800f8ee:	f7ff fd5b 	bl	800f3a8 <ros::NodeHandle_<ArduinoHardware, 25, 25, 512, 512>::spinOnce()>


    delay(100);
 800f8f2:	2064      	movs	r0, #100	; 0x64
 800f8f4:	f7f0 fee2 	bl	80006bc <delay>
 800f8f8:	e7f6      	b.n	800f8e8 <main+0x330>
 800f8fa:	bf00      	nop
 800f8fc:	00300200 	.word	0x00300200
 800f900:	40000800 	.word	0x40000800
 800f904:	0801294e 	.word	0x0801294e
 800f908:	40010c00 	.word	0x40010c00
 800f90c:	08012959 	.word	0x08012959
 800f910:	40012c00 	.word	0x40012c00
 800f914:	08012965 	.word	0x08012965
 800f918:	40010800 	.word	0x40010800
 800f91c:	40011000 	.word	0x40011000
 800f920:	08012971 	.word	0x08012971
 800f924:	40000400 	.word	0x40000400
 800f928:	0801297c 	.word	0x0801297c
 800f92c:	08012986 	.word	0x08012986
 800f930:	08012991 	.word	0x08012991
 800f934:	20000a64 	.word	0x20000a64
 800f938:	42b40000 	.word	0x42b40000
 800f93c:	42c80000 	.word	0x42c80000
 800f940:	200004c4 	.word	0x200004c4

0800f944 <_GLOBAL__sub_I_USART_FIFO>:

      /*
       * Setup Functions
       */
    public:
      NodeHandle_() : configured_(false) {
 800f944:	4b44      	ldr	r3, [pc, #272]	; (800fa58 <_GLOBAL__sub_I_USART_FIFO+0x114>)
 800f946:	4a45      	ldr	r2, [pc, #276]	; (800fa5c <_GLOBAL__sub_I_USART_FIFO+0x118>)
  while (1){
    debug_toggle();
    delay(100);
    nh.spinOnce();
  }
}
 800f948:	b530      	push	{r4, r5, lr}
 800f94a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
      USART_CNTOUT = 0;
    }
    ArduinoHardware()
    {
      /* Leonardo support */
      iostream = USART1;
 800f94e:	4a44      	ldr	r2, [pc, #272]	; (800fa60 <_GLOBAL__sub_I_USART_FIFO+0x11c>)
      char* * strings;

    RequestParamResponse():
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 800f950:	4944      	ldr	r1, [pc, #272]	; (800fa64 <_GLOBAL__sub_I_USART_FIFO+0x120>)
 800f952:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
      baud_ = 115200;
 800f956:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800f95a:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
      USART_CNTIN = 0;
 800f95e:	2200      	movs	r2, #0
 800f960:	605a      	str	r2, [r3, #4]
 800f962:	f8c3 1910 	str.w	r1, [r3, #2320]	; 0x910
      USART_CNTOUT = 0;
 800f966:	601a      	str	r2, [r3, #0]
 800f968:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 800f96c:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 800f970:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
 800f974:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 800f978:	f8c3 2928 	str.w	r2, [r3, #2344]	; 0x928
 800f97c:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 800f980:	f8c3 2934 	str.w	r2, [r3, #2356]	; 0x934
 800f984:	f603 011c 	addw	r1, r3, #2076	; 0x81c
 800f988:	f503 6308 	add.w	r3, r3, #2176	; 0x880

        for(unsigned int i=0; i< MAX_PUBLISHERS; i++)
	   publishers[i] = 0;
 800f98c:	f841 2f04 	str.w	r2, [r1, #4]!
       * Setup Functions
       */
    public:
      NodeHandle_() : configured_(false) {

        for(unsigned int i=0; i< MAX_PUBLISHERS; i++)
 800f990:	428b      	cmp	r3, r1
 800f992:	d1fb      	bne.n	800f98c <_GLOBAL__sub_I_USART_FIFO+0x48>
 800f994:	4a34      	ldr	r2, [pc, #208]	; (800fa68 <_GLOBAL__sub_I_USART_FIFO+0x124>)
	   publishers[i] = 0;

        for(unsigned int i=0; i< MAX_SUBSCRIBERS; i++)
	   subscribers[i] = 0;
 800f996:	2100      	movs	r1, #0
 800f998:	f843 1f04 	str.w	r1, [r3, #4]!
      NodeHandle_() : configured_(false) {

        for(unsigned int i=0; i< MAX_PUBLISHERS; i++)
	   publishers[i] = 0;

        for(unsigned int i=0; i< MAX_SUBSCRIBERS; i++)
 800f99c:	429a      	cmp	r2, r3
 800f99e:	d1fb      	bne.n	800f998 <_GLOBAL__sub_I_USART_FIFO+0x54>
 800f9a0:	2300      	movs	r3, #0
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
	   message_in[i] = 0;
 800f9a2:	4619      	mov	r1, r3
 800f9a4:	4831      	ldr	r0, [pc, #196]	; (800fa6c <_GLOBAL__sub_I_USART_FIFO+0x128>)
 800f9a6:	18c2      	adds	r2, r0, r3
	   publishers[i] = 0;

        for(unsigned int i=0; i< MAX_SUBSCRIBERS; i++)
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
 800f9a8:	3301      	adds	r3, #1
 800f9aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
	   message_in[i] = 0;
 800f9ae:	7611      	strb	r1, [r2, #24]
 800f9b0:	4d2e      	ldr	r5, [pc, #184]	; (800fa6c <_GLOBAL__sub_I_USART_FIFO+0x128>)
	   publishers[i] = 0;

        for(unsigned int i=0; i< MAX_SUBSCRIBERS; i++)
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
 800f9b2:	d1f8      	bne.n	800f9a6 <_GLOBAL__sub_I_USART_FIFO+0x62>
 800f9b4:	2100      	movs	r1, #0
	   message_in[i] = 0;

        for(unsigned int i=0; i< OUTPUT_SIZE; i++)
	   message_out[i] = 0;
 800f9b6:	460c      	mov	r4, r1
 800f9b8:	1868      	adds	r0, r5, r1
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
	   message_in[i] = 0;

        for(unsigned int i=0; i< OUTPUT_SIZE; i++)
 800f9ba:	3101      	adds	r1, #1
 800f9bc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
	   message_out[i] = 0;
 800f9c0:	4b25      	ldr	r3, [pc, #148]	; (800fa58 <_GLOBAL__sub_I_USART_FIFO+0x114>)
 800f9c2:	f04f 0200 	mov.w	r2, #0
 800f9c6:	f880 4218 	strb.w	r4, [r0, #536]	; 0x218
	   subscribers[i] = 0;

        for(unsigned int i=0; i< INPUT_SIZE; i++)
	   message_in[i] = 0;

        for(unsigned int i=0; i< OUTPUT_SIZE; i++)
 800f9ca:	d1f5      	bne.n	800f9b8 <_GLOBAL__sub_I_USART_FIFO+0x74>
      typedef void(*CallbackT)(const MsgT&);
      MsgT msg;

      Subscriber(const char * topic_name, CallbackT cb, int endpoint=rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
        cb_(cb),
        endpoint_(endpoint)
 800f9cc:	4928      	ldr	r1, [pc, #160]	; (800fa70 <_GLOBAL__sub_I_USART_FIFO+0x12c>)
      {
        topic_ = topic_name;
 800f9ce:	4c29      	ldr	r4, [pc, #164]	; (800fa74 <_GLOBAL__sub_I_USART_FIFO+0x130>)
      typedef void(*CallbackT)(const MsgT&);
      MsgT msg;

      Subscriber(const char * topic_name, CallbackT cb, int endpoint=rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
        cb_(cb),
        endpoint_(endpoint)
 800f9d0:	f8c3 1938 	str.w	r1, [r3, #2360]	; 0x938
      header(),
      heading_angle(0),
      heading_velocity(0),
      speed(0),
      acceleration(0),
      mode(0)
 800f9d4:	4928      	ldr	r1, [pc, #160]	; (800fa78 <_GLOBAL__sub_I_USART_FIFO+0x134>)
      {
        topic_ = topic_name;
 800f9d6:	f8c3 4940 	str.w	r4, [r3, #2368]	; 0x940
 800f9da:	f8c3 1944 	str.w	r1, [r3, #2372]	; 0x944
      const char* frame_id;

    Header():
      seq(0),
      stamp(),
      frame_id("")
 800f9de:	4927      	ldr	r1, [pc, #156]	; (800fa7c <_GLOBAL__sub_I_USART_FIFO+0x138>)
      typedef void(*CallbackT)(const MsgT&);
      MsgT msg;

      Subscriber(const char * topic_name, CallbackT cb, int endpoint=rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
        cb_(cb),
        endpoint_(endpoint)
 800f9e0:	4c27      	ldr	r4, [pc, #156]	; (800fa80 <_GLOBAL__sub_I_USART_FIFO+0x13c>)
 800f9e2:	f8c3 1948 	str.w	r1, [r3, #2376]	; 0x948
 800f9e6:	2100      	movs	r1, #0
 800f9e8:	f8c3 195c 	str.w	r1, [r3, #2396]	; 0x95c
 800f9ec:	f8c3 1960 	str.w	r1, [r3, #2400]	; 0x960
 800f9f0:	f8c3 1964 	str.w	r1, [r3, #2404]	; 0x964
 800f9f4:	f8c3 1968 	str.w	r1, [r3, #2408]	; 0x968
 800f9f8:	4922      	ldr	r1, [pc, #136]	; (800fa84 <_GLOBAL__sub_I_USART_FIFO+0x140>)
 800f9fa:	f8c3 4978 	str.w	r4, [r3, #2424]	; 0x978
 800f9fe:	f8c3 1970 	str.w	r1, [r3, #2416]	; 0x970
 800fa02:	2101      	movs	r1, #1
 800fa04:	f8c3 1974 	str.w	r1, [r3, #2420]	; 0x974
 800fa08:	f8c3 1990 	str.w	r1, [r3, #2448]	; 0x990
      {
        topic_ = topic_name;
 800fa0c:	491e      	ldr	r1, [pc, #120]	; (800fa88 <_GLOBAL__sub_I_USART_FIFO+0x144>)
  {
    public:
      uint8_t data;

    UInt8():
      data(0)
 800fa0e:	4c1f      	ldr	r4, [pc, #124]	; (800fa8c <_GLOBAL__sub_I_USART_FIFO+0x148>)
 800fa10:	f8c3 1980 	str.w	r1, [r3, #2432]	; 0x980
  {
    public:
      const char* data;

    String():
      data("")
 800fa14:	491e      	ldr	r1, [pc, #120]	; (800fa90 <_GLOBAL__sub_I_USART_FIFO+0x14c>)
 800fa16:	481f      	ldr	r0, [pc, #124]	; (800fa94 <_GLOBAL__sub_I_USART_FIFO+0x150>)
 800fa18:	f8c3 1a40 	str.w	r1, [r3, #2624]	; 0xa40
  {
    public:
      Publisher( const char * topic_name, Msg * msg, int endpoint=rosserial_msgs::TopicInfo::ID_PUBLISHER) :
        topic_(topic_name), 
        msg_(msg),
        endpoint_(endpoint) {};
 800fa1c:	491e      	ldr	r1, [pc, #120]	; (800fa98 <_GLOBAL__sub_I_USART_FIFO+0x154>)
 800fa1e:	f8c3 4984 	str.w	r4, [r3, #2436]	; 0x984
      typedef void(*CallbackT)(const MsgT&);
      MsgT msg;

      Subscriber(const char * topic_name, CallbackT cb, int endpoint=rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
        cb_(cb),
        endpoint_(endpoint)
 800fa22:	4c1e      	ldr	r4, [pc, #120]	; (800fa9c <_GLOBAL__sub_I_USART_FIFO+0x158>)
 800fa24:	f8c3 1994 	str.w	r1, [r3, #2452]	; 0x994
 800fa28:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 800fa2c:	f503 6124 	add.w	r1, r3, #2624	; 0xa40
 800fa30:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 800fa34:	f8c3 294c 	str.w	r2, [r3, #2380]	; 0x94c
 800fa38:	f8c3 2950 	str.w	r2, [r3, #2384]	; 0x950
 800fa3c:	f8c3 2954 	str.w	r2, [r3, #2388]	; 0x954
 800fa40:	f8c3 0958 	str.w	r0, [r3, #2392]	; 0x958
 800fa44:	f8c3 498c 	str.w	r4, [r3, #2444]	; 0x98c
 800fa48:	f8c3 0a44 	str.w	r0, [r3, #2628]	; 0xa44
 800fa4c:	f8c3 1998 	str.w	r1, [r3, #2456]	; 0x998
 800fa50:	f8c3 29a4 	str.w	r2, [r3, #2468]	; 0x9a4
 800fa54:	bd30      	pop	{r4, r5, pc}
 800fa56:	bf00      	nop
 800fa58:	200000bc 	.word	0x200000bc
 800fa5c:	08012750 	.word	0x08012750
 800fa60:	40013800 	.word	0x40013800
 800fa64:	080126d8 	.word	0x080126d8
 800fa68:	200009a0 	.word	0x200009a0
 800fa6c:	200004c4 	.word	0x200004c4
 800fa70:	08012764 	.word	0x08012764
 800fa74:	080129e8 	.word	0x080129e8
 800fa78:	08012738 	.word	0x08012738
 800fa7c:	08012720 	.word	0x08012720
 800fa80:	0801277c 	.word	0x0801277c
 800fa84:	08004205 	.word	0x08004205
 800fa88:	080129ee 	.word	0x080129ee
 800fa8c:	08012708 	.word	0x08012708
 800fa90:	080126f0 	.word	0x080126f0
 800fa94:	080129ba 	.word	0x080129ba
 800fa98:	080129f2 	.word	0x080129f2
 800fa9c:	08004207 	.word	0x08004207

0800faa0 <servo::motorType()>:
    virtual void setReference(float setPoint);
    virtual float getReference();
    virtual char* motorName();
    virtual uint16_t update(float dt);

    virtual int motorType() { return MOTOR_TYPE_SERVO; }
 800faa0:	2001      	movs	r0, #1
 800faa2:	4770      	bx	lr

0800faa4 <DCMotor::motorType()>:
    virtual void setReference(float setPoint);
    virtual float getReference();
    virtual char* motorName();
    virtual uint16_t update(float dt);

    virtual int motorType() { return MOTOR_TYPE_DC_MOTOR; }
 800faa4:	2002      	movs	r0, #2
 800faa6:	4770      	bx	lr

0800faa8 <operator delete(void*)>:
 800faa8:	f000 bec6 	b.w	8010838 <free>

0800faac <__cxxabiv1::__si_class_type_info::~__si_class_type_info()>:
 800faac:	b510      	push	{r4, lr}
 800faae:	4604      	mov	r4, r0
 800fab0:	4b02      	ldr	r3, [pc, #8]	; (800fabc <__cxxabiv1::__si_class_type_info::~__si_class_type_info()+0x10>)
 800fab2:	6003      	str	r3, [r0, #0]
 800fab4:	f000 fc62 	bl	801037c <__cxxabiv1::__class_type_info::~__class_type_info()>
 800fab8:	4620      	mov	r0, r4
 800faba:	bd10      	pop	{r4, pc}
 800fabc:	08012a04 	.word	0x08012a04

0800fac0 <__cxxabiv1::__si_class_type_info::~__si_class_type_info()>:
 800fac0:	b510      	push	{r4, lr}
 800fac2:	4604      	mov	r4, r0
 800fac4:	f7ff fff2 	bl	800faac <__cxxabiv1::__si_class_type_info::~__si_class_type_info()>
 800fac8:	4620      	mov	r0, r4
 800faca:	f7ff ffed 	bl	800faa8 <operator delete(void*)>
 800face:	4620      	mov	r0, r4
 800fad0:	bd10      	pop	{r4, pc}

0800fad2 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const>:
 800fad2:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fad6:	460e      	mov	r6, r1
 800fad8:	4619      	mov	r1, r3
 800fada:	4683      	mov	fp, r0
 800fadc:	4617      	mov	r7, r2
 800fade:	4699      	mov	r9, r3
 800fae0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800fae2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800fae6:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800faea:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800faec:	f000 fb58 	bl	80101a0 <std::type_info::operator==(std::type_info const&) const>
 800faf0:	b178      	cbz	r0, 800fb12 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x40>
 800faf2:	2e00      	cmp	r6, #0
 800faf4:	602c      	str	r4, [r5, #0]
 800faf6:	712f      	strb	r7, [r5, #4]
 800faf8:	db06      	blt.n	800fb08 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x36>
 800fafa:	4434      	add	r4, r6
 800fafc:	45a0      	cmp	r8, r4
 800fafe:	bf0c      	ite	eq
 800fb00:	2406      	moveq	r4, #6
 800fb02:	2401      	movne	r4, #1
 800fb04:	71ac      	strb	r4, [r5, #6]
 800fb06:	e01e      	b.n	800fb46 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x74>
 800fb08:	3602      	adds	r6, #2
 800fb0a:	d11c      	bne.n	800fb46 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x74>
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	71ab      	strb	r3, [r5, #6]
 800fb10:	e019      	b.n	800fb46 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x74>
 800fb12:	4544      	cmp	r4, r8
 800fb14:	d104      	bne.n	800fb20 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x4e>
 800fb16:	4651      	mov	r1, sl
 800fb18:	4658      	mov	r0, fp
 800fb1a:	f000 fb41 	bl	80101a0 <std::type_info::operator==(std::type_info const&) const>
 800fb1e:	b988      	cbnz	r0, 800fb44 <__cxxabiv1::__si_class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x72>
 800fb20:	f8db 0008 	ldr.w	r0, [fp, #8]
 800fb24:	463a      	mov	r2, r7
 800fb26:	6803      	ldr	r3, [r0, #0]
 800fb28:	950d      	str	r5, [sp, #52]	; 0x34
 800fb2a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800fb2e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800fb32:	940a      	str	r4, [sp, #40]	; 0x28
 800fb34:	69dc      	ldr	r4, [r3, #28]
 800fb36:	4631      	mov	r1, r6
 800fb38:	464b      	mov	r3, r9
 800fb3a:	46a4      	mov	ip, r4
 800fb3c:	b001      	add	sp, #4
 800fb3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb42:	4760      	bx	ip
 800fb44:	716f      	strb	r7, [r5, #5]
 800fb46:	2000      	movs	r0, #0
 800fb48:	b001      	add	sp, #4
 800fb4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fb4e <__cxxabiv1::__si_class_type_info::__do_find_public_src(int, void const*, __cxxabiv1::__class_type_info const*, void const*) const>:
 800fb4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb52:	9e06      	ldr	r6, [sp, #24]
 800fb54:	4680      	mov	r8, r0
 800fb56:	4296      	cmp	r6, r2
 800fb58:	460f      	mov	r7, r1
 800fb5a:	4614      	mov	r4, r2
 800fb5c:	461d      	mov	r5, r3
 800fb5e:	d103      	bne.n	800fb68 <__cxxabiv1::__si_class_type_info::__do_find_public_src(int, void const*, __cxxabiv1::__class_type_info const*, void const*) const+0x1a>
 800fb60:	4619      	mov	r1, r3
 800fb62:	f000 fb1d 	bl	80101a0 <std::type_info::operator==(std::type_info const&) const>
 800fb66:	b958      	cbnz	r0, 800fb80 <__cxxabiv1::__si_class_type_info::__do_find_public_src(int, void const*, __cxxabiv1::__class_type_info const*, void const*) const+0x32>
 800fb68:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800fb6c:	4622      	mov	r2, r4
 800fb6e:	6803      	ldr	r3, [r0, #0]
 800fb70:	9606      	str	r6, [sp, #24]
 800fb72:	6a1e      	ldr	r6, [r3, #32]
 800fb74:	4639      	mov	r1, r7
 800fb76:	462b      	mov	r3, r5
 800fb78:	46b4      	mov	ip, r6
 800fb7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb7e:	4760      	bx	ip
 800fb80:	2006      	movs	r0, #6
 800fb82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fb86 <__cxxabiv1::__si_class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const>:
 800fb86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb8a:	4604      	mov	r4, r0
 800fb8c:	460d      	mov	r5, r1
 800fb8e:	4616      	mov	r6, r2
 800fb90:	461f      	mov	r7, r3
 800fb92:	f000 fc06 	bl	80103a2 <__cxxabiv1::__class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const>
 800fb96:	b948      	cbnz	r0, 800fbac <__cxxabiv1::__si_class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const+0x26>
 800fb98:	68a0      	ldr	r0, [r4, #8]
 800fb9a:	4632      	mov	r2, r6
 800fb9c:	6803      	ldr	r3, [r0, #0]
 800fb9e:	4629      	mov	r1, r5
 800fba0:	699c      	ldr	r4, [r3, #24]
 800fba2:	463b      	mov	r3, r7
 800fba4:	46a4      	mov	ip, r4
 800fba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbaa:	4760      	bx	ip
 800fbac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fbb0 <read_uleb128(unsigned char const*, unsigned long*)>:
 800fbb0:	b570      	push	{r4, r5, r6, lr}
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	eba0 06c0 	sub.w	r6, r0, r0, lsl #3
 800fbb8:	ebc0 02c0 	rsb	r2, r0, r0, lsl #3
 800fbbc:	f810 5b01 	ldrb.w	r5, [r0], #1
 800fbc0:	1994      	adds	r4, r2, r6
 800fbc2:	f005 027f 	and.w	r2, r5, #127	; 0x7f
 800fbc6:	40a2      	lsls	r2, r4
 800fbc8:	4313      	orrs	r3, r2
 800fbca:	062a      	lsls	r2, r5, #24
 800fbcc:	d4f4      	bmi.n	800fbb8 <read_uleb128(unsigned char const*, unsigned long*)+0x8>
 800fbce:	600b      	str	r3, [r1, #0]
 800fbd0:	bd70      	pop	{r4, r5, r6, pc}

0800fbd2 <read_sleb128(unsigned char const*, long*)>:
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	461a      	mov	r2, r3
 800fbd6:	b530      	push	{r4, r5, lr}
 800fbd8:	f810 4b01 	ldrb.w	r4, [r0], #1
 800fbdc:	f004 057f 	and.w	r5, r4, #127	; 0x7f
 800fbe0:	4095      	lsls	r5, r2
 800fbe2:	432b      	orrs	r3, r5
 800fbe4:	0625      	lsls	r5, r4, #24
 800fbe6:	f102 0207 	add.w	r2, r2, #7
 800fbea:	d4f5      	bmi.n	800fbd8 <read_sleb128(unsigned char const*, long*)+0x6>
 800fbec:	2a1f      	cmp	r2, #31
 800fbee:	d806      	bhi.n	800fbfe <read_sleb128(unsigned char const*, long*)+0x2c>
 800fbf0:	0664      	lsls	r4, r4, #25
 800fbf2:	bf42      	ittt	mi
 800fbf4:	f04f 34ff 	movmi.w	r4, #4294967295	; 0xffffffff
 800fbf8:	fa04 f202 	lslmi.w	r2, r4, r2
 800fbfc:	4313      	orrmi	r3, r2
 800fbfe:	600b      	str	r3, [r1, #0]
 800fc00:	bd30      	pop	{r4, r5, pc}

0800fc02 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)>:
 800fc02:	2850      	cmp	r0, #80	; 0x50
 800fc04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc06:	4605      	mov	r5, r0
 800fc08:	460f      	mov	r7, r1
 800fc0a:	4614      	mov	r4, r2
 800fc0c:	461e      	mov	r6, r3
 800fc0e:	d105      	bne.n	800fc1c <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x1a>
 800fc10:	1cd0      	adds	r0, r2, #3
 800fc12:	f020 0003 	bic.w	r0, r0, #3
 800fc16:	f850 3b04 	ldr.w	r3, [r0], #4
 800fc1a:	e033      	b.n	800fc84 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x82>
 800fc1c:	f000 030f 	and.w	r3, r0, #15
 800fc20:	2b0c      	cmp	r3, #12
 800fc22:	d823      	bhi.n	800fc6c <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6a>
 800fc24:	e8df f003 	tbb	[pc, r3]
 800fc28:	1a12071a 	.word	0x1a12071a
 800fc2c:	2222221e 	.word	0x2222221e
 800fc30:	1a160c22 	.word	0x1a160c22
 800fc34:	1e          	.byte	0x1e
 800fc35:	00          	.byte	0x00
 800fc36:	a901      	add	r1, sp, #4
 800fc38:	4620      	mov	r0, r4
 800fc3a:	f7ff ffb9 	bl	800fbb0 <read_uleb128(unsigned char const*, unsigned long*)>
 800fc3e:	e003      	b.n	800fc48 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x46>
 800fc40:	a901      	add	r1, sp, #4
 800fc42:	4620      	mov	r0, r4
 800fc44:	f7ff ffc5 	bl	800fbd2 <read_sleb128(unsigned char const*, long*)>
 800fc48:	9b01      	ldr	r3, [sp, #4]
 800fc4a:	e011      	b.n	800fc70 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fc4c:	4620      	mov	r0, r4
 800fc4e:	f830 3b02 	ldrh.w	r3, [r0], #2
 800fc52:	e00d      	b.n	800fc70 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fc54:	4620      	mov	r0, r4
 800fc56:	f930 3b02 	ldrsh.w	r3, [r0], #2
 800fc5a:	e009      	b.n	800fc70 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fc5c:	4620      	mov	r0, r4
 800fc5e:	f850 3b04 	ldr.w	r3, [r0], #4
 800fc62:	e005      	b.n	800fc70 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fc64:	4620      	mov	r0, r4
 800fc66:	f850 3b08 	ldr.w	r3, [r0], #8
 800fc6a:	e001      	b.n	800fc70 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x6e>
 800fc6c:	f000 fd3f 	bl	80106ee <abort>
 800fc70:	b143      	cbz	r3, 800fc84 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)+0x82>
 800fc72:	f005 0270 	and.w	r2, r5, #112	; 0x70
 800fc76:	2a10      	cmp	r2, #16
 800fc78:	bf18      	it	ne
 800fc7a:	463c      	movne	r4, r7
 800fc7c:	062a      	lsls	r2, r5, #24
 800fc7e:	4423      	add	r3, r4
 800fc80:	bf48      	it	mi
 800fc82:	681b      	ldrmi	r3, [r3, #0]
 800fc84:	6033      	str	r3, [r6, #0]
 800fc86:	b003      	add	sp, #12
 800fc88:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fc8a <base_of_encoded_value(unsigned char, _Unwind_Context*)>:
 800fc8a:	b508      	push	{r3, lr}
 800fc8c:	4603      	mov	r3, r0
 800fc8e:	2bff      	cmp	r3, #255	; 0xff
 800fc90:	4608      	mov	r0, r1
 800fc92:	d01c      	beq.n	800fcce <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x44>
 800fc94:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800fc98:	2b20      	cmp	r3, #32
 800fc9a:	d00e      	beq.n	800fcba <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x30>
 800fc9c:	d803      	bhi.n	800fca6 <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x1c>
 800fc9e:	b1b3      	cbz	r3, 800fcce <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x44>
 800fca0:	2b10      	cmp	r3, #16
 800fca2:	d112      	bne.n	800fcca <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x40>
 800fca4:	e013      	b.n	800fcce <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x44>
 800fca6:	2b40      	cmp	r3, #64	; 0x40
 800fca8:	d00b      	beq.n	800fcc2 <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x38>
 800fcaa:	2b50      	cmp	r3, #80	; 0x50
 800fcac:	d00f      	beq.n	800fcce <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x44>
 800fcae:	2b30      	cmp	r3, #48	; 0x30
 800fcb0:	d10b      	bne.n	800fcca <base_of_encoded_value(unsigned char, _Unwind_Context*)+0x40>
 800fcb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fcb6:	f7f6 bcdb 	b.w	8006670 <_Unwind_GetDataRelBase>
 800fcba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fcbe:	f7f6 bcd3 	b.w	8006668 <_Unwind_GetTextRelBase>
 800fcc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fcc6:	f7f6 bcbf 	b.w	8006648 <_Unwind_GetRegionStart>
 800fcca:	f000 fd10 	bl	80106ee <abort>
 800fcce:	2000      	movs	r0, #0
 800fcd0:	bd08      	pop	{r3, pc}

0800fcd2 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>:
 800fcd2:	b570      	push	{r4, r5, r6, lr}
 800fcd4:	460c      	mov	r4, r1
 800fcd6:	4601      	mov	r1, r0
 800fcd8:	4620      	mov	r0, r4
 800fcda:	4615      	mov	r5, r2
 800fcdc:	461e      	mov	r6, r3
 800fcde:	f7ff ffd4 	bl	800fc8a <base_of_encoded_value(unsigned char, _Unwind_Context*)>
 800fce2:	4633      	mov	r3, r6
 800fce4:	462a      	mov	r2, r5
 800fce6:	4601      	mov	r1, r0
 800fce8:	4620      	mov	r0, r4
 800fcea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fcee:	f7ff bf88 	b.w	800fc02 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)>

0800fcf2 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)>:
 800fcf2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fcf4:	460e      	mov	r6, r1
 800fcf6:	4614      	mov	r4, r2
 800fcf8:	4605      	mov	r5, r0
 800fcfa:	b110      	cbz	r0, 800fd02 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x10>
 800fcfc:	f7f6 fca4 	bl	8006648 <_Unwind_GetRegionStart>
 800fd00:	e7ff      	b.n	800fd02 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x10>
 800fd02:	6020      	str	r0, [r4, #0]
 800fd04:	7831      	ldrb	r1, [r6, #0]
 800fd06:	1c72      	adds	r2, r6, #1
 800fd08:	29ff      	cmp	r1, #255	; 0xff
 800fd0a:	d005      	beq.n	800fd18 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x26>
 800fd0c:	1d23      	adds	r3, r4, #4
 800fd0e:	4628      	mov	r0, r5
 800fd10:	f7ff ffdf 	bl	800fcd2 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>
 800fd14:	4602      	mov	r2, r0
 800fd16:	e000      	b.n	800fd1a <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x28>
 800fd18:	6060      	str	r0, [r4, #4]
 800fd1a:	7813      	ldrb	r3, [r2, #0]
 800fd1c:	1c50      	adds	r0, r2, #1
 800fd1e:	2bff      	cmp	r3, #255	; 0xff
 800fd20:	7523      	strb	r3, [r4, #20]
 800fd22:	d007      	beq.n	800fd34 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x42>
 800fd24:	2310      	movs	r3, #16
 800fd26:	7523      	strb	r3, [r4, #20]
 800fd28:	a901      	add	r1, sp, #4
 800fd2a:	f7ff ff41 	bl	800fbb0 <read_uleb128(unsigned char const*, unsigned long*)>
 800fd2e:	9b01      	ldr	r3, [sp, #4]
 800fd30:	4403      	add	r3, r0
 800fd32:	e000      	b.n	800fd36 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)+0x44>
 800fd34:	2300      	movs	r3, #0
 800fd36:	60e3      	str	r3, [r4, #12]
 800fd38:	7803      	ldrb	r3, [r0, #0]
 800fd3a:	a901      	add	r1, sp, #4
 800fd3c:	7563      	strb	r3, [r4, #21]
 800fd3e:	3001      	adds	r0, #1
 800fd40:	f7ff ff36 	bl	800fbb0 <read_uleb128(unsigned char const*, unsigned long*)>
 800fd44:	9b01      	ldr	r3, [sp, #4]
 800fd46:	4403      	add	r3, r0
 800fd48:	6123      	str	r3, [r4, #16]
 800fd4a:	b002      	add	sp, #8
 800fd4c:	bd70      	pop	{r4, r5, r6, pc}

0800fd4e <_Unwind_GetGR>:
 800fd4e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd50:	ab03      	add	r3, sp, #12
 800fd52:	9300      	str	r3, [sp, #0]
 800fd54:	2300      	movs	r3, #0
 800fd56:	460a      	mov	r2, r1
 800fd58:	4619      	mov	r1, r3
 800fd5a:	f7f5 feeb 	bl	8005b34 <_Unwind_VRS_Get>
 800fd5e:	9803      	ldr	r0, [sp, #12]
 800fd60:	b005      	add	sp, #20
 800fd62:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800fd68 <__gxx_personality_v0>:
 800fd68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	b091      	sub	sp, #68	; 0x44
 800fd70:	9304      	str	r3, [sp, #16]
 800fd72:	f000 0303 	and.w	r3, r0, #3
 800fd76:	2b01      	cmp	r3, #1
 800fd78:	4607      	mov	r7, r0
 800fd7a:	460c      	mov	r4, r1
 800fd7c:	4615      	mov	r5, r2
 800fd7e:	d00e      	beq.n	800fd9e <__gxx_personality_v0+0x36>
 800fd80:	d302      	bcc.n	800fd88 <__gxx_personality_v0+0x20>
 800fd82:	2b02      	cmp	r3, #2
 800fd84:	d002      	beq.n	800fd8c <__gxx_personality_v0+0x24>
 800fd86:	e0ef      	b.n	800ff68 <__gxx_personality_v0+0x200>
 800fd88:	0702      	lsls	r2, r0, #28
 800fd8a:	d517      	bpl.n	800fdbc <__gxx_personality_v0+0x54>
 800fd8c:	4629      	mov	r1, r5
 800fd8e:	4620      	mov	r0, r4
 800fd90:	f7f6 fc46 	bl	8006620 <__gnu_unwind_frame>
 800fd94:	b108      	cbz	r0, 800fd9a <__gxx_personality_v0+0x32>
 800fd96:	2009      	movs	r0, #9
 800fd98:	e19f      	b.n	80100da <__gxx_personality_v0+0x372>
 800fd9a:	2008      	movs	r0, #8
 800fd9c:	e19d      	b.n	80100da <__gxx_personality_v0+0x372>
 800fd9e:	f000 0208 	and.w	r2, r0, #8
 800fda2:	f002 06ff 	and.w	r6, r2, #255	; 0xff
 800fda6:	b95a      	cbnz	r2, 800fdc0 <__gxx_personality_v0+0x58>
 800fda8:	f8d1 8020 	ldr.w	r8, [r1, #32]
 800fdac:	4628      	mov	r0, r5
 800fdae:	210d      	movs	r1, #13
 800fdb0:	f7ff ffcd 	bl	800fd4e <_Unwind_GetGR>
 800fdb4:	4580      	cmp	r8, r0
 800fdb6:	d120      	bne.n	800fdfa <__gxx_personality_v0+0x92>
 800fdb8:	2606      	movs	r6, #6
 800fdba:	e002      	b.n	800fdc2 <__gxx_personality_v0+0x5a>
 800fdbc:	2601      	movs	r6, #1
 800fdbe:	e000      	b.n	800fdc2 <__gxx_personality_v0+0x5a>
 800fdc0:	2602      	movs	r6, #2
 800fdc2:	ab10      	add	r3, sp, #64	; 0x40
 800fdc4:	f843 4d2c 	str.w	r4, [r3, #-44]!
 800fdc8:	9300      	str	r3, [sp, #0]
 800fdca:	f007 0708 	and.w	r7, r7, #8
 800fdce:	2300      	movs	r3, #0
 800fdd0:	433e      	orrs	r6, r7
 800fdd2:	220c      	movs	r2, #12
 800fdd4:	4619      	mov	r1, r3
 800fdd6:	4628      	mov	r0, r5
 800fdd8:	f7f5 fed2 	bl	8005b80 <_Unwind_VRS_Set>
 800fddc:	2e06      	cmp	r6, #6
 800fdde:	d117      	bne.n	800fe10 <__gxx_personality_v0+0xa8>
 800fde0:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
 800fde4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800fde6:	f1b8 0f00 	cmp.w	r8, #0
 800fdea:	f8d4 902c 	ldr.w	r9, [r4, #44]	; 0x2c
 800fdee:	bf0c      	ite	eq
 800fdf0:	f04f 0a01 	moveq.w	sl, #1
 800fdf4:	f04f 0a03 	movne.w	sl, #3
 800fdf8:	e105      	b.n	8010006 <__gxx_personality_v0+0x29e>
 800fdfa:	aa10      	add	r2, sp, #64	; 0x40
 800fdfc:	f842 4d2c 	str.w	r4, [r2, #-44]!
 800fe00:	9200      	str	r2, [sp, #0]
 800fe02:	4633      	mov	r3, r6
 800fe04:	4631      	mov	r1, r6
 800fe06:	220c      	movs	r2, #12
 800fe08:	4628      	mov	r0, r5
 800fe0a:	f7f5 feb9 	bl	8005b80 <_Unwind_VRS_Set>
 800fe0e:	2602      	movs	r6, #2
 800fe10:	4628      	mov	r0, r5
 800fe12:	f7f6 fc1f 	bl	8006654 <_Unwind_GetLanguageSpecificData>
 800fe16:	4681      	mov	r9, r0
 800fe18:	2800      	cmp	r0, #0
 800fe1a:	d0b7      	beq.n	800fd8c <__gxx_personality_v0+0x24>
 800fe1c:	aa0a      	add	r2, sp, #40	; 0x28
 800fe1e:	4601      	mov	r1, r0
 800fe20:	4628      	mov	r0, r5
 800fe22:	f7ff ff66 	bl	800fcf2 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)>
 800fe26:	4629      	mov	r1, r5
 800fe28:	4680      	mov	r8, r0
 800fe2a:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 800fe2e:	f7ff ff2c 	bl	800fc8a <base_of_encoded_value(unsigned char, _Unwind_Context*)>
 800fe32:	210f      	movs	r1, #15
 800fe34:	900c      	str	r0, [sp, #48]	; 0x30
 800fe36:	4628      	mov	r0, r5
 800fe38:	f7ff ff89 	bl	800fd4e <_Unwind_GetGR>
 800fe3c:	f020 0001 	bic.w	r0, r0, #1
 800fe40:	1e47      	subs	r7, r0, #1
 800fe42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fe44:	4598      	cmp	r8, r3
 800fe46:	f080 813f 	bcs.w	80100c8 <__gxx_personality_v0+0x360>
 800fe4a:	4642      	mov	r2, r8
 800fe4c:	ab06      	add	r3, sp, #24
 800fe4e:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 800fe52:	2000      	movs	r0, #0
 800fe54:	f7ff ff3d 	bl	800fcd2 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>
 800fe58:	ab07      	add	r3, sp, #28
 800fe5a:	4602      	mov	r2, r0
 800fe5c:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 800fe60:	2000      	movs	r0, #0
 800fe62:	f7ff ff36 	bl	800fcd2 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>
 800fe66:	ab08      	add	r3, sp, #32
 800fe68:	4602      	mov	r2, r0
 800fe6a:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 800fe6e:	2000      	movs	r0, #0
 800fe70:	f7ff ff2f 	bl	800fcd2 <read_encoded_value(_Unwind_Context*, unsigned char, unsigned char const*, unsigned int*)>
 800fe74:	a909      	add	r1, sp, #36	; 0x24
 800fe76:	f7ff fe9b 	bl	800fbb0 <read_uleb128(unsigned char const*, unsigned long*)>
 800fe7a:	9b06      	ldr	r3, [sp, #24]
 800fe7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fe7e:	4680      	mov	r8, r0
 800fe80:	4413      	add	r3, r2
 800fe82:	429f      	cmp	r7, r3
 800fe84:	d202      	bcs.n	800fe8c <__gxx_personality_v0+0x124>
 800fe86:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 800fe8a:	e7da      	b.n	800fe42 <__gxx_personality_v0+0xda>
 800fe8c:	9a07      	ldr	r2, [sp, #28]
 800fe8e:	4413      	add	r3, r2
 800fe90:	429f      	cmp	r7, r3
 800fe92:	d2d6      	bcs.n	800fe42 <__gxx_personality_v0+0xda>
 800fe94:	9808      	ldr	r0, [sp, #32]
 800fe96:	b118      	cbz	r0, 800fea0 <__gxx_personality_v0+0x138>
 800fe98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe9a:	eb00 0803 	add.w	r8, r0, r3
 800fe9e:	e000      	b.n	800fea2 <__gxx_personality_v0+0x13a>
 800fea0:	4680      	mov	r8, r0
 800fea2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fea4:	b110      	cbz	r0, 800feac <__gxx_personality_v0+0x144>
 800fea6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800fea8:	3801      	subs	r0, #1
 800feaa:	4438      	add	r0, r7
 800feac:	f1b8 0f00 	cmp.w	r8, #0
 800feb0:	f43f af6c 	beq.w	800fd8c <__gxx_personality_v0+0x24>
 800feb4:	2800      	cmp	r0, #0
 800feb6:	f000 810c 	beq.w	80100d2 <__gxx_personality_v0+0x36a>
 800feba:	f016 0308 	ands.w	r3, r6, #8
 800febe:	9302      	str	r3, [sp, #8]
 800fec0:	d014      	beq.n	800feec <__gxx_personality_v0+0x184>
 800fec2:	2347      	movs	r3, #71	; 0x47
 800fec4:	7023      	strb	r3, [r4, #0]
 800fec6:	234e      	movs	r3, #78	; 0x4e
 800fec8:	7063      	strb	r3, [r4, #1]
 800feca:	2355      	movs	r3, #85	; 0x55
 800fecc:	70a3      	strb	r3, [r4, #2]
 800fece:	2343      	movs	r3, #67	; 0x43
 800fed0:	70e3      	strb	r3, [r4, #3]
 800fed2:	2346      	movs	r3, #70	; 0x46
 800fed4:	7123      	strb	r3, [r4, #4]
 800fed6:	234f      	movs	r3, #79	; 0x4f
 800fed8:	7163      	strb	r3, [r4, #5]
 800feda:	2352      	movs	r3, #82	; 0x52
 800fedc:	71a3      	strb	r3, [r4, #6]
 800fede:	2300      	movs	r3, #0
 800fee0:	71e3      	strb	r3, [r4, #7]
 800fee2:	f04f 0a00 	mov.w	sl, #0
 800fee6:	f06f 0b03 	mvn.w	fp, #3
 800feea:	e01b      	b.n	800ff24 <__gxx_personality_v0+0x1bc>
 800feec:	79e3      	ldrb	r3, [r4, #7]
 800feee:	2b01      	cmp	r3, #1
 800fef0:	bf0c      	ite	eq
 800fef2:	f854 3c20 	ldreq.w	r3, [r4, #-32]
 800fef6:	f104 0358 	addne.w	r3, r4, #88	; 0x58
 800fefa:	9304      	str	r3, [sp, #16]
 800fefc:	e7f1      	b.n	800fee2 <__gxx_personality_v0+0x17a>
 800fefe:	2704      	movs	r7, #4
 800ff00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ff02:	ab09      	add	r3, sp, #36	; 0x24
 800ff04:	fb07 2211 	mls	r2, r7, r1, r2
 800ff08:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ff0a:	f7ff fe7a 	bl	800fc02 <read_encoded_value_with_base(unsigned char, unsigned int, unsigned char const*, unsigned int*)>
 800ff0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ff10:	2900      	cmp	r1, #0
 800ff12:	f000 80d5 	beq.w	80100c0 <__gxx_personality_v0+0x358>
 800ff16:	bb6c      	cbnz	r4, 800ff74 <__gxx_personality_v0+0x20c>
 800ff18:	9f08      	ldr	r7, [sp, #32]
 800ff1a:	2f00      	cmp	r7, #0
 800ff1c:	d059      	beq.n	800ffd2 <__gxx_personality_v0+0x26a>
 800ff1e:	9b03      	ldr	r3, [sp, #12]
 800ff20:	443b      	add	r3, r7
 800ff22:	4618      	mov	r0, r3
 800ff24:	a907      	add	r1, sp, #28
 800ff26:	f7ff fe54 	bl	800fbd2 <read_sleb128(unsigned char const*, long*)>
 800ff2a:	a908      	add	r1, sp, #32
 800ff2c:	9003      	str	r0, [sp, #12]
 800ff2e:	f7ff fe50 	bl	800fbd2 <read_sleb128(unsigned char const*, long*)>
 800ff32:	9907      	ldr	r1, [sp, #28]
 800ff34:	2900      	cmp	r1, #0
 800ff36:	d049      	beq.n	800ffcc <__gxx_personality_v0+0x264>
 800ff38:	dd25      	ble.n	800ff86 <__gxx_personality_v0+0x21e>
 800ff3a:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 800ff3e:	28ff      	cmp	r0, #255	; 0xff
 800ff40:	d014      	beq.n	800ff6c <__gxx_personality_v0+0x204>
 800ff42:	f000 0307 	and.w	r3, r0, #7
 800ff46:	2b04      	cmp	r3, #4
 800ff48:	d80e      	bhi.n	800ff68 <__gxx_personality_v0+0x200>
 800ff4a:	a201      	add	r2, pc, #4	; (adr r2, 800ff50 <__gxx_personality_v0+0x1e8>)
 800ff4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff50:	0800feff 	.word	0x0800feff
 800ff54:	0800ff69 	.word	0x0800ff69
 800ff58:	0800ff71 	.word	0x0800ff71
 800ff5c:	0800feff 	.word	0x0800feff
 800ff60:	0800ff65 	.word	0x0800ff65
 800ff64:	2708      	movs	r7, #8
 800ff66:	e7cb      	b.n	800ff00 <__gxx_personality_v0+0x198>
 800ff68:	f000 fbc1 	bl	80106ee <abort>
 800ff6c:	2700      	movs	r7, #0
 800ff6e:	e7c7      	b.n	800ff00 <__gxx_personality_v0+0x198>
 800ff70:	2702      	movs	r7, #2
 800ff72:	e7c5      	b.n	800ff00 <__gxx_personality_v0+0x198>
 800ff74:	ab04      	add	r3, sp, #16
 800ff76:	2200      	movs	r2, #0
 800ff78:	4620      	mov	r0, r4
 800ff7a:	f000 f94d 	bl	8010218 <__cxa_type_match>
 800ff7e:	2800      	cmp	r0, #0
 800ff80:	f040 809e 	bne.w	80100c0 <__gxx_personality_v0+0x358>
 800ff84:	e7c8      	b.n	800ff18 <__gxx_personality_v0+0x1b0>
 800ff86:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800ff88:	1c4a      	adds	r2, r1, #1
 800ff8a:	b1b4      	cbz	r4, 800ffba <__gxx_personality_v0+0x252>
 800ff8c:	9b02      	ldr	r3, [sp, #8]
 800ff8e:	b9a3      	cbnz	r3, 800ffba <__gxx_personality_v0+0x252>
 800ff90:	fb0b 7202 	mla	r2, fp, r2, r7
 800ff94:	9b04      	ldr	r3, [sp, #16]
 800ff96:	1f17      	subs	r7, r2, #4
 800ff98:	9306      	str	r3, [sp, #24]
 800ff9a:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800ff9e:	b141      	cbz	r1, 800ffb2 <__gxx_personality_v0+0x24a>
 800ffa0:	ab06      	add	r3, sp, #24
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	4439      	add	r1, r7
 800ffa6:	4620      	mov	r0, r4
 800ffa8:	f000 f936 	bl	8010218 <__cxa_type_match>
 800ffac:	2800      	cmp	r0, #0
 800ffae:	d0f4      	beq.n	800ff9a <__gxx_personality_v0+0x232>
 800ffb0:	2101      	movs	r1, #1
 800ffb2:	f081 0101 	eor.w	r1, r1, #1
 800ffb6:	b2c9      	uxtb	r1, r1
 800ffb8:	e005      	b.n	800ffc6 <__gxx_personality_v0+0x25e>
 800ffba:	fb0b f202 	mul.w	r2, fp, r2
 800ffbe:	58b9      	ldr	r1, [r7, r2]
 800ffc0:	fab1 f181 	clz	r1, r1
 800ffc4:	0949      	lsrs	r1, r1, #5
 800ffc6:	2900      	cmp	r1, #0
 800ffc8:	d0a6      	beq.n	800ff18 <__gxx_personality_v0+0x1b0>
 800ffca:	e079      	b.n	80100c0 <__gxx_personality_v0+0x358>
 800ffcc:	f04f 0a01 	mov.w	sl, #1
 800ffd0:	e7a2      	b.n	800ff18 <__gxx_personality_v0+0x1b0>
 800ffd2:	f1ba 0f00 	cmp.w	sl, #0
 800ffd6:	f43f aed9 	beq.w	800fd8c <__gxx_personality_v0+0x24>
 800ffda:	f04f 0a02 	mov.w	sl, #2
 800ffde:	07f3      	lsls	r3, r6, #31
 800ffe0:	d511      	bpl.n	8010006 <__gxx_personality_v0+0x29e>
 800ffe2:	f1ba 0f02 	cmp.w	sl, #2
 800ffe6:	f43f aed1 	beq.w	800fd8c <__gxx_personality_v0+0x24>
 800ffea:	210d      	movs	r1, #13
 800ffec:	4628      	mov	r0, r5
 800ffee:	9e04      	ldr	r6, [sp, #16]
 800fff0:	f7ff fead 	bl	800fd4e <_Unwind_GetGR>
 800fff4:	6266      	str	r6, [r4, #36]	; 0x24
 800fff6:	6220      	str	r0, [r4, #32]
 800fff8:	62a7      	str	r7, [r4, #40]	; 0x28
 800fffa:	f8c4 902c 	str.w	r9, [r4, #44]	; 0x2c
 800fffe:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
 8010002:	2006      	movs	r0, #6
 8010004:	e069      	b.n	80100da <__gxx_personality_v0+0x372>
 8010006:	f016 0608 	ands.w	r6, r6, #8
 801000a:	d008      	beq.n	801001e <__gxx_personality_v0+0x2b6>
 801000c:	f1ba 0f01 	cmp.w	sl, #1
 8010010:	d101      	bne.n	8010016 <__gxx_personality_v0+0x2ae>
 8010012:	f000 f893 	bl	801013c <std::terminate()>
 8010016:	2f00      	cmp	r7, #0
 8010018:	da24      	bge.n	8010064 <__gxx_personality_v0+0x2fc>
 801001a:	f000 f8b1 	bl	8010180 <std::unexpected()>
 801001e:	f1ba 0f01 	cmp.w	sl, #1
 8010022:	d102      	bne.n	801002a <__gxx_personality_v0+0x2c2>
 8010024:	4620      	mov	r0, r4
 8010026:	f000 fa2a 	bl	801047e <__cxa_call_terminate>
 801002a:	2f00      	cmp	r7, #0
 801002c:	da1a      	bge.n	8010064 <__gxx_personality_v0+0x2fc>
 801002e:	aa0a      	add	r2, sp, #40	; 0x28
 8010030:	4649      	mov	r1, r9
 8010032:	4628      	mov	r0, r5
 8010034:	f7ff fe5d 	bl	800fcf2 <parse_lsda_header(_Unwind_Context*, unsigned char const*, lsda_header_info*)>
 8010038:	4629      	mov	r1, r5
 801003a:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 801003e:	f7ff fe24 	bl	800fc8a <base_of_encoded_value(unsigned char, _Unwind_Context*)>
 8010042:	f06f 0303 	mvn.w	r3, #3
 8010046:	fb07 3303 	mla	r3, r7, r3, r3
 801004a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801004c:	900c      	str	r0, [sp, #48]	; 0x30
 801004e:	4413      	add	r3, r2
 8010050:	f853 2026 	ldr.w	r2, [r3, r6, lsl #2]
 8010054:	b10a      	cbz	r2, 801005a <__gxx_personality_v0+0x2f2>
 8010056:	3601      	adds	r6, #1
 8010058:	e7fa      	b.n	8010050 <__gxx_personality_v0+0x2e8>
 801005a:	2204      	movs	r2, #4
 801005c:	62a6      	str	r6, [r4, #40]	; 0x28
 801005e:	62e0      	str	r0, [r4, #44]	; 0x2c
 8010060:	6322      	str	r2, [r4, #48]	; 0x30
 8010062:	6363      	str	r3, [r4, #52]	; 0x34
 8010064:	ab10      	add	r3, sp, #64	; 0x40
 8010066:	f843 4d1c 	str.w	r4, [r3, #-28]!
 801006a:	9300      	str	r3, [sp, #0]
 801006c:	2300      	movs	r3, #0
 801006e:	461a      	mov	r2, r3
 8010070:	4619      	mov	r1, r3
 8010072:	4628      	mov	r0, r5
 8010074:	f7f5 fd84 	bl	8005b80 <_Unwind_VRS_Set>
 8010078:	ab10      	add	r3, sp, #64	; 0x40
 801007a:	f843 7d20 	str.w	r7, [r3, #-32]!
 801007e:	9300      	str	r3, [sp, #0]
 8010080:	2300      	movs	r3, #0
 8010082:	4619      	mov	r1, r3
 8010084:	2201      	movs	r2, #1
 8010086:	4628      	mov	r0, r5
 8010088:	f7f5 fd7a 	bl	8005b80 <_Unwind_VRS_Set>
 801008c:	210f      	movs	r1, #15
 801008e:	4628      	mov	r0, r5
 8010090:	f7ff fe5d 	bl	800fd4e <_Unwind_GetGR>
 8010094:	f000 0001 	and.w	r0, r0, #1
 8010098:	ab10      	add	r3, sp, #64	; 0x40
 801009a:	ea40 0008 	orr.w	r0, r0, r8
 801009e:	f843 0d24 	str.w	r0, [r3, #-36]!
 80100a2:	9300      	str	r3, [sp, #0]
 80100a4:	2300      	movs	r3, #0
 80100a6:	220f      	movs	r2, #15
 80100a8:	4619      	mov	r1, r3
 80100aa:	4628      	mov	r0, r5
 80100ac:	f7f5 fd68 	bl	8005b80 <_Unwind_VRS_Set>
 80100b0:	f1ba 0f02 	cmp.w	sl, #2
 80100b4:	d102      	bne.n	80100bc <__gxx_personality_v0+0x354>
 80100b6:	4620      	mov	r0, r4
 80100b8:	f000 f90a 	bl	80102d0 <__cxa_begin_cleanup>
 80100bc:	2007      	movs	r0, #7
 80100be:	e00c      	b.n	80100da <__gxx_personality_v0+0x372>
 80100c0:	9f07      	ldr	r7, [sp, #28]
 80100c2:	f04f 0a03 	mov.w	sl, #3
 80100c6:	e78a      	b.n	800ffde <__gxx_personality_v0+0x276>
 80100c8:	f04f 0800 	mov.w	r8, #0
 80100cc:	f04f 0a01 	mov.w	sl, #1
 80100d0:	e001      	b.n	80100d6 <__gxx_personality_v0+0x36e>
 80100d2:	f04f 0a02 	mov.w	sl, #2
 80100d6:	2700      	movs	r7, #0
 80100d8:	e781      	b.n	800ffde <__gxx_personality_v0+0x276>
 80100da:	b011      	add	sp, #68	; 0x44
 80100dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080100e0 <operator new(unsigned int)>:
 80100e0:	b510      	push	{r4, lr}
 80100e2:	2800      	cmp	r0, #0
 80100e4:	bf14      	ite	ne
 80100e6:	4604      	movne	r4, r0
 80100e8:	2401      	moveq	r4, #1
 80100ea:	4620      	mov	r0, r4
 80100ec:	f000 fb9c 	bl	8010828 <malloc>
 80100f0:	b930      	cbnz	r0, 8010100 <operator new(unsigned int)+0x20>
 80100f2:	f000 f9f7 	bl	80104e4 <std::get_new_handler()>
 80100f6:	b908      	cbnz	r0, 80100fc <operator new(unsigned int)+0x1c>
 80100f8:	f000 faf9 	bl	80106ee <abort>
 80100fc:	4780      	blx	r0
 80100fe:	e7f4      	b.n	80100ea <operator new(unsigned int)+0xa>
 8010100:	bd10      	pop	{r4, pc}

08010102 <__cxxabiv1::__terminate(void (*)())>:
 8010102:	b508      	push	{r3, lr}
 8010104:	4780      	blx	r0
 8010106:	f000 faf2 	bl	80106ee <abort>
	...

0801010c <std::set_terminate(void (*)())>:
 801010c:	4602      	mov	r2, r0
 801010e:	f3bf 8f5f 	dmb	sy
 8010112:	4b05      	ldr	r3, [pc, #20]	; (8010128 <std::set_terminate(void (*)())+0x1c>)
 8010114:	e853 0f00 	ldrex	r0, [r3]
 8010118:	e843 2100 	strex	r1, r2, [r3]
 801011c:	2900      	cmp	r1, #0
 801011e:	d1f9      	bne.n	8010114 <std::set_terminate(void (*)())+0x8>
 8010120:	f3bf 8f5f 	dmb	sy
 8010124:	4770      	bx	lr
 8010126:	bf00      	nop
 8010128:	2000002c 	.word	0x2000002c

0801012c <std::get_terminate()>:
 801012c:	4b02      	ldr	r3, [pc, #8]	; (8010138 <std::get_terminate()+0xc>)
 801012e:	6818      	ldr	r0, [r3, #0]
 8010130:	f3bf 8f5f 	dmb	sy
 8010134:	4770      	bx	lr
 8010136:	bf00      	nop
 8010138:	2000002c 	.word	0x2000002c

0801013c <std::terminate()>:
 801013c:	b508      	push	{r3, lr}
 801013e:	f7ff fff5 	bl	801012c <std::get_terminate()>
 8010142:	f7ff ffde 	bl	8010102 <__cxxabiv1::__terminate(void (*)())>

08010146 <__cxxabiv1::__unexpected(void (*)())>:
 8010146:	b508      	push	{r3, lr}
 8010148:	4780      	blx	r0
 801014a:	f7ff fff7 	bl	801013c <std::terminate()>
	...

08010150 <std::set_unexpected(void (*)())>:
 8010150:	4602      	mov	r2, r0
 8010152:	f3bf 8f5f 	dmb	sy
 8010156:	4b05      	ldr	r3, [pc, #20]	; (801016c <std::set_unexpected(void (*)())+0x1c>)
 8010158:	e853 0f00 	ldrex	r0, [r3]
 801015c:	e843 2100 	strex	r1, r2, [r3]
 8010160:	2900      	cmp	r1, #0
 8010162:	d1f9      	bne.n	8010158 <std::set_unexpected(void (*)())+0x8>
 8010164:	f3bf 8f5f 	dmb	sy
 8010168:	4770      	bx	lr
 801016a:	bf00      	nop
 801016c:	20000030 	.word	0x20000030

08010170 <std::get_unexpected()>:
 8010170:	4b02      	ldr	r3, [pc, #8]	; (801017c <std::get_unexpected()+0xc>)
 8010172:	6818      	ldr	r0, [r3, #0]
 8010174:	f3bf 8f5f 	dmb	sy
 8010178:	4770      	bx	lr
 801017a:	bf00      	nop
 801017c:	20000030 	.word	0x20000030

08010180 <std::unexpected()>:
 8010180:	b508      	push	{r3, lr}
 8010182:	f7ff fff5 	bl	8010170 <std::get_unexpected()>
 8010186:	f7ff ffde 	bl	8010146 <__cxxabiv1::__unexpected(void (*)())>

0801018a <std::type_info::~type_info()>:
 801018a:	4770      	bx	lr

0801018c <std::type_info::__is_pointer_p() const>:
 801018c:	2000      	movs	r0, #0
 801018e:	4770      	bx	lr

08010190 <std::type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void**) const>:
 8010190:	2000      	movs	r0, #0
 8010192:	4770      	bx	lr

08010194 <std::type_info::~type_info()>:
 8010194:	b510      	push	{r4, lr}
 8010196:	4604      	mov	r4, r0
 8010198:	f7ff fc86 	bl	800faa8 <operator delete(void*)>
 801019c:	4620      	mov	r0, r4
 801019e:	bd10      	pop	{r4, pc}

080101a0 <std::type_info::operator==(std::type_info const&) const>:
 80101a0:	4281      	cmp	r1, r0
 80101a2:	b508      	push	{r3, lr}
 80101a4:	d00e      	beq.n	80101c4 <std::type_info::operator==(std::type_info const&) const+0x24>
 80101a6:	6840      	ldr	r0, [r0, #4]
 80101a8:	7803      	ldrb	r3, [r0, #0]
 80101aa:	2b2a      	cmp	r3, #42	; 0x2a
 80101ac:	d00c      	beq.n	80101c8 <std::type_info::operator==(std::type_info const&) const+0x28>
 80101ae:	6849      	ldr	r1, [r1, #4]
 80101b0:	780b      	ldrb	r3, [r1, #0]
 80101b2:	2b2a      	cmp	r3, #42	; 0x2a
 80101b4:	bf08      	it	eq
 80101b6:	3101      	addeq	r1, #1
 80101b8:	f7fe fbb6 	bl	800e928 <strcmp>
 80101bc:	fab0 f080 	clz	r0, r0
 80101c0:	0940      	lsrs	r0, r0, #5
 80101c2:	bd08      	pop	{r3, pc}
 80101c4:	2001      	movs	r0, #1
 80101c6:	bd08      	pop	{r3, pc}
 80101c8:	2000      	movs	r0, #0
 80101ca:	bd08      	pop	{r3, pc}

080101cc <std::type_info::__do_catch(std::type_info const*, void**, unsigned int) const>:
 80101cc:	f7ff bfe8 	b.w	80101a0 <std::type_info::operator==(std::type_info const&) const>

080101d0 <__cxa_end_cleanup>:
 80101d0:	b41e      	push	{r1, r2, r3, r4}
 80101d2:	f000 f89a 	bl	801030a <__gnu_end_cleanup>
 80101d6:	bc1e      	pop	{r1, r2, r3, r4}
 80101d8:	f7f6 f85c 	bl	8006294 <_Unwind_Resume>

080101dc <__cxxabiv1::__is_gxx_exception_class(char*)>:
 80101dc:	7803      	ldrb	r3, [r0, #0]
 80101de:	2b47      	cmp	r3, #71	; 0x47
 80101e0:	d117      	bne.n	8010212 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80101e2:	7843      	ldrb	r3, [r0, #1]
 80101e4:	2b4e      	cmp	r3, #78	; 0x4e
 80101e6:	d114      	bne.n	8010212 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80101e8:	7883      	ldrb	r3, [r0, #2]
 80101ea:	2b55      	cmp	r3, #85	; 0x55
 80101ec:	d111      	bne.n	8010212 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80101ee:	78c3      	ldrb	r3, [r0, #3]
 80101f0:	2b43      	cmp	r3, #67	; 0x43
 80101f2:	d10e      	bne.n	8010212 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80101f4:	7903      	ldrb	r3, [r0, #4]
 80101f6:	2b43      	cmp	r3, #67	; 0x43
 80101f8:	d10b      	bne.n	8010212 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80101fa:	7943      	ldrb	r3, [r0, #5]
 80101fc:	2b2b      	cmp	r3, #43	; 0x2b
 80101fe:	d108      	bne.n	8010212 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010200:	7983      	ldrb	r3, [r0, #6]
 8010202:	2b2b      	cmp	r3, #43	; 0x2b
 8010204:	d105      	bne.n	8010212 <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010206:	79c0      	ldrb	r0, [r0, #7]
 8010208:	2801      	cmp	r0, #1
 801020a:	bf8c      	ite	hi
 801020c:	2000      	movhi	r0, #0
 801020e:	2001      	movls	r0, #1
 8010210:	4770      	bx	lr
 8010212:	2000      	movs	r0, #0
 8010214:	4770      	bx	lr
	...

08010218 <__cxa_type_match>:
 8010218:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 801021c:	461d      	mov	r5, r3
 801021e:	7803      	ldrb	r3, [r0, #0]
 8010220:	460e      	mov	r6, r1
 8010222:	2b47      	cmp	r3, #71	; 0x47
 8010224:	4602      	mov	r2, r0
 8010226:	79c1      	ldrb	r1, [r0, #7]
 8010228:	d143      	bne.n	80102b2 <__cxa_type_match+0x9a>
 801022a:	7843      	ldrb	r3, [r0, #1]
 801022c:	2b4e      	cmp	r3, #78	; 0x4e
 801022e:	d140      	bne.n	80102b2 <__cxa_type_match+0x9a>
 8010230:	7883      	ldrb	r3, [r0, #2]
 8010232:	2b55      	cmp	r3, #85	; 0x55
 8010234:	d13d      	bne.n	80102b2 <__cxa_type_match+0x9a>
 8010236:	78c3      	ldrb	r3, [r0, #3]
 8010238:	2b43      	cmp	r3, #67	; 0x43
 801023a:	d13a      	bne.n	80102b2 <__cxa_type_match+0x9a>
 801023c:	7903      	ldrb	r3, [r0, #4]
 801023e:	2b46      	cmp	r3, #70	; 0x46
 8010240:	d137      	bne.n	80102b2 <__cxa_type_match+0x9a>
 8010242:	7943      	ldrb	r3, [r0, #5]
 8010244:	2b4f      	cmp	r3, #79	; 0x4f
 8010246:	d134      	bne.n	80102b2 <__cxa_type_match+0x9a>
 8010248:	7983      	ldrb	r3, [r0, #6]
 801024a:	2b52      	cmp	r3, #82	; 0x52
 801024c:	d131      	bne.n	80102b2 <__cxa_type_match+0x9a>
 801024e:	2900      	cmp	r1, #0
 8010250:	d12f      	bne.n	80102b2 <__cxa_type_match+0x9a>
 8010252:	4608      	mov	r0, r1
 8010254:	2301      	movs	r3, #1
 8010256:	2400      	movs	r4, #0
 8010258:	9401      	str	r4, [sp, #4]
 801025a:	b97b      	cbnz	r3, 801027c <__cxa_type_match+0x64>
 801025c:	b980      	cbnz	r0, 8010280 <__cxa_type_match+0x68>
 801025e:	2901      	cmp	r1, #1
 8010260:	bf0a      	itet	eq
 8010262:	f852 3c20 	ldreq.w	r3, [r2, #-32]
 8010266:	f1a2 0320 	subne.w	r3, r2, #32
 801026a:	3b78      	subeq	r3, #120	; 0x78
 801026c:	2901      	cmp	r1, #1
 801026e:	bf0c      	ite	eq
 8010270:	f852 2c20 	ldreq.w	r2, [r2, #-32]
 8010274:	3258      	addne	r2, #88	; 0x58
 8010276:	681c      	ldr	r4, [r3, #0]
 8010278:	9201      	str	r2, [sp, #4]
 801027a:	e002      	b.n	8010282 <__cxa_type_match+0x6a>
 801027c:	4c12      	ldr	r4, [pc, #72]	; (80102c8 <__cxa_type_match+0xb0>)
 801027e:	e000      	b.n	8010282 <__cxa_type_match+0x6a>
 8010280:	4c12      	ldr	r4, [pc, #72]	; (80102cc <__cxa_type_match+0xb4>)
 8010282:	6823      	ldr	r3, [r4, #0]
 8010284:	4620      	mov	r0, r4
 8010286:	689b      	ldr	r3, [r3, #8]
 8010288:	4798      	blx	r3
 801028a:	b120      	cbz	r0, 8010296 <__cxa_type_match+0x7e>
 801028c:	9b01      	ldr	r3, [sp, #4]
 801028e:	2702      	movs	r7, #2
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	9301      	str	r3, [sp, #4]
 8010294:	e000      	b.n	8010298 <__cxa_type_match+0x80>
 8010296:	2701      	movs	r7, #1
 8010298:	6833      	ldr	r3, [r6, #0]
 801029a:	aa01      	add	r2, sp, #4
 801029c:	f8d3 8010 	ldr.w	r8, [r3, #16]
 80102a0:	4621      	mov	r1, r4
 80102a2:	2301      	movs	r3, #1
 80102a4:	4630      	mov	r0, r6
 80102a6:	47c0      	blx	r8
 80102a8:	b158      	cbz	r0, 80102c2 <__cxa_type_match+0xaa>
 80102aa:	9b01      	ldr	r3, [sp, #4]
 80102ac:	4638      	mov	r0, r7
 80102ae:	602b      	str	r3, [r5, #0]
 80102b0:	e007      	b.n	80102c2 <__cxa_type_match+0xaa>
 80102b2:	4610      	mov	r0, r2
 80102b4:	f7ff ff92 	bl	80101dc <__cxxabiv1::__is_gxx_exception_class(char*)>
 80102b8:	f080 0001 	eor.w	r0, r0, #1
 80102bc:	b2c0      	uxtb	r0, r0
 80102be:	2300      	movs	r3, #0
 80102c0:	e7c9      	b.n	8010256 <__cxa_type_match+0x3e>
 80102c2:	b002      	add	sp, #8
 80102c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102c8:	08012b74 	.word	0x08012b74
 80102cc:	08012bcc 	.word	0x08012bcc

080102d0 <__cxa_begin_cleanup>:
 80102d0:	b510      	push	{r4, lr}
 80102d2:	4604      	mov	r4, r0
 80102d4:	f000 f988 	bl	80105e8 <__cxa_get_globals>
 80102d8:	4602      	mov	r2, r0
 80102da:	4620      	mov	r0, r4
 80102dc:	f1a4 0120 	sub.w	r1, r4, #32
 80102e0:	f7ff ff7c 	bl	80101dc <__cxxabiv1::__is_gxx_exception_class(char*)>
 80102e4:	b150      	cbz	r0, 80102fc <__cxa_begin_cleanup+0x2c>
 80102e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80102ea:	3301      	adds	r3, #1
 80102ec:	2b01      	cmp	r3, #1
 80102ee:	f844 3c04 	str.w	r3, [r4, #-4]
 80102f2:	d108      	bne.n	8010306 <__cxa_begin_cleanup+0x36>
 80102f4:	6893      	ldr	r3, [r2, #8]
 80102f6:	f844 3c08 	str.w	r3, [r4, #-8]
 80102fa:	e003      	b.n	8010304 <__cxa_begin_cleanup+0x34>
 80102fc:	6893      	ldr	r3, [r2, #8]
 80102fe:	b10b      	cbz	r3, 8010304 <__cxa_begin_cleanup+0x34>
 8010300:	f7ff ff1c 	bl	801013c <std::terminate()>
 8010304:	6091      	str	r1, [r2, #8]
 8010306:	2001      	movs	r0, #1
 8010308:	bd10      	pop	{r4, pc}

0801030a <__gnu_end_cleanup>:
 801030a:	b510      	push	{r4, lr}
 801030c:	f000 f96c 	bl	80105e8 <__cxa_get_globals>
 8010310:	6882      	ldr	r2, [r0, #8]
 8010312:	4601      	mov	r1, r0
 8010314:	b90a      	cbnz	r2, 801031a <__gnu_end_cleanup+0x10>
 8010316:	f7ff ff11 	bl	801013c <std::terminate()>
 801031a:	f102 0420 	add.w	r4, r2, #32
 801031e:	4620      	mov	r0, r4
 8010320:	f7ff ff5c 	bl	80101dc <__cxxabiv1::__is_gxx_exception_class(char*)>
 8010324:	b138      	cbz	r0, 8010336 <__gnu_end_cleanup+0x2c>
 8010326:	69d3      	ldr	r3, [r2, #28]
 8010328:	3b01      	subs	r3, #1
 801032a:	61d3      	str	r3, [r2, #28]
 801032c:	b923      	cbnz	r3, 8010338 <__gnu_end_cleanup+0x2e>
 801032e:	6990      	ldr	r0, [r2, #24]
 8010330:	6088      	str	r0, [r1, #8]
 8010332:	6193      	str	r3, [r2, #24]
 8010334:	e000      	b.n	8010338 <__gnu_end_cleanup+0x2e>
 8010336:	6088      	str	r0, [r1, #8]
 8010338:	4620      	mov	r0, r4
 801033a:	bd10      	pop	{r4, pc}

0801033c <__cxxabiv1::__class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void**) const>:
 801033c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801033e:	2310      	movs	r3, #16
 8010340:	9302      	str	r3, [sp, #8]
 8010342:	6803      	ldr	r3, [r0, #0]
 8010344:	2400      	movs	r4, #0
 8010346:	4615      	mov	r5, r2
 8010348:	699e      	ldr	r6, [r3, #24]
 801034a:	9400      	str	r4, [sp, #0]
 801034c:	466b      	mov	r3, sp
 801034e:	f88d 4004 	strb.w	r4, [sp, #4]
 8010352:	9403      	str	r4, [sp, #12]
 8010354:	6812      	ldr	r2, [r2, #0]
 8010356:	47b0      	blx	r6
 8010358:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801035c:	f003 0306 	and.w	r3, r3, #6
 8010360:	2b06      	cmp	r3, #6
 8010362:	bf11      	iteee	ne
 8010364:	4620      	movne	r0, r4
 8010366:	9b00      	ldreq	r3, [sp, #0]
 8010368:	2001      	moveq	r0, #1
 801036a:	602b      	streq	r3, [r5, #0]
 801036c:	b004      	add	sp, #16
 801036e:	bd70      	pop	{r4, r5, r6, pc}

08010370 <__cxxabiv1::__class_type_info::__do_find_public_src(int, void const*, __cxxabiv1::__class_type_info const*, void const*) const>:
 8010370:	9800      	ldr	r0, [sp, #0]
 8010372:	4290      	cmp	r0, r2
 8010374:	bf0c      	ite	eq
 8010376:	2006      	moveq	r0, #6
 8010378:	2001      	movne	r0, #1
 801037a:	4770      	bx	lr

0801037c <__cxxabiv1::__class_type_info::~__class_type_info()>:
 801037c:	b510      	push	{r4, lr}
 801037e:	4604      	mov	r4, r0
 8010380:	4b02      	ldr	r3, [pc, #8]	; (801038c <__cxxabiv1::__class_type_info::~__class_type_info()+0x10>)
 8010382:	6003      	str	r3, [r0, #0]
 8010384:	f7ff ff01 	bl	801018a <std::type_info::~type_info()>
 8010388:	4620      	mov	r0, r4
 801038a:	bd10      	pop	{r4, pc}
 801038c:	08012a9c 	.word	0x08012a9c

08010390 <__cxxabiv1::__class_type_info::~__class_type_info()>:
 8010390:	b510      	push	{r4, lr}
 8010392:	4604      	mov	r4, r0
 8010394:	f7ff fff2 	bl	801037c <__cxxabiv1::__class_type_info::~__class_type_info()>
 8010398:	4620      	mov	r0, r4
 801039a:	f7ff fb85 	bl	800faa8 <operator delete(void*)>
 801039e:	4620      	mov	r0, r4
 80103a0:	bd10      	pop	{r4, pc}

080103a2 <__cxxabiv1::__class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const>:
 80103a2:	b538      	push	{r3, r4, r5, lr}
 80103a4:	4615      	mov	r5, r2
 80103a6:	461c      	mov	r4, r3
 80103a8:	f7ff fefa 	bl	80101a0 <std::type_info::operator==(std::type_info const&) const>
 80103ac:	b120      	cbz	r0, 80103b8 <__cxxabiv1::__class_type_info::__do_upcast(__cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__upcast_result&) const+0x16>
 80103ae:	2308      	movs	r3, #8
 80103b0:	60e3      	str	r3, [r4, #12]
 80103b2:	2306      	movs	r3, #6
 80103b4:	6025      	str	r5, [r4, #0]
 80103b6:	7123      	strb	r3, [r4, #4]
 80103b8:	bd38      	pop	{r3, r4, r5, pc}

080103ba <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const>:
 80103ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103be:	9e06      	ldr	r6, [sp, #24]
 80103c0:	4698      	mov	r8, r3
 80103c2:	9b08      	ldr	r3, [sp, #32]
 80103c4:	4607      	mov	r7, r0
 80103c6:	429e      	cmp	r6, r3
 80103c8:	4615      	mov	r5, r2
 80103ca:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80103cc:	d103      	bne.n	80103d6 <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x1c>
 80103ce:	9907      	ldr	r1, [sp, #28]
 80103d0:	f7ff fee6 	bl	80101a0 <std::type_info::operator==(std::type_info const&) const>
 80103d4:	b948      	cbnz	r0, 80103ea <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x30>
 80103d6:	4641      	mov	r1, r8
 80103d8:	4638      	mov	r0, r7
 80103da:	f7ff fee1 	bl	80101a0 <std::type_info::operator==(std::type_info const&) const>
 80103de:	b128      	cbz	r0, 80103ec <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x32>
 80103e0:	2301      	movs	r3, #1
 80103e2:	6026      	str	r6, [r4, #0]
 80103e4:	7125      	strb	r5, [r4, #4]
 80103e6:	71a3      	strb	r3, [r4, #6]
 80103e8:	e000      	b.n	80103ec <__cxxabiv1::__class_type_info::__do_dyncast(int, __cxxabiv1::__class_type_info::__sub_kind, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info const*, void const*, __cxxabiv1::__class_type_info::__dyncast_result&) const+0x32>
 80103ea:	7165      	strb	r5, [r4, #5]
 80103ec:	2000      	movs	r0, #0
 80103ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080103f2 <__cxxabiv1::__class_type_info::__do_catch(std::type_info const*, void**, unsigned int) const>:
 80103f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103f6:	4605      	mov	r5, r0
 80103f8:	460c      	mov	r4, r1
 80103fa:	4616      	mov	r6, r2
 80103fc:	461f      	mov	r7, r3
 80103fe:	f7ff fecf 	bl	80101a0 <std::type_info::operator==(std::type_info const&) const>
 8010402:	b948      	cbnz	r0, 8010418 <__cxxabiv1::__class_type_info::__do_catch(std::type_info const*, void**, unsigned int) const+0x26>
 8010404:	2f03      	cmp	r7, #3
 8010406:	d807      	bhi.n	8010418 <__cxxabiv1::__class_type_info::__do_catch(std::type_info const*, void**, unsigned int) const+0x26>
 8010408:	6823      	ldr	r3, [r4, #0]
 801040a:	4632      	mov	r2, r6
 801040c:	4629      	mov	r1, r5
 801040e:	4620      	mov	r0, r4
 8010410:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010414:	695b      	ldr	r3, [r3, #20]
 8010416:	4718      	bx	r3
 8010418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801041c <__cxa_pure_virtual>:
 801041c:	b508      	push	{r3, lr}
 801041e:	221b      	movs	r2, #27
 8010420:	4902      	ldr	r1, [pc, #8]	; (801042c <__cxa_pure_virtual+0x10>)
 8010422:	2002      	movs	r0, #2
 8010424:	f000 fbec 	bl	8010c00 <write>
 8010428:	f7ff fe88 	bl	801013c <std::terminate()>
 801042c:	08012aee 	.word	0x08012aee

08010430 <__cxa_deleted_virtual>:
 8010430:	b508      	push	{r3, lr}
 8010432:	221e      	movs	r2, #30
 8010434:	4902      	ldr	r1, [pc, #8]	; (8010440 <__cxa_deleted_virtual+0x10>)
 8010436:	2002      	movs	r0, #2
 8010438:	f000 fbe2 	bl	8010c00 <write>
 801043c:	f7ff fe7e 	bl	801013c <std::terminate()>
 8010440:	08012b0a 	.word	0x08012b0a

08010444 <__cxxabiv1::__is_gxx_exception_class(char*)>:
 8010444:	7803      	ldrb	r3, [r0, #0]
 8010446:	2b47      	cmp	r3, #71	; 0x47
 8010448:	d117      	bne.n	801047a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 801044a:	7843      	ldrb	r3, [r0, #1]
 801044c:	2b4e      	cmp	r3, #78	; 0x4e
 801044e:	d114      	bne.n	801047a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010450:	7883      	ldrb	r3, [r0, #2]
 8010452:	2b55      	cmp	r3, #85	; 0x55
 8010454:	d111      	bne.n	801047a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010456:	78c3      	ldrb	r3, [r0, #3]
 8010458:	2b43      	cmp	r3, #67	; 0x43
 801045a:	d10e      	bne.n	801047a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 801045c:	7903      	ldrb	r3, [r0, #4]
 801045e:	2b43      	cmp	r3, #67	; 0x43
 8010460:	d10b      	bne.n	801047a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010462:	7943      	ldrb	r3, [r0, #5]
 8010464:	2b2b      	cmp	r3, #43	; 0x2b
 8010466:	d108      	bne.n	801047a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010468:	7983      	ldrb	r3, [r0, #6]
 801046a:	2b2b      	cmp	r3, #43	; 0x2b
 801046c:	d105      	bne.n	801047a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 801046e:	79c0      	ldrb	r0, [r0, #7]
 8010470:	2801      	cmp	r0, #1
 8010472:	bf8c      	ite	hi
 8010474:	2000      	movhi	r0, #0
 8010476:	2001      	movls	r0, #1
 8010478:	4770      	bx	lr
 801047a:	2000      	movs	r0, #0
 801047c:	4770      	bx	lr

0801047e <__cxa_call_terminate>:
 801047e:	b510      	push	{r4, lr}
 8010480:	4604      	mov	r4, r0
 8010482:	b148      	cbz	r0, 8010498 <__cxa_call_terminate+0x1a>
 8010484:	f000 f855 	bl	8010532 <__cxa_begin_catch>
 8010488:	4620      	mov	r0, r4
 801048a:	f7ff ffdb 	bl	8010444 <__cxxabiv1::__is_gxx_exception_class(char*)>
 801048e:	b118      	cbz	r0, 8010498 <__cxa_call_terminate+0x1a>
 8010490:	f854 0c14 	ldr.w	r0, [r4, #-20]
 8010494:	f7ff fe35 	bl	8010102 <__cxxabiv1::__terminate(void (*)())>
 8010498:	f7ff fe50 	bl	801013c <std::terminate()>

0801049c <__cxa_call_unexpected>:
 801049c:	b538      	push	{r3, r4, r5, lr}
 801049e:	4602      	mov	r2, r0
 80104a0:	f7ff ffd0 	bl	8010444 <__cxxabiv1::__is_gxx_exception_class(char*)>
 80104a4:	b118      	cbz	r0, 80104ae <__cxa_call_unexpected+0x12>
 80104a6:	f852 4c18 	ldr.w	r4, [r2, #-24]
 80104aa:	2500      	movs	r5, #0
 80104ac:	e001      	b.n	80104b2 <__cxa_call_unexpected+0x16>
 80104ae:	4604      	mov	r4, r0
 80104b0:	2501      	movs	r5, #1
 80104b2:	4610      	mov	r0, r2
 80104b4:	f000 f83d 	bl	8010532 <__cxa_begin_catch>
 80104b8:	b10d      	cbz	r5, 80104be <__cxa_call_unexpected+0x22>
 80104ba:	f7ff fe61 	bl	8010180 <std::unexpected()>
 80104be:	4620      	mov	r0, r4
 80104c0:	f7ff fe41 	bl	8010146 <__cxxabiv1::__unexpected(void (*)())>

080104c4 <std::set_new_handler(void (*)())>:
 80104c4:	4602      	mov	r2, r0
 80104c6:	f3bf 8f5f 	dmb	sy
 80104ca:	4b05      	ldr	r3, [pc, #20]	; (80104e0 <std::set_new_handler(void (*)())+0x1c>)
 80104cc:	e853 0f00 	ldrex	r0, [r3]
 80104d0:	e843 2100 	strex	r1, r2, [r3]
 80104d4:	2900      	cmp	r1, #0
 80104d6:	d1f9      	bne.n	80104cc <std::set_new_handler(void (*)())+0x8>
 80104d8:	f3bf 8f5f 	dmb	sy
 80104dc:	4770      	bx	lr
 80104de:	bf00      	nop
 80104e0:	20000b24 	.word	0x20000b24

080104e4 <std::get_new_handler()>:
 80104e4:	4b02      	ldr	r3, [pc, #8]	; (80104f0 <std::get_new_handler()+0xc>)
 80104e6:	6818      	ldr	r0, [r3, #0]
 80104e8:	f3bf 8f5f 	dmb	sy
 80104ec:	4770      	bx	lr
 80104ee:	bf00      	nop
 80104f0:	20000b24 	.word	0x20000b24

080104f4 <__cxxabiv1::__is_gxx_exception_class(char*)>:
 80104f4:	7803      	ldrb	r3, [r0, #0]
 80104f6:	2b47      	cmp	r3, #71	; 0x47
 80104f8:	d117      	bne.n	801052a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 80104fa:	7843      	ldrb	r3, [r0, #1]
 80104fc:	2b4e      	cmp	r3, #78	; 0x4e
 80104fe:	d114      	bne.n	801052a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010500:	7883      	ldrb	r3, [r0, #2]
 8010502:	2b55      	cmp	r3, #85	; 0x55
 8010504:	d111      	bne.n	801052a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010506:	78c3      	ldrb	r3, [r0, #3]
 8010508:	2b43      	cmp	r3, #67	; 0x43
 801050a:	d10e      	bne.n	801052a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 801050c:	7903      	ldrb	r3, [r0, #4]
 801050e:	2b43      	cmp	r3, #67	; 0x43
 8010510:	d10b      	bne.n	801052a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010512:	7943      	ldrb	r3, [r0, #5]
 8010514:	2b2b      	cmp	r3, #43	; 0x2b
 8010516:	d108      	bne.n	801052a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 8010518:	7983      	ldrb	r3, [r0, #6]
 801051a:	2b2b      	cmp	r3, #43	; 0x2b
 801051c:	d105      	bne.n	801052a <__cxxabiv1::__is_gxx_exception_class(char*)+0x36>
 801051e:	79c0      	ldrb	r0, [r0, #7]
 8010520:	2801      	cmp	r0, #1
 8010522:	bf8c      	ite	hi
 8010524:	2000      	movhi	r0, #0
 8010526:	2001      	movls	r0, #1
 8010528:	4770      	bx	lr
 801052a:	2000      	movs	r0, #0
 801052c:	4770      	bx	lr

0801052e <__cxa_get_exception_ptr>:
 801052e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8010530:	4770      	bx	lr

08010532 <__cxa_begin_catch>:
 8010532:	b538      	push	{r3, r4, r5, lr}
 8010534:	4605      	mov	r5, r0
 8010536:	f000 f857 	bl	80105e8 <__cxa_get_globals>
 801053a:	4601      	mov	r1, r0
 801053c:	6802      	ldr	r2, [r0, #0]
 801053e:	4628      	mov	r0, r5
 8010540:	f1a5 0420 	sub.w	r4, r5, #32
 8010544:	f7ff ffd6 	bl	80104f4 <__cxxabiv1::__is_gxx_exception_class(char*)>
 8010548:	b928      	cbnz	r0, 8010556 <__cxa_begin_catch+0x24>
 801054a:	b10a      	cbz	r2, 8010550 <__cxa_begin_catch+0x1e>
 801054c:	f7ff fdf6 	bl	801013c <std::terminate()>
 8010550:	600c      	str	r4, [r1, #0]
 8010552:	4614      	mov	r4, r2
 8010554:	e015      	b.n	8010582 <__cxa_begin_catch+0x50>
 8010556:	f855 3c0c 	ldr.w	r3, [r5, #-12]
 801055a:	4628      	mov	r0, r5
 801055c:	2b00      	cmp	r3, #0
 801055e:	bfb4      	ite	lt
 8010560:	f1c3 0301 	rsblt	r3, r3, #1
 8010564:	3301      	addge	r3, #1
 8010566:	f845 3c0c 	str.w	r3, [r5, #-12]
 801056a:	684b      	ldr	r3, [r1, #4]
 801056c:	42a2      	cmp	r2, r4
 801056e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8010572:	604b      	str	r3, [r1, #4]
 8010574:	bf1c      	itt	ne
 8010576:	f845 2c10 	strne.w	r2, [r5, #-16]
 801057a:	600c      	strne	r4, [r1, #0]
 801057c:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 801057e:	f7f5 fad1 	bl	8005b24 <_Unwind_Complete>
 8010582:	4620      	mov	r0, r4
 8010584:	bd38      	pop	{r3, r4, r5, pc}

08010586 <__cxa_end_catch>:
 8010586:	b510      	push	{r4, lr}
 8010588:	f000 f82a 	bl	80105e0 <__cxa_get_globals_fast>
 801058c:	6802      	ldr	r2, [r0, #0]
 801058e:	4601      	mov	r1, r0
 8010590:	b1ea      	cbz	r2, 80105ce <__cxa_end_catch+0x48>
 8010592:	f102 0420 	add.w	r4, r2, #32
 8010596:	4620      	mov	r0, r4
 8010598:	f7ff ffac 	bl	80104f4 <__cxxabiv1::__is_gxx_exception_class(char*)>
 801059c:	b908      	cbnz	r0, 80105a2 <__cxa_end_catch+0x1c>
 801059e:	6008      	str	r0, [r1, #0]
 80105a0:	e00b      	b.n	80105ba <__cxa_end_catch+0x34>
 80105a2:	6953      	ldr	r3, [r2, #20]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	da04      	bge.n	80105b2 <__cxa_end_catch+0x2c>
 80105a8:	3301      	adds	r3, #1
 80105aa:	d10f      	bne.n	80105cc <__cxa_end_catch+0x46>
 80105ac:	6910      	ldr	r0, [r2, #16]
 80105ae:	6008      	str	r0, [r1, #0]
 80105b0:	e00c      	b.n	80105cc <__cxa_end_catch+0x46>
 80105b2:	3b01      	subs	r3, #1
 80105b4:	d106      	bne.n	80105c4 <__cxa_end_catch+0x3e>
 80105b6:	6913      	ldr	r3, [r2, #16]
 80105b8:	600b      	str	r3, [r1, #0]
 80105ba:	4620      	mov	r0, r4
 80105bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105c0:	f7f5 bab2 	b.w	8005b28 <_Unwind_DeleteException>
 80105c4:	1c59      	adds	r1, r3, #1
 80105c6:	d101      	bne.n	80105cc <__cxa_end_catch+0x46>
 80105c8:	f7ff fdb8 	bl	801013c <std::terminate()>
 80105cc:	6153      	str	r3, [r2, #20]
 80105ce:	bd10      	pop	{r4, pc}

080105d0 <std::uncaught_exception()>:
 80105d0:	b508      	push	{r3, lr}
 80105d2:	f000 f809 	bl	80105e8 <__cxa_get_globals>
 80105d6:	6840      	ldr	r0, [r0, #4]
 80105d8:	3000      	adds	r0, #0
 80105da:	bf18      	it	ne
 80105dc:	2001      	movne	r0, #1
 80105de:	bd08      	pop	{r3, pc}

080105e0 <__cxa_get_globals_fast>:
 80105e0:	4800      	ldr	r0, [pc, #0]	; (80105e4 <__cxa_get_globals_fast+0x4>)
 80105e2:	4770      	bx	lr
 80105e4:	20000b28 	.word	0x20000b28

080105e8 <__cxa_get_globals>:
 80105e8:	4800      	ldr	r0, [pc, #0]	; (80105ec <__cxa_get_globals+0x4>)
 80105ea:	4770      	bx	lr
 80105ec:	20000b28 	.word	0x20000b28

080105f0 <std::exception::~exception()>:
 80105f0:	4770      	bx	lr

080105f2 <std::bad_exception::~bad_exception()>:
 80105f2:	4770      	bx	lr

080105f4 <std::exception::what() const>:
 80105f4:	4800      	ldr	r0, [pc, #0]	; (80105f8 <std::exception::what() const+0x4>)
 80105f6:	4770      	bx	lr
 80105f8:	08012ba0 	.word	0x08012ba0

080105fc <std::bad_exception::what() const>:
 80105fc:	4800      	ldr	r0, [pc, #0]	; (8010600 <std::bad_exception::what() const+0x4>)
 80105fe:	4770      	bx	lr
 8010600:	08012baf 	.word	0x08012baf

08010604 <std::exception::~exception()>:
 8010604:	b510      	push	{r4, lr}
 8010606:	4604      	mov	r4, r0
 8010608:	f7ff fa4e 	bl	800faa8 <operator delete(void*)>
 801060c:	4620      	mov	r0, r4
 801060e:	bd10      	pop	{r4, pc}

08010610 <std::bad_exception::~bad_exception()>:
 8010610:	b510      	push	{r4, lr}
 8010612:	4604      	mov	r4, r0
 8010614:	f7ff fa48 	bl	800faa8 <operator delete(void*)>
 8010618:	4620      	mov	r0, r4
 801061a:	bd10      	pop	{r4, pc}

0801061c <__cxxabiv1::__forced_unwind::~__forced_unwind()>:
 801061c:	4770      	bx	lr

0801061e <__cxxabiv1::__forced_unwind::~__forced_unwind()>:
 801061e:	b510      	push	{r4, lr}
 8010620:	4604      	mov	r4, r0
 8010622:	f7ff fa41 	bl	800faa8 <operator delete(void*)>
 8010626:	4620      	mov	r0, r4
 8010628:	bd10      	pop	{r4, pc}

0801062a <__cxxabiv1::__foreign_exception::~__foreign_exception()>:
 801062a:	4770      	bx	lr

0801062c <__cxxabiv1::__foreign_exception::~__foreign_exception()>:
 801062c:	b510      	push	{r4, lr}
 801062e:	4604      	mov	r4, r0
 8010630:	f7ff fa3a 	bl	800faa8 <operator delete(void*)>
 8010634:	4620      	mov	r0, r4
 8010636:	bd10      	pop	{r4, pc}

08010638 <__gnu_cxx::__verbose_terminate_handler()>:
 8010638:	4b20      	ldr	r3, [pc, #128]	; (80106bc <__gnu_cxx::__verbose_terminate_handler()+0x84>)
 801063a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801063c:	781a      	ldrb	r2, [r3, #0]
 801063e:	4d20      	ldr	r5, [pc, #128]	; (80106c0 <__gnu_cxx::__verbose_terminate_handler()+0x88>)
 8010640:	b11a      	cbz	r2, 801064a <__gnu_cxx::__verbose_terminate_handler()+0x12>
 8010642:	682b      	ldr	r3, [r5, #0]
 8010644:	481f      	ldr	r0, [pc, #124]	; (80106c4 <__gnu_cxx::__verbose_terminate_handler()+0x8c>)
 8010646:	68d9      	ldr	r1, [r3, #12]
 8010648:	e033      	b.n	80106b2 <__gnu_cxx::__verbose_terminate_handler()+0x7a>
 801064a:	2201      	movs	r2, #1
 801064c:	701a      	strb	r2, [r3, #0]
 801064e:	f000 f841 	bl	80106d4 <__cxa_current_exception_type>
 8010652:	b358      	cbz	r0, 80106ac <__gnu_cxx::__verbose_terminate_handler()+0x74>
 8010654:	6844      	ldr	r4, [r0, #4]
 8010656:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801065a:	7823      	ldrb	r3, [r4, #0]
 801065c:	4f18      	ldr	r7, [pc, #96]	; (80106c0 <__gnu_cxx::__verbose_terminate_handler()+0x88>)
 801065e:	2b2a      	cmp	r3, #42	; 0x2a
 8010660:	ab02      	add	r3, sp, #8
 8010662:	bf08      	it	eq
 8010664:	3401      	addeq	r4, #1
 8010666:	f843 2d04 	str.w	r2, [r3, #-4]!
 801066a:	2200      	movs	r2, #0
 801066c:	4611      	mov	r1, r2
 801066e:	4620      	mov	r0, r4
 8010670:	f7fe f8ea 	bl	800e848 <__cxa_demangle>
 8010674:	682b      	ldr	r3, [r5, #0]
 8010676:	4606      	mov	r6, r0
 8010678:	68d9      	ldr	r1, [r3, #12]
 801067a:	4813      	ldr	r0, [pc, #76]	; (80106c8 <__gnu_cxx::__verbose_terminate_handler()+0x90>)
 801067c:	f000 f8a6 	bl	80107cc <fputs>
 8010680:	9b01      	ldr	r3, [sp, #4]
 8010682:	b91b      	cbnz	r3, 801068c <__gnu_cxx::__verbose_terminate_handler()+0x54>
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	4630      	mov	r0, r6
 8010688:	68d9      	ldr	r1, [r3, #12]
 801068a:	e002      	b.n	8010692 <__gnu_cxx::__verbose_terminate_handler()+0x5a>
 801068c:	4620      	mov	r0, r4
 801068e:	683b      	ldr	r3, [r7, #0]
 8010690:	68d9      	ldr	r1, [r3, #12]
 8010692:	f000 f89b 	bl	80107cc <fputs>
 8010696:	682b      	ldr	r3, [r5, #0]
 8010698:	480c      	ldr	r0, [pc, #48]	; (80106cc <__gnu_cxx::__verbose_terminate_handler()+0x94>)
 801069a:	68d9      	ldr	r1, [r3, #12]
 801069c:	f000 f896 	bl	80107cc <fputs>
 80106a0:	9b01      	ldr	r3, [sp, #4]
 80106a2:	b943      	cbnz	r3, 80106b6 <__gnu_cxx::__verbose_terminate_handler()+0x7e>
 80106a4:	4630      	mov	r0, r6
 80106a6:	f000 f8c7 	bl	8010838 <free>
 80106aa:	e004      	b.n	80106b6 <__gnu_cxx::__verbose_terminate_handler()+0x7e>
 80106ac:	682b      	ldr	r3, [r5, #0]
 80106ae:	4808      	ldr	r0, [pc, #32]	; (80106d0 <__gnu_cxx::__verbose_terminate_handler()+0x98>)
 80106b0:	68d9      	ldr	r1, [r3, #12]
 80106b2:	f000 f88b 	bl	80107cc <fputs>
 80106b6:	f000 f81a 	bl	80106ee <abort>
 80106ba:	bf00      	nop
 80106bc:	20000b34 	.word	0x20000b34
 80106c0:	20000094 	.word	0x20000094
 80106c4:	08012c28 	.word	0x08012c28
 80106c8:	08012c46 	.word	0x08012c46
 80106cc:	08012c77 	.word	0x08012c77
 80106d0:	08012c7a 	.word	0x08012c7a

080106d4 <__cxa_current_exception_type>:
 80106d4:	b508      	push	{r3, lr}
 80106d6:	f7ff ff87 	bl	80105e8 <__cxa_get_globals>
 80106da:	6800      	ldr	r0, [r0, #0]
 80106dc:	b130      	cbz	r0, 80106ec <__cxa_current_exception_type+0x18>
 80106de:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 80106e2:	2b01      	cmp	r3, #1
 80106e4:	bf04      	itt	eq
 80106e6:	6800      	ldreq	r0, [r0, #0]
 80106e8:	3878      	subeq	r0, #120	; 0x78
 80106ea:	6800      	ldr	r0, [r0, #0]
 80106ec:	bd08      	pop	{r3, pc}

080106ee <abort>:
 80106ee:	b508      	push	{r3, lr}
 80106f0:	2006      	movs	r0, #6
 80106f2:	f000 f9f9 	bl	8010ae8 <raise>
 80106f6:	2001      	movs	r0, #1
 80106f8:	f001 fa90 	bl	8011c1c <_exit>

080106fc <exit>:
 80106fc:	b508      	push	{r3, lr}
 80106fe:	4b07      	ldr	r3, [pc, #28]	; (801071c <exit+0x20>)
 8010700:	4604      	mov	r4, r0
 8010702:	b113      	cbz	r3, 801070a <exit+0xe>
 8010704:	2100      	movs	r1, #0
 8010706:	f3af 8000 	nop.w
 801070a:	4b05      	ldr	r3, [pc, #20]	; (8010720 <exit+0x24>)
 801070c:	6818      	ldr	r0, [r3, #0]
 801070e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8010710:	b103      	cbz	r3, 8010714 <exit+0x18>
 8010712:	4798      	blx	r3
 8010714:	4620      	mov	r0, r4
 8010716:	f001 fa81 	bl	8011c1c <_exit>
 801071a:	bf00      	nop
 801071c:	00000000 	.word	0x00000000
 8010720:	080134a0 	.word	0x080134a0

08010724 <_fputs_r>:
 8010724:	b570      	push	{r4, r5, r6, lr}
 8010726:	460d      	mov	r5, r1
 8010728:	4614      	mov	r4, r2
 801072a:	4606      	mov	r6, r0
 801072c:	b118      	cbz	r0, 8010736 <_fputs_r+0x12>
 801072e:	6983      	ldr	r3, [r0, #24]
 8010730:	b90b      	cbnz	r3, 8010736 <_fputs_r+0x12>
 8010732:	f000 fc55 	bl	8010fe0 <__sinit>
 8010736:	4b22      	ldr	r3, [pc, #136]	; (80107c0 <_fputs_r+0x9c>)
 8010738:	429c      	cmp	r4, r3
 801073a:	d101      	bne.n	8010740 <_fputs_r+0x1c>
 801073c:	6874      	ldr	r4, [r6, #4]
 801073e:	e008      	b.n	8010752 <_fputs_r+0x2e>
 8010740:	4b20      	ldr	r3, [pc, #128]	; (80107c4 <_fputs_r+0xa0>)
 8010742:	429c      	cmp	r4, r3
 8010744:	d101      	bne.n	801074a <_fputs_r+0x26>
 8010746:	68b4      	ldr	r4, [r6, #8]
 8010748:	e003      	b.n	8010752 <_fputs_r+0x2e>
 801074a:	4b1f      	ldr	r3, [pc, #124]	; (80107c8 <_fputs_r+0xa4>)
 801074c:	429c      	cmp	r4, r3
 801074e:	bf08      	it	eq
 8010750:	68f4      	ldreq	r4, [r6, #12]
 8010752:	89a3      	ldrh	r3, [r4, #12]
 8010754:	071a      	lsls	r2, r3, #28
 8010756:	d501      	bpl.n	801075c <_fputs_r+0x38>
 8010758:	6923      	ldr	r3, [r4, #16]
 801075a:	b99b      	cbnz	r3, 8010784 <_fputs_r+0x60>
 801075c:	4621      	mov	r1, r4
 801075e:	4630      	mov	r0, r6
 8010760:	f000 fac6 	bl	8010cf0 <__swsetup_r>
 8010764:	b170      	cbz	r0, 8010784 <_fputs_r+0x60>
 8010766:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801076a:	bd70      	pop	{r4, r5, r6, pc}
 801076c:	68a3      	ldr	r3, [r4, #8]
 801076e:	3b01      	subs	r3, #1
 8010770:	2b00      	cmp	r3, #0
 8010772:	60a3      	str	r3, [r4, #8]
 8010774:	db0b      	blt.n	801078e <_fputs_r+0x6a>
 8010776:	6823      	ldr	r3, [r4, #0]
 8010778:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801077c:	701a      	strb	r2, [r3, #0]
 801077e:	6823      	ldr	r3, [r4, #0]
 8010780:	3301      	adds	r3, #1
 8010782:	6023      	str	r3, [r4, #0]
 8010784:	f815 0b01 	ldrb.w	r0, [r5], #1
 8010788:	2800      	cmp	r0, #0
 801078a:	d1ef      	bne.n	801076c <_fputs_r+0x48>
 801078c:	e016      	b.n	80107bc <_fputs_r+0x98>
 801078e:	69a2      	ldr	r2, [r4, #24]
 8010790:	4293      	cmp	r3, r2
 8010792:	db09      	blt.n	80107a8 <_fputs_r+0x84>
 8010794:	6823      	ldr	r3, [r4, #0]
 8010796:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801079a:	701a      	strb	r2, [r3, #0]
 801079c:	6823      	ldr	r3, [r4, #0]
 801079e:	7819      	ldrb	r1, [r3, #0]
 80107a0:	290a      	cmp	r1, #10
 80107a2:	d1ed      	bne.n	8010780 <_fputs_r+0x5c>
 80107a4:	4622      	mov	r2, r4
 80107a6:	e002      	b.n	80107ae <_fputs_r+0x8a>
 80107a8:	4622      	mov	r2, r4
 80107aa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80107ae:	4630      	mov	r0, r6
 80107b0:	f000 fa30 	bl	8010c14 <__swbuf_r>
 80107b4:	1c43      	adds	r3, r0, #1
 80107b6:	4258      	negs	r0, r3
 80107b8:	4158      	adcs	r0, r3
 80107ba:	e7d3      	b.n	8010764 <_fputs_r+0x40>
 80107bc:	bd70      	pop	{r4, r5, r6, pc}
 80107be:	bf00      	nop
 80107c0:	080134a4 	.word	0x080134a4
 80107c4:	080134c4 	.word	0x080134c4
 80107c8:	080134e4 	.word	0x080134e4

080107cc <fputs>:
 80107cc:	4b02      	ldr	r3, [pc, #8]	; (80107d8 <fputs+0xc>)
 80107ce:	460a      	mov	r2, r1
 80107d0:	4601      	mov	r1, r0
 80107d2:	6818      	ldr	r0, [r3, #0]
 80107d4:	f7ff bfa6 	b.w	8010724 <_fputs_r>
 80107d8:	20000094 	.word	0x20000094

080107dc <__libc_init_array>:
 80107dc:	4b0e      	ldr	r3, [pc, #56]	; (8010818 <__libc_init_array+0x3c>)
 80107de:	b570      	push	{r4, r5, r6, lr}
 80107e0:	461e      	mov	r6, r3
 80107e2:	4c0e      	ldr	r4, [pc, #56]	; (801081c <__libc_init_array+0x40>)
 80107e4:	2500      	movs	r5, #0
 80107e6:	1ae4      	subs	r4, r4, r3
 80107e8:	10a4      	asrs	r4, r4, #2
 80107ea:	42a5      	cmp	r5, r4
 80107ec:	d004      	beq.n	80107f8 <__libc_init_array+0x1c>
 80107ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80107f2:	4798      	blx	r3
 80107f4:	3501      	adds	r5, #1
 80107f6:	e7f8      	b.n	80107ea <__libc_init_array+0xe>
 80107f8:	f001 fa14 	bl	8011c24 <_init>
 80107fc:	4b08      	ldr	r3, [pc, #32]	; (8010820 <__libc_init_array+0x44>)
 80107fe:	4c09      	ldr	r4, [pc, #36]	; (8010824 <__libc_init_array+0x48>)
 8010800:	461e      	mov	r6, r3
 8010802:	1ae4      	subs	r4, r4, r3
 8010804:	10a4      	asrs	r4, r4, #2
 8010806:	2500      	movs	r5, #0
 8010808:	42a5      	cmp	r5, r4
 801080a:	d004      	beq.n	8010816 <__libc_init_array+0x3a>
 801080c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010810:	4798      	blx	r3
 8010812:	3501      	adds	r5, #1
 8010814:	e7f8      	b.n	8010808 <__libc_init_array+0x2c>
 8010816:	bd70      	pop	{r4, r5, r6, pc}
 8010818:	080136f0 	.word	0x080136f0
 801081c:	080136f0 	.word	0x080136f0
 8010820:	080136f0 	.word	0x080136f0
 8010824:	080136f8 	.word	0x080136f8

08010828 <malloc>:
 8010828:	4b02      	ldr	r3, [pc, #8]	; (8010834 <malloc+0xc>)
 801082a:	4601      	mov	r1, r0
 801082c:	6818      	ldr	r0, [r3, #0]
 801082e:	f000 b871 	b.w	8010914 <_malloc_r>
 8010832:	bf00      	nop
 8010834:	20000094 	.word	0x20000094

08010838 <free>:
 8010838:	4b02      	ldr	r3, [pc, #8]	; (8010844 <free+0xc>)
 801083a:	4601      	mov	r1, r0
 801083c:	6818      	ldr	r0, [r3, #0]
 801083e:	f000 b825 	b.w	801088c <_free_r>
 8010842:	bf00      	nop
 8010844:	20000094 	.word	0x20000094

08010848 <memcmp>:
 8010848:	b510      	push	{r4, lr}
 801084a:	3901      	subs	r1, #1
 801084c:	4402      	add	r2, r0
 801084e:	4290      	cmp	r0, r2
 8010850:	d007      	beq.n	8010862 <memcmp+0x1a>
 8010852:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010856:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801085a:	42a3      	cmp	r3, r4
 801085c:	d0f7      	beq.n	801084e <memcmp+0x6>
 801085e:	1b18      	subs	r0, r3, r4
 8010860:	bd10      	pop	{r4, pc}
 8010862:	2000      	movs	r0, #0
 8010864:	bd10      	pop	{r4, pc}

08010866 <memcpy>:
 8010866:	b510      	push	{r4, lr}
 8010868:	1e43      	subs	r3, r0, #1
 801086a:	440a      	add	r2, r1
 801086c:	4291      	cmp	r1, r2
 801086e:	d004      	beq.n	801087a <memcpy+0x14>
 8010870:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010874:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010878:	e7f8      	b.n	801086c <memcpy+0x6>
 801087a:	bd10      	pop	{r4, pc}

0801087c <memset>:
 801087c:	4603      	mov	r3, r0
 801087e:	4402      	add	r2, r0
 8010880:	4293      	cmp	r3, r2
 8010882:	d002      	beq.n	801088a <memset+0xe>
 8010884:	f803 1b01 	strb.w	r1, [r3], #1
 8010888:	e7fa      	b.n	8010880 <memset+0x4>
 801088a:	4770      	bx	lr

0801088c <_free_r>:
 801088c:	b530      	push	{r4, r5, lr}
 801088e:	2900      	cmp	r1, #0
 8010890:	d03c      	beq.n	801090c <_free_r+0x80>
 8010892:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8010896:	1f0b      	subs	r3, r1, #4
 8010898:	491d      	ldr	r1, [pc, #116]	; (8010910 <_free_r+0x84>)
 801089a:	2a00      	cmp	r2, #0
 801089c:	bfb8      	it	lt
 801089e:	189b      	addlt	r3, r3, r2
 80108a0:	680a      	ldr	r2, [r1, #0]
 80108a2:	460c      	mov	r4, r1
 80108a4:	b912      	cbnz	r2, 80108ac <_free_r+0x20>
 80108a6:	605a      	str	r2, [r3, #4]
 80108a8:	600b      	str	r3, [r1, #0]
 80108aa:	bd30      	pop	{r4, r5, pc}
 80108ac:	429a      	cmp	r2, r3
 80108ae:	d90d      	bls.n	80108cc <_free_r+0x40>
 80108b0:	6819      	ldr	r1, [r3, #0]
 80108b2:	1858      	adds	r0, r3, r1
 80108b4:	4282      	cmp	r2, r0
 80108b6:	bf01      	itttt	eq
 80108b8:	6810      	ldreq	r0, [r2, #0]
 80108ba:	6852      	ldreq	r2, [r2, #4]
 80108bc:	1809      	addeq	r1, r1, r0
 80108be:	6019      	streq	r1, [r3, #0]
 80108c0:	605a      	str	r2, [r3, #4]
 80108c2:	6023      	str	r3, [r4, #0]
 80108c4:	bd30      	pop	{r4, r5, pc}
 80108c6:	4299      	cmp	r1, r3
 80108c8:	d803      	bhi.n	80108d2 <_free_r+0x46>
 80108ca:	460a      	mov	r2, r1
 80108cc:	6851      	ldr	r1, [r2, #4]
 80108ce:	2900      	cmp	r1, #0
 80108d0:	d1f9      	bne.n	80108c6 <_free_r+0x3a>
 80108d2:	6814      	ldr	r4, [r2, #0]
 80108d4:	1915      	adds	r5, r2, r4
 80108d6:	429d      	cmp	r5, r3
 80108d8:	d10a      	bne.n	80108f0 <_free_r+0x64>
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	4423      	add	r3, r4
 80108de:	18d0      	adds	r0, r2, r3
 80108e0:	4281      	cmp	r1, r0
 80108e2:	6013      	str	r3, [r2, #0]
 80108e4:	d112      	bne.n	801090c <_free_r+0x80>
 80108e6:	6808      	ldr	r0, [r1, #0]
 80108e8:	4403      	add	r3, r0
 80108ea:	6013      	str	r3, [r2, #0]
 80108ec:	684b      	ldr	r3, [r1, #4]
 80108ee:	e00c      	b.n	801090a <_free_r+0x7e>
 80108f0:	d902      	bls.n	80108f8 <_free_r+0x6c>
 80108f2:	230c      	movs	r3, #12
 80108f4:	6003      	str	r3, [r0, #0]
 80108f6:	bd30      	pop	{r4, r5, pc}
 80108f8:	6818      	ldr	r0, [r3, #0]
 80108fa:	181c      	adds	r4, r3, r0
 80108fc:	42a1      	cmp	r1, r4
 80108fe:	bf01      	itttt	eq
 8010900:	680c      	ldreq	r4, [r1, #0]
 8010902:	6849      	ldreq	r1, [r1, #4]
 8010904:	1900      	addeq	r0, r0, r4
 8010906:	6018      	streq	r0, [r3, #0]
 8010908:	6059      	str	r1, [r3, #4]
 801090a:	6053      	str	r3, [r2, #4]
 801090c:	bd30      	pop	{r4, r5, pc}
 801090e:	bf00      	nop
 8010910:	20000b3c 	.word	0x20000b3c

08010914 <_malloc_r>:
 8010914:	b570      	push	{r4, r5, r6, lr}
 8010916:	1ccd      	adds	r5, r1, #3
 8010918:	f025 0503 	bic.w	r5, r5, #3
 801091c:	3508      	adds	r5, #8
 801091e:	2d0c      	cmp	r5, #12
 8010920:	bf38      	it	cc
 8010922:	250c      	movcc	r5, #12
 8010924:	2d00      	cmp	r5, #0
 8010926:	4606      	mov	r6, r0
 8010928:	da03      	bge.n	8010932 <_malloc_r+0x1e>
 801092a:	230c      	movs	r3, #12
 801092c:	6033      	str	r3, [r6, #0]
 801092e:	2000      	movs	r0, #0
 8010930:	bd70      	pop	{r4, r5, r6, pc}
 8010932:	42a9      	cmp	r1, r5
 8010934:	d8f9      	bhi.n	801092a <_malloc_r+0x16>
 8010936:	4b1f      	ldr	r3, [pc, #124]	; (80109b4 <_malloc_r+0xa0>)
 8010938:	681c      	ldr	r4, [r3, #0]
 801093a:	461a      	mov	r2, r3
 801093c:	4621      	mov	r1, r4
 801093e:	b1a1      	cbz	r1, 801096a <_malloc_r+0x56>
 8010940:	680b      	ldr	r3, [r1, #0]
 8010942:	1b5b      	subs	r3, r3, r5
 8010944:	d40e      	bmi.n	8010964 <_malloc_r+0x50>
 8010946:	2b0b      	cmp	r3, #11
 8010948:	d903      	bls.n	8010952 <_malloc_r+0x3e>
 801094a:	600b      	str	r3, [r1, #0]
 801094c:	18cc      	adds	r4, r1, r3
 801094e:	50cd      	str	r5, [r1, r3]
 8010950:	e01e      	b.n	8010990 <_malloc_r+0x7c>
 8010952:	428c      	cmp	r4, r1
 8010954:	bf0b      	itete	eq
 8010956:	6863      	ldreq	r3, [r4, #4]
 8010958:	684b      	ldrne	r3, [r1, #4]
 801095a:	6013      	streq	r3, [r2, #0]
 801095c:	6063      	strne	r3, [r4, #4]
 801095e:	bf18      	it	ne
 8010960:	460c      	movne	r4, r1
 8010962:	e015      	b.n	8010990 <_malloc_r+0x7c>
 8010964:	460c      	mov	r4, r1
 8010966:	6849      	ldr	r1, [r1, #4]
 8010968:	e7e9      	b.n	801093e <_malloc_r+0x2a>
 801096a:	4c13      	ldr	r4, [pc, #76]	; (80109b8 <_malloc_r+0xa4>)
 801096c:	6823      	ldr	r3, [r4, #0]
 801096e:	b91b      	cbnz	r3, 8010978 <_malloc_r+0x64>
 8010970:	4630      	mov	r0, r6
 8010972:	f000 f82b 	bl	80109cc <_sbrk_r>
 8010976:	6020      	str	r0, [r4, #0]
 8010978:	4629      	mov	r1, r5
 801097a:	4630      	mov	r0, r6
 801097c:	f000 f826 	bl	80109cc <_sbrk_r>
 8010980:	1c43      	adds	r3, r0, #1
 8010982:	d0d2      	beq.n	801092a <_malloc_r+0x16>
 8010984:	1cc4      	adds	r4, r0, #3
 8010986:	f024 0403 	bic.w	r4, r4, #3
 801098a:	42a0      	cmp	r0, r4
 801098c:	d10a      	bne.n	80109a4 <_malloc_r+0x90>
 801098e:	6025      	str	r5, [r4, #0]
 8010990:	f104 000b 	add.w	r0, r4, #11
 8010994:	1d23      	adds	r3, r4, #4
 8010996:	f020 0007 	bic.w	r0, r0, #7
 801099a:	1ac3      	subs	r3, r0, r3
 801099c:	d009      	beq.n	80109b2 <_malloc_r+0x9e>
 801099e:	425a      	negs	r2, r3
 80109a0:	50e2      	str	r2, [r4, r3]
 80109a2:	bd70      	pop	{r4, r5, r6, pc}
 80109a4:	1a21      	subs	r1, r4, r0
 80109a6:	4630      	mov	r0, r6
 80109a8:	f000 f810 	bl	80109cc <_sbrk_r>
 80109ac:	3001      	adds	r0, #1
 80109ae:	d1ee      	bne.n	801098e <_malloc_r+0x7a>
 80109b0:	e7bb      	b.n	801092a <_malloc_r+0x16>
 80109b2:	bd70      	pop	{r4, r5, r6, pc}
 80109b4:	20000b3c 	.word	0x20000b3c
 80109b8:	20000b38 	.word	0x20000b38

080109bc <realloc>:
 80109bc:	4b02      	ldr	r3, [pc, #8]	; (80109c8 <realloc+0xc>)
 80109be:	460a      	mov	r2, r1
 80109c0:	4601      	mov	r1, r0
 80109c2:	6818      	ldr	r0, [r3, #0]
 80109c4:	f000 bc16 	b.w	80111f4 <_realloc_r>
 80109c8:	20000094 	.word	0x20000094

080109cc <_sbrk_r>:
 80109cc:	b538      	push	{r3, r4, r5, lr}
 80109ce:	4c06      	ldr	r4, [pc, #24]	; (80109e8 <_sbrk_r+0x1c>)
 80109d0:	2300      	movs	r3, #0
 80109d2:	4605      	mov	r5, r0
 80109d4:	4608      	mov	r0, r1
 80109d6:	6023      	str	r3, [r4, #0]
 80109d8:	f001 f90a 	bl	8011bf0 <_sbrk>
 80109dc:	1c43      	adds	r3, r0, #1
 80109de:	d102      	bne.n	80109e6 <_sbrk_r+0x1a>
 80109e0:	6823      	ldr	r3, [r4, #0]
 80109e2:	b103      	cbz	r3, 80109e6 <_sbrk_r+0x1a>
 80109e4:	602b      	str	r3, [r5, #0]
 80109e6:	bd38      	pop	{r3, r4, r5, pc}
 80109e8:	20000b60 	.word	0x20000b60

080109ec <_init_signal_r>:
 80109ec:	b538      	push	{r3, r4, r5, lr}
 80109ee:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80109f0:	4605      	mov	r5, r0
 80109f2:	b10c      	cbz	r4, 80109f8 <_init_signal_r+0xc>
 80109f4:	2000      	movs	r0, #0
 80109f6:	bd38      	pop	{r3, r4, r5, pc}
 80109f8:	2180      	movs	r1, #128	; 0x80
 80109fa:	f7ff ff8b 	bl	8010914 <_malloc_r>
 80109fe:	6468      	str	r0, [r5, #68]	; 0x44
 8010a00:	b138      	cbz	r0, 8010a12 <_init_signal_r+0x26>
 8010a02:	4623      	mov	r3, r4
 8010a04:	4621      	mov	r1, r4
 8010a06:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8010a08:	50d1      	str	r1, [r2, r3]
 8010a0a:	3304      	adds	r3, #4
 8010a0c:	2b80      	cmp	r3, #128	; 0x80
 8010a0e:	d1fa      	bne.n	8010a06 <_init_signal_r+0x1a>
 8010a10:	e7f0      	b.n	80109f4 <_init_signal_r+0x8>
 8010a12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010a16:	bd38      	pop	{r3, r4, r5, pc}

08010a18 <_signal_r>:
 8010a18:	291f      	cmp	r1, #31
 8010a1a:	b570      	push	{r4, r5, r6, lr}
 8010a1c:	4604      	mov	r4, r0
 8010a1e:	460d      	mov	r5, r1
 8010a20:	4616      	mov	r6, r2
 8010a22:	d902      	bls.n	8010a2a <_signal_r+0x12>
 8010a24:	2316      	movs	r3, #22
 8010a26:	6003      	str	r3, [r0, #0]
 8010a28:	e00b      	b.n	8010a42 <_signal_r+0x2a>
 8010a2a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8010a2c:	b12b      	cbz	r3, 8010a3a <_signal_r+0x22>
 8010a2e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8010a30:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010a34:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
 8010a38:	bd70      	pop	{r4, r5, r6, pc}
 8010a3a:	f7ff ffd7 	bl	80109ec <_init_signal_r>
 8010a3e:	2800      	cmp	r0, #0
 8010a40:	d0f5      	beq.n	8010a2e <_signal_r+0x16>
 8010a42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010a46:	bd70      	pop	{r4, r5, r6, pc}

08010a48 <_raise_r>:
 8010a48:	291f      	cmp	r1, #31
 8010a4a:	b538      	push	{r3, r4, r5, lr}
 8010a4c:	4604      	mov	r4, r0
 8010a4e:	460d      	mov	r5, r1
 8010a50:	d904      	bls.n	8010a5c <_raise_r+0x14>
 8010a52:	2316      	movs	r3, #22
 8010a54:	6003      	str	r3, [r0, #0]
 8010a56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010a5a:	bd38      	pop	{r3, r4, r5, pc}
 8010a5c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010a5e:	b112      	cbz	r2, 8010a66 <_raise_r+0x1e>
 8010a60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010a64:	b94b      	cbnz	r3, 8010a7a <_raise_r+0x32>
 8010a66:	4620      	mov	r0, r4
 8010a68:	f000 f86e 	bl	8010b48 <_getpid_r>
 8010a6c:	462a      	mov	r2, r5
 8010a6e:	4601      	mov	r1, r0
 8010a70:	4620      	mov	r0, r4
 8010a72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a76:	f000 b855 	b.w	8010b24 <_kill_r>
 8010a7a:	2b01      	cmp	r3, #1
 8010a7c:	d00c      	beq.n	8010a98 <_raise_r+0x50>
 8010a7e:	1c59      	adds	r1, r3, #1
 8010a80:	d103      	bne.n	8010a8a <_raise_r+0x42>
 8010a82:	2316      	movs	r3, #22
 8010a84:	6003      	str	r3, [r0, #0]
 8010a86:	2001      	movs	r0, #1
 8010a88:	bd38      	pop	{r3, r4, r5, pc}
 8010a8a:	2400      	movs	r4, #0
 8010a8c:	4628      	mov	r0, r5
 8010a8e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010a92:	4798      	blx	r3
 8010a94:	4620      	mov	r0, r4
 8010a96:	bd38      	pop	{r3, r4, r5, pc}
 8010a98:	2000      	movs	r0, #0
 8010a9a:	bd38      	pop	{r3, r4, r5, pc}

08010a9c <__sigtramp_r>:
 8010a9c:	291f      	cmp	r1, #31
 8010a9e:	b538      	push	{r3, r4, r5, lr}
 8010aa0:	4604      	mov	r4, r0
 8010aa2:	460d      	mov	r5, r1
 8010aa4:	d902      	bls.n	8010aac <__sigtramp_r+0x10>
 8010aa6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010aaa:	bd38      	pop	{r3, r4, r5, pc}
 8010aac:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8010aae:	b123      	cbz	r3, 8010aba <__sigtramp_r+0x1e>
 8010ab0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8010ab2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8010ab6:	b92b      	cbnz	r3, 8010ac4 <__sigtramp_r+0x28>
 8010ab8:	e00f      	b.n	8010ada <__sigtramp_r+0x3e>
 8010aba:	f7ff ff97 	bl	80109ec <_init_signal_r>
 8010abe:	2800      	cmp	r0, #0
 8010ac0:	d0f6      	beq.n	8010ab0 <__sigtramp_r+0x14>
 8010ac2:	e7f0      	b.n	8010aa6 <__sigtramp_r+0xa>
 8010ac4:	1c59      	adds	r1, r3, #1
 8010ac6:	d00a      	beq.n	8010ade <__sigtramp_r+0x42>
 8010ac8:	2b01      	cmp	r3, #1
 8010aca:	d00a      	beq.n	8010ae2 <__sigtramp_r+0x46>
 8010acc:	2400      	movs	r4, #0
 8010ace:	4628      	mov	r0, r5
 8010ad0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010ad4:	4798      	blx	r3
 8010ad6:	4620      	mov	r0, r4
 8010ad8:	bd38      	pop	{r3, r4, r5, pc}
 8010ada:	2001      	movs	r0, #1
 8010adc:	bd38      	pop	{r3, r4, r5, pc}
 8010ade:	2002      	movs	r0, #2
 8010ae0:	bd38      	pop	{r3, r4, r5, pc}
 8010ae2:	2003      	movs	r0, #3
 8010ae4:	bd38      	pop	{r3, r4, r5, pc}
	...

08010ae8 <raise>:
 8010ae8:	4b02      	ldr	r3, [pc, #8]	; (8010af4 <raise+0xc>)
 8010aea:	4601      	mov	r1, r0
 8010aec:	6818      	ldr	r0, [r3, #0]
 8010aee:	f7ff bfab 	b.w	8010a48 <_raise_r>
 8010af2:	bf00      	nop
 8010af4:	20000094 	.word	0x20000094

08010af8 <signal>:
 8010af8:	4b02      	ldr	r3, [pc, #8]	; (8010b04 <signal+0xc>)
 8010afa:	460a      	mov	r2, r1
 8010afc:	4601      	mov	r1, r0
 8010afe:	6818      	ldr	r0, [r3, #0]
 8010b00:	f7ff bf8a 	b.w	8010a18 <_signal_r>
 8010b04:	20000094 	.word	0x20000094

08010b08 <_init_signal>:
 8010b08:	4b01      	ldr	r3, [pc, #4]	; (8010b10 <_init_signal+0x8>)
 8010b0a:	6818      	ldr	r0, [r3, #0]
 8010b0c:	f7ff bf6e 	b.w	80109ec <_init_signal_r>
 8010b10:	20000094 	.word	0x20000094

08010b14 <__sigtramp>:
 8010b14:	4b02      	ldr	r3, [pc, #8]	; (8010b20 <__sigtramp+0xc>)
 8010b16:	4601      	mov	r1, r0
 8010b18:	6818      	ldr	r0, [r3, #0]
 8010b1a:	f7ff bfbf 	b.w	8010a9c <__sigtramp_r>
 8010b1e:	bf00      	nop
 8010b20:	20000094 	.word	0x20000094

08010b24 <_kill_r>:
 8010b24:	b538      	push	{r3, r4, r5, lr}
 8010b26:	4c07      	ldr	r4, [pc, #28]	; (8010b44 <_kill_r+0x20>)
 8010b28:	2300      	movs	r3, #0
 8010b2a:	4605      	mov	r5, r0
 8010b2c:	4608      	mov	r0, r1
 8010b2e:	4611      	mov	r1, r2
 8010b30:	6023      	str	r3, [r4, #0]
 8010b32:	f001 f845 	bl	8011bc0 <_kill>
 8010b36:	1c43      	adds	r3, r0, #1
 8010b38:	d102      	bne.n	8010b40 <_kill_r+0x1c>
 8010b3a:	6823      	ldr	r3, [r4, #0]
 8010b3c:	b103      	cbz	r3, 8010b40 <_kill_r+0x1c>
 8010b3e:	602b      	str	r3, [r5, #0]
 8010b40:	bd38      	pop	{r3, r4, r5, pc}
 8010b42:	bf00      	nop
 8010b44:	20000b60 	.word	0x20000b60

08010b48 <_getpid_r>:
 8010b48:	f001 b82a 	b.w	8011ba0 <_getpid>

08010b4c <_siprintf_r>:
 8010b4c:	b40c      	push	{r2, r3}
 8010b4e:	b510      	push	{r4, lr}
 8010b50:	b09c      	sub	sp, #112	; 0x70
 8010b52:	9102      	str	r1, [sp, #8]
 8010b54:	9106      	str	r1, [sp, #24]
 8010b56:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010b5a:	9104      	str	r1, [sp, #16]
 8010b5c:	9107      	str	r1, [sp, #28]
 8010b5e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8010b62:	ab1e      	add	r3, sp, #120	; 0x78
 8010b64:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b68:	f8ad 1016 	strh.w	r1, [sp, #22]
 8010b6c:	f44f 7402 	mov.w	r4, #520	; 0x208
 8010b70:	a902      	add	r1, sp, #8
 8010b72:	9301      	str	r3, [sp, #4]
 8010b74:	f8ad 4014 	strh.w	r4, [sp, #20]
 8010b78:	f000 fc3a 	bl	80113f0 <_svfiprintf_r>
 8010b7c:	9b02      	ldr	r3, [sp, #8]
 8010b7e:	2200      	movs	r2, #0
 8010b80:	701a      	strb	r2, [r3, #0]
 8010b82:	b01c      	add	sp, #112	; 0x70
 8010b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b88:	b002      	add	sp, #8
 8010b8a:	4770      	bx	lr

08010b8c <siprintf>:
 8010b8c:	b40e      	push	{r1, r2, r3}
 8010b8e:	b500      	push	{lr}
 8010b90:	f44f 7102 	mov.w	r1, #520	; 0x208
 8010b94:	b09c      	sub	sp, #112	; 0x70
 8010b96:	f8ad 1014 	strh.w	r1, [sp, #20]
 8010b9a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010b9e:	9104      	str	r1, [sp, #16]
 8010ba0:	9107      	str	r1, [sp, #28]
 8010ba2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8010ba6:	ab1d      	add	r3, sp, #116	; 0x74
 8010ba8:	9002      	str	r0, [sp, #8]
 8010baa:	9006      	str	r0, [sp, #24]
 8010bac:	4808      	ldr	r0, [pc, #32]	; (8010bd0 <siprintf+0x44>)
 8010bae:	f853 2b04 	ldr.w	r2, [r3], #4
 8010bb2:	f8ad 1016 	strh.w	r1, [sp, #22]
 8010bb6:	6800      	ldr	r0, [r0, #0]
 8010bb8:	a902      	add	r1, sp, #8
 8010bba:	9301      	str	r3, [sp, #4]
 8010bbc:	f000 fc18 	bl	80113f0 <_svfiprintf_r>
 8010bc0:	9b02      	ldr	r3, [sp, #8]
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	701a      	strb	r2, [r3, #0]
 8010bc6:	b01c      	add	sp, #112	; 0x70
 8010bc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8010bcc:	b003      	add	sp, #12
 8010bce:	4770      	bx	lr
 8010bd0:	20000094 	.word	0x20000094

08010bd4 <strncmp>:
 8010bd4:	b530      	push	{r4, r5, lr}
 8010bd6:	b182      	cbz	r2, 8010bfa <strncmp+0x26>
 8010bd8:	1e45      	subs	r5, r0, #1
 8010bda:	3901      	subs	r1, #1
 8010bdc:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8010be0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010be4:	42a3      	cmp	r3, r4
 8010be6:	d106      	bne.n	8010bf6 <strncmp+0x22>
 8010be8:	43ec      	mvns	r4, r5
 8010bea:	4414      	add	r4, r2
 8010bec:	42e0      	cmn	r0, r4
 8010bee:	d001      	beq.n	8010bf4 <strncmp+0x20>
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d1f3      	bne.n	8010bdc <strncmp+0x8>
 8010bf4:	461c      	mov	r4, r3
 8010bf6:	1b18      	subs	r0, r3, r4
 8010bf8:	bd30      	pop	{r4, r5, pc}
 8010bfa:	4610      	mov	r0, r2
 8010bfc:	bd30      	pop	{r4, r5, pc}
	...

08010c00 <write>:
 8010c00:	4613      	mov	r3, r2
 8010c02:	460a      	mov	r2, r1
 8010c04:	4601      	mov	r1, r0
 8010c06:	4802      	ldr	r0, [pc, #8]	; (8010c10 <write+0x10>)
 8010c08:	6800      	ldr	r0, [r0, #0]
 8010c0a:	f000 b85f 	b.w	8010ccc <_write_r>
 8010c0e:	bf00      	nop
 8010c10:	20000094 	.word	0x20000094

08010c14 <__swbuf_r>:
 8010c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c16:	460f      	mov	r7, r1
 8010c18:	4614      	mov	r4, r2
 8010c1a:	4606      	mov	r6, r0
 8010c1c:	b118      	cbz	r0, 8010c26 <__swbuf_r+0x12>
 8010c1e:	6983      	ldr	r3, [r0, #24]
 8010c20:	b90b      	cbnz	r3, 8010c26 <__swbuf_r+0x12>
 8010c22:	f000 f9dd 	bl	8010fe0 <__sinit>
 8010c26:	4b22      	ldr	r3, [pc, #136]	; (8010cb0 <__swbuf_r+0x9c>)
 8010c28:	429c      	cmp	r4, r3
 8010c2a:	d101      	bne.n	8010c30 <__swbuf_r+0x1c>
 8010c2c:	6874      	ldr	r4, [r6, #4]
 8010c2e:	e008      	b.n	8010c42 <__swbuf_r+0x2e>
 8010c30:	4b20      	ldr	r3, [pc, #128]	; (8010cb4 <__swbuf_r+0xa0>)
 8010c32:	429c      	cmp	r4, r3
 8010c34:	d101      	bne.n	8010c3a <__swbuf_r+0x26>
 8010c36:	68b4      	ldr	r4, [r6, #8]
 8010c38:	e003      	b.n	8010c42 <__swbuf_r+0x2e>
 8010c3a:	4b1f      	ldr	r3, [pc, #124]	; (8010cb8 <__swbuf_r+0xa4>)
 8010c3c:	429c      	cmp	r4, r3
 8010c3e:	bf08      	it	eq
 8010c40:	68f4      	ldreq	r4, [r6, #12]
 8010c42:	69a3      	ldr	r3, [r4, #24]
 8010c44:	60a3      	str	r3, [r4, #8]
 8010c46:	89a3      	ldrh	r3, [r4, #12]
 8010c48:	071a      	lsls	r2, r3, #28
 8010c4a:	d509      	bpl.n	8010c60 <__swbuf_r+0x4c>
 8010c4c:	6923      	ldr	r3, [r4, #16]
 8010c4e:	b13b      	cbz	r3, 8010c60 <__swbuf_r+0x4c>
 8010c50:	6823      	ldr	r3, [r4, #0]
 8010c52:	6920      	ldr	r0, [r4, #16]
 8010c54:	b2fd      	uxtb	r5, r7
 8010c56:	1a18      	subs	r0, r3, r0
 8010c58:	6963      	ldr	r3, [r4, #20]
 8010c5a:	4298      	cmp	r0, r3
 8010c5c:	db0f      	blt.n	8010c7e <__swbuf_r+0x6a>
 8010c5e:	e008      	b.n	8010c72 <__swbuf_r+0x5e>
 8010c60:	4621      	mov	r1, r4
 8010c62:	4630      	mov	r0, r6
 8010c64:	f000 f844 	bl	8010cf0 <__swsetup_r>
 8010c68:	2800      	cmp	r0, #0
 8010c6a:	d0f1      	beq.n	8010c50 <__swbuf_r+0x3c>
 8010c6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c72:	4621      	mov	r1, r4
 8010c74:	4630      	mov	r0, r6
 8010c76:	f000 f92d 	bl	8010ed4 <_fflush_r>
 8010c7a:	2800      	cmp	r0, #0
 8010c7c:	d1f6      	bne.n	8010c6c <__swbuf_r+0x58>
 8010c7e:	68a3      	ldr	r3, [r4, #8]
 8010c80:	3b01      	subs	r3, #1
 8010c82:	60a3      	str	r3, [r4, #8]
 8010c84:	6823      	ldr	r3, [r4, #0]
 8010c86:	1c5a      	adds	r2, r3, #1
 8010c88:	6022      	str	r2, [r4, #0]
 8010c8a:	701f      	strb	r7, [r3, #0]
 8010c8c:	6962      	ldr	r2, [r4, #20]
 8010c8e:	1c43      	adds	r3, r0, #1
 8010c90:	4293      	cmp	r3, r2
 8010c92:	d004      	beq.n	8010c9e <__swbuf_r+0x8a>
 8010c94:	89a3      	ldrh	r3, [r4, #12]
 8010c96:	07db      	lsls	r3, r3, #31
 8010c98:	d507      	bpl.n	8010caa <__swbuf_r+0x96>
 8010c9a:	2d0a      	cmp	r5, #10
 8010c9c:	d105      	bne.n	8010caa <__swbuf_r+0x96>
 8010c9e:	4621      	mov	r1, r4
 8010ca0:	4630      	mov	r0, r6
 8010ca2:	f000 f917 	bl	8010ed4 <_fflush_r>
 8010ca6:	2800      	cmp	r0, #0
 8010ca8:	d1e0      	bne.n	8010c6c <__swbuf_r+0x58>
 8010caa:	4628      	mov	r0, r5
 8010cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010cae:	bf00      	nop
 8010cb0:	080134a4 	.word	0x080134a4
 8010cb4:	080134c4 	.word	0x080134c4
 8010cb8:	080134e4 	.word	0x080134e4

08010cbc <__swbuf>:
 8010cbc:	4b02      	ldr	r3, [pc, #8]	; (8010cc8 <__swbuf+0xc>)
 8010cbe:	460a      	mov	r2, r1
 8010cc0:	4601      	mov	r1, r0
 8010cc2:	6818      	ldr	r0, [r3, #0]
 8010cc4:	f7ff bfa6 	b.w	8010c14 <__swbuf_r>
 8010cc8:	20000094 	.word	0x20000094

08010ccc <_write_r>:
 8010ccc:	b538      	push	{r3, r4, r5, lr}
 8010cce:	4c07      	ldr	r4, [pc, #28]	; (8010cec <_write_r+0x20>)
 8010cd0:	4605      	mov	r5, r0
 8010cd2:	4608      	mov	r0, r1
 8010cd4:	4611      	mov	r1, r2
 8010cd6:	2200      	movs	r2, #0
 8010cd8:	6022      	str	r2, [r4, #0]
 8010cda:	461a      	mov	r2, r3
 8010cdc:	f000 ff96 	bl	8011c0c <_write>
 8010ce0:	1c43      	adds	r3, r0, #1
 8010ce2:	d102      	bne.n	8010cea <_write_r+0x1e>
 8010ce4:	6823      	ldr	r3, [r4, #0]
 8010ce6:	b103      	cbz	r3, 8010cea <_write_r+0x1e>
 8010ce8:	602b      	str	r3, [r5, #0]
 8010cea:	bd38      	pop	{r3, r4, r5, pc}
 8010cec:	20000b60 	.word	0x20000b60

08010cf0 <__swsetup_r>:
 8010cf0:	4b31      	ldr	r3, [pc, #196]	; (8010db8 <__swsetup_r+0xc8>)
 8010cf2:	b570      	push	{r4, r5, r6, lr}
 8010cf4:	681d      	ldr	r5, [r3, #0]
 8010cf6:	4606      	mov	r6, r0
 8010cf8:	460c      	mov	r4, r1
 8010cfa:	b125      	cbz	r5, 8010d06 <__swsetup_r+0x16>
 8010cfc:	69ab      	ldr	r3, [r5, #24]
 8010cfe:	b913      	cbnz	r3, 8010d06 <__swsetup_r+0x16>
 8010d00:	4628      	mov	r0, r5
 8010d02:	f000 f96d 	bl	8010fe0 <__sinit>
 8010d06:	4b2d      	ldr	r3, [pc, #180]	; (8010dbc <__swsetup_r+0xcc>)
 8010d08:	429c      	cmp	r4, r3
 8010d0a:	d101      	bne.n	8010d10 <__swsetup_r+0x20>
 8010d0c:	686c      	ldr	r4, [r5, #4]
 8010d0e:	e008      	b.n	8010d22 <__swsetup_r+0x32>
 8010d10:	4b2b      	ldr	r3, [pc, #172]	; (8010dc0 <__swsetup_r+0xd0>)
 8010d12:	429c      	cmp	r4, r3
 8010d14:	d101      	bne.n	8010d1a <__swsetup_r+0x2a>
 8010d16:	68ac      	ldr	r4, [r5, #8]
 8010d18:	e003      	b.n	8010d22 <__swsetup_r+0x32>
 8010d1a:	4b2a      	ldr	r3, [pc, #168]	; (8010dc4 <__swsetup_r+0xd4>)
 8010d1c:	429c      	cmp	r4, r3
 8010d1e:	bf08      	it	eq
 8010d20:	68ec      	ldreq	r4, [r5, #12]
 8010d22:	89a3      	ldrh	r3, [r4, #12]
 8010d24:	b29a      	uxth	r2, r3
 8010d26:	0711      	lsls	r1, r2, #28
 8010d28:	d41d      	bmi.n	8010d66 <__swsetup_r+0x76>
 8010d2a:	06d5      	lsls	r5, r2, #27
 8010d2c:	d402      	bmi.n	8010d34 <__swsetup_r+0x44>
 8010d2e:	2209      	movs	r2, #9
 8010d30:	6032      	str	r2, [r6, #0]
 8010d32:	e038      	b.n	8010da6 <__swsetup_r+0xb6>
 8010d34:	0750      	lsls	r0, r2, #29
 8010d36:	d512      	bpl.n	8010d5e <__swsetup_r+0x6e>
 8010d38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010d3a:	b141      	cbz	r1, 8010d4e <__swsetup_r+0x5e>
 8010d3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010d40:	4299      	cmp	r1, r3
 8010d42:	d002      	beq.n	8010d4a <__swsetup_r+0x5a>
 8010d44:	4630      	mov	r0, r6
 8010d46:	f7ff fda1 	bl	801088c <_free_r>
 8010d4a:	2300      	movs	r3, #0
 8010d4c:	6363      	str	r3, [r4, #52]	; 0x34
 8010d4e:	89a3      	ldrh	r3, [r4, #12]
 8010d50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010d54:	81a3      	strh	r3, [r4, #12]
 8010d56:	2300      	movs	r3, #0
 8010d58:	6063      	str	r3, [r4, #4]
 8010d5a:	6923      	ldr	r3, [r4, #16]
 8010d5c:	6023      	str	r3, [r4, #0]
 8010d5e:	89a3      	ldrh	r3, [r4, #12]
 8010d60:	f043 0308 	orr.w	r3, r3, #8
 8010d64:	81a3      	strh	r3, [r4, #12]
 8010d66:	6923      	ldr	r3, [r4, #16]
 8010d68:	b94b      	cbnz	r3, 8010d7e <__swsetup_r+0x8e>
 8010d6a:	89a3      	ldrh	r3, [r4, #12]
 8010d6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010d70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010d74:	d003      	beq.n	8010d7e <__swsetup_r+0x8e>
 8010d76:	4621      	mov	r1, r4
 8010d78:	4630      	mov	r0, r6
 8010d7a:	f000 f9ef 	bl	801115c <__smakebuf_r>
 8010d7e:	89a3      	ldrh	r3, [r4, #12]
 8010d80:	f013 0201 	ands.w	r2, r3, #1
 8010d84:	d005      	beq.n	8010d92 <__swsetup_r+0xa2>
 8010d86:	2200      	movs	r2, #0
 8010d88:	60a2      	str	r2, [r4, #8]
 8010d8a:	6962      	ldr	r2, [r4, #20]
 8010d8c:	4252      	negs	r2, r2
 8010d8e:	61a2      	str	r2, [r4, #24]
 8010d90:	e003      	b.n	8010d9a <__swsetup_r+0xaa>
 8010d92:	0799      	lsls	r1, r3, #30
 8010d94:	bf58      	it	pl
 8010d96:	6962      	ldrpl	r2, [r4, #20]
 8010d98:	60a2      	str	r2, [r4, #8]
 8010d9a:	6922      	ldr	r2, [r4, #16]
 8010d9c:	b94a      	cbnz	r2, 8010db2 <__swsetup_r+0xc2>
 8010d9e:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8010da2:	b280      	uxth	r0, r0
 8010da4:	b130      	cbz	r0, 8010db4 <__swsetup_r+0xc4>
 8010da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010daa:	81a3      	strh	r3, [r4, #12]
 8010dac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010db0:	bd70      	pop	{r4, r5, r6, pc}
 8010db2:	2000      	movs	r0, #0
 8010db4:	bd70      	pop	{r4, r5, r6, pc}
 8010db6:	bf00      	nop
 8010db8:	20000094 	.word	0x20000094
 8010dbc:	080134a4 	.word	0x080134a4
 8010dc0:	080134c4 	.word	0x080134c4
 8010dc4:	080134e4 	.word	0x080134e4

08010dc8 <__sflush_r>:
 8010dc8:	898a      	ldrh	r2, [r1, #12]
 8010dca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010dce:	4605      	mov	r5, r0
 8010dd0:	0710      	lsls	r0, r2, #28
 8010dd2:	460c      	mov	r4, r1
 8010dd4:	d459      	bmi.n	8010e8a <__sflush_r+0xc2>
 8010dd6:	684b      	ldr	r3, [r1, #4]
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	dc02      	bgt.n	8010de2 <__sflush_r+0x1a>
 8010ddc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	dd17      	ble.n	8010e12 <__sflush_r+0x4a>
 8010de2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010de4:	b1ae      	cbz	r6, 8010e12 <__sflush_r+0x4a>
 8010de6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8010dea:	2300      	movs	r3, #0
 8010dec:	b292      	uxth	r2, r2
 8010dee:	682f      	ldr	r7, [r5, #0]
 8010df0:	602b      	str	r3, [r5, #0]
 8010df2:	b10a      	cbz	r2, 8010df8 <__sflush_r+0x30>
 8010df4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010df6:	e015      	b.n	8010e24 <__sflush_r+0x5c>
 8010df8:	6a21      	ldr	r1, [r4, #32]
 8010dfa:	2301      	movs	r3, #1
 8010dfc:	4628      	mov	r0, r5
 8010dfe:	47b0      	blx	r6
 8010e00:	1c41      	adds	r1, r0, #1
 8010e02:	d10f      	bne.n	8010e24 <__sflush_r+0x5c>
 8010e04:	682b      	ldr	r3, [r5, #0]
 8010e06:	b16b      	cbz	r3, 8010e24 <__sflush_r+0x5c>
 8010e08:	2b1d      	cmp	r3, #29
 8010e0a:	d001      	beq.n	8010e10 <__sflush_r+0x48>
 8010e0c:	2b16      	cmp	r3, #22
 8010e0e:	d103      	bne.n	8010e18 <__sflush_r+0x50>
 8010e10:	602f      	str	r7, [r5, #0]
 8010e12:	2000      	movs	r0, #0
 8010e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e18:	89a3      	ldrh	r3, [r4, #12]
 8010e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010e1e:	81a3      	strh	r3, [r4, #12]
 8010e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e24:	89a3      	ldrh	r3, [r4, #12]
 8010e26:	075a      	lsls	r2, r3, #29
 8010e28:	d505      	bpl.n	8010e36 <__sflush_r+0x6e>
 8010e2a:	6863      	ldr	r3, [r4, #4]
 8010e2c:	1ac0      	subs	r0, r0, r3
 8010e2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010e30:	b10b      	cbz	r3, 8010e36 <__sflush_r+0x6e>
 8010e32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010e34:	1ac0      	subs	r0, r0, r3
 8010e36:	2300      	movs	r3, #0
 8010e38:	4602      	mov	r2, r0
 8010e3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010e3c:	6a21      	ldr	r1, [r4, #32]
 8010e3e:	4628      	mov	r0, r5
 8010e40:	47b0      	blx	r6
 8010e42:	1c43      	adds	r3, r0, #1
 8010e44:	89a3      	ldrh	r3, [r4, #12]
 8010e46:	d106      	bne.n	8010e56 <__sflush_r+0x8e>
 8010e48:	6829      	ldr	r1, [r5, #0]
 8010e4a:	291d      	cmp	r1, #29
 8010e4c:	d839      	bhi.n	8010ec2 <__sflush_r+0xfa>
 8010e4e:	4a20      	ldr	r2, [pc, #128]	; (8010ed0 <__sflush_r+0x108>)
 8010e50:	40ca      	lsrs	r2, r1
 8010e52:	07d6      	lsls	r6, r2, #31
 8010e54:	d535      	bpl.n	8010ec2 <__sflush_r+0xfa>
 8010e56:	2200      	movs	r2, #0
 8010e58:	6062      	str	r2, [r4, #4]
 8010e5a:	6922      	ldr	r2, [r4, #16]
 8010e5c:	04d9      	lsls	r1, r3, #19
 8010e5e:	6022      	str	r2, [r4, #0]
 8010e60:	d504      	bpl.n	8010e6c <__sflush_r+0xa4>
 8010e62:	1c42      	adds	r2, r0, #1
 8010e64:	d101      	bne.n	8010e6a <__sflush_r+0xa2>
 8010e66:	682b      	ldr	r3, [r5, #0]
 8010e68:	b903      	cbnz	r3, 8010e6c <__sflush_r+0xa4>
 8010e6a:	6560      	str	r0, [r4, #84]	; 0x54
 8010e6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010e6e:	602f      	str	r7, [r5, #0]
 8010e70:	2900      	cmp	r1, #0
 8010e72:	d0ce      	beq.n	8010e12 <__sflush_r+0x4a>
 8010e74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010e78:	4299      	cmp	r1, r3
 8010e7a:	d002      	beq.n	8010e82 <__sflush_r+0xba>
 8010e7c:	4628      	mov	r0, r5
 8010e7e:	f7ff fd05 	bl	801088c <_free_r>
 8010e82:	2000      	movs	r0, #0
 8010e84:	6360      	str	r0, [r4, #52]	; 0x34
 8010e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e8a:	690f      	ldr	r7, [r1, #16]
 8010e8c:	2f00      	cmp	r7, #0
 8010e8e:	d0c0      	beq.n	8010e12 <__sflush_r+0x4a>
 8010e90:	0793      	lsls	r3, r2, #30
 8010e92:	680e      	ldr	r6, [r1, #0]
 8010e94:	bf0c      	ite	eq
 8010e96:	694b      	ldreq	r3, [r1, #20]
 8010e98:	2300      	movne	r3, #0
 8010e9a:	ebc7 0806 	rsb	r8, r7, r6
 8010e9e:	600f      	str	r7, [r1, #0]
 8010ea0:	608b      	str	r3, [r1, #8]
 8010ea2:	e002      	b.n	8010eaa <__sflush_r+0xe2>
 8010ea4:	4407      	add	r7, r0
 8010ea6:	ebc0 0808 	rsb	r8, r0, r8
 8010eaa:	f1b8 0f00 	cmp.w	r8, #0
 8010eae:	ddb0      	ble.n	8010e12 <__sflush_r+0x4a>
 8010eb0:	4643      	mov	r3, r8
 8010eb2:	463a      	mov	r2, r7
 8010eb4:	6a21      	ldr	r1, [r4, #32]
 8010eb6:	4628      	mov	r0, r5
 8010eb8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010eba:	47b0      	blx	r6
 8010ebc:	2800      	cmp	r0, #0
 8010ebe:	dcf1      	bgt.n	8010ea4 <__sflush_r+0xdc>
 8010ec0:	89a3      	ldrh	r3, [r4, #12]
 8010ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ec6:	81a3      	strh	r3, [r4, #12]
 8010ec8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ed0:	20400001 	.word	0x20400001

08010ed4 <_fflush_r>:
 8010ed4:	b538      	push	{r3, r4, r5, lr}
 8010ed6:	690b      	ldr	r3, [r1, #16]
 8010ed8:	4605      	mov	r5, r0
 8010eda:	460c      	mov	r4, r1
 8010edc:	b1db      	cbz	r3, 8010f16 <_fflush_r+0x42>
 8010ede:	b118      	cbz	r0, 8010ee8 <_fflush_r+0x14>
 8010ee0:	6983      	ldr	r3, [r0, #24]
 8010ee2:	b90b      	cbnz	r3, 8010ee8 <_fflush_r+0x14>
 8010ee4:	f000 f87c 	bl	8010fe0 <__sinit>
 8010ee8:	4b0c      	ldr	r3, [pc, #48]	; (8010f1c <_fflush_r+0x48>)
 8010eea:	429c      	cmp	r4, r3
 8010eec:	d101      	bne.n	8010ef2 <_fflush_r+0x1e>
 8010eee:	686c      	ldr	r4, [r5, #4]
 8010ef0:	e008      	b.n	8010f04 <_fflush_r+0x30>
 8010ef2:	4b0b      	ldr	r3, [pc, #44]	; (8010f20 <_fflush_r+0x4c>)
 8010ef4:	429c      	cmp	r4, r3
 8010ef6:	d101      	bne.n	8010efc <_fflush_r+0x28>
 8010ef8:	68ac      	ldr	r4, [r5, #8]
 8010efa:	e003      	b.n	8010f04 <_fflush_r+0x30>
 8010efc:	4b09      	ldr	r3, [pc, #36]	; (8010f24 <_fflush_r+0x50>)
 8010efe:	429c      	cmp	r4, r3
 8010f00:	bf08      	it	eq
 8010f02:	68ec      	ldreq	r4, [r5, #12]
 8010f04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f08:	b12b      	cbz	r3, 8010f16 <_fflush_r+0x42>
 8010f0a:	4621      	mov	r1, r4
 8010f0c:	4628      	mov	r0, r5
 8010f0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010f12:	f7ff bf59 	b.w	8010dc8 <__sflush_r>
 8010f16:	2000      	movs	r0, #0
 8010f18:	bd38      	pop	{r3, r4, r5, pc}
 8010f1a:	bf00      	nop
 8010f1c:	080134a4 	.word	0x080134a4
 8010f20:	080134c4 	.word	0x080134c4
 8010f24:	080134e4 	.word	0x080134e4

08010f28 <fflush>:
 8010f28:	4601      	mov	r1, r0
 8010f2a:	b920      	cbnz	r0, 8010f36 <fflush+0xe>
 8010f2c:	4b04      	ldr	r3, [pc, #16]	; (8010f40 <fflush+0x18>)
 8010f2e:	4905      	ldr	r1, [pc, #20]	; (8010f44 <fflush+0x1c>)
 8010f30:	6818      	ldr	r0, [r3, #0]
 8010f32:	f000 b8f5 	b.w	8011120 <_fwalk_reent>
 8010f36:	4b04      	ldr	r3, [pc, #16]	; (8010f48 <fflush+0x20>)
 8010f38:	6818      	ldr	r0, [r3, #0]
 8010f3a:	f7ff bfcb 	b.w	8010ed4 <_fflush_r>
 8010f3e:	bf00      	nop
 8010f40:	080134a0 	.word	0x080134a0
 8010f44:	08010ed5 	.word	0x08010ed5
 8010f48:	20000094 	.word	0x20000094

08010f4c <__fp_unlock>:
 8010f4c:	2000      	movs	r0, #0
 8010f4e:	4770      	bx	lr

08010f50 <_cleanup_r>:
 8010f50:	4901      	ldr	r1, [pc, #4]	; (8010f58 <_cleanup_r+0x8>)
 8010f52:	f000 b8e5 	b.w	8011120 <_fwalk_reent>
 8010f56:	bf00      	nop
 8010f58:	08010ed5 	.word	0x08010ed5

08010f5c <std.isra.0>:
 8010f5c:	b510      	push	{r4, lr}
 8010f5e:	4604      	mov	r4, r0
 8010f60:	2300      	movs	r3, #0
 8010f62:	6003      	str	r3, [r0, #0]
 8010f64:	6043      	str	r3, [r0, #4]
 8010f66:	6083      	str	r3, [r0, #8]
 8010f68:	8181      	strh	r1, [r0, #12]
 8010f6a:	6643      	str	r3, [r0, #100]	; 0x64
 8010f6c:	81c2      	strh	r2, [r0, #14]
 8010f6e:	6103      	str	r3, [r0, #16]
 8010f70:	6143      	str	r3, [r0, #20]
 8010f72:	6183      	str	r3, [r0, #24]
 8010f74:	4619      	mov	r1, r3
 8010f76:	2208      	movs	r2, #8
 8010f78:	305c      	adds	r0, #92	; 0x5c
 8010f7a:	f7ff fc7f 	bl	801087c <memset>
 8010f7e:	4b05      	ldr	r3, [pc, #20]	; (8010f94 <std.isra.0+0x38>)
 8010f80:	6224      	str	r4, [r4, #32]
 8010f82:	6263      	str	r3, [r4, #36]	; 0x24
 8010f84:	4b04      	ldr	r3, [pc, #16]	; (8010f98 <std.isra.0+0x3c>)
 8010f86:	62a3      	str	r3, [r4, #40]	; 0x28
 8010f88:	4b04      	ldr	r3, [pc, #16]	; (8010f9c <std.isra.0+0x40>)
 8010f8a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010f8c:	4b04      	ldr	r3, [pc, #16]	; (8010fa0 <std.isra.0+0x44>)
 8010f8e:	6323      	str	r3, [r4, #48]	; 0x30
 8010f90:	bd10      	pop	{r4, pc}
 8010f92:	bf00      	nop
 8010f94:	080119e1 	.word	0x080119e1
 8010f98:	08011a07 	.word	0x08011a07
 8010f9c:	08011a3f 	.word	0x08011a3f
 8010fa0:	08011a63 	.word	0x08011a63

08010fa4 <__fp_lock>:
 8010fa4:	2000      	movs	r0, #0
 8010fa6:	4770      	bx	lr

08010fa8 <__sfmoreglue>:
 8010fa8:	b570      	push	{r4, r5, r6, lr}
 8010faa:	2368      	movs	r3, #104	; 0x68
 8010fac:	1e4d      	subs	r5, r1, #1
 8010fae:	435d      	muls	r5, r3
 8010fb0:	460e      	mov	r6, r1
 8010fb2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010fb6:	f7ff fcad 	bl	8010914 <_malloc_r>
 8010fba:	4604      	mov	r4, r0
 8010fbc:	b140      	cbz	r0, 8010fd0 <__sfmoreglue+0x28>
 8010fbe:	2100      	movs	r1, #0
 8010fc0:	e880 0042 	stmia.w	r0, {r1, r6}
 8010fc4:	300c      	adds	r0, #12
 8010fc6:	60a0      	str	r0, [r4, #8]
 8010fc8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010fcc:	f7ff fc56 	bl	801087c <memset>
 8010fd0:	4620      	mov	r0, r4
 8010fd2:	bd70      	pop	{r4, r5, r6, pc}

08010fd4 <_cleanup>:
 8010fd4:	4b01      	ldr	r3, [pc, #4]	; (8010fdc <_cleanup+0x8>)
 8010fd6:	6818      	ldr	r0, [r3, #0]
 8010fd8:	f7ff bfba 	b.w	8010f50 <_cleanup_r>
 8010fdc:	080134a0 	.word	0x080134a0

08010fe0 <__sinit>:
 8010fe0:	6983      	ldr	r3, [r0, #24]
 8010fe2:	b510      	push	{r4, lr}
 8010fe4:	4604      	mov	r4, r0
 8010fe6:	bb33      	cbnz	r3, 8011036 <__sinit+0x56>
 8010fe8:	6483      	str	r3, [r0, #72]	; 0x48
 8010fea:	64c3      	str	r3, [r0, #76]	; 0x4c
 8010fec:	6503      	str	r3, [r0, #80]	; 0x50
 8010fee:	4b12      	ldr	r3, [pc, #72]	; (8011038 <__sinit+0x58>)
 8010ff0:	4a12      	ldr	r2, [pc, #72]	; (801103c <__sinit+0x5c>)
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	6282      	str	r2, [r0, #40]	; 0x28
 8010ff6:	4298      	cmp	r0, r3
 8010ff8:	bf04      	itt	eq
 8010ffa:	2301      	moveq	r3, #1
 8010ffc:	6183      	streq	r3, [r0, #24]
 8010ffe:	f000 f81f 	bl	8011040 <__sfp>
 8011002:	6060      	str	r0, [r4, #4]
 8011004:	4620      	mov	r0, r4
 8011006:	f000 f81b 	bl	8011040 <__sfp>
 801100a:	60a0      	str	r0, [r4, #8]
 801100c:	4620      	mov	r0, r4
 801100e:	f000 f817 	bl	8011040 <__sfp>
 8011012:	2200      	movs	r2, #0
 8011014:	60e0      	str	r0, [r4, #12]
 8011016:	2104      	movs	r1, #4
 8011018:	6860      	ldr	r0, [r4, #4]
 801101a:	f7ff ff9f 	bl	8010f5c <std.isra.0>
 801101e:	2201      	movs	r2, #1
 8011020:	2109      	movs	r1, #9
 8011022:	68a0      	ldr	r0, [r4, #8]
 8011024:	f7ff ff9a 	bl	8010f5c <std.isra.0>
 8011028:	2202      	movs	r2, #2
 801102a:	2112      	movs	r1, #18
 801102c:	68e0      	ldr	r0, [r4, #12]
 801102e:	f7ff ff95 	bl	8010f5c <std.isra.0>
 8011032:	2301      	movs	r3, #1
 8011034:	61a3      	str	r3, [r4, #24]
 8011036:	bd10      	pop	{r4, pc}
 8011038:	080134a0 	.word	0x080134a0
 801103c:	08010f51 	.word	0x08010f51

08011040 <__sfp>:
 8011040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011042:	4b1c      	ldr	r3, [pc, #112]	; (80110b4 <__sfp+0x74>)
 8011044:	4607      	mov	r7, r0
 8011046:	681e      	ldr	r6, [r3, #0]
 8011048:	69b3      	ldr	r3, [r6, #24]
 801104a:	b913      	cbnz	r3, 8011052 <__sfp+0x12>
 801104c:	4630      	mov	r0, r6
 801104e:	f7ff ffc7 	bl	8010fe0 <__sinit>
 8011052:	3648      	adds	r6, #72	; 0x48
 8011054:	68b4      	ldr	r4, [r6, #8]
 8011056:	6873      	ldr	r3, [r6, #4]
 8011058:	3b01      	subs	r3, #1
 801105a:	d404      	bmi.n	8011066 <__sfp+0x26>
 801105c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011060:	b17d      	cbz	r5, 8011082 <__sfp+0x42>
 8011062:	3468      	adds	r4, #104	; 0x68
 8011064:	e7f8      	b.n	8011058 <__sfp+0x18>
 8011066:	6833      	ldr	r3, [r6, #0]
 8011068:	b10b      	cbz	r3, 801106e <__sfp+0x2e>
 801106a:	6836      	ldr	r6, [r6, #0]
 801106c:	e7f2      	b.n	8011054 <__sfp+0x14>
 801106e:	2104      	movs	r1, #4
 8011070:	4638      	mov	r0, r7
 8011072:	f7ff ff99 	bl	8010fa8 <__sfmoreglue>
 8011076:	6030      	str	r0, [r6, #0]
 8011078:	2800      	cmp	r0, #0
 801107a:	d1f6      	bne.n	801106a <__sfp+0x2a>
 801107c:	230c      	movs	r3, #12
 801107e:	603b      	str	r3, [r7, #0]
 8011080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011082:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011086:	81e3      	strh	r3, [r4, #14]
 8011088:	2301      	movs	r3, #1
 801108a:	81a3      	strh	r3, [r4, #12]
 801108c:	6665      	str	r5, [r4, #100]	; 0x64
 801108e:	6025      	str	r5, [r4, #0]
 8011090:	60a5      	str	r5, [r4, #8]
 8011092:	6065      	str	r5, [r4, #4]
 8011094:	6125      	str	r5, [r4, #16]
 8011096:	6165      	str	r5, [r4, #20]
 8011098:	61a5      	str	r5, [r4, #24]
 801109a:	2208      	movs	r2, #8
 801109c:	4629      	mov	r1, r5
 801109e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80110a2:	f7ff fbeb 	bl	801087c <memset>
 80110a6:	6365      	str	r5, [r4, #52]	; 0x34
 80110a8:	63a5      	str	r5, [r4, #56]	; 0x38
 80110aa:	64a5      	str	r5, [r4, #72]	; 0x48
 80110ac:	64e5      	str	r5, [r4, #76]	; 0x4c
 80110ae:	4620      	mov	r0, r4
 80110b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80110b2:	bf00      	nop
 80110b4:	080134a0 	.word	0x080134a0

080110b8 <__sfp_lock_acquire>:
 80110b8:	4770      	bx	lr

080110ba <__sfp_lock_release>:
 80110ba:	4770      	bx	lr

080110bc <__sinit_lock_acquire>:
 80110bc:	4770      	bx	lr

080110be <__sinit_lock_release>:
 80110be:	4770      	bx	lr

080110c0 <__fp_lock_all>:
 80110c0:	4b02      	ldr	r3, [pc, #8]	; (80110cc <__fp_lock_all+0xc>)
 80110c2:	4903      	ldr	r1, [pc, #12]	; (80110d0 <__fp_lock_all+0x10>)
 80110c4:	6818      	ldr	r0, [r3, #0]
 80110c6:	f000 b80f 	b.w	80110e8 <_fwalk>
 80110ca:	bf00      	nop
 80110cc:	20000094 	.word	0x20000094
 80110d0:	08010fa5 	.word	0x08010fa5

080110d4 <__fp_unlock_all>:
 80110d4:	4b02      	ldr	r3, [pc, #8]	; (80110e0 <__fp_unlock_all+0xc>)
 80110d6:	4903      	ldr	r1, [pc, #12]	; (80110e4 <__fp_unlock_all+0x10>)
 80110d8:	6818      	ldr	r0, [r3, #0]
 80110da:	f000 b805 	b.w	80110e8 <_fwalk>
 80110de:	bf00      	nop
 80110e0:	20000094 	.word	0x20000094
 80110e4:	08010f4d 	.word	0x08010f4d

080110e8 <_fwalk>:
 80110e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110ec:	4688      	mov	r8, r1
 80110ee:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80110f2:	2600      	movs	r6, #0
 80110f4:	b18c      	cbz	r4, 801111a <_fwalk+0x32>
 80110f6:	68a5      	ldr	r5, [r4, #8]
 80110f8:	6867      	ldr	r7, [r4, #4]
 80110fa:	3f01      	subs	r7, #1
 80110fc:	d40b      	bmi.n	8011116 <_fwalk+0x2e>
 80110fe:	89ab      	ldrh	r3, [r5, #12]
 8011100:	2b01      	cmp	r3, #1
 8011102:	d906      	bls.n	8011112 <_fwalk+0x2a>
 8011104:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011108:	3301      	adds	r3, #1
 801110a:	d002      	beq.n	8011112 <_fwalk+0x2a>
 801110c:	4628      	mov	r0, r5
 801110e:	47c0      	blx	r8
 8011110:	4306      	orrs	r6, r0
 8011112:	3568      	adds	r5, #104	; 0x68
 8011114:	e7f1      	b.n	80110fa <_fwalk+0x12>
 8011116:	6824      	ldr	r4, [r4, #0]
 8011118:	e7ec      	b.n	80110f4 <_fwalk+0xc>
 801111a:	4630      	mov	r0, r6
 801111c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011120 <_fwalk_reent>:
 8011120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011124:	4680      	mov	r8, r0
 8011126:	4689      	mov	r9, r1
 8011128:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801112c:	2600      	movs	r6, #0
 801112e:	b194      	cbz	r4, 8011156 <_fwalk_reent+0x36>
 8011130:	68a5      	ldr	r5, [r4, #8]
 8011132:	6867      	ldr	r7, [r4, #4]
 8011134:	3f01      	subs	r7, #1
 8011136:	d40c      	bmi.n	8011152 <_fwalk_reent+0x32>
 8011138:	89ab      	ldrh	r3, [r5, #12]
 801113a:	2b01      	cmp	r3, #1
 801113c:	d907      	bls.n	801114e <_fwalk_reent+0x2e>
 801113e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011142:	3301      	adds	r3, #1
 8011144:	d003      	beq.n	801114e <_fwalk_reent+0x2e>
 8011146:	4629      	mov	r1, r5
 8011148:	4640      	mov	r0, r8
 801114a:	47c8      	blx	r9
 801114c:	4306      	orrs	r6, r0
 801114e:	3568      	adds	r5, #104	; 0x68
 8011150:	e7f0      	b.n	8011134 <_fwalk_reent+0x14>
 8011152:	6824      	ldr	r4, [r4, #0]
 8011154:	e7eb      	b.n	801112e <_fwalk_reent+0xe>
 8011156:	4630      	mov	r0, r6
 8011158:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801115c <__smakebuf_r>:
 801115c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801115e:	898b      	ldrh	r3, [r1, #12]
 8011160:	b091      	sub	sp, #68	; 0x44
 8011162:	079d      	lsls	r5, r3, #30
 8011164:	4606      	mov	r6, r0
 8011166:	460c      	mov	r4, r1
 8011168:	d425      	bmi.n	80111b6 <__smakebuf_r+0x5a>
 801116a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801116e:	2900      	cmp	r1, #0
 8011170:	da08      	bge.n	8011184 <__smakebuf_r+0x28>
 8011172:	89a3      	ldrh	r3, [r4, #12]
 8011174:	2500      	movs	r5, #0
 8011176:	f013 0f80 	tst.w	r3, #128	; 0x80
 801117a:	bf14      	ite	ne
 801117c:	2740      	movne	r7, #64	; 0x40
 801117e:	f44f 6780 	moveq.w	r7, #1024	; 0x400
 8011182:	e00d      	b.n	80111a0 <__smakebuf_r+0x44>
 8011184:	aa01      	add	r2, sp, #4
 8011186:	f000 fc81 	bl	8011a8c <_fstat_r>
 801118a:	2800      	cmp	r0, #0
 801118c:	dbf1      	blt.n	8011172 <__smakebuf_r+0x16>
 801118e:	9d02      	ldr	r5, [sp, #8]
 8011190:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8011194:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 8011198:	f5a5 5100 	sub.w	r1, r5, #8192	; 0x2000
 801119c:	424d      	negs	r5, r1
 801119e:	414d      	adcs	r5, r1
 80111a0:	4639      	mov	r1, r7
 80111a2:	4630      	mov	r0, r6
 80111a4:	f7ff fbb6 	bl	8010914 <_malloc_r>
 80111a8:	b960      	cbnz	r0, 80111c4 <__smakebuf_r+0x68>
 80111aa:	89a3      	ldrh	r3, [r4, #12]
 80111ac:	059a      	lsls	r2, r3, #22
 80111ae:	d41d      	bmi.n	80111ec <__smakebuf_r+0x90>
 80111b0:	f043 0302 	orr.w	r3, r3, #2
 80111b4:	81a3      	strh	r3, [r4, #12]
 80111b6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80111ba:	6023      	str	r3, [r4, #0]
 80111bc:	6123      	str	r3, [r4, #16]
 80111be:	2301      	movs	r3, #1
 80111c0:	6163      	str	r3, [r4, #20]
 80111c2:	e013      	b.n	80111ec <__smakebuf_r+0x90>
 80111c4:	4b0a      	ldr	r3, [pc, #40]	; (80111f0 <__smakebuf_r+0x94>)
 80111c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80111c8:	89a3      	ldrh	r3, [r4, #12]
 80111ca:	6020      	str	r0, [r4, #0]
 80111cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111d0:	81a3      	strh	r3, [r4, #12]
 80111d2:	6120      	str	r0, [r4, #16]
 80111d4:	6167      	str	r7, [r4, #20]
 80111d6:	b14d      	cbz	r5, 80111ec <__smakebuf_r+0x90>
 80111d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80111dc:	4630      	mov	r0, r6
 80111de:	f000 fc67 	bl	8011ab0 <_isatty_r>
 80111e2:	b118      	cbz	r0, 80111ec <__smakebuf_r+0x90>
 80111e4:	89a3      	ldrh	r3, [r4, #12]
 80111e6:	f043 0301 	orr.w	r3, r3, #1
 80111ea:	81a3      	strh	r3, [r4, #12]
 80111ec:	b011      	add	sp, #68	; 0x44
 80111ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111f0:	08010f51 	.word	0x08010f51

080111f4 <_realloc_r>:
 80111f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111f6:	4607      	mov	r7, r0
 80111f8:	4615      	mov	r5, r2
 80111fa:	460e      	mov	r6, r1
 80111fc:	b921      	cbnz	r1, 8011208 <_realloc_r+0x14>
 80111fe:	4611      	mov	r1, r2
 8011200:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011204:	f7ff bb86 	b.w	8010914 <_malloc_r>
 8011208:	b91a      	cbnz	r2, 8011212 <_realloc_r+0x1e>
 801120a:	f7ff fb3f 	bl	801088c <_free_r>
 801120e:	4628      	mov	r0, r5
 8011210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011212:	f000 fc98 	bl	8011b46 <_malloc_usable_size_r>
 8011216:	4285      	cmp	r5, r0
 8011218:	d90e      	bls.n	8011238 <_realloc_r+0x44>
 801121a:	4629      	mov	r1, r5
 801121c:	4638      	mov	r0, r7
 801121e:	f7ff fb79 	bl	8010914 <_malloc_r>
 8011222:	4604      	mov	r4, r0
 8011224:	b150      	cbz	r0, 801123c <_realloc_r+0x48>
 8011226:	4631      	mov	r1, r6
 8011228:	462a      	mov	r2, r5
 801122a:	f7ff fb1c 	bl	8010866 <memcpy>
 801122e:	4631      	mov	r1, r6
 8011230:	4638      	mov	r0, r7
 8011232:	f7ff fb2b 	bl	801088c <_free_r>
 8011236:	e001      	b.n	801123c <_realloc_r+0x48>
 8011238:	4630      	mov	r0, r6
 801123a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801123c:	4620      	mov	r0, r4
 801123e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011240 <__ssputs_r>:
 8011240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011244:	688e      	ldr	r6, [r1, #8]
 8011246:	4682      	mov	sl, r0
 8011248:	429e      	cmp	r6, r3
 801124a:	460c      	mov	r4, r1
 801124c:	4691      	mov	r9, r2
 801124e:	4698      	mov	r8, r3
 8011250:	d83e      	bhi.n	80112d0 <__ssputs_r+0x90>
 8011252:	898a      	ldrh	r2, [r1, #12]
 8011254:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011258:	d03a      	beq.n	80112d0 <__ssputs_r+0x90>
 801125a:	6825      	ldr	r5, [r4, #0]
 801125c:	6909      	ldr	r1, [r1, #16]
 801125e:	2302      	movs	r3, #2
 8011260:	1a6f      	subs	r7, r5, r1
 8011262:	6965      	ldr	r5, [r4, #20]
 8011264:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011268:	fb95 f5f3 	sdiv	r5, r5, r3
 801126c:	1c7b      	adds	r3, r7, #1
 801126e:	4443      	add	r3, r8
 8011270:	429d      	cmp	r5, r3
 8011272:	bf38      	it	cc
 8011274:	461d      	movcc	r5, r3
 8011276:	0553      	lsls	r3, r2, #21
 8011278:	d50f      	bpl.n	801129a <__ssputs_r+0x5a>
 801127a:	4629      	mov	r1, r5
 801127c:	f7ff fb4a 	bl	8010914 <_malloc_r>
 8011280:	4606      	mov	r6, r0
 8011282:	b198      	cbz	r0, 80112ac <__ssputs_r+0x6c>
 8011284:	463a      	mov	r2, r7
 8011286:	6921      	ldr	r1, [r4, #16]
 8011288:	f7ff faed 	bl	8010866 <memcpy>
 801128c:	89a3      	ldrh	r3, [r4, #12]
 801128e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011296:	81a3      	strh	r3, [r4, #12]
 8011298:	e013      	b.n	80112c2 <__ssputs_r+0x82>
 801129a:	462a      	mov	r2, r5
 801129c:	f7ff ffaa 	bl	80111f4 <_realloc_r>
 80112a0:	4606      	mov	r6, r0
 80112a2:	b970      	cbnz	r0, 80112c2 <__ssputs_r+0x82>
 80112a4:	6921      	ldr	r1, [r4, #16]
 80112a6:	4650      	mov	r0, sl
 80112a8:	f7ff faf0 	bl	801088c <_free_r>
 80112ac:	230c      	movs	r3, #12
 80112ae:	f8ca 3000 	str.w	r3, [sl]
 80112b2:	89a3      	ldrh	r3, [r4, #12]
 80112b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80112b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80112bc:	81a3      	strh	r3, [r4, #12]
 80112be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112c2:	6126      	str	r6, [r4, #16]
 80112c4:	443e      	add	r6, r7
 80112c6:	6026      	str	r6, [r4, #0]
 80112c8:	4646      	mov	r6, r8
 80112ca:	6165      	str	r5, [r4, #20]
 80112cc:	1bed      	subs	r5, r5, r7
 80112ce:	60a5      	str	r5, [r4, #8]
 80112d0:	4546      	cmp	r6, r8
 80112d2:	bf28      	it	cs
 80112d4:	4646      	movcs	r6, r8
 80112d6:	4649      	mov	r1, r9
 80112d8:	4632      	mov	r2, r6
 80112da:	6820      	ldr	r0, [r4, #0]
 80112dc:	f000 fc18 	bl	8011b10 <memmove>
 80112e0:	68a3      	ldr	r3, [r4, #8]
 80112e2:	2000      	movs	r0, #0
 80112e4:	1b9b      	subs	r3, r3, r6
 80112e6:	60a3      	str	r3, [r4, #8]
 80112e8:	6823      	ldr	r3, [r4, #0]
 80112ea:	441e      	add	r6, r3
 80112ec:	6026      	str	r6, [r4, #0]
 80112ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080112f2 <__ssprint_r>:
 80112f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112f6:	4693      	mov	fp, r2
 80112f8:	6892      	ldr	r2, [r2, #8]
 80112fa:	4681      	mov	r9, r0
 80112fc:	460c      	mov	r4, r1
 80112fe:	b34a      	cbz	r2, 8011354 <__ssprint_r+0x62>
 8011300:	2300      	movs	r3, #0
 8011302:	f8db a000 	ldr.w	sl, [fp]
 8011306:	9301      	str	r3, [sp, #4]
 8011308:	461f      	mov	r7, r3
 801130a:	e006      	b.n	801131a <__ssprint_r+0x28>
 801130c:	f8da 3000 	ldr.w	r3, [sl]
 8011310:	f8da 7004 	ldr.w	r7, [sl, #4]
 8011314:	9301      	str	r3, [sp, #4]
 8011316:	f10a 0a08 	add.w	sl, sl, #8
 801131a:	2f00      	cmp	r7, #0
 801131c:	d0f6      	beq.n	801130c <__ssprint_r+0x1a>
 801131e:	68a6      	ldr	r6, [r4, #8]
 8011320:	42b7      	cmp	r7, r6
 8011322:	d360      	bcc.n	80113e6 <__ssprint_r+0xf4>
 8011324:	89a0      	ldrh	r0, [r4, #12]
 8011326:	f410 6f90 	tst.w	r0, #1152	; 0x480
 801132a:	d117      	bne.n	801135c <__ssprint_r+0x6a>
 801132c:	42b7      	cmp	r7, r6
 801132e:	d35a      	bcc.n	80113e6 <__ssprint_r+0xf4>
 8011330:	4632      	mov	r2, r6
 8011332:	9901      	ldr	r1, [sp, #4]
 8011334:	6820      	ldr	r0, [r4, #0]
 8011336:	f000 fbeb 	bl	8011b10 <memmove>
 801133a:	68a2      	ldr	r2, [r4, #8]
 801133c:	1b92      	subs	r2, r2, r6
 801133e:	60a2      	str	r2, [r4, #8]
 8011340:	6822      	ldr	r2, [r4, #0]
 8011342:	4416      	add	r6, r2
 8011344:	f8db 2008 	ldr.w	r2, [fp, #8]
 8011348:	6026      	str	r6, [r4, #0]
 801134a:	1bd7      	subs	r7, r2, r7
 801134c:	f8cb 7008 	str.w	r7, [fp, #8]
 8011350:	2f00      	cmp	r7, #0
 8011352:	d1db      	bne.n	801130c <__ssprint_r+0x1a>
 8011354:	2000      	movs	r0, #0
 8011356:	f8cb 0004 	str.w	r0, [fp, #4]
 801135a:	e046      	b.n	80113ea <__ssprint_r+0xf8>
 801135c:	6825      	ldr	r5, [r4, #0]
 801135e:	6921      	ldr	r1, [r4, #16]
 8011360:	2302      	movs	r3, #2
 8011362:	ebc1 0805 	rsb	r8, r1, r5
 8011366:	6965      	ldr	r5, [r4, #20]
 8011368:	f108 0201 	add.w	r2, r8, #1
 801136c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011370:	fb95 f5f3 	sdiv	r5, r5, r3
 8011374:	443a      	add	r2, r7
 8011376:	4295      	cmp	r5, r2
 8011378:	bf38      	it	cc
 801137a:	4615      	movcc	r5, r2
 801137c:	0543      	lsls	r3, r0, #21
 801137e:	d510      	bpl.n	80113a2 <__ssprint_r+0xb0>
 8011380:	4629      	mov	r1, r5
 8011382:	4648      	mov	r0, r9
 8011384:	f7ff fac6 	bl	8010914 <_malloc_r>
 8011388:	4606      	mov	r6, r0
 801138a:	b1a0      	cbz	r0, 80113b6 <__ssprint_r+0xc4>
 801138c:	4642      	mov	r2, r8
 801138e:	6921      	ldr	r1, [r4, #16]
 8011390:	f7ff fa69 	bl	8010866 <memcpy>
 8011394:	89a2      	ldrh	r2, [r4, #12]
 8011396:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 801139a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801139e:	81a2      	strh	r2, [r4, #12]
 80113a0:	e018      	b.n	80113d4 <__ssprint_r+0xe2>
 80113a2:	462a      	mov	r2, r5
 80113a4:	4648      	mov	r0, r9
 80113a6:	f7ff ff25 	bl	80111f4 <_realloc_r>
 80113aa:	4606      	mov	r6, r0
 80113ac:	b990      	cbnz	r0, 80113d4 <__ssprint_r+0xe2>
 80113ae:	6921      	ldr	r1, [r4, #16]
 80113b0:	4648      	mov	r0, r9
 80113b2:	f7ff fa6b 	bl	801088c <_free_r>
 80113b6:	220c      	movs	r2, #12
 80113b8:	f8c9 2000 	str.w	r2, [r9]
 80113bc:	89a2      	ldrh	r2, [r4, #12]
 80113be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80113c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80113c6:	81a2      	strh	r2, [r4, #12]
 80113c8:	2200      	movs	r2, #0
 80113ca:	f8cb 2008 	str.w	r2, [fp, #8]
 80113ce:	f8cb 2004 	str.w	r2, [fp, #4]
 80113d2:	e00a      	b.n	80113ea <__ssprint_r+0xf8>
 80113d4:	6126      	str	r6, [r4, #16]
 80113d6:	6165      	str	r5, [r4, #20]
 80113d8:	4446      	add	r6, r8
 80113da:	ebc8 0505 	rsb	r5, r8, r5
 80113de:	6026      	str	r6, [r4, #0]
 80113e0:	60a5      	str	r5, [r4, #8]
 80113e2:	463e      	mov	r6, r7
 80113e4:	e7a2      	b.n	801132c <__ssprint_r+0x3a>
 80113e6:	463e      	mov	r6, r7
 80113e8:	e7a2      	b.n	8011330 <__ssprint_r+0x3e>
 80113ea:	b003      	add	sp, #12
 80113ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080113f0 <_svfiprintf_r>:
 80113f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113f4:	b09d      	sub	sp, #116	; 0x74
 80113f6:	9303      	str	r3, [sp, #12]
 80113f8:	898b      	ldrh	r3, [r1, #12]
 80113fa:	4680      	mov	r8, r0
 80113fc:	061c      	lsls	r4, r3, #24
 80113fe:	460d      	mov	r5, r1
 8011400:	4616      	mov	r6, r2
 8011402:	d50d      	bpl.n	8011420 <_svfiprintf_r+0x30>
 8011404:	690b      	ldr	r3, [r1, #16]
 8011406:	b95b      	cbnz	r3, 8011420 <_svfiprintf_r+0x30>
 8011408:	2140      	movs	r1, #64	; 0x40
 801140a:	f7ff fa83 	bl	8010914 <_malloc_r>
 801140e:	6028      	str	r0, [r5, #0]
 8011410:	6128      	str	r0, [r5, #16]
 8011412:	b918      	cbnz	r0, 801141c <_svfiprintf_r+0x2c>
 8011414:	230c      	movs	r3, #12
 8011416:	f8c8 3000 	str.w	r3, [r8]
 801141a:	e0cd      	b.n	80115b8 <_svfiprintf_r+0x1c8>
 801141c:	2340      	movs	r3, #64	; 0x40
 801141e:	616b      	str	r3, [r5, #20]
 8011420:	2300      	movs	r3, #0
 8011422:	9309      	str	r3, [sp, #36]	; 0x24
 8011424:	2320      	movs	r3, #32
 8011426:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801142a:	f8df b19c 	ldr.w	fp, [pc, #412]	; 80115c8 <_svfiprintf_r+0x1d8>
 801142e:	2330      	movs	r3, #48	; 0x30
 8011430:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011434:	4637      	mov	r7, r6
 8011436:	463c      	mov	r4, r7
 8011438:	f814 3b01 	ldrb.w	r3, [r4], #1
 801143c:	b91b      	cbnz	r3, 8011446 <_svfiprintf_r+0x56>
 801143e:	ebb7 0906 	subs.w	r9, r7, r6
 8011442:	d010      	beq.n	8011466 <_svfiprintf_r+0x76>
 8011444:	e003      	b.n	801144e <_svfiprintf_r+0x5e>
 8011446:	2b25      	cmp	r3, #37	; 0x25
 8011448:	d0f9      	beq.n	801143e <_svfiprintf_r+0x4e>
 801144a:	4627      	mov	r7, r4
 801144c:	e7f3      	b.n	8011436 <_svfiprintf_r+0x46>
 801144e:	464b      	mov	r3, r9
 8011450:	4632      	mov	r2, r6
 8011452:	4629      	mov	r1, r5
 8011454:	4640      	mov	r0, r8
 8011456:	f7ff fef3 	bl	8011240 <__ssputs_r>
 801145a:	3001      	adds	r0, #1
 801145c:	f000 80a7 	beq.w	80115ae <_svfiprintf_r+0x1be>
 8011460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011462:	444b      	add	r3, r9
 8011464:	9309      	str	r3, [sp, #36]	; 0x24
 8011466:	783b      	ldrb	r3, [r7, #0]
 8011468:	2b00      	cmp	r3, #0
 801146a:	f000 80a0 	beq.w	80115ae <_svfiprintf_r+0x1be>
 801146e:	2300      	movs	r3, #0
 8011470:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011474:	9304      	str	r3, [sp, #16]
 8011476:	9307      	str	r3, [sp, #28]
 8011478:	9205      	str	r2, [sp, #20]
 801147a:	9306      	str	r3, [sp, #24]
 801147c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011480:	931a      	str	r3, [sp, #104]	; 0x68
 8011482:	2601      	movs	r6, #1
 8011484:	2205      	movs	r2, #5
 8011486:	7821      	ldrb	r1, [r4, #0]
 8011488:	484e      	ldr	r0, [pc, #312]	; (80115c4 <_svfiprintf_r+0x1d4>)
 801148a:	f000 fb33 	bl	8011af4 <memchr>
 801148e:	1c67      	adds	r7, r4, #1
 8011490:	9b04      	ldr	r3, [sp, #16]
 8011492:	b138      	cbz	r0, 80114a4 <_svfiprintf_r+0xb4>
 8011494:	4a4b      	ldr	r2, [pc, #300]	; (80115c4 <_svfiprintf_r+0x1d4>)
 8011496:	463c      	mov	r4, r7
 8011498:	1a80      	subs	r0, r0, r2
 801149a:	fa06 f000 	lsl.w	r0, r6, r0
 801149e:	4318      	orrs	r0, r3
 80114a0:	9004      	str	r0, [sp, #16]
 80114a2:	e7ef      	b.n	8011484 <_svfiprintf_r+0x94>
 80114a4:	06d9      	lsls	r1, r3, #27
 80114a6:	bf44      	itt	mi
 80114a8:	2220      	movmi	r2, #32
 80114aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80114ae:	071a      	lsls	r2, r3, #28
 80114b0:	bf44      	itt	mi
 80114b2:	222b      	movmi	r2, #43	; 0x2b
 80114b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80114b8:	7822      	ldrb	r2, [r4, #0]
 80114ba:	2a2a      	cmp	r2, #42	; 0x2a
 80114bc:	d003      	beq.n	80114c6 <_svfiprintf_r+0xd6>
 80114be:	9a07      	ldr	r2, [sp, #28]
 80114c0:	2100      	movs	r1, #0
 80114c2:	200a      	movs	r0, #10
 80114c4:	e00b      	b.n	80114de <_svfiprintf_r+0xee>
 80114c6:	9a03      	ldr	r2, [sp, #12]
 80114c8:	1d11      	adds	r1, r2, #4
 80114ca:	6812      	ldr	r2, [r2, #0]
 80114cc:	9103      	str	r1, [sp, #12]
 80114ce:	2a00      	cmp	r2, #0
 80114d0:	da10      	bge.n	80114f4 <_svfiprintf_r+0x104>
 80114d2:	4252      	negs	r2, r2
 80114d4:	f043 0002 	orr.w	r0, r3, #2
 80114d8:	9207      	str	r2, [sp, #28]
 80114da:	9004      	str	r0, [sp, #16]
 80114dc:	e00b      	b.n	80114f6 <_svfiprintf_r+0x106>
 80114de:	4627      	mov	r7, r4
 80114e0:	783b      	ldrb	r3, [r7, #0]
 80114e2:	3401      	adds	r4, #1
 80114e4:	3b30      	subs	r3, #48	; 0x30
 80114e6:	2b09      	cmp	r3, #9
 80114e8:	d803      	bhi.n	80114f2 <_svfiprintf_r+0x102>
 80114ea:	fb00 3202 	mla	r2, r0, r2, r3
 80114ee:	2101      	movs	r1, #1
 80114f0:	e7f5      	b.n	80114de <_svfiprintf_r+0xee>
 80114f2:	b101      	cbz	r1, 80114f6 <_svfiprintf_r+0x106>
 80114f4:	9207      	str	r2, [sp, #28]
 80114f6:	783b      	ldrb	r3, [r7, #0]
 80114f8:	2b2e      	cmp	r3, #46	; 0x2e
 80114fa:	d11e      	bne.n	801153a <_svfiprintf_r+0x14a>
 80114fc:	787b      	ldrb	r3, [r7, #1]
 80114fe:	2b2a      	cmp	r3, #42	; 0x2a
 8011500:	d10a      	bne.n	8011518 <_svfiprintf_r+0x128>
 8011502:	9b03      	ldr	r3, [sp, #12]
 8011504:	3702      	adds	r7, #2
 8011506:	1d1a      	adds	r2, r3, #4
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	9203      	str	r2, [sp, #12]
 801150c:	2b00      	cmp	r3, #0
 801150e:	bfb8      	it	lt
 8011510:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011514:	9305      	str	r3, [sp, #20]
 8011516:	e010      	b.n	801153a <_svfiprintf_r+0x14a>
 8011518:	2300      	movs	r3, #0
 801151a:	4619      	mov	r1, r3
 801151c:	9305      	str	r3, [sp, #20]
 801151e:	1c78      	adds	r0, r7, #1
 8011520:	240a      	movs	r4, #10
 8011522:	4607      	mov	r7, r0
 8011524:	783a      	ldrb	r2, [r7, #0]
 8011526:	3001      	adds	r0, #1
 8011528:	3a30      	subs	r2, #48	; 0x30
 801152a:	2a09      	cmp	r2, #9
 801152c:	d803      	bhi.n	8011536 <_svfiprintf_r+0x146>
 801152e:	fb04 2101 	mla	r1, r4, r1, r2
 8011532:	2301      	movs	r3, #1
 8011534:	e7f5      	b.n	8011522 <_svfiprintf_r+0x132>
 8011536:	b103      	cbz	r3, 801153a <_svfiprintf_r+0x14a>
 8011538:	9105      	str	r1, [sp, #20]
 801153a:	2203      	movs	r2, #3
 801153c:	7839      	ldrb	r1, [r7, #0]
 801153e:	4822      	ldr	r0, [pc, #136]	; (80115c8 <_svfiprintf_r+0x1d8>)
 8011540:	f000 fad8 	bl	8011af4 <memchr>
 8011544:	b140      	cbz	r0, 8011558 <_svfiprintf_r+0x168>
 8011546:	2340      	movs	r3, #64	; 0x40
 8011548:	ebcb 0000 	rsb	r0, fp, r0
 801154c:	fa03 f000 	lsl.w	r0, r3, r0
 8011550:	9b04      	ldr	r3, [sp, #16]
 8011552:	3701      	adds	r7, #1
 8011554:	4318      	orrs	r0, r3
 8011556:	9004      	str	r0, [sp, #16]
 8011558:	7839      	ldrb	r1, [r7, #0]
 801155a:	2206      	movs	r2, #6
 801155c:	481b      	ldr	r0, [pc, #108]	; (80115cc <_svfiprintf_r+0x1dc>)
 801155e:	1c7e      	adds	r6, r7, #1
 8011560:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011564:	f000 fac6 	bl	8011af4 <memchr>
 8011568:	b188      	cbz	r0, 801158e <_svfiprintf_r+0x19e>
 801156a:	4b19      	ldr	r3, [pc, #100]	; (80115d0 <_svfiprintf_r+0x1e0>)
 801156c:	b933      	cbnz	r3, 801157c <_svfiprintf_r+0x18c>
 801156e:	9b03      	ldr	r3, [sp, #12]
 8011570:	3307      	adds	r3, #7
 8011572:	f023 0307 	bic.w	r3, r3, #7
 8011576:	3308      	adds	r3, #8
 8011578:	9303      	str	r3, [sp, #12]
 801157a:	e014      	b.n	80115a6 <_svfiprintf_r+0x1b6>
 801157c:	ab03      	add	r3, sp, #12
 801157e:	9300      	str	r3, [sp, #0]
 8011580:	462a      	mov	r2, r5
 8011582:	4b14      	ldr	r3, [pc, #80]	; (80115d4 <_svfiprintf_r+0x1e4>)
 8011584:	a904      	add	r1, sp, #16
 8011586:	4640      	mov	r0, r8
 8011588:	f3af 8000 	nop.w
 801158c:	e007      	b.n	801159e <_svfiprintf_r+0x1ae>
 801158e:	ab03      	add	r3, sp, #12
 8011590:	9300      	str	r3, [sp, #0]
 8011592:	462a      	mov	r2, r5
 8011594:	4b0f      	ldr	r3, [pc, #60]	; (80115d4 <_svfiprintf_r+0x1e4>)
 8011596:	a904      	add	r1, sp, #16
 8011598:	4640      	mov	r0, r8
 801159a:	f000 f893 	bl	80116c4 <_printf_i>
 801159e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80115a2:	4682      	mov	sl, r0
 80115a4:	d003      	beq.n	80115ae <_svfiprintf_r+0x1be>
 80115a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115a8:	4453      	add	r3, sl
 80115aa:	9309      	str	r3, [sp, #36]	; 0x24
 80115ac:	e742      	b.n	8011434 <_svfiprintf_r+0x44>
 80115ae:	89ab      	ldrh	r3, [r5, #12]
 80115b0:	065b      	lsls	r3, r3, #25
 80115b2:	d401      	bmi.n	80115b8 <_svfiprintf_r+0x1c8>
 80115b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80115b6:	e001      	b.n	80115bc <_svfiprintf_r+0x1cc>
 80115b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80115bc:	b01d      	add	sp, #116	; 0x74
 80115be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115c2:	bf00      	nop
 80115c4:	08013504 	.word	0x08013504
 80115c8:	0801350a 	.word	0x0801350a
 80115cc:	0801350e 	.word	0x0801350e
 80115d0:	00000000 	.word	0x00000000
 80115d4:	08011241 	.word	0x08011241

080115d8 <_printf_common>:
 80115d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115dc:	4691      	mov	r9, r2
 80115de:	461f      	mov	r7, r3
 80115e0:	690a      	ldr	r2, [r1, #16]
 80115e2:	688b      	ldr	r3, [r1, #8]
 80115e4:	4606      	mov	r6, r0
 80115e6:	4293      	cmp	r3, r2
 80115e8:	bfb8      	it	lt
 80115ea:	4613      	movlt	r3, r2
 80115ec:	f8c9 3000 	str.w	r3, [r9]
 80115f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80115f4:	460c      	mov	r4, r1
 80115f6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80115fa:	b112      	cbz	r2, 8011602 <_printf_common+0x2a>
 80115fc:	3301      	adds	r3, #1
 80115fe:	f8c9 3000 	str.w	r3, [r9]
 8011602:	6823      	ldr	r3, [r4, #0]
 8011604:	0699      	lsls	r1, r3, #26
 8011606:	bf42      	ittt	mi
 8011608:	f8d9 3000 	ldrmi.w	r3, [r9]
 801160c:	3302      	addmi	r3, #2
 801160e:	f8c9 3000 	strmi.w	r3, [r9]
 8011612:	6825      	ldr	r5, [r4, #0]
 8011614:	f015 0506 	ands.w	r5, r5, #6
 8011618:	d110      	bne.n	801163c <_printf_common+0x64>
 801161a:	f104 0a19 	add.w	sl, r4, #25
 801161e:	e007      	b.n	8011630 <_printf_common+0x58>
 8011620:	2301      	movs	r3, #1
 8011622:	4652      	mov	r2, sl
 8011624:	4639      	mov	r1, r7
 8011626:	4630      	mov	r0, r6
 8011628:	47c0      	blx	r8
 801162a:	3001      	adds	r0, #1
 801162c:	d01a      	beq.n	8011664 <_printf_common+0x8c>
 801162e:	3501      	adds	r5, #1
 8011630:	68e3      	ldr	r3, [r4, #12]
 8011632:	f8d9 2000 	ldr.w	r2, [r9]
 8011636:	1a9b      	subs	r3, r3, r2
 8011638:	429d      	cmp	r5, r3
 801163a:	dbf1      	blt.n	8011620 <_printf_common+0x48>
 801163c:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011640:	6822      	ldr	r2, [r4, #0]
 8011642:	3300      	adds	r3, #0
 8011644:	bf18      	it	ne
 8011646:	2301      	movne	r3, #1
 8011648:	0692      	lsls	r2, r2, #26
 801164a:	d50f      	bpl.n	801166c <_printf_common+0x94>
 801164c:	18e1      	adds	r1, r4, r3
 801164e:	2030      	movs	r0, #48	; 0x30
 8011650:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011654:	1c5a      	adds	r2, r3, #1
 8011656:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801165a:	4422      	add	r2, r4
 801165c:	3302      	adds	r3, #2
 801165e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011662:	e003      	b.n	801166c <_printf_common+0x94>
 8011664:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801166c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011670:	4639      	mov	r1, r7
 8011672:	4630      	mov	r0, r6
 8011674:	47c0      	blx	r8
 8011676:	3001      	adds	r0, #1
 8011678:	d0f4      	beq.n	8011664 <_printf_common+0x8c>
 801167a:	6822      	ldr	r2, [r4, #0]
 801167c:	f8d9 5000 	ldr.w	r5, [r9]
 8011680:	68e3      	ldr	r3, [r4, #12]
 8011682:	f002 0206 	and.w	r2, r2, #6
 8011686:	2a04      	cmp	r2, #4
 8011688:	bf08      	it	eq
 801168a:	1b5d      	subeq	r5, r3, r5
 801168c:	6922      	ldr	r2, [r4, #16]
 801168e:	68a3      	ldr	r3, [r4, #8]
 8011690:	bf0c      	ite	eq
 8011692:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011696:	2500      	movne	r5, #0
 8011698:	4293      	cmp	r3, r2
 801169a:	bfc4      	itt	gt
 801169c:	1a9b      	subgt	r3, r3, r2
 801169e:	18ed      	addgt	r5, r5, r3
 80116a0:	f04f 0900 	mov.w	r9, #0
 80116a4:	341a      	adds	r4, #26
 80116a6:	454d      	cmp	r5, r9
 80116a8:	d009      	beq.n	80116be <_printf_common+0xe6>
 80116aa:	2301      	movs	r3, #1
 80116ac:	4622      	mov	r2, r4
 80116ae:	4639      	mov	r1, r7
 80116b0:	4630      	mov	r0, r6
 80116b2:	47c0      	blx	r8
 80116b4:	3001      	adds	r0, #1
 80116b6:	d0d5      	beq.n	8011664 <_printf_common+0x8c>
 80116b8:	f109 0901 	add.w	r9, r9, #1
 80116bc:	e7f3      	b.n	80116a6 <_printf_common+0xce>
 80116be:	2000      	movs	r0, #0
 80116c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080116c4 <_printf_i>:
 80116c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80116c8:	4617      	mov	r7, r2
 80116ca:	7e0a      	ldrb	r2, [r1, #24]
 80116cc:	b085      	sub	sp, #20
 80116ce:	2a6e      	cmp	r2, #110	; 0x6e
 80116d0:	4698      	mov	r8, r3
 80116d2:	4606      	mov	r6, r0
 80116d4:	460c      	mov	r4, r1
 80116d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80116d8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80116dc:	f000 80ae 	beq.w	801183c <_printf_i+0x178>
 80116e0:	d811      	bhi.n	8011706 <_printf_i+0x42>
 80116e2:	2a63      	cmp	r2, #99	; 0x63
 80116e4:	d022      	beq.n	801172c <_printf_i+0x68>
 80116e6:	d809      	bhi.n	80116fc <_printf_i+0x38>
 80116e8:	2a00      	cmp	r2, #0
 80116ea:	f000 80bb 	beq.w	8011864 <_printf_i+0x1a0>
 80116ee:	2a58      	cmp	r2, #88	; 0x58
 80116f0:	f040 80ca 	bne.w	8011888 <_printf_i+0x1c4>
 80116f4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80116f8:	4983      	ldr	r1, [pc, #524]	; (8011908 <_printf_i+0x244>)
 80116fa:	e055      	b.n	80117a8 <_printf_i+0xe4>
 80116fc:	2a64      	cmp	r2, #100	; 0x64
 80116fe:	d01e      	beq.n	801173e <_printf_i+0x7a>
 8011700:	2a69      	cmp	r2, #105	; 0x69
 8011702:	d01c      	beq.n	801173e <_printf_i+0x7a>
 8011704:	e0c0      	b.n	8011888 <_printf_i+0x1c4>
 8011706:	2a73      	cmp	r2, #115	; 0x73
 8011708:	f000 80b0 	beq.w	801186c <_printf_i+0x1a8>
 801170c:	d809      	bhi.n	8011722 <_printf_i+0x5e>
 801170e:	2a6f      	cmp	r2, #111	; 0x6f
 8011710:	d02e      	beq.n	8011770 <_printf_i+0xac>
 8011712:	2a70      	cmp	r2, #112	; 0x70
 8011714:	f040 80b8 	bne.w	8011888 <_printf_i+0x1c4>
 8011718:	680a      	ldr	r2, [r1, #0]
 801171a:	f042 0220 	orr.w	r2, r2, #32
 801171e:	600a      	str	r2, [r1, #0]
 8011720:	e03e      	b.n	80117a0 <_printf_i+0xdc>
 8011722:	2a75      	cmp	r2, #117	; 0x75
 8011724:	d024      	beq.n	8011770 <_printf_i+0xac>
 8011726:	2a78      	cmp	r2, #120	; 0x78
 8011728:	d03a      	beq.n	80117a0 <_printf_i+0xdc>
 801172a:	e0ad      	b.n	8011888 <_printf_i+0x1c4>
 801172c:	681a      	ldr	r2, [r3, #0]
 801172e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8011732:	1d11      	adds	r1, r2, #4
 8011734:	6019      	str	r1, [r3, #0]
 8011736:	6813      	ldr	r3, [r2, #0]
 8011738:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801173c:	e0a8      	b.n	8011890 <_printf_i+0x1cc>
 801173e:	6821      	ldr	r1, [r4, #0]
 8011740:	681a      	ldr	r2, [r3, #0]
 8011742:	f011 0f80 	tst.w	r1, #128	; 0x80
 8011746:	d002      	beq.n	801174e <_printf_i+0x8a>
 8011748:	1d11      	adds	r1, r2, #4
 801174a:	6019      	str	r1, [r3, #0]
 801174c:	e008      	b.n	8011760 <_printf_i+0x9c>
 801174e:	f011 0f40 	tst.w	r1, #64	; 0x40
 8011752:	f102 0104 	add.w	r1, r2, #4
 8011756:	6019      	str	r1, [r3, #0]
 8011758:	d002      	beq.n	8011760 <_printf_i+0x9c>
 801175a:	f9b2 3000 	ldrsh.w	r3, [r2]
 801175e:	e000      	b.n	8011762 <_printf_i+0x9e>
 8011760:	6813      	ldr	r3, [r2, #0]
 8011762:	2b00      	cmp	r3, #0
 8011764:	da3c      	bge.n	80117e0 <_printf_i+0x11c>
 8011766:	222d      	movs	r2, #45	; 0x2d
 8011768:	425b      	negs	r3, r3
 801176a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801176e:	e037      	b.n	80117e0 <_printf_i+0x11c>
 8011770:	6821      	ldr	r1, [r4, #0]
 8011772:	681a      	ldr	r2, [r3, #0]
 8011774:	f011 0f80 	tst.w	r1, #128	; 0x80
 8011778:	d002      	beq.n	8011780 <_printf_i+0xbc>
 801177a:	1d11      	adds	r1, r2, #4
 801177c:	6019      	str	r1, [r3, #0]
 801177e:	e007      	b.n	8011790 <_printf_i+0xcc>
 8011780:	f011 0f40 	tst.w	r1, #64	; 0x40
 8011784:	f102 0104 	add.w	r1, r2, #4
 8011788:	6019      	str	r1, [r3, #0]
 801178a:	d001      	beq.n	8011790 <_printf_i+0xcc>
 801178c:	8813      	ldrh	r3, [r2, #0]
 801178e:	e000      	b.n	8011792 <_printf_i+0xce>
 8011790:	6813      	ldr	r3, [r2, #0]
 8011792:	7e22      	ldrb	r2, [r4, #24]
 8011794:	495c      	ldr	r1, [pc, #368]	; (8011908 <_printf_i+0x244>)
 8011796:	2a6f      	cmp	r2, #111	; 0x6f
 8011798:	bf14      	ite	ne
 801179a:	220a      	movne	r2, #10
 801179c:	2208      	moveq	r2, #8
 801179e:	e01b      	b.n	80117d8 <_printf_i+0x114>
 80117a0:	2278      	movs	r2, #120	; 0x78
 80117a2:	495a      	ldr	r1, [pc, #360]	; (801190c <_printf_i+0x248>)
 80117a4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80117a8:	6822      	ldr	r2, [r4, #0]
 80117aa:	6818      	ldr	r0, [r3, #0]
 80117ac:	f012 0f80 	tst.w	r2, #128	; 0x80
 80117b0:	f100 0504 	add.w	r5, r0, #4
 80117b4:	601d      	str	r5, [r3, #0]
 80117b6:	d103      	bne.n	80117c0 <_printf_i+0xfc>
 80117b8:	0655      	lsls	r5, r2, #25
 80117ba:	d501      	bpl.n	80117c0 <_printf_i+0xfc>
 80117bc:	8803      	ldrh	r3, [r0, #0]
 80117be:	e000      	b.n	80117c2 <_printf_i+0xfe>
 80117c0:	6803      	ldr	r3, [r0, #0]
 80117c2:	07d0      	lsls	r0, r2, #31
 80117c4:	bf44      	itt	mi
 80117c6:	f042 0220 	orrmi.w	r2, r2, #32
 80117ca:	6022      	strmi	r2, [r4, #0]
 80117cc:	b91b      	cbnz	r3, 80117d6 <_printf_i+0x112>
 80117ce:	6822      	ldr	r2, [r4, #0]
 80117d0:	f022 0220 	bic.w	r2, r2, #32
 80117d4:	6022      	str	r2, [r4, #0]
 80117d6:	2210      	movs	r2, #16
 80117d8:	2000      	movs	r0, #0
 80117da:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80117de:	e001      	b.n	80117e4 <_printf_i+0x120>
 80117e0:	4949      	ldr	r1, [pc, #292]	; (8011908 <_printf_i+0x244>)
 80117e2:	220a      	movs	r2, #10
 80117e4:	6865      	ldr	r5, [r4, #4]
 80117e6:	2d00      	cmp	r5, #0
 80117e8:	60a5      	str	r5, [r4, #8]
 80117ea:	db08      	blt.n	80117fe <_printf_i+0x13a>
 80117ec:	6820      	ldr	r0, [r4, #0]
 80117ee:	f020 0004 	bic.w	r0, r0, #4
 80117f2:	6020      	str	r0, [r4, #0]
 80117f4:	b92b      	cbnz	r3, 8011802 <_printf_i+0x13e>
 80117f6:	2d00      	cmp	r5, #0
 80117f8:	d17d      	bne.n	80118f6 <_printf_i+0x232>
 80117fa:	4675      	mov	r5, lr
 80117fc:	e00c      	b.n	8011818 <_printf_i+0x154>
 80117fe:	2b00      	cmp	r3, #0
 8011800:	d079      	beq.n	80118f6 <_printf_i+0x232>
 8011802:	4675      	mov	r5, lr
 8011804:	fbb3 f0f2 	udiv	r0, r3, r2
 8011808:	fb02 3310 	mls	r3, r2, r0, r3
 801180c:	5ccb      	ldrb	r3, [r1, r3]
 801180e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011812:	4603      	mov	r3, r0
 8011814:	2800      	cmp	r0, #0
 8011816:	d1f5      	bne.n	8011804 <_printf_i+0x140>
 8011818:	2a08      	cmp	r2, #8
 801181a:	d10b      	bne.n	8011834 <_printf_i+0x170>
 801181c:	6823      	ldr	r3, [r4, #0]
 801181e:	07da      	lsls	r2, r3, #31
 8011820:	d508      	bpl.n	8011834 <_printf_i+0x170>
 8011822:	6923      	ldr	r3, [r4, #16]
 8011824:	6862      	ldr	r2, [r4, #4]
 8011826:	429a      	cmp	r2, r3
 8011828:	bfde      	ittt	le
 801182a:	2330      	movle	r3, #48	; 0x30
 801182c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011830:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011834:	ebc5 030e 	rsb	r3, r5, lr
 8011838:	6123      	str	r3, [r4, #16]
 801183a:	e02e      	b.n	801189a <_printf_i+0x1d6>
 801183c:	6808      	ldr	r0, [r1, #0]
 801183e:	681a      	ldr	r2, [r3, #0]
 8011840:	f010 0f80 	tst.w	r0, #128	; 0x80
 8011844:	6949      	ldr	r1, [r1, #20]
 8011846:	d003      	beq.n	8011850 <_printf_i+0x18c>
 8011848:	1d10      	adds	r0, r2, #4
 801184a:	6018      	str	r0, [r3, #0]
 801184c:	6813      	ldr	r3, [r2, #0]
 801184e:	e008      	b.n	8011862 <_printf_i+0x19e>
 8011850:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011854:	f102 0004 	add.w	r0, r2, #4
 8011858:	6018      	str	r0, [r3, #0]
 801185a:	6813      	ldr	r3, [r2, #0]
 801185c:	d001      	beq.n	8011862 <_printf_i+0x19e>
 801185e:	8019      	strh	r1, [r3, #0]
 8011860:	e000      	b.n	8011864 <_printf_i+0x1a0>
 8011862:	6019      	str	r1, [r3, #0]
 8011864:	2300      	movs	r3, #0
 8011866:	6123      	str	r3, [r4, #16]
 8011868:	4675      	mov	r5, lr
 801186a:	e016      	b.n	801189a <_printf_i+0x1d6>
 801186c:	681a      	ldr	r2, [r3, #0]
 801186e:	1d11      	adds	r1, r2, #4
 8011870:	6019      	str	r1, [r3, #0]
 8011872:	6815      	ldr	r5, [r2, #0]
 8011874:	2100      	movs	r1, #0
 8011876:	6862      	ldr	r2, [r4, #4]
 8011878:	4628      	mov	r0, r5
 801187a:	f000 f93b 	bl	8011af4 <memchr>
 801187e:	b108      	cbz	r0, 8011884 <_printf_i+0x1c0>
 8011880:	1b40      	subs	r0, r0, r5
 8011882:	6060      	str	r0, [r4, #4]
 8011884:	6863      	ldr	r3, [r4, #4]
 8011886:	e004      	b.n	8011892 <_printf_i+0x1ce>
 8011888:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801188c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8011890:	2301      	movs	r3, #1
 8011892:	6123      	str	r3, [r4, #16]
 8011894:	2300      	movs	r3, #0
 8011896:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801189a:	f8cd 8000 	str.w	r8, [sp]
 801189e:	463b      	mov	r3, r7
 80118a0:	aa03      	add	r2, sp, #12
 80118a2:	4621      	mov	r1, r4
 80118a4:	4630      	mov	r0, r6
 80118a6:	f7ff fe97 	bl	80115d8 <_printf_common>
 80118aa:	3001      	adds	r0, #1
 80118ac:	d102      	bne.n	80118b4 <_printf_i+0x1f0>
 80118ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80118b2:	e026      	b.n	8011902 <_printf_i+0x23e>
 80118b4:	6923      	ldr	r3, [r4, #16]
 80118b6:	462a      	mov	r2, r5
 80118b8:	4639      	mov	r1, r7
 80118ba:	4630      	mov	r0, r6
 80118bc:	47c0      	blx	r8
 80118be:	3001      	adds	r0, #1
 80118c0:	d0f5      	beq.n	80118ae <_printf_i+0x1ea>
 80118c2:	6823      	ldr	r3, [r4, #0]
 80118c4:	079b      	lsls	r3, r3, #30
 80118c6:	d510      	bpl.n	80118ea <_printf_i+0x226>
 80118c8:	2500      	movs	r5, #0
 80118ca:	f104 0919 	add.w	r9, r4, #25
 80118ce:	e007      	b.n	80118e0 <_printf_i+0x21c>
 80118d0:	2301      	movs	r3, #1
 80118d2:	464a      	mov	r2, r9
 80118d4:	4639      	mov	r1, r7
 80118d6:	4630      	mov	r0, r6
 80118d8:	47c0      	blx	r8
 80118da:	3001      	adds	r0, #1
 80118dc:	d0e7      	beq.n	80118ae <_printf_i+0x1ea>
 80118de:	3501      	adds	r5, #1
 80118e0:	68e3      	ldr	r3, [r4, #12]
 80118e2:	9a03      	ldr	r2, [sp, #12]
 80118e4:	1a9b      	subs	r3, r3, r2
 80118e6:	429d      	cmp	r5, r3
 80118e8:	dbf2      	blt.n	80118d0 <_printf_i+0x20c>
 80118ea:	68e0      	ldr	r0, [r4, #12]
 80118ec:	9b03      	ldr	r3, [sp, #12]
 80118ee:	4298      	cmp	r0, r3
 80118f0:	bfb8      	it	lt
 80118f2:	4618      	movlt	r0, r3
 80118f4:	e005      	b.n	8011902 <_printf_i+0x23e>
 80118f6:	780b      	ldrb	r3, [r1, #0]
 80118f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80118fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011900:	e78a      	b.n	8011818 <_printf_i+0x154>
 8011902:	b005      	add	sp, #20
 8011904:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011908:	08013515 	.word	0x08013515
 801190c:	08013526 	.word	0x08013526

08011910 <cleanup_glue>:
 8011910:	b538      	push	{r3, r4, r5, lr}
 8011912:	460c      	mov	r4, r1
 8011914:	6809      	ldr	r1, [r1, #0]
 8011916:	4605      	mov	r5, r0
 8011918:	b109      	cbz	r1, 801191e <cleanup_glue+0xe>
 801191a:	f7ff fff9 	bl	8011910 <cleanup_glue>
 801191e:	4621      	mov	r1, r4
 8011920:	4628      	mov	r0, r5
 8011922:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011926:	f7fe bfb1 	b.w	801088c <_free_r>
	...

0801192c <_reclaim_reent>:
 801192c:	4b2b      	ldr	r3, [pc, #172]	; (80119dc <_reclaim_reent+0xb0>)
 801192e:	b570      	push	{r4, r5, r6, lr}
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	4604      	mov	r4, r0
 8011934:	4283      	cmp	r3, r0
 8011936:	d050      	beq.n	80119da <_reclaim_reent+0xae>
 8011938:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801193a:	b1d3      	cbz	r3, 8011972 <_reclaim_reent+0x46>
 801193c:	68db      	ldr	r3, [r3, #12]
 801193e:	b193      	cbz	r3, 8011966 <_reclaim_reent+0x3a>
 8011940:	2500      	movs	r5, #0
 8011942:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011944:	68db      	ldr	r3, [r3, #12]
 8011946:	5959      	ldr	r1, [r3, r5]
 8011948:	b129      	cbz	r1, 8011956 <_reclaim_reent+0x2a>
 801194a:	680e      	ldr	r6, [r1, #0]
 801194c:	4620      	mov	r0, r4
 801194e:	f7fe ff9d 	bl	801088c <_free_r>
 8011952:	4631      	mov	r1, r6
 8011954:	e7f8      	b.n	8011948 <_reclaim_reent+0x1c>
 8011956:	3504      	adds	r5, #4
 8011958:	2d80      	cmp	r5, #128	; 0x80
 801195a:	d1f2      	bne.n	8011942 <_reclaim_reent+0x16>
 801195c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801195e:	4620      	mov	r0, r4
 8011960:	68d9      	ldr	r1, [r3, #12]
 8011962:	f7fe ff93 	bl	801088c <_free_r>
 8011966:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011968:	6819      	ldr	r1, [r3, #0]
 801196a:	b111      	cbz	r1, 8011972 <_reclaim_reent+0x46>
 801196c:	4620      	mov	r0, r4
 801196e:	f7fe ff8d 	bl	801088c <_free_r>
 8011972:	6961      	ldr	r1, [r4, #20]
 8011974:	b111      	cbz	r1, 801197c <_reclaim_reent+0x50>
 8011976:	4620      	mov	r0, r4
 8011978:	f7fe ff88 	bl	801088c <_free_r>
 801197c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801197e:	b111      	cbz	r1, 8011986 <_reclaim_reent+0x5a>
 8011980:	4620      	mov	r0, r4
 8011982:	f7fe ff83 	bl	801088c <_free_r>
 8011986:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8011988:	b111      	cbz	r1, 8011990 <_reclaim_reent+0x64>
 801198a:	4620      	mov	r0, r4
 801198c:	f7fe ff7e 	bl	801088c <_free_r>
 8011990:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8011992:	b111      	cbz	r1, 801199a <_reclaim_reent+0x6e>
 8011994:	4620      	mov	r0, r4
 8011996:	f7fe ff79 	bl	801088c <_free_r>
 801199a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801199c:	b111      	cbz	r1, 80119a4 <_reclaim_reent+0x78>
 801199e:	4620      	mov	r0, r4
 80119a0:	f7fe ff74 	bl	801088c <_free_r>
 80119a4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80119a6:	b111      	cbz	r1, 80119ae <_reclaim_reent+0x82>
 80119a8:	4620      	mov	r0, r4
 80119aa:	f7fe ff6f 	bl	801088c <_free_r>
 80119ae:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80119b0:	b111      	cbz	r1, 80119b8 <_reclaim_reent+0x8c>
 80119b2:	4620      	mov	r0, r4
 80119b4:	f7fe ff6a 	bl	801088c <_free_r>
 80119b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80119ba:	b111      	cbz	r1, 80119c2 <_reclaim_reent+0x96>
 80119bc:	4620      	mov	r0, r4
 80119be:	f7fe ff65 	bl	801088c <_free_r>
 80119c2:	69a3      	ldr	r3, [r4, #24]
 80119c4:	b14b      	cbz	r3, 80119da <_reclaim_reent+0xae>
 80119c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80119c8:	4620      	mov	r0, r4
 80119ca:	4798      	blx	r3
 80119cc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80119ce:	b121      	cbz	r1, 80119da <_reclaim_reent+0xae>
 80119d0:	4620      	mov	r0, r4
 80119d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80119d6:	f7ff bf9b 	b.w	8011910 <cleanup_glue>
 80119da:	bd70      	pop	{r4, r5, r6, pc}
 80119dc:	20000094 	.word	0x20000094

080119e0 <__sread>:
 80119e0:	b510      	push	{r4, lr}
 80119e2:	460c      	mov	r4, r1
 80119e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119e8:	f000 f8b8 	bl	8011b5c <_read_r>
 80119ec:	2800      	cmp	r0, #0
 80119ee:	bfab      	itete	ge
 80119f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80119f2:	89a3      	ldrhlt	r3, [r4, #12]
 80119f4:	181b      	addge	r3, r3, r0
 80119f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80119fa:	bfac      	ite	ge
 80119fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80119fe:	81a3      	strhlt	r3, [r4, #12]
 8011a00:	bd10      	pop	{r4, pc}

08011a02 <__seofread>:
 8011a02:	2000      	movs	r0, #0
 8011a04:	4770      	bx	lr

08011a06 <__swrite>:
 8011a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a0a:	461f      	mov	r7, r3
 8011a0c:	898b      	ldrh	r3, [r1, #12]
 8011a0e:	4605      	mov	r5, r0
 8011a10:	05db      	lsls	r3, r3, #23
 8011a12:	460c      	mov	r4, r1
 8011a14:	4616      	mov	r6, r2
 8011a16:	d505      	bpl.n	8011a24 <__swrite+0x1e>
 8011a18:	2302      	movs	r3, #2
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a20:	f000 f856 	bl	8011ad0 <_lseek_r>
 8011a24:	89a3      	ldrh	r3, [r4, #12]
 8011a26:	4632      	mov	r2, r6
 8011a28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011a2c:	81a3      	strh	r3, [r4, #12]
 8011a2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a32:	463b      	mov	r3, r7
 8011a34:	4628      	mov	r0, r5
 8011a36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a3a:	f7ff b947 	b.w	8010ccc <_write_r>

08011a3e <__sseek>:
 8011a3e:	b510      	push	{r4, lr}
 8011a40:	460c      	mov	r4, r1
 8011a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a46:	f000 f843 	bl	8011ad0 <_lseek_r>
 8011a4a:	1c43      	adds	r3, r0, #1
 8011a4c:	89a3      	ldrh	r3, [r4, #12]
 8011a4e:	bf15      	itete	ne
 8011a50:	6560      	strne	r0, [r4, #84]	; 0x54
 8011a52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011a56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011a5a:	81a3      	strheq	r3, [r4, #12]
 8011a5c:	bf18      	it	ne
 8011a5e:	81a3      	strhne	r3, [r4, #12]
 8011a60:	bd10      	pop	{r4, pc}

08011a62 <__sclose>:
 8011a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a66:	f000 b801 	b.w	8011a6c <_close_r>
	...

08011a6c <_close_r>:
 8011a6c:	b538      	push	{r3, r4, r5, lr}
 8011a6e:	4c06      	ldr	r4, [pc, #24]	; (8011a88 <_close_r+0x1c>)
 8011a70:	2300      	movs	r3, #0
 8011a72:	4605      	mov	r5, r0
 8011a74:	4608      	mov	r0, r1
 8011a76:	6023      	str	r3, [r4, #0]
 8011a78:	f000 f882 	bl	8011b80 <_close>
 8011a7c:	1c43      	adds	r3, r0, #1
 8011a7e:	d102      	bne.n	8011a86 <_close_r+0x1a>
 8011a80:	6823      	ldr	r3, [r4, #0]
 8011a82:	b103      	cbz	r3, 8011a86 <_close_r+0x1a>
 8011a84:	602b      	str	r3, [r5, #0]
 8011a86:	bd38      	pop	{r3, r4, r5, pc}
 8011a88:	20000b60 	.word	0x20000b60

08011a8c <_fstat_r>:
 8011a8c:	b538      	push	{r3, r4, r5, lr}
 8011a8e:	4c07      	ldr	r4, [pc, #28]	; (8011aac <_fstat_r+0x20>)
 8011a90:	2300      	movs	r3, #0
 8011a92:	4605      	mov	r5, r0
 8011a94:	4608      	mov	r0, r1
 8011a96:	4611      	mov	r1, r2
 8011a98:	6023      	str	r3, [r4, #0]
 8011a9a:	f000 f879 	bl	8011b90 <_fstat>
 8011a9e:	1c43      	adds	r3, r0, #1
 8011aa0:	d102      	bne.n	8011aa8 <_fstat_r+0x1c>
 8011aa2:	6823      	ldr	r3, [r4, #0]
 8011aa4:	b103      	cbz	r3, 8011aa8 <_fstat_r+0x1c>
 8011aa6:	602b      	str	r3, [r5, #0]
 8011aa8:	bd38      	pop	{r3, r4, r5, pc}
 8011aaa:	bf00      	nop
 8011aac:	20000b60 	.word	0x20000b60

08011ab0 <_isatty_r>:
 8011ab0:	b538      	push	{r3, r4, r5, lr}
 8011ab2:	4c06      	ldr	r4, [pc, #24]	; (8011acc <_isatty_r+0x1c>)
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	4605      	mov	r5, r0
 8011ab8:	4608      	mov	r0, r1
 8011aba:	6023      	str	r3, [r4, #0]
 8011abc:	f000 f878 	bl	8011bb0 <_isatty>
 8011ac0:	1c43      	adds	r3, r0, #1
 8011ac2:	d102      	bne.n	8011aca <_isatty_r+0x1a>
 8011ac4:	6823      	ldr	r3, [r4, #0]
 8011ac6:	b103      	cbz	r3, 8011aca <_isatty_r+0x1a>
 8011ac8:	602b      	str	r3, [r5, #0]
 8011aca:	bd38      	pop	{r3, r4, r5, pc}
 8011acc:	20000b60 	.word	0x20000b60

08011ad0 <_lseek_r>:
 8011ad0:	b538      	push	{r3, r4, r5, lr}
 8011ad2:	4c07      	ldr	r4, [pc, #28]	; (8011af0 <_lseek_r+0x20>)
 8011ad4:	4605      	mov	r5, r0
 8011ad6:	4608      	mov	r0, r1
 8011ad8:	4611      	mov	r1, r2
 8011ada:	2200      	movs	r2, #0
 8011adc:	6022      	str	r2, [r4, #0]
 8011ade:	461a      	mov	r2, r3
 8011ae0:	f000 f876 	bl	8011bd0 <_lseek>
 8011ae4:	1c43      	adds	r3, r0, #1
 8011ae6:	d102      	bne.n	8011aee <_lseek_r+0x1e>
 8011ae8:	6823      	ldr	r3, [r4, #0]
 8011aea:	b103      	cbz	r3, 8011aee <_lseek_r+0x1e>
 8011aec:	602b      	str	r3, [r5, #0]
 8011aee:	bd38      	pop	{r3, r4, r5, pc}
 8011af0:	20000b60 	.word	0x20000b60

08011af4 <memchr>:
 8011af4:	b510      	push	{r4, lr}
 8011af6:	b2c9      	uxtb	r1, r1
 8011af8:	4402      	add	r2, r0
 8011afa:	4290      	cmp	r0, r2
 8011afc:	4603      	mov	r3, r0
 8011afe:	d005      	beq.n	8011b0c <memchr+0x18>
 8011b00:	781c      	ldrb	r4, [r3, #0]
 8011b02:	3001      	adds	r0, #1
 8011b04:	428c      	cmp	r4, r1
 8011b06:	d1f8      	bne.n	8011afa <memchr+0x6>
 8011b08:	4618      	mov	r0, r3
 8011b0a:	bd10      	pop	{r4, pc}
 8011b0c:	2000      	movs	r0, #0
 8011b0e:	bd10      	pop	{r4, pc}

08011b10 <memmove>:
 8011b10:	4288      	cmp	r0, r1
 8011b12:	b510      	push	{r4, lr}
 8011b14:	eb01 0302 	add.w	r3, r1, r2
 8011b18:	d801      	bhi.n	8011b1e <memmove+0xe>
 8011b1a:	1e42      	subs	r2, r0, #1
 8011b1c:	e00b      	b.n	8011b36 <memmove+0x26>
 8011b1e:	4298      	cmp	r0, r3
 8011b20:	d2fb      	bcs.n	8011b1a <memmove+0xa>
 8011b22:	1881      	adds	r1, r0, r2
 8011b24:	1ad2      	subs	r2, r2, r3
 8011b26:	42d3      	cmn	r3, r2
 8011b28:	d004      	beq.n	8011b34 <memmove+0x24>
 8011b2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011b2e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011b32:	e7f8      	b.n	8011b26 <memmove+0x16>
 8011b34:	bd10      	pop	{r4, pc}
 8011b36:	4299      	cmp	r1, r3
 8011b38:	d004      	beq.n	8011b44 <memmove+0x34>
 8011b3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b3e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011b42:	e7f8      	b.n	8011b36 <memmove+0x26>
 8011b44:	bd10      	pop	{r4, pc}

08011b46 <_malloc_usable_size_r>:
 8011b46:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8011b4a:	2800      	cmp	r0, #0
 8011b4c:	bfbe      	ittt	lt
 8011b4e:	1809      	addlt	r1, r1, r0
 8011b50:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8011b54:	18c0      	addlt	r0, r0, r3
 8011b56:	3804      	subs	r0, #4
 8011b58:	4770      	bx	lr
	...

08011b5c <_read_r>:
 8011b5c:	b538      	push	{r3, r4, r5, lr}
 8011b5e:	4c07      	ldr	r4, [pc, #28]	; (8011b7c <_read_r+0x20>)
 8011b60:	4605      	mov	r5, r0
 8011b62:	4608      	mov	r0, r1
 8011b64:	4611      	mov	r1, r2
 8011b66:	2200      	movs	r2, #0
 8011b68:	6022      	str	r2, [r4, #0]
 8011b6a:	461a      	mov	r2, r3
 8011b6c:	f000 f838 	bl	8011be0 <_read>
 8011b70:	1c43      	adds	r3, r0, #1
 8011b72:	d102      	bne.n	8011b7a <_read_r+0x1e>
 8011b74:	6823      	ldr	r3, [r4, #0]
 8011b76:	b103      	cbz	r3, 8011b7a <_read_r+0x1e>
 8011b78:	602b      	str	r3, [r5, #0]
 8011b7a:	bd38      	pop	{r3, r4, r5, pc}
 8011b7c:	20000b60 	.word	0x20000b60

08011b80 <_close>:
 8011b80:	4b02      	ldr	r3, [pc, #8]	; (8011b8c <_close+0xc>)
 8011b82:	2258      	movs	r2, #88	; 0x58
 8011b84:	601a      	str	r2, [r3, #0]
 8011b86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b8a:	4770      	bx	lr
 8011b8c:	20000b60 	.word	0x20000b60

08011b90 <_fstat>:
 8011b90:	4b02      	ldr	r3, [pc, #8]	; (8011b9c <_fstat+0xc>)
 8011b92:	2258      	movs	r2, #88	; 0x58
 8011b94:	601a      	str	r2, [r3, #0]
 8011b96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b9a:	4770      	bx	lr
 8011b9c:	20000b60 	.word	0x20000b60

08011ba0 <_getpid>:
 8011ba0:	4b02      	ldr	r3, [pc, #8]	; (8011bac <_getpid+0xc>)
 8011ba2:	2258      	movs	r2, #88	; 0x58
 8011ba4:	601a      	str	r2, [r3, #0]
 8011ba6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011baa:	4770      	bx	lr
 8011bac:	20000b60 	.word	0x20000b60

08011bb0 <_isatty>:
 8011bb0:	4b02      	ldr	r3, [pc, #8]	; (8011bbc <_isatty+0xc>)
 8011bb2:	2258      	movs	r2, #88	; 0x58
 8011bb4:	601a      	str	r2, [r3, #0]
 8011bb6:	2000      	movs	r0, #0
 8011bb8:	4770      	bx	lr
 8011bba:	bf00      	nop
 8011bbc:	20000b60 	.word	0x20000b60

08011bc0 <_kill>:
 8011bc0:	4b02      	ldr	r3, [pc, #8]	; (8011bcc <_kill+0xc>)
 8011bc2:	2258      	movs	r2, #88	; 0x58
 8011bc4:	601a      	str	r2, [r3, #0]
 8011bc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011bca:	4770      	bx	lr
 8011bcc:	20000b60 	.word	0x20000b60

08011bd0 <_lseek>:
 8011bd0:	4b02      	ldr	r3, [pc, #8]	; (8011bdc <_lseek+0xc>)
 8011bd2:	2258      	movs	r2, #88	; 0x58
 8011bd4:	601a      	str	r2, [r3, #0]
 8011bd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011bda:	4770      	bx	lr
 8011bdc:	20000b60 	.word	0x20000b60

08011be0 <_read>:
 8011be0:	4b02      	ldr	r3, [pc, #8]	; (8011bec <_read+0xc>)
 8011be2:	2258      	movs	r2, #88	; 0x58
 8011be4:	601a      	str	r2, [r3, #0]
 8011be6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011bea:	4770      	bx	lr
 8011bec:	20000b60 	.word	0x20000b60

08011bf0 <_sbrk>:
 8011bf0:	4a04      	ldr	r2, [pc, #16]	; (8011c04 <_sbrk+0x14>)
 8011bf2:	4905      	ldr	r1, [pc, #20]	; (8011c08 <_sbrk+0x18>)
 8011bf4:	6813      	ldr	r3, [r2, #0]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	bf08      	it	eq
 8011bfa:	460b      	moveq	r3, r1
 8011bfc:	4418      	add	r0, r3
 8011bfe:	6010      	str	r0, [r2, #0]
 8011c00:	4618      	mov	r0, r3
 8011c02:	4770      	bx	lr
 8011c04:	20000b40 	.word	0x20000b40
 8011c08:	20000b64 	.word	0x20000b64

08011c0c <_write>:
 8011c0c:	4b02      	ldr	r3, [pc, #8]	; (8011c18 <_write+0xc>)
 8011c0e:	2258      	movs	r2, #88	; 0x58
 8011c10:	601a      	str	r2, [r3, #0]
 8011c12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011c16:	4770      	bx	lr
 8011c18:	20000b60 	.word	0x20000b60

08011c1c <_exit>:
 8011c1c:	e7fe      	b.n	8011c1c <_exit>
 8011c1e:	bf00      	nop

08011c20 <__EH_FRAME_BEGIN__>:
 8011c20:	0000 0000                                   ....

08011c24 <_init>:
 8011c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c26:	bf00      	nop
 8011c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011c2a:	bc08      	pop	{r3}
 8011c2c:	469e      	mov	lr, r3
 8011c2e:	4770      	bx	lr

08011c30 <_fini>:
 8011c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c32:	bf00      	nop
 8011c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011c36:	bc08      	pop	{r3}
 8011c38:	469e      	mov	lr, r3
 8011c3a:	4770      	bx	lr
