--
-- VHDL Architecture Cursor.comparator_1bit.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 09:51:39 07.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;


ARCHITECTURE struct OF comparator_1bit IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL out1 : std_uLogic;
    SIGNAL out2 : std_uLogic;
    SIGNAL out3 : std_uLogic;


    -- Component Declarations
    COMPONENT and2
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        in2  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT and2inv1
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        in2  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT or3
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        in2  : IN     std_uLogic ;
        in3  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : and2 USE ENTITY gates.and2;
    FOR ALL : and2inv1 USE ENTITY gates.and2inv1;
    FOR ALL : or3 USE ENTITY gates.or3;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_4 : and2
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => cin,
            in2  => val_cont_10bits,
            out1 => out3
        );
    U_2 : and2inv1
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => val_cont_10bits,
            in2  => consigne_vitesse,
            out1 => out1
        );
    U_3 : and2inv1
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => cin,
            in2  => consigne_vitesse,
            out1 => out2
        );
    U_0 : or3
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => out1,
            in2  => out2,
            in3  => out3,
            out1 => cout
        );

END struct;
