// Seed: 1324181441
module module_0;
endmodule
module module_1;
  wire [(  1  ) : -1] id_1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_2 (
    output wire id_0,
    input  wand id_1,
    input  tri  id_2,
    output tri  id_3,
    output tri1 id_4,
    output wand id_5
);
  assign id_3 = {id_1};
  assign id_4 = -1;
  bufif0 primCall (id_0, id_1, id_2);
  module_0 modCall_1 ();
  assign id_0 = -1;
  wire id_7, id_8;
  assign id_8 = id_8;
  integer id_9 = -1;
  assign id_3 = id_9;
  assign id_3 = id_7 - -1 || -1;
endmodule
