
*** Running vivado
    with args -log lab5_blk_mem_gen_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5_blk_mem_gen_0_2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab5_blk_mem_gen_0_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 292.500 ; gain = 82.512
INFO: [Synth 8-638] synthesizing module 'lab5_blk_mem_gen_0_2' [c:/Users/Blythe Tao/Desktop/Embedded/Lab5/Lab5.srcs/sources_1/bd/lab5/ip/lab5_blk_mem_gen_0_2/synth/lab5_blk_mem_gen_0_2.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'lab5_blk_mem_gen_0_2' (11#1) [c:/Users/Blythe Tao/Desktop/Embedded/Lab5/Lab5.srcs/sources_1/bd/lab5/ip/lab5_blk_mem_gen_0_2/synth/lab5_blk_mem_gen_0_2.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 491.863 ; gain = 281.875
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 491.863 ; gain = 281.875
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 647.043 ; gain = 0.012
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 647.043 ; gain = 437.055
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 647.043 ; gain = 437.055

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     4|
|2     |LUT6       |    27|
|3     |RAMB18E1   |     1|
|4     |RAMB36E1   |     1|
|5     |RAMB36E1_1 |     1|
|6     |RAMB36E1_2 |     1|
|7     |RAMB36E1_3 |     9|
|8     |RAMB36E1_4 |     1|
|9     |RAMB36E1_5 |     1|
|10    |FDRE       |     2|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 647.043 ; gain = 437.055
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 647.043 ; gain = 432.000
