
---------- Begin Simulation Statistics ----------
final_tick                                82519424500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251447                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692664                       # Number of bytes of host memory used
host_op_rate                                   251940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   397.70                       # Real time elapsed on the host
host_tick_rate                              207492167                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082519                       # Number of seconds simulated
sim_ticks                                 82519424500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693836                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095377                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101812                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727566                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477643                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.650388                       # CPI: cycles per instruction
system.cpu.discardedOps                        190586                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609958                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402161                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001320                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32532384                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.605918                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165038849                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132506465                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368682                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       550823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1104268                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            526                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64850                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111065                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56651                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136116                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64850                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19969984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19969984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200966                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082524000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           854342000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            309734                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       588208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          130738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243712                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       309040                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1656209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1657714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     65913280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               65965184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168242                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7108160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           721689                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000830                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 721090     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    599      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             721689                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1029394000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829129996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1041000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               352441                       # number of demand (read+write) hits
system.l2.demand_hits::total                   352476                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data              352441                       # number of overall hits
system.l2.overall_hits::total                  352476                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200312                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200971                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            200312                       # number of overall misses
system.l2.overall_misses::total                200971                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51892500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16915093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16966986000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51892500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16915093500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16966986000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           552753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               553447                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          552753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              553447                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.949568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.362390                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.363126                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.949568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.362390                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.363126                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78744.309560                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84443.735273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84425.046400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78744.309560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84443.735273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84425.046400                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111065                       # number of writebacks
system.l2.writebacks::total                    111065                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200967                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45302500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14911779500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14957082000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45302500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14911779500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14957082000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.949568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.362382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.363119                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.949568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.362382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.363119                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68744.309560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74444.253350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74425.562406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68744.309560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74444.253350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74425.562406                       # average overall mshr miss latency
system.l2.replacements                         168242                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       477143                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           477143                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       477143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       477143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              111                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          111                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            107596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107596                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136117                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11794489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11794489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.558513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86649.639648                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86649.639648                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10433329000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10433329000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.558513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76649.713114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76649.713114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51892500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51892500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.949568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.949568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78744.309560                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78744.309560                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45302500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45302500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.949568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68744.309560                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68744.309560                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        244845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            244845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5120604500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5120604500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       309040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        309040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.207724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79766.407041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79766.407041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4478450500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4478450500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69767.576452                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69767.576452                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31890.128038                       # Cycle average of tags in use
system.l2.tags.total_refs                     1104192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201010                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.493219                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.030221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        77.275851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31796.821966                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973209                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15982                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15396                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9034586                       # Number of tag accesses
system.l2.tags.data_accesses                  9034586                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12819648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12861824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7108160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7108160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111065                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111065                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            511104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         155353095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             155864199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       511104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           511104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86139234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86139234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86139234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           511104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        155353095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            242003433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002929850250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6645                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6646                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              523730                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104551                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200966                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111065                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200966                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111065                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6967                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2898626750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6666083000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14425.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33175.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138065                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69739                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200966                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111065                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.684787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.434397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.647624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69066     66.31%     66.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14121     13.56%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2455      2.36%     82.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1355      1.30%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8987      8.63%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1536      1.47%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          485      0.47%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          423      0.41%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5730      5.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104158                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.233373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.749067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.475027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6479     97.49%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      0.54%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.91%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.709105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.680085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4367     65.72%     65.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.59%     66.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2049     30.84%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.78%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6645                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12859584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7106368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12861824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7108160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       155.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    155.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82519403000                       # Total gap between requests
system.mem_ctrls.avgGap                     264458.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12817408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7106368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 511103.903784496244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 155325949.952547252178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86117517.700332492590                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111065                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18309000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6647774000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1938033572750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27783.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33187.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17449543.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            370109040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            196710030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716798880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287642880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6513954720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20960827170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14036236320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43082279040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.086518                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36272888250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2755480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43491056250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            373621920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            198561990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           717848460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          291944160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6513954720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21353974410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13705164960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43155070620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.968633                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35409872250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2755480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44354072250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82519424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662641                       # number of overall hits
system.cpu.icache.overall_hits::total         9662641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54014500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54014500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54014500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54014500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663335                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77830.691643                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77830.691643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77830.691643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77830.691643                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53320500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53320500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53320500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53320500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76830.691643                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76830.691643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76830.691643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76830.691643                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54014500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54014500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77830.691643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77830.691643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53320500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53320500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76830.691643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76830.691643                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.369720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663335                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13924.113833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.369720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.451533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.451533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          577                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.563477                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327364                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327364                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51462897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51462897                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51463405                       # number of overall hits
system.cpu.dcache.overall_hits::total        51463405                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       603853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         603853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       611764                       # number of overall misses
system.cpu.dcache.overall_misses::total        611764                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22920854500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22920854500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22920854500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22920854500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52066750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52066750                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52075169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52075169                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011598                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011748                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37957.672645                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37957.672645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37466.824625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37466.824625                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       201378                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3294                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.134791                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       477143                       # number of writebacks
system.cpu.dcache.writebacks::total            477143                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59006                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59006                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       544847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       544847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       552753                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       552753                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20779963000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20779963000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21447500999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21447500999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010464                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010615                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010615                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38139.079411                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38139.079411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38801.238526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38801.238526                       # average overall mshr miss latency
system.cpu.dcache.replacements                 550704                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40814916                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40814916                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       301733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        301733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7814017000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7814017000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25897.124279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25897.124279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       301134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       301134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7489031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7489031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24869.430220                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24869.430220                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10647981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10647981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       302120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       302120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15106837500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15106837500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50002.772077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50002.772077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58407                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58407                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13290932000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13290932000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54535.178673                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54535.178673                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    667537999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    667537999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84434.353529                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84434.353529                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2012.322754                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52016233                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            552752                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.104106                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2012.322754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104703242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104703242                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82519424500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
