{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622536547279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622536547280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 16:35:47 2021 " "Processing started: Tue Jun 01 16:35:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622536547280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622536547280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ep2 -c ep2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ep2 -c ep2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622536547280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1622536547574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file timer2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer2bcd " "Found entity 1: Timer2bcd" {  } { { "Timer2bcd.v" "" { Text "D:/Work-Ele/FPGA/ep2/Timer2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622536547619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622536547619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_timer " "Found entity 1: My_timer" {  } { { "My_timer.v" "" { Text "D:/Work-Ele/FPGA/ep2/My_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622536547622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622536547622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_disp " "Found entity 1: multi_disp" {  } { { "multi_disp.v" "" { Text "D:/Work-Ele/FPGA/ep2/multi_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622536547624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622536547624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_Generator " "Found entity 1: CLK_Generator" {  } { { "CLK_Generator.v" "" { Text "D:/Work-Ele/FPGA/ep2/CLK_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622536547627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622536547627 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Data_in multi_disp.v(43) " "Verilog HDL error at multi_disp.v(43): object \"Data_in\" is not declared" {  } { { "multi_disp.v" "" { Text "D:/Work-Ele/FPGA/ep2/multi_disp.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1622536547627 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Data_in multi_disp.v(44) " "Verilog HDL error at multi_disp.v(44): object \"Data_in\" is not declared" {  } { { "multi_disp.v" "" { Text "D:/Work-Ele/FPGA/ep2/multi_disp.v" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1622536547627 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Data_in multi_disp.v(45) " "Verilog HDL error at multi_disp.v(45): object \"Data_in\" is not declared" {  } { { "multi_disp.v" "" { Text "D:/Work-Ele/FPGA/ep2/multi_disp.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1622536547627 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622536547720 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 01 16:35:47 2021 " "Processing ended: Tue Jun 01 16:35:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622536547720 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622536547720 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622536547720 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622536547720 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622536548286 ""}
