Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Thu Jan 27 20:27:37 2022
| Host              : finn_dev_floodd1@ad.mee.tcd.ie running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.177        0.000                      0               285750        0.007        0.000                      0               285750       23.500        0.000                       0                124493  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           37.177        0.000                      0               285654        0.007        0.000                      0               285654       23.500        0.000                       0                124493  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                48.514        0.000                      0                   96        0.188        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       37.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.177ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3320]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.364ns  (logic 1.010ns (8.169%)  route 11.354ns (91.831%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 51.849 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.600ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)        10.011    14.088    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X58Y19         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147    14.235 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3320]_i_1/O
                         net (fo=2, routed)           0.360    14.595    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3320]
    SLICE_X59Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3320]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.681    51.849    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X59Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3320]/C
                         clock pessimism              0.129    51.978    
                         clock uncertainty           -0.231    51.747    
    SLICE_X59Y14         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    51.772    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3320]
  -------------------------------------------------------------------
                         required time                         51.772    
                         arrival time                         -14.595    
  -------------------------------------------------------------------
                         slack                                 37.177    

Slack (MET) :             37.205ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3320]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.336ns  (logic 1.010ns (8.187%)  route 11.326ns (91.813%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 51.849 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.600ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)        10.011    14.088    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X58Y19         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147    14.235 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3320]_i_1/O
                         net (fo=2, routed)           0.332    14.567    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3320]
    SLICE_X59Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3320]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.681    51.849    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X59Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3320]/C
                         clock pessimism              0.129    51.978    
                         clock uncertainty           -0.231    51.747    
    SLICE_X59Y14         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    51.772    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3320]
  -------------------------------------------------------------------
                         required time                         51.772    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                 37.205    

Slack (MET) :             37.317ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3327]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.230ns  (logic 0.986ns (8.062%)  route 11.244ns (91.938%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 51.855 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.600ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)         9.850    13.927    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X60Y7          LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    14.050 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3327]_i_1/O
                         net (fo=2, routed)           0.411    14.461    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3327]
    SLICE_X61Y11         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.687    51.855    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X61Y11         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3327]/C
                         clock pessimism              0.129    51.984    
                         clock uncertainty           -0.231    51.753    
    SLICE_X61Y11         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    51.778    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3327]
  -------------------------------------------------------------------
                         required time                         51.778    
                         arrival time                         -14.461    
  -------------------------------------------------------------------
                         slack                                 37.317    

Slack (MET) :             37.372ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3315]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.163ns  (logic 1.010ns (8.304%)  route 11.153ns (91.696%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 51.843 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.600ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)         9.953    14.030    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X59Y24         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147    14.177 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3315]_i_1/O
                         net (fo=2, routed)           0.217    14.394    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3315]
    SLICE_X59Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3315]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.675    51.843    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X59Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3315]/C
                         clock pessimism              0.129    51.972    
                         clock uncertainty           -0.231    51.741    
    SLICE_X59Y24         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    51.766    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3315]
  -------------------------------------------------------------------
                         required time                         51.766    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                 37.372    

Slack (MET) :             37.388ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3315]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.147ns  (logic 1.010ns (8.315%)  route 11.137ns (91.685%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 51.843 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.600ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)         9.953    14.030    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X59Y24         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147    14.177 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3315]_i_1/O
                         net (fo=2, routed)           0.201    14.378    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3315]
    SLICE_X59Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3315]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.675    51.843    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X59Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3315]/C
                         clock pessimism              0.129    51.972    
                         clock uncertainty           -0.231    51.741    
    SLICE_X59Y24         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    51.766    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3315]
  -------------------------------------------------------------------
                         required time                         51.766    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 37.388    

Slack (MET) :             37.392ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3327]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 0.986ns (8.112%)  route 11.169ns (91.888%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 51.855 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.600ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)         9.850    13.927    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X60Y7          LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    14.050 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3327]_i_1/O
                         net (fo=2, routed)           0.336    14.386    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3327]
    SLICE_X61Y11         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.687    51.855    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X61Y11         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3327]/C
                         clock pessimism              0.129    51.984    
                         clock uncertainty           -0.231    51.753    
    SLICE_X61Y11         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    51.778    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3327]
  -------------------------------------------------------------------
                         required time                         51.778    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                 37.392    

Slack (MET) :             37.456ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3326]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.091ns  (logic 0.986ns (8.155%)  route 11.105ns (91.845%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 51.855 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.600ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)         9.846    13.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X60Y10         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    14.046 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3326]_i_1/O
                         net (fo=2, routed)           0.276    14.322    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3326]
    SLICE_X61Y11         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3326]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.687    51.855    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X61Y11         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3326]/C
                         clock pessimism              0.129    51.984    
                         clock uncertainty           -0.231    51.753    
    SLICE_X61Y11         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    51.778    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_B_reg[3326]
  -------------------------------------------------------------------
                         required time                         51.778    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                 37.456    

Slack (MET) :             37.479ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3308]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.052ns  (logic 0.898ns (7.451%)  route 11.154ns (92.549%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 51.839 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.600ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)        10.001    14.078    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X59Y27         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035    14.113 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3308]_i_1/O
                         net (fo=2, routed)           0.170    14.283    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3308]
    SLICE_X59Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3308]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.671    51.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X59Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3308]/C
                         clock pessimism              0.129    51.968    
                         clock uncertainty           -0.231    51.737    
    SLICE_X59Y27         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    51.762    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3308]
  -------------------------------------------------------------------
                         required time                         51.762    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 37.479    

Slack (MET) :             37.486ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3326]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.061ns  (logic 0.986ns (8.175%)  route 11.075ns (91.825%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 51.855 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.600ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)         9.846    13.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X60Y10         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    14.046 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3326]_i_1/O
                         net (fo=2, routed)           0.246    14.292    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3326]
    SLICE_X61Y11         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3326]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.687    51.855    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X61Y11         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3326]/C
                         clock pessimism              0.129    51.984    
                         clock uncertainty           -0.231    51.753    
    SLICE_X61Y11         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    51.778    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3326]
  -------------------------------------------------------------------
                         required time                         51.778    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                 37.486    

Slack (MET) :             37.489ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3309]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.042ns  (logic 0.961ns (7.980%)  route 11.081ns (92.020%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 51.839 - 50.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.666ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.600ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.023     2.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X80Y100        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.310 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075_reg[1]/Q
                         net (fo=16, routed)          0.351     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/current_block_write_3_reg_1075[1]
    SLICE_X84Y101        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.810 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19/O
                         net (fo=1, routed)           0.016     2.826    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_19_n_2
    SLICE_X84Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.016 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12/CO[7]
                         net (fo=1, routed)           0.026     3.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_12_n_2
    SLICE_X84Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11/CO[7]
                         net (fo=1, routed)           0.026     3.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_11_n_2
    SLICE_X84Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.098 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.124    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_10_n_2
    SLICE_X84Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A_reg[3599]_i_20/O[1]
                         net (fo=1, routed)           0.176     3.376    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/add_ln1710_5_fu_710_p2[25]
    SLICE_X84Y105        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17/O
                         net (fo=1, routed)           0.236     3.712    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_17_n_2
    SLICE_X85Y102        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.802 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8/O
                         net (fo=3, routed)           0.126     3.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_8_n_2
    SLICE_X87Y103        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3599]_i_4/O
                         net (fo=500, routed)         9.924    14.001    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_6_fu_734_p11[2]
    SLICE_X60Y27         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098    14.099 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/out_V_V_1_payload_A[3309]_i_1/O
                         net (fo=2, routed)           0.174    14.273    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26_out_V_V_TDATA[3309]
    SLICE_X60Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3309]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.671    51.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X60Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3309]/C
                         clock pessimism              0.129    51.968    
                         clock uncertainty           -0.231    51.737    
    SLICE_X60Y27         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    51.762    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/out_V_V_1_payload_A_reg[3309]
  -------------------------------------------------------------------
                         required time                         51.762    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                 37.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/in0_V_V_0_payload_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_2_V_fu_124_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.156ns (62.400%)  route 0.094ns (37.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.848ns (routing 0.600ns, distribution 1.248ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.666ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.848     2.016    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/ap_clk
    SLICE_X26Y298        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/in0_V_V_0_payload_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y298        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.077 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/in0_V_V_0_payload_B_reg[2]/Q
                         net (fo=11, routed)          0.070     2.147    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/grp_ConvolutionInputGene_1_fu_26/Q[2]
    SLICE_X26Y300        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.242 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_2_V_fu_124[2]_i_1/O
                         net (fo=1, routed)           0.024     2.266    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_2_V_fu_124[2]_i_1_n_2
    SLICE_X26Y300        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_2_V_fu_124_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.124     2.332    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X26Y300        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_2_V_fu_124_reg[2]/C
                         clock pessimism             -0.133     2.199    
    SLICE_X26Y300        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.259    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_1/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_2_V_fu_124_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/r_V_reg_69_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_174_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.922ns (routing 0.600ns, distribution 1.322ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.666ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.922     2.090    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X108Y61        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/r_V_reg_69_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.148 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/r_V_reg_69_reg[48]/Q
                         net (fo=2, routed)           0.115     2.263    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/r_V_reg_69[48]
    SLICE_X110Y63        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_174_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.176     2.384    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X110Y63        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_174_reg[48]/C
                         clock pessimism             -0.193     2.191    
    SLICE_X110Y63        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.253    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_174_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_V_2_reg_1110_reg[394]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_3_V_fu_120_reg[394]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.084ns (47.727%)  route 0.092ns (52.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.919ns (routing 0.600ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.666ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.919     2.087    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X108Y71        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_V_2_reg_1110_reg[394]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.148 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_V_2_reg_1110_reg[394]/Q
                         net (fo=10, routed)          0.068     2.216    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/tmp_V_2_reg_1110[394]
    SLICE_X110Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     2.239 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_3_V_fu_120[394]_i_1/O
                         net (fo=1, routed)           0.024     2.263    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_3_V_fu_120[394]_i_1_n_2
    SLICE_X110Y71        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_3_V_fu_120_reg[394]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.178     2.386    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X110Y71        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_3_V_fu_120_reg[394]/C
                         clock pessimism             -0.193     2.193    
    SLICE_X110Y71        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.253    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_3_V_fu_120_reg[394]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_178_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/out_V_V_1_payload_A_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.059ns (35.329%)  route 0.108ns (64.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.889ns (routing 0.600ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.666ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.889     2.057    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X16Y261        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_178_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y261        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.116 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_178_reg[183]/Q
                         net (fo=2, routed)           0.108     2.224    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/p_Result_s_reg_178[183]
    SLICE_X17Y260        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/out_V_V_1_payload_A_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.134     2.342    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/ap_clk
    SLICE_X17Y260        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/out_V_V_1_payload_A_reg[183]/C
                         clock pessimism             -0.190     2.152    
    SLICE_X17Y260        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.214    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/out_V_V_1_payload_A_reg[183]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/weights_V_V_0_payload_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.059ns (24.280%)  route 0.184ns (75.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.832ns (routing 0.600ns, distribution 1.232ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.666ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.832     2.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X88Y295        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y295        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.059 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[3]/Q
                         net (fo=2, routed)           0.184     2.243    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/weights_V_V_TDATA[3]
    SLICE_X89Y296        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/weights_V_V_0_payload_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.152     2.360    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/ap_clk
    SLICE_X89Y296        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/weights_V_V_0_payload_B_reg[3]/C
                         clock pessimism             -0.189     2.171    
    SLICE_X89Y296        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.233    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/weights_V_V_0_payload_B_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95_reg[4822]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[4816]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.081ns (50.311%)  route 0.080ns (49.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.799ns (routing 0.600ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.666ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.799     1.967    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X86Y115        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95_reg[4822]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.025 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95_reg[4822]/Q
                         net (fo=1, routed)           0.058     2.083    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95[4822]
    SLICE_X85Y115        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     2.106 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61[4816]_i_1/O
                         net (fo=1, routed)           0.022     2.128    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_mux_p_Val2_s_phi_fu_98_p4[4822]
    SLICE_X85Y115        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[4816]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.032     2.240    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X85Y115        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[4816]/C
                         clock pessimism             -0.182     2.058    
    SLICE_X85Y115        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.118    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[4816]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/in0_V_V_0_payload_B_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_5_V_fu_128_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.763%)  route 0.096ns (54.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.775ns (routing 0.600ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.666ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.775     1.943    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/ap_clk
    SLICE_X83Y122        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/in0_V_V_0_payload_B_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.001 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/in0_V_V_0_payload_B_reg[27]/Q
                         net (fo=11, routed)          0.072     2.073    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/Q[27]
    SLICE_X82Y121        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.096 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_5_V_fu_128[27]_i_1/O
                         net (fo=1, routed)           0.024     2.120    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_5_V_fu_128[27]_i_1_n_2
    SLICE_X82Y121        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_5_V_fu_128_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.017     2.225    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/ap_clk
    SLICE_X82Y121        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_5_V_fu_128_reg[27]/C
                         clock pessimism             -0.175     2.050    
    SLICE_X82Y121        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.110    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator1D_2/inst/grp_ConvolutionInputGene_1_fu_26/inputBuf_5_V_fu_128_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.863ns (routing 0.600ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.666ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.863     2.031    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X23Y250        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y250        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.089 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95_reg[220]/Q
                         net (fo=1, routed)           0.063     2.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95[220]
    SLICE_X22Y250        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     2.174 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61[214]_i_1/O
                         net (fo=1, routed)           0.024     2.198    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61[214]_i_1_n_2
    SLICE_X22Y250        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.110     2.318    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X22Y250        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[214]/C
                         clock pessimism             -0.190     2.128    
    SLICE_X22Y250        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.188    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[214]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95_reg[769]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[763]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.082ns (46.067%)  route 0.096ns (53.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.739ns (routing 0.600ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.666ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.739     1.907    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X46Y257        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95_reg[769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y257        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.966 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95_reg[769]/Q
                         net (fo=1, routed)           0.072     2.038    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/ap_phi_reg_pp0_iter1_p_Val2_s_reg_95[769]
    SLICE_X45Y257        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     2.061 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61[763]_i_1/O
                         net (fo=1, routed)           0.024     2.085    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61[763]_i_1_n_2
    SLICE_X45Y257        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[763]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.986     2.194    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X45Y257        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[763]/C
                         clock pessimism             -0.179     2.015    
    SLICE_X45Y257        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.075    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/grp_StreamingDataWidthCo_1_fu_26/p_032_0_reg_61_reg[763]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/r_V_reg_69_reg[1166]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_174_reg[1166]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.060ns (21.201%)  route 0.223ns (78.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.899ns (routing 0.600ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.666ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.899     2.067    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X104Y179       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/r_V_reg_69_reg[1166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y179       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.127 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/r_V_reg_69_reg[1166]/Q
                         net (fo=2, routed)           0.223     2.350    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_fu_115_p3[1166]
    SLICE_X102Y182       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_174_reg[1166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      2.178     2.386    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/ap_clk
    SLICE_X102Y182       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_174_reg[1166]/C
                         clock pessimism             -0.106     2.280    
    SLICE_X102Y182       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.340    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/grp_StreamingDataWidthCo_1_fu_26/p_Result_s_reg_174_reg[1166]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { top_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         50.000      47.000     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         50.000      47.000     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         50.000      47.000     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         50.000      48.431     RAMB36_X3Y17   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_41/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         50.000      48.431     RAMB36_X3Y18   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_42/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         50.000      48.431     RAMB36_X3Y27   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_43/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         50.000      48.431     RAMB36_X3Y28   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_44/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         50.000      48.431     RAMB36_X3Y29   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_45/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         50.000      48.431     RAMB36_X3Y30   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_46/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         50.000      48.431     RAMB36_X4Y19   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_5/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         25.000      24.458     RAMB18_X2Y95   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_5592_reg_rep__0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         25.000      24.458     RAMB36_X4Y19   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         25.000      24.458     RAMB36_X4Y19   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         25.000      24.458     RAMB18_X3Y104  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_5592_reg_rep__54/CLKARDCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         25.000      23.500     PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         25.000      24.458     RAMB18_X3Y132  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_2892_reg_rep__59/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         25.000      24.458     RAMB36_X3Y17   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_41/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         25.000      24.458     RAMB36_X3Y17   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_bram_41/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         25.000      24.458     RAMB18_X3Y93   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_5592_reg_rep/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       48.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.514ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.204ns (17.958%)  route 0.932ns (82.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 51.842 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.600ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.733     3.249    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y123        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.674    51.842    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y123        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.219    52.061    
                         clock uncertainty           -0.231    51.829    
    SLICE_X55Y123        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    51.763    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         51.763    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                 48.514    

Slack (MET) :             48.514ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.204ns (17.958%)  route 0.932ns (82.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 51.842 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.600ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.733     3.249    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y123        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.674    51.842    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y123        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.219    52.061    
                         clock uncertainty           -0.231    51.829    
    SLICE_X55Y123        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    51.763    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         51.763    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                 48.514    

Slack (MET) :             48.517ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.204ns (17.974%)  route 0.931ns (82.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 51.844 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.600ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.732     3.248    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X55Y123        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.676    51.844    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X55Y123        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.219    52.063    
                         clock uncertainty           -0.231    51.831    
    SLICE_X55Y123        FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.066    51.765    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         51.765    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 48.517    

Slack (MET) :             48.517ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.204ns (17.974%)  route 0.931ns (82.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 51.844 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.600ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.732     3.248    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X55Y123        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.676    51.844    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X55Y123        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.219    52.063    
                         clock uncertainty           -0.231    51.831    
    SLICE_X55Y123        FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066    51.765    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         51.765    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 48.517    

Slack (MET) :             48.517ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.204ns (17.974%)  route 0.931ns (82.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 51.844 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.600ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.732     3.248    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X55Y123        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.676    51.844    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X55Y123        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.219    52.063    
                         clock uncertainty           -0.231    51.831    
    SLICE_X55Y123        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    51.765    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         51.765    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 48.517    

Slack (MET) :             48.517ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.204ns (17.974%)  route 0.931ns (82.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 51.844 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.600ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.732     3.248    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y123        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.676    51.844    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y123        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.219    52.063    
                         clock uncertainty           -0.231    51.831    
    SLICE_X55Y123        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    51.765    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         51.765    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 48.517    

Slack (MET) :             48.517ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.204ns (17.974%)  route 0.931ns (82.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 51.844 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.600ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.732     3.248    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y123        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.676    51.844    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y123        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.219    52.063    
                         clock uncertainty           -0.231    51.831    
    SLICE_X55Y123        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    51.765    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         51.765    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 48.517    

Slack (MET) :             48.517ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.204ns (17.974%)  route 0.931ns (82.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 51.844 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.600ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.732     3.248    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y123        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.676    51.844    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y123        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.219    52.063    
                         clock uncertainty           -0.231    51.831    
    SLICE_X55Y123        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    51.765    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         51.765    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 48.517    

Slack (MET) :             48.576ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.959%)  route 0.872ns (81.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 51.844 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.600ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.673     3.189    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X54Y124        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.676    51.844    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X54Y124        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.219    52.063    
                         clock uncertainty           -0.231    51.831    
    SLICE_X54Y124        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    51.765    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         51.765    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                 48.576    

Slack (MET) :             48.576ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_0 rise@50.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.959%)  route 0.872ns (81.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 51.844 - 50.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.458ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.600ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.905     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y122        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.193 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.199     2.392    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     2.516 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.673     3.189    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X54Y124        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    50.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.676    51.844    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X54Y124        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.219    52.063    
                         clock uncertainty           -0.231    51.831    
    SLICE_X54Y124        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    51.765    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         51.765    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                 48.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.096%)  route 0.135ns (64.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.410ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.365    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X55Y151        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.143     1.315    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X55Y151        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.118     1.197    
    SLICE_X55Y151        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.177    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.096%)  route 0.135ns (64.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.410ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.365    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X55Y151        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.143     1.315    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X55Y151        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.118     1.197    
    SLICE_X55Y151        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.177    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.096%)  route 0.135ns (64.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.410ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.365    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X55Y151        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.143     1.315    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X55Y151        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.118     1.197    
    SLICE_X55Y151        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.177    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.096%)  route 0.135ns (64.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.410ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.365    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X55Y151        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.143     1.315    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X55Y151        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.118     1.197    
    SLICE_X55Y151        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.177    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.073ns (39.891%)  route 0.110ns (60.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.410ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.340    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y151        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.150     1.322    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y151        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.151     1.171    
    SLICE_X56Y151        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.151    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.073ns (39.891%)  route 0.110ns (60.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.410ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.340    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y151        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.150     1.322    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y151        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.151     1.171    
    SLICE_X56Y151        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.151    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.073ns (39.891%)  route 0.110ns (60.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.410ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.340    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y151        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.150     1.322    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y151        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.151     1.171    
    SLICE_X56Y151        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.151    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.073ns (39.891%)  route 0.110ns (60.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.410ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.340    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y151        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.150     1.322    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y151        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.151     1.171    
    SLICE_X56Y151        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.151    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.073ns (33.641%)  route 0.144ns (66.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.410ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.114     1.374    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y151        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.149     1.321    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X57Y151        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.118     1.203    
    SLICE_X57Y151        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.183    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.073ns (33.641%)  route 0.144ns (66.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.018ns (routing 0.363ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.410ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.018     1.157    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y151        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.195 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.225    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X56Y151        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.260 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.114     1.374    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y151        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=124493, routed)      1.149     1.321    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X57Y151        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.118     1.203    
    SLICE_X57Y151        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.183    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.191    





