{
  "Top": "duc",
  "RtlTop": "duc",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "din_i": {
      "index": "0",
      "type": {
        "dataType": "int18",
        "dataWidth": "18",
        "interfaceRef": "din_i"
      }
    },
    "freq": {
      "index": "1",
      "type": {
        "dataType": "uint16",
        "dataWidth": "16",
        "interfaceRef": "freq"
      }
    },
    "dout_i": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int18",
        "dataWidth": "18",
        "interfaceRef": "dout_i"
      }
    },
    "dout_q": {
      "index": "3",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int18",
        "dataWidth": "18",
        "interfaceRef": "dout_q"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.71",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "33",
    "Uncertainty": "0.33875"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.710 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "duc",
    "Version": "1.0",
    "DisplayName": "Duc",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/duc.c",
      "..\/..\/srrc.c",
      "..\/..\/imf1.c",
      "..\/..\/imf2.c",
      "..\/..\/imf3.c",
      "..\/..\/mixer.c",
      "..\/..\/dds.c",
      "..\/..\/mac.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/duc_am_submul_16scud.vhd",
      "impl\/vhdl\/duc_ama_addmuladdeOg.vhd",
      "impl\/vhdl\/duc_ama_submuladddEe.vhd",
      "impl\/vhdl\/duc_c.vhd",
      "impl\/vhdl\/duc_c_2.vhd",
      "impl\/vhdl\/duc_mul_mul_18s_1bkb.vhd",
      "impl\/vhdl\/duc_shift_reg_p.vhd",
      "impl\/vhdl\/duc_shift_reg_p_2.vhd",
      "impl\/vhdl\/imf2.vhd",
      "impl\/vhdl\/imf2_c_1.vhd",
      "impl\/vhdl\/imf2_shift_reg_p_1.vhd",
      "impl\/vhdl\/imf3.vhd",
      "impl\/vhdl\/imf3_c_5_0.vhd",
      "impl\/vhdl\/imf3_c_5_1.vhd",
      "impl\/vhdl\/imf3_shift_reg_p0.vhd",
      "impl\/vhdl\/mixer.vhd",
      "impl\/vhdl\/mixer_dds_table.vhd",
      "impl\/vhdl\/mixer_DI_cache.vhd",
      "impl\/vhdl\/duc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/duc_am_submul_16scud.v",
      "impl\/verilog\/duc_ama_addmuladdeOg.v",
      "impl\/verilog\/duc_ama_submuladddEe.v",
      "impl\/verilog\/duc_c.v",
      "impl\/verilog\/duc_c_2.v",
      "impl\/verilog\/duc_c_2_rom.dat",
      "impl\/verilog\/duc_c_rom.dat",
      "impl\/verilog\/duc_mul_mul_18s_1bkb.v",
      "impl\/verilog\/duc_shift_reg_p.v",
      "impl\/verilog\/duc_shift_reg_p_2.v",
      "impl\/verilog\/duc_shift_reg_p_2_ram.dat",
      "impl\/verilog\/duc_shift_reg_p_ram.dat",
      "impl\/verilog\/imf2.v",
      "impl\/verilog\/imf2_c_1.v",
      "impl\/verilog\/imf2_c_1_rom.dat",
      "impl\/verilog\/imf2_shift_reg_p_1.v",
      "impl\/verilog\/imf2_shift_reg_p_1_ram.dat",
      "impl\/verilog\/imf3.v",
      "impl\/verilog\/imf3_c_5_0.v",
      "impl\/verilog\/imf3_c_5_0_rom.dat",
      "impl\/verilog\/imf3_c_5_1.v",
      "impl\/verilog\/imf3_c_5_1_rom.dat",
      "impl\/verilog\/imf3_shift_reg_p0.v",
      "impl\/verilog\/imf3_shift_reg_p0_ram.dat",
      "impl\/verilog\/mixer.v",
      "impl\/verilog\/mixer_dds_table.v",
      "impl\/verilog\/mixer_dds_table_rom.dat",
      "impl\/verilog\/mixer_DI_cache.v",
      "impl\/verilog\/mixer_DI_cache_ram.dat",
      "impl\/verilog\/duc.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/wrk\/ETH_ToE_Github\/ug871-design-files\/RTL_Verification\/lab1\/duc_prj\/solution1\/.autopilot\/db\/duc.design.xml",
    "DebugDir": "C:\/wrk\/ETH_ToE_Github\/ug871-design-files\/RTL_Verification\/lab1\/duc_prj\/solution1\/.debug",
    "ProtoInst": ["C:\/wrk\/ETH_ToE_Github\/ug871-design-files\/RTL_Verification\/lab1\/duc_prj\/solution1\/.debug\/duc.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "din_i": {
      "type": "data",
      "dir": "in",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "18"
        }},
      "bundle_name": "din_i",
      "bundle_role": "default"
    },
    "dout_i": {
      "type": "data",
      "dir": "out",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "18"
        }},
      "bundle_name": "dout_i",
      "bundle_role": "default"
    },
    "dout_q": {
      "type": "data",
      "dir": "out",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "18"
        }},
      "bundle_name": "dout_q",
      "bundle_role": "default"
    },
    "freq": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "freq",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "din_i": {
      "dir": "in",
      "width": "18"
    },
    "freq": {
      "dir": "in",
      "width": "16"
    },
    "dout_i": {
      "dir": "out",
      "width": "18"
    },
    "dout_i_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "dout_q": {
      "dir": "out",
      "width": "18"
    },
    "dout_q_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "duc",
      "Instances": [
        {
          "ModuleName": "imf3",
          "InstanceName": "grp_imf3_fu_208"
        },
        {
          "ModuleName": "imf2",
          "InstanceName": "grp_imf2_fu_229"
        },
        {
          "ModuleName": "mixer",
          "InstanceName": "grp_mixer_fu_249"
        }
      ]
    },
    "Info": {
      "imf2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "imf3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mixer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "duc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "imf2": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.71",
          "Uncertainty": "0.34",
          "Estimate": "2.361"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "1",
          "FF": "373",
          "LUT": "296",
          "URAM": "0"
        }
      },
      "imf3": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.71",
          "Uncertainty": "0.34",
          "Estimate": "2.361"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "1",
          "FF": "667",
          "LUT": "534",
          "URAM": "0"
        }
      },
      "mixer": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "3",
          "LatencyWorst": "9",
          "PipelineIIMin": "1",
          "PipelineIIMax": "9",
          "PipelineII": "1 ~ 9",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.71",
          "Uncertainty": "0.34",
          "Estimate": "2.710"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "272",
          "LUT": "207",
          "URAM": "0"
        }
      },
      "duc": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "35",
          "LatencyWorst": "41",
          "PipelineIIMin": "34",
          "PipelineIIMax": "42",
          "PipelineII": "34 ~ 42",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.71",
          "Uncertainty": "0.34",
          "Estimate": "2.710"
        },
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "7",
          "FF": "1972",
          "LUT": "1608",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "duc",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-02-11 19:48:27 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
