# VerilogHDL-Multiplier
An N-bit parameterized multiplier realized by structural Verilog.

Author: Vinh TA

Notes: compile using Icarus Verilog (iverilog).
