# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1500 6.4e-05 1024 320 730 272384 24.8847 13.5148 234.863 419.086 692.523 692.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 700 0.001024 4096 160 1030 13824 2.7448 51.9072 112.37 167.068 167.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 450 3.2e-05 512 130 180 229376 67.5693 13.3237 46.3378 417.651 545.163 545.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1210 6.4e-05 2048 320 4840 251904 52.9783 28.3996 2970.56 837.861 3889.97 3890.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 0.001024 2048 190 970 10880 1.59251 1.48922 20.401 101.528 125.085 125.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 0.000256 1024 230 1680 51712 6.26826 3.40992 100.875 104.599 215.283 215.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 0.000128 512 320 570 144384 5.3817 3.41197 49.2011 104.895 163.022 163.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 0.000128 1024 240 940 102400 15.1014 6.83424 119.661 208.958 350.714 350.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 0.000256 1024 100 400 76160 3.41824 27.602 104.827 135.893 135.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 970 0.000512 512 210 460 31232 1.4695 0.831456 8.74048 26.293 37.4651 37.5828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1500 6.4e-05 1024 320 730 271872 24.9655 13.5668 269.217 419.276 727.196 727.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 700 0.001024 4096 160 1030 13824 2.73648 59.1315 104.753 166.666 166.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 450 3.2e-05 512 130 180 221184 66.3162 13.0531 48.0982 408.383 536.12 536.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1210 6.4e-05 2048 320 4840 252288 52.9536 28.3474 3545.28 838.238 4465 4465.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 0.001024 2048 190 970 10800 1.59107 1.47661 23.0286 101.935 128.104 128.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 0.000256 1024 230 1680 51840 6.27792 3.41142 119.227 104.608 233.658 233.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 0.000128 512 320 570 144576 5.38198 3.41693 57.3462 104.942 171.217 171.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 0.000128 1024 240 940 101376 15.2177 6.84157 136.378 208.966 367.564 367.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1910 0.000256 1024 100 400 76176 3.42653 31.3832 104.948 139.802 139.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 970 0.000512 512 210 460 30528 1.47901 0.821856 9.79389 26.1076 38.3326 38.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1500 6.4e-05 1024 320 730 272640 24.8636 13.5315 282.776 419.495 740.832 740.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 700 0.001024 4096 160 1030 13840 2.74637 62.1977 104.893 169.879 169.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 450 3.2e-05 512 130 180 225280 66.6704 13.138 52.5291 412.556 545.164 545.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1210 6.4e-05 2048 320 4840 252160 52.9163 28.3812 3689.44 838.704 4609.62 4609.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 0.001024 2048 190 970 10720 1.58429 1.47251 23.8788 101.362 128.369 128.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 0.000256 1024 230 1680 51200 6.25098 3.38806 122.845 104.2 236.816 236.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.000128 512 320 570 144640 5.37501 3.41712 59.9028 105.003 173.827 173.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 0.000128 1024 240 940 102400 15.209 6.84646 144.244 209.951 376.408 376.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 0.000256 1024 100 400 76160 3.42253 33.0076 104.95 141.425 141.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 970 0.000512 512 210 460 30720 1.46019 0.8192 10.3087 25.9868 38.7017 38.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1500 6.4e-05 1024 320 730 271872 24.8194 13.5233 262.671 422.55 723.727 723.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 700 0.001024 4096 160 1030 13824 2.74432 57.6758 105.822 166.284 166.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 450 3.2e-05 512 130 180 221184 66.9945 18.2395 29.8733 416.23 531.605 531.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1210 6.4e-05 2048 320 4840 251904 52.7403 28.2792 3431.27 844.79 4357.25 4357.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 0.001024 2048 190 970 10752 1.58413 1.48032 22.2078 102.123 127.466 127.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 0.000256 1024 230 1680 51456 6.24704 3.40173 114.957 105.32 230.057 230.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.000128 512 320 570 144384 5.35507 3.40995 55.6268 105.772 170.29 170.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 0.000128 1024 240 940 101376 15.0887 6.82528 132.938 210.409 365.42 365.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 0.000256 1024 100 400 76128 3.42218 30.655 105.85 139.97 140.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 970 0.000512 512 210 460 30720 1.46144 0.819008 9.61405 26.2265 38.2509 38.3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1500 6.4e-05 1024 320 730 272000 24.9432 13.5808 265.216 419.055 722.962 723.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 700 0.001024 4096 160 1030 13800 2.73389 58.507 104.775 166.06 166.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 450 3.2e-05 512 130 180 230400 65.9642 13.1686 31.5847 412.536 523.527 523.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1210 6.4e-05 2048 320 4840 251200 53.1811 28.3562 3466.92 837.803 4386.43 4386.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 0.001024 2048 190 970 10800 1.59469 1.47901 22.4704 101.521 127.138 127.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 0.000256 1024 230 1680 51200 6.3031 3.4121 115.53 104.431 229.808 229.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.000128 512 320 570 144000 5.40266 3.41402 56.1014 104.898 169.944 170.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 0.000128 1024 240 940 100800 15.2538 6.84602 134.382 208.578 365.215 365.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 0.000256 1024 100 400 76100 3.42294 31.2648 104.883 139.612 139.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 970 0.000512 512 210 460 30400 1.47555 0.818176 9.70205 25.9933 38.1165 38.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1500 6.4e-05 1024 320 730 270592 24.9838 13.5225 272.241 418.818 729.728 729.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 700 0.001024 4096 160 1030 13776 2.7353 60.1457 104.712 167.635 167.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 450 3.2e-05 512 130 180 200704 67.6599 13.0493 28.5329 404.296 513.802 514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1210 6.4e-05 2048 320 4840 250880 52.9949 28.392 3547.96 837.328 4466.84 4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 0.001024 2048 190 970 10528 1.57738 1.46842 23.0596 100.136 126.313 126.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 0.000256 1024 230 1680 51968 6.27792 3.41696 120.701 104.919 235.444 235.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 0.000128 512 320 570 144256 5.3601 3.41245 57.9001 104.844 171.644 171.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 0.000128 1024 240 940 102144 15.1726 6.84176 139.236 209.537 370.941 371.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 0.000256 1024 100 400 76048 3.41907 32.1324 104.837 140.429 140.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 970 0.000512 512 210 460 30464 1.46995 0.821248 9.99792 26.0927 38.5084 38.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1500 6.4e-05 1024 320 730 270720 24.8934 13.5204 273.285 417.411 729.277 729.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 700 0.001024 4096 160 1030 13800 2.74637 60.2683 104.788 167.846 167.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 450 3.2e-05 512 130 180 215040 67.8235 14.5281 30.5977 412.163 525.383 525.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1210 6.4e-05 2048 320 4840 249600 53.1647 28.3884 3552.16 834.514 4468.39 4468.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 0.001024 2048 190 970 10560 1.57936 1.46294 23.0167 99.9386 126.071 126.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 0.000256 1024 230 1680 51840 6.28957 3.41402 121.046 104.578 235.459 235.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.000128 512 320 570 144000 5.36806 3.41664 58.023 104.498 171.437 171.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 0.000128 1024 240 940 101760 15.1725 6.86483 139.091 208.843 370.13 370.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 0.000256 1024 100 400 76080 3.42077 32.1516 104.793 140.408 140.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 970 0.000512 512 210 460 30720 1.46877 0.8216 10.0745 25.9829 38.4754 38.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1500 6.4e-05 1024 320 730 270336 24.8996 13.5 263.378 417.757 719.697 719.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 700 0.001024 4096 160 1030 13696 2.72922 57.9691 104.268 165.009 165.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 450 3.2e-05 512 130 180 229376 67.3599 13.3299 31.5995 417.648 530.203 530.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1210 6.4e-05 2048 320 4840 249856 52.9522 28.2501 3437.35 835.185 4353.91 4354.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 0.001024 2048 190 970 10496 1.57491 1.46947 22.2291 99.9625 125.308 125.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 0.000256 1024 230 1680 51200 6.28397 3.41014 115.319 104.676 229.821 229.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 0.000128 512 320 570 143360 5.37603 3.40778 55.8062 104.584 169.304 169.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 0.000128 1024 240 940 102400 15.0977 6.82803 135.509 209.14 366.736 366.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 0.000256 1024 100 400 76032 3.42016 31.0709 104.724 139.264 139.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 970 0.000512 512 210 460 30720 1.48941 0.842752 9.79747 26.3412 38.5969 38.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1500 6.4e-05 1024 320 730 270336 24.7141 13.4584 265.262 416.865 720.467 720.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 700 0.001024 4096 160 1030 13632 2.72384 58.2563 104.369 165.391 165.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 450 3.2e-05 512 130 180 196608 65.918 12.8154 27.4191 396.103 502.519 502.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1210 6.4e-05 2048 320 4840 248832 52.8627 28.1858 3452.15 833.422 4366.8 4366.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 0.001024 2048 190 970 10368 1.57952 1.47408 22.0884 100.178 125.391 125.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 0.000256 1024 230 1680 50688 6.196 3.36896 115.64 103.478 228.814 228.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 0.000128 512 320 570 142848 5.35942 3.40787 56.2024 104.383 169.479 169.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 0.000128 1024 240 940 98304 15.1308 6.80374 131.211 206.65 359.956 360.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 0.000256 1024 100 400 76032 3.42032 31.4427 104.912 139.819 139.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 970 0.000512 512 210 460 30720 1.46845 0.820672 9.92403 26.0592 38.3985 38.5126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1500 6.4e-05 1024 320 730 268800 24.9761 13.5004 282.549 417.042 738.232 738.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 700 0.001024 4096 160 1030 13600 2.72794 62.1412 104.237 169.15 169.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 450 3.2e-05 512 130 180 204800 69.0788 13.1604 30.6986 412.597 525.802 526.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1210 6.4e-05 2048 320 4840 249600 52.8925 28.2511 3714.38 833.775 4629.47 4629.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 0.001024 2048 190 970 10400 1.5831 1.47117 23.762 100.198 127.086 127.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 0.000256 1024 230 1680 49600 6.27933 3.37526 121.461 103.491 234.738 234.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.000128 512 320 570 142400 5.39232 3.41405 60.3127 104.428 173.673 173.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 0.000128 1024 240 940 99200 15.1157 6.81616 141.912 206.565 370.572 370.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 0.000256 1024 100 400 76000 3.42122 33.5903 104.884 141.938 141.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 970 0.000512 512 210 460 30400 1.47894 0.8192 10.5133 26.0623 39.0005 39.1188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1500 6.4e-05 1024 320 730 270336 24.9083 13.5009 334.938 418.292 791.806 791.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 700 0.001024 4096 160 1030 13568 2.72016 73.0179 104.355 180.138 180.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 450 3.2e-05 512 130 180 196608 65.9308 12.8144 34.6508 396.108 509.772 509.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1210 6.4e-05 2048 320 4840 249856 52.9316 28.2853 4330.59 836.257 5248.23 5248.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 0.001024 2048 190 970 10240 1.56582 1.45683 27.4484 99.6636 130.207 130.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 0.000256 1024 230 1680 51200 6.29472 3.41091 145.31 104.932 260.076 260.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 0.000128 512 320 570 143360 5.37232 3.41542 71.0027 104.759 184.676 184.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 0.000128 1024 240 940 102400 15.1181 6.8336 172.443 209.441 403.99 404.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 0.000256 1024 100 400 75776 3.42061 39.6882 104.644 147.797 147.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 970 0.000512 512 210 460 28672 1.43482 0.78112 11.6808 25.0668 39.0898 39.2034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1500 6.4e-05 1024 320 735 270336 25.1349 13.5148 258.108 419.352 716.278 716.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 700 0.001024 4096 160 1035 13856 2.74842 50.5221 104.846 158.161 158.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 450 3.2e-05 512 130 180 237568 66.4517 13.3268 54.7205 417.927 552.703 552.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1210 6.4e-05 2048 320 4845 252416 52.8031 28.3329 3024.11 838.383 3943.8 3943.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 630 0.001024 2048 190 975 10816 1.57286 1.4807 39.9078 101.485 144.521 144.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 790 0.000256 1024 230 1680 52480 6.26582 3.41622 101.808 104.981 216.602 216.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1960 0.000128 512 320 570 144640 5.35965 3.41238 48.2436 104.947 162.096 162.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 790 0.000128 1024 240 945 102912 15.1143 6.8608 118.626 209.751 350.512 350.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1910 0.000256 1024 100 405 76192 3.42506 26.8536 104.931 135.255 135.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 970 0.000512 512 210 465 30720 1.4824 0.831488 8.45917 26.292 37.1884 37.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1500 6.4e-05 1024 320 735 270720 25.1648 13.5476 233.027 419.456 691.365 691.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 700 0.001024 4096 160 1035 13840 2.73939 51.3716 104.917 159.072 159.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 450 3.2e-05 512 130 180 235520 67.1916 13.3818 52.1904 419.411 552.445 552.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1210 6.4e-05 2048 320 4845 252160 53.1049 28.4733 3055.84 838.603 3976.19 3976.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 0.001024 2048 190 975 10800 1.57696 1.47661 42.285 101.471 146.883 146.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 790 0.000256 1024 230 1680 52480 6.2977 3.42426 103.738 105.014 218.603 218.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 0.000128 512 320 570 144640 5.39357 3.41606 48.8229 104.98 162.741 162.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 790 0.000128 1024 240 945 103040 15.1994 6.84122 120.477 209.919 352.6 352.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1910 0.000256 1024 100 405 76200 3.43197 27.1338 104.977 135.585 135.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 970 0.000512 512 210 465 30400 1.48358 0.847872 8.42912 26.1782 37.0632 37.1671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1500 6.4e-05 1024 320 735 269568 25.174 13.5242 229.213 418.68 686.76 686.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 700 0.001024 4096 160 1035 13824 2.74211 50.6491 104.847 158.281 158.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 450 3.2e-05 512 130 180 233472 65.7388 13.1379 47.2258 412.434 538.805 538.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1210 6.4e-05 2048 320 4845 251904 52.8152 28.4126 3030.49 837.034 3948.91 3949.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 0.001024 2048 190 975 10752 1.58109 1.47779 19.6854 101.349 124.167 124.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 790 0.000256 1024 230 1680 52224 6.2665 3.41299 102.762 104.822 217.395 217.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 0.000128 512 320 570 144384 5.36944 3.41197 48.4142 104.784 162.11 162.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 790 0.000128 1024 240 945 102144 15.1814 6.83418 117.449 209.418 349.041 349.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 0.000256 1024 100 405 76176 3.42416 26.9516 104.928 135.344 135.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 970 0.000512 512 210 465 30336 1.48618 0.826976 8.43027 26.215 37.0837 37.1977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1500 6.4e-05 1024 320 735 269696 25.2276 14.0124 235.675 418.703 693.787 693.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 700 0.001024 4096 160 1035 13832 2.74275 52.4857 104.925 160.197 160.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 450 3.2e-05 512 130 180 229376 66.5241 13.1949 48.1671 413.82 541.985 542.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1210 6.4e-05 2048 320 4845 251776 53.0152 28.3729 3108.65 837.079 4027.29 4027.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 0.001024 2048 190 975 10752 1.58736 1.47251 20.3163 101.334 124.782 124.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 0.000256 1024 230 1680 51968 6.29466 3.41811 104.257 104.832 218.935 219.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 0.000128 512 320 570 144256 5.39174 3.41811 49.7859 104.796 163.524 163.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 0.000128 1024 240 945 102144 15.2298 6.84237 121.762 209.546 353.542 353.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 0.000256 1024 100 405 76160 3.4239 27.7193 104.918 136.105 136.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 970 0.000512 512 210 465 30464 1.49302 0.835584 8.64435 26.3519 37.454 37.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1500 6.4e-05 1024 320 735 270336 25.1179 13.5153 242.756 419.037 700.592 700.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 700 0.001024 4096 160 1035 13824 2.7457 53.4241 104.755 160.967 161.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 450 3.2e-05 512 130 180 229376 67.5546 13.3266 44.877 417.595 543.623 543.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1210 6.4e-05 2048 320 4845 251904 52.9665 28.2952 3053.08 837.745 3972.26 3972.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 0.001024 2048 190 975 10752 1.58867 1.48275 20.7329 101.526 125.403 125.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 0.000256 1024 230 1680 52224 6.25546 3.41155 106.061 104.586 220.446 220.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 0.000128 512 320 570 144384 5.3769 3.40992 50.6737 104.885 164.479 164.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 0.000128 1024 240 945 102400 15.089 6.8351 123.247 223.14 368.473 368.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 0.000256 1024 100 405 76160 3.42822 28.7171 104.841 137.029 137.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 970 0.000512 512 210 465 30720 1.48195 0.829408 8.94675 26.2915 37.6779 37.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1500 6.4e-05 1024 320 735 269568 25.2712 13.5405 275.693 419.329 733.997 734.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 700 0.001024 4096 160 1035 13824 2.73885 61.1226 104.916 168.821 168.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 450 3.2e-05 512 130 180 221184 66.279 13.0575 49.0869 408.434 537.129 537.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1210 6.4e-05 2048 320 4845 252288 52.9516 28.4004 3607.45 838.339 4527.32 4527.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 0.001024 2048 190 975 10800 1.58848 1.48211 23.6336 101.561 128.336 128.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 0.000256 1024 230 1680 51840 6.27558 3.41392 121.265 104.62 235.702 235.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 0.000128 512 320 570 144576 5.38186 3.4135 58.5606 104.959 172.445 172.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 0.000128 1024 240 945 101376 15.215 6.84746 140.893 208.99 372.104 372.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 0.000256 1024 100 405 76104 3.42579 32.9642 104.89 141.323 141.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 970 0.000512 512 210 465 29952 1.49114 0.823456 10.0575 26.1086 38.6054 38.7193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1500 6.4e-05 1024 320 735 270080 25.1528 13.6539 270.185 419.178 728.339 728.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 700 0.001024 4096 160 1035 13760 2.73174 59.5022 104.525 166.805 166.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 450 3.2e-05 512 130 180 225280 66.5415 13.1492 31.6692 412.247 523.875 524.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1210 6.4e-05 2048 320 4845 252160 52.8913 28.3332 3519.02 838.041 4438.46 4438.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 0.001024 2048 190 975 10720 1.58278 1.47635 22.7041 101.326 127.16 127.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 0.000256 1024 230 1680 51840 6.22528 3.38742 118.484 104.12 232.347 232.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 0.000128 512 320 570 144640 5.37408 3.4183 57.2506 104.919 171.09 171.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 0.000128 1024 240 945 102400 15.194 6.84442 138.321 209.693 370.215 370.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 0.000256 1024 100 405 76160 3.43226 32.1462 104.9 140.522 140.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 970 0.000512 512 210 465 30080 1.47782 0.81584 9.8513 25.9648 38.2366 38.3529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1500 6.4e-05 1024 320 735 268800 25.1638 13.5745 287.879 418.392 745.183 745.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 700 0.001024 4096 160 1035 13728 2.72938 63.4465 104.407 170.627 170.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 450 3.2e-05 512 130 180 221184 66.9946 13.2037 33.3419 412.314 526.126 526.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1210 6.4e-05 2048 320 4845 251904 52.6752 28.3336 3741.73 836.47 4659.38 4659.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 0.001024 2048 190 975 10752 1.5872 1.48624 24.7616 101.439 129.349 129.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 0.000256 1024 230 1680 51456 6.24787 3.40378 125.443 104.279 239.506 239.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 0.000128 512 320 570 144384 5.35315 3.4087 61.0165 104.735 174.643 174.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 0.000128 1024 240 945 101376 15.0814 6.8248 146.035 208.276 376.376 376.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 0.000256 1024 100 405 76128 3.42835 34.3499 104.841 142.662 142.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 970 0.000512 512 210 465 29952 1.47699 0.81872 10.4917 25.9688 38.8855 39.0062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1500 6.4e-05 1024 320 735 270400 25.1595 13.5452 286.629 418.768 744.266 744.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 700 0.001024 4096 160 1035 13800 2.74842 63.4108 104.848 171.052 171.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 450 3.2e-05 512 130 180 230400 65.9276 13.1707 34.5068 412.246 526.123 526.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1210 6.4e-05 2048 320 4845 251200 53.139 28.3672 3700.05 837.485 4619.21 4619.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 0.001024 2048 190 975 10800 1.59126 1.47366 24.8164 101.48 129.433 129.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 0.000256 1024 230 1680 52000 6.26435 3.4113 125.647 104.356 239.806 239.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 0.000128 512 320 570 144000 5.40224 3.41606 60.4802 104.823 174.249 174.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 0.000128 1024 240 945 100800 15.2371 6.84646 144.145 208.427 374.815 374.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 0.000256 1024 100 405 76100 3.42016 34.05 104.841 142.353 142.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 970 0.000512 512 210 465 29600 1.4913 0.817152 10.285 25.9771 38.6949 38.8137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1500 6.4e-05 1024 320 735 268800 25.2203 13.8056 286.854 422.567 748.608 748.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 700 0.001024 4096 160 1035 13776 2.73818 63.4641 105.791 172.036 172.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 450 3.2e-05 512 130 180 200704 67.65 13.0494 30.2309 407.913 519.113 519.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1210 6.4e-05 2048 320 4845 250880 52.9819 28.3072 3725.44 844.812 4651.71 4651.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 0.001024 2048 190 975 10528 1.57338 1.46963 23.9167 101.629 128.662 128.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 0.000256 1024 230 1680 51968 6.2719 3.41197 126.623 105.862 242.294 242.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 0.000128 512 320 570 144256 5.36749 3.41168 60.9712 105.779 175.657 175.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 0.000128 1024 240 945 102144 15.1612 6.83482 147.088 212.062 381.304 381.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 0.000256 1024 100 405 76048 3.42016 34.2262 105.794 143.484 143.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 970 0.000512 512 210 465 29568 1.49462 0.821248 10.3198 26.3176 39.0819 39.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1500 6.4e-05 1024 320 735 268800 25.0708 13.5216 280.843 417.448 737.05 737.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 700 0.001024 4096 160 1035 13680 2.72896 62.0478 104.3 169.12 169.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 450 3.2e-05 512 130 180 215040 67.8758 13.1626 31.8034 412.19 525.296 525.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1210 6.4e-05 2048 320 4845 249600 53.1133 28.3597 3643.64 834.595 4559.89 4560.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 0.001024 2048 190 975 10560 1.57802 1.46227 23.806 99.9397 126.858 126.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 0.000256 1024 230 1680 51840 6.28218 3.41882 123.729 104.585 238.137 238.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 0.000128 512 320 570 144000 5.37104 3.41968 59.6691 104.501 173.089 173.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 0.000128 1024 240 945 101760 15.1779 6.84032 144.273 209.477 375.93 376.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 0.000256 1024 100 405 76080 3.41859 33.8289 104.822 142.115 142.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 970 0.000512 512 210 465 29760 1.48755 0.819168 10.2884 25.9841 38.7114 38.8293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1500 6.4e-05 1024 320 735 268288 25.1827 13.4987 268.434 417.811 725.089 725.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 700 0.001024 4096 160 1035 13696 2.72998 59.4829 104.424 166.681 166.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 450 3.2e-05 512 130 180 229376 67.3552 13.3263 32.4429 417.688 531.084 531.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1210 6.4e-05 2048 320 4845 249856 52.9553 28.3034 3497.1 835.304 4413.83 4413.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 0.001024 2048 190 975 10496 1.5761 1.46656 22.6099 99.9635 125.692 125.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 0.000256 1024 230 1680 52224 6.24554 3.40845 119.586 104.69 234.059 234.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 0.000128 512 320 570 143360 5.36986 3.41334 56.8735 104.595 170.377 170.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 0.000128 1024 240 945 102400 15.0949 6.82598 138.679 209.039 369.798 369.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 0.000256 1024 100 405 76032 3.41613 32.1603 104.777 140.396 140.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 970 0.000512 512 210 465 30720 1.48256 0.831488 10.0887 26.3371 38.8654 38.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1500 6.4e-05 1024 320 735 267264 25.0153 13.4574 315.339 416.864 770.841 770.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 700 0.001024 4096 160 1035 13632 2.73315 69.4565 104.509 176.74 176.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 450 3.2e-05 512 130 180 196608 65.9586 12.8133 33.0294 396.106 508.18 508.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1210 6.4e-05 2048 320 4845 248832 52.8193 28.162 4056.63 833.406 4971.19 4971.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 0.001024 2048 190 975 10368 1.57498 1.47661 26.0697 100.179 129.374 129.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 0.000256 1024 230 1680 50688 6.20726 3.36992 135.657 103.49 248.854 248.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 0.000128 512 320 570 142848 5.36093 3.40755 66.6518 104.379 179.927 180.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 0.000128 1024 240 945 98304 15.1208 6.79981 156.303 206.558 384.939 385.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 0.000256 1024 100 405 76032 3.42426 37.8151 104.942 146.224 146.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 970 0.000512 512 210 465 29184 1.49731 0.81904 11.3298 26.0557 39.8266 39.9413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1500 6.4e-05 1024 320 735 268800 24.9865 13.4971 317.017 417.043 772.712 772.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 700 0.001024 4096 160 1035 13600 2.72784 69.4636 104.38 176.613 176.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 450 3.2e-05 512 130 180 204800 69.0548 13.1623 34.6259 412.59 529.708 529.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1210 6.4e-05 2048 320 4845 249600 52.9042 28.2746 4091.7 833.774 5006.81 5006.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 0.001024 2048 190 975 10400 1.58112 1.47094 26.359 100.2 129.684 129.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 0.000256 1024 230 1680 51200 6.21302 3.37779 138.066 103.491 251.277 251.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 0.000128 512 320 570 142400 5.39504 3.41811 67.0838 104.434 180.459 180.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 0.000128 1024 240 945 99200 15.1092 6.81293 158.548 206.563 387.19 387.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 0.000256 1024 100 405 76000 3.42083 37.9861 104.915 146.365 146.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 970 0.000512 512 210 465 28800 1.5128 0.82112 11.3489 26.063 39.8733 39.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1500 6.4e-05 1024 320 735 266240 25.2214 13.5985 285.888 418.283 743.157 743.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 700 0.001024 4096 160 1035 13568 2.73222 63.3627 104.498 170.637 170.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 450 3.2e-05 512 130 180 196608 65.9324 12.8073 30.2523 396.097 505.356 505.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1210 6.4e-05 2048 320 4845 249856 52.9336 28.2547 3735.58 836.24 4653.18 4653.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 0.001024 2048 190 975 10240 1.56995 1.46227 23.9083 99.6623 126.672 126.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 0.000256 1024 230 1680 51200 6.29837 3.41062 125.37 104.932 240.14 240.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 0.000128 512 320 570 143360 5.37402 3.41267 61.1421 104.759 174.816 174.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 0.000128 1024 240 945 102400 15.1144 6.83082 149.337 209.363 380.802 380.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 0.000256 1024 100 405 75776 3.42016 34.5511 104.679 142.692 142.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 970 0.000512 512 210 465 28672 1.43488 0.77984 10.3097 25.0697 37.7182 37.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1500 6.4e-05 1024 320 740 270848 25.0699 14.2234 246.525 418.945 704.93 705.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 700 0.001024 4096 160 1040 13824 2.73818 47.8596 104.721 155.363 155.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 450 3.2e-05 512 130 180 237568 66.3311 13.3262 53.8642 417.525 551.317 551.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1210 6.4e-05 2048 320 4840 252416 52.8011 28.3423 2859.95 837.576 3778.84 3778.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 630 0.001024 2048 190 980 10624 1.57734 1.4807 37.323 101.437 141.889 141.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 790 0.000256 1024 230 1680 52224 6.26618 3.41814 96.5081 104.872 211.197 211.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1960 0.000128 512 320 580 144384 5.36003 3.40992 46.5056 104.848 160.248 160.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 790 0.000128 1024 240 940 101888 15.2074 6.83213 111.261 209.549 343.009 343.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1910 0.000256 1024 100 400 76224 3.42794 25.2068 105.412 134.09 134.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 970 0.000512 512 210 460 30976 1.47318 0.83312 8.05043 26.2642 36.7496 36.8594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1500 6.4e-05 1024 320 740 270720 25.1372 13.5441 248.592 418.949 706.393 706.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 700 0.001024 4096 160 1040 13840 2.74547 54.5052 104.852 162.143 162.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 450 3.2e-05 512 130 180 235520 67.1446 13.3853 52.5409 418.904 552.241 552.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1210 6.4e-05 2048 320 4840 252160 53.0262 28.4092 3220.34 837.597 4139.54 4139.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 0.001024 2048 190 980 10640 1.58752 1.47456 20.9568 101.411 125.502 125.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 790 0.000256 1024 230 1680 52160 6.30163 3.42483 108.994 104.88 223.732 223.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 0.000128 512 320 580 144320 5.39658 3.4193 52.6566 104.855 166.455 166.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 790 0.000128 1024 240 940 101760 15.2794 6.84435 125.47 209.616 357.363 357.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 0.000256 1024 100 400 76200 3.42301 28.5164 104.819 136.802 136.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 970 0.000512 512 210 460 30720 1.47853 0.843872 9.05152 26.1423 37.6456 37.7482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1500 6.4e-05 1024 320 740 270336 25.0368 13.5277 229.125 418.786 686.656 686.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 700 0.001024 4096 160 1040 13824 2.744 50.5139 105.023 158.328 158.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 450 3.2e-05 512 130 180 233472 65.8312 13.1397 44.1166 412.544 535.904 536.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1210 6.4e-05 2048 320 4840 251904 52.8015 28.3382 2995.2 837.25 3913.77 3913.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 0.001024 2048 190 980 10560 1.58326 1.46902 19.0908 101.364 123.58 123.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 0.000256 1024 230 1680 51840 6.27469 3.41994 101.354 104.848 216.025 216.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 0.000128 512 320 580 144000 5.36998 3.41421 49.0011 104.813 162.726 162.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 0.000128 1024 240 940 101376 15.2338 6.87104 114.67 209.474 346.403 346.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 0.000256 1024 100 400 76176 3.41683 26.4786 104.921 134.861 134.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 970 0.000512 512 210 460 30720 1.47517 0.827584 8.40368 26.2174 37.0524 37.1651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1500 6.4e-05 1024 320 740 270592 25.0576 13.5485 235.816 418.793 693.379 693.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 700 0.001024 4096 160 1040 13776 2.73382 51.7667 104.717 159.262 159.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 450 3.2e-05 512 130 180 229376 66.554 13.1977 46.4404 413.916 540.383 540.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1210 6.4e-05 2048 320 4840 251776 53.0122 28.3972 3035.77 837.286 3954.63 3954.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 0.001024 2048 190 980 10528 1.5865 1.47213 19.9229 101.342 124.394 124.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 0.000256 1024 230 1680 51968 6.29933 3.42026 103.194 104.857 217.901 218.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 0.000128 512 320 580 144256 5.38762 3.41539 50.2651 104.819 164.017 164.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 0.000128 1024 240 940 101248 15.2889 6.84646 118.005 209.602 349.9 350.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 0.000256 1024 100 400 76160 3.41814 27.2548 104.911 135.626 135.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 970 0.000512 512 210 460 30912 1.48218 0.833312 8.72339 26.355 37.5191 37.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1500 6.4e-05 1024 320 740 270336 25.1012 13.5177 237.38 419.445 695.606 695.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 700 0.001024 4096 160 1040 13760 2.74432 51.9364 104.663 159.385 159.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 450 3.2e-05 512 130 180 229376 67.618 13.3286 42.9323 418 542.148 542.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1210 6.4e-05 2048 320 4840 251904 52.913 28.3402 2945.42 838.58 3865.42 3865.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 0.001024 2048 190 980 10624 1.5889 1.48797 20.0463 101.572 124.767 124.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 0.000256 1024 230 1680 51712 6.26589 3.40864 102.055 104.684 216.543 216.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 0.000128 512 320 580 144384 5.37632 3.41606 50.2006 104.984 164.102 164.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 0.000128 1024 240 940 101376 15.1726 6.83178 118.932 209.133 350.224 350.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 0.000256 1024 100 400 76160 3.42221 27.828 104.915 136.207 136.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 970 0.000512 512 210 460 30720 1.48147 0.83264 8.74509 26.3145 37.498 37.6181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1500 6.4e-05 1024 320 740 270720 25.1154 13.5389 293.988 419.237 752.046 752.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 700 0.001024 4096 160 1040 13752 2.73427 64.5008 104.649 171.929 171.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 450 3.2e-05 512 130 180 221184 66.1535 13.0568 33.6983 408.347 521.528 521.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1210 6.4e-05 2048 320 4840 252288 52.8936 28.4047 3783.17 838.154 4702.79 4702.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 0.001024 2048 190 980 10656 1.58925 1.47603 24.9534 101.551 129.643 129.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 0.000256 1024 230 1680 51840 6.27459 3.41402 127.833 104.596 242.245 242.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 0.000128 512 320 580 144000 5.38374 3.41901 62.6218 104.934 176.489 176.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 0.000128 1024 240 940 100224 15.3134 6.84768 146.662 209.009 377.994 378.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 0.000256 1024 100 400 76176 3.42336 34.4926 104.935 142.894 142.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 970 0.000512 512 210 460 30528 1.47824 0.821664 10.8435 26.0999 39.3725 39.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1500 6.4e-05 1024 320 740 269568 24.9081 13.5126 204.513 417.54 660.64 660.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 700 0.001024 4096 160 1040 13680 2.74128 44.7406 104.697 152.221 152.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 450 3.2e-05 512 130 180 184320 67.5416 12.8287 39.6497 395.791 516.077 516.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1210 6.4e-05 2048 320 4840 251136 52.6854 28.3464 2614.94 834.762 3530.9 3531.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 0.001024 2048 190 980 10368 1.58515 1.47251 17.1242 101.321 121.574 121.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 0.000256 1024 230 1680 50688 6.24704 3.3831 87.5837 103.865 201.209 201.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 0.000128 512 320 580 142848 5.36861 3.40886 43.6111 104.532 157.049 157.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 0.000128 1024 240 940 99072 15.1969 6.8159 100.897 207.475 330.542 330.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 0.000256 1024 100 400 76032 3.41978 23.9391 104.778 132.178 132.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 970 0.000512 512 210 460 29952 1.4696 0.805536 7.55424 25.7511 35.7012 35.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1500 6.4e-05 1024 320 740 270080 25.1319 13.5275 281.085 419.458 739.366 739.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 700 0.001024 4096 160 1040 13760 2.73837 61.7943 104.746 169.323 169.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 450 3.2e-05 512 130 180 225280 66.5186 13.1441 32.9017 412.509 525.34 525.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1210 6.4e-05 2048 320 4840 252160 52.846 28.3706 3649.81 838.609 4569.79 4569.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 0.001024 2048 190 980 10560 1.58106 1.47661 23.9002 101.363 128.392 128.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 0.000256 1024 230 1680 51200 6.24906 3.39101 121.559 104.195 235.519 235.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 0.000128 512 320 580 144000 5.38582 3.41402 60.2823 104.995 174.203 174.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 0.000128 1024 240 940 101120 15.2898 6.83962 141.905 209.834 374.024 374.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 0.000256 1024 100 400 76160 3.4233 33.0266 104.93 141.423 141.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 970 0.000512 512 210 460 30080 1.47786 0.815104 10.2744 25.9791 38.672 38.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1500 6.4e-05 1024 320 740 268800 25.1484 13.5168 197.196 419.569 655.594 655.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 700 0.001024 4096 160 1040 13600 2.73094 43.4076 104.419 150.602 150.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 450 3.2e-05 512 130 180 204800 69.0506 13.1233 41.2922 412.573 536.308 536.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1210 6.4e-05 2048 320 4840 250880 52.9596 28.2847 2527.25 838.832 3447.5 3447.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 0.001024 2048 190 980 10240 1.57744 1.47251 16.3392 100.098 119.558 119.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 0.000256 1024 230 1680 49920 6.23501 3.36698 83.6423 103.449 196.82 196.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 0.000128 512 320 580 142080 5.34992 3.40394 42.0708 104.189 155.14 155.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 0.000128 1024 240 940 97280 15.1883 6.80915 95.9559 206.786 324.893 325.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 0.000256 1024 100 400 76000 3.42202 23.1461 104.825 131.439 131.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 970 0.000512 512 210 460 29440 1.49152 0.818784 7.19834 26.0337 35.6674 35.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1500 6.4e-05 1024 320 740 270336 24.9821 13.5069 263.141 418.45 720.241 720.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 700 0.001024 4096 160 1040 13728 2.73978 57.9051 104.574 165.261 165.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 450 3.2e-05 512 130 180 221184 66.9812 13.1233 30.3343 412.18 522.888 523.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1210 6.4e-05 2048 320 4840 251904 52.6761 28.3689 3414.07 836.709 4331.99 4332.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 0.001024 2048 190 980 10560 1.58515 1.48762 22.226 101.445 126.814 126.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 0.000256 1024 230 1680 51456 6.2441 3.40173 114.434 104.293 228.502 228.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 0.000128 512 320 580 143616 5.37136 3.41315 56.2489 104.744 169.906 170.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 0.000128 1024 240 940 99840 15.2167 6.84074 130.575 208.304 361.092 361.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 0.000256 1024 100 400 76128 3.41923 30.7366 104.823 139.02 139.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 970 0.000512 512 210 460 29952 1.47638 0.817152 9.51264 25.9682 37.9027 38.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1500 6.4e-05 1024 320 740 267264 25.0061 13.4717 187.819 416.471 642.93 643.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 700 0.001024 4096 160 1040 13632 2.73418 41.7281 104.669 149.177 149.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 450 3.2e-05 512 130 180 196608 65.9086 12.8143 19.7571 395.72 494.46 494.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1210 6.4e-05 2048 320 4840 248832 52.8167 28.1696 2406.44 832.622 3320.21 3320.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 0.001024 2048 190 980 10368 1.5817 1.46842 15.5253 100.13 118.777 118.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 0.000256 1024 230 1680 50688 6.20947 3.37037 81.6052 103.385 194.698 194.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 0.000128 512 320 580 142848 5.35619 3.40582 40.4514 104.288 153.627 153.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 0.000128 1024 240 940 98304 15.1372 6.86528 93.1215 206.352 321.635 321.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 0.000256 1024 100 400 76032 3.42314 22.3212 104.813 130.599 130.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 970 0.000512 512 210 460 29184 1.50314 0.821248 6.9313 26.035 35.418 35.5358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1500 6.4e-05 1024 320 740 270400 25.1656 13.5516 276.226 418.708 733.82 733.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 700 0.001024 4096 160 1040 13700 2.73178 60.4713 104.441 167.688 167.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 450 3.2e-05 512 130 180 230400 65.9408 13.1625 33.115 412.188 524.674 524.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1210 6.4e-05 2048 320 4840 251200 53.1353 28.3664 3556.82 837.108 4475.6 4475.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 0.001024 2048 190 980 10600 1.59245 1.47786 23.0739 101.478 127.691 127.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 0.000256 1024 230 1680 51200 6.29798 3.41197 119.524 104.339 233.698 233.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 0.000128 512 320 580 144000 5.4023 3.41776 59.0432 104.812 172.802 172.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 0.000128 1024 240 940 100800 15.2478 6.85466 138.362 208.404 369.023 369.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 0.000256 1024 100 400 76100 3.42032 32.252 104.798 140.514 140.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 970 0.000512 512 210 460 30400 1.48099 0.816448 10.1691 25.9723 38.5612 38.6768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1500 6.4e-05 1024 320 740 268800 24.9615 13.5086 194.762 416.696 650.088 650.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 700 0.001024 4096 160 1040 13600 2.73552 42.7684 104.548 150.095 150.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 450 3.2e-05 512 130 180 204800 69.0654 13.1564 21.1983 412.248 515.929 516.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1210 6.4e-05 2048 320 4840 249600 52.8838 28.2542 2484.16 833.085 3398.55 3398.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 0.001024 2048 190 980 10400 1.58326 1.46637 16.2279 100.158 119.507 119.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 0.000256 1024 230 1680 49600 6.27382 3.37693 81.8052 103.408 194.992 195.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 0.000128 512 320 580 142400 5.39126 3.41811 41.4822 104.347 154.764 154.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 0.000128 1024 240 940 99200 15.1236 6.81606 96.6059 206.391 325.091 325.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 0.000256 1024 100 400 76000 3.42003 22.8246 104.792 131.079 131.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 970 0.000512 512 210 460 30400 1.4777 0.821248 7.36803 26.0391 35.8364 35.9506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1500 6.4e-05 1024 320 740 270592 24.9905 13.5252 355.486 418.821 812.988 813.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 700 0.001024 4096 160 1040 13664 2.73142 76.9757 104.406 184.156 184.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 450 3.2e-05 512 130 180 200704 67.6602 13.0435 37.0464 404.3 522.316 522.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1210 6.4e-05 2048 320 4840 250880 52.962 28.3634 4511.15 837.324 5429.97 5430.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 0.001024 2048 190 980 10304 1.57501 1.46842 29.7283 100.144 132.988 133.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 0.000256 1024 230 1680 51968 6.27286 3.41702 154.033 104.918 268.774 268.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 0.000128 512 320 580 144256 5.36758 3.40851 75.5516 104.841 189.301 189.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 0.000128 1024 240 940 100352 15.3341 6.83552 175.879 209.538 407.746 407.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 0.000256 1024 100 400 76048 3.42378 41.3086 104.827 149.602 149.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 970 0.000512 512 210 460 30464 1.47642 0.820608 13.0627 26.0868 41.5764 41.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1500 6.4e-05 1024 320 740 268800 25.1675 13.5187 228.934 418.976 686.769 686.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 700 0.001024 4096 160 1040 13440 2.71898 49.9425 103.808 156.512 156.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 450 3.2e-05 512 130 180 172032 66.2134 12.6242 21.2907 385.136 485.533 485.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1210 6.4e-05 2048 320 4840 250880 52.8808 28.3013 2940.38 837.635 3859.37 3859.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 0.001024 2048 190 980 10304 1.5872 1.4879 19.3885 101.571 124.105 124.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 0.000256 1024 230 1680 50176 6.2464 3.38138 97.0416 103.865 210.662 210.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 0.000128 512 320 580 143360 5.37782 3.40995 49.4984 105.433 163.848 163.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 0.000128 1024 240 940 96768 15.3301 7.34003 110.674 207.287 340.787 340.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 0.000256 1024 100 400 75936 3.42426 27.0381 104.829 135.334 135.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 970 0.000512 512 210 460 28672 1.47459 0.802496 8.27763 25.5608 36.2438 36.3586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1500 6.4e-05 1024 320 740 268800 25.1159 13.5188 336.564 417.504 792.873 793.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 700 0.001024 4096 160 1040 13680 2.7304 73.8636 104.456 181.095 181.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 450 3.2e-05 512 130 180 215040 67.8336 13.1588 38.1359 412.249 531.639 531.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1210 6.4e-05 2048 320 4840 249600 53.0751 28.3141 4298.23 834.69 5214.48 5214.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 0.001024 2048 190 980 10320 1.57933 1.4623 29.1245 100.035 132.277 132.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 0.000256 1024 230 1680 51840 6.27472 3.41869 147.162 104.601 261.588 261.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 0.000128 512 320 580 143040 5.37706 3.41984 72.1613 104.513 185.599 185.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 0.000128 1024 240 940 99840 15.332 6.83939 167.836 208.882 399.043 399.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 0.000256 1024 100 400 76080 3.41946 39.6212 104.803 147.887 147.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 970 0.000512 512 210 460 29760 1.4888 0.816928 12.3714 25.9877 40.7917 40.9075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1500 6.4e-05 1024 320 740 268800 25.0279 13.5183 228.534 418.14 685.386 685.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 700 0.001024 4096 160 1040 13440 2.72384 49.7039 103.891 156.362 156.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 450 3.2e-05 512 130 180 184320 71.3649 13.148 22.5475 412.62 519.946 520.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1210 6.4e-05 2048 320 4840 249600 52.9594 28.3674 2909.39 835.583 3826.46 3826.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 0.001024 2048 190 980 10080 1.58483 1.46656 18.3931 101.357 122.872 122.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 0.000256 1024 230 1680 49920 6.24915 3.37728 96.0588 103.544 209.357 209.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 0.000128 512 320 580 142080 5.3977 3.41443 48.3325 104.67 161.945 162.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 0.000128 1024 240 940 96000 15.3238 6.8097 109.412 206.614 338.322 338.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 0.000256 1024 100 400 75840 3.41926 26.7931 104.718 134.974 135.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 970 0.000512 512 210 460 28800 1.51088 0.818656 8.11949 26.0861 36.6623 36.7789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1500 6.4e-05 1024 320 740 268288 25.199 13.566 324.668 417.869 781.473 781.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 700 0.001024 4096 160 1040 13696 2.74406 71.7885 104.591 179.167 179.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 450 3.2e-05 512 130 180 229376 67.354 13.3332 39.4463 417.759 538.154 538.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1210 6.4e-05 2048 320 4840 249856 52.924 28.3038 4181.5 835.416 5098.31 5098.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 0.001024 2048 190 980 10240 1.57373 1.46429 27.9377 99.9689 131.016 131.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 0.000256 1024 230 1680 51200 6.28992 3.41008 140.951 104.698 255.475 255.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 0.000128 512 320 580 143360 5.36816 3.40682 70.3687 104.613 183.882 183.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 0.000128 1024 240 940 100352 15.2739 6.82986 163.9 209.069 395.231 395.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 0.000256 1024 100 400 76032 3.42016 38.4142 104.755 146.631 146.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 970 0.000512 512 210 460 30720 1.48634 0.8328 12.3408 26.3361 41.1238 41.2365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1500 6.4e-05 1024 320 740 266240 25.2269 13.5168 218.327 417.981 675.22 675.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 700 0.001024 4096 160 1040 13568 2.74048 48.2775 116.466 167.528 167.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 450 3.2e-05 512 130 180 196608 65.9344 12.8125 23.1377 395.819 497.972 498.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1210 6.4e-05 2048 320 4840 249856 52.9234 28.2625 2810.28 835.635 3727.26 3727.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 0.001024 2048 190 980 9728 1.56806 1.45107 17.0639 99.6197 119.775 119.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 0.000256 1024 230 1680 51200 6.29731 3.41328 94.7185 104.856 209.414 209.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 0.000128 512 320 580 143360 5.36982 3.41078 47.0832 104.687 160.681 160.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 0.000128 1024 240 940 98304 15.456 6.82989 107.825 209.214 339.487 339.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 0.000256 1024 100 400 75776 3.42093 25.7961 104.567 133.827 133.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 970 0.000512 512 210 460 28672 1.42986 0.779648 7.91562 25.0469 35.2985 35.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1500 6.4e-05 1024 320 740 267264 25.0097 13.4642 282.081 416.58 737.302 737.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 700 0.001024 4096 160 1040 13632 2.73552 62.679 104.591 170.049 170.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 450 3.2e-05 512 130 180 196608 65.9287 12.8123 29.6413 395.827 504.478 504.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1210 6.4e-05 2048 320 4840 248832 52.818 28.2033 3653.14 832.836 4567.16 4567.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 0.001024 2048 190 980 10368 1.57715 1.47251 23.7404 100.139 127.005 127.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 0.000256 1024 230 1680 50688 6.20195 3.36848 122.063 103.412 235.178 235.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 0.000128 512 320 580 142848 5.3583 3.40211 60.7427 104.307 173.939 174.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 0.000128 1024 240 940 98304 15.1462 6.80064 140.548 206.491 369.143 369.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 0.000256 1024 100 400 76032 3.42141 33.4623 104.84 141.765 141.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 970 0.000512 512 210 460 29184 1.5031 0.8192 10.4142 26.0369 38.9026 39.0196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1500 6.4e-05 1024 320 740 264192 24.84 13.3407 197.858 412.714 648.919 649.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 700 0.001024 4096 160 1040 13440 2.7376 43.0664 104.692 150.541 150.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 450 3.2e-05 512 130 180 196608 65.9497 12.8164 21.4356 395.952 496.421 496.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1210 6.4e-05 2048 320 4840 245760 52.4946 27.8938 2524.07 825.106 3429.73 3429.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 0.001024 2048 190 980 9216 1.53738 1.42131 15.0669 97.5591 115.655 115.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 0.000256 1024 230 1680 49152 6.28826 3.37104 83.9574 103.666 197.41 197.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 0.000128 512 320 580 141312 5.31466 3.39318 42.5116 103.408 154.753 154.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 0.000128 1024 240 940 98304 15.154 6.80346 98.7205 206.665 327.499 327.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1910 0.000256 1024 100 400 75648 3.41923 23.4814 104.584 131.527 131.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 970 0.000512 512 210 460 27648 1.46445 0.786144 7.0352 25.1388 34.5502 34.6647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1500 6.4e-05 1024 320 740 268800 24.9799 13.4988 296.288 417.04 751.969 752.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 700 0.001024 4096 160 1040 13600 2.73059 64.3253 104.528 171.628 171.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 450 3.2e-05 512 130 180 204800 69.0398 13.1584 32.0523 412.594 527.107 527.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1210 6.4e-05 2048 320 4840 249600 52.906 28.2434 3781.88 833.772 4696.96 4697.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 0.001024 2048 190 980 10400 1.57997 1.4735 24.4036 100.2 127.732 127.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 0.000256 1024 230 1680 49600 6.2807 3.3792 125.36 103.495 238.636 238.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 0.000128 512 320 580 142400 5.39619 3.41283 63.3372 104.425 176.695 176.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 0.000128 1024 240 940 99200 15.1198 6.81402 147.032 206.569 375.689 375.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 0.000256 1024 100 400 76000 3.42406 34.7966 104.877 143.137 143.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 970 0.000512 512 210 460 30400 1.47757 0.817152 11.2061 26.0646 39.6884 39.8038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1500 6.4e-05 1024 320 740 262400 25.01 13.3749 205.024 413.026 656.598 656.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 700 0.001024 4096 160 1040 13200 2.7136 44.7688 103.558 151.088 151.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 450 3.2e-05 512 130 180 204800 69.0131 13.1441 23.4156 412.729 518.571 518.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1210 6.4e-05 2048 320 4840 243200 52.9201 27.9292 2650.28 825.743 3557.04 3557.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 0.001024 2048 190 980 9600 1.5401 1.41926 16.4812 97.6619 117.173 117.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 0.000256 1024 230 1680 48000 6.34112 3.37747 86.6313 103.77 200.251 200.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 0.000128 512 320 580 140800 5.32928 3.39789 44.9226 103.488 157.267 157.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 0.000128 1024 240 940 96000 15.3586 6.80707 101.492 206.829 330.641 330.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1910 0.000256 1024 100 400 75600 3.4201 24.3615 104.615 132.44 132.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 970 0.000512 512 210 460 28800 1.51677 0.82592 7.67763 26.1933 36.3426 36.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1500 6.4e-05 1024 320 744 270848 24.9952 13.5116 219.277 419.401 677.353 677.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 700 0.001024 4096 160 1032 13888 2.75251 47.1244 105.06 154.981 155.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 450 3.2e-05 512 130 192 237568 66.547 13.3245 55.95 417.987 554.077 554.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1210 6.4e-05 2048 320 4848 251904 52.8955 28.3991 2823.01 838.482 3742.95 3743.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 630 0.001024 2048 190 984 10816 1.57734 1.47885 36.93 101.489 141.549 141.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 790 0.000256 1024 230 1680 51968 6.27683 3.41811 95.295 104.989 210.111 210.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1960 0.000128 512 320 576 144384 5.37738 3.41046 45.5596 104.966 159.444 159.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 790 0.000128 1024 240 960 101376 15.2455 6.83232 110.907 209.771 342.914 343.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1910 0.000256 1024 100 408 76192 3.4271 25.2989 104.961 133.73 133.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 970 0.000512 512 210 480 30720 1.47702 0.831488 8.08918 26.3004 36.8235 36.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1500 6.4e-05 1024 320 744 270720 25.1583 13.5428 230.488 419.409 688.766 688.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 700 0.001024 4096 160 1032 13880 2.74749 50.1978 105.047 158.036 158.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 450 3.2e-05 512 130 192 245760 66.0291 13.3897 51.8348 419.357 550.881 551.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1210 6.4e-05 2048 320 4848 252160 53.0681 28.3495 2998.44 838.507 3918.53 3918.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 0.001024 2048 190 984 10800 1.58563 1.47821 19.3975 101.468 124.003 124.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 790 0.000256 1024 230 1680 51840 6.31094 3.42835 100.543 104.992 215.405 215.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 0.000128 512 320 576 144320 5.39709 3.42224 48.4355 104.971 162.354 162.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 790 0.000128 1024 240 960 101760 15.2908 6.84598 116.705 209.785 348.793 348.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 0.000256 1024 100 408 76160 3.42406 26.9317 104.927 135.326 135.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 970 0.000512 512 210 480 30400 1.48797 0.828448 8.56643 26.1693 37.1895 37.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1500 6.4e-05 1024 320 744 270336 25.0224 13.5205 229.357 418.449 686.512 686.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 700 0.001024 4096 160 1032 13872 2.74227 49.936 104.869 157.59 157.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 450 3.2e-05 512 130 192 233472 65.6811 13.1359 48.3219 412.206 539.611 539.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1210 6.4e-05 2048 320 4848 251136 52.9162 28.3268 2940.48 836.565 3858.45 3858.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 0.001024 2048 190 984 10752 1.58099 1.47626 19.565 101.323 124.016 124.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 0.000256 1024 230 1680 51840 6.27283 3.41226 99.5284 104.757 214.098 214.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 0.000128 512 320 576 144000 5.36794 3.4081 48.2766 104.728 161.912 162.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 0.000128 1024 240 960 101376 15.2395 6.84234 116.445 209.429 348.108 348.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 0.000256 1024 100 408 76176 3.42595 26.9086 104.89 135.266 135.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 970 0.000512 512 210 480 30720 1.4783 0.825408 8.63232 26.1976 37.259 37.3744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1500 6.4e-05 1024 320 744 270336 24.9692 13.5124 149.65 418.753 607.046 607.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 700 0.001024 4096 160 1032 13824 2.74966 32.3443 105.023 140.16 140.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 450 3.2e-05 512 130 192 221184 67.2182 13.1215 45.499 412.462 538.565 538.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1210 6.4e-05 2048 320 4848 250368 52.9114 28.2993 1893.62 837.163 2812.16 2812.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 0.001024 2048 190 984 10752 1.58387 1.48112 40.1476 101.488 144.773 144.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 790 0.000256 1024 230 1680 51456 6.252 3.40541 63.9565 104.37 178.11 178.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 0.000128 512 320 576 143616 5.37546 3.41062 31.313 104.82 145.045 145.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 790 0.000128 1024 240 960 99840 15.2276 6.82394 74.6125 208.457 305.276 305.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 0.000256 1024 100 408 76128 3.42803 17.6113 104.946 126.027 126.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 970 0.000512 512 210 480 29952 1.47811 0.83392 5.6169 25.9884 34.0436 34.1416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1500 6.4e-05 1024 320 744 269696 25.1977 13.5413 263.383 418.739 721.028 721.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 700 0.001024 4096 160 1032 13832 2.73613 57.9258 104.766 165.473 165.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 450 3.2e-05 512 130 192 229376 66.4417 13.197 56.339 413.872 550.124 550.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1210 6.4e-05 2048 320 4848 250880 53.1123 28.3295 3407.01 837.174 4325.8 4325.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 0.001024 2048 190 984 10752 1.58458 1.4753 22.902 101.339 127.372 127.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 0.000256 1024 230 1680 51968 6.28614 3.41642 114.868 104.847 229.547 229.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 0.000128 512 320 576 143808 5.39507 3.41808 56.0819 104.812 169.836 169.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 0.000128 1024 240 960 101248 15.286 6.84624 134.407 209.589 366.286 366.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 0.000256 1024 100 408 76160 3.42947 31.3394 104.948 139.762 139.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 970 0.000512 512 210 480 30912 1.48634 0.833536 10.1259 26.361 38.9388 39.0554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1500 6.4e-05 1024 320 744 268800 25.2026 13.5237 168 418.861 625.751 625.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 700 0.001024 4096 160 1032 13776 2.74227 36.6478 104.878 144.312 144.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 450 3.2e-05 512 130 192 200704 67.7518 13.0458 46.0345 404.33 531.421 531.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1210 6.4e-05 2048 320 4848 250880 52.9717 28.373 2146.23 837.4 3065.14 3065.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 0.001024 2048 190 984 10528 1.5831 1.47091 14.4444 100.139 117.71 117.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 790 0.000256 1024 230 1680 51968 6.27667 3.41795 73.2768 104.928 188.029 188.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 0.000128 512 320 576 143360 5.38173 3.40877 35.6137 104.857 149.388 149.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 790 0.000128 1024 240 960 100352 15.3295 6.8345 85.1636 209.564 317.047 317.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 0.000256 1024 100 408 76048 3.42131 20.0524 104.886 128.401 128.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 970 0.000512 512 210 480 30464 1.46992 0.823296 6.40992 26.093 34.9231 35.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1500 6.4e-05 1024 320 744 270336 25.0789 13.5148 257.253 419.093 715.102 715.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 700 0.001024 4096 160 1032 13824 2.7321 55.9493 104.68 163.405 163.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 450 3.2e-05 512 130 192 229376 67.4769 13.3284 51.0157 417.655 549.739 549.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1210 6.4e-05 2048 320 4848 251904 52.8909 28.3481 3164.18 837.864 4083.45 4083.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 0.001024 2048 190 984 10752 1.59027 1.49094 22.2229 101.532 126.907 126.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 0.000256 1024 230 1680 51712 6.26314 3.40966 109.054 104.596 223.45 223.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 0.000128 512 320 576 144384 5.37037 3.41402 53.5757 104.893 167.382 167.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 0.000128 1024 240 960 100352 15.2443 6.82394 127.811 208.948 358.982 359.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 0.000256 1024 100 408 76160 3.42426 30.5393 104.875 138.88 138.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 970 0.000512 512 210 480 30720 1.48234 0.82944 9.60109 26.2931 38.3311 38.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1500 6.4e-05 1024 320 744 268288 25.1639 14.549 170.697 418.102 628.674 628.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 700 0.001024 4096 160 1032 13696 2.73664 37.0053 104.508 144.295 144.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 450 3.2e-05 512 130 192 229376 67.4993 13.3284 47.4489 417.999 546.543 546.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1210 6.4e-05 2048 320 4848 249856 52.8883 28.2684 2030.02 835.912 2947.26 2947.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 0.001024 2048 190 984 10496 1.57962 1.47174 14.614 100.003 117.74 117.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 0.000256 1024 230 1680 51200 6.28813 3.40992 71.0972 104.759 185.683 185.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 0.000128 512 320 576 143360 5.36918 3.40653 35.5966 104.671 149.174 149.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 0.000128 1024 240 960 100352 15.2716 6.82474 85.3052 209.204 316.76 316.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 0.000256 1024 100 408 76032 3.42499 20.6749 104.863 129.006 129.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 970 0.000512 512 210 480 30720 1.4815 0.833376 6.6023 26.3609 35.4026 35.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1500 6.4e-05 1024 320 744 270720 25.1048 13.5462 281.895 418.983 739.696 739.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 700 0.001024 4096 160 1032 13824 2.7439 61.5383 104.737 169.062 169.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 450 3.2e-05 512 130 192 221184 66.1112 13.0601 34.2745 408.105 521.817 522.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1210 6.4e-05 2048 320 4848 251136 53.0658 28.3513 3615.38 837.664 4534.63 4534.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 0.001024 2048 190 984 10800 1.59501 1.47802 23.9746 101.519 128.639 128.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 0.000256 1024 230 1680 51264 6.29229 3.41251 121.449 104.627 235.911 236.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 0.000128 512 320 576 144000 5.38979 3.41965 59.6152 104.871 173.427 173.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 0.000128 1024 240 960 100224 15.3092 6.86467 142.115 208.826 373.27 373.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 0.000256 1024 100 408 76104 3.42426 33.562 104.827 141.856 141.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 970 0.000512 512 210 480 30528 1.47814 0.821312 10.5961 26.0885 39.1129 39.2315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1500 6.4e-05 1024 320 744 269568 24.9111 13.5168 197.297 417.54 653.436 653.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 700 0.001024 4096 160 1032 13680 2.73501 43.1336 104.458 150.373 150.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 450 3.2e-05 512 130 192 184320 67.5348 12.8224 37.6027 395.79 514.025 514.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1210 6.4e-05 2048 320 4848 248832 53.0484 28.3346 2505.87 834.777 3422.2 3422.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 0.001024 2048 190 984 10656 1.58294 1.47338 16.7272 101.318 121.177 121.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 0.000256 1024 230 1680 50688 6.24765 3.38717 84.4105 103.865 198.045 198.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 0.000128 512 320 576 142848 5.37984 3.41402 41.684 104.534 155.146 155.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 0.000128 1024 240 960 99072 15.1996 6.82672 98.634 207.371 328.196 328.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 0.000256 1024 100 408 76032 3.41814 23.4823 104.823 131.77 131.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 970 0.000512 512 210 480 29952 1.46851 0.809632 7.42413 25.7514 35.5809 35.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1500 6.4e-05 1024 320 744 270080 25.148 13.5328 266.712 419.462 725.029 725.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 700 0.001024 4096 160 1032 13840 2.74877 58.3048 104.944 166.044 166.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 450 3.2e-05 512 130 192 225280 66.544 13.1421 33.1111 412.518 525.579 525.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1210 6.4e-05 2048 320 4848 252160 52.8706 28.3403 3455.55 838.606 4375.53 4375.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 0.001024 2048 190 984 10720 1.58253 1.47456 22.4444 101.359 126.931 127.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 0.000256 1024 230 1680 51200 6.2512 3.39149 114.64 104.19 228.604 228.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 0.000128 512 320 576 144000 5.38211 3.42054 56.3974 104.992 170.324 170.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 0.000128 1024 240 960 101120 15.3035 6.83994 135.796 209.839 367.936 368.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 0.000256 1024 100 408 76080 3.42637 31.7767 104.88 140.126 140.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 970 0.000512 512 210 480 30080 1.47597 0.818912 9.97795 25.9833 38.3829 38.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1500 6.4e-05 1024 320 744 268800 25.1528 13.8609 191.721 419.615 650.518 650.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 700 0.001024 4096 160 1032 13760 2.74947 42.1212 105.047 149.962 150.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 450 3.2e-05 512 130 192 204800 69.1324 13.1256 38.8219 412.619 533.964 534.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1210 6.4e-05 2048 320 4848 250880 52.9273 28.289 2452.15 838.907 3372.44 3372.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 0.001024 2048 190 984 10560 1.57984 1.46605 16.0884 100.099 119.303 119.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 0.000256 1024 230 1680 49920 6.22845 3.36896 80.8645 103.453 194.043 194.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 0.000128 512 320 576 142080 5.35251 3.4065 40.2373 104.199 153.329 153.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 0.000128 1024 240 960 97280 15.2012 6.79978 94.1923 206.529 322.878 323.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 0.000256 1024 100 408 76000 3.42221 22.782 104.885 131.132 131.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 970 0.000512 512 210 480 29440 1.49318 0.8192 7.14365 26.0379 35.6225 35.7362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1500 6.4e-05 1024 320 744 270336 24.9655 15.105 346.659 418.803 805.709 805.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 700 0.001024 4096 160 1032 13824 2.74022 75.1664 104.941 182.891 182.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 450 3.2e-05 512 130 192 221184 66.9669 13.1256 42.0962 412.537 534.995 535.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1210 6.4e-05 2048 320 4848 250368 52.9177 28.4718 4373.81 837.294 5292.66 5292.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 0.001024 2048 190 984 10752 1.58384 1.48099 29.5373 101.489 134.164 134.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 0.000256 1024 230 1680 51456 6.24218 3.40115 147.777 104.397 261.948 262.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 0.000128 512 320 576 143616 5.36314 3.41405 72.2851 104.839 186.026 186.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 0.000128 1024 240 960 99840 15.2258 6.83008 172.423 208.485 403.124 403.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 0.000256 1024 100 408 76128 3.43245 40.9981 104.963 149.435 149.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 970 0.000512 512 210 480 29952 1.47725 0.821024 12.7997 25.99 41.2163 41.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1500 6.4e-05 1024 320 744 267264 25.01 13.4663 217.77 416.913 673.323 673.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 700 0.001024 4096 160 1032 13632 2.73536 47.7866 104.546 155.109 155.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 450 3.2e-05 512 130 192 196608 65.9444 12.8138 24.6046 396.141 499.765 499.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1210 6.4e-05 2048 320 4848 248832 52.8256 28.1661 2764.72 833.49 3679.37 3679.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 0.001024 2048 190 984 10368 1.58144 1.46957 18.5668 100.186 121.878 121.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 0.000256 1024 230 1680 50688 6.20477 3.36982 93.0238 103.495 206.221 206.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 0.000128 512 320 576 142848 5.3585 3.40592 46.8427 104.392 160.127 160.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 0.000128 1024 240 960 98304 15.1237 6.80141 108.479 206.577 337.138 337.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 0.000256 1024 100 408 76032 3.42835 26.1315 104.976 134.577 134.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 970 0.000512 512 210 480 29184 1.50298 0.81776 8.1785 26.0574 36.6833 36.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1500 6.4e-05 1024 320 744 270400 25.1727 13.5492 339.214 419.106 797.219 797.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 700 0.001024 4096 160 1032 13800 2.74298 73.5878 104.842 181.215 181.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 450 3.2e-05 512 130 192 230400 65.9358 13.1692 43.3013 412.589 535.26 535.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1210 6.4e-05 2048 320 4848 251200 53.1323 28.4113 4311.27 837.9 5230.88 5231.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 0.001024 2048 190 984 10800 1.59232 1.47875 29.7823 101.524 134.453 134.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 0.000256 1024 230 1680 51200 6.29498 3.41606 144.647 104.445 258.932 259.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 0.000128 512 320 576 144000 5.39904 3.41958 71.6698 104.91 185.53 185.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 0.000128 1024 240 960 100800 15.2551 6.85242 171.114 208.596 401.98 402.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 0.000256 1024 100 408 76100 3.42496 40.2674 104.944 148.679 148.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 970 0.000512 512 210 480 29600 1.49862 0.820896 12.4557 25.9965 40.9004 41.0169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1500 6.4e-05 1024 320 744 268800 24.9727 13.5046 228.788 416.763 684.192 684.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 700 0.001024 4096 160 1032 13600 2.73859 49.7968 104.222 156.803 156.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 450 3.2e-05 512 130 192 204800 69.063 13.1608 26.2837 412.299 521.072 521.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1210 6.4e-05 2048 320 4848 249600 52.8919 28.2358 2905.51 833.197 3820.01 3820.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 0.001024 2048 190 984 10400 1.5856 1.46637 18.8548 100.159 122.138 122.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 0.000256 1024 230 1680 49600 6.28173 3.37661 94.9286 103.42 208.136 208.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 0.000128 512 320 576 142400 5.38966 3.42045 47.8135 104.36 161.112 161.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 0.000128 1024 240 960 99200 15.1179 6.81594 114.204 206.415 342.712 342.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 0.000256 1024 100 408 76000 3.42278 27.2733 104.855 135.594 135.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 970 0.000512 512 210 480 28800 1.51043 0.823968 8.29866 26.0424 36.8058 36.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1500 6.4e-05 1024 320 744 268800 25.2102 13.5903 329.759 418.444 787.167 787.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 700 0.001024 4096 160 1032 13776 2.73648 72.4237 104.673 179.877 179.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 450 3.2e-05 512 130 192 200704 67.6484 13.05 37.0008 403.92 521.893 522.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1210 6.4e-05 2048 320 4848 250880 52.9843 28.3299 4232.66 836.583 5150.73 5150.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 0.001024 2048 190 984 10528 1.5753 1.46682 27.8527 100.086 131.056 131.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 0.000256 1024 230 1680 51968 6.26896 3.41402 143.934 104.825 258.573 258.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 0.000128 512 320 576 143360 5.38003 3.41389 69.9298 104.752 183.604 183.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 0.000128 1024 240 960 100352 15.3345 6.83955 167.354 210.61 400.297 400.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 0.000256 1024 100 408 76048 3.42317 39.3892 104.781 147.638 147.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 970 0.000512 512 210 480 30464 1.47571 0.822688 12.5629 26.0676 41.0571 41.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1500 6.4e-05 1024 320 744 268800 25.1511 13.6652 219.183 418.925 677.092 677.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 700 0.001024 4096 160 1032 13664 2.74227 47.3483 104.762 154.897 154.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 450 3.2e-05 512 130 192 172032 66.218 12.6122 21.3008 385.09 485.49 485.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1210 6.4e-05 2048 320 4848 250880 52.9094 28.3136 2791.73 837.541 3710.66 3710.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 0.001024 2048 190 984 10304 1.58778 1.48013 17.6764 101.489 122.304 122.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 0.000256 1024 230 1680 50176 6.25299 3.37933 92.1198 103.855 205.737 205.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 0.000128 512 320 576 143360 5.37619 3.40794 46.2052 104.905 160.026 160.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 0.000128 1024 240 960 96768 15.3177 6.81738 106.677 207.26 336.226 336.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 0.000256 1024 100 408 75936 3.60755 26.0219 104.865 134.537 134.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 970 0.000512 512 210 480 28672 1.47299 0.801856 7.96592 25.5609 35.9253 36.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1500 6.4e-05 1024 320 744 268800 25.0867 13.5209 322.232 417.841 778.848 778.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 700 0.001024 4096 160 1032 13800 2.74227 69.6353 104.952 177.37 177.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 450 3.2e-05 512 130 192 215040 67.8372 13.1618 38.4964 412.579 532.332 532.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1210 6.4e-05 2048 320 4848 249600 53.0971 28.3137 4083.81 835.376 5000.77 5000.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 0.001024 2048 190 984 10560 1.58038 1.46275 27.0974 99.9883 130.2 130.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 0.000256 1024 230 1680 50880 6.31869 3.41402 136.972 104.684 251.517 251.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 0.000128 512 320 576 143040 5.39376 3.41981 67.7766 104.613 181.336 181.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 0.000128 1024 240 960 99840 15.3526 6.84339 161.917 209.106 393.377 393.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 0.000256 1024 100 408 76080 3.42403 38.3133 104.943 146.722 146.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 970 0.000512 512 210 480 29760 1.49072 0.819072 11.9195 26.0101 40.3671 40.4849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1500 6.4e-05 1024 320 744 268800 25.0268 13.5107 208.965 418.002 665.67 665.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 700 0.001024 4096 160 1032 13680 2.74893 45.5474 105.049 153.388 153.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 450 3.2e-05 512 130 192 184320 71.3787 13.146 21.7797 412.661 519.242 519.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1210 6.4e-05 2048 320 4848 249600 52.9981 28.3873 2631.39 835.701 3548.65 3548.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 0.001024 2048 190 984 10560 1.58509 1.47152 17.4331 101.364 121.927 122.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 0.000256 1024 230 1680 49920 6.25344 3.37635 86.9083 103.559 200.228 200.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 0.000128 512 320 576 142080 5.40637 3.41197 43.5847 104.68 157.209 157.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 0.000128 1024 240 960 96000 15.3316 6.80941 100.937 206.64 329.872 330.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 0.000256 1024 100 408 75840 3.4231 24.6436 104.785 132.895 132.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 970 0.000512 512 210 480 28800 1.51277 0.821248 7.64256 26.0892 36.1839 36.3042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1500 6.4e-05 1024 320 744 268288 25.1711 13.5734 307.546 417.799 764.261 764.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 700 0.001024 4096 160 1032 13696 2.73389 66.3549 104.337 173.472 173.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 450 3.2e-05 512 130 192 229376 67.3913 13.3348 39.2697 417.693 537.958 538.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1210 6.4e-05 2048 320 4848 249856 52.9148 28.3238 3908.83 835.286 4825.53 4825.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 0.001024 2048 190 984 10496 1.57354 1.47344 25.518 99.9663 128.605 128.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 0.000256 1024 230 1680 51200 6.28528 3.41168 131.793 104.685 246.3 246.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 0.000128 512 320 576 143360 5.36918 3.40726 64.8797 104.595 178.378 178.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 0.000128 1024 240 960 100352 15.2748 6.83216 156.028 209.12 387.413 387.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 0.000256 1024 100 408 76032 3.42262 36.5739 104.786 144.827 144.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 970 0.000512 512 210 480 30720 1.48851 0.833312 11.7419 26.3342 40.5208 40.6338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1500 6.4e-05 1024 320 744 266240 25.2309 13.5165 204.667 418.365 661.948 662.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 700 0.001024 4096 160 1032 13568 2.73597 44.2344 104.53 151.544 151.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 450 3.2e-05 512 130 192 196608 65.9365 12.8182 23.0616 396.188 498.273 498.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1210 6.4e-05 2048 320 4848 249856 52.9293 28.254 2627.58 836.422 3545.35 3545.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 0.001024 2048 190 984 10240 1.56672 1.46022 17.0765 99.6656 119.84 119.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 0.000256 1024 230 1680 51200 6.29923 3.41642 88.5669 104.961 203.374 203.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 0.000128 512 320 576 143360 5.37472 3.41488 43.9091 104.776 157.602 157.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 0.000128 1024 240 960 98304 15.464 6.8561 102.136 209.403 334.014 334.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1910 0.000256 1024 100 408 75776 3.42077 24.567 104.713 132.743 132.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 970 0.000512 512 210 480 28672 1.43504 0.78032 7.51738 25.0716 34.9495 35.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1500 6.4e-05 1024 320 750 269312 25.1567 13.5127 248.944 419.363 707.147 707.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 700 0.001024 4096 160 1025 13920 2.74432 53.5286 104.902 161.219 161.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 450 3.2e-05 512 130 200 221184 68.5486 13.3263 60.2589 417.944 560.354 560.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1210 6.4e-05 2048 320 4850 252416 52.7433 28.2977 3204.68 838.406 4124.31 4124.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 630 0.001024 2048 190 975 10880 1.57853 1.47862 43.086 101.486 147.703 147.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 790 0.000256 1024 230 1700 51968 6.28035 3.41683 108.755 104.972 223.552 223.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1960 0.000128 512 320 575 143872 5.37405 3.41187 52.3532 104.955 166.223 166.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 790 0.000128 1024 240 950 100864 15.2919 6.82672 124.639 209.871 356.785 356.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1910 0.000256 1024 100 400 76224 3.43245 28.3876 104.945 136.808 136.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 970 0.000512 512 210 475 30464 1.48794 0.82944 9.15136 26.2938 37.8838 37.9965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1500 6.4e-05 1024 320 750 269440 25.2847 14.4716 221.623 418.955 680.5 680.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 700 0.001024 4096 160 1025 13920 2.75046 48.1216 104.843 155.762 155.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 450 3.2e-05 512 130 200 225280 68.4575 13.3822 47.642 418.906 548.658 548.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1210 6.4e-05 2048 320 4850 252160 53.0477 28.3604 2878.82 837.591 3797.99 3798.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 0.001024 2048 190 975 10880 1.5872 1.47446 18.6905 101.417 123.239 123.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 790 0.000256 1024 230 1700 52160 6.30026 3.4263 98.2909 104.883 213.027 213.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 0.000128 512 320 575 144000 5.40426 3.4159 47.0004 104.852 160.806 160.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 790 0.000128 1024 240 950 100480 15.398 6.84413 111.189 209.674 343.263 343.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 0.000256 1024 100 400 76200 3.42429 25.4048 104.82 133.692 133.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 970 0.000512 512 210 475 30400 1.48362 0.82736 8.21098 26.1374 36.7991 36.9003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1500 6.4e-05 1024 320 750 268800 25.2261 13.5298 145.881 419.511 604.32 604.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 700 0.001024 4096 160 1025 13840 2.73664 31.361 104.849 138.992 139.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 450 3.2e-05 512 130 200 204800 69.2416 13.142 48.0307 412.565 543.254 543.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1210 6.4e-05 2048 320 4850 252160 52.8692 28.3251 1861.41 838.855 2781.63 2781.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 630 0.001024 2048 190 975 10720 1.5729 1.47267 35.778 101.36 140.259 140.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 790 0.000256 1024 230 1700 51200 6.2568 3.39117 62.5216 104.206 176.505 176.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 0.000128 512 320 575 144000 5.38083 3.41677 30.7519 105.006 144.686 144.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 790 0.000128 1024 240 950 99840 15.4155 6.83763 72.2168 209.861 304.492 304.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1910 0.000256 1024 100 400 76160 3.4263 16.822 104.946 125.237 125.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 970 0.000512 512 210 475 30080 1.4776 0.8184 5.49741 25.9843 33.9001 34.0136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1500 6.4e-05 1024 320 750 268800 25.2171 13.527 236.167 418.288 693.362 693.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 700 0.001024 4096 160 1025 13872 2.7352 51.2123 104.63 158.622 158.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 450 3.2e-05 512 130 200 208896 68.6755 13.1464 44.7622 412.05 538.906 539.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1210 6.4e-05 2048 320 4850 251904 52.7668 28.4036 3056.17 836.259 3973.76 3973.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 0.001024 2048 190 975 10848 1.5872 1.46829 20.0799 101.312 124.519 124.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 0.000256 1024 230 1700 51840 6.27699 3.41402 104.122 104.724 218.667 218.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 0.000128 512 320 575 143616 5.3759 3.41606 50.3854 104.688 163.993 164.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 0.000128 1024 240 950 100608 15.2963 6.83395 118.812 209.318 350.417 350.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 0.000256 1024 100 400 76176 3.42202 27.1832 104.799 135.45 135.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 970 0.000512 512 210 475 30336 1.48854 0.827488 8.77539 26.1887 37.4053 37.5231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1500 6.4e-05 1024 320 750 268800 25.1558 13.5071 154.457 418.51 611.796 611.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 700 0.001024 4096 160 1025 13824 2.73613 33.0875 104.771 140.636 140.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 450 3.2e-05 512 130 200 196608 70.0728 13.1257 41.7147 412.227 537.408 537.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1210 6.4e-05 2048 320 4850 251904 52.6989 28.3546 1977.3 836.701 2895.21 2895.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 0.001024 2048 190 975 10752 1.58467 1.48051 13.0895 101.452 117.68 117.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 790 0.000256 1024 230 1700 51456 6.2295 3.41776 66.8799 104.315 180.968 181.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 0.000128 512 320 575 143616 5.37027 3.40957 32.6417 104.756 146.304 146.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 790 0.000128 1024 240 950 99840 15.2155 7.0191 76.6982 208.343 307.433 307.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 0.000256 1024 100 400 76128 3.42048 17.8767 104.84 126.18 126.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 970 0.000512 512 210 475 29952 1.47562 0.837632 5.83632 25.9726 34.2481 34.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1500 6.4e-05 1024 320 750 268800 25.2712 13.5352 252.982 418.791 710.746 710.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 700 0.001024 4096 160 1025 13888 2.74138 55.7164 104.878 163.375 163.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 450 3.2e-05 512 130 200 215040 68.204 13.1985 52.5509 413.92 548.134 548.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1210 6.4e-05 2048 320 4850 251776 52.9531 28.4222 3283.67 837.282 4202.49 4202.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 0.001024 2048 190 975 10752 1.58675 1.4793 21.9174 101.341 126.396 126.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 0.000256 1024 230 1700 51968 6.28778 3.42221 110.908 104.857 225.605 225.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 0.000128 512 320 575 143360 5.40576 3.4199 54.2032 104.822 167.998 168.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 0.000128 1024 240 950 100352 15.3668 6.84413 127.34 209.58 359.287 359.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 0.000256 1024 100 400 76160 3.42109 29.4482 104.917 137.83 137.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 970 0.000512 512 210 475 30464 1.50077 0.834688 9.52928 26.3533 38.3425 38.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1500 6.4e-05 1024 320 750 268800 25.1972 13.5322 162.156 418.863 619.915 620.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 700 0.001024 4096 160 1025 13776 2.73427 35.2256 104.671 142.675 142.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 450 3.2e-05 512 130 200 200704 67.7393 13.0449 46.1916 404.327 531.567 531.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1210 6.4e-05 2048 320 4850 250880 52.998 28.3159 2061.1 837.415 2979.99 2980.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 0.001024 2048 190 975 10528 1.58211 1.47002 13.8027 100.139 117.064 117.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 790 0.000256 1024 230 1700 51968 6.24883 3.41811 71.0177 104.931 185.744 185.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 0.000128 512 320 575 143360 5.37891 3.41402 34.5785 104.857 148.355 148.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 790 0.000128 1024 240 950 100352 15.3317 6.83894 81.163 209.566 313.057 313.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 0.000256 1024 100 400 76048 3.41997 18.8969 104.838 127.196 127.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 970 0.000512 512 210 475 29568 1.49462 0.819968 6.04118 26.0874 34.57 34.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1500 6.4e-05 1024 320 750 269312 25.1753 13.5182 266.651 419.021 724.526 724.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 700 0.001024 4096 160 1025 13888 2.73824 57.5829 104.803 165.167 165.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 450 3.2e-05 512 130 200 212992 69.3465 13.3366 48.7889 417.586 549.316 549.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1210 6.4e-05 2048 320 4850 251904 52.8648 28.3739 3328.54 837.745 4247.68 4247.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 0.001024 2048 190 975 10880 1.59309 1.48531 22.5461 101.526 127.219 127.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 0.000256 1024 230 1700 51712 6.26464 3.40787 114.594 104.584 228.977 229.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 0.000128 512 320 575 143872 5.37626 3.41347 56.0725 105.509 170.498 170.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 0.000128 1024 240 950 100352 15.2553 6.82598 132.284 208.919 363.438 363.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 0.000256 1024 100 400 76160 3.42016 30.8999 104.808 139.171 139.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 970 0.000512 512 210 475 30208 1.49642 0.829632 9.80701 26.2902 38.5492 38.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1500 6.4e-05 1024 320 750 268288 25.1619 13.5393 176.608 418.116 633.59 633.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 700 0.001024 4096 160 1025 13824 2.74765 38.6306 104.992 146.412 146.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 450 3.2e-05 512 130 200 196608 71.3617 13.3345 42.2036 418.006 545.172 545.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1210 6.4e-05 2048 320 4850 249856 52.8856 28.2633 2108.43 835.91 3025.65 3025.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 0.001024 2048 190 975 10496 1.5745 1.46461 15.1224 100.005 118.238 118.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 0.000256 1024 230 1700 51200 6.29008 3.40602 74.2619 104.761 188.845 188.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 0.000128 512 320 575 143360 5.37251 3.40992 37.2489 104.673 150.831 150.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 0.000128 1024 240 950 100352 15.276 6.83171 87.5214 209.199 318.986 319.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 0.000256 1024 100 400 76032 3.42547 20.7066 104.816 128.988 129.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 970 0.000512 512 210 475 29696 1.51222 0.833536 6.52627 26.3554 35.3558 35.4755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1500 6.4e-05 1024 320 750 268416 25.2635 13.9888 279.687 419.222 738.332 738.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 700 0.001024 4096 160 1025 13824 2.73997 60.6283 104.591 168.003 168.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 450 3.2e-05 512 130 200 202752 68.3164 13.0618 32.7585 408.327 522.738 522.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1210 6.4e-05 2048 320 4850 252288 52.8856 28.4119 3630.7 838.115 4550.28 4550.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 0.001024 2048 190 975 10800 1.5913 1.47722 23.9128 101.551 128.603 128.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 0.000256 1024 230 1700 51840 6.25885 3.40992 123.558 104.597 237.953 238.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 0.000128 512 320 575 143424 5.39875 3.4199 59.7481 104.93 173.623 173.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 0.000128 1024 240 950 100224 15.3142 6.84032 140.579 208.939 371.835 371.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 0.000256 1024 100 400 76176 3.4231 32.7598 104.933 141.16 141.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 970 0.000512 512 210 475 29952 1.49091 0.821248 10.4282 26.0993 38.9712 39.0861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1500 6.4e-05 1024 320 750 267264 25.1424 13.673 200.731 417.542 657.258 657.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 700 0.001024 4096 160 1025 13680 2.72781 43.6863 104.257 150.712 150.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 450 3.2e-05 512 130 200 184320 67.546 12.8296 38.5073 395.787 514.935 515.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1210 6.4e-05 2048 320 4850 251136 52.6915 28.2823 2583.77 834.769 3499.68 3499.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 0.001024 2048 190 975 10656 1.58179 1.47504 17.1212 101.32 121.571 121.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 0.000256 1024 230 1700 50688 6.24931 3.38541 87.5552 103.87 201.191 201.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 0.000128 512 320 575 142848 5.37053 3.41162 43.1081 104.536 156.55 156.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 0.000128 1024 240 950 99072 15.2055 6.82128 100.063 207.495 329.74 329.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 0.000256 1024 100 400 76032 3.41875 23.4501 104.774 131.685 131.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 970 0.000512 512 210 475 28800 1.48634 0.80784 7.27226 25.746 35.4425 35.5594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1500 6.4e-05 1024 320 750 268800 25.2147 13.5372 272.939 419.099 730.956 731.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 700 0.001024 4096 160 1025 13840 2.72938 59.4575 104.646 166.877 166.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 450 3.2e-05 512 130 200 204800 68.9549 13.14 32.1654 412.162 526.697 526.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1210 6.4e-05 2048 320 4850 252160 52.8608 28.3288 3519.38 837.892 4438.63 4438.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 0.001024 2048 190 975 10720 1.5831 1.47456 22.5571 101.308 126.994 127.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 0.000256 1024 230 1700 51200 6.24864 3.3897 118.772 104.103 232.648 232.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 0.000128 512 320 575 144000 5.38246 3.4144 58.2774 104.903 172.106 172.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 0.000128 1024 240 950 99840 15.3996 6.8456 136.063 209.66 368.126 368.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 0.000256 1024 100 400 76160 3.42333 31.8571 104.849 140.174 140.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 970 0.000512 512 210 475 30080 1.47302 0.818432 10.194 25.9565 38.572 38.6881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1500 6.4e-05 1024 320 750 268800 25.1559 13.817 193.458 419.603 652.195 652.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 700 0.001024 4096 160 1025 13760 2.73347 41.8802 104.819 149.477 149.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 450 3.2e-05 512 130 200 204800 69.1694 13.1299 39.7891 412.529 534.879 535.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1210 6.4e-05 2048 320 4850 250880 52.9386 28.2984 2456.86 838.734 3376.99 3377.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 0.001024 2048 190 975 10560 1.57901 1.46579 16.0024 100.094 119.213 119.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 0.000256 1024 230 1700 49920 6.23194 3.37101 81.9113 103.428 195.067 195.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 0.000128 512 320 575 142080 5.35046 3.40579 40.7306 104.175 153.79 153.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 0.000128 1024 240 950 97280 15.2007 7.21789 93.9672 206.489 323.023 323.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 0.000256 1024 100 400 76000 3.4239 22.4873 104.817 130.77 130.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 970 0.000512 512 210 475 29440 1.49344 0.8192 7.18634 26.0309 35.651 35.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1500 6.4e-05 1024 320 750 268800 25.1691 13.5098 334.779 418.759 792.38 792.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 700 0.001024 4096 160 1025 13824 2.7295 72.5711 104.724 180.067 180.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 450 3.2e-05 512 130 200 196608 69.7737 13.1332 38.0338 412.486 533.691 533.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1210 6.4e-05 2048 320 4850 251904 52.6739 28.3158 4262.61 837.187 5180.95 5181.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 0.001024 2048 190 975 10752 1.58515 1.48352 29.0286 101.49 133.659 133.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 0.000256 1024 230 1700 51456 6.23955 3.40163 145.068 104.37 259.209 259.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 0.000128 512 320 575 143616 5.36589 3.41197 71.3676 104.819 185.092 185.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 0.000128 1024 240 950 99840 15.2135 6.82547 166.36 208.462 397.018 397.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 0.000256 1024 100 400 76128 3.42016 39.0052 104.901 147.368 147.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 970 0.000512 512 210 475 29952 1.47664 0.818944 12.5528 25.9889 40.9629 41.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1500 6.4e-05 1024 320 750 267264 25.0161 13.609 222.728 420.599 682.115 682.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 700 0.001024 4096 160 1025 13632 2.72998 48.0318 105.155 155.96 156.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 450 3.2e-05 512 130 200 147456 72.1121 12.8095 19.4961 399.645 504.327 504.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1210 6.4e-05 2048 320 4850 248832 52.8202 28.2126 2820.47 840.883 3742.54 3742.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 0.001024 2048 190 975 10368 1.57882 1.46707 18.433 101.671 123.223 123.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 0.000256 1024 230 1700 50688 6.19923 3.37306 95.6 104.943 210.241 210.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 0.000128 512 320 575 142848 5.36253 3.40413 47.5468 105.308 161.745 161.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 0.000128 1024 240 950 98304 15.1078 7.07578 109.619 208.402 340.361 340.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 0.000256 1024 100 400 76032 3.41738 26.0737 105.857 135.388 135.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 970 0.000512 512 210 475 29184 1.50173 0.821248 8.28282 26.2877 37.019 37.1344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1500 6.4e-05 1024 320 750 268800 25.2759 13.5455 333.527 418.708 791.218 791.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 700 0.001024 4096 160 1025 13800 2.72998 72.2761 104.544 179.593 179.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 450 3.2e-05 512 130 200 204800 68.9716 13.1686 39.6462 412.184 534.23 534.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1210 6.4e-05 2048 320 4850 251200 53.1002 28.3589 4258.45 837.096 5177.17 5177.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 0.001024 2048 190 975 10800 1.58925 1.47251 29.3704 101.479 133.984 134.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 0.000256 1024 230 1700 51200 6.2953 3.41402 144.221 104.343 258.4 258.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 0.000128 512 320 575 143200 5.41773 3.41958 71.3777 104.817 185.162 185.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 0.000128 1024 240 950 99200 15.3592 6.8505 165.291 208.401 396.058 396.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 0.000256 1024 100 400 76100 3.42262 38.9755 104.789 147.233 147.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 970 0.000512 512 210 475 29600 1.49142 0.817664 12.4229 25.9723 40.8351 40.9512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1500 6.4e-05 1024 320 750 265600 25.2369 13.5107 222.765 417.092 678.767 678.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 700 0.001024 4096 160 1025 13600 2.72794 48.7117 104.2 155.684 155.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 450 3.2e-05 512 130 200 204800 69.0379 13.1626 26.9 412.666 522.028 522.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1210 6.4e-05 2048 320 4850 249600 52.8622 28.279 2841.49 833.874 3756.67 3756.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 0.001024 2048 190 975 10400 1.58362 1.47149 18.2486 100.201 121.574 121.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 0.000256 1024 230 1700 49600 6.27891 3.37674 93.8867 103.503 207.17 207.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 0.000128 512 320 575 142400 5.38928 3.41402 47.3265 104.442 160.696 160.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 0.000128 1024 240 950 96000 15.3511 6.81146 107.604 206.763 336.686 336.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 0.000256 1024 100 400 76000 3.41811 26.2144 104.892 134.567 134.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 970 0.000512 512 210 475 28800 1.51498 0.821248 8.20374 26.0656 36.732 36.8504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1500 6.4e-05 1024 320 750 268800 25.2225 13.5255 325.744 418.467 783.13 783.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 700 0.001024 4096 160 1025 13776 2.73222 69.9502 104.476 177.203 177.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 450 3.2e-05 512 130 200 200704 67.6431 13.0437 37.8454 403.947 522.744 522.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1210 6.4e-05 2048 320 4850 250880 52.9602 28.3918 4131.58 836.814 5049.91 5050.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 0.001024 2048 190 975 10528 1.57562 1.46768 26.7779 100.089 129.983 130.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 0.000256 1024 230 1700 51968 6.2688 3.41606 142.366 104.829 257.01 257.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 0.000128 512 320 575 143360 5.37699 3.41606 68.8667 104.764 182.548 182.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 0.000128 1024 240 950 100352 15.3426 6.83987 163.36 209.417 395.124 395.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 0.000256 1024 100 400 76048 3.42326 37.8862 104.741 146.093 146.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 970 0.000512 512 210 475 29568 1.49325 0.822976 11.9671 26.0635 40.476 40.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1500 6.4e-05 1024 320 750 268800 25.1502 13.5148 214.674 418.958 672.455 672.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 700 0.001024 4096 160 1025 13664 2.73866 45.6704 104.663 153.117 153.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 450 3.2e-05 512 130 200 172032 66.1995 12.6185 21.5537 385.122 485.76 485.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1210 6.4e-05 2048 320 4850 250880 52.8781 28.3952 2708.61 837.617 3627.66 3627.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 0.001024 2048 190 975 10304 1.58314 1.47456 17.2706 101.486 121.885 121.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 0.000256 1024 230 1700 50176 6.25635 3.38038 90.5341 103.866 204.162 204.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 0.000128 512 320 575 143360 5.37581 3.40992 45.3475 104.917 159.18 159.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 0.000128 1024 240 950 96768 15.3362 6.81232 103.013 207.282 332.603 332.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 0.000256 1024 100 400 75936 3.42352 24.786 104.827 133.077 133.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 970 0.000512 512 210 475 28672 1.47181 0.799968 7.7848 25.5596 35.7441 35.8582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1500 6.4e-05 1024 320 750 266880 25.2303 13.7629 313.619 417.689 770.467 770.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 700 0.001024 4096 160 1025 13800 2.73408 67.914 104.714 175.403 175.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 450 3.2e-05 512 130 200 215040 67.7998 13.1559 39.1743 412.446 532.84 533.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1210 6.4e-05 2048 320 4850 249600 53.0964 28.3313 3982.14 835.077 4898.81 4898.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 0.001024 2048 190 975 10560 1.57386 1.46749 25.924 99.9788 129.015 129.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 0.000256 1024 230 1700 51840 6.2793 3.41834 137.779 104.647 252.253 252.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 0.000128 512 320 575 143040 5.37939 3.41898 66.6097 104.567 180.101 180.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 0.000128 1024 240 950 99840 15.3536 6.84586 156.724 209.038 388.116 388.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 0.000256 1024 100 400 76080 3.42278 36.8114 104.857 145.134 145.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 970 0.000512 512 210 475 29760 1.4887 0.81808 11.7231 25.9998 40.1562 40.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1500 6.4e-05 1024 320 750 264960 25.2804 14.1493 205.696 417.997 663.289 663.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 700 0.001024 4096 160 1025 13680 2.73818 44.7884 104.847 152.416 152.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 450 3.2e-05 512 130 200 184320 71.3906 13.144 22.7077 412.665 520.172 520.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1210 6.4e-05 2048 320 4850 249600 52.9627 28.4138 2632.67 835.686 3549.9 3550.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 0.001024 2048 190 975 10560 1.58666 1.47037 17.4674 101.359 121.957 122.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 0.000256 1024 230 1700 49920 6.25037 3.37722 87.8145 103.552 201.124 201.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 0.000128 512 320 575 142080 5.40115 3.41238 44.1779 104.684 157.8 157.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 0.000128 1024 240 950 96000 15.3196 6.80346 99.8952 207.2 329.378 329.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 0.000256 1024 100 400 75840 3.41933 24.2406 104.735 132.436 132.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 970 0.000512 512 210 475 28800 1.50877 0.821088 7.632 26.0921 36.1833 36.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1500 6.4e-05 1024 320 750 268288 25.1829 13.5655 301.062 417.807 757.794 757.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 700 0.001024 4096 160 1025 13824 2.74624 65.26 104.822 172.87 172.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 450 3.2e-05 512 130 200 196608 71.1763 13.3327 34.3859 417.699 536.868 537.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1210 6.4e-05 2048 320 4850 249856 52.9154 28.3228 3802.34 835.304 4719.05 4719.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 0.001024 2048 190 975 10496 1.57491 1.46637 25.5668 99.9631 128.642 128.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 0.000256 1024 230 1700 51200 6.28371 3.4104 129.557 104.682 244.066 244.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 0.000128 512 320 575 143360 5.36598 3.40944 64.0367 104.598 177.543 177.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 0.000128 1024 240 950 100352 15.2727 6.82803 150.425 209.121 381.803 381.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 0.000256 1024 100 400 76032 3.42221 34.9737 104.741 143.18 143.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 970 0.000512 512 210 475 29696 1.50954 0.833504 11.1703 26.338 39.9801 40.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1500 6.4e-05 1024 320 750 266240 25.2049 15.1018 209.322 418.374 668.167 668.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 700 0.001024 4096 160 1025 13568 2.73088 45.9214 104.332 153.026 153.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 450 3.2e-05 512 130 200 131072 73.7275 12.8061 16.7549 396.195 499.937 500.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1210 6.4e-05 2048 320 4850 249856 52.9273 28.3703 2688.03 836.448 3605.93 3606.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 0.001024 2048 190 975 10240 1.57078 1.45456 16.7715 99.6653 119.533 119.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 0.000256 1024 230 1700 51200 6.2985 3.41094 91.2402 104.953 206.029 206.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 0.000128 512 320 575 143360 5.37258 3.41146 45.2241 104.783 158.92 159.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 0.000128 1024 240 950 98304 15.4543 6.82998 103.466 209.412 335.315 335.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 0.000256 1024 100 400 75776 3.41904 24.496 104.669 132.628 132.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 970 0.000512 512 210 475 26624 1.48954 0.78016 7.3264 25.0698 34.795 34.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1500 6.4e-05 1024 320 736 268288 25.1939 13.5127 215.027 419.009 672.909 673.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 700 0.001024 4096 160 1024 13920 2.74829 46.9642 104.911 154.667 154.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 450 3.2e-05 512 130 192 221184 68.6038 13.3227 47.937 417.596 547.733 547.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1210 6.4e-05 2048 320 4832 252416 52.7622 28.4504 2798.97 837.717 3718.06 3718.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 0.001024 2048 190 992 10688 1.58515 1.47923 34.6376 101.446 139.223 139.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 790 0.000256 1024 230 1696 51968 6.27242 3.41494 95.5065 104.894 210.219 210.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 0.000128 512 320 576 143616 5.37971 3.41344 45.8064 104.866 159.596 159.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 790 0.000128 1024 240 960 100864 15.2964 6.8313 108.544 209.582 340.416 340.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1910 0.000256 1024 100 416 76128 3.41722 25.7212 104.829 134.009 134.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 970 0.000512 512 210 480 30208 1.49162 0.831232 7.99152 26.2732 36.7149 36.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1500 6.4e-05 1024 320 736 268288 25.2688 15.1921 172.772 419.082 632.481 632.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 700 0.001024 4096 160 1024 13888 2.74227 30.6592 104.902 138.347 138.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 450 3.2e-05 512 130 192 212992 69.4961 13.3331 45.735 417.648 546.484 546.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1210 6.4e-05 2048 320 4832 251904 52.871 28.2849 1801.23 837.861 2720.41 2720.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 630 0.001024 2048 190 992 10624 1.58694 1.48045 34.7155 101.527 139.383 139.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 790 0.000256 1024 230 1696 51712 6.26205 3.40614 61.4638 104.598 175.861 175.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1960 0.000128 512 320 576 143360 5.38794 3.41395 29.7971 104.893 143.618 143.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 790 0.000128 1024 240 960 100352 15.276 6.85434 70.9693 208.954 302.21 302.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1910 0.000256 1024 100 416 76096 3.41587 17.0154 105.095 125.571 125.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 970 0.000512 512 210 480 30208 1.49885 0.829216 5.35091 26.2884 34.0969 34.2064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1500 6.4e-05 1024 320 736 268160 25.2856 13.54 218.632 419.067 676.693 676.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 700 0.001024 4096 160 1024 13920 2.74646 48.1423 104.953 155.887 155.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 450 3.2e-05 512 130 192 225280 68.3706 13.3898 45.531 419.016 546.581 546.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1210 6.4e-05 2048 320 4832 252160 53.0109 28.3738 2854.93 837.808 3774.3 3774.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 0.001024 2048 190 992 10640 1.58925 1.47101 18.7854 101.424 123.342 123.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 790 0.000256 1024 230 1696 51840 6.30938 3.42662 97.399 104.91 212.176 212.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 0.000128 512 320 576 143360 5.4153 3.41613 47.0064 104.879 160.848 160.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 790 0.000128 1024 240 960 101120 15.3374 6.84851 112.838 209.612 344.795 344.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 0.000256 1024 100 416 76120 3.41597 26.4438 104.84 134.741 134.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 970 0.000512 512 210 480 30080 1.49402 0.825344 8.22019 26.15 36.8342 36.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1500 6.4e-05 1024 320 736 267520 25.2349 13.5293 142.543 419.455 600.929 601.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 700 0.001024 4096 160 1024 13840 2.73744 31.0132 104.816 138.61 138.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 450 3.2e-05 512 130 192 204800 69.304 13.1439 39.0442 412.503 534.263 534.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1210 6.4e-05 2048 320 4832 252160 52.8814 28.3197 1844.65 838.603 2764.63 2764.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 0.001024 2048 190 992 10560 1.57901 1.47248 36.3352 101.361 140.82 140.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 790 0.000256 1024 230 1696 51200 6.25907 3.38954 62.294 104.188 176.256 176.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 0.000128 512 320 576 143360 5.39664 3.41914 30.5949 104.991 144.525 144.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 790 0.000128 1024 240 960 101120 15.3098 6.84003 73.177 209.836 305.32 305.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1910 0.000256 1024 100 416 76080 3.4159 17.3384 104.929 125.726 125.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 970 0.000512 512 210 480 29440 1.4951 0.834784 5.38774 25.979 33.824 33.9213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1500 6.4e-05 1024 320 736 267264 25.2262 13.527 236.957 418.447 694.324 694.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 700 0.001024 4096 160 1024 13920 2.74842 52.4515 104.896 160.141 160.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 450 3.2e-05 512 130 192 208896 68.5507 13.1415 45.4818 412.197 539.649 539.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1210 6.4e-05 2048 320 4832 251904 52.7317 28.2908 3099.89 836.569 4017.65 4017.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 0.001024 2048 190 992 10560 1.58378 1.47456 20.6394 101.314 125.085 125.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 0.000256 1024 230 1696 51840 6.27376 3.41162 105.533 104.762 220.108 220.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 0.000128 512 320 576 143232 5.38778 3.41088 51.1534 104.727 164.805 164.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 0.000128 1024 240 960 100608 15.3042 6.86806 120.94 209.302 352.573 352.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 0.000256 1024 100 416 76128 3.4223 28.9204 104.876 137.262 137.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 970 0.000512 512 210 480 29952 1.49728 0.827392 8.964 26.1968 37.6089 37.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1500 6.4e-05 1024 320 736 267264 25.1736 14.549 153.725 418.514 612.128 612.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 700 0.001024 4096 160 1024 13824 2.73613 33.6494 104.742 141.171 141.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 450 3.2e-05 512 130 192 196608 69.8899 13.1314 39.7393 412.235 535.268 535.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1210 6.4e-05 2048 320 4832 251904 52.69 28.3667 1982.82 836.704 2900.75 2900.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 0.001024 2048 190 992 10560 1.58826 1.4809 13.5784 101.451 118.171 118.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 790 0.000256 1024 230 1696 51456 6.24947 3.40333 67.898 104.313 181.989 182.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 0.000128 512 320 576 142848 5.38435 3.41334 33.3493 104.762 147.036 147.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 790 0.000128 1024 240 960 99840 15.2173 6.84397 78.5188 208.339 309.081 309.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 0.000256 1024 100 416 76032 3.41485 18.9812 104.813 127.251 127.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 970 0.000512 512 210 480 29184 1.50083 0.817536 5.82672 25.9722 34.2442 34.3444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1500 6.4e-05 1024 320 736 267904 25.2687 13.531 236.119 418.303 693.392 693.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 700 0.001024 4096 160 1024 13888 2.73626 51.6406 104.729 159.151 159.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 450 3.2e-05 512 130 192 215040 68.3285 13.1958 43.6622 413.435 538.897 539.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1210 6.4e-05 2048 320 4832 251776 52.9549 28.3976 3043.66 836.294 3961.48 3961.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 0.001024 2048 190 992 10528 1.58173 1.46851 19.8683 101.289 124.279 124.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 0.000256 1024 230 1696 51520 6.3095 3.41946 103.911 104.734 218.502 218.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 0.000128 512 320 576 143360 5.40688 3.41955 50.4174 104.696 164.07 164.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 0.000128 1024 240 960 100352 15.3694 6.84771 120.013 223.427 365.813 365.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 0.000256 1024 100 416 76104 3.41674 28.7538 104.811 137.026 137.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 970 0.000512 512 210 480 30464 1.49709 0.8352 8.88966 26.3302 37.6802 37.7959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1500 6.4e-05 1024 320 736 267008 25.2461 13.523 150.205 418.389 607.527 607.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 700 0.001024 4096 160 1024 13776 2.73078 32.9599 104.543 140.277 140.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 450 3.2e-05 512 130 192 200704 67.8948 13.043 37.7201 403.881 522.807 523.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1210 6.4e-05 2048 320 4832 250880 52.9796 28.3943 1939.61 836.463 2857.61 2857.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 0.001024 2048 190 992 10304 1.57901 1.47251 12.882 100.103 116.109 116.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 0.000256 1024 230 1696 51072 6.31136 3.4152 65.9476 104.816 180.615 180.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 0.000128 512 320 576 143360 5.38624 3.4153 32.5682 104.735 146.231 146.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 0.000128 1024 240 960 100352 15.3494 6.95162 77.2318 209.317 309.01 309.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 0.000256 1024 100 416 76048 3.41402 18.4996 104.817 126.772 126.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 970 0.000512 512 210 480 29568 1.49539 0.8216 5.74685 26.0623 34.2538 34.3714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1500 6.4e-05 1024 320 736 266112 25.3622 13.5436 123.557 418.902 581.532 581.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 700 0.001024 4096 160 1024 13776 2.72637 26.9982 104.912 134.682 134.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 450 3.2e-05 512 130 192 172032 71.1886 13.059 34.1884 404.338 523.046 523.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1210 6.4e-05 2048 320 4832 249984 53.2322 28.3382 1585.78 837.485 2505.01 2505.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 0.001024 2048 190 992 10080 1.5793 1.46035 10.7195 99.9903 113.823 113.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 790 0.000256 1024 230 1696 51072 6.3143 3.41994 54.548 105 169.415 169.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 0.000128 512 320 576 142464 5.42726 3.41872 26.8575 104.883 140.717 140.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 790 0.000128 1024 240 960 99456 15.4613 6.8384 63.0352 209.616 295.11 295.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 0.000256 1024 100 416 75936 3.41629 15.1921 104.854 123.505 123.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 970 0.000512 512 210 480 28224 1.48781 0.80288 4.69341 25.5272 32.6556 32.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1500 6.4e-05 1024 320 736 268288 25.1906 13.525 238.95 419.16 697.002 697.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 700 0.001024 4096 160 1024 13888 2.74842 52.3715 104.815 159.98 160.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 450 3.2e-05 512 130 192 212992 69.4131 13.3322 40.4823 417.715 541.218 541.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1210 6.4e-05 2048 320 4832 251904 52.8714 28.2803 2984.22 838.01 3903.56 3903.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 0.001024 2048 190 992 10624 1.59062 1.4889 20.7857 101.536 125.473 125.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 0.000256 1024 230 1696 51712 6.26986 3.40954 103.411 104.613 217.834 217.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 0.000128 512 320 576 143360 5.392 3.41245 50.688 104.911 164.537 164.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 0.000128 1024 240 960 100352 15.2668 6.82947 120.566 208.988 351.809 351.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 0.000256 1024 100 416 76096 3.41469 29.354 104.854 137.666 137.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 970 0.000512 512 210 480 30208 1.49488 0.828352 9.02746 26.2967 37.7756 37.8887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1500 6.4e-05 1024 320 736 266240 25.2172 13.5012 160.517 417.817 617.213 617.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 700 0.001024 4096 160 1024 13824 2.74326 35.3341 104.897 143.018 143.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 450 3.2e-05 512 130 192 196608 71.5414 13.3264 34.632 417.7 537.468 537.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1210 6.4e-05 2048 320 4832 249856 52.9357 28.371 1918.36 835.307 2835.13 2835.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 0.001024 2048 190 992 10240 1.57901 1.47046 13.8679 99.9647 116.954 117.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 0.000256 1024 230 1696 51200 6.28877 3.41165 68.0149 104.684 182.526 182.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 0.000128 512 320 576 142336 5.38835 3.40883 34.1851 104.599 147.709 147.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 0.000128 1024 240 960 100352 15.276 6.82816 81.2884 209.043 312.594 312.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 0.000256 1024 100 416 76032 3.41821 20.0033 104.842 128.306 128.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 970 0.000512 512 210 480 29696 1.50842 0.833088 6.16365 26.3395 34.9677 35.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1500 6.4e-05 1024 320 736 264192 25.2516 14.7625 132.793 416.581 589.549 589.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 700 0.001024 4096 160 1024 13632 2.71322 29.0835 104.124 135.961 136.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 450 3.2e-05 512 130 192 147456 72.3204 12.8102 25.3053 395.839 506.549 506.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1210 6.4e-05 2048 320 4832 248832 52.7927 28.3085 1589.51 832.918 2503.69 2503.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 0.001024 2048 190 992 10368 1.57926 1.47779 11.7643 100.142 115.036 115.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 0.000256 1024 230 1696 50688 6.19283 3.3768 56.4277 103.408 169.534 169.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 0.000128 512 320 576 141312 5.39466 3.40474 28.0215 104.311 141.259 141.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 0.000128 1024 240 960 98304 15.1347 6.7999 66.1468 206.411 294.651 294.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 0.000256 1024 100 416 75840 3.4103 16.6011 104.685 124.738 124.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 970 0.000512 512 210 480 29184 1.50352 0.819456 5.05987 26.0371 33.5465 33.6672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1500 6.4e-05 1024 320 736 267264 25.301 13.5367 342.361 419.351 800.713 800.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 700 0.001024 4096 160 1024 13896 2.74656 74.5984 104.967 182.354 182.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 450 3.2e-05 512 130 192 202752 68.2873 13.0593 38.354 408.386 528.349 528.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1210 6.4e-05 2048 320 4832 252288 52.8854 28.3664 4399.44 838.235 5319.09 5319.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 0.001024 2048 190 992 10656 1.59066 1.48262 29.8307 101.554 134.529 134.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 0.000256 1024 230 1696 51264 6.29146 3.41382 148.972 104.613 263.419 263.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 0.000128 512 320 576 143424 5.39366 3.41706 73.0208 104.944 186.904 187.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 0.000128 1024 240 960 100224 15.295 6.84304 172.69 208.969 403.957 404.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 0.000256 1024 100 416 76104 3.41811 41.8959 104.947 150.303 150.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 970 0.000512 512 210 480 29952 1.49254 0.821888 12.7549 26.1069 41.2986 41.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1500 6.4e-05 1024 320 736 264960 25.2717 13.5168 212.623 417.79 669.366 669.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 700 0.001024 4096 160 1024 13824 2.74384 47.1184 105.06 154.966 155.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 450 3.2e-05 512 130 192 184320 67.4433 12.829 49.648 396.028 526.218 526.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1210 6.4e-05 2048 320 4832 251136 52.7161 28.5495 2767.93 835.257 3684.62 3684.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 0.001024 2048 190 992 10368 1.58515 1.46758 19.1492 101.349 123.623 123.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 0.000256 1024 230 1696 50688 6.24352 3.3879 93.2484 103.92 206.928 207.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 0.000128 512 320 576 142848 5.36579 3.41402 47.2835 104.595 160.788 160.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 0.000128 1024 240 960 99072 15.2098 6.82189 108.207 207.491 337.887 338.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 0.000256 1024 100 416 76032 3.41555 26.3746 104.938 134.77 134.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 970 0.000512 512 210 480 28800 1.48861 0.813312 8.13629 25.7692 36.3349 36.4504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1500 6.4e-05 1024 320 736 266112 25.2888 14.16 176.614 417.585 633.813 633.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 700 0.001024 4096 160 1024 13608 2.72589 38.3902 104.221 145.38 145.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 450 3.2e-05 512 130 192 165888 72.8117 13.0687 43.9679 408.147 538.259 538.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1210 6.4e-05 2048 320 4832 248832 53.2223 28.3256 2275.84 834.849 3192.4 3192.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 0.001024 2048 190 992 9936 1.57286 1.45594 15.2256 99.6894 118.014 118.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 0.000256 1024 230 1696 50112 6.35734 3.41514 78.0437 104.715 192.657 192.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 0.000128 512 320 576 141696 5.42534 3.41811 39.3831 104.57 152.924 153.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 0.000128 1024 240 960 100224 15.3239 6.84192 92.3265 208.989 323.639 323.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 0.000256 1024 100 416 75816 3.41597 22.1975 104.665 130.322 130.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 970 0.000512 512 210 480 29376 1.48602 0.80912 7.0601 25.7906 35.2739 35.3915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1500 6.4e-05 1024 320 736 267520 25.2399 13.5281 317.072 419.41 775.417 775.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 700 0.001024 4096 160 1024 13840 2.73235 69.5457 104.695 177.015 177.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 450 3.2e-05 512 130 192 204800 68.9117 13.1435 36.5457 412.458 531.328 531.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1210 6.4e-05 2048 320 4832 252160 52.8398 28.3673 4098.45 838.673 5018.5 5018.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 0.001024 2048 190 992 10560 1.58448 1.47318 28.2299 101.356 132.716 132.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 0.000256 1024 230 1696 51200 6.25571 3.39114 139.095 104.176 253.044 253.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 0.000128 512 320 576 143360 5.39725 3.42221 68.93 104.99 182.864 182.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 0.000128 1024 240 960 101120 15.2978 6.84198 163.783 209.867 395.948 396.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 0.000256 1024 100 416 76080 3.41882 39.0503 104.911 147.425 147.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 970 0.000512 512 210 480 29440 1.49136 0.819392 11.9468 25.9781 40.3625 40.4798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1500 6.4e-05 1024 320 736 266240 25.3176 13.5179 212.989 419.222 671.216 671.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 700 0.001024 4096 160 1024 13760 2.7368 47.0406 104.723 154.544 154.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 450 3.2e-05 512 130 192 204800 68.8974 13.1324 24.8047 412.222 519.331 519.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1210 6.4e-05 2048 320 4832 250880 52.9137 28.3069 2744.12 838.311 3663.82 3663.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 0.001024 2048 190 992 10240 1.57853 1.46432 17.8893 100.055 121.059 121.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 0.000256 1024 230 1696 49920 6.22941 3.36758 90.7126 103.353 203.787 203.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 0.000128 512 320 576 142080 5.3439 3.40582 45.5514 104.102 158.53 158.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 0.000128 1024 240 960 97280 15.1896 6.80064 105.286 206.339 333.774 333.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 0.000256 1024 100 416 76000 3.41197 26.2049 104.841 134.501 134.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 970 0.000512 512 210 480 29440 1.49322 0.818592 8.08221 26.0116 36.533 36.6535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1500 6.4e-05 1024 320 736 264960 25.3013 13.5139 177.715 417.602 634.298 634.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 700 0.001024 4096 160 1024 13680 2.74096 39.3479 104.73 146.866 146.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 450 3.2e-05 512 130 192 184320 71.4171 13.1443 45.5351 412.267 542.629 542.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1210 6.4e-05 2048 320 4832 249600 53.0153 28.4041 2287.66 834.896 3204.14 3204.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 0.001024 2048 190 992 10080 1.58294 1.47325 15.1385 101.313 119.58 119.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 0.000256 1024 230 1696 49920 6.25674 3.37782 76.6169 103.455 189.834 189.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 0.000128 512 320 576 142080 5.4032 3.41088 38.611 104.584 152.137 152.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 0.000128 1024 240 960 96000 15.5697 6.80346 87.8579 207.049 317.891 318.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 0.000256 1024 100 416 75840 3.40634 22.0353 104.733 130.218 130.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 970 0.000512 512 210 480 28800 1.51094 0.821248 6.88742 26.0658 35.4086 35.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1500 6.4e-05 1024 320 736 267264 25.1775 15.7983 302.192 418.834 762.177 762.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 700 0.001024 4096 160 1024 13824 2.73251 65.6005 104.723 173.1 173.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 450 3.2e-05 512 130 192 196608 69.7706 13.1233 33.4224 412.564 529.148 529.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1210 6.4e-05 2048 320 4832 251904 52.6627 28.2881 3884.82 837.358 4803.3 4803.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 0.001024 2048 190 992 10560 1.58384 1.48592 25.7295 101.49 130.362 130.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 0.000256 1024 230 1696 51456 6.24768 3.40237 132.573 104.392 246.748 246.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 0.000128 512 320 576 142848 5.38486 3.40992 64.5189 104.846 178.285 178.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 0.000128 1024 240 960 99840 15.2103 6.85274 153.547 208.512 384.279 384.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 0.000256 1024 100 416 76032 3.41402 37.069 104.894 145.419 145.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 970 0.000512 512 210 480 29184 1.49494 0.816 11.1924 25.9994 39.6296 39.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1500 6.4e-05 1024 320 736 264192 25.2445 13.4647 193.703 416.579 649.158 649.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 700 0.001024 4096 160 1024 13632 2.72934 42.6844 104.229 149.687 149.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 450 3.2e-05 512 130 192 147456 72.1476 12.8195 16.9359 395.831 497.999 498.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1210 6.4e-05 2048 320 4832 248832 52.8175 28.2071 2483.7 832.85 3397.74 3397.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 0.001024 2048 190 992 10368 1.58515 1.46966 16.7837 100.144 120.053 120.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 0.000256 1024 230 1696 50688 6.20653 3.36602 85.9988 103.412 199.114 199.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 0.000128 512 320 576 141312 5.39088 3.40787 42.3476 104.311 155.585 155.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 0.000128 1024 240 960 98304 15.1327 6.7889 99.0806 206.418 327.577 327.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 0.000256 1024 100 416 75840 3.41402 24.1937 104.685 132.336 132.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 970 0.000512 512 210 480 29184 1.50291 0.8192 7.43174 26.0373 35.9219 36.0379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1500 6.4e-05 1024 320 736 262656 25.1436 13.3819 168.446 414.645 621.786 621.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 700 0.001024 4096 160 1024 13536 2.71565 37.3175 104.119 144.196 144.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 450 3.2e-05 512 130 192 147456 72.0319 12.8133 14.83 395.887 495.825 496.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1210 6.4e-05 2048 320 4832 248832 52.3993 27.9922 2167.36 828.978 3076.9 3077.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 0.001024 2048 190 992 9792 1.57901 1.46054 13.8646 99.8854 116.865 116.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 0.000256 1024 230 1696 48384 6.2305 3.3383 70.955 102.507 183.162 183.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 0.000128 512 320 576 140544 5.35523 3.40173 36.2888 103.86 149.034 149.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 0.000128 1024 240 960 96768 15.0518 7.57443 84.2944 204.492 311.569 311.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1910 0.000256 1024 100 416 75744 3.41197 20.9139 104.681 129.048 129.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 970 0.000512 512 210 480 27648 1.46118 0.777824 6.35744 25.0726 33.7922 33.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1500 6.4e-05 1024 320 736 267200 25.3213 13.8284 297.223 419.181 755.725 755.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 700 0.001024 4096 160 1024 13800 2.73382 65.2044 104.619 172.6 172.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 450 3.2e-05 512 130 192 204800 69.0024 13.1649 34.311 412.579 529.333 529.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1210 6.4e-05 2048 320 4832 251200 53.123 28.3894 3810.58 837.905 4730.17 4730.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 0.001024 2048 190 992 10600 1.59322 1.47776 26.0035 101.526 130.673 130.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 0.000256 1024 230 1696 51200 6.2977 3.41197 129.572 104.445 243.857 243.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 0.000128 512 320 576 143200 5.42544 3.42022 64.1298 104.912 178.016 178.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 0.000128 1024 240 960 99200 15.3631 6.84835 149.617 208.667 380.657 380.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 0.000256 1024 100 416 76000 3.41821 36.3373 104.86 144.659 144.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 970 0.000512 512 210 480 29600 1.49472 0.81984 11.2391 25.9963 39.6745 39.7906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1500 6.4e-05 1024 320 736 265600 25.2529 13.5107 203.95 416.646 659.526 659.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 700 0.001024 4096 160 1024 13600 2.72896 44.4237 104.066 151.264 151.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 450 3.2e-05 512 130 192 204800 69.0394 13.1564 24.2521 412.201 518.92 519.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1210 6.4e-05 2048 320 4832 249600 52.8644 28.2502 2633.66 832.976 3547.92 3548.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 0.001024 2048 190 992 10400 1.58365 1.47251 17.4683 100.153 120.755 120.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 0.000256 1024 230 1696 49600 6.28717 3.37814 87.166 103.401 200.359 200.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 0.000128 512 320 576 142400 5.38976 3.41302 44.4733 104.328 157.732 157.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 0.000128 1024 240 960 96000 15.3773 6.81574 100.412 206.368 329.13 329.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 0.000256 1024 100 416 75800 3.41293 25.1658 104.614 133.236 133.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 970 0.000512 512 210 480 28800 1.51274 0.819168 7.69504 26.0352 36.1921 36.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1500 6.4e-05 1024 320 736 264000 25.5745 13.5488 169.736 419.049 628.076 628.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 700 0.001024 4096 160 1024 13500 2.72512 37.7843 104.106 144.658 144.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 450 3.2e-05 512 130 192 153600 74.913 13.1686 15.7 412.379 516.424 516.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1210 6.4e-05 2048 320 4832 249600 53.4171 28.3901 2194.28 837.771 3114.03 3114.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 0.001024 2048 190 992 10200 1.59357 1.47248 15.1179 101.476 119.734 119.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 0.000256 1024 230 1696 50400 6.2624 3.38467 75.1935 103.554 188.525 188.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 0.000128 512 320 576 139200 5.38643 3.4072 36.5739 103.354 148.85 148.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 0.000128 1024 240 960 96000 15.406 6.81395 85.1192 206.561 314.056 314.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1910 0.000256 1024 100 416 75600 3.41325 21.2869 104.505 129.249 129.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 970 0.000512 512 210 480 28800 1.51856 0.822624 6.78688 26.1113 35.366 35.4798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1500 6.4e-05 1024 320 736 267008 25.2554 13.5306 285.992 418.859 743.814 743.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 700 0.001024 4096 160 1024 13776 2.73728 63.0784 104.548 170.409 170.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 450 3.2e-05 512 130 192 200704 67.6788 13.0519 32.6475 404.521 518.174 518.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1210 6.4e-05 2048 320 4832 250880 52.9677 28.3153 3718.1 837.419 4636.97 4637.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 0.001024 2048 190 992 10304 1.5769 1.46387 24.3745 100.14 127.627 127.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 0.000256 1024 230 1696 51072 6.30515 3.41494 126.741 104.935 241.526 241.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 0.000128 512 320 576 143360 5.38669 3.41494 62.6357 104.853 176.427 176.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 0.000128 1024 240 960 100352 15.3434 6.83738 148.162 209.555 380.059 380.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 0.000256 1024 100 416 76048 3.41402 35.5958 104.94 143.994 144.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 970 0.000512 512 210 480 29568 1.49891 0.822752 10.8988 26.0923 39.44 39.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1500 6.4e-05 1024 320 736 265216 25.3546 13.7524 198.521 418.929 656.721 656.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 700 0.001024 4096 160 1024 13664 2.73702 43.2441 104.624 150.65 150.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 450 3.2e-05 512 130 192 172032 66.238 12.6204 20.1045 385.09 484.327 484.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1210 6.4e-05 2048 320 4832 250880 52.885 28.2929 2581.72 837.533 3500.6 3500.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 0.001024 2048 190 992 10304 1.59264 1.4808 17.2979 101.483 121.929 122.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 0.000256 1024 230 1696 50176 6.25267 3.38109 85.8722 103.865 199.505 199.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 0.000128 512 320 576 143360 5.38141 3.40592 43.3812 104.911 157.206 157.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 0.000128 1024 240 960 96768 15.3402 6.81763 98.6907 207.26 328.27 328.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 0.000256 1024 100 416 75936 3.4161 24.5278 104.917 132.904 132.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 970 0.000512 512 210 480 28672 1.47629 0.802144 7.54333 25.557 35.5048 35.6278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1500 6.4e-05 1024 320 736 263424 25.4919 13.5373 163.957 418.763 621.919 622.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 700 0.001024 4096 160 1024 13440 2.7096 35.2273 103.847 141.826 141.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 450 3.2e-05 512 130 192 172032 71.0852 13.0431 16.7222 404.094 505.214 505.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1210 6.4e-05 2048 320 4832 247296 53.5844 28.3095 2097.25 837.206 3016.51 3016.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 0.001024 2048 190 992 9408 1.56605 1.4576 13.0836 99.4918 115.673 115.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 0.000256 1024 230 1696 48384 6.16493 3.30813 69.7659 101.528 180.892 181.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 0.000128 512 320 576 142464 5.41638 3.41568 36.0814 104.908 149.95 150.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 0.000128 1024 240 960 96768 15.6615 6.84157 82.8031 209.668 315.13 315.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1910 0.000256 1024 100 416 75600 3.4113 20.607 104.534 128.596 128.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 970 0.000512 512 210 480 26880 1.52442 0.804032 6.11302 25.6165 34.185 34.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1500 6.4e-05 1024 320 736 266880 25.2496 13.5241 278.945 417.707 735.582 735.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 700 0.001024 4096 160 1024 13800 2.7337 62.2466 104.689 169.711 169.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 450 3.2e-05 512 130 192 215040 67.8298 13.1604 34.2457 412.521 528.022 528.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1210 6.4e-05 2048 320 4832 249600 53.0976 28.4812 3624.7 835.096 4541.53 4541.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 0.001024 2048 190 992 10320 1.57901 1.45891 24.4615 99.9803 127.552 127.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 0.000256 1024 230 1696 50880 6.3152 3.41606 122.452 104.655 236.966 237.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 0.000128 512 320 576 142080 5.40877 3.41811 60.2425 104.566 173.761 173.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 0.000128 1024 240 960 99840 15.3437 6.84176 143.949 209.038 375.324 375.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 0.000256 1024 100 416 75960 3.41123 34.5776 104.794 142.825 142.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 970 0.000512 512 210 480 29760 1.49082 0.818848 10.7758 26.0031 39.2122 39.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1500 6.4e-05 1024 320 736 264960 25.2732 14.123 201.359 417.601 658.523 658.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 700 0.001024 4096 160 1024 13680 2.73488 43.9031 104.725 151.406 151.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 450 3.2e-05 512 130 192 184320 71.3662 13.1521 21.582 412.273 518.641 518.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1210 6.4e-05 2048 320 4832 249600 52.975 28.3001 2585.76 834.895 3502.09 3502.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 0.001024 2048 190 992 10080 1.5831 1.47046 16.8139 101.313 121.253 121.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 0.000256 1024 230 1696 49920 6.244 3.37382 86.7081 103.462 199.913 200.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 0.000128 512 320 576 142080 5.40195 3.41165 43.3401 104.582 156.863 156.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 0.000128 1024 240 960 96000 15.3342 6.8223 99.2342 206.438 327.984 328.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 0.000256 1024 100 416 75840 3.40678 24.8816 104.731 133.062 133.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 970 0.000512 512 210 480 28800 1.5103 0.819968 7.69238 26.0652 36.2168 36.3354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1500 6.4e-05 1024 320 736 264960 25.3624 13.5308 166.236 417.834 623.127 623.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 700 0.001024 4096 160 1024 13320 2.6959 35.7315 103.35 141.822 141.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 450 3.2e-05 512 130 192 92160 72.5893 11.8946 9.46112 371.231 465.444 465.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1210 6.4e-05 2048 320 4832 247680 53.4291 28.3312 2120.04 835.361 3037.32 3037.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 0.001024 2048 190 992 9360 1.56355 1.44589 13.0233 99.3083 115.412 115.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 0.000256 1024 230 1696 48960 6.43597 3.42621 70.704 104.926 185.616 185.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 0.000128 512 320 576 141120 5.44934 3.42221 35.9213 104.686 149.608 149.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 0.000128 1024 240 960 97920 15.5446 6.84739 83.5635 209.218 315.333 315.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1910 0.000256 1024 100 416 75600 3.41811 20.6827 104.585 128.727 128.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 970 0.000512 512 210 480 28800 1.47904 0.797408 6.53818 25.5059 34.4516 34.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1500 6.4e-05 1024 320 736 266240 25.2376 13.5036 283.586 417.702 740.193 740.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 700 0.001024 4096 160 1024 13824 2.74842 62.2269 104.769 169.788 169.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 450 3.2e-05 512 130 192 196608 71.1476 13.3284 31.5606 417.662 533.975 534.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1210 6.4e-05 2048 320 4832 249856 52.9126 28.2499 3643.6 835.094 4560.03 4560.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 0.001024 2048 190 992 10240 1.57603 1.46893 23.4701 99.9562 126.543 126.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 0.000256 1024 230 1696 51200 6.28202 3.40534 124.594 104.655 239.064 239.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 0.000128 512 320 576 142336 5.40026 3.40934 61.0376 104.57 174.542 174.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 0.000128 1024 240 960 100352 15.2599 6.82803 145.483 208.986 376.714 376.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 0.000256 1024 100 416 76032 3.4144 34.982 104.811 143.251 143.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 970 0.000512 512 210 480 29696 1.5072 0.831232 10.7257 26.3322 39.5238 39.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1500 6.4e-05 1024 320 736 266240 25.2086 13.5066 192.977 418.324 650.179 650.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 700 0.001024 4096 160 1024 13568 2.72592 41.1496 104.299 148.216 148.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 450 3.2e-05 512 130 192 131072 73.735 12.816 14.9215 396.338 498.502 498.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1210 6.4e-05 2048 320 4832 249856 52.9358 28.25 2468.82 836.326 3386.5 3386.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 0.001024 2048 190 992 9728 1.56944 1.45866 15.723 99.6693 118.493 118.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 0.000256 1024 230 1696 51200 6.29917 3.41526 85.0882 104.941 199.871 199.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 0.000128 512 320 576 141312 5.42032 3.41072 41.6213 104.772 155.374 155.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 0.000128 1024 240 960 98304 15.4653 6.83187 97.0078 209.39 328.85 328.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 0.000256 1024 100 416 75776 3.41155 23.7448 104.761 131.959 132.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 970 0.000512 512 210 480 26624 1.48557 0.7792 6.70877 25.0707 34.1696 34.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1500 6.4e-05 1024 320 736 258048 25.2965 13.3571 167.024 413.001 618.839 618.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 700 0.001024 4096 160 1024 13440 2.71405 36.8934 104.192 143.844 143.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 450 3.2e-05 512 130 192 98304 77.156 12.8224 10.3771 396.229 496.846 497.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1210 6.4e-05 2048 320 4832 245760 52.4872 27.8968 2196.04 825.686 3102.28 3102.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 0.001024 2048 190 992 9216 1.54214 1.43075 12.9913 97.5889 113.627 113.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 0.000256 1024 230 1696 49152 6.2832 3.37712 73.6757 103.737 187.203 187.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 0.000128 512 320 576 138240 5.3871 3.39379 36.9687 103.478 149.357 149.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 0.000128 1024 240 960 98304 15.1629 6.81414 87.7115 206.815 316.662 316.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1910 0.000256 1024 100 416 75648 3.41402 21.1272 104.753 129.336 129.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 970 0.000512 512 210 480 27648 1.47018 0.782336 6.45498 25.1549 33.9877 34.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1500 6.4e-05 1024 320 760 269824 25.132 13.6906 228.344 419.142 686.478 686.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 700 0.001024 4096 160 1040 13824 2.74227 48.4062 104.876 156.067 156.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 450 3.2e-05 512 130 200 221184 68.5789 13.3303 50.9743 417.643 550.794 550.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1210 6.4e-05 2048 320 4840 251904 52.8148 28.3092 2842.33 837.801 3761.43 3761.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 0.001024 2048 190 1000 10496 1.5831 1.48115 36.3206 101.448 140.902 140.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 790 0.000256 1024 230 1680 51456 6.28816 3.42355 95.8095 104.901 210.551 210.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 0.000128 512 320 600 143616 5.37968 3.41155 48.7964 104.878 162.594 162.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 790 0.000128 1024 240 960 99840 15.3771 6.83827 111.454 209.648 343.476 343.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1910 0.000256 1024 100 400 76224 3.43069 25.4276 104.867 133.768 133.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 970 0.000512 512 210 480 29696 1.50365 0.833536 8.1577 26.2765 36.8962 37.0033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1500 6.4e-05 1024 320 760 269312 25.2248 13.5113 183.893 419.389 642.186 642.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 700 0.001024 4096 160 1040 13760 2.74691 31.2461 104.764 138.801 138.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 450 3.2e-05 512 130 200 212992 69.5492 13.3236 49.3617 417.948 550.458 550.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1210 6.4e-05 2048 320 4840 251904 52.8753 28.3013 1831.34 838.48 2751.16 2751.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 630 0.001024 2048 190 1000 10496 1.5831 1.48275 36.9081 101.571 141.619 141.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 790 0.000256 1024 230 1680 51200 6.28563 3.40554 61.6462 104.672 176.137 176.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1960 0.000128 512 320 600 143360 5.3952 3.41424 31.4761 104.967 145.376 145.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 790 0.000128 1024 240 960 99328 15.3637 6.82803 71.837 209.23 303.417 303.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1910 0.000256 1024 100 400 76160 3.4224 16.4721 104.896 124.837 124.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 970 0.000512 512 210 480 29696 1.50915 0.827744 5.40995 26.3122 34.185 34.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1500 6.4e-05 1024 320 760 269440 25.2559 13.8497 254.774 419.039 713.079 713.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 700 0.001024 4096 160 1040 13840 2.74698 55.8124 104.868 163.471 163.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 450 3.2e-05 512 130 200 225280 68.2908 13.3881 51.5398 418.983 552.465 552.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1210 6.4e-05 2048 320 4840 252160 52.9614 28.4145 3229.55 837.758 4148.85 4148.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 0.001024 2048 190 1000 10480 1.58925 1.47872 21.2591 101.42 125.818 125.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 790 0.000256 1024 230 1680 51520 6.31661 3.42426 109.611 104.902 224.38 224.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 0.000128 512 320 600 143680 5.40669 3.4193 55.821 104.876 169.65 169.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 790 0.000128 1024 240 960 99840 15.4517 6.8416 126.614 209.729 358.792 358.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 0.000256 1024 100 400 76200 3.42483 29.1306 104.839 137.437 137.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 970 0.000512 512 210 480 29440 1.51299 0.825344 9.30013 26.1412 37.9196 38.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1500 6.4e-05 1024 320 760 268800 25.208 13.5297 167.318 419.488 625.708 625.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 700 0.001024 4096 160 1040 13760 2.74163 35.3362 104.855 142.976 143.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 450 3.2e-05 512 130 200 204800 69.1564 13.1415 45.5139 412.547 540.621 540.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1210 6.4e-05 2048 320 4840 252160 52.8403 28.3219 2060.36 838.679 2980.37 2980.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 0.001024 2048 190 1000 10400 1.58096 1.46982 41.0805 101.365 145.566 145.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 790 0.000256 1024 230 1680 50560 6.27734 3.39098 68.748 104.198 182.74 182.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 0.000128 512 320 600 143360 5.39114 3.4184 35.9277 105.004 149.869 149.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 790 0.000128 1024 240 960 99840 15.4234 6.84218 82.0167 209.863 314.301 314.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 0.000256 1024 100 400 76160 3.42221 18.921 104.943 127.326 127.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 970 0.000512 512 210 480 28800 1.50854 0.83536 5.99805 25.9843 34.4519 34.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1500 6.4e-05 1024 320 760 266880 25.2483 13.5158 137.118 417.698 593.743 593.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 700 0.001024 4096 160 1040 13680 2.72608 28.6475 104.506 135.924 135.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 450 3.2e-05 512 130 200 215040 67.9698 13.1584 54.7827 412.436 548.614 548.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1210 6.4e-05 2048 320 4840 249600 53.0834 28.3343 1665.58 835.088 2582.25 2582.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 0.001024 2048 190 1000 10080 1.57482 1.46176 39.7159 99.9766 142.799 142.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 790 0.000256 1024 230 1680 50880 6.31667 3.42016 56.8657 104.652 171.383 171.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 0.000128 512 320 600 143040 5.38934 3.41978 29.5391 104.562 143.04 143.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 790 0.000128 1024 240 960 97920 15.482 6.84147 65.6713 208.978 297.136 297.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1910 0.000256 1024 100 400 76080 3.42419 15.4829 104.855 123.802 123.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 970 0.000512 512 210 480 28800 1.5127 0.818752 5.04669 26.0002 33.5017 33.6128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1500 6.4e-05 1024 320 760 268800 25.2176 13.7534 236.432 418.278 693.849 693.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 700 0.001024 4096 160 1040 13824 2.74739 51.0984 104.81 158.699 158.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 450 3.2e-05 512 130 200 208896 68.7238 13.1405 42.2245 412.198 536.551 536.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1210 6.4e-05 2048 320 4840 251136 52.8873 28.3033 2973.47 836.254 3891.09 3891.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 0.001024 2048 190 1000 10368 1.58074 1.46947 19.2909 101.31 123.721 123.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 0.000256 1024 230 1680 51456 6.28947 3.41398 100.413 104.721 214.967 215.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 0.000128 512 320 600 143232 5.38861 3.41491 50.9177 104.687 164.539 164.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 0.000128 1024 240 960 99840 15.4358 6.83712 116.866 209.22 348.524 348.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 0.000256 1024 100 400 76176 3.42106 26.7583 104.798 135.021 135.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 970 0.000512 512 210 480 29568 1.50157 0.8264 8.53226 26.1894 37.1725 37.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1500 6.4e-05 1024 320 760 268800 25.1652 13.5094 156.07 418.796 613.703 613.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 700 0.001024 4096 160 1040 13728 2.73802 33.532 104.763 141.078 141.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 450 3.2e-05 512 130 200 196608 69.9884 13.1284 36.5167 412.53 532.437 532.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1210 6.4e-05 2048 320 4840 250368 52.9163 28.3305 1938.67 837.513 2857.59 2857.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 0.001024 2048 190 1000 10368 1.58896 1.4807 12.7765 101.486 117.403 117.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 790 0.000256 1024 230 1680 50688 6.27994 3.39949 65.1119 104.382 179.299 179.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 0.000128 512 320 600 142848 5.38397 3.41123 33.4825 104.834 147.24 147.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 790 0.000128 1024 240 960 98304 15.3573 6.82176 76.347 208.485 307.164 307.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 0.000256 1024 100 400 76128 3.42195 17.8258 104.91 126.203 126.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 970 0.000512 512 210 480 29184 1.4991 0.817536 5.74186 25.9916 34.1762 34.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1500 6.4e-05 1024 320 760 267264 25.1394 13.5132 129.838 417.56 586.217 586.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 700 0.001024 4096 160 1040 13680 2.73584 27.2626 104.575 134.618 134.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 450 3.2e-05 512 130 200 184320 67.592 12.8307 36.2081 395.749 512.653 512.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1210 6.4e-05 2048 320 4840 248832 53.052 28.409 1588.9 834.668 2505.19 2505.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 0.001024 2048 190 1000 10080 1.58186 1.47178 10.6148 101.315 115.055 115.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 790 0.000256 1024 230 1680 50688 6.24365 3.38714 54.104 103.849 167.715 167.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 0.000128 512 320 600 142848 5.38445 3.40992 28.0365 104.523 141.483 141.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 790 0.000128 1024 240 960 96768 15.3748 6.82218 62.3465 207.349 292.051 292.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 0.000256 1024 100 400 76032 3.42102 14.7564 104.764 122.985 123.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 970 0.000512 512 210 480 28800 1.49213 0.82944 4.84829 25.7457 33.0423 33.1473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1500 6.4e-05 1024 320 760 268800 25.291 13.5354 346.13 418.412 803.536 803.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 700 0.001024 4096 160 1040 13776 2.73469 72.6794 104.62 180.077 180.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 450 3.2e-05 512 130 200 215040 68.0994 13.1994 65.245 413.554 560.359 560.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1210 6.4e-05 2048 320 4840 250880 53.1058 28.3215 4253.21 836.508 5171.31 5171.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 0.001024 2048 190 1000 10416 1.58515 1.47114 29.2583 101.297 133.686 133.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 0.000256 1024 230 1680 51072 6.31882 3.41606 144.372 104.763 259 259.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 0.000128 512 320 600 143360 5.40269 3.41376 72.7615 104.724 186.429 186.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 0.000128 1024 240 960 99456 15.4436 6.84266 170.325 210.679 403.449 403.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 0.000256 1024 100 400 76160 3.41811 39.2994 104.819 147.581 147.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 970 0.000512 512 210 480 29568 1.51485 0.83168 12.2779 26.3303 41.0802 41.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1500 6.4e-05 1024 320 760 268800 25.1972 13.527 216.355 418.859 674.105 674.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 700 0.001024 4096 160 1040 13664 2.7392 45.8162 104.522 153.12 153.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 450 3.2e-05 512 130 200 200704 67.6562 13.0473 56.7731 404.336 542.076 542.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1210 6.4e-05 2048 320 4840 250880 52.9477 28.3539 2672.22 837.418 3591.11 3591.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 0.001024 2048 190 1000 10304 1.57894 1.46253 17.476 100.132 120.719 120.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 0.000256 1024 230 1680 51072 6.30416 3.4137 90.2409 104.933 205.02 205.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 0.000128 512 320 600 143360 5.38362 3.4127 46.8081 104.855 160.583 160.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 0.000128 1024 240 960 98560 15.4636 6.83555 105.201 209.557 337.215 337.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 0.000256 1024 100 400 76048 3.41891 24.4573 104.839 132.759 132.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 970 0.000512 512 210 480 28672 1.5168 0.820928 7.79709 26.0883 36.3495 36.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1500 6.4e-05 1024 320 760 268800 25.2704 13.5414 176.501 418.606 634.091 634.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 700 0.001024 4096 160 1040 13608 2.73366 36.9766 104.441 144.197 144.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 450 3.2e-05 512 130 200 172032 71.1131 13.0654 48.4163 404.051 536.907 537.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1210 6.4e-05 2048 320 4840 249984 53.2539 28.342 2167.65 836.906 3086.32 3086.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 0.001024 2048 190 1000 10080 1.58106 1.46842 14.7925 99.9515 117.865 117.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 0.000256 1024 230 1680 51072 6.32861 3.42781 73.9963 104.922 188.802 188.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 0.000128 512 320 600 142464 5.41677 3.41469 38.3489 104.808 152.114 152.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 0.000128 1024 240 960 99456 15.4541 6.8647 87.11 209.471 319.06 319.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 0.000256 1024 100 400 75936 3.42016 20.1544 104.679 128.295 128.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 970 0.000512 512 210 480 28224 1.48854 0.800768 6.39187 25.5076 34.3139 34.4277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1500 6.4e-05 1024 320 760 269312 25.2027 13.5127 322.301 419.569 780.755 780.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 700 0.001024 4096 160 1040 13760 2.73517 68.0405 104.674 175.49 175.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 450 3.2e-05 512 130 200 212992 69.2132 13.327 57.1004 418.048 557.961 558.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1210 6.4e-05 2048 320 4840 251904 52.8558 28.2756 3935.27 838.674 4855.25 4855.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 0.001024 2048 190 1000 10496 1.5913 1.4807 27.5406 101.581 132.265 132.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 0.000256 1024 230 1680 51200 6.2833 3.40506 133.427 104.7 247.947 248.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 0.000128 512 320 600 143360 5.38954 3.41408 68.0769 104.992 182.001 182.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 0.000128 1024 240 960 99328 15.3649 6.83085 157.973 209.155 389.477 389.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 0.000256 1024 100 400 76160 3.42138 36.5899 104.925 144.979 145.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 970 0.000512 512 210 480 29696 1.50682 0.83152 11.6831 26.3188 40.4665 40.5854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1500 6.4e-05 1024 320 760 268288 25.1795 13.5025 204.552 421.81 665.209 665.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 700 0.001024 4096 160 1040 13696 2.74086 43.0636 105.634 151.483 151.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 450 3.2e-05 512 130 200 196608 71.2295 13.3323 48.6651 421.706 555.202 555.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1210 6.4e-05 2048 320 4840 249856 52.8935 28.3668 2404.86 843.321 3329.61 3329.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 0.001024 2048 190 1000 10240 1.57718 1.46326 17.0729 101.498 121.681 121.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 0.000256 1024 230 1680 51200 6.28816 3.40861 83.9078 105.69 199.426 199.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 0.000128 512 320 600 142336 5.3887 3.40858 43.9376 106.016 158.877 158.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 0.000128 1024 240 960 98304 15.4241 6.83763 98.3245 211.045 331.789 331.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 0.000256 1024 100 400 76032 3.42128 23.4147 105.749 132.627 132.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 970 0.000512 512 210 480 29696 1.50864 0.834304 7.6449 26.5883 36.7015 36.8026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1500 6.4e-05 1024 320 760 267264 25.0258 13.4635 164.84 416.911 620.409 620.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 700 0.001024 4096 160 1040 13632 2.72621 35.3288 104.819 142.918 142.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 450 3.2e-05 512 130 200 147456 72.1132 12.8204 35.6096 396.147 516.958 517.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1210 6.4e-05 2048 320 4840 248832 52.8058 28.1698 1965.15 833.517 2879.81 2879.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 0.001024 2048 190 1000 9984 1.58099 1.47213 13.7523 100.18 117.057 117.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 0.000256 1024 230 1680 49152 6.26832 3.36634 65.9372 103.494 179.195 179.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 0.000128 512 320 600 141312 5.3888 3.40893 35.3437 104.393 148.657 148.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 0.000128 1024 240 960 95232 15.391 6.79584 77.5554 206.578 306.478 306.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 0.000256 1024 100 400 76032 3.42371 18.9974 104.925 127.391 127.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 970 0.000512 512 210 480 29184 1.50186 0.821216 6.18586 26.06 34.6981 34.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1500 6.4e-05 1024 320 760 269568 25.2695 13.5427 328.924 419.327 787.233 787.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 700 0.001024 4096 160 1040 13752 2.73482 69.6013 104.673 177.051 177.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 450 3.2e-05 512 130 200 202752 68.2955 13.0536 37.7474 408.442 527.8 528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1210 6.4e-05 2048 320 4840 251136 53.0649 28.524 4059.22 838.528 4979.5 4979.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 0.001024 2048 190 1000 10368 1.59533 1.47456 26.9547 101.56 131.656 131.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 0.000256 1024 230 1680 51264 6.29357 3.41296 137.609 104.62 252.062 252.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 0.000128 512 320 600 143424 5.39619 3.4169 70.8268 104.958 184.724 184.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 0.000128 1024 240 960 99072 15.4178 6.84173 160.669 208.995 392.08 392.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 0.000256 1024 100 400 76176 3.42365 37.3156 104.956 145.735 145.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 970 0.000512 512 210 480 29376 1.50349 0.823296 11.7494 26.1063 40.3079 40.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1500 6.4e-05 1024 320 760 267264 25.1208 13.5139 212.333 417.472 668.603 668.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 700 0.001024 4096 160 1040 13680 2.73962 45.5732 104.579 152.934 152.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 450 3.2e-05 512 130 200 184320 67.566 12.8239 44.5654 395.732 520.95 521.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1210 6.4e-05 2048 320 4840 248832 53.0241 28.3508 2613.27 834.645 3529.46 3529.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 0.001024 2048 190 1000 10080 1.58515 1.46762 16.7872 101.311 121.222 121.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 0.000256 1024 230 1680 50688 6.24982 3.38739 88.5084 103.844 202.114 202.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 0.000128 512 320 600 142848 5.36886 3.41309 45.6207 104.521 159.048 159.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 0.000128 1024 240 960 96768 15.3842 6.86346 101.882 207.337 331.623 331.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 0.000256 1024 100 400 76032 3.41901 24.1243 104.761 132.35 132.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 970 0.000512 512 210 480 28800 1.48778 0.809248 7.7593 25.7462 35.9333 36.0506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1500 6.4e-05 1024 320 760 266112 25.2922 13.5228 185.994 417.473 642.447 642.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 700 0.001024 4096 160 1040 13608 2.7416 40.5648 104.666 148.016 148.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 450 3.2e-05 512 130 200 165888 72.8741 13.0578 39.8652 408.046 534.11 534.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1210 6.4e-05 2048 320 4840 248832 53.185 28.4213 2304.71 834.65 3221.13 3221.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 0.001024 2048 190 1000 9936 1.5729 1.45408 14.6084 99.6841 117.39 117.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 0.000256 1024 230 1680 50112 6.35971 3.4143 77.2285 104.693 191.827 191.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 0.000128 512 320 600 141696 5.42032 3.41814 40.0004 104.551 153.517 153.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 0.000128 1024 240 960 96768 15.5954 6.84502 90.308 208.94 321.845 321.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 0.000256 1024 100 400 76032 3.42614 21.3729 104.831 129.675 129.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 970 0.000512 512 210 480 27648 1.52963 0.811008 6.59456 25.7887 34.8484 34.9689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1500 6.4e-05 1024 320 760 262656 25.1241 13.6447 162.992 414.716 616.643 616.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 700 0.001024 4096 160 1040 13536 2.73203 34.5159 104.59 141.883 141.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 450 3.2e-05 512 130 200 147456 72.1004 12.81 33.7289 395.895 514.807 515.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1210 6.4e-05 2048 320 4840 244224 53.1349 28.0003 2013.65 828.973 2923.92 2924.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 0.001024 2048 190 1000 9792 1.57936 1.45427 13.6172 99.8817 116.604 116.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 0.000256 1024 230 1680 48384 6.23866 3.34086 66.7064 102.512 178.928 179.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 0.000128 512 320 600 140544 5.36522 3.40378 35.6216 104.108 148.623 148.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 0.000128 1024 240 960 92160 15.454 6.7791 76.5986 204.479 303.469 303.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1910 0.000256 1024 100 400 75744 3.4233 18.9276 104.581 126.975 127.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 970 0.000512 512 210 480 27648 1.47046 0.776992 6.16477 25.0744 33.6118 33.7285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1500 6.4e-05 1024 320 760 268800 25.2058 13.531 307.212 419.122 765.237 765.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 700 0.001024 4096 160 1040 13760 2.73981 65.3221 104.661 172.765 172.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 450 3.2e-05 512 130 200 204800 68.9642 13.1482 35.7759 412.178 530.334 530.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1210 6.4e-05 2048 320 4840 252160 52.8315 28.4286 3817 837.915 4736.34 4736.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 0.001024 2048 190 1000 10400 1.58445 1.46813 25.1744 101.313 129.612 129.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 0.000256 1024 230 1680 50560 6.27683 3.39126 126.844 104.103 240.745 240.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 0.000128 512 320 600 143360 5.39757 3.41776 66.1248 104.909 179.974 180.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 0.000128 1024 240 960 99840 15.4194 6.8448 151.358 210.411 384.194 384.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 0.000256 1024 100 400 76160 3.42339 34.8812 104.85 143.195 143.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 970 0.000512 512 210 480 28800 1.50448 0.81568 10.9358 25.9633 39.3484 39.4679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1500 6.4e-05 1024 320 760 268800 25.1599 13.5766 208.385 419.176 666.461 666.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 700 0.001024 4096 160 1040 13600 2.72794 44.0503 104.326 151.147 151.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 450 3.2e-05 512 130 200 204800 68.9092 13.1277 24.91 412.171 519.382 519.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1210 6.4e-05 2048 320 4840 250880 52.9462 28.4864 2575.87 838.026 3495.49 3495.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 0.001024 2048 190 1000 10240 1.57491 1.46816 17.4168 100.048 120.582 120.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 0.000256 1024 230 1680 49920 6.23459 3.36752 86.3839 103.557 199.673 199.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 0.000128 512 320 600 142080 5.34947 3.4063 45.4231 104.089 158.395 158.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 0.000128 1024 240 960 97280 15.1948 6.79834 100.714 206.42 329.287 329.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 0.000256 1024 100 400 76000 3.42016 23.6667 104.725 131.854 131.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 970 0.000512 512 210 480 28160 1.5192 0.818528 7.51046 26.0093 35.9868 36.1009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1500 6.4e-05 1024 320 760 264960 25.2956 13.9206 173.165 417.544 630.092 630.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 700 0.001024 4096 160 1040 13440 2.71974 37.151 103.905 143.819 143.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 450 3.2e-05 512 130 200 184320 71.499 13.1403 41.143 412.212 538.273 538.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1210 6.4e-05 2048 320 4840 249600 52.9855 28.2938 2160.35 834.798 3076.6 3076.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 0.001024 2048 190 1000 10080 1.58541 1.47046 14.4908 101.309 118.928 119.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 0.000256 1024 230 1680 49920 6.25014 3.37194 72.5424 103.442 185.734 185.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 0.000128 512 320 600 142080 5.40259 3.41523 38.2172 104.568 151.73 151.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 0.000128 1024 240 960 96000 15.3384 6.82739 84.1865 206.424 312.931 313.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 0.000256 1024 100 400 75840 3.41482 20.0888 104.619 128.167 128.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 970 0.000512 512 210 480 28800 1.51667 0.823264 6.69459 26.0626 35.2208 35.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1500 6.4e-05 1024 320 760 261120 25.1389 13.4273 165.518 412.969 617.218 617.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 700 0.001024 4096 160 1040 13440 2.7177 36.2208 104.33 143.311 143.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 450 3.2e-05 512 130 200 163840 67.3154 12.6205 35.758 385.236 501.198 501.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1210 6.4e-05 2048 320 4840 245760 52.4569 27.9432 2086.15 825.616 2992.33 2992.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 0.001024 2048 190 1000 10240 1.59043 1.48064 13.6569 101.574 118.373 118.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 0.000256 1024 230 1680 48640 6.30704 3.37226 68.4312 103.667 181.905 182.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 0.000128 512 320 600 140800 5.32298 3.39734 36.4477 103.448 148.743 148.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 0.000128 1024 240 960 97280 15.2252 6.79811 82.8687 206.758 311.807 311.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1910 0.000256 1024 100 400 75840 3.42058 19.4392 104.834 127.737 127.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 970 0.000512 512 210 480 28160 1.5319 0.821152 6.32243 26.1442 34.9478 35.0454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1500 6.4e-05 1024 320 760 268800 25.1548 13.9091 286.934 418.437 744.598 744.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 700 0.001024 4096 160 1040 13728 2.73613 60.8223 104.716 168.318 168.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 450 3.2e-05 512 130 200 196608 69.7923 13.1298 32.4646 412.162 527.816 528.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1210 6.4e-05 2048 320 4840 250368 52.8988 28.2999 3574.67 836.575 4492.61 4492.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 0.001024 2048 190 1000 10368 1.58515 1.47699 24.1604 101.445 128.739 128.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 0.000256 1024 230 1680 50688 6.26922 3.39763 119.226 104.822 233.841 233.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 0.000128 512 320 600 142848 5.38803 3.40992 61.7547 104.748 175.425 175.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 0.000128 1024 240 960 98304 15.3645 6.83008 139.462 208.306 370.118 370.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 0.000256 1024 100 400 76128 3.42016 32.6324 104.822 140.917 140.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 970 0.000512 512 210 480 29184 1.4961 0.817888 10.6044 25.9749 39.0222 39.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1500 6.4e-05 1024 320 760 267264 25.0036 13.7605 204.315 416.576 659.822 659.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 700 0.001024 4096 160 1040 13632 2.74288 44.4468 104.699 151.93 151.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 450 3.2e-05 512 130 200 147456 72.1183 12.8145 18.1209 395.824 499.146 499.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1210 6.4e-05 2048 320 4840 248832 52.7925 28.1519 2526.59 832.849 3440.55 3440.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 0.001024 2048 190 1000 9984 1.58198 1.47206 16.5504 100.137 119.814 119.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 0.000256 1024 230 1680 49152 6.26304 3.36896 82.9684 103.411 196.139 196.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 0.000128 512 320 600 141312 5.39402 3.40838 43.7765 104.306 157.014 157.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 0.000128 1024 240 960 95232 15.3999 6.79776 97.2241 206.415 325.994 326.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 0.000256 1024 100 400 76032 3.42442 23.5729 104.841 131.881 131.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 970 0.000512 512 210 480 29184 1.50307 0.819104 7.59805 26.0361 36.0824 36.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1500 6.4e-05 1024 320 760 262656 25.135 13.3796 166.59 414.519 619.795 619.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 700 0.001024 4096 160 1040 13536 2.72563 35.4286 104.559 142.758 142.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 450 3.2e-05 512 130 200 147456 72.0274 12.8071 15.0134 395.777 495.894 496.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1210 6.4e-05 2048 320 4840 244224 53.1503 28.0488 2048.39 828.726 2958.48 2958.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 0.001024 2048 190 1000 9792 1.57334 1.46576 13.9015 99.8714 116.884 116.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 0.000256 1024 230 1680 48384 6.23434 3.33414 68.3563 102.483 180.538 180.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 0.000128 512 320 600 140544 5.36163 3.40173 36.3505 103.829 149.071 149.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 0.000128 1024 240 960 92160 15.4443 6.77517 78.2272 204.416 305.024 305.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1910 0.000256 1024 100 400 75744 3.42131 19.4033 104.554 127.422 127.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 970 0.000512 512 210 480 27648 1.46918 0.781856 6.2272 25.0693 33.6761 33.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1500 6.4e-05 1024 320 760 264192 24.8446 13.4988 158.206 413.044 609.759 609.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 700 0.001024 4096 160 1040 13440 2.72589 34.5539 104.674 141.995 142.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 450 3.2e-05 512 130 200 98304 77.2391 12.8227 19.9196 396.272 506.521 506.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1210 6.4e-05 2048 320 4840 245760 52.4745 27.8961 1936.16 825.783 2842.48 2842.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 0.001024 2048 190 1000 9216 1.54419 1.42131 12.1204 97.7285 112.888 112.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 0.000256 1024 230 1680 49152 6.28451 3.37603 65.5594 103.747 179.094 179.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 0.000128 512 320 600 138240 5.3847 3.39363 33.2903 103.491 145.689 145.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 0.000128 1024 240 960 92160 15.6747 6.80093 73.1159 206.829 302.576 302.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1910 0.000256 1024 100 400 75648 3.41795 18.0368 104.675 126.175 126.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 970 0.000512 512 210 480 27648 1.47117 0.785504 5.88176 25.1596 33.4254 33.5454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1500 6.4e-05 1024 320 760 268800 25.2743 13.5455 299.674 419.057 757.72 757.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 700 0.001024 4096 160 1040 13700 2.73203 63.7815 104.532 171.091 171.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 450 3.2e-05 512 130 200 204800 68.9946 13.172 35.1115 412.528 530.074 530.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1210 6.4e-05 2048 320 4840 251200 53.1337 28.3832 3724.35 837.811 4643.85 4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 0.001024 2048 190 1000 10400 1.5913 1.47638 24.5872 101.521 129.247 129.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 0.000256 1024 230 1680 50400 6.33366 3.41622 124.289 105.231 239.402 239.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 0.000128 512 320 600 143200 5.42643 3.41606 64.9732 104.901 178.848 178.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 0.000128 1024 240 960 99200 15.38 6.85318 147.921 208.58 378.889 379.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 0.000256 1024 100 400 76100 3.42515 34.1545 104.879 142.5 142.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 970 0.000512 512 210 480 28800 1.51235 0.821152 10.7514 25.9941 39.2094 39.3256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1500 6.4e-05 1024 320 760 265600 25.2662 13.5017 203.081 416.759 658.774 658.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 700 0.001024 4096 160 1040 13600 2.7383 42.832 104.569 150.183 150.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 450 3.2e-05 512 130 200 204800 69.0332 13.1587 24.3885 412.303 519.15 519.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1210 6.4e-05 2048 320 4840 249600 52.8548 28.2481 2516.35 833.189 3430.81 3430.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 0.001024 2048 190 1000 10000 1.58525 1.46829 16.4148 100.161 119.702 119.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 0.000256 1024 230 1680 49600 6.28038 3.38144 83.3291 103.421 196.547 196.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 0.000128 512 320 600 142400 5.3927 3.4183 43.8813 104.357 157.178 157.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 0.000128 1024 240 960 96000 15.3778 6.81571 97.3508 206.417 326.118 326.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 0.000256 1024 100 400 76000 3.42288 23.1465 104.807 131.42 131.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 970 0.000512 512 210 480 28800 1.51744 0.820896 7.58432 26.0426 36.0929 36.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1500 6.4e-05 1024 320 760 268800 25.2798 13.5475 176.231 419.036 634.257 634.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 700 0.001024 4096 160 1040 13500 2.73536 38.6236 104.569 145.971 146.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 450 3.2e-05 512 130 200 153600 74.9433 13.165 16.4104 412.373 517.158 517.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1210 6.4e-05 2048 320 4840 249600 53.39 28.4357 2188.61 837.861 3108.46 3108.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 0.001024 2048 190 1000 10200 1.59667 1.47712 15.0194 101.479 119.644 119.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 0.000256 1024 230 1680 48000 6.36544 3.3857 71.05 103.553 184.482 184.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 0.000128 512 320 600 139200 5.3919 3.40774 37.8972 103.351 150.171 150.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 0.000128 1024 240 960 96000 15.4093 6.82189 85.7433 206.617 314.743 314.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1910 0.000256 1024 100 400 75900 3.42426 20.4649 104.805 128.736 128.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 970 0.000512 512 210 480 28800 1.52678 0.826592 6.84726 26.1144 35.4418 35.5595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1500 6.4e-05 1024 320 760 262400 25.0142 14.2161 159.521 412.726 611.647 611.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 700 0.001024 4096 160 1040 13200 2.69926 33.9274 103.385 140.055 140.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 450 3.2e-05 512 130 200 204800 68.9733 13.1537 19.8892 412.426 514.709 514.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1210 6.4e-05 2048 320 4840 243200 52.9081 27.9959 1951.73 825.146 2857.96 2858.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 0.001024 2048 190 1000 8800 1.53805 1.41984 12.5911 97.5096 113.13 113.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 0.000256 1024 230 1680 48000 6.34077 3.3792 65.6834 104.137 179.671 179.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 0.000128 512 320 600 140800 5.33082 3.40022 34.7395 103.416 147.017 147.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 0.000128 1024 240 960 96000 15.358 6.80976 77.7634 206.683 306.774 306.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1910 0.000256 1024 100 400 75600 3.41811 18.473 104.538 126.473 126.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 970 0.000512 512 210 480 28800 1.52365 0.82592 6.26413 26.1778 34.9167 35.0365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1500 6.4e-05 1024 320 768 265728 25.3282 13.5143 247.465 419.053 705.531 705.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 700 0.001024 4096 160 1056 13760 2.74227 53.4282 104.868 161.086 161.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 450 3.2e-05 512 130 192 180224 73.4472 13.3263 44.3511 417.632 549.029 549.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1210 6.4e-05 2048 320 4848 251904 52.7888 28.3006 3081.64 837.995 4000.9 4001.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 0.001024 2048 190 1008 10304 1.58429 1.47997 42.6223 101.445 147.203 147.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 790 0.000256 1024 230 1680 51200 6.2967 3.41907 102.929 104.895 217.672 217.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 0.000128 512 320 576 144128 5.37274 3.41242 51.0314 104.875 164.818 164.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 790 0.000128 1024 240 960 101376 15.2386 6.8295 121.618 209.603 353.449 353.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1910 0.000256 1024 100 432 76064 3.42029 30.0695 104.853 138.385 138.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 970 0.000512 512 210 480 29440 1.50912 0.85104 8.77347 26.2743 37.5344 37.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1500 6.4e-05 1024 320 768 265216 25.4272 13.5255 201.253 418.996 659.368 659.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 700 0.001024 4096 160 1056 13696 2.74426 34.5105 104.782 142.08 142.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 450 3.2e-05 512 130 192 180224 73.5635 13.3345 46.7862 417.549 551.512 551.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1210 6.4e-05 2048 320 4848 251904 52.8539 28.3156 1973.29 837.676 2892.3 2892.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 630 0.001024 2048 190 1008 10240 1.58515 1.48275 42.5404 101.516 147.199 147.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 790 0.000256 1024 230 1680 50688 6.31011 3.40378 66.4725 104.571 180.89 181.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1960 0.000128 512 320 576 143872 5.38403 3.41136 33.2318 104.87 147.023 147.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 790 0.000128 1024 240 960 100352 15.2711 7.34086 78.2919 209.027 310.089 310.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1910 0.000256 1024 100 432 76032 3.4263 19.5041 104.827 127.802 127.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 970 0.000512 512 210 480 29184 1.52221 0.832032 5.77446 26.2842 34.5394 34.6501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1500 6.4e-05 1024 320 768 264192 25.43 13.5099 180.14 418.447 637.695 637.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 700 0.001024 4096 160 1056 13632 2.73594 28.225 104.634 135.636 135.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 450 3.2e-05 512 130 192 172032 72.9734 13.1297 44.4875 412.171 543.033 543.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1210 6.4e-05 2048 320 4848 250368 52.8909 28.2853 1625.98 836.573 2543.9 2544.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 630 0.001024 2048 190 1008 10176 1.5831 1.47946 42.4359 101.446 147.018 147.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 790 0.000256 1024 230 1680 50688 6.2737 3.40026 54.8684 104.69 169.366 169.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1960 0.000128 512 320 576 143616 5.37382 3.41158 27.4794 104.747 141.139 141.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 790 0.000128 1024 240 960 99840 15.2206 6.82598 64.407 208.438 295.054 295.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1910 0.000256 1024 100 432 75936 3.42016 16.0686 104.764 124.296 124.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 970 0.000512 512 210 480 28416 1.51578 0.816384 4.69437 25.9708 33.1236 33.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1500 6.4e-05 1024 320 768 265600 25.4522 13.5455 236.626 418.98 694.767 694.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 700 0.001024 4096 160 1056 13720 2.74182 51.1471 104.681 158.613 158.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 450 3.2e-05 512 130 192 174080 74.742 13.3878 35.9805 418.998 543.383 543.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1210 6.4e-05 2048 320 4848 252160 52.9907 28.3848 2983.45 837.66 3902.65 3902.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 0.001024 2048 190 1008 10240 1.58925 1.47197 19.3121 101.415 123.858 123.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 790 0.000256 1024 230 1680 51200 6.33037 3.42426 100.401 104.888 215.171 215.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 0.000128 512 320 576 144000 5.39418 3.42016 49.4465 104.86 163.251 163.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 790 0.000128 1024 240 960 101760 15.2657 6.84781 117.72 209.572 349.562 349.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 0.000256 1024 100 432 76040 3.42016 28.7659 104.808 137.035 137.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 970 0.000512 512 210 480 29120 1.51696 0.826272 8.43456 26.1435 37.0507 37.1546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1500 6.4e-05 1024 320 768 264960 25.4495 13.5311 158.112 419.107 616.367 616.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 700 0.001024 4096 160 1056 13680 2.7447 34.104 104.799 141.694 141.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 450 3.2e-05 512 130 192 163840 74.1266 13.14 32.5521 412.17 532.252 532.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1210 6.4e-05 2048 320 4848 252160 52.8494 28.3546 1953.84 837.902 2873.11 2873.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 0.001024 2048 190 1008 10080 1.58368 1.47146 12.5358 101.315 116.978 117.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 790 0.000256 1024 230 1680 50560 6.27184 3.38739 64.9772 104.106 178.874 178.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 0.000128 512 320 576 144000 5.384 3.42182 32.6671 104.907 146.51 146.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 790 0.000128 1024 240 960 101120 15.3014 6.83971 77.7869 209.663 309.746 309.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 0.000256 1024 100 432 76000 3.4263 19.1738 104.832 127.475 127.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 970 0.000512 512 210 480 28800 1.50682 0.835584 5.58992 25.9573 34.0164 34.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1500 6.4e-05 1024 320 768 263040 25.4848 13.5185 129.33 417.441 585.941 586.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 700 0.001024 4096 160 1056 13560 2.72179 27.0519 104.264 134.08 134.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 450 3.2e-05 512 130 192 153600 75.0254 13.163 29.8389 412.184 530.481 530.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1210 6.4e-05 2048 320 4848 249600 53.0625 28.3093 1584.4 834.578 2500.51 2500.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 0.001024 2048 190 1008 9840 1.57126 1.45981 34.4444 99.9408 137.489 137.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 790 0.000256 1024 230 1680 50880 6.31008 3.41171 54.2478 104.586 168.686 168.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 0.000128 512 320 576 143040 5.38938 3.41578 27.1009 104.501 140.539 140.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 790 0.000128 1024 240 960 99840 15.3412 6.84205 63.3856 208.851 294.577 294.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1910 0.000256 1024 100 432 75960 3.42413 15.8366 104.831 124.135 124.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 970 0.000512 512 210 480 28800 1.51536 0.837024 4.8576 25.9829 33.3187 33.4191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1500 6.4e-05 1024 320 768 264960 25.4093 13.586 336.079 418.442 793.686 793.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 700 0.001024 4096 160 1056 13728 2.74221 71.1807 104.796 178.763 178.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 450 3.2e-05 512 130 192 172032 72.9651 13.1408 51.3277 412.211 549.916 550.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1210 6.4e-05 2048 320 4848 251136 52.867 28.3052 4145.48 836.632 5063.46 5063.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 0.001024 2048 190 1008 10176 1.58483 1.4729 28.0024 101.318 132.453 132.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 0.000256 1024 230 1680 51072 6.30512 3.74781 141.067 104.761 256.013 256.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 0.000128 512 320 576 144000 5.36954 3.41168 68.4996 104.727 182.139 182.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 0.000128 1024 240 960 101376 15.2066 6.83549 167.701 209.305 399.21 399.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 0.000256 1024 100 432 76032 3.42058 41.3237 104.843 149.634 149.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 970 0.000512 512 210 480 29184 1.50909 0.825728 11.8032 26.1971 40.4675 40.5683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1500 6.4e-05 1024 320 768 264192 25.3733 13.5083 209.391 418.999 667.437 667.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 700 0.001024 4096 160 1056 13632 2.74598 45.0378 104.727 152.555 152.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 450 3.2e-05 512 130 192 172032 72.9314 13.1245 44.952 412.571 543.845 544.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1210 6.4e-05 2048 320 4848 250368 52.9199 28.4842 2594.66 837.369 3513.6 3513.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 0.001024 2048 190 1008 10176 1.58355 1.47392 16.8993 101.487 121.518 121.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 0.000256 1024 230 1680 50688 6.27242 3.40214 87.1932 104.393 201.391 201.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 0.000128 512 320 576 143616 5.36486 3.41139 43.9587 105.036 157.905 158.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 0.000128 1024 240 960 99840 15.2096 6.83034 102.742 209.098 334.044 334.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 0.000256 1024 100 432 75936 3.4201 25.6717 104.866 134.003 134.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 970 0.000512 512 210 480 28416 1.51373 0.819008 7.44166 25.9977 35.8966 36.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1500 6.4e-05 1024 320 768 262656 25.4469 13.5045 169.049 417.822 625.988 626.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 700 0.001024 4096 160 1056 13536 2.7191 35.8195 104.353 142.936 142.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 450 3.2e-05 512 130 192 147456 72.1678 12.8305 40.4037 396.065 521.742 521.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1210 6.4e-05 2048 320 4848 248832 53.0637 28.5164 2084.91 835.342 3002.01 3002.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 0.001024 2048 190 1008 10080 1.58483 1.46666 14.1481 101.358 118.634 118.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 790 0.000256 1024 230 1680 49536 6.29594 3.3873 69.1118 103.932 182.861 182.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 0.000128 512 320 576 142848 5.37878 3.40992 35.8625 104.607 149.387 149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 790 0.000128 1024 240 960 99072 15.1998 6.82227 82.9052 207.522 312.619 312.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1910 0.000256 1024 100 432 75888 3.42147 20.7544 104.857 129.076 129.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 970 0.000512 512 210 480 27648 1.51907 0.80896 6.03354 25.7677 34.2732 34.3784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1500 6.4e-05 1024 320 768 261120 25.4543 13.8317 145.286 416.513 601.253 601.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 700 0.001024 4096 160 1056 13440 2.71974 30.0795 104.008 136.851 136.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 450 3.2e-05 512 130 192 147456 72.1025 12.8199 40.1117 395.761 521.062 521.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1210 6.4e-05 2048 320 4848 248832 52.8308 28.1566 1761.67 832.699 2675.53 2675.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 0.001024 2048 190 1008 9984 1.41907 1.46765 52.9794 101.487 157.427 157.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 790 0.000256 1024 230 1680 49152 6.26707 3.37069 58.2681 103.394 171.432 171.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 0.000128 512 320 576 142848 5.36214 3.40531 30.4101 104.293 143.597 143.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 790 0.000128 1024 240 960 98304 15.1232 6.80406 70.0116 206.376 298.475 298.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1910 0.000256 1024 100 432 75840 3.4248 17.6834 104.763 125.918 125.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 970 0.000512 512 210 480 27648 1.53936 0.83616 5.27248 26.0338 33.8115 33.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1500 6.4e-05 1024 320 768 265216 25.433 13.5414 312.003 418.401 769.543 769.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 700 0.001024 4096 160 1056 13720 2.74042 66.1581 104.783 173.724 173.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 450 3.2e-05 512 130 192 172032 73.5263 13.1946 46.4449 413.6 547.032 547.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1210 6.4e-05 2048 320 4848 250880 53.0928 28.3361 3828.14 836.486 4746.22 4746.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 0.001024 2048 190 1008 10192 1.58515 1.47046 26.565 101.289 130.982 131.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 0.000256 1024 230 1680 51072 6.31987 3.41859 130.523 104.759 245.15 245.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 0.000128 512 320 576 143808 5.39123 3.41674 63.7301 104.72 177.389 177.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 0.000128 1024 240 960 101248 15.2854 6.84032 154.707 209.292 386.287 386.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 0.000256 1024 100 432 76048 3.4304 38.138 104.862 146.473 146.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 970 0.000512 512 210 480 29568 1.51658 0.83456 11.09 26.3288 39.8951 39.9941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1500 6.4e-05 1024 320 768 265216 25.3868 13.91 196.679 418.781 654.92 655.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 700 0.001024 4096 160 1056 13664 2.74826 41.9963 104.964 149.755 149.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 450 3.2e-05 512 130 192 143360 74.4766 13.4988 35.6125 404.248 528.1 528.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1210 6.4e-05 2048 320 4848 250880 52.9716 28.3439 2414.29 837.254 3333.03 3333.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 0.001024 2048 190 1008 10080 1.58122 1.4647 16.2826 100.134 119.532 119.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 0.000256 1024 230 1680 51072 6.30509 3.41277 82.1157 104.907 196.873 196.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 0.000128 512 320 576 143360 5.38378 3.41402 41.6778 104.834 155.439 155.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 0.000128 1024 240 960 100352 15.3464 6.84198 96.3098 209.515 328.176 328.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 0.000256 1024 100 432 75936 3.42467 23.9168 104.864 132.248 132.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 970 0.000512 512 210 480 28672 1.5097 0.821248 7.12678 26.0859 35.6712 35.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1500 6.4e-05 1024 320 768 263424 25.5588 13.5805 159.764 418.79 617.861 618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 700 0.001024 4096 160 1056 13608 2.74432 34.691 104.928 142.407 142.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 450 3.2e-05 512 130 192 129024 75.6921 13.0604 31.6551 404.239 524.914 525.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1210 6.4e-05 2048 320 4848 249984 53.2219 28.374 1978.7 837.281 2897.74 2897.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 0.001024 2048 190 1008 9744 1.58298 1.46176 12.9296 99.9762 116.027 116.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 0.000256 1024 230 1680 51072 6.33382 3.42531 67.597 104.972 182.455 182.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 0.000128 512 320 576 143808 5.396 3.42346 34.0948 104.858 147.895 148.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 0.000128 1024 240 960 99456 15.4561 6.84752 78.7427 209.555 310.757 310.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 0.000256 1024 100 432 75936 3.43245 19.6716 104.928 128.074 128.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 970 0.000512 512 210 480 28224 1.49123 0.800448 5.83568 25.5184 33.7739 33.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1500 6.4e-05 1024 320 768 265216 25.3448 13.5298 145.758 418.512 603.313 603.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 700 0.001024 4096 160 1056 13440 2.7184 30.4811 104.157 137.4 137.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 450 3.2e-05 512 130 192 114688 73.1283 12.6156 26.4204 384.707 497.144 497.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1210 6.4e-05 2048 320 4848 250880 52.8917 28.4681 1788.34 836.718 2706.59 2706.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 0.001024 2048 190 1008 9856 1.58925 1.4848 12.1797 101.43 116.758 116.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 790 0.000256 1024 230 1680 50176 6.25875 3.38323 60.0166 103.756 173.546 173.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 0.000128 512 320 576 143360 5.38598 3.40966 30.5711 104.805 144.3 144.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 790 0.000128 1024 240 960 96768 15.3362 6.8144 69.274 207.058 298.643 298.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1910 0.000256 1024 100 432 75712 3.41898 17.6812 104.615 125.76 125.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 970 0.000512 512 210 480 26880 1.51504 0.802688 5.19779 25.547 33.1915 33.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1500 6.4e-05 1024 320 768 265216 25.4215 13.5438 300.591 419.096 758.815 758.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 700 0.001024 4096 160 1056 13696 2.73818 63.9805 104.681 171.443 171.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 450 3.2e-05 512 130 192 180224 73.4899 13.3229 43.4062 417.576 548.068 548.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1210 6.4e-05 2048 320 4848 251904 52.8528 28.4018 3645.4 837.739 4564.56 4564.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 0.001024 2048 190 1008 10240 1.58762 1.48141 25.3068 101.523 129.971 130.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 0.000256 1024 230 1680 50688 6.30275 3.40787 123.937 104.58 238.358 238.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 0.000128 512 320 576 143872 5.38496 3.41174 62.8614 104.874 176.661 176.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 0.000128 1024 240 960 100352 15.2595 6.83008 147.475 208.981 378.7 378.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 0.000256 1024 100 432 76032 3.42605 36.7624 104.835 145.066 145.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 970 0.000512 512 210 480 29184 1.51878 0.829344 10.8362 26.2862 39.5979 39.6976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1500 6.4e-05 1024 320 768 264192 25.3546 13.4943 194.406 418.143 651.564 651.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 700 0.001024 4096 160 1056 13568 2.7336 41.7877 104.548 149.11 149.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 450 3.2e-05 512 130 192 163840 75.1332 13.3284 36.0049 418.039 542.772 542.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1210 6.4e-05 2048 320 4848 249856 52.9015 28.2563 2309.51 835.969 3226.79 3226.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 0.001024 2048 190 1008 9984 1.57824 1.46842 16.0771 100.094 119.286 119.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 0.000256 1024 230 1680 50176 6.33485 3.40992 78.9132 104.767 193.552 193.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 0.000128 512 320 576 143360 5.37206 3.40992 40.5105 104.691 154.113 154.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 0.000128 1024 240 960 100352 15.2863 6.82525 95.9292 209.209 327.406 327.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1910 0.000256 1024 100 432 75904 3.4216 23.813 104.853 132.129 132.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 970 0.000512 512 210 480 28672 1.53328 0.83504 6.98867 26.3573 35.841 35.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1500 6.4e-05 1024 320 768 261120 25.4599 13.4908 160.865 416.756 616.742 616.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 700 0.001024 4096 160 1056 13440 2.71722 34.0657 104.019 140.842 140.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 450 3.2e-05 512 130 192 147456 72.2324 12.8205 31.5454 395.809 512.674 512.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1210 6.4e-05 2048 320 4848 248832 52.8331 28.1785 1888.13 832.809 2802.12 2802.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 0.001024 2048 190 1008 9984 1.5776 1.47427 13.8168 100.143 117.087 117.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 0.000256 1024 230 1680 49152 6.27325 3.37197 64.2937 103.406 177.473 177.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 0.000128 512 320 576 142848 5.3697 3.40624 34.1733 104.303 147.379 147.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 0.000128 1024 240 960 98304 15.1226 6.80141 78.3294 207.324 307.73 307.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1910 0.000256 1024 100 432 75840 3.42186 20.2369 104.783 128.486 128.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 970 0.000512 512 210 480 27648 1.54045 0.8192 5.88826 26.0362 34.4101 34.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1500 6.4e-05 1024 320 768 262144 25.5159 13.5001 141.992 418.034 599.216 599.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 700 0.001024 4096 160 1056 13312 2.71638 29.7229 103.778 136.262 136.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 450 3.2e-05 512 130 192 131072 73.8549 12.8164 27.4008 395.867 510.202 510.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1210 6.4e-05 2048 320 4848 249856 52.9467 28.3033 1672.14 835.758 2589.31 2589.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 0.001024 2048 190 1008 9728 1.5689 1.45757 11.714 99.6272 114.442 114.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 0.000256 1024 230 1680 49152 6.37424 3.42003 56.8899 104.878 171.691 171.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 0.000128 512 320 576 143360 5.3712 3.40938 29.9805 104.697 143.587 143.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 0.000128 1024 240 960 98304 15.4653 6.83213 68.8098 209.365 300.628 300.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1910 0.000256 1024 100 432 75776 3.42221 17.822 104.783 126.071 126.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 970 0.000512 512 210 480 26624 1.49133 0.778848 5.10288 25.0535 32.5524 32.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1500 6.4e-05 1024 320 768 264960 25.4908 13.5414 288.754 418.987 746.946 747.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 700 0.001024 4096 160 1056 13680 2.74637 62.5418 104.668 170.001 170.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 450 3.2e-05 512 130 192 165888 72.8341 13.0599 28.6818 408.104 522.948 523.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1210 6.4e-05 2048 320 4848 251136 53.0705 28.3466 3634.99 837.643 4554.22 4554.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 0.001024 2048 190 1008 10224 1.5912 1.48406 24.9016 101.513 129.566 129.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 0.000256 1024 230 1680 50688 6.32125 3.4104 121.637 104.538 236.043 236.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 0.000128 512 320 576 144000 5.39053 3.41402 61.854 104.872 175.657 175.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 0.000128 1024 240 960 100224 15.3188 6.8473 143.568 208.819 374.714 374.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 0.000256 1024 100 432 76032 3.43222 35.8951 104.877 144.25 144.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 970 0.000512 512 210 480 28800 1.5167 0.823296 10.5162 26.0851 39.0683 39.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1500 6.4e-05 1024 320 768 262656 25.4497 13.5107 202.359 417.779 659.258 659.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 700 0.001024 4096 160 1056 13536 2.73354 43.936 104.436 151.147 151.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 450 3.2e-05 512 130 192 147456 72.155 12.827 18.1746 396.021 499.445 499.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1210 6.4e-05 2048 320 4848 248832 53.042 28.2954 2500.58 835.23 3417.31 3417.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 0.001024 2048 190 1008 10080 1.58307 1.47456 16.5637 101.352 121.045 121.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 0.000256 1024 230 1680 49536 6.28301 3.38608 82.7894 103.921 196.512 196.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 0.000128 512 320 576 142848 5.36877 3.41005 42.4044 104.598 155.911 156.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 0.000128 1024 240 960 99072 15.1888 6.91782 98.9498 207.493 328.707 328.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1910 0.000256 1024 100 432 75888 3.41994 24.822 104.843 133.127 133.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 970 0.000512 512 210 480 27648 1.51171 0.808736 7.15178 25.7641 35.3628 35.4784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1500 6.4e-05 1024 320 768 262656 25.527 13.5209 171.197 417.642 628.047 628.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 700 0.001024 4096 160 1056 13392 2.71866 37.374 104.013 144.148 144.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 450 3.2e-05 512 130 192 165888 72.916 13.06 35.2905 408.207 529.737 529.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1210 6.4e-05 2048 320 4848 248832 53.2097 28.3429 2124.3 834.953 3040.97 3041.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 0.001024 2048 190 1008 9504 1.57328 1.45504 13.6338 99.6933 116.427 116.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 0.000256 1024 230 1680 50112 6.33952 3.42208 72.3636 104.728 186.978 187.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 0.000128 512 320 576 143424 5.38694 3.41606 36.5902 104.584 150.104 150.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 0.000128 1024 240 960 100224 15.3168 6.84237 85.5143 209.024 316.858 316.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 0.000256 1024 100 432 75816 3.42208 21.3074 104.782 129.554 129.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 970 0.000512 512 210 480 27648 1.52736 0.810752 6.22048 25.7972 34.4813 34.5838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1500 6.4e-05 1024 320 768 258048 25.4314 13.3875 167.881 414.557 621.422 621.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 700 0.001024 4096 160 1056 13248 2.7009 36.0001 103.489 142.234 142.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 450 3.2e-05 512 130 192 147456 72.1736 12.8188 30.3044 395.805 511.367 511.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1210 6.4e-05 2048 320 4848 244224 53.13 28.0832 2091.79 828.798 3001.96 3002.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 0.001024 2048 190 1008 9792 1.57856 1.46077 14.0493 99.8708 117.032 117.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 0.000256 1024 230 1680 48384 6.23658 3.33846 69.2745 102.491 181.467 181.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 0.000128 512 320 576 140544 5.3641 3.40573 35.386 103.836 148.118 148.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 0.000128 1024 240 960 96768 15.0596 6.78058 82.652 205.064 309.716 309.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1910 0.000256 1024 100 432 75744 3.4233 21.1498 104.766 129.383 129.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 970 0.000512 512 210 480 25344 1.51405 0.780448 5.71034 25.066 33.2007 33.3148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1500 6.4e-05 1024 320 768 264960 25.4445 13.5423 287.273 419.5 745.925 746.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 700 0.001024 4096 160 1056 13680 2.74842 62.1114 104.795 169.697 169.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 450 3.2e-05 512 130 192 163840 74.0041 13.1421 27.8417 412.562 527.811 528.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1210 6.4e-05 2048 320 4848 252160 52.8299 28.3844 3614.15 838.712 4534.24 4534.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 0.001024 2048 190 1008 10080 1.58106 1.47098 23.6255 101.359 128.11 128.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 0.000256 1024 230 1680 50560 6.27158 3.3865 119.328 104.203 233.318 233.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 0.000128 512 320 576 144000 5.37923 3.41638 60.535 105.009 174.463 174.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 0.000128 1024 240 960 101120 15.3033 6.83827 142.781 209.929 375.008 375.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 0.000256 1024 100 432 76000 3.42531 35.4354 104.932 143.835 143.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 970 0.000512 512 210 480 28800 1.50339 0.81792 10.414 25.9823 38.845 38.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1500 6.4e-05 1024 320 768 263680 25.4623 13.5107 206.104 419.482 664.724 664.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 700 0.001024 4096 160 1056 13600 2.7433 44.9689 104.817 152.57 152.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 450 3.2e-05 512 130 192 163840 73.9428 13.1305 20.422 412.283 520.044 520.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1210 6.4e-05 2048 320 4848 250880 52.93 28.3093 2568.33 838.246 3487.98 3488.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 0.001024 2048 190 1008 9920 1.58118 1.4624 16.6446 100.05 119.812 119.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 0.000256 1024 230 1680 49920 6.22618 3.37261 84.6056 103.375 197.709 197.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 0.000128 512 320 576 142080 5.34909 3.40448 42.8357 104.115 155.834 155.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 0.000128 1024 240 960 97280 15.1826 6.81123 98.4786 206.364 326.994 327.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 0.000256 1024 100 432 75840 3.42189 25.3429 104.739 133.549 133.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 970 0.000512 512 210 480 28160 1.5215 0.818848 7.39229 26.0201 35.8776 35.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1500 6.4e-05 1024 320 768 261120 25.5581 13.5086 168.886 417.616 625.736 625.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 700 0.001024 4096 160 1056 13440 2.73613 37.6214 104.383 144.781 144.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 450 3.2e-05 512 130 192 122880 78.0574 13.1471 13.2052 412.29 516.969 517.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1210 6.4e-05 2048 320 4848 249600 52.9797 28.3576 2113.67 834.919 3030.09 3030.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 0.001024 2048 190 1008 9600 1.58643 1.47229 13.7153 101.313 118.16 118.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 0.000256 1024 230 1680 49920 6.25597 3.37526 71.1962 103.458 184.413 184.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 0.000128 512 320 576 142080 5.40214 3.41674 35.8779 104.587 149.411 149.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 0.000128 1024 240 960 96000 15.3379 6.8096 81.6761 206.451 310.43 310.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 0.000256 1024 100 432 75840 3.42067 21.0885 104.834 129.387 129.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 970 0.000512 512 210 480 28800 1.51472 0.822592 6.51306 26.0645 35.0401 35.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1500 6.4e-05 1024 320 768 256000 25.4529 13.3407 155.827 412.914 607.695 607.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 700 0.001024 4096 160 1056 13440 2.72998 34.6422 104.788 142.203 142.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 450 3.2e-05 512 130 192 81920 76.5152 12.6166 16.5912 385.189 491.175 491.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1210 6.4e-05 2048 320 4848 245760 52.4681 27.8897 1942.29 825.525 2848.34 2848.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 0.001024 2048 190 1008 9600 1.59318 1.55872 13.8546 102.019 119.099 119.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 0.000256 1024 230 1680 48640 6.3113 3.37677 65.182 103.653 178.648 178.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 0.000128 512 320 576 140800 5.31725 3.39354 33.378 103.438 145.652 145.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 0.000128 1024 240 960 97280 15.2253 6.79936 76.5362 207.933 306.647 306.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1910 0.000256 1024 100 432 75520 3.41856 19.8291 104.595 127.887 127.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 970 0.000512 512 210 480 28160 1.53949 0.824448 5.94765 26.1451 34.5845 34.7034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1500 6.4e-05 1024 320 750 264704 25.4007 13.5086 246.101 419.351 704.528 704.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 700 0.001024 4096 160 1050 13792 2.74227 55.4483 104.942 163.175 163.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 450 3.2e-05 512 130 200 155648 75.8372 13.3216 37.7896 417.928 545.145 545.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1210 6.4e-05 2048 320 4850 252416 52.7096 28.5302 3197.16 838.372 4116.93 4117.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 0.001024 2048 190 1000 10368 1.58515 1.48125 40.8767 101.487 145.504 145.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 790 0.000256 1024 230 1700 51712 6.27792 3.42038 109.068 104.965 223.858 223.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 0.000128 512 320 600 143616 5.38352 3.41402 55.257 104.951 169.133 169.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 790 0.000128 1024 240 950 99328 15.4077 6.82803 124.171 209.793 356.356 356.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1910 0.000256 1024 100 400 76224 3.42829 28.8329 104.942 137.246 137.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 970 0.000512 512 210 500 28928 1.51984 0.847872 9.31565 26.2888 38.101 38.2004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1500 6.4e-05 1024 320 750 264192 25.5019 13.5178 196.021 419.022 654.228 654.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 700 0.001024 4096 160 1050 13760 2.74755 35.6445 104.953 143.386 143.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 450 3.2e-05 512 130 200 147456 76.7728 13.3273 40.3019 417.581 548.259 548.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1210 6.4e-05 2048 320 4850 251904 52.8372 28.2895 2040.6 837.719 2959.61 2959.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 630 0.001024 2048 190 1000 10368 1.5831 1.48339 41.5511 101.52 146.211 146.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 790 0.000256 1024 230 1700 51200 6.2816 3.40435 69.7445 104.576 184.138 184.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1960 0.000128 512 320 600 143360 5.3993 3.41232 35.9638 104.876 149.783 149.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 790 0.000128 1024 240 950 98304 15.4093 6.83222 79.5607 210.694 312.655 312.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1910 0.000256 1024 100 400 76160 3.42221 18.6388 104.804 126.909 126.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 970 0.000512 512 210 500 28672 1.53398 0.828256 6.14051 26.2872 34.9174 35.0284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1500 6.4e-05 1024 320 750 264192 25.4338 13.5066 172.834 418.447 630.387 630.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 700 0.001024 4096 160 1050 13728 2.74861 29.484 104.97 137.246 137.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 450 3.2e-05 512 130 200 147456 75.6261 13.1289 40.4322 412.175 541.638 541.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1210 6.4e-05 2048 320 4850 251904 52.6755 28.4902 1678.83 836.754 2596.91 2597.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 630 0.001024 2048 190 1000 10176 1.58077 1.47859 40.6721 101.44 145.24 145.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 790 0.000256 1024 230 1700 50688 6.27469 3.40717 56.93 104.293 171.032 171.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1960 0.000128 512 320 600 142848 5.38589 3.40842 29.63 104.744 143.293 143.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 790 0.000128 1024 240 950 98304 15.3678 6.8183 66.0215 208.307 296.672 296.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1910 0.000256 1024 100 400 76128 3.4175 15.524 104.822 123.805 123.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 970 0.000512 512 210 500 28416 1.51254 0.816512 5.13376 25.9709 33.561 33.6706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1500 6.4e-05 1024 320 750 264960 25.4968 13.543 230.595 419.306 689.106 689.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 700 0.001024 4096 160 1050 13760 2.7472 51.6008 104.729 159.121 159.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 450 3.2e-05 512 130 200 163840 75.579 13.3857 34.3611 418.979 542.576 542.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1210 6.4e-05 2048 320 4850 252160 53.0073 28.4283 2995.58 837.769 3914.95 3915.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 0.001024 2048 190 1000 10320 1.58736 1.47258 19.4563 101.421 124.015 124.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 790 0.000256 1024 230 1700 51840 6.304 3.42403 102.584 104.901 217.342 217.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 0.000128 512 320 600 143680 5.41027 3.42221 51.9327 104.876 165.768 165.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 790 0.000128 1024 240 950 99200 15.4868 6.8401 116.353 209.592 348.431 348.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1910 0.000256 1024 100 400 76200 3.42314 27.0014 104.837 135.305 135.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 970 0.000512 512 210 500 28800 1.5223 0.825344 8.7617 26.1491 37.3838 37.5006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1500 6.4e-05 1024 320 750 264960 25.4248 13.5264 151.158 419.107 609.384 609.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 700 0.001024 4096 160 1050 13680 2.74131 33.1888 104.622 140.592 140.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 450 3.2e-05 512 130 200 143360 76.0033 13.1338 29.1305 412.166 530.699 530.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1210 6.4e-05 2048 320 4850 252160 52.8255 28.396 1924.77 837.91 2844.07 2844.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 0.001024 2048 190 1000 10240 1.5831 1.47248 12.6484 101.319 117.095 117.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 790 0.000256 1024 230 1700 51200 6.24621 3.39133 65.2715 104.105 179.143 179.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 0.000128 512 320 600 143360 5.39395 3.41811 33.4678 104.906 147.315 147.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 790 0.000128 1024 240 950 98560 15.5085 6.84154 75.0335 209.664 307.199 307.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1910 0.000256 1024 100 400 76160 3.42061 17.6631 104.846 125.971 126.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 970 0.000512 512 210 500 28160 1.52387 0.83472 5.68678 25.9603 34.1313 34.2337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1500 6.4e-05 1024 320 750 263040 25.4946 13.5189 126.338 417.445 582.962 583.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 700 0.001024 4096 160 1050 13680 2.73082 27.6428 104.733 135.152 135.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 450 3.2e-05 512 130 200 153600 75.1166 13.1649 30.4603 412.184 531.191 531.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1210 6.4e-05 2048 320 4850 249600 53.0919 28.3475 1591.94 834.559 2508.1 2508.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 0.001024 2048 190 1000 10080 1.57107 1.46432 34.2862 99.9394 137.335 137.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 790 0.000256 1024 230 1700 50880 6.32618 3.41606 54.8823 104.585 169.338 169.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 0.000128 512 320 600 143040 5.39114 3.41834 28.2925 104.501 141.734 141.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 790 0.000128 1024 240 950 97920 15.4852 6.84032 62.6686 208.85 294 294.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1910 0.000256 1024 100 400 76080 3.42221 14.7076 104.788 122.96 123.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 970 0.000512 512 210 500 27840 1.53136 0.836064 4.8288 25.9825 33.3087 33.4121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1500 6.4e-05 1024 320 750 263680 25.4975 13.5129 109.516 419.608 568.295 568.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 700 0.001024 4096 160 1050 13600 2.72794 24.0041 104.621 131.396 131.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 450 3.2e-05 512 130 200 122880 78.041 13.1303 29.6625 412.606 533.715 533.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1210 6.4e-05 2048 320 4850 250880 52.9176 28.3013 1369.26 838.918 2289.55 2289.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 630 0.001024 2048 190 1000 9920 1.56701 1.46816 33.5982 100.098 136.806 136.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 790 0.000256 1024 230 1700 49920 6.22934 3.36675 46.0101 103.454 159.185 159.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1960 0.000128 512 320 600 142080 5.35443 3.40582 24.068 104.2 137.154 137.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 790 0.000128 1024 240 950 94720 15.4413 6.80755 51.9571 206.531 280.894 281.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1910 0.000256 1024 100 400 76000 3.42179 12.5964 104.84 120.9 120.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 970 0.000512 512 210 500 28160 1.52611 0.81888 4.31763 26.0369 32.8268 32.9352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1500 6.4e-05 1024 320 750 264192 25.4516 13.5223 319.663 418.785 785.872 786.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 700 0.001024 4096 160 1050 13776 2.74227 69.8245 104.96 177.568 177.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 450 3.2e-05 512 130 200 147456 75.5425 13.1429 44.636 412.544 546.133 546.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1210 6.4e-05 2048 320 4850 251904 52.7375 28.2979 4087.82 837.247 5006.27 5006.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 0.001024 2048 190 1000 10272 1.5831 1.46957 26.9313 101.362 131.419 131.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 0.000256 1024 230 1700 51456 6.28381 3.49424 140.213 104.847 254.965 255.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 0.000128 512 320 600 143232 5.37907 3.41402 69.7217 104.821 183.463 183.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 0.000128 1024 240 950 99072 15.4285 6.83686 161.333 209.472 393.229 393.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1910 0.000256 1024 100 400 76176 3.42221 37.6248 104.929 146.02 146.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 970 0.000512 512 210 500 28800 1.51946 0.825856 11.9053 26.223 40.6003 40.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1500 6.4e-05 1024 320 750 264192 25.4011 13.5148 197.905 418.446 655.427 655.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 700 0.001024 4096 160 1050 13728 2.74547 44.4109 104.975 152.174 152.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 450 3.2e-05 512 130 200 147456 75.4953 13.1236 38.8924 412.173 539.949 540.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1210 6.4e-05 2048 320 4850 251904 52.6362 28.2771 2538.41 836.571 3456.05 3456.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 0.001024 2048 190 1000 10176 1.59101 1.48051 16.6473 101.438 121.228 121.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 0.000256 1024 230 1700 50688 6.2689 3.40378 85.3345 104.306 199.442 199.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 0.000128 512 320 600 142848 5.38186 3.40934 44.4017 104.749 158.069 158.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 0.000128 1024 240 950 98304 15.3549 6.8263 99.2236 208.31 329.873 330.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1910 0.000256 1024 100 400 76128 3.4193 23.325 104.825 131.612 131.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 970 0.000512 512 210 500 28416 1.51062 0.8192 7.55302 25.9694 35.9785 36.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1500 6.4e-05 1024 320 750 262656 25.4591 13.5066 160.91 417.537 617.573 617.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 700 0.001024 4096 160 1050 13680 2.73594 35.5693 104.876 143.224 143.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 450 3.2e-05 512 130 200 110592 75.618 12.8226 30.4045 395.79 514.907 515.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1210 6.4e-05 2048 320 4850 251136 52.685 28.2688 2065.26 834.769 2981.14 2981.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 0.001024 2048 190 1000 10080 1.58515 1.4711 13.6178 101.315 118.06 118.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 790 0.000256 1024 230 1700 50688 6.24691 3.38944 70.0833 103.86 183.711 183.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 0.000128 512 320 600 142848 5.37686 3.40672 36.4865 104.534 149.931 150.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 790 0.000128 1024 240 950 96768 15.3807 6.82141 79.5827 207.379 309.321 309.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1910 0.000256 1024 100 400 76032 3.42221 19.1059 104.774 127.344 127.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 970 0.000512 512 210 500 27648 1.52186 0.809664 6.15885 25.7501 34.3658 34.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1500 6.4e-05 1024 320 750 261120 25.4371 13.532 139.292 416.815 595.243 595.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 700 0.001024 4096 160 1050 13632 2.73613 29.7017 104.936 137.421 137.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 450 3.2e-05 512 130 200 98304 77.14 12.8164 27.034 396.052 513.313 513.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1210 6.4e-05 2048 320 4850 248832 52.838 28.1866 1744.93 833.46 2659.57 2659.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 0.001024 2048 190 1000 9984 1.4191 1.47866 51.454 100.176 154.599 154.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 790 0.000256 1024 230 1700 49152 6.27158 3.36909 58.5458 103.471 171.792 171.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 0.000128 512 320 600 141312 5.39818 3.40739 31.2557 104.368 144.552 144.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 790 0.000128 1024 240 950 95232 15.4135 6.79597 67.5971 206.524 296.488 296.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1910 0.000256 1024 100 400 76032 3.42237 16.2033 104.892 124.564 124.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 970 0.000512 512 210 500 27648 1.53792 0.837632 5.43507 26.0572 33.9989 34.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1500 6.4e-05 1024 320 750 264320 25.4935 13.7972 294.497 418.648 752.61 752.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 700 0.001024 4096 160 1050 13720 2.73146 63.4302 104.67 170.876 170.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 450 3.2e-05 512 130 200 143360 76.1231 13.1981 38.9764 413.783 542.347 542.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1210 6.4e-05 2048 320 4850 251776 52.9172 28.3202 3753.73 836.99 4672.12 4672.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 0.001024 2048 190 1000 10192 1.58534 1.47046 25.6574 101.331 130.117 130.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 0.000256 1024 230 1700 51520 6.30682 3.41997 129.388 104.823 244.067 244.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 0.000128 512 320 600 143360 5.39824 3.42 64.445 104.784 178.171 178.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 0.000128 1024 240 950 99456 15.4385 6.8431 149.596 209.421 381.457 381.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1910 0.000256 1024 100 400 76160 3.41958 34.5523 104.88 142.894 142.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 970 0.000512 512 210 500 29120 1.52842 0.83536 11.2878 26.3455 40.1265 40.2233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1500 6.4e-05 1024 320 750 263424 25.4914 13.5603 185.579 418.373 643.171 643.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 700 0.001024 4096 160 1050 13664 2.73622 40.8782 104.692 148.348 148.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 450 3.2e-05 512 130 200 114688 77.3256 13.0516 29.0407 403.856 523.537 523.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1210 6.4e-05 2048 320 4850 250880 52.9388 28.3258 2374.29 836.41 3292.13 3292.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 0.001024 2048 190 1000 10080 1.57875 1.47011 16.1956 100.081 119.398 119.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 0.000256 1024 230 1700 51072 6.31107 3.4135 81.748 104.807 196.409 196.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 0.000128 512 320 600 143360 5.38173 3.41197 42.9918 104.737 156.648 156.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 0.000128 1024 240 950 98560 15.4756 6.90586 93.9344 209.313 325.787 325.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1910 0.000256 1024 100 400 76048 3.42202 21.9261 104.71 130.103 130.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 970 0.000512 512 210 500 28672 1.51366 0.821248 7.33949 26.0576 35.8626 35.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1500 6.4e-05 1024 320 750 263424 25.558 13.5424 151.774 418.889 609.93 610.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 700 0.001024 4096 160 1050 13608 2.7256 33.9336 104.694 141.395 141.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 450 3.2e-05 512 130 200 129024 75.6911 13.059 31.952 404.325 525.292 525.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1210 6.4e-05 2048 320 4850 249984 53.224 28.3402 1936.15 837.727 2855.61 2855.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 0.001024 2048 190 1000 9744 1.58272 1.46694 13.2036 99.9875 116.312 116.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 0.000256 1024 230 1700 51072 6.33882 3.42589 67.0062 104.992 181.89 182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 0.000128 512 320 600 142464 5.42493 3.41811 34.6966 104.879 148.547 148.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 0.000128 1024 240 950 99456 15.4637 6.84547 77.4408 209.607 309.515 309.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1910 0.000256 1024 100 400 75936 3.41811 17.9814 104.751 126.194 126.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 970 0.000512 512 210 500 26880 1.52006 0.798688 5.61168 25.5235 33.5811 33.6957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1500 6.4e-05 1024 320 750 261632 25.5856 13.5139 135.778 418.914 593.953 594.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 700 0.001024 4096 160 1050 13440 2.71776 29.6791 104.082 136.522 136.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 450 3.2e-05 512 130 200 57344 79.2434 12.6134 13.982 385.077 491.179 491.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1210 6.4e-05 2048 320 4850 250880 52.8851 28.4073 1749.57 837.583 2668.61 2668.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 0.001024 2048 190 1000 9856 1.5913 1.48096 11.4918 101.483 116.119 116.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 790 0.000256 1024 230 1700 50176 6.25594 3.38013 58.9008 103.856 172.519 172.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 0.000128 512 320 600 143360 5.38438 3.40787 31.0454 104.903 144.864 144.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 790 0.000128 1024 240 950 96768 15.3211 6.84851 67.7576 207.259 297.344 297.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1910 0.000256 1024 100 400 75936 3.41686 16.0379 104.811 124.309 124.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 970 0.000512 512 210 500 26880 1.51392 0.800768 5.27994 25.5561 33.2772 33.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1500 6.4e-05 1024 320 750 264192 25.47 13.8977 288.146 419.167 746.842 746.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 700 0.001024 4096 160 1050 13760 2.74246 64.0348 104.865 171.685 171.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 450 3.2e-05 512 130 200 147456 76.5597 13.3317 27.2579 417.655 535.07 535.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1210 6.4e-05 2048 320 4850 251904 52.8489 28.31 3645.74 837.883 4564.95 4565.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 0.001024 2048 190 1000 10368 1.58752 1.4856 24.8488 101.526 129.521 129.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 0.000256 1024 230 1700 51200 6.28704 3.40787 125.527 104.599 239.951 240.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 0.000128 512 320 600 143360 5.38982 3.41248 64.9236 104.897 178.753 178.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 0.000128 1024 240 950 98304 15.4203 6.82749 144.101 208.955 375.457 375.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1910 0.000256 1024 100 400 76160 3.41805 33.9285 104.824 142.213 142.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 970 0.000512 512 210 500 28672 1.5304 0.82944 11.0136 26.2987 39.8026 39.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1500 6.4e-05 1024 320 750 262144 25.5088 13.5025 185.869 418.151 643.198 643.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 700 0.001024 4096 160 1050 13696 2.74842 42.3812 105.052 150.224 150.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 450 3.2e-05 512 130 200 131072 78.5508 13.3271 29.85 418.043 540.043 540.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1210 6.4e-05 2048 320 4850 249856 52.9259 28.3276 2341.56 836.407 3259.38 3259.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 0.001024 2048 190 1000 9984 1.57696 1.46842 15.5941 100.006 118.719 118.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 0.000256 1024 230 1700 51200 6.28358 3.40787 81.6631 104.768 196.255 196.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 0.000128 512 320 600 142336 5.39184 3.41094 42.2476 104.69 155.87 155.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 0.000128 1024 240 950 98304 15.4396 6.83597 93.4749 209.216 325.12 325.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1910 0.000256 1024 100 400 76032 3.42016 22.1589 104.827 130.447 130.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 970 0.000512 512 210 500 28672 1.53283 0.830848 7.38611 26.3561 36.2362 36.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1500 6.4e-05 1024 320 750 261120 25.4367 13.4724 157.444 416.576 613.097 613.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 700 0.001024 4096 160 1050 13632 2.74326 34.8169 104.962 142.566 142.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 450 3.2e-05 512 130 200 98304 77.19 12.8124 21.7463 395.824 507.838 508.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1210 6.4e-05 2048 320 4850 248832 52.8173 28.1668 1937.45 832.844 2851.44 2851.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 0.001024 2048 190 1000 9984 1.5793 1.47862 13.7548 100.141 117.027 117.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 0.000256 1024 230 1700 49152 6.26835 3.37178 66.4865 103.484 179.742 179.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 0.000128 512 320 600 141312 5.3969 3.41005 35.5173 104.313 148.767 148.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 0.000128 1024 240 950 95232 15.3953 6.80131 77.8183 206.412 306.581 306.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1910 0.000256 1024 100 400 76032 3.42138 18.9264 104.838 127.229 127.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 970 0.000512 512 210 500 27648 1.53677 0.819168 6.21469 26.0385 34.7363 34.8562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1500 6.4e-05 1024 320 750 262144 25.5229 13.5066 139.453 418.279 596.925 597.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 700 0.001024 4096 160 1050 13568 2.74022 31.2627 105.019 139.064 139.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 450 3.2e-05 512 130 200 65536 80.9421 12.8106 14.8293 396.177 505.028 505.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1210 6.4e-05 2048 320 4850 249856 52.9693 28.2586 1701.48 836.27 2619.14 2619.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 0.001024 2048 190 1000 9728 1.57005 1.46003 12.3392 99.6618 115.103 115.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 0.000256 1024 230 1700 51200 6.28816 3.42003 61.095 104.935 175.866 175.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 0.000128 512 320 600 141312 5.44378 3.4127 31.5989 104.757 145.341 145.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 0.000128 1024 240 950 98304 15.4853 6.82835 70.655 209.371 302.495 302.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1910 0.000256 1024 100 400 75776 3.41994 16.7035 104.642 124.81 124.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 970 0.000512 512 210 500 26624 1.48765 0.780224 5.4471 25.0655 32.9101 33.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1500 6.4e-05 1024 320 750 263808 25.5696 13.541 293.931 419.322 752.531 752.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 700 0.001024 4096 160 1050 13752 2.74253 65.5872 104.96 173.333 173.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 450 3.2e-05 512 130 200 147456 74.7066 13.0556 27.55 408.427 524.008 524.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1210 6.4e-05 2048 320 4850 252288 52.8792 28.3616 3807.17 838.336 4726.91 4727.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 0.001024 2048 190 1000 10224 1.59178 1.47661 25.353 101.555 130.052 130.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 0.000256 1024 230 1700 51264 6.29344 3.41197 128.572 104.622 243.031 243.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 0.000128 512 320 600 143424 5.40048 3.4145 66.2397 104.955 180.137 180.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 0.000128 1024 240 950 99072 15.4162 6.84986 148.47 209.05 379.942 380.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1910 0.000256 1024 100 400 76176 3.42566 34.7428 104.954 143.165 143.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 970 0.000512 512 210 500 28800 1.51427 0.823808 11.3116 26.1096 39.8862 40.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1500 6.4e-05 1024 320 750 262656 25.452 13.5229 208.14 417.881 665.161 665.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 700 0.001024 4096 160 1050 13680 2.74586 47.1114 105.062 154.962 155.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 450 3.2e-05 512 130 200 110592 75.666 12.8225 15.5892 396.11 500.453 500.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1210 6.4e-05 2048 320 4850 251136 52.6617 28.3267 2697.21 835.448 3613.81 3613.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 0.001024 2048 190 1000 10080 1.58195 1.47046 17.5407 101.356 122.021 122.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 0.000256 1024 230 1700 50688 6.2495 3.38384 91.202 103.944 204.908 205.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 0.000128 512 320 600 142848 5.37718 3.40992 47.111 104.616 160.644 160.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 0.000128 1024 240 950 96768 15.3835 6.81696 103.412 207.541 333.31 333.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1910 0.000256 1024 100 400 76032 3.41789 24.6941 104.86 133.015 133.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 970 0.000512 512 210 500 27648 1.51437 0.80896 7.91645 25.7704 36.1376 36.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1500 6.4e-05 1024 320 750 262656 25.5347 13.5209 171.593 417.938 628.752 628.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 700 0.001024 4096 160 1050 13608 2.74637 38.9325 105.056 146.778 146.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 450 3.2e-05 512 130 200 110592 78.7545 13.0618 24.4044 408.487 524.977 525.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1210 6.4e-05 2048 320 4850 248832 53.2082 28.383 2206.14 835.557 3123.45 3123.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 0.001024 2048 190 1000 9504 1.57286 1.45398 13.7247 99.7348 116.558 116.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 0.000256 1024 230 1700 50112 6.34714 3.41811 75.1643 104.804 189.86 189.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 0.000128 512 320 600 141696 5.4288 3.41853 39.1358 104.652 152.764 152.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 0.000128 1024 240 950 96768 15.6004 6.84096 86.4853 209.171 318.249 318.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1910 0.000256 1024 100 400 76032 3.4263 20.6029 104.941 129.014 129.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 970 0.000512 512 210 500 27648 1.53149 0.809088 6.66995 25.8136 34.9475 35.0626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1500 6.4e-05 1024 320 750 258048 25.4485 13.3915 161.342 414.486 614.833 614.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 700 0.001024 4096 160 1050 13536 2.73213 37.0182 104.84 144.636 144.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 450 3.2e-05 512 130 200 73728 79.845 12.8115 16.3282 395.812 505.062 505.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1210 6.4e-05 2048 320 4850 248832 52.3925 28.1098 2088.38 828.664 2997.71 2997.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 0.001024 2048 190 1000 9792 1.57626 1.46125 13.5629 99.8622 116.534 116.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 0.000256 1024 230 1700 48384 6.23418 3.33763 68.1281 102.47 180.299 180.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 0.000128 512 320 600 140544 5.36739 3.40787 36.2917 103.821 149.015 149.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 0.000128 1024 240 950 92160 15.4455 6.77683 78.2814 204.409 305.066 305.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1910 0.000256 1024 100 400 75744 3.41962 19.1907 104.542 127.195 127.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 970 0.000512 512 210 500 25344 1.51344 0.780736 5.88896 25.0626 33.374 33.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1500 6.4e-05 1024 320 750 259200 25.7821 13.524 148.043 418.079 605.593 605.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 700 0.001024 4096 160 1050 13320 2.71171 33.5497 104.17 140.474 140.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 450 3.2e-05 512 130 200 92160 72.6095 11.8961 20.5447 371.437 476.759 476.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1210 6.4e-05 2048 320 4850 247680 53.4106 28.414 1904.53 835.838 2822.35 2822.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 0.001024 2048 190 1000 9360 1.56877 1.44051 12.5425 99.3442 114.969 115.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 0.000256 1024 230 1700 48960 6.41162 3.4263 63.9084 104.99 178.865 178.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 0.000128 512 320 600 141120 5.44208 3.42275 34.1294 104.741 147.866 147.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 0.000128 1024 240 950 97920 15.5604 6.84666 75.8736 209.336 307.773 307.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1910 0.000256 1024 100 400 75600 3.41606 17.7027 104.551 125.71 125.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 970 0.000512 512 210 500 25920 1.54058 0.798784 6.00214 25.5238 33.9955 34.1115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1500 6.4e-05 1024 320 750 264960 25.4427 13.7504 285.783 419.12 744.262 744.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 700 0.001024 4096 160 1050 13680 2.74022 62.9328 104.522 170.237 170.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 450 3.2e-05 512 130 200 143360 75.8318 13.1421 26.1555 412.176 527.576 527.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1210 6.4e-05 2048 320 4850 252160 52.8493 28.3985 3689.17 837.927 4608.51 4608.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 0.001024 2048 190 1000 10240 1.58413 1.47597 23.9104 101.315 128.354 128.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 0.000256 1024 230 1700 51200 6.24771 3.39213 125.738 104.112 239.625 239.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 0.000128 512 320 600 143360 5.39667 3.41725 64.8921 104.907 178.741 178.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 0.000128 1024 240 950 98560 15.5063 6.84618 144.638 209.668 376.818 376.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1910 0.000256 1024 100 400 76160 3.4224 33.8739 104.849 142.188 142.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 970 0.000512 512 210 500 28160 1.52115 0.816608 10.8045 25.9582 39.2265 39.3451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1500 6.4e-05 1024 320 750 263680 25.4843 13.9842 197.57 419.208 656.414 656.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 700 0.001024 4096 160 1050 13600 2.74061 44.1163 104.624 151.525 151.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 450 3.2e-05 512 130 200 122880 78.0141 13.1291 16.1686 412.212 519.792 519.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1210 6.4e-05 2048 320 4850 250880 52.9484 28.3068 2525.26 838.122 3444.81 3444.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 0.001024 2048 190 1000 9920 1.57629 1.46842 16.2713 100.053 119.441 119.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 0.000256 1024 230 1700 49920 6.23722 3.37101 84.3783 103.359 197.474 197.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 0.000128 512 320 600 142080 5.35318 3.40698 43.845 104.102 156.833 156.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 0.000128 1024 240 950 94720 15.4425 6.80755 95.251 206.394 324.054 324.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1910 0.000256 1024 100 400 76000 3.42256 23.081 104.737 131.284 131.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 970 0.000512 512 210 500 28160 1.52349 0.821056 7.56739 26.0103 36.0514 36.1665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1500 6.4e-05 1024 320 750 261120 25.58 13.5294 164.799 417.964 622.037 622.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 700 0.001024 4096 160 1050 13440 2.71603 37.0499 104.196 144.005 144.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 450 3.2e-05 512 130 200 122880 77.9919 13.1529 13.7362 412.619 517.77 517.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1210 6.4e-05 2048 320 4850 249600 52.9952 28.431 2132.86 835.608 3050.07 3050.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 0.001024 2048 190 1000 10080 1.58522 1.47254 14.6036 101.571 119.304 119.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 0.000256 1024 230 1700 49920 6.25235 3.3751 72.588 103.545 185.89 186.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 0.000128 512 320 600 142080 5.4032 3.41389 37.704 104.672 151.321 151.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 0.000128 1024 240 950 96000 15.3324 6.80906 82.9055 206.625 311.83 311.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1910 0.000256 1024 100 400 75840 3.41859 19.9678 104.722 128.15 128.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 970 0.000512 512 210 500 26880 1.56074 0.821216 6.5273 26.0866 35.1233 35.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1500 6.4e-05 1024 320 750 256000 25.4595 13.3481 150.15 412.567 601.694 601.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 700 0.001024 4096 160 1050 13440 2.72179 33.4574 104.517 140.741 140.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 450 3.2e-05 512 130 200 81920 76.5473 12.6196 17.0449 384.863 491.345 491.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1210 6.4e-05 2048 320 4850 245760 52.4479 27.9476 1935.43 825 2841 2841.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 0.001024 2048 190 1000 9600 1.59155 1.48717 12.7196 101.526 117.399 117.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 0.000256 1024 230 1700 48640 6.30426 3.37037 65.5329 103.567 178.907 179.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 0.000128 512 320 600 140800 5.32717 3.39658 34.6468 103.35 146.851 146.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 0.000128 1024 240 950 92160 15.6629 6.80368 72.8988 206.55 302.072 302.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1910 0.000256 1024 100 400 75840 3.42592 18.176 104.745 126.39 126.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 970 0.000512 512 210 500 28160 1.53482 0.825312 6.16016 26.1243 34.7705 34.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1500 6.4e-05 1024 320 750 256000 25.4566 13.3542 143.665 413.067 595.705 595.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 700 0.001024 4096 160 1050 13200 2.70746 33.439 103.758 139.947 139.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 450 3.2e-05 512 130 200 102400 80.6907 13.1408 21.2149 412.774 528.089 528.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1210 6.4e-05 2048 320 4850 243200 52.9057 27.955 1834.89 825.825 2741.74 2741.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 0.001024 2048 190 1000 8800 1.53965 1.42157 11.9562 97.5537 112.541 112.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 0.000256 1024 230 1700 48000 6.34496 3.37715 61.2284 103.772 174.846 174.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 0.000128 512 320 600 140800 5.33613 3.39549 32.9761 103.499 145.337 145.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 0.000128 1024 240 950 96000 15.3529 6.80784 74.2451 206.857 303.421 303.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1910 0.000256 1024 100 400 75600 3.4201 17.711 104.633 125.807 125.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 970 0.000512 512 210 500 25600 1.5951 0.823296 5.78922 26.1988 34.5338 34.6328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1500 6.4e-05 1024 320 780 268288 25.1832 13.5156 243.542 419.064 701.474 701.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 700 0.001024 4096 160 1080 13632 2.74534 51.7568 104.958 159.503 159.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 450 3.2e-05 512 130 180 229376 67.5052 13.3306 43.4393 417.643 542.189 542.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1210 6.4e-05 2048 320 4860 251392 52.8617 28.3012 2967.95 837.805 3887.09 3887.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 0.001024 2048 190 1020 10048 1.57693 1.4848 35.0156 101.445 139.599 139.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 790 0.000256 1024 230 1680 52224 6.26013 3.41978 100.525 104.902 215.241 215.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 0.000128 512 320 600 143104 5.39248 3.41187 50.7658 104.876 164.577 164.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 790 0.000128 1024 240 960 97792 15.534 6.83434 115.018 209.605 347.149 347.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1910 0.000256 1024 100 420 76128 3.42944 27.787 104.87 136.127 136.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 970 0.000512 512 210 480 28416 1.53274 0.846816 8.45088 26.2749 37.2301 37.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1500 6.4e-05 1024 320 780 268288 25.1899 13.8713 162.123 419.032 620.386 620.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 700 0.001024 4096 160 1080 13568 2.74227 34.5185 104.801 142.105 142.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 450 3.2e-05 512 130 180 229376 67.5254 13.3281 47.4605 417.592 546.188 546.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1210 6.4e-05 2048 320 4860 250880 52.9601 28.3691 1942.58 837.744 2861.82 2861.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 630 0.001024 2048 190 1020 9984 1.58515 1.48653 34.9517 101.523 139.62 139.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 790 0.000256 1024 230 1680 51712 6.26269 3.40787 65.819 104.587 180.208 180.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1960 0.000128 512 320 600 142848 5.4048 3.41197 33.4396 104.877 147.261 147.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 790 0.000128 1024 240 960 97280 15.5134 6.84976 76.2322 208.927 307.68 307.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1910 0.000256 1024 100 420 76096 3.43245 18.6429 104.846 126.965 127.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 970 0.000512 512 210 480 28160 1.54573 0.830912 5.63946 26.2887 34.4313 34.5416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1500 6.4e-05 1024 320 780 267264 25.2372 13.5047 174.712 418.757 632.379 632.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 700 0.001024 4096 160 1080 13536 2.74022 27.951 104.881 135.614 135.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 450 3.2e-05 512 130 180 221184 67.2037 13.1281 45.8832 412.48 538.964 539.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1210 6.4e-05 2048 320 4860 250368 52.9215 28.2726 1572.15 837.356 2490.85 2490.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 630 0.001024 2048 190 1020 9984 1.57901 1.48099 35.0548 101.489 139.676 139.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 790 0.000256 1024 230 1680 51456 6.24288 3.39968 53.7124 104.375 167.858 167.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1960 0.000128 512 320 600 142848 5.38576 3.4104 27.83 104.821 141.576 141.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 790 0.000128 1024 240 960 96768 15.495 6.83206 62.0645 208.535 293.088 293.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1910 0.000256 1024 100 420 76032 3.42227 15.1409 104.901 123.51 123.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 970 0.000512 512 210 480 27648 1.53814 0.8192 4.69712 25.992 33.1682 33.2759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1500 6.4e-05 1024 320 780 266240 25.272 13.8057 157.497 418.194 614.936 615.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 700 0.001024 4096 160 1080 13440 2.74112 23.873 104.556 131.218 131.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 450 3.2e-05 512 130 180 229376 67.5868 13.3267 47.2954 418.093 546.58 546.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1210 6.4e-05 2048 320 4860 249856 52.9059 28.2656 1359.01 836.146 2276.49 2276.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 630 0.001024 2048 190 1020 9728 1.57472 1.46259 34.1546 100.009 137.275 137.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 790 0.000256 1024 230 1680 51200 6.29216 3.41235 46.3978 104.785 161.017 161.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1960 0.000128 512 320 600 142336 5.39421 3.40976 23.9997 104.696 137.626 137.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 790 0.000128 1024 240 960 96256 15.6268 6.83002 53.6485 209.24 285.503 285.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1910 0.000256 1024 100 420 76032 3.42781 13.1972 104.964 121.63 121.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 970 0.000512 512 210 480 27648 1.56995 0.833664 4.20685 26.3595 33.0972 33.2083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1500 6.4e-05 1024 320 780 268160 25.2829 13.6069 340.427 419.119 798.606 798.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 700 0.001024 4096 160 1080 13600 2.74227 70.7093 104.77 178.265 178.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 450 3.2e-05 512 130 180 225280 68.1697 13.3899 58.9788 419.068 559.876 560.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1210 6.4e-05 2048 320 4860 251520 53.0749 28.4103 4102.73 837.906 5022.29 5022.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 0.001024 2048 190 1020 10000 1.58925 1.47773 26.9834 101.427 131.552 131.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 790 0.000256 1024 230 1680 52160 6.29021 3.42426 140.878 104.922 255.645 255.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 0.000128 512 320 600 143040 5.41533 3.41597 68.9748 104.906 182.843 182.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 790 0.000128 1024 240 960 97920 15.6127 6.84243 162.679 209.637 394.93 395.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1910 0.000256 1024 100 420 76120 3.43043 39.5098 104.878 147.861 147.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 970 0.000512 512 210 480 28160 1.53824 0.824992 11.5805 26.1529 40.2227 40.3198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1500 6.4e-05 1024 320 780 267520 25.2325 13.5305 210.362 419.009 668.303 668.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 700 0.001024 4096 160 1080 13520 2.73907 44.4232 104.622 151.829 151.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 450 3.2e-05 512 130 180 204800 68.9921 13.143 52.7932 412.066 547.263 547.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1210 6.4e-05 2048 320 4860 250880 52.9932 28.3191 2542.56 837.675 3461.71 3461.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 0.001024 2048 190 1020 9920 1.58291 1.46842 16.1738 101.299 120.599 120.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 790 0.000256 1024 230 1680 51200 6.24605 3.39533 85.6292 104.082 199.487 199.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 0.000128 512 320 600 142720 5.40726 3.4177 44.1372 104.88 157.97 158.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 790 0.000128 1024 240 960 97280 15.6155 6.84646 100.046 209.606 332.276 332.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1910 0.000256 1024 100 420 76080 3.43245 24.2985 104.834 132.607 132.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 970 0.000512 512 210 480 27520 1.53606 0.837632 7.40742 25.9505 35.8572 35.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1500 6.4e-05 1024 320 780 266880 25.2361 13.5148 174.674 417.803 631.398 631.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 700 0.001024 4096 160 1080 13440 2.73328 36.3132 104.593 143.683 143.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 450 3.2e-05 512 130 180 215040 67.8971 13.1606 53.5826 412.548 547.458 547.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1210 6.4e-05 2048 320 4860 249600 53.0831 28.3009 2065.19 835.281 2982.02 2982.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 0.001024 2048 190 1020 9600 1.49443 1.46842 50.5631 99.9848 153.58 153.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 790 0.000256 1024 230 1680 51840 6.2911 3.41453 71.1908 104.674 185.704 185.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 0.000128 512 320 600 142080 5.40909 3.41837 36.2735 104.587 149.819 149.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 790 0.000128 1024 240 960 96000 15.6798 6.8433 81.319 209.35 313.354 313.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1910 0.000256 1024 100 420 75960 3.41946 20.1768 104.844 128.481 128.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 970 0.000512 512 210 480 27840 1.53315 0.835232 6.19731 26.009 34.6986 34.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1500 6.4e-05 1024 320 780 266240 25.3091 13.6311 148.455 419.184 606.748 606.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 700 0.001024 4096 160 1080 13440 2.72189 30.8092 104.527 138.101 138.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 450 3.2e-05 512 130 180 204800 68.9116 13.1297 53.6678 412.187 548.171 548.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1210 6.4e-05 2048 320 4860 250880 52.9382 28.3223 1758.36 838.042 2677.84 2677.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 0.001024 2048 190 1020 9600 1.46387 1.46474 50.2654 100.05 153.314 153.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 790 0.000256 1024 230 1680 49920 6.23136 3.36861 58.0132 103.342 171.083 171.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 0.000128 512 320 600 140800 5.37283 3.40605 30.4637 104.09 143.463 143.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 790 0.000128 1024 240 960 94720 15.4406 6.80221 67.9638 206.318 296.691 296.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1910 0.000256 1024 100 420 76000 3.4263 16.8432 104.862 125.177 125.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 970 0.000512 512 210 480 26880 1.55418 0.838528 5.1072 26.0132 33.644 33.7485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1500 6.4e-05 1024 320 780 268032 25.1964 13.5253 313.61 418.441 770.943 771.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 700 0.001024 4096 160 1080 13584 2.73747 64.5956 104.721 172.097 172.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 450 3.2e-05 512 130 180 221184 67.138 13.1441 50.8499 412.211 543.615 543.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1210 6.4e-05 2048 320 4860 251136 52.8672 28.3153 3767.21 836.564 4685.13 4685.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 0.001024 2048 190 1020 9984 1.57926 1.47184 25.1326 101.319 129.575 129.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 0.000256 1024 230 1680 51840 6.26486 3.41402 128.575 104.764 243.148 243.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 0.000128 512 320 600 142848 5.39283 3.4153 63.1922 104.727 176.857 176.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 0.000128 1024 240 960 97536 15.5573 6.83693 150.001 209.384 381.94 382.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1910 0.000256 1024 100 420 76080 3.42554 36.4571 104.835 144.76 144.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 970 0.000512 512 210 480 28416 1.53059 0.8272 10.8244 26.1986 39.5087 39.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1500 6.4e-05 1024 320 780 267264 25.1721 13.5066 196.065 418.509 653.422 653.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 700 0.001024 4096 160 1080 13536 2.74054 41.5089 104.828 149.12 149.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 450 3.2e-05 512 130 180 221184 67.0996 13.1213 45.4306 412.239 538.166 538.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1210 6.4e-05 2048 320 4860 250368 52.8818 28.3238 2352.26 836.697 3270.33 3270.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 0.001024 2048 190 1020 9984 1.58672 1.47542 15.7272 101.446 120.308 120.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 0.000256 1024 230 1680 51456 6.24448 3.40333 80.3755 104.307 194.458 194.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 0.000128 512 320 600 142848 5.38909 3.41024 42.1819 104.765 155.872 155.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 0.000128 1024 240 960 96768 15.493 6.83264 92.8626 208.442 323.788 323.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1910 0.000256 1024 100 420 76032 3.41875 22.7181 104.835 131.014 131.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 970 0.000512 512 210 480 27648 1.52851 0.817152 6.99709 25.972 35.442 35.5597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1500 6.4e-05 1024 320 780 267264 25.1352 13.5086 160.527 417.822 617.164 617.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 700 0.001024 4096 160 1080 13392 2.72189 33.2104 104.278 140.257 140.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 450 3.2e-05 512 130 180 184320 67.5006 12.8265 38.2206 396.062 514.883 515.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1210 6.4e-05 2048 320 4860 248832 53.0537 28.3117 1920.16 835.338 2837.04 2837.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 0.001024 2048 190 1020 9792 1.58774 1.47002 12.6595 101.356 117.145 117.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 790 0.000256 1024 230 1680 50688 6.24282 3.38925 64.3789 103.936 178.076 178.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 0.000128 512 320 600 141696 5.40464 3.41203 33.6828 104.61 147.24 147.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 790 0.000128 1024 240 960 94464 15.583 6.8649 74.074 207.516 304.195 304.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1910 0.000256 1024 100 420 75888 3.42221 18.6943 104.78 126.942 127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 970 0.000512 512 210 480 27648 1.51632 0.80896 5.72 25.7661 33.9419 34.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1500 6.4e-05 1024 320 780 264192 25.239 13.4627 143.21 416.866 598.945 599.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 700 0.001024 4096 160 1080 13440 2.73062 30.5971 104.795 138.165 138.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 450 3.2e-05 512 130 180 196608 65.9992 12.8167 41.7447 396.168 517.001 517.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1210 6.4e-05 2048 320 4860 248832 52.8147 28.1571 1733.87 833.409 2648.41 2648.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 0.001024 2048 190 1020 9600 1.58013 1.46861 11.5404 100.177 114.836 114.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 790 0.000256 1024 230 1680 50688 6.2048 3.37715 58.3517 103.48 171.544 171.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 0.000128 512 320 600 141312 5.39677 3.40582 30.1941 104.378 143.508 143.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 790 0.000128 1024 240 960 95232 15.4049 6.80109 67.3616 206.55 296.273 296.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1910 0.000256 1024 100 420 75840 3.42301 16.7281 104.776 124.97 125.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 970 0.000512 512 210 480 27648 1.54694 0.837632 5.3609 26.0535 33.9278 34.0321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1500 6.4e-05 1024 320 780 264960 25.3028 13.5657 127.032 417.614 583.678 583.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 700 0.001024 4096 160 1080 13200 2.7095 25.4953 103.677 131.923 131.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 450 3.2e-05 512 130 180 184320 71.4415 13.1461 40.327 412.275 537.462 537.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1210 6.4e-05 2048 320 4860 249600 52.9553 28.3134 1506.81 834.904 2423.15 2423.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 0.001024 2048 190 1020 9600 1.58291 1.46912 43.2405 101.316 147.681 147.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 790 0.000256 1024 230 1680 49920 6.25024 3.3751 49.999 103.462 163.212 163.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 0.000128 512 320 600 142080 5.4033 3.41395 26.6172 104.581 140.141 140.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 790 0.000128 1024 240 960 92160 15.6716 6.81587 56.9453 206.446 286.032 286.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1910 0.000256 1024 100 420 75840 3.42058 14.5613 104.756 122.78 122.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 970 0.000512 512 210 480 26880 1.56243 0.837408 4.69002 26.0672 33.2811 33.3797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1500 6.4e-05 1024 320 780 267904 25.2771 13.538 297.365 418.381 754.726 754.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 700 0.001024 4096 160 1080 13608 2.74602 62.8972 104.877 170.562 170.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 450 3.2e-05 512 130 180 215040 68.2524 13.1993 45.8236 413.592 541.135 541.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1210 6.4e-05 2048 320 4860 250880 53.1051 28.3649 3586.33 836.453 4504.42 4504.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 0.001024 2048 190 1020 9968 1.58182 1.46874 23.6221 101.294 128.04 128.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 0.000256 1024 230 1680 51968 6.2832 3.42243 122.555 104.757 237.15 237.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 0.000128 512 320 600 142464 5.42205 3.4183 62.0805 104.715 175.763 175.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 0.000128 1024 240 960 97664 15.581 6.85229 141.618 209.281 373.491 373.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1910 0.000256 1024 100 420 76104 3.42998 34.3921 104.858 142.723 142.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 970 0.000512 512 210 480 28672 1.5384 0.833536 10.6447 26.332 39.4772 39.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1500 6.4e-05 1024 320 780 267008 25.2357 13.525 188.798 418.472 646.2 646.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 700 0.001024 4096 160 1080 13552 2.74637 40.8064 104.984 148.58 148.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 450 3.2e-05 512 130 180 200704 67.7821 13.049 39.5221 403.958 524.581 524.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1210 6.4e-05 2048 320 4860 250880 52.9829 28.2999 2277.11 836.619 3195.17 3195.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 0.001024 2048 190 1020 9856 1.57901 1.46432 14.9115 100.092 118.119 118.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 0.000256 1024 230 1680 51968 6.2767 3.4152 78.2114 105.28 193.311 193.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 0.000128 512 320 600 142464 5.39766 3.4129 39.9485 104.759 153.643 153.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 0.000128 1024 240 960 96768 15.621 6.8591 89.4553 209.36 321.457 321.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1910 0.000256 1024 100 420 76048 3.43235 21.7846 104.862 130.121 130.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 970 0.000512 512 210 480 27776 1.53798 0.821568 6.79923 26.0654 35.3491 35.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1500 6.4e-05 1024 320 780 266112 25.3394 14.7413 157.806 418.503 616.556 616.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 700 0.001024 4096 160 1080 13440 2.72733 33.6589 104.571 141.001 141.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 450 3.2e-05 512 130 180 172032 71.1539 13.056 33.1505 403.947 521.579 521.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1210 6.4e-05 2048 320 4860 249984 53.244 28.3335 1901.81 836.681 2820.23 2820.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 0.001024 2048 190 1020 9744 1.58109 1.46352 13.0394 99.9355 116.09 116.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 0.000256 1024 230 1680 51072 6.34128 3.42486 65.4766 104.895 180.264 180.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 0.000128 512 320 600 142464 5.42998 3.42387 33.7546 104.784 147.523 147.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 0.000128 1024 240 960 96768 15.6658 6.84131 75.3515 209.54 307.557 307.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1910 0.000256 1024 100 420 75936 3.42538 18.3889 104.777 126.633 126.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 970 0.000512 512 210 480 26880 1.5184 0.801376 5.58938 25.5052 33.5446 33.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1500 6.4e-05 1024 320 780 265216 25.37 13.5538 138.126 418.577 595.791 595.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 700 0.001024 4096 160 1080 13440 2.73226 28.1342 104.868 135.777 135.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 450 3.2e-05 512 130 180 172032 66.323 12.6213 31.3359 384.961 495.515 495.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1210 6.4e-05 2048 320 4860 250880 52.8939 28.3102 1678.52 836.844 2596.73 2596.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 0.001024 2048 190 1020 9856 1.58934 1.47667 11.1736 101.441 115.75 115.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 0.000256 1024 230 1680 50176 6.25811 3.38035 55.6275 103.773 169.168 169.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 0.000128 512 320 600 141568 5.42458 3.40998 29.1964 104.822 142.984 143.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 0.000128 1024 240 960 93184 15.6351 6.81427 63.498 207.088 293.196 293.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1910 0.000256 1024 100 420 75936 3.4351 15.9555 104.855 124.29 124.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 970 0.000512 512 210 480 26880 1.51741 0.799488 5.0945 25.5404 33.0793 33.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1500 6.4e-05 1024 320 780 264320 25.2558 13.4349 121.722 415.085 575.662 575.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 700 0.001024 4096 160 1080 13160 2.7095 25.7406 103.678 132.173 132.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 450 3.2e-05 512 130 180 143360 70.0373 12.6362 26.8395 384.844 494.622 494.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1210 6.4e-05 2048 320 4860 246400 53.0774 28.0889 1455.84 829.926 2367.09 2367.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 0.001024 2048 190 1020 9520 1.5831 1.46474 10.3824 99.9405 113.443 113.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 790 0.000256 1024 230 1680 49280 6.24698 3.34736 47.9735 102.656 160.354 160.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 0.000128 512 320 600 141120 5.39443 3.4112 25.8565 103.97 138.76 138.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 790 0.000128 1024 240 960 94080 15.3585 6.80141 57.0116 204.782 284.111 284.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1910 0.000256 1024 100 420 75880 3.42835 14.1491 104.866 122.483 122.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 970 0.000512 512 210 480 26880 1.55174 0.815104 4.60611 25.8817 32.9809 33.0997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1500 6.4e-05 1024 320 780 268288 25.2094 13.5148 283.791 419.484 742.167 742.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 700 0.001024 4096 160 1080 13568 2.73818 59.5436 104.808 167.134 167.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 450 3.2e-05 512 130 180 229376 67.2925 13.3284 33.0551 418.046 531.991 532.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1210 6.4e-05 2048 320 4860 250880 52.9891 28.3682 3319.87 838.653 4240.05 4240.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 0.001024 2048 190 1020 9984 1.58861 1.48541 22.9566 101.574 127.677 127.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 0.000256 1024 230 1680 51712 6.26269 3.41008 115.032 104.695 229.533 229.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 0.000128 512 320 600 142848 5.40333 3.41459 59.5986 104.994 173.54 173.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 0.000128 1024 240 960 97280 15.5121 6.82752 133.996 209.15 365.649 365.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1910 0.000256 1024 100 420 76096 3.43261 32.8647 104.964 141.306 141.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 970 0.000512 512 210 480 28160 1.54237 0.828416 9.88579 26.3202 38.7075 38.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1500 6.4e-05 1024 320 780 266240 25.2248 13.5061 190.929 418.071 647.899 648.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 700 0.001024 4096 160 1080 13440 2.73779 40.3516 104.532 147.664 147.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 450 3.2e-05 512 130 180 229376 67.5833 13.3325 41.1286 417.956 540.266 540.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1210 6.4e-05 2048 320 4860 249856 52.8811 28.4137 2204.55 835.823 3121.83 3121.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 0.001024 2048 190 1020 9728 1.57875 1.46518 15.4842 100 118.602 118.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 0.000256 1024 230 1680 51200 6.26131 3.41238 76.7858 104.749 191.339 191.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 0.000128 512 320 600 142336 5.38944 3.41232 40.3558 104.66 153.949 154.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 0.000128 1024 240 960 96256 15.6335 6.83213 90.1065 209.172 321.897 322.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1910 0.000256 1024 100 420 76032 3.43245 22.7087 104.926 131.111 131.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 970 0.000512 512 210 480 27648 1.56602 0.833536 6.95498 26.3536 35.8356 35.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1500 6.4e-05 1024 320 780 264192 25.2421 13.6917 157.832 416.583 613.512 613.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 700 0.001024 4096 160 1080 13440 2.7327 33.5729 104.718 141.067 141.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 450 3.2e-05 512 130 180 196608 66.066 12.8178 33.8153 395.824 508.79 508.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1210 6.4e-05 2048 320 4860 248832 52.8175 28.16 1818.14 832.826 2732.1 2732.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 0.001024 2048 190 1020 9600 1.58035 1.46963 12.8554 100.147 116.125 116.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 0.000256 1024 230 1680 50688 6.2007 3.37376 63.3358 103.414 176.452 176.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 0.000128 512 320 600 141312 5.39389 4.39834 33.2609 104.31 147.493 147.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 0.000128 1024 240 960 95232 15.4043 6.9479 73.9634 206.933 303.409 303.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1910 0.000256 1024 100 420 75840 3.42173 18.6204 104.715 126.799 126.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 970 0.000512 512 210 480 27648 1.53824 0.819296 5.87498 26.0342 34.3971 34.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1500 6.4e-05 1024 320 780 266240 25.2272 13.5066 147.69 418.377 604.969 605.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 700 0.001024 4096 160 1080 13312 2.72144 30.3636 104.463 137.591 137.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 450 3.2e-05 512 130 180 196608 66.0245 12.8073 33.7447 396.187 509.034 509.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1210 6.4e-05 2048 320 4860 249856 52.9357 28.2985 1643.57 836.416 2561.38 2561.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 0.001024 2048 190 1020 9216 1.56752 1.45626 11.2134 99.6703 113.98 114.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 0.000256 1024 230 1680 51200 6.28781 3.41984 58.4477 104.955 173.237 173.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 0.000128 512 320 600 141312 5.41738 3.41475 31.0228 104.785 144.765 144.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 0.000128 1024 240 960 94208 15.812 6.82765 68.0115 209.432 300.237 300.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1910 0.000256 1024 100 420 75776 3.42387 17.4244 104.792 125.685 125.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 970 0.000512 512 210 480 24576 1.53398 0.77824 4.9761 25.0716 32.4886 32.6029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1500 6.4e-05 1024 320 780 261120 25.1467 13.8508 131.736 412.56 583.459 583.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 700 0.001024 4096 160 1080 13120 2.70666 27.2179 103.673 133.642 133.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 450 3.2e-05 512 130 180 163840 67.2502 12.6177 27.9171 384.861 492.914 493.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1210 6.4e-05 2048 320 4860 245760 52.451 27.9276 1481.63 824.806 2386.97 2387.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 0.001024 2048 190 1020 9600 1.592 1.48413 11.4014 101.529 116.08 116.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 0.000256 1024 230 1680 48640 6.31338 3.37066 51.3193 103.565 164.696 164.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 0.000128 512 320 600 138240 5.37965 3.39472 27.4089 103.348 139.656 139.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 0.000128 1024 240 960 92160 15.663 6.79936 60.6204 206.548 289.785 289.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1910 0.000256 1024 100 420 75840 3.43245 16.0147 104.857 124.346 124.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 970 0.000512 512 210 480 25600 1.59283 0.822336 4.99242 26.1189 33.6542 33.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1500 6.4e-05 1024 320 768 266752 25.2476 13.5156 232.962 419.047 690.935 691.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 700 0.001024 4096 160 1024 13920 2.74448 49.6181 104.793 157.201 157.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 450 3.2e-05 512 130 192 196608 71.4468 13.3286 37.856 417.733 540.636 540.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1210 6.4e-05 2048 320 4864 251904 52.8006 28.2926 2933.23 837.778 3852.27 3852.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 0.001024 2048 190 1024 9920 1.5807 1.47661 33.8757 101.447 138.452 138.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 790 0.000256 1024 230 1728 50432 6.33613 3.42016 99.7589 104.898 214.543 214.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 0.000128 512 320 576 142336 5.40381 3.40624 49.157 104.875 162.971 163.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 790 0.000128 1024 240 960 98816 15.4327 7.80698 113.466 209.796 346.659 346.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1910 0.000256 1024 100 448 76000 3.43181 29.515 104.866 137.855 137.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 970 0.000512 512 210 512 28416 1.52995 0.851744 8.59344 26.2718 37.3717 37.4712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1500 6.4e-05 1024 320 768 266240 25.3391 13.5192 151.822 419.398 610.243 610.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 700 0.001024 4096 160 1024 13888 2.74362 32.4565 104.964 140.209 140.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 450 3.2e-05 512 130 192 196608 71.3393 13.3312 41.2553 417.955 544.157 544.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1210 6.4e-05 2048 320 4864 251904 52.8162 28.3117 1884.41 838.679 2804.38 2804.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 0.001024 2048 190 1024 9856 1.59101 1.48426 33.3052 101.865 138.321 138.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 790 0.000256 1024 230 1728 50176 6.33018 3.40701 63.9502 104.676 178.496 178.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 0.000128 512 320 576 142336 5.41872 3.41181 31.9101 104.968 145.838 145.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 790 0.000128 1024 240 960 98304 15.4299 6.85616 72.7313 209.105 304.278 304.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1910 0.000256 1024 100 448 75968 3.42835 19.2123 104.944 127.628 127.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 970 0.000512 512 210 512 28160 1.5423 0.829184 5.60438 26.3138 34.4205 34.5303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1500 6.4e-05 1024 320 768 265728 25.331 13.5089 159.884 418.357 617.25 617.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 700 0.001024 4096 160 1024 13824 2.7352 26.3409 104.706 133.824 133.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 450 3.2e-05 512 130 192 172032 73.1372 13.1276 36.3166 412.093 534.946 535.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1210 6.4e-05 2048 320 4864 250368 52.9046 28.3014 1551.2 836.467 2469.04 2469.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 630 0.001024 2048 190 1024 9792 1.57987 1.4807 33.7178 101.441 138.291 138.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 790 0.000256 1024 230 1728 49920 6.31139 3.39997 53.466 104.274 167.58 167.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1960 0.000128 512 320 576 142080 5.41056 3.41075 26.8527 104.721 140.522 140.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 790 0.000128 1024 240 960 96768 15.5028 6.82394 60.2051 208.268 290.957 291.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1910 0.000256 1024 100 448 75936 3.43027 16.0585 104.844 124.376 124.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 970 0.000512 512 210 512 27648 1.53405 0.817056 4.74317 25.9672 33.1879 33.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1500 6.4e-05 1024 320 768 264192 25.4468 13.5008 143.414 418.2 600.726 600.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 700 0.001024 4096 160 1024 13824 2.73062 22.9765 104.896 130.645 130.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 450 3.2e-05 512 130 192 196608 71.3841 13.3308 41.2657 418.09 544.343 544.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1210 6.4e-05 2048 320 4864 249856 52.8986 28.2628 1330.22 836.094 2247.63 2247.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 630 0.001024 2048 190 1024 9472 1.57427 1.47046 32.4908 100.011 135.614 135.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 790 0.000256 1024 230 1728 50176 6.33056 3.41085 46.1359 104.789 160.797 160.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1960 0.000128 512 320 576 141312 5.41475 3.40787 23.1441 104.696 136.79 136.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 790 0.000128 1024 240 960 98304 15.4333 6.83213 52.3153 209.359 284.095 284.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1910 0.000256 1024 100 448 75904 3.43142 13.8046 104.968 122.246 122.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 970 0.000512 512 210 512 27648 1.56256 0.830784 4.17226 26.3636 33.0564 33.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1500 6.4e-05 1024 320 768 266240 25.4029 13.6376 316.064 419.461 774.733 774.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 700 0.001024 4096 160 1024 13920 2.74637 66.4658 104.933 174.187 174.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 450 3.2e-05 512 130 192 204800 70.5108 13.3825 54.5352 419.41 558.108 558.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1210 6.4e-05 2048 320 4864 252160 52.9688 28.3725 3958.63 838.602 4878.74 4878.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 0.001024 2048 190 1024 9920 1.58714 1.47274 26.0577 101.758 130.949 131.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 790 0.000256 1024 230 1728 50560 6.35654 3.42426 135.275 105.006 250.19 250.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 0.000128 512 320 576 142400 5.43181 3.41965 65.2073 104.982 179.17 179.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 790 0.000128 1024 240 960 98560 15.5317 6.84307 153.288 209.81 385.629 385.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 0.000256 1024 100 448 76000 3.4304 40.2719 104.976 148.721 148.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 970 0.000512 512 210 512 28160 1.54198 0.826368 11.3588 26.1725 40.026 40.1449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1500 6.4e-05 1024 320 768 266240 25.3456 13.527 193.741 419.508 652.288 652.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 700 0.001024 4096 160 1024 13840 2.73408 40.6699 104.825 148.271 148.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 450 3.2e-05 512 130 192 184320 71.3923 13.1399 48.5631 412.556 545.92 546.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1210 6.4e-05 2048 320 4864 252160 52.8082 28.3442 2414.75 838.689 3334.76 3334.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 0.001024 2048 190 1024 9760 1.58515 1.46637 15.6324 101.362 120.118 120.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 790 0.000256 1024 230 1728 49920 6.29667 3.38765 81.9828 104.203 196.003 196.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 0.000128 512 320 576 142080 5.4271 3.41606 41.6488 105.005 155.624 155.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 790 0.000128 1024 240 960 98560 15.5059 6.84246 94.0775 209.859 326.441 326.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 0.000256 1024 100 448 75920 3.41974 24.6212 104.923 133.007 133.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 970 0.000512 512 210 512 27520 1.53648 0.83728 7.20301 25.9863 35.6853 35.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1500 6.4e-05 1024 320 768 264960 25.3409 13.5198 161.809 417.852 618.694 618.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 700 0.001024 4096 160 1024 13800 2.72525 34.249 104.724 141.743 141.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 450 3.2e-05 512 130 192 184320 71.4432 13.1605 46.2162 412.606 543.686 543.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1210 6.4e-05 2048 320 4864 249600 53.0465 28.3222 1977.31 835.419 2894.26 2894.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 0.001024 2048 190 1024 9600 1.57757 1.46509 47.7829 99.985 150.887 150.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 790 0.000256 1024 230 1728 49920 6.35894 3.40992 67.5705 104.686 182.154 182.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 0.000128 512 320 576 141120 5.42976 3.41814 33.7533 104.602 147.33 147.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 790 0.000128 1024 240 960 97920 15.4901 6.84032 76.5548 209.063 308.098 308.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 0.000256 1024 100 448 75840 3.42093 20.4262 104.87 128.761 128.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 970 0.000512 512 210 512 27840 1.53389 0.835584 6.10938 26.0066 34.6133 34.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1500 6.4e-05 1024 320 768 266240 25.3219 13.5092 140.647 419.624 599.269 599.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 700 0.001024 4096 160 1024 13760 2.73475 29.2212 104.718 136.718 136.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 450 3.2e-05 512 130 192 163840 74.0041 13.1329 39.8415 412.614 539.86 540.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1210 6.4e-05 2048 320 4864 250880 52.9178 28.3422 1704.75 838.925 2625.1 2625.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 0.001024 2048 190 1024 9600 1.57901 1.46365 47.8042 100.098 151.019 151.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 790 0.000256 1024 230 1728 48640 6.28477 3.36896 57.2371 103.447 170.467 170.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 0.000128 512 320 576 140800 5.38058 3.40816 29.2028 104.196 142.319 142.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 790 0.000128 1024 240 960 94720 15.445 6.80714 64.6763 206.532 293.617 293.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1910 0.000256 1024 100 448 75840 3.42221 17.4752 104.926 125.866 125.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 970 0.000512 512 210 512 26880 1.55245 0.836032 5.10861 26.234 33.8584 33.9598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1500 6.4e-05 1024 320 768 262400 25.4735 13.5025 126.999 417.002 583.143 583.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 700 0.001024 4096 160 1024 13600 2.7176 25.4782 104.051 132.29 132.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 450 3.2e-05 512 130 192 153600 74.9437 13.1639 47.4108 412.551 548.343 548.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1210 6.4e-05 2048 320 4864 249600 52.8629 28.2542 1549.43 833.806 2464.51 2464.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 630 0.001024 2048 190 1024 9600 1.58515 1.46659 48.9148 100.194 152.234 152.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 790 0.000256 1024 230 1728 48000 6.34147 3.37738 51.0092 103.48 164.333 164.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1960 0.000128 512 320 576 140800 5.432 3.41827 26.6186 104.417 140.013 140.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 790 0.000128 1024 240 960 96000 15.3782 6.81434 59.5585 206.539 288.442 288.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1910 0.000256 1024 100 448 75800 3.42218 16.1701 104.897 124.532 124.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 970 0.000512 512 210 512 27200 1.55885 0.821216 4.5448 26.0584 33.1071 33.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1500 6.4e-05 1024 320 768 265728 25.3365 13.5332 291.994 418.85 749.88 750.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 700 0.001024 4096 160 1024 13920 2.74637 61.4693 104.945 169.204 169.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 450 3.2e-05 512 130 192 184320 71.4874 13.1468 43.4005 412.417 540.72 540.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1210 6.4e-05 2048 320 4864 251136 52.8764 28.3816 3645.46 837.005 4563.9 4564.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 0.001024 2048 190 1024 9888 1.58099 1.47078 24.3796 101.353 128.858 128.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 0.000256 1024 230 1728 50304 6.32707 3.41402 125.355 104.814 240.035 240.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 0.000128 512 320 576 142080 5.41178 3.41267 60.0761 104.78 173.804 173.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 0.000128 1024 240 960 98304 15.4787 6.83613 142.07 209.413 373.955 374.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 0.000256 1024 100 448 75984 3.42934 37.3105 104.933 145.717 145.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 970 0.000512 512 210 512 28032 1.53901 0.826112 10.4654 26.2092 39.1666 39.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1500 6.4e-05 1024 320 768 265728 25.2893 13.8936 183.19 418.844 641.4 641.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 700 0.001024 4096 160 1024 13824 2.73882 38.103 104.824 145.709 145.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 450 3.2e-05 512 130 192 172032 72.9697 13.1223 36.2331 412.566 535.161 535.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1210 6.4e-05 2048 320 4864 250368 52.9282 28.3031 2273.69 837.372 3192.46 3192.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 0.001024 2048 190 1024 9792 1.58749 1.47866 14.9633 101.49 119.592 119.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 0.000256 1024 230 1728 49920 6.30752 3.40173 78.3351 104.394 192.565 192.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 0.000128 512 320 576 142080 5.40371 3.41165 40.0325 104.842 153.82 153.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 0.000128 1024 240 960 96768 15.489 6.82496 88.3153 208.504 319.286 319.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 0.000256 1024 100 448 75936 3.42835 23.5564 104.962 131.992 132.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 970 0.000512 512 210 512 27648 1.53683 0.819712 6.94406 26.0002 35.4263 35.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1500 6.4e-05 1024 320 768 264960 25.2802 13.5122 149.308 417.484 605.751 605.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 700 0.001024 4096 160 1024 13824 2.73702 31.402 104.878 139.06 139.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 450 3.2e-05 512 130 192 147456 72.1398 12.8227 31.0592 395.745 512.032 512.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1210 6.4e-05 2048 320 4864 248832 53.066 28.3029 1850.74 834.643 2766.92 2767.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 0.001024 2048 190 1024 9792 1.58211 1.47299 12.2783 101.32 116.726 116.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 790 0.000256 1024 230 1728 49536 6.28771 3.38906 63.6999 103.849 177.354 177.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 0.000128 512 320 576 141696 5.39904 3.40918 32.3157 104.521 145.771 145.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 790 0.000128 1024 240 960 96768 15.389 6.8329 71.835 207.449 301.661 301.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 0.000256 1024 100 448 75888 3.42835 19.2387 104.872 127.58 127.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 970 0.000512 512 210 512 26496 1.54589 0.811008 5.53875 25.7439 33.7628 33.8623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1500 6.4e-05 1024 320 768 264192 25.2446 13.4635 132.522 416.91 588.305 588.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 700 0.001024 4096 160 1024 13632 2.71571 27.9822 104.203 134.946 134.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 450 3.2e-05 512 130 192 147456 72.1931 12.8166 30.7066 396.15 512.136 512.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1210 6.4e-05 2048 320 4864 248832 52.8142 28.2757 1644.07 833.59 2558.91 2559.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 0.001024 2048 190 1024 9600 1.58298 1.46842 10.7431 100.178 114.046 114.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 790 0.000256 1024 230 1728 49152 6.26512 3.37574 55.7935 103.496 169.059 169.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 0.000128 512 320 576 141312 5.39382 3.40832 28.2876 104.393 141.611 141.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 790 0.000128 1024 240 960 95232 15.3946 6.80074 62.3966 206.58 291.335 291.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 0.000256 1024 100 448 75840 3.42874 16.9513 104.965 125.391 125.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 970 0.000512 512 210 512 27648 1.54016 0.820224 5.23846 26.0585 33.8032 33.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1500 6.4e-05 1024 320 768 264960 25.3096 13.5168 119.356 417.618 575.961 576.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 700 0.001024 4096 160 1024 13680 2.72464 24.5015 104.624 131.894 131.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 450 3.2e-05 512 130 192 184320 71.4072 13.1469 41.067 412.281 538.177 538.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1210 6.4e-05 2048 320 4864 249600 52.9804 28.307 1452.73 834.917 2369.1 2369.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 0.001024 2048 190 1024 9600 1.58925 1.47376 10.124 101.313 114.57 114.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 790 0.000256 1024 230 1728 48000 6.32605 3.3792 48.3916 103.457 161.678 161.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 0.000128 512 320 576 140160 5.45142 3.41197 25.2805 104.586 138.859 138.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 790 0.000128 1024 240 960 96000 15.33 6.8055 55.907 206.438 284.64 284.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 0.000256 1024 100 448 75600 3.42221 14.934 104.608 123.007 123.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 970 0.000512 512 210 512 26880 1.56118 0.837632 4.59254 26.0642 33.1842 33.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1500 6.4e-05 1024 320 768 266112 25.357 13.5332 273.095 418.372 730.523 730.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 700 0.001024 4096 160 1024 13888 2.7417 58.2796 104.744 165.809 165.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 450 3.2e-05 512 130 192 186368 71.6548 13.198 40.1056 413.581 538.81 539.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1210 6.4e-05 2048 320 4864 250880 53.0777 28.3814 3414.61 836.431 4332.66 4332.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 0.001024 2048 190 1024 9856 1.5872 1.46899 22.7329 101.289 127.15 127.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 0.000256 1024 230 1728 50176 6.35939 3.42275 116.176 105.683 231.769 231.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 0.000128 512 320 576 142016 5.43018 3.41837 57.8642 104.713 171.554 171.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 0.000128 1024 240 960 98560 15.5069 6.84858 132.752 209.275 364.54 364.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 0.000256 1024 100 448 75936 3.4193 34.8037 104.808 143.072 143.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 970 0.000512 512 210 512 28224 1.54784 0.835232 10.1732 26.3368 39.0199 39.1399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1500 6.4e-05 1024 320 768 265216 25.3816 13.5291 172.645 418.534 630.259 630.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 700 0.001024 4096 160 1024 13776 2.73654 36.382 104.572 143.734 143.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 450 3.2e-05 512 130 192 172032 71.2492 13.0492 34.4209 404.017 523.009 523.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1210 6.4e-05 2048 320 4864 250880 52.9773 28.3034 2169.21 836.738 3087.39 3087.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 0.001024 2048 190 1024 9632 1.58157 1.46979 14.5329 101.537 119.195 119.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 0.000256 1024 230 1728 50176 6.3528 3.41606 74.311 104.849 189.056 189.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 0.000128 512 320 576 141568 5.42461 3.41606 37.4977 104.771 151.236 151.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 0.000128 1024 240 960 98560 15.4676 6.83827 84.7677 209.403 316.635 316.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 0.000256 1024 100 448 75824 3.42554 22.1962 104.755 130.42 130.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 970 0.000512 512 210 512 27776 1.53654 0.8224 6.67027 26.073 35.2258 35.3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1500 6.4e-05 1024 320 768 266112 25.3617 13.5416 147.119 418.802 604.988 605.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 700 0.001024 4096 160 1024 13776 2.72774 31.3118 104.817 138.898 138.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 450 3.2e-05 512 130 192 172032 71.1625 13.0655 33.504 404.228 522.225 522.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1210 6.4e-05 2048 320 4864 249984 53.2272 28.3607 1824.65 837.273 2743.67 2743.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 0.001024 2048 190 1024 9408 1.58106 1.46624 12.3882 100.015 115.521 115.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 0.000256 1024 230 1728 49728 6.37581 3.42128 62.5927 104.971 177.49 177.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 0.000128 512 320 576 141120 5.45299 3.4161 31.6655 104.856 145.519 145.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 0.000128 1024 240 960 96768 15.672 6.84237 71.1805 209.602 303.454 303.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 0.000256 1024 100 448 75768 3.42406 18.8129 104.812 127.093 127.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 970 0.000512 512 210 512 26880 1.51843 0.798656 5.52029 25.5161 33.4788 33.5815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1500 6.4e-05 1024 320 768 265216 25.3625 13.5092 129.104 418.816 586.956 587.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 700 0.001024 4096 160 1024 13664 2.72102 27.0435 104.448 134.256 134.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 450 3.2e-05 512 130 192 114688 73.0847 12.6158 21.494 384.81 492.271 492.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1210 6.4e-05 2048 320 4864 250880 52.8938 28.3222 1608.63 836.921 2526.93 2527.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 0.001024 2048 190 1024 9408 1.59245 1.47661 10.4553 101.446 115.042 115.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 0.000256 1024 230 1728 48384 6.31299 3.39968 53.2241 103.782 166.85 166.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 0.000128 512 320 576 141568 5.41786 3.40867 27.712 104.829 141.495 141.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 0.000128 1024 240 960 96768 15.338 6.81354 62.2123 207.112 291.635 291.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1910 0.000256 1024 100 448 75712 3.42016 16.3707 104.737 124.569 124.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 970 0.000512 512 210 512 26880 1.51658 0.79872 4.9904 25.5384 32.9689 33.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1500 6.4e-05 1024 320 768 259840 25.5147 13.4296 112.331 415.146 566.585 566.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 700 0.001024 4096 160 1024 13440 2.70746 23.916 103.564 130.232 130.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 450 3.2e-05 512 130 192 143360 69.9594 12.6362 26.9271 384.894 494.688 494.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1210 6.4e-05 2048 320 4864 246400 53.111 28.2019 1400.46 830.173 2312.12 2312.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 0.001024 2048 190 1024 9520 1.58499 1.45798 9.60419 99.9438 112.662 112.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 790 0.000256 1024 230 1728 47040 6.3215 3.35405 46.0007 102.668 158.477 158.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 0.000128 512 320 576 138880 5.44246 3.4112 24.1385 103.983 137.103 137.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 790 0.000128 1024 240 960 94080 15.3648 6.79936 53.7951 204.814 280.93 281.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1910 0.000256 1024 100 448 75600 3.42208 14.455 104.678 122.599 122.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 970 0.000512 512 210 512 26880 1.55021 0.812928 4.6992 25.8843 33.0697 33.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1500 6.4e-05 1024 320 768 266240 25.3515 13.5145 271.808 419.453 730.288 730.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 700 0.001024 4096 160 1024 13888 2.74227 57.4721 104.887 165.142 165.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 450 3.2e-05 512 130 192 196608 71.1091 13.3356 29.8259 418.011 532.548 532.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1210 6.4e-05 2048 320 4864 251904 52.8716 28.7232 3303.6 838.586 4223.94 4224.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 0.001024 2048 190 1024 9856 1.58912 1.48691 22.871 101.577 127.593 127.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 0.000256 1024 230 1728 50176 6.32573 3.4057 114.198 104.685 228.741 228.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 0.000128 512 320 576 142336 5.4121 3.41405 58.1625 104.985 172.096 172.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 0.000128 1024 240 960 98304 15.4107 6.82803 130.957 209.132 362.482 362.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 0.000256 1024 100 448 75968 3.4263 34.7709 104.957 143.198 143.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 970 0.000512 512 210 512 28160 1.54166 0.831488 10.0411 26.3196 38.8561 38.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1500 6.4e-05 1024 320 768 264192 25.3793 13.4939 181.254 417.707 638.003 638.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 700 0.001024 4096 160 1024 13824 2.74432 38.8892 104.872 146.548 146.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 450 3.2e-05 512 130 192 196608 71.3882 13.3284 36.2649 417.599 538.848 539.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1210 6.4e-05 2048 320 4864 249856 52.9108 28.2726 2151.11 835.078 3067.54 3067.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 0.001024 2048 190 1024 9472 1.57888 1.46432 14.7733 99.9534 117.84 117.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 0.000256 1024 230 1728 50176 6.33072 3.41053 75.7638 104.658 190.292 190.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 0.000128 512 320 576 141312 5.41475 3.41264 38.757 104.567 152.28 152.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 0.000128 1024 240 960 98304 15.4284 6.82989 87.8648 208.998 319.277 319.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 0.000256 1024 100 448 75904 3.42794 23.7482 104.836 132.056 132.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 970 0.000512 512 210 512 27648 1.56374 0.833536 6.86618 26.3397 35.7297 35.8468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1500 6.4e-05 1024 320 768 264192 25.2096 13.4697 150.184 416.58 605.609 605.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 700 0.001024 4096 160 1024 13632 2.71181 31.1744 104.124 138.053 138.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 450 3.2e-05 512 130 192 147456 72.2949 12.8264 26.3344 395.831 507.553 507.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1210 6.4e-05 2048 320 4864 248832 52.8173 28.1506 1769.02 833.155 2683.31 2683.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 0.001024 2048 190 1024 9600 1.57901 1.47046 12.3785 100.138 115.638 115.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 0.000256 1024 230 1728 49152 6.26362 3.37482 61.967 103.412 175.145 175.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 0.000128 512 320 576 141312 5.39725 3.40182 32.0024 104.314 145.243 145.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 0.000128 1024 240 960 95232 15.4117 6.80141 70.5079 206.411 299.285 299.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 0.000256 1024 100 448 75840 3.4304 19.5602 104.881 127.914 127.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 970 0.000512 512 210 512 27648 1.53818 0.821152 5.90224 26.0388 34.4277 34.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1500 6.4e-05 1024 320 768 262144 25.5101 13.5007 137.521 418.331 595.026 595.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 700 0.001024 4096 160 1024 13568 2.71155 29.1841 104.198 136.137 136.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 450 3.2e-05 512 130 192 131072 73.7681 12.8143 23.1913 396.143 506.186 506.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1210 6.4e-05 2048 320 4864 249856 52.9451 28.3996 1603.35 836.337 2521.19 2521.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 0.001024 2048 190 1024 9216 1.56861 1.46173 11.5895 99.6684 114.359 114.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 0.000256 1024 230 1728 49152 6.37376 3.41606 57.223 104.943 172.087 172.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 0.000128 512 320 576 141312 5.42282 3.40656 29.692 104.773 143.421 143.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 0.000128 1024 240 960 98304 15.4753 6.82893 67.258 209.39 299.109 299.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1910 0.000256 1024 100 448 75776 3.4304 18.135 104.959 126.566 126.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 970 0.000512 512 210 512 24576 1.53318 0.779648 5.09523 25.068 32.606 32.7203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1500 6.4e-05 1024 320 768 261120 25.1543 13.3405 125.762 412.909 577.325 577.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 700 0.001024 4096 160 1024 13440 2.7039 25.8656 103.848 132.46 132.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 450 3.2e-05 512 130 192 81920 76.5364 12.6173 15.0267 385.183 489.626 489.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1210 6.4e-05 2048 320 4864 245760 52.4597 27.9265 1442.79 825.506 2348.84 2348.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 0.001024 2048 190 1024 9600 1.59414 1.48077 11.7085 101.574 116.431 116.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 0.000256 1024 230 1728 48640 6.29846 3.38822 52.2576 103.649 165.725 165.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 0.000128 512 320 576 138240 5.38106 3.39354 26.548 103.439 138.889 139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 0.000128 1024 240 960 92160 15.6678 6.8 58.0258 206.721 287.371 287.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1910 0.000256 1024 100 448 75520 3.42205 16.7315 104.694 124.889 124.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 970 0.000512 512 210 512 25600 1.59462 0.825344 4.92701 26.1416 33.6138 33.7312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1500 6.4e-05 1024 320 768 258048 25.3074 13.3458 118.668 412.961 570.451 570.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 700 0.001024 4096 160 1024 13440 2.71302 26.4505 104.184 133.389 133.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 450 3.2e-05 512 130 192 98304 77.2957 12.8212 17.8463 396.189 504.417 504.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1210 6.4e-05 2048 320 4864 245760 52.5042 28.2379 1341.21 825.618 2247.73 2247.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 0.001024 2048 190 1024 8448 1.54582 1.42147 10.2133 97.5853 110.837 110.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 0.000256 1024 230 1728 49152 6.28448 3.37645 49.2402 103.73 162.759 162.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 0.000128 512 320 576 138240 5.38122 3.39418 24.8961 103.47 137.269 137.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 0.000128 1024 240 960 92160 15.6723 7.46086 55.0558 206.799 285.141 285.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1910 0.000256 1024 100 448 75648 3.4304 15.9972 104.944 124.414 124.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 970 0.000512 512 210 512 24576 1.54547 0.785952 4.48192 25.1523 32.0938 32.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1500 6.4e-05 1024 320 768 263680 25.6206 13.527 381.287 419.584 840.191 840.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 700 0.001024 4096 160 1024 13952 2.72998 87.3128 104.97 195.056 195.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 450 3.2e-05 512 130 256 200704 70.8803 13.3448 68.0201 417.978 570.501 570.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1210 6.4e-05 2048 320 4864 249856 53.1389 28.328 2918.28 838.456 3838.37 3838.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 630 0.001024 2048 190 1024 9088 1.58106 1.48246 36.1062 101.531 140.775 140.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 790 0.000256 1024 230 1792 48384 6.44064 3.41606 98.2605 104.966 213.213 213.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1960 0.000128 512 320 640 140288 5.46486 3.41472 54.787 104.953 168.752 168.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 790 0.000128 1024 240 1024 96000 15.722 6.87504 179.492 209.753 412.005 412.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1910 0.000256 1024 100 512 75712 3.42448 51.9073 104.946 160.324 160.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 970 0.000512 512 210 512 25344 1.6153 0.833152 12.9394 26.3718 41.8879 41.9992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1500 6.4e-05 1024 320 768 263680 25.4813 13.5864 263.019 419.449 721.699 721.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 700 0.001024 4096 160 1024 13920 2.74221 55.7791 104.893 163.456 163.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 450 3.2e-05 512 130 256 196608 71.4414 13.3237 54.0922 418.056 557.187 557.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1210 6.4e-05 2048 320 4864 249856 53.0436 28.3361 3281.05 838.578 4201.18 4201.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 0.001024 2048 190 1024 9024 1.57837 1.4807 32.7412 101.491 137.364 137.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 790 0.000256 1024 230 1792 48384 6.42813 3.4159 112.25 104.999 227.226 227.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 0.000128 512 320 640 140288 5.45357 3.41178 57.902 104.97 171.866 171.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 790 0.000128 1024 240 1024 95744 15.6902 6.83254 130.407 209.87 362.955 363.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1910 0.000256 1024 100 512 75680 3.42112 38.0641 104.936 146.464 146.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 970 0.000512 512 210 512 25088 1.61539 0.850016 8.94915 26.3035 37.8453 37.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1500 6.4e-05 1024 320 768 263168 25.5508 13.5131 170.714 419.154 629.099 629.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 700 0.001024 4096 160 1024 13888 2.7433 36.2865 104.917 143.988 144.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 450 3.2e-05 512 130 256 196608 71.39 13.3243 51.0792 417.714 553.784 553.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1210 6.4e-05 2048 320 4864 249856 53.1451 28.3245 2127.3 838.003 3046.95 3047.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 0.001024 2048 190 1024 8960 1.58749 1.48182 32.0961 101.536 136.775 136.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 790 0.000256 1024 230 1792 48128 6.4273 3.4055 72.4781 104.614 187.059 187.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 0.000128 512 320 640 140288 5.46672 3.41165 39.6762 104.913 153.596 153.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 790 0.000128 1024 240 1024 95232 15.6761 6.83075 85.2848 208.988 316.938 317.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1910 0.000256 1024 100 512 75648 3.42435 24.8627 104.851 133.181 133.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 970 0.000512 512 210 512 25088 1.61475 0.849632 6.14419 26.2975 35.0347 35.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1500 6.4e-05 1024 320 768 262656 25.511 13.51 139.823 418.439 597.457 597.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 700 0.001024 4096 160 1024 13824 2.7239 28.6425 104.619 136.03 136.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 450 3.2e-05 512 130 256 172032 73.1345 13.1287 51.2354 412.166 549.942 550.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1210 6.4e-05 2048 320 4864 248832 53.1647 28.3436 1719.05 836.56 2637.28 2637.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 0.001024 2048 190 1024 8832 1.58755 1.47574 30.826 101.442 135.404 135.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 790 0.000256 1024 230 1792 47616 6.41738 3.40096 58.68 104.292 172.919 173.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 0.000128 512 320 640 139776 5.46074 3.40992 32.1493 104.742 145.891 145.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 790 0.000128 1024 240 1024 93696 15.7507 6.82563 67.3943 208.306 298.439 298.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1910 0.000256 1024 100 512 75552 3.42221 20.1932 104.747 128.403 128.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 970 0.000512 512 210 512 24576 1.60672 0.817184 5.04278 25.984 33.5749 33.6872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1500 6.4e-05 1024 320 768 262144 25.5035 13.6799 125.524 417.872 582.744 582.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 700 0.001024 4096 160 1024 13824 2.73005 26.0301 104.806 133.61 133.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 450 3.2e-05 512 130 256 196608 71.4396 13.3293 59.389 417.763 562.194 562.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1210 6.4e-05 2048 320 4864 247808 53.2304 28.2628 1531.42 835.421 2448.5 2448.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 630 0.001024 2048 190 1024 8704 1.56893 1.47197 31.5535 99.9666 134.637 134.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 790 0.000256 1024 230 1792 48128 6.4399 3.41088 52.6002 104.703 167.284 167.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1960 0.000128 512 320 640 139264 5.46995 3.41165 28.011 104.607 141.629 141.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 790 0.000128 1024 240 1024 94208 15.7783 6.86618 61.6879 209.072 293.564 293.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1910 0.000256 1024 100 512 75520 3.42579 17.8258 104.769 126.064 126.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 970 0.000512 512 210 512 24576 1.63046 0.833184 4.66147 26.3388 33.5962 33.7105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1500 6.4e-05 1024 320 768 263680 25.5285 13.5168 153.188 419.572 611.978 612.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 700 0.001024 4096 160 1024 13760 2.72592 25.1767 104.708 132.654 132.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 450 3.2e-05 512 130 256 163840 74.2174 13.1297 49.2585 412.57 549.445 549.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1210 6.4e-05 2048 320 4864 248320 53.431 28.3657 1407.87 838.829 2328.65 2328.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 630 0.001024 2048 190 1024 8640 1.5687 1.4679 31.5686 100.093 134.771 134.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 790 0.000256 1024 230 1792 46080 6.40816 3.36675 46.9287 103.437 160.269 160.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1960 0.000128 512 320 640 138240 5.44829 3.40717 26.23 104.194 139.406 139.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 790 0.000128 1024 240 1024 92160 15.6423 6.80182 55.1334 206.509 284.243 284.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1910 0.000256 1024 100 512 75520 3.42182 16.4237 104.882 124.772 124.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 970 0.000512 512 210 512 24320 1.61088 0.817184 4.47082 26.0351 33.0626 33.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1500 6.4e-05 1024 320 768 261120 25.4998 13.4599 142.03 416.513 597.669 597.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 700 0.001024 4096 160 1024 13632 2.71565 22.6447 104.103 129.506 129.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 450 3.2e-05 512 130 256 147456 72.2548 12.8143 44.1692 395.767 525.28 525.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1210 6.4e-05 2048 320 4864 245760 53.3338 28.2604 1288.23 832.722 2202.7 2202.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 630 0.001024 2048 190 1024 8448 1.5792 1.47181 30.6051 100.133 133.863 133.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 790 0.000256 1024 230 1792 46080 6.41686 3.3703 43.3536 103.395 156.665 156.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1960 0.000128 512 320 640 138240 5.46381 3.40624 23.9354 104.295 137.228 137.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 790 0.000128 1024 240 1024 92160 15.671 6.8055 51.1364 206.575 280.345 280.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1910 0.000256 1024 100 512 75456 3.4247 15.5125 104.745 123.726 123.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 970 0.000512 512 210 512 24576 1.61133 0.820768 3.94646 26.0355 32.543 32.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1500 6.4e-05 1024 320 768 261632 25.6314 13.5067 139.112 418.573 596.989 597.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 700 0.001024 4096 160 1024 13664 2.72205 22.1481 104.439 129.354 129.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 450 3.2e-05 512 130 256 114688 73.2166 12.624 34.4381 384.765 505.313 505.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1210 6.4e-05 2048 320 4864 247296 53.5504 28.3127 1217.76 836.839 2136.63 2136.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 630 0.001024 2048 190 1024 8512 1.57827 1.47818 30.9662 101.442 135.536 135.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 790 0.000256 1024 230 1792 46592 6.4209 3.3833 40.6131 103.769 154.315 154.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1960 0.000128 512 320 640 139776 5.4663 3.40787 23.0697 104.82 136.891 137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 790 0.000128 1024 240 1024 93184 15.6297 6.8096 49.1423 207.089 278.827 278.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1910 0.000256 1024 100 512 75488 3.41667 14.2415 104.826 122.527 122.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 970 0.000512 512 210 512 23296 1.60106 0.79856 3.97254 25.5368 32.0376 32.1468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1500 6.4e-05 1024 320 768 262144 25.5695 13.5018 132.396 417.966 589.598 589.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 700 0.001024 4096 160 1024 13568 2.71517 20.9142 104.106 127.778 127.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 450 3.2e-05 512 130 256 131072 73.9152 12.8142 39.3301 395.816 522.144 522.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1210 6.4e-05 2048 320 4864 245760 53.6501 28.274 1153.1 835.703 2070.89 2071.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 630 0.001024 2048 190 1024 8192 1.57008 1.45203 29.5118 99.6216 132.229 132.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 790 0.000256 1024 230 1792 47104 6.49155 3.40992 39.3884 104.852 154.27 154.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1960 0.000128 512 320 640 139264 5.47456 3.41402 21.2319 104.68 134.932 135.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 790 0.000128 1024 240 1024 94208 15.8017 6.82419 48.5622 209.212 280.559 280.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1910 0.000256 1024 100 512 75264 3.41882 13.8752 104.575 121.913 121.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 970 0.000512 512 210 512 22528 1.58272 0.778304 3.89725 25.0464 31.4292 31.5377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1500 6.4e-05 1024 320 780 265216 25.4491 13.5076 399.416 418.632 857.178 857.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 700 0.001024 4096 160 1080 13440 2.72262 87.8559 104.883 195.507 195.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 450 3.2e-05 512 130 180 172032 66.4186 12.6177 35.4557 384.827 499.594 499.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1210 6.4e-05 2048 320 4860 250880 52.9275 28.3031 1134.61 837.124 2053.14 2053.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 0.001024 2048 190 1020 9856 1.57741 1.48698 34.8044 101.443 139.387 139.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 790 0.000256 1024 230 1680 50176 6.25494 3.37795 38.0803 103.783 151.628 151.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1960 0.000128 512 320 600 141568 5.42179 3.40957 24.45 104.839 138.248 138.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 790 0.000128 1024 240 960 93184 15.6188 6.81312 60.3091 207.112 290.015 290.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1910 0.000256 1024 100 420 75936 3.43178 46.232 104.864 154.572 154.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 970 0.000512 512 210 480 26880 1.51622 0.802176 3.59555 25.5428 31.5879 31.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1500 6.4e-05 1024 320 768 265216 25.438 13.5109 377.896 418.924 835.941 836.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 700 0.001024 4096 160 1024 13664 2.70784 83.9547 104.522 191.23 191.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 450 3.2e-05 512 130 192 114688 73.2163 12.6177 24.0339 385.082 495.217 495.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1210 6.4e-05 2048 320 4864 250880 52.8837 28.4833 1112.28 837.499 2031.3 2031.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 0.001024 2048 190 1024 9408 1.57334 1.4807 32.4708 101.485 137.08 137.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 790 0.000256 1024 230 1728 48384 6.33626 3.38125 37.3547 103.856 151.054 151.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1960 0.000128 512 320 576 141568 5.42931 3.40586 19.3 104.903 133.163 133.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 790 0.000128 1024 240 960 96768 15.3489 6.83693 59.41 208.505 290.254 290.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1910 0.000256 1024 100 448 75712 3.42016 49.5186 104.812 157.793 157.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 970 0.000512 512 210 512 26880 1.52381 0.797248 3.60867 25.5635 31.6206 31.7321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1500 6.4e-05 1024 320 750 259840 25.5912 13.4328 385.463 415.149 839.808 839.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 700 0.001024 4096 160 1050 13440 2.70746 84.6242 104.317 191.694 191.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 450 3.2e-05 512 130 200 71680 77.9504 12.6296 17.3808 384.898 493.126 493.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1210 6.4e-05 2048 320 4850 246400 53.1035 28.1068 1116.48 829.981 2027.84 2027.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 0.001024 2048 190 1000 9520 1.57302 1.46739 32.7087 99.9489 135.772 135.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 790 0.000256 1024 230 1700 49280 6.24451 3.3512 38.3557 102.671 150.753 150.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1960 0.000128 512 320 600 141120 5.39117 3.41216 20.1054 103.979 133.019 133.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 790 0.000128 1024 240 950 94080 15.3669 6.81923 60.0422 204.806 287.193 287.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1910 0.000256 1024 100 400 75880 3.42221 45.2487 104.758 153.474 153.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 970 0.000512 512 210 500 26880 1.55258 0.816768 3.56803 25.886 31.9486 32.0593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1500 6.4e-05 1024 320 768 259840 25.5783 13.4316 400.584 414.995 854.75 854.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 700 0.001024 4096 160 1056 13440 2.71565 86.1364 104.46 193.354 193.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 450 3.2e-05 512 130 192 71680 77.979 12.6308 17.0237 384.753 492.655 492.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1210 6.4e-05 2048 320 4848 246400 53.1121 28.0681 1111.07 829.667 2022.07 2022.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 0.001024 2048 190 1008 9520 1.57968 1.46432 33.4404 99.9396 136.496 136.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 790 0.000256 1024 230 1680 49280 6.24656 3.34922 37.564 102.633 149.92 150.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1960 0.000128 512 320 576 141120 5.38467 3.408 23.8145 103.943 136.679 136.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 790 0.000128 1024 240 960 94080 15.3707 6.80957 58.9675 204.736 286.041 286.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1910 0.000256 1024 100 432 75600 3.41901 48.4147 104.542 156.419 156.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 970 0.000512 512 210 480 26880 1.55261 0.817152 3.39795 25.8748 31.7684 31.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1500 6.4e-05 1024 320 736 266240 25.3436 13.4985 377.873 417.856 834.736 834.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 700 0.001024 4096 160 1024 13824 2.7231 84.2229 104.81 191.8 191.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 450 3.2e-05 512 130 192 196608 71.5906 13.3307 42.3818 417.749 545.325 545.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1210 6.4e-05 2048 320 4832 249856 52.9515 28.475 1286.29 835.403 2203.28 2203.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 0.001024 2048 190 992 10240 1.56554 1.47046 33.5455 99.9678 136.623 136.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 790 0.000256 1024 230 1696 51200 6.28717 3.40877 44.1563 104.697 158.676 158.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1960 0.000128 512 320 576 142336 5.39472 3.41402 26.3494 104.606 139.888 140.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 790 0.000128 1024 240 960 100352 15.2784 6.82752 67.4583 209.064 298.784 298.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1910 0.000256 1024 100 416 76032 3.41402 45.1111 104.851 153.417 153.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 970 0.000512 512 210 480 29696 1.51066 0.835136 11.2438 26.3458 40.0644 40.1721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1500 6.4e-05 1024 320 736 261120 25.1256 13.738 244.326 412.863 696.218 696.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 700 0.001024 4096 160 1024 13440 2.71565 120.172 104.625 227.552 227.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 450 3.2e-05 512 130 192 122880 78.0552 13.1342 37.1886 412.436 541.082 541.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1210 6.4e-05 2048 320 4832 245760 52.4371 28.0371 1919.17 825.236 2825.04 2825.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 630 0.001024 2048 190 992 8640 1.52781 1.41747 42.7487 97.2905 143.056 143.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 790 0.000256 1024 230 1696 49920 6.2649 3.3857 66.3152 103.779 179.872 179.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1960 0.000128 512 320 576 138240 5.38762 3.39558 32.0825 103.939 144.932 145.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 790 0.000128 1024 240 960 92160 15.6801 6.82186 85.6785 206.764 315.101 315.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1910 0.000256 1024 100 416 75360 3.41002 18.8327 104.408 126.693 126.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 970 0.000512 512 210 480 26880 1.57149 0.827392 5.69526 26.229 34.4499 34.5569
