0.6
2019.2
Nov  6 2019
21:57:16
C:/code/hub/vivado_pro/Test/Test.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sim_1/new/sim_multiCycleCPU.v,1667723316,verilog,,,,sim_multiCycleCPU,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/ALU.v,1666515594,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/DR.v,,ALU,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/DR.v,1667725948,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/IR.v,,DR,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/IR.v,1666515604,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/PC.v,,IR,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/PC.v,1666515610,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/changeState.v,,PC,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/changeState.v,1669096391,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v,,changeState,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v,1666515012,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlUnit.v,,controlSign,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlUnit.v,1666515893,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v,,controlUnit,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v,1666515407,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/instructionMemory.v,,dataMemory,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/instructionMemory.v,1669014826,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/multiCycleCPU.v,,instructionMemory,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/multiCycleCPU.v,1666515511,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux.v,,multiCycleCPU,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux.v,1666515592,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux2to1.v,,mux,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux2to1.v,1666515601,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux3to1.v,,mux2to1,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux3to1.v,1666515598,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/registerFile.v,,mux3to1,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/registerFile.v,1666515520,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/signZeroExtend.v,,registerFile,,,,,,,,
C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/signZeroExtend.v,1666515587,verilog,,C:/code/hub/vivado_pro/Test/Test.srcs/sim_1/new/sim_multiCycleCPU.v,,signZeroExtend,,,,,,,,
