set tool_name "Custom Verilog HDL"
set corner_file_list {
	{{"Slow Model"} {problem5b_18101707.vo problem5b_18101707_v.sdo}}
}
