/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:58 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_GENET_1_EXT_H__
#define BCHP_GENET_1_EXT_H__

/***************************************************************************
 *GENET_1_EXT
 ***************************************************************************/
#define BCHP_GENET_1_EXT_EPHY_CNTRL              0x00b80080 /* [RW] EPHY Power Management Register */
#define BCHP_GENET_1_EXT_EPHY_STATUS             0x00b80084 /* [RO] ENDT EMCG Control Register */
#define BCHP_GENET_1_EXT_TEST_CNTRL              0x00b80088 /* [RW] Test Control Register */
#define BCHP_GENET_1_EXT_RGMII_OOB_CNTRL         0x00b8008c /* [RW] RGMII OOB Control Register */
#define BCHP_GENET_1_EXT_RGMII_IB_STATUS         0x00b80090 /* [RW] RGMII InBand Status Register */
#define BCHP_GENET_1_EXT_RGMII_LED_CNTRL         0x00b80094 /* [RW] RGMII LED Control Register */
#define BCHP_GENET_1_EXT_CLOCK_SEL_CNTRL         0x00b80098 /* [RW] GENET CORE CLOCK and GMII CLOCK SELECT Control Register */
#define BCHP_GENET_1_EXT_GPHY_CNTRL              0x00b8009c /* [RW] GPHY Control Register */
#define BCHP_GENET_1_EXT_GPHY_STATUS             0x00b800a0 /* [RO] GPHY Status Register */
#define BCHP_GENET_1_EXT_RGMII_RX_CLOCK_DELAY_CNTRL 0x00b800a4 /* [RW] RGMII port RX Clock Delay Control Register */
#define BCHP_GENET_1_EXT_RGMII_ATE_RX_CNTRL_EXP_DATA 0x00b800a8 /* [RW] RGMII port ATE RX Control and Expected Data Register */
#define BCHP_GENET_1_EXT_RGMII_ATE_RX_EXP_DATA_1 0x00b800ac /* [RW] RGMII port ATE RX Expected Data 1 Register */
#define BCHP_GENET_1_EXT_RGMII_ATE_RX_STATUS_0   0x00b800b0 /* [RO] RGMII port ATE RX Status 0 Register */
#define BCHP_GENET_1_EXT_RGMII_ATE_RX_STATUS_1   0x00b800b4 /* [RO] RGMII port ATE RX Status 1 Register */
#define BCHP_GENET_1_EXT_RGMII_ATE_TX_CNTRL      0x00b800b8 /* [RW] RGMII port ATE TX Control Register */
#define BCHP_GENET_1_EXT_RGMII_ATE_TX_DATA_0     0x00b800bc /* [RW] RGMII port ATE TX Data 0 Register */
#define BCHP_GENET_1_EXT_RGMII_ATE_TX_DATA_1     0x00b800c0 /* [RW] RGMII port ATE TX Data 1 Register */
#define BCHP_GENET_1_EXT_RGMII_ATE_TX_DATA_2     0x00b800c4 /* [RW] RGMII port ATE TX Data 2 Register */
#define BCHP_GENET_1_EXT_RGMII_TX_DELAY_CNTRL_0  0x00b800c8 /* [RW] RGMII Append TX Delay Control 0 Register */
#define BCHP_GENET_1_EXT_RGMII_TX_DELAY_CNTRL_1  0x00b800cc /* [RW] RGMII Append TX Delay Control 1 Register */
#define BCHP_GENET_1_EXT_RGMII_RX_DELAY_CNTRL_0  0x00b800d0 /* [RW] RGMII Append RX Delay Control 0 Register */
#define BCHP_GENET_1_EXT_RGMII_RX_DELAY_CNTRL_1  0x00b800d4 /* [RW] RGMII Append RX Delay Control 1 Register */
#define BCHP_GENET_1_EXT_RGMII_RX_DELAY_CNTRL_2  0x00b800d8 /* [RW] RGMII Append RX Delay Control 2 Register */

#endif /* #ifndef BCHP_GENET_1_EXT_H__ */

/* End of File */
