Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCplus4
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.ImmediateGen
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.and_g
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.RISC_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
