"use strict";(self.webpackChunk=self.webpackChunk||[]).push([[772],{3905:(e,t,a)=>{a.d(t,{Zo:()=>d,kt:()=>m});var n=a(67294);function i(e,t,a){return t in e?Object.defineProperty(e,t,{value:a,enumerable:!0,configurable:!0,writable:!0}):e[t]=a,e}function o(e,t){var a=Object.keys(e);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);t&&(n=n.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),a.push.apply(a,n)}return a}function r(e){for(var t=1;t<arguments.length;t++){var a=null!=arguments[t]?arguments[t]:{};t%2?o(Object(a),!0).forEach((function(t){i(e,t,a[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(a)):o(Object(a)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(a,t))}))}return e}function l(e,t){if(null==e)return{};var a,n,i=function(e,t){if(null==e)return{};var a,n,i={},o=Object.keys(e);for(n=0;n<o.length;n++)a=o[n],t.indexOf(a)>=0||(i[a]=e[a]);return i}(e,t);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(n=0;n<o.length;n++)a=o[n],t.indexOf(a)>=0||Object.prototype.propertyIsEnumerable.call(e,a)&&(i[a]=e[a])}return i}var s=n.createContext({}),p=function(e){var t=n.useContext(s),a=t;return e&&(a="function"==typeof e?e(t):r(r({},t),e)),a},d=function(e){var t=p(e.components);return n.createElement(s.Provider,{value:t},e.children)},c="mdxType",u={inlineCode:"code",wrapper:function(e){var t=e.children;return n.createElement(n.Fragment,{},t)}},h=n.forwardRef((function(e,t){var a=e.components,i=e.mdxType,o=e.originalType,s=e.parentName,d=l(e,["components","mdxType","originalType","parentName"]),c=p(a),h=i,m=c["".concat(s,".").concat(h)]||c[h]||u[h]||o;return a?n.createElement(m,r(r({ref:t},d),{},{components:a})):n.createElement(m,r({ref:t},d))}));function m(e,t){var a=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var o=a.length,r=new Array(o);r[0]=h;var l={};for(var s in t)hasOwnProperty.call(t,s)&&(l[s]=t[s]);l.originalType=e,l[c]="string"==typeof e?e:i,r[1]=l;for(var p=2;p<o;p++)r[p]=a[p];return n.createElement.apply(null,r)}return n.createElement.apply(null,a)}h.displayName="MDXCreateElement"},8002:(e,t,a)=>{a.r(t),a.d(t,{assets:()=>d,contentTitle:()=>s,default:()=>m,frontMatter:()=>l,metadata:()=>p,toc:()=>c});var n=a(87462),i=a(63366),o=(a(67294),a(3905)),r=["components"],l={id:"CytonSpecs",title:"Cyton Specs"},s=void 0,p={unversionedId:"Cyton/CytonSpecs",id:"Cyton/CytonSpecs",title:"Cyton Specs",description:"BUY IT!",source:"@site/docs/Cyton/02-Cyton.md",sourceDirName:"Cyton",slug:"/Cyton/CytonSpecs",permalink:"/Cyton/CytonSpecs",draft:!1,editUrl:"https://github.com/OpenBCI/Documentation/edit/master/website/docs/Cyton/02-Cyton.md",tags:[],version:"current",lastUpdatedAt:1679086370,formattedLastUpdatedAt:"Mar 17, 2023",sidebarPosition:2,frontMatter:{id:"CytonSpecs",title:"Cyton Specs"},sidebar:"docs",previous:{title:"Cyton Board",permalink:"/Cyton/CytonLanding"},next:{title:"Cyton Data Format",permalink:"/Cyton/CytonDataFormat"}},d={},c=[{value:"BUY IT!",id:"buy-it",level:2},{value:"OpenBCI Cyton Board",id:"openbci-cyton-board",level:2},{value:"Cyton Board Specs:",id:"cyton-board-specs",level:3},{value:"Breakout pins:",id:"breakout-pins",level:3},{value:"Push Buttons",id:"push-buttons",level:3},{value:"Slide Switch",id:"slide-switch",level:3},{value:"OpenBCI Cyton Board Circuit Schematic",id:"openbci-cyton-board-circuit-schematic",level:3},{value:"Cyton Board PCB Layer Images",id:"cyton-board-pcb-layer-images",level:3},{value:"Cyton Board PCB Files",id:"cyton-board-pcb-files",level:3},{value:"OpenBCI USB DONGLE",id:"openbci-usb-dongle",level:2},{value:"Dongle Specs",id:"dongle-specs",level:3},{value:"Breakout Pins",id:"breakout-pins-1",level:3},{value:"Slide Switch",id:"slide-switch-1",level:3},{value:"OpenBCI Dongle Circuit Schematic",id:"openbci-dongle-circuit-schematic",level:3},{value:"Dongle PCB Layer Images",id:"dongle-pcb-layer-images",level:3},{value:"Dongle PCB Files",id:"dongle-pcb-files",level:3},{value:"OpenBCI Daisy Module",id:"openbci-daisy-module",level:2},{value:"Daisy Module Specs:",id:"daisy-module-specs",level:3},{value:"Breakout pins:",id:"breakout-pins-2",level:3},{value:"OpenBCI Daisy Module Circuit Schematic",id:"openbci-daisy-module-circuit-schematic",level:3},{value:"Daisy Module PCB Layer Images",id:"daisy-module-pcb-layer-images",level:3},{value:"Daisy Module PCB Files",id:"daisy-module-pcb-files",level:3}],u={toc:c},h="wrapper";function m(e){var t=e.components,l=(0,i.Z)(e,r);return(0,o.kt)(h,(0,n.Z)({},u,l,{components:t,mdxType:"MDXLayout"}),(0,o.kt)("h2",{id:"buy-it"},(0,o.kt)("a",{parentName:"h2",href:"https://shop.openbci.com/collections/frontpage/products/cyton-biosensing-board-8-channel"},"BUY IT!")),(0,o.kt)("p",null,"The OpenBCI Cyton PCBs were designed with Design Spark, a free PCB capture program. You can find a link to download Design Spark in our ",(0,o.kt)("a",{parentName:"p",href:"https://github.com/OpenBCI/V3_Hardware_Design_Files"},"V3 design files repository")," where you will find all of the .sch and .pcb files. There are parts in the BOMs below that are not explicitly specified. For example, the passives (Rs and Cs) are all standard easy to find components. Thin film for the Rs, and MLCC X7R for the Cs. The battery connector is a standard JST type two position (with polarity key at the ",(0,o.kt)("strong",{parentName:"p"},"TOP"),"), and the SD card holder that we are using is ",(0,o.kt)("a",{parentName:"p",href:"https://octopart.com/st-tf-003a-suntech-29424852"},"ST-TF-003A"),"."),(0,o.kt)("h2",{id:"openbci-cyton-board"},"OpenBCI Cyton Board"),(0,o.kt)("h3",{id:"cyton-board-specs"},"Cyton Board Specs:"),(0,o.kt)("ul",null,(0,o.kt)("li",{parentName:"ul"},"Power with 3-6V DC Battery ONLY"),(0,o.kt)("li",{parentName:"ul"},"PIC32MX250F128B Microcontroller with chipKIT UDB32-MX2-DIP bootloader"),(0,o.kt)("li",{parentName:"ul"},"ADS1299 Analog Front End"),(0,o.kt)("li",{parentName:"ul"},"LIS3DH 3 axis Accelerometer"),(0,o.kt)("li",{parentName:"ul"},"RFduino BLE radio"),(0,o.kt)("li",{parentName:"ul"},"Micro SD card slot"),(0,o.kt)("li",{parentName:"ul"},"Voltage Regulation (3.3V, +2.5V, -2.5V)"),(0,o.kt)("li",{parentName:"ul"},'Board Dimensions 2.41" x 2.41" (octogon has 1" edges)'),(0,o.kt)("li",{parentName:"ul"},'Mount holes are 1/16" ID, 0.8" x 2.166" on center'),(0,o.kt)("li",{parentName:"ul"},"Input voltage range: +2.5 to -2.5V"),(0,o.kt)("li",{parentName:"ul"},"Signal-Noise-Ratio: 121 dB"),(0,o.kt)("li",{parentName:"ul"},"Voltage resolution = 0.298 microvolt/bit (5V/16777216). Resolution = Voltage level / 2^n where n is the bit-level of ADC")),(0,o.kt)("h3",{id:"breakout-pins"},"Breakout pins:"),(0,o.kt)("ul",null,(0,o.kt)("li",{parentName:"ul"},"Program pins for bootloading PIC",(0,o.kt)("ul",{parentName:"li"},(0,o.kt)("li",{parentName:"ul"},"PGC, PGD, VDD, MCLR, GND"))),(0,o.kt)("li",{parentName:"ul"},"Serial pins for programming RFduino",(0,o.kt)("ul",{parentName:"li"},(0,o.kt)("li",{parentName:"ul"},"RFTX, RFRX, RFRST, GND"))),(0,o.kt)("li",{parentName:"ul"},"SPI bus pins on the 3V side for Daisy Module expansion",(0,o.kt)("ul",{parentName:"li"},(0,o.kt)("li",{parentName:"ul"},"DVDD, GND, MISO, MOSI, SCK, CS, CLK, RST"))),(0,o.kt)("li",{parentName:"ul"},"Unused PIC32 pins",(0,o.kt)("ul",{parentName:"li"},(0,o.kt)("li",{parentName:"ul"},"D11 , D12 (A6), D13 (A7), D17, D18")))),(0,o.kt)("p",null,"The SPI bus pins on 3V side include CLK, which is tied to the ADS1299 CLK pin for timing the Daisy Module, and a RST pin which is tied to the ADS1299 MCLR pin for hardware reset of the ADS chips. We use a PICkit 3 to bootload the PIC chips. Pins D12, and D13 can be digital or analog (called by their A number above for analog purposes). D11 is a Digital I/O and the PGD , and has the blue LED in series with a 1K resistor connected to AGND. D12 is PGC, for bootloading purposes. D17 and D18 are digital I|O only. D17 is connected to the PROG pushbutton. The PROG button can be used as an input by setting it's MODE direction and doing digitalRead on it (there is a 470K pulldown on D17, pressing PROG pulls pin D17 up to DVDD)."),(0,o.kt)("h3",{id:"push-buttons"},"Push Buttons"),(0,o.kt)("p",null,"The RST pushbutton is connected to MCLR on the PIC. Pressing it will reset the PIC. To put the PIC into bootloader mode so that it can be re-programmed, press the RST button and hold it down. Then press the PROG button. Then release the RST button, and the blue LED will blink pleasantly, announcing that the PIC is ready to accept new code."),(0,o.kt)("h3",{id:"slide-switch"},"Slide Switch"),(0,o.kt)("p",null,"Slide switch is power for the board. The slide switch has three positions:"),(0,o.kt)("ul",null,(0,o.kt)("li",{parentName:"ul"},(0,o.kt)("p",{parentName:"li"},"BLE activates a pull-up on RFduino pin 4")),(0,o.kt)("li",{parentName:"ul"},(0,o.kt)("p",{parentName:"li"},"OFF disconnects the battery input")),(0,o.kt)("li",{parentName:"ul"},(0,o.kt)("p",{parentName:"li"},"PC does NOT activate pull-up on RFduino pin 4"),(0,o.kt)("p",{parentName:"li"},"  ",(0,o.kt)("strong",{parentName:"p"},"NOTE: BLE|PC selection is NOT implemented!")))),(0,o.kt)("p",null,"Swtiching either BLE or PC will produce the same result. The option is available for future development..."),(0,o.kt)("h3",{id:"openbci-cyton-board-circuit-schematic"},"OpenBCI Cyton Board Circuit Schematic"),(0,o.kt)("p",null,(0,o.kt)("img",{alt:"OpenBCI 32bit Schematic",src:a(38808).Z,width:"5037",height:"3237"})),(0,o.kt)("h3",{id:"cyton-board-pcb-layer-images"},"Cyton Board PCB Layer Images"),(0,o.kt)("p",null,(0,o.kt)("img",{alt:"32bit LayerTop",src:a(16016).Z,width:"1137",height:"1127"}),"\n",(0,o.kt)("img",{alt:"32bit Layer2",src:a(24056).Z,width:"824",height:"797"}),"\n",(0,o.kt)("img",{alt:"32bit Layer3",src:a(27219).Z,width:"1137",height:"1127"}),"\n",(0,o.kt)("img",{alt:"32bit LayerBottom",src:a(1240).Z,width:"1137",height:"1127"})),(0,o.kt)("h3",{id:"cyton-board-pcb-files"},"Cyton Board PCB Files"),(0,o.kt)("p",null,(0,o.kt)("a",{parentName:"p",href:"https://github.com/OpenBCI/V3_Hardware_Design_Files/tree/master/OpenBCI%20Cyton%20Designs/OBCI_Cyton_Plots"},"OpenBCI 32bit gerber & BOM")),(0,o.kt)("h2",{id:"openbci-usb-dongle"},"OpenBCI USB DONGLE"),(0,o.kt)("p",null,"The OpenBCI USB Dongle is used to connect your computer to the Cyton Board."),(0,o.kt)("h3",{id:"dongle-specs"},"Dongle Specs"),(0,o.kt)("ul",null,(0,o.kt)("li",{parentName:"ul"},"Power via USB connector ONLY"),(0,o.kt)("li",{parentName:"ul"},"RFduino BLE radio module"),(0,o.kt)("li",{parentName:"ul"},"FTDI USB","<",">","Serial IC (FT231XQ-R)"),(0,o.kt)("li",{parentName:"ul"},"Resettable fuse")),(0,o.kt)("h3",{id:"breakout-pins-1"},"Breakout Pins"),(0,o.kt)("p",null,"RFduio pins are broken out in the same order and layout as the RFduino radio and shields. That makes the OpenBCI USB Dongle compatible with the RFduino shields, if you like. The TXD (red) and RXD (greed) LEDs are connected to outputs from the FTDI chip. The blue LED is connected to RFduino GPIO2."),(0,o.kt)("h3",{id:"slide-switch-1"},"Slide Switch"),(0,o.kt)("p",null,"The slide switch on the Dongle has two positions (noted on the bottom  silkscreen). When the switch is on the GPIO6 side, the FTDI DTR pin is routed to RFduino pin 6 and it is ready to pass data to-from the Cyton board. This configuration is 'normal' mode, and also allows for programming the Cyton board over air. When the switch is on the RESET side, the FTDI DTR pin is routed to the RFduino RESET pin. This mode allows for re-programming the RFduino on the Dongle."),(0,o.kt)("h3",{id:"openbci-dongle-circuit-schematic"},"OpenBCI Dongle Circuit Schematic"),(0,o.kt)("p",null,(0,o.kt)("img",{alt:"OpenBCI Dongle Schematic",src:a(36123).Z,width:"1658",height:"1058"})),(0,o.kt)("h3",{id:"dongle-pcb-layer-images"},"Dongle PCB Layer Images"),(0,o.kt)("p",null,(0,o.kt)("img",{alt:"Dongle LayerTop",src:a(2523).Z,width:"208",height:"113"}),"\n",(0,o.kt)("img",{alt:"Dongle LayerBottom",src:a(35123).Z,width:"208",height:"113"})),(0,o.kt)("h3",{id:"dongle-pcb-files"},"Dongle PCB Files"),(0,o.kt)("p",null,(0,o.kt)("a",{parentName:"p",href:"https://github.com/OpenBCI/V3_Hardware_Design_Files/tree/master/OpenBCI%20Dongle%20Designs/OBCI_Dongle_Plots"},"OpenBCI Dongle Gerber & BOM")),(0,o.kt)("h2",{id:"openbci-daisy-module"},"OpenBCI Daisy Module"),(0,o.kt)("p",null,"The OpenBCI Daisy Module is a daughter card to the Cyton Board, and expands the number of sensor channels from ",(0,o.kt)("strong",{parentName:"p"},"8")," to ",(0,o.kt)("strong",{parentName:"p"},"16"),"."),(0,o.kt)("h3",{id:"daisy-module-specs"},"Daisy Module Specs:"),(0,o.kt)("ul",null,(0,o.kt)("li",{parentName:"ul"},"Power via pass-thru from Cyton Board pins ONLY"),(0,o.kt)("li",{parentName:"ul"},"ADS1299 Analog Front End")),(0,o.kt)("h3",{id:"breakout-pins-2"},"Breakout pins:"),(0,o.kt)("ul",null,(0,o.kt)("li",{parentName:"ul"},"SPI bus pins for communication with OpenBCI Board",(0,o.kt)("ul",{parentName:"li"},(0,o.kt)("li",{parentName:"ul"},"DVDD, GND, MISO, MOSI, SCK, CS, CLK, RST"))),(0,o.kt)("li",{parentName:"ul"},"Analog Power and BIAS pins",(0,o.kt)("ul",{parentName:"li"},(0,o.kt)("li",{parentName:"ul"},"AVDD, AVSS, AGND, BIAS")))),(0,o.kt)("p",null,"The OpenBCI Daisy Module should be used as an expansion card for the OpenBCI Board ONLY. Daisy Module requires an external clock signal (2.048MHz) to be applied to the CLK pin."),(0,o.kt)("p",null,(0,o.kt)("strong",{parentName:"p"},"NOTE")," This design contains an error ",(0,o.kt)("a",{parentName:"p",href:"http://openbci.com/community/daisy-module-re-work/"},"documented here"),". If you intend to use these designs, be aware that you will have to make the change to the PCB file."),(0,o.kt)("h3",{id:"openbci-daisy-module-circuit-schematic"},"OpenBCI Daisy Module Circuit Schematic"),(0,o.kt)("p",null,(0,o.kt)("img",{alt:"OpenBCI Dongle Schematic",src:a(46882).Z,width:"3358",height:"2158"})),(0,o.kt)("h3",{id:"daisy-module-pcb-layer-images"},"Daisy Module PCB Layer Images"),(0,o.kt)("p",null,(0,o.kt)("img",{alt:"Daisy LayerTop",src:a(84666).Z,width:"750",height:"493"}),"\n",(0,o.kt)("img",{alt:"Daisy Layer2",src:a(89128).Z,width:"750",height:"493"}),"\n",(0,o.kt)("img",{alt:"Daisy Layer3",src:a(10306).Z,width:"750",height:"493"}),"\n",(0,o.kt)("img",{alt:"Daisy LayerBottom",src:a(63414).Z,width:"750",height:"493"})),(0,o.kt)("h3",{id:"daisy-module-pcb-files"},"Daisy Module PCB Files"),(0,o.kt)("p",null,(0,o.kt)("a",{parentName:"p",href:"https://github.com/OpenBCI/V3_Hardware_Design_Files/tree/master/OpenBCI%20Daisy%20Designs/OBCI_Daisy_Plots"},"OpenBCI Daisy Module Gerber Files")))}m.isMDXComponent=!0},1240:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_32bit_layerBottom_noMirror-0030c158d3a3b9eaf7ed68abe5f6af25.jpg"},27219:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_32bit_layerThree-c753a72de70c18c50feaac1a360ed4ec.jpg"},16016:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_32bit_layerTop-169b110f3720a3cbd44c2490efb9ca87.jpg"},24056:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_32bit_layerTwo-bca26479874ab2a238756c0eede23990.jpg"},36123:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_DONGLE-Schematic-f52d787b5741ff98b7844796da854b01.jpg"},35123:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_DONGLE_layerBottom-b68177f58c4050d167bf49bcbe8fa808.jpg"},2523:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_DONGLE_layerTop-46bdbb0a8a8de6f971c688a96778626c.jpg"},63414:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_DaisyModule_layerBottom_noMirror-e5f40ac7c351569b72ee8f20b5c0997d.jpg"},10306:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_DaisyModule_layerThree-d3329215b37f02a9c11bd1dbbd54e206.jpg"},84666:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_DaisyModule_layerTop-95df96f491c30bbca2d9196334073d21.jpg"},89128:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_DaisyModule_layerTwo-685eeea0eff058aa11c027d23825182a.jpg"},38808:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_V3_32bit-Schematic-1930fe4303e214795b38b75ba7b35b75.jpg"},46882:(e,t,a)=>{a.d(t,{Z:()=>n});const n=a.p+"assets/images/OBCI_V3_Daisy-Schematic-b35b2219c13be9d59596a4e8ae0dd36a.jpg"}}]);