// Seed: 514269791
module module_0 (
    input id_0,
    input id_1,
    output reg id_2
);
  always @(posedge {1{1}}) begin
    if (1) id_2 <= 1;
    else id_2 <= 1;
    id_2 = id_1;
  end
endmodule
module module_1 ();
  assign id_2 = id_1;
  assign id_2#(id_0, 1'b0) = id_1;
endmodule
