INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO/FIFO.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
