
*** Running vivado
    with args -log LRT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LRT.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source LRT.tcl -notrace
Command: synth_design -top LRT -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3284 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 306.883 ; gain = 76.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LRT' [C:/Users/l/Desktop/6463ADVHDes/code/project_1/project_1.srcs/sources_1/new/LRT.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LRT' (1#1) [C:/Users/l/Desktop/6463ADVHDes/code/project_1/project_1.srcs/sources_1/new/LRT.vhd:40]
WARNING: [Synth 8-3331] design LRT has unconnected port b[31]
WARNING: [Synth 8-3331] design LRT has unconnected port b[30]
WARNING: [Synth 8-3331] design LRT has unconnected port b[29]
WARNING: [Synth 8-3331] design LRT has unconnected port b[28]
WARNING: [Synth 8-3331] design LRT has unconnected port b[27]
WARNING: [Synth 8-3331] design LRT has unconnected port b[26]
WARNING: [Synth 8-3331] design LRT has unconnected port b[25]
WARNING: [Synth 8-3331] design LRT has unconnected port b[24]
WARNING: [Synth 8-3331] design LRT has unconnected port b[23]
WARNING: [Synth 8-3331] design LRT has unconnected port b[22]
WARNING: [Synth 8-3331] design LRT has unconnected port b[21]
WARNING: [Synth 8-3331] design LRT has unconnected port b[20]
WARNING: [Synth 8-3331] design LRT has unconnected port b[19]
WARNING: [Synth 8-3331] design LRT has unconnected port b[18]
WARNING: [Synth 8-3331] design LRT has unconnected port b[17]
WARNING: [Synth 8-3331] design LRT has unconnected port b[16]
WARNING: [Synth 8-3331] design LRT has unconnected port b[15]
WARNING: [Synth 8-3331] design LRT has unconnected port b[14]
WARNING: [Synth 8-3331] design LRT has unconnected port b[13]
WARNING: [Synth 8-3331] design LRT has unconnected port b[12]
WARNING: [Synth 8-3331] design LRT has unconnected port b[11]
WARNING: [Synth 8-3331] design LRT has unconnected port b[10]
WARNING: [Synth 8-3331] design LRT has unconnected port b[9]
WARNING: [Synth 8-3331] design LRT has unconnected port b[8]
WARNING: [Synth 8-3331] design LRT has unconnected port b[7]
WARNING: [Synth 8-3331] design LRT has unconnected port b[6]
WARNING: [Synth 8-3331] design LRT has unconnected port b[5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.961 ; gain = 116.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.961 ; gain = 116.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.961 ; gain = 116.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.961 ; gain = 116.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design LRT has unconnected port b[31]
WARNING: [Synth 8-3331] design LRT has unconnected port b[30]
WARNING: [Synth 8-3331] design LRT has unconnected port b[29]
WARNING: [Synth 8-3331] design LRT has unconnected port b[28]
WARNING: [Synth 8-3331] design LRT has unconnected port b[27]
WARNING: [Synth 8-3331] design LRT has unconnected port b[26]
WARNING: [Synth 8-3331] design LRT has unconnected port b[25]
WARNING: [Synth 8-3331] design LRT has unconnected port b[24]
WARNING: [Synth 8-3331] design LRT has unconnected port b[23]
WARNING: [Synth 8-3331] design LRT has unconnected port b[22]
WARNING: [Synth 8-3331] design LRT has unconnected port b[21]
WARNING: [Synth 8-3331] design LRT has unconnected port b[20]
WARNING: [Synth 8-3331] design LRT has unconnected port b[19]
WARNING: [Synth 8-3331] design LRT has unconnected port b[18]
WARNING: [Synth 8-3331] design LRT has unconnected port b[17]
WARNING: [Synth 8-3331] design LRT has unconnected port b[16]
WARNING: [Synth 8-3331] design LRT has unconnected port b[15]
WARNING: [Synth 8-3331] design LRT has unconnected port b[14]
WARNING: [Synth 8-3331] design LRT has unconnected port b[13]
WARNING: [Synth 8-3331] design LRT has unconnected port b[12]
WARNING: [Synth 8-3331] design LRT has unconnected port b[11]
WARNING: [Synth 8-3331] design LRT has unconnected port b[10]
WARNING: [Synth 8-3331] design LRT has unconnected port b[9]
WARNING: [Synth 8-3331] design LRT has unconnected port b[8]
WARNING: [Synth 8-3331] design LRT has unconnected port b[7]
WARNING: [Synth 8-3331] design LRT has unconnected port b[6]
WARNING: [Synth 8-3331] design LRT has unconnected port b[5]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    32|
|2     |LUT6 |    64|
|3     |IBUF |    37|
|4     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   165|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.418 ; gain = 254.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.418 ; gain = 254.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.418 ; gain = 254.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 557.973 ; gain = 335.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/l/Desktop/6463ADVHDes/code/project_1/project_1.runs/synth_1/LRT.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 557.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 00:17:39 2017...
