{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746881321423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746881321423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 19:48:41 2025 " "Processing started: Sat May 10 19:48:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746881321423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746881321423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off integer_divider -c integer_divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off integer_divider -c integer_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746881321423 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1746881321568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_components " "Found design unit 1: project_components" {  } { { "project_components.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/project_components.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746881321778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integer_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integer_divider-Behavior " "Found design unit 1: integer_divider-Behavior" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321779 ""} { "Info" "ISGN_ENTITY_NAME" "1 integer_divider " "Found entity 1: integer_divider" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746881321779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integer_divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integer_divider_tb-Behavior " "Found design unit 1: integer_divider_tb-Behavior" {  } { { "integer_divider_tb.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider_tb.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321780 ""} { "Info" "ISGN_ENTITY_NAME" "1 integer_divider_tb " "Found entity 1: integer_divider_tb" {  } { { "integer_divider_tb.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider_tb.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746881321780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-Behavior " "Found design unit 1: adder-Behavior" {  } { { "components/adder.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/adder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321781 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "components/adder.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/adder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746881321781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-Behavior " "Found design unit 1: inverter-Behavior" {  } { { "components/inverter.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/inverter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321783 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "components/inverter.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/inverter.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746881321783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/is_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/is_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 is_zero-Behavior " "Found design unit 1: is_zero-Behavior" {  } { { "components/is_zero.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/is_zero.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321783 ""} { "Info" "ISGN_ENTITY_NAME" "1 is_zero " "Found entity 1: is_zero" {  } { { "components/is_zero.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/is_zero.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746881321783 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux components/mux.vhd " "Entity \"mux\" obtained from \"components/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "components/mux.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/mux.vhd" 17 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1746881321784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavior " "Found design unit 1: mux-Behavior" {  } { { "components/mux.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/mux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321784 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "components/mux.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/mux.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746881321784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "components/register.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/register.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321785 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "components/register.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/register.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746881321785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/full_adder.vhd 5 1 " "Found 5 design units, including 1 entities, in source file components/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-LogicFunc " "Found design unit 1: full_adder-LogicFunc" {  } { { "components/full_adder.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/full_adder.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321786 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-HalfAdders " "Found design unit 2: full_adder-HalfAdders" {  } { { "components/full_adder.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/full_adder.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321786 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 full_adder-Optimized " "Found design unit 3: full_adder-Optimized" {  } { { "components/full_adder.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/full_adder.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321786 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 full_adder-Numeric " "Found design unit 4: full_adder-Numeric" {  } { { "components/full_adder.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/full_adder.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321786 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "components/full_adder.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/components/full_adder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746881321786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746881321786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integer_divider " "Elaborating entity \"integer_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1746881321800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout integer_divider.vhd(39) " "Verilog HDL or VHDL warning at integer_divider.vhd(39): object \"Cout\" assigned a value but never read" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1746881321801 "|integer_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Err integer_divider.vhd(76) " "VHDL Process Statement warning at integer_divider.vhd(76): inferring latch(es) for signal or variable \"Err\", which holds its previous value in one or more paths through the process" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1746881321801 "|integer_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ER integer_divider.vhd(76) " "VHDL Process Statement warning at integer_divider.vhd(76): inferring latch(es) for signal or variable \"ER\", which holds its previous value in one or more paths through the process" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1746881321801 "|integer_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EQ integer_divider.vhd(76) " "VHDL Process Statement warning at integer_divider.vhd(76): inferring latch(es) for signal or variable \"EQ\", which holds its previous value in one or more paths through the process" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1746881321801 "|integer_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ integer_divider.vhd(76) " "Inferred latch for \"EQ\" at integer_divider.vhd(76)" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746881321801 "|integer_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ER integer_divider.vhd(76) " "Inferred latch for \"ER\" at integer_divider.vhd(76)" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746881321801 "|integer_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Err integer_divider.vhd(76) " "Inferred latch for \"Err\" at integer_divider.vhd(76)" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746881321801 "|integer_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:RegA " "Elaborating entity \"regn\" for hierarchy \"regn:RegA\"" {  } { { "integer_divider.vhd" "RegA" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746881321802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_zero is_zero:IsZero " "Elaborating entity \"is_zero\" for hierarchy \"is_zero:IsZero\"" {  } { { "integer_divider.vhd" "IsZero" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746881321804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter inverter:NotB " "Elaborating entity \"inverter\" for hierarchy \"inverter:NotB\"" {  } { { "integer_divider.vhd" "NotB" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746881321805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:Subtractor " "Elaborating entity \"adder\" for hierarchy \"adder:Subtractor\"" {  } { { "integer_divider.vhd" "Subtractor" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746881321806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder:Subtractor\|full_adder:\\FA_array:0:FA " "Elaborating entity \"full_adder\" for hierarchy \"adder:Subtractor\|full_adder:\\FA_array:0:FA\"" {  } { { "components/adder.vhd" "\\FA_array:0:FA" { Text "C:/altera/13.0sp1/integer_divider/components/adder.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746881321807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:RMux " "Elaborating entity \"mux\" for hierarchy \"mux:RMux\"" {  } { { "integer_divider.vhd" "RMux" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746881321812 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EQ ER " "Duplicate LATCH primitive \"EQ\" merged with LATCH primitive \"ER\"" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746881322031 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1746881322031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ER " "Latch ER has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S1 " "Ports D and ENA on the latch are fed by the same signal y.S1" {  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746881322031 ""}  } { { "integer_divider.vhd" "" { Text "C:/altera/13.0sp1/integer_divider/integer_divider.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746881322031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1746881322105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1746881322239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746881322239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1746881322254 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1746881322254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1746881322254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1746881322254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746881322262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 19:48:42 2025 " "Processing ended: Sat May 10 19:48:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746881322262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746881322262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746881322262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746881322262 ""}
