V 000050 55 7239          1462122256504 SCHEMATIC
(_unit VHDL (schemam 0 8(schematic 0 24))
	(_version vc6)
	(_time 1462122256505 2016.05.01 20:04:16)
	(_source (\./../../LD4/SchemaM.vhd\))
	(_parameters dbg tan)
	(_code b6b5e1e2b3e1eaa0bab6f2ece6b0e2b1b5b0b5b0be)
	(_ent
		(_time 1462122256488)
	)
	(_comp
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int B -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int Z -1 0 67(_ent (_out))))
			)
		)
		(and3
			(_object
				(_port (_int A -1 0 71(_ent (_in))))
				(_port (_int B -1 0 72(_ent (_in))))
				(_port (_int C -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int Z -1 0 80(_ent (_out))))
			)
		)
		(fd1s3dx
			(_object
				(_port (_int CD -1 0 84(_ent (_in))))
				(_port (_int CK -1 0 85(_ent (_in))))
				(_port (_int D -1 0 86(_ent (_in))))
				(_port (_int Q -1 0 87(_ent (_out))))
			)
		)
		(mux21
			(_object
				(_port (_int D0 -1 0 91(_ent (_in))))
				(_port (_int D1 -1 0 92(_ent (_in))))
				(_port (_int SD -1 0 93(_ent (_in))))
				(_port (_int Z -1 0 94(_ent (_out))))
			)
		)
	)
	(_inst I23 0 104(_comp or2)
		(_port
			((A)(N_10))
			((B)(N_42))
			((Z)(N_13))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I24 0 106(_comp or2)
		(_port
			((A)(N_45))
			((B)(N_49))
			((Z)(N_43))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I1 0 108(_comp or2)
		(_port
			((A)(N_48))
			((B)(N_32))
			((Z)(N_5))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I26 0 110(_comp and2)
		(_port
			((A)(N_46))
			((B)(N_47))
			((Z)(N_45))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I25 0 112(_comp and2)
		(_port
			((A)(Q2_DUMMY))
			((B)(N_11))
			((Z)(N_42))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I22 0 114(_comp and2)
		(_port
			((A)(Q3_DUMMY))
			((B)(Q1_DUMMY))
			((Z)(p))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I4 0 116(_comp and2)
		(_port
			((A)(Q0_DUMMY))
			((B)(Q2_DUMMY))
			((Z)(N_32))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I5 0 118(_comp and2)
		(_port
			((A)(N_35))
			((B)(N_50))
			((Z)(N_11))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I27 0 120(_comp inv)
		(_port
			((A)(Q3_DUMMY))
			((Z)(N_47))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I10 0 122(_comp inv)
		(_port
			((A)(Q0_DUMMY))
			((Z)(N_50))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I8 0 124(_comp inv)
		(_port
			((A)(Q2_DUMMY))
			((Z)(N_8))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I9 0 126(_comp inv)
		(_port
			((A)(Q1_DUMMY))
			((Z)(N_35))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I28 0 128(_comp and3)
		(_port
			((A)(Q3_DUMMY))
			((B)(N_35))
			((C)(N_50))
			((Z)(N_48))
		)
		(_use (_ent xp2 and3)
		)
	)
	(_inst I12 0 130(_comp and3)
		(_port
			((A)(N_35))
			((B)(Q3_DUMMY))
			((C)(N_50))
			((Z)(N_49))
		)
		(_use (_ent xp2 and3)
		)
	)
	(_inst I11 0 132(_comp and3)
		(_port
			((A)(N_8))
			((B)(Q0_DUMMY))
			((C)(Q1_DUMMY))
			((Z)(N_10))
		)
		(_use (_ent xp2 and3)
		)
	)
	(_inst I13 0 134(_comp xor2)
		(_port
			((A)(Q1_DUMMY))
			((B)(Q0_DUMMY))
			((Z)(N_46))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I14 0 136(_comp fd1s3dx)
		(_port
			((CD)(R))
			((CK)(C))
			((D)(N_40))
			((Q)(Q0_DUMMY))
		)
		(_use (_ent xp2 fd1s3dx)
			(_port
				((d)(D))
				((ck)(CK))
				((cd)(CD))
				((q)(Q))
			)
		)
	)
	(_inst I15 0 138(_comp fd1s3dx)
		(_port
			((CD)(R))
			((CK)(C))
			((D)(N_17))
			((Q)(Q2_DUMMY))
		)
		(_use (_ent xp2 fd1s3dx)
			(_port
				((d)(D))
				((ck)(CK))
				((cd)(CD))
				((q)(Q))
			)
		)
	)
	(_inst I16 0 140(_comp fd1s3dx)
		(_port
			((CD)(R))
			((CK)(C))
			((D)(N_18))
			((Q)(Q3_DUMMY))
		)
		(_use (_ent xp2 fd1s3dx)
			(_port
				((d)(D))
				((ck)(CK))
				((cd)(CD))
				((q)(Q))
			)
		)
	)
	(_inst I17 0 142(_comp fd1s3dx)
		(_port
			((CD)(R))
			((CK)(C))
			((D)(N_22))
			((Q)(Q1_DUMMY))
		)
		(_use (_ent xp2 fd1s3dx)
			(_port
				((d)(D))
				((ck)(CK))
				((cd)(CD))
				((q)(Q))
			)
		)
	)
	(_inst I18 0 144(_comp mux21)
		(_port
			((D0)(N_50))
			((D1)(D0))
			((SD)(L))
			((Z)(N_40))
		)
		(_use (_ent xp2 mux21)
		)
	)
	(_inst I19 0 146(_comp mux21)
		(_port
			((D0)(N_13))
			((D1)(D2))
			((SD)(L))
			((Z)(N_17))
		)
		(_use (_ent xp2 mux21)
		)
	)
	(_inst I20 0 148(_comp mux21)
		(_port
			((D0)(N_5))
			((D1)(D3))
			((SD)(L))
			((Z)(N_18))
		)
		(_use (_ent xp2 mux21)
		)
	)
	(_inst I21 0 150(_comp mux21)
		(_port
			((D0)(N_43))
			((D1)(D1))
			((SD)(L))
			((Z)(N_22))
		)
		(_use (_ent xp2 mux21)
		)
	)
	(_object
		(_port (_int R -1 0 9(_ent(_in))))
		(_port (_int L -1 0 10(_ent(_in))))
		(_port (_int C -1 0 11(_ent(_in))))
		(_port (_int D0 -1 0 12(_ent(_in))))
		(_port (_int D1 -1 0 13(_ent(_in))))
		(_port (_int D2 -1 0 14(_ent(_in))))
		(_port (_int D3 -1 0 15(_ent(_in))))
		(_port (_int Q0 -1 0 16(_ent(_out))))
		(_port (_int Q2 -1 0 17(_ent(_out))))
		(_port (_int Q3 -1 0 18(_ent(_out))))
		(_port (_int Q1 -1 0 19(_ent(_out))))
		(_port (_int p -1 0 20(_ent(_out))))
		(_sig (_int gnd -1 0 26(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 27(_arch(_uni((i 3))))))
		(_sig (_int N_50 -1 0 29(_arch(_uni))))
		(_sig (_int N_48 -1 0 30(_arch(_uni))))
		(_sig (_int N_49 -1 0 31(_arch(_uni))))
		(_sig (_int N_45 -1 0 32(_arch(_uni))))
		(_sig (_int N_46 -1 0 33(_arch(_uni))))
		(_sig (_int N_47 -1 0 34(_arch(_uni))))
		(_sig (_int N_42 -1 0 35(_arch(_uni))))
		(_sig (_int N_43 -1 0 36(_arch(_uni))))
		(_sig (_int Q1_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int Q3_DUMMY -1 0 38(_arch(_uni))))
		(_sig (_int Q2_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int Q0_DUMMY -1 0 40(_arch(_uni))))
		(_sig (_int N_32 -1 0 41(_arch(_uni))))
		(_sig (_int N_35 -1 0 42(_arch(_uni))))
		(_sig (_int N_40 -1 0 43(_arch(_uni))))
		(_sig (_int N_5 -1 0 44(_arch(_uni))))
		(_sig (_int N_8 -1 0 45(_arch(_uni))))
		(_sig (_int N_10 -1 0 46(_arch(_uni))))
		(_sig (_int N_11 -1 0 47(_arch(_uni))))
		(_sig (_int N_13 -1 0 48(_arch(_uni))))
		(_sig (_int N_17 -1 0 49(_arch(_uni))))
		(_sig (_int N_18 -1 0 50(_arch(_uni))))
		(_sig (_int N_22 -1 0 51(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment (_alias((Q0)(Q0_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(25)))))
			(line__100(_arch 1 0 100(_assignment (_alias((Q2)(Q2_DUMMY)))(_simpleassign BUF)(_trgt(8))(_sens(24)))))
			(line__101(_arch 2 0 101(_assignment (_alias((Q3)(Q3_DUMMY)))(_simpleassign BUF)(_trgt(9))(_sens(23)))))
			(line__102(_arch 3 0 102(_assignment (_alias((Q1)(Q1_DUMMY)))(_simpleassign BUF)(_trgt(10))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 4 -1)
)
