[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3678404 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3678404 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3678404 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12724633 heartbeat IPC: 1.105 cumulative IPC: 1.105 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22717689 heartbeat IPC: 1.001 cumulative IPC: 1.05 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33770839 heartbeat IPC: 0.9047 cumulative IPC: 0.9969 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39017693 cumulative IPC: 1.025 (Simulation time: 00 hr 04 min 01 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39017693 cumulative IPC: 1.025 (Simulation time: 00 hr 04 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.025 instructions: 40000000 cycles: 39017693
CPU 0 Branch Prediction Accuracy: 96.13% MPKI: 10.79 Average ROB Occupancy at Mispredict: 38.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.245
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457621 HIT:     419897 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457621 HIT:     419897 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685163 HIT:     467328 MISS:     217835 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359627 HIT:     291830 MISS:      67797 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96837 HIT:       6398 MISS:      90439 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142870 HIT:     142555 MISS:        315 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85829 HIT:      26545 MISS:      59284 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5916176 HIT:    5831214 MISS:      84962 MSHR_MERGE:      27856
cpu0->cpu0_L1I LOAD         ACCESS:    5916176 HIT:    5831214 MISS:      84962 MSHR_MERGE:      27856
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13165039 HIT:   12150803 MISS:    1014236 MSHR_MERGE:     529040
cpu0->cpu0_L1D LOAD         ACCESS:    8079024 HIT:    7548538 MISS:     530486 MSHR_MERGE:     227960
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992368 HIT:    4596020 MISS:     396348 MSHR_MERGE:     299507
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93647 HIT:       6245 MISS:      87402 MSHR_MERGE:       1573
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5127730 HIT:    5015694 MISS:     112036 MSHR_MERGE:      50862
cpu0->cpu0_ITLB LOAD         ACCESS:    5127730 HIT:    5015694 MISS:     112036 MSHR_MERGE:      50862
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.408 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12466838 HIT:   11745645 MISS:     721193 MSHR_MERGE:     324746
cpu0->cpu0_DTLB LOAD         ACCESS:   12466838 HIT:   11745645 MISS:     721193 MSHR_MERGE:     324746
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.15 cycles
cpu0->LLC TOTAL        ACCESS:     335606 HIT:     194340 MISS:     141266 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67796 HIT:      36676 MISS:      31120 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90439 HIT:      10899 MISS:      79540 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118087 HIT:     117992 MISS:         95 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59284 HIT:      28773 MISS:      30511 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1331
  ROW_BUFFER_MISS:     139834
  AVG DBUS CONGESTED CYCLE: 11.45
Channel 0 WQ ROW_BUFFER_HIT:      11240
  ROW_BUFFER_MISS:      73726
  FULL:          0
Channel 0 REFRESHES ISSUED:       3252
