
Module3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cd8  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08004e70  08004e70  00014e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004eac  08004eac  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08004eac  08004eac  00014eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004eb4  08004eb4  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004eb4  08004eb4  00014eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004eb8  08004eb8  00014eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08004ebc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  20000088  08004f44  00020088  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  08004f44  000202e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec38  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c00  00000000  00000000  0002ecf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  000308f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e18  00000000  00000000  00031778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016477  00000000  00000000  00032590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f749  00000000  00000000  00048a07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fd43  00000000  00000000  00058150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e7e93  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004124  00000000  00000000  000e7ee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000088 	.word	0x20000088
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004e58 	.word	0x08004e58

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000008c 	.word	0x2000008c
 80001d4:	08004e58 	.word	0x08004e58

080001d8 <__aeabi_frsub>:
 80001d8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__addsf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_fsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080001e4 <__addsf3>:
 80001e4:	0042      	lsls	r2, r0, #1
 80001e6:	bf1f      	itttt	ne
 80001e8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001ec:	ea92 0f03 	teqne	r2, r3
 80001f0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001f4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001f8:	d06a      	beq.n	80002d0 <__addsf3+0xec>
 80001fa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001fe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000202:	bfc1      	itttt	gt
 8000204:	18d2      	addgt	r2, r2, r3
 8000206:	4041      	eorgt	r1, r0
 8000208:	4048      	eorgt	r0, r1
 800020a:	4041      	eorgt	r1, r0
 800020c:	bfb8      	it	lt
 800020e:	425b      	neglt	r3, r3
 8000210:	2b19      	cmp	r3, #25
 8000212:	bf88      	it	hi
 8000214:	4770      	bxhi	lr
 8000216:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800021a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800021e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000222:	bf18      	it	ne
 8000224:	4240      	negne	r0, r0
 8000226:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800022a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800022e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000232:	bf18      	it	ne
 8000234:	4249      	negne	r1, r1
 8000236:	ea92 0f03 	teq	r2, r3
 800023a:	d03f      	beq.n	80002bc <__addsf3+0xd8>
 800023c:	f1a2 0201 	sub.w	r2, r2, #1
 8000240:	fa41 fc03 	asr.w	ip, r1, r3
 8000244:	eb10 000c 	adds.w	r0, r0, ip
 8000248:	f1c3 0320 	rsb	r3, r3, #32
 800024c:	fa01 f103 	lsl.w	r1, r1, r3
 8000250:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000254:	d502      	bpl.n	800025c <__addsf3+0x78>
 8000256:	4249      	negs	r1, r1
 8000258:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800025c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000260:	d313      	bcc.n	800028a <__addsf3+0xa6>
 8000262:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000266:	d306      	bcc.n	8000276 <__addsf3+0x92>
 8000268:	0840      	lsrs	r0, r0, #1
 800026a:	ea4f 0131 	mov.w	r1, r1, rrx
 800026e:	f102 0201 	add.w	r2, r2, #1
 8000272:	2afe      	cmp	r2, #254	; 0xfe
 8000274:	d251      	bcs.n	800031a <__addsf3+0x136>
 8000276:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800027a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800027e:	bf08      	it	eq
 8000280:	f020 0001 	biceq.w	r0, r0, #1
 8000284:	ea40 0003 	orr.w	r0, r0, r3
 8000288:	4770      	bx	lr
 800028a:	0049      	lsls	r1, r1, #1
 800028c:	eb40 0000 	adc.w	r0, r0, r0
 8000290:	3a01      	subs	r2, #1
 8000292:	bf28      	it	cs
 8000294:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000298:	d2ed      	bcs.n	8000276 <__addsf3+0x92>
 800029a:	fab0 fc80 	clz	ip, r0
 800029e:	f1ac 0c08 	sub.w	ip, ip, #8
 80002a2:	ebb2 020c 	subs.w	r2, r2, ip
 80002a6:	fa00 f00c 	lsl.w	r0, r0, ip
 80002aa:	bfaa      	itet	ge
 80002ac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002b0:	4252      	neglt	r2, r2
 80002b2:	4318      	orrge	r0, r3
 80002b4:	bfbc      	itt	lt
 80002b6:	40d0      	lsrlt	r0, r2
 80002b8:	4318      	orrlt	r0, r3
 80002ba:	4770      	bx	lr
 80002bc:	f092 0f00 	teq	r2, #0
 80002c0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80002c4:	bf06      	itte	eq
 80002c6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80002ca:	3201      	addeq	r2, #1
 80002cc:	3b01      	subne	r3, #1
 80002ce:	e7b5      	b.n	800023c <__addsf3+0x58>
 80002d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002d8:	bf18      	it	ne
 80002da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002de:	d021      	beq.n	8000324 <__addsf3+0x140>
 80002e0:	ea92 0f03 	teq	r2, r3
 80002e4:	d004      	beq.n	80002f0 <__addsf3+0x10c>
 80002e6:	f092 0f00 	teq	r2, #0
 80002ea:	bf08      	it	eq
 80002ec:	4608      	moveq	r0, r1
 80002ee:	4770      	bx	lr
 80002f0:	ea90 0f01 	teq	r0, r1
 80002f4:	bf1c      	itt	ne
 80002f6:	2000      	movne	r0, #0
 80002f8:	4770      	bxne	lr
 80002fa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80002fe:	d104      	bne.n	800030a <__addsf3+0x126>
 8000300:	0040      	lsls	r0, r0, #1
 8000302:	bf28      	it	cs
 8000304:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000308:	4770      	bx	lr
 800030a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800030e:	bf3c      	itt	cc
 8000310:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000314:	4770      	bxcc	lr
 8000316:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800031a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800031e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000322:	4770      	bx	lr
 8000324:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000328:	bf16      	itet	ne
 800032a:	4608      	movne	r0, r1
 800032c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000330:	4601      	movne	r1, r0
 8000332:	0242      	lsls	r2, r0, #9
 8000334:	bf06      	itte	eq
 8000336:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800033a:	ea90 0f01 	teqeq	r0, r1
 800033e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000342:	4770      	bx	lr

08000344 <__aeabi_ui2f>:
 8000344:	f04f 0300 	mov.w	r3, #0
 8000348:	e004      	b.n	8000354 <__aeabi_i2f+0x8>
 800034a:	bf00      	nop

0800034c <__aeabi_i2f>:
 800034c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000350:	bf48      	it	mi
 8000352:	4240      	negmi	r0, r0
 8000354:	ea5f 0c00 	movs.w	ip, r0
 8000358:	bf08      	it	eq
 800035a:	4770      	bxeq	lr
 800035c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000360:	4601      	mov	r1, r0
 8000362:	f04f 0000 	mov.w	r0, #0
 8000366:	e01c      	b.n	80003a2 <__aeabi_l2f+0x2a>

08000368 <__aeabi_ul2f>:
 8000368:	ea50 0201 	orrs.w	r2, r0, r1
 800036c:	bf08      	it	eq
 800036e:	4770      	bxeq	lr
 8000370:	f04f 0300 	mov.w	r3, #0
 8000374:	e00a      	b.n	800038c <__aeabi_l2f+0x14>
 8000376:	bf00      	nop

08000378 <__aeabi_l2f>:
 8000378:	ea50 0201 	orrs.w	r2, r0, r1
 800037c:	bf08      	it	eq
 800037e:	4770      	bxeq	lr
 8000380:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000384:	d502      	bpl.n	800038c <__aeabi_l2f+0x14>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	ea5f 0c01 	movs.w	ip, r1
 8000390:	bf02      	ittt	eq
 8000392:	4684      	moveq	ip, r0
 8000394:	4601      	moveq	r1, r0
 8000396:	2000      	moveq	r0, #0
 8000398:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800039c:	bf08      	it	eq
 800039e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003a2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003a6:	fabc f28c 	clz	r2, ip
 80003aa:	3a08      	subs	r2, #8
 80003ac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003b0:	db10      	blt.n	80003d4 <__aeabi_l2f+0x5c>
 80003b2:	fa01 fc02 	lsl.w	ip, r1, r2
 80003b6:	4463      	add	r3, ip
 80003b8:	fa00 fc02 	lsl.w	ip, r0, r2
 80003bc:	f1c2 0220 	rsb	r2, r2, #32
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003c4:	fa20 f202 	lsr.w	r2, r0, r2
 80003c8:	eb43 0002 	adc.w	r0, r3, r2
 80003cc:	bf08      	it	eq
 80003ce:	f020 0001 	biceq.w	r0, r0, #1
 80003d2:	4770      	bx	lr
 80003d4:	f102 0220 	add.w	r2, r2, #32
 80003d8:	fa01 fc02 	lsl.w	ip, r1, r2
 80003dc:	f1c2 0220 	rsb	r2, r2, #32
 80003e0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003e4:	fa21 f202 	lsr.w	r2, r1, r2
 80003e8:	eb43 0002 	adc.w	r0, r3, r2
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003f2:	4770      	bx	lr

080003f4 <__aeabi_uldivmod>:
 80003f4:	b953      	cbnz	r3, 800040c <__aeabi_uldivmod+0x18>
 80003f6:	b94a      	cbnz	r2, 800040c <__aeabi_uldivmod+0x18>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	bf08      	it	eq
 80003fc:	2800      	cmpeq	r0, #0
 80003fe:	bf1c      	itt	ne
 8000400:	f04f 31ff 	movne.w	r1, #4294967295
 8000404:	f04f 30ff 	movne.w	r0, #4294967295
 8000408:	f000 b96e 	b.w	80006e8 <__aeabi_idiv0>
 800040c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000410:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000414:	f000 f806 	bl	8000424 <__udivmoddi4>
 8000418:	f8dd e004 	ldr.w	lr, [sp, #4]
 800041c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000420:	b004      	add	sp, #16
 8000422:	4770      	bx	lr

08000424 <__udivmoddi4>:
 8000424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000428:	9d08      	ldr	r5, [sp, #32]
 800042a:	4604      	mov	r4, r0
 800042c:	468c      	mov	ip, r1
 800042e:	2b00      	cmp	r3, #0
 8000430:	f040 8083 	bne.w	800053a <__udivmoddi4+0x116>
 8000434:	428a      	cmp	r2, r1
 8000436:	4617      	mov	r7, r2
 8000438:	d947      	bls.n	80004ca <__udivmoddi4+0xa6>
 800043a:	fab2 f282 	clz	r2, r2
 800043e:	b142      	cbz	r2, 8000452 <__udivmoddi4+0x2e>
 8000440:	f1c2 0020 	rsb	r0, r2, #32
 8000444:	fa24 f000 	lsr.w	r0, r4, r0
 8000448:	4091      	lsls	r1, r2
 800044a:	4097      	lsls	r7, r2
 800044c:	ea40 0c01 	orr.w	ip, r0, r1
 8000450:	4094      	lsls	r4, r2
 8000452:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000456:	0c23      	lsrs	r3, r4, #16
 8000458:	fbbc f6f8 	udiv	r6, ip, r8
 800045c:	fa1f fe87 	uxth.w	lr, r7
 8000460:	fb08 c116 	mls	r1, r8, r6, ip
 8000464:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000468:	fb06 f10e 	mul.w	r1, r6, lr
 800046c:	4299      	cmp	r1, r3
 800046e:	d909      	bls.n	8000484 <__udivmoddi4+0x60>
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	f106 30ff 	add.w	r0, r6, #4294967295
 8000476:	f080 8119 	bcs.w	80006ac <__udivmoddi4+0x288>
 800047a:	4299      	cmp	r1, r3
 800047c:	f240 8116 	bls.w	80006ac <__udivmoddi4+0x288>
 8000480:	3e02      	subs	r6, #2
 8000482:	443b      	add	r3, r7
 8000484:	1a5b      	subs	r3, r3, r1
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb3 f0f8 	udiv	r0, r3, r8
 800048c:	fb08 3310 	mls	r3, r8, r0, r3
 8000490:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000494:	fb00 fe0e 	mul.w	lr, r0, lr
 8000498:	45a6      	cmp	lr, r4
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x8c>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 33ff 	add.w	r3, r0, #4294967295
 80004a2:	f080 8105 	bcs.w	80006b0 <__udivmoddi4+0x28c>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8102 	bls.w	80006b0 <__udivmoddi4+0x28c>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004b4:	eba4 040e 	sub.w	r4, r4, lr
 80004b8:	2600      	movs	r6, #0
 80004ba:	b11d      	cbz	r5, 80004c4 <__udivmoddi4+0xa0>
 80004bc:	40d4      	lsrs	r4, r2
 80004be:	2300      	movs	r3, #0
 80004c0:	e9c5 4300 	strd	r4, r3, [r5]
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	b902      	cbnz	r2, 80004ce <__udivmoddi4+0xaa>
 80004cc:	deff      	udf	#255	; 0xff
 80004ce:	fab2 f282 	clz	r2, r2
 80004d2:	2a00      	cmp	r2, #0
 80004d4:	d150      	bne.n	8000578 <__udivmoddi4+0x154>
 80004d6:	1bcb      	subs	r3, r1, r7
 80004d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004dc:	fa1f f887 	uxth.w	r8, r7
 80004e0:	2601      	movs	r6, #1
 80004e2:	fbb3 fcfe 	udiv	ip, r3, lr
 80004e6:	0c21      	lsrs	r1, r4, #16
 80004e8:	fb0e 331c 	mls	r3, lr, ip, r3
 80004ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004f0:	fb08 f30c 	mul.w	r3, r8, ip
 80004f4:	428b      	cmp	r3, r1
 80004f6:	d907      	bls.n	8000508 <__udivmoddi4+0xe4>
 80004f8:	1879      	adds	r1, r7, r1
 80004fa:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0xe2>
 8000500:	428b      	cmp	r3, r1
 8000502:	f200 80e9 	bhi.w	80006d8 <__udivmoddi4+0x2b4>
 8000506:	4684      	mov	ip, r0
 8000508:	1ac9      	subs	r1, r1, r3
 800050a:	b2a3      	uxth	r3, r4
 800050c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000510:	fb0e 1110 	mls	r1, lr, r0, r1
 8000514:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000518:	fb08 f800 	mul.w	r8, r8, r0
 800051c:	45a0      	cmp	r8, r4
 800051e:	d907      	bls.n	8000530 <__udivmoddi4+0x10c>
 8000520:	193c      	adds	r4, r7, r4
 8000522:	f100 33ff 	add.w	r3, r0, #4294967295
 8000526:	d202      	bcs.n	800052e <__udivmoddi4+0x10a>
 8000528:	45a0      	cmp	r8, r4
 800052a:	f200 80d9 	bhi.w	80006e0 <__udivmoddi4+0x2bc>
 800052e:	4618      	mov	r0, r3
 8000530:	eba4 0408 	sub.w	r4, r4, r8
 8000534:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000538:	e7bf      	b.n	80004ba <__udivmoddi4+0x96>
 800053a:	428b      	cmp	r3, r1
 800053c:	d909      	bls.n	8000552 <__udivmoddi4+0x12e>
 800053e:	2d00      	cmp	r5, #0
 8000540:	f000 80b1 	beq.w	80006a6 <__udivmoddi4+0x282>
 8000544:	2600      	movs	r6, #0
 8000546:	e9c5 0100 	strd	r0, r1, [r5]
 800054a:	4630      	mov	r0, r6
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	fab3 f683 	clz	r6, r3
 8000556:	2e00      	cmp	r6, #0
 8000558:	d14a      	bne.n	80005f0 <__udivmoddi4+0x1cc>
 800055a:	428b      	cmp	r3, r1
 800055c:	d302      	bcc.n	8000564 <__udivmoddi4+0x140>
 800055e:	4282      	cmp	r2, r0
 8000560:	f200 80b8 	bhi.w	80006d4 <__udivmoddi4+0x2b0>
 8000564:	1a84      	subs	r4, r0, r2
 8000566:	eb61 0103 	sbc.w	r1, r1, r3
 800056a:	2001      	movs	r0, #1
 800056c:	468c      	mov	ip, r1
 800056e:	2d00      	cmp	r5, #0
 8000570:	d0a8      	beq.n	80004c4 <__udivmoddi4+0xa0>
 8000572:	e9c5 4c00 	strd	r4, ip, [r5]
 8000576:	e7a5      	b.n	80004c4 <__udivmoddi4+0xa0>
 8000578:	f1c2 0320 	rsb	r3, r2, #32
 800057c:	fa20 f603 	lsr.w	r6, r0, r3
 8000580:	4097      	lsls	r7, r2
 8000582:	fa01 f002 	lsl.w	r0, r1, r2
 8000586:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800058a:	40d9      	lsrs	r1, r3
 800058c:	4330      	orrs	r0, r6
 800058e:	0c03      	lsrs	r3, r0, #16
 8000590:	fbb1 f6fe 	udiv	r6, r1, lr
 8000594:	fa1f f887 	uxth.w	r8, r7
 8000598:	fb0e 1116 	mls	r1, lr, r6, r1
 800059c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005a0:	fb06 f108 	mul.w	r1, r6, r8
 80005a4:	4299      	cmp	r1, r3
 80005a6:	fa04 f402 	lsl.w	r4, r4, r2
 80005aa:	d909      	bls.n	80005c0 <__udivmoddi4+0x19c>
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	f106 3cff 	add.w	ip, r6, #4294967295
 80005b2:	f080 808d 	bcs.w	80006d0 <__udivmoddi4+0x2ac>
 80005b6:	4299      	cmp	r1, r3
 80005b8:	f240 808a 	bls.w	80006d0 <__udivmoddi4+0x2ac>
 80005bc:	3e02      	subs	r6, #2
 80005be:	443b      	add	r3, r7
 80005c0:	1a5b      	subs	r3, r3, r1
 80005c2:	b281      	uxth	r1, r0
 80005c4:	fbb3 f0fe 	udiv	r0, r3, lr
 80005c8:	fb0e 3310 	mls	r3, lr, r0, r3
 80005cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005d0:	fb00 f308 	mul.w	r3, r0, r8
 80005d4:	428b      	cmp	r3, r1
 80005d6:	d907      	bls.n	80005e8 <__udivmoddi4+0x1c4>
 80005d8:	1879      	adds	r1, r7, r1
 80005da:	f100 3cff 	add.w	ip, r0, #4294967295
 80005de:	d273      	bcs.n	80006c8 <__udivmoddi4+0x2a4>
 80005e0:	428b      	cmp	r3, r1
 80005e2:	d971      	bls.n	80006c8 <__udivmoddi4+0x2a4>
 80005e4:	3802      	subs	r0, #2
 80005e6:	4439      	add	r1, r7
 80005e8:	1acb      	subs	r3, r1, r3
 80005ea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80005ee:	e778      	b.n	80004e2 <__udivmoddi4+0xbe>
 80005f0:	f1c6 0c20 	rsb	ip, r6, #32
 80005f4:	fa03 f406 	lsl.w	r4, r3, r6
 80005f8:	fa22 f30c 	lsr.w	r3, r2, ip
 80005fc:	431c      	orrs	r4, r3
 80005fe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000602:	fa01 f306 	lsl.w	r3, r1, r6
 8000606:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800060a:	fa21 f10c 	lsr.w	r1, r1, ip
 800060e:	431f      	orrs	r7, r3
 8000610:	0c3b      	lsrs	r3, r7, #16
 8000612:	fbb1 f9fe 	udiv	r9, r1, lr
 8000616:	fa1f f884 	uxth.w	r8, r4
 800061a:	fb0e 1119 	mls	r1, lr, r9, r1
 800061e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000622:	fb09 fa08 	mul.w	sl, r9, r8
 8000626:	458a      	cmp	sl, r1
 8000628:	fa02 f206 	lsl.w	r2, r2, r6
 800062c:	fa00 f306 	lsl.w	r3, r0, r6
 8000630:	d908      	bls.n	8000644 <__udivmoddi4+0x220>
 8000632:	1861      	adds	r1, r4, r1
 8000634:	f109 30ff 	add.w	r0, r9, #4294967295
 8000638:	d248      	bcs.n	80006cc <__udivmoddi4+0x2a8>
 800063a:	458a      	cmp	sl, r1
 800063c:	d946      	bls.n	80006cc <__udivmoddi4+0x2a8>
 800063e:	f1a9 0902 	sub.w	r9, r9, #2
 8000642:	4421      	add	r1, r4
 8000644:	eba1 010a 	sub.w	r1, r1, sl
 8000648:	b2bf      	uxth	r7, r7
 800064a:	fbb1 f0fe 	udiv	r0, r1, lr
 800064e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000652:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000656:	fb00 f808 	mul.w	r8, r0, r8
 800065a:	45b8      	cmp	r8, r7
 800065c:	d907      	bls.n	800066e <__udivmoddi4+0x24a>
 800065e:	19e7      	adds	r7, r4, r7
 8000660:	f100 31ff 	add.w	r1, r0, #4294967295
 8000664:	d22e      	bcs.n	80006c4 <__udivmoddi4+0x2a0>
 8000666:	45b8      	cmp	r8, r7
 8000668:	d92c      	bls.n	80006c4 <__udivmoddi4+0x2a0>
 800066a:	3802      	subs	r0, #2
 800066c:	4427      	add	r7, r4
 800066e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000672:	eba7 0708 	sub.w	r7, r7, r8
 8000676:	fba0 8902 	umull	r8, r9, r0, r2
 800067a:	454f      	cmp	r7, r9
 800067c:	46c6      	mov	lr, r8
 800067e:	4649      	mov	r1, r9
 8000680:	d31a      	bcc.n	80006b8 <__udivmoddi4+0x294>
 8000682:	d017      	beq.n	80006b4 <__udivmoddi4+0x290>
 8000684:	b15d      	cbz	r5, 800069e <__udivmoddi4+0x27a>
 8000686:	ebb3 020e 	subs.w	r2, r3, lr
 800068a:	eb67 0701 	sbc.w	r7, r7, r1
 800068e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000692:	40f2      	lsrs	r2, r6
 8000694:	ea4c 0202 	orr.w	r2, ip, r2
 8000698:	40f7      	lsrs	r7, r6
 800069a:	e9c5 2700 	strd	r2, r7, [r5]
 800069e:	2600      	movs	r6, #0
 80006a0:	4631      	mov	r1, r6
 80006a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006a6:	462e      	mov	r6, r5
 80006a8:	4628      	mov	r0, r5
 80006aa:	e70b      	b.n	80004c4 <__udivmoddi4+0xa0>
 80006ac:	4606      	mov	r6, r0
 80006ae:	e6e9      	b.n	8000484 <__udivmoddi4+0x60>
 80006b0:	4618      	mov	r0, r3
 80006b2:	e6fd      	b.n	80004b0 <__udivmoddi4+0x8c>
 80006b4:	4543      	cmp	r3, r8
 80006b6:	d2e5      	bcs.n	8000684 <__udivmoddi4+0x260>
 80006b8:	ebb8 0e02 	subs.w	lr, r8, r2
 80006bc:	eb69 0104 	sbc.w	r1, r9, r4
 80006c0:	3801      	subs	r0, #1
 80006c2:	e7df      	b.n	8000684 <__udivmoddi4+0x260>
 80006c4:	4608      	mov	r0, r1
 80006c6:	e7d2      	b.n	800066e <__udivmoddi4+0x24a>
 80006c8:	4660      	mov	r0, ip
 80006ca:	e78d      	b.n	80005e8 <__udivmoddi4+0x1c4>
 80006cc:	4681      	mov	r9, r0
 80006ce:	e7b9      	b.n	8000644 <__udivmoddi4+0x220>
 80006d0:	4666      	mov	r6, ip
 80006d2:	e775      	b.n	80005c0 <__udivmoddi4+0x19c>
 80006d4:	4630      	mov	r0, r6
 80006d6:	e74a      	b.n	800056e <__udivmoddi4+0x14a>
 80006d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80006dc:	4439      	add	r1, r7
 80006de:	e713      	b.n	8000508 <__udivmoddi4+0xe4>
 80006e0:	3802      	subs	r0, #2
 80006e2:	443c      	add	r4, r7
 80006e4:	e724      	b.n	8000530 <__udivmoddi4+0x10c>
 80006e6:	bf00      	nop

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80006f0:	ed2d 8b02 	vpush	{d8}
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f6:	f001 fab5 	bl	8001c64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fa:	f000 f905 	bl	8000908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fe:	f000 fae3 	bl	8000cc8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000702:	f000 fab7 	bl	8000c74 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000706:	f000 f995 	bl	8000a34 <MX_TIM1_Init>
  MX_TIM3_Init();
 800070a:	f000 fa3d 	bl	8000b88 <MX_TIM3_Init>
  MX_TIM2_Init();
 800070e:	f000 f9e9 	bl	8000ae4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000712:	f000 f961 	bl	80009d8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);					//micros()
 8000716:	4869      	ldr	r0, [pc, #420]	; (80008bc <main+0x1d0>)
 8000718:	f002 fc4c 	bl	8002fb4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);   //Start reading encoder
 800071c:	213c      	movs	r1, #60	; 0x3c
 800071e:	4868      	ldr	r0, [pc, #416]	; (80008c0 <main+0x1d4>)
 8000720:	f002 fe5a 	bl	80033d8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start(&htim3);						//Start TIM3
 8000724:	4867      	ldr	r0, [pc, #412]	; (80008c4 <main+0x1d8>)
 8000726:	f002 fbeb 	bl	8002f00 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);			//Start PWM TIM3
 800072a:	210c      	movs	r1, #12
 800072c:	4865      	ldr	r0, [pc, #404]	; (80008c4 <main+0x1d8>)
 800072e:	f002 fcfd 	bl	800312c <HAL_TIM_PWM_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (micros() - Time_Velocity_Stamp >= 100)
 8000732:	f001 f889 	bl	8001848 <micros>
 8000736:	4b64      	ldr	r3, [pc, #400]	; (80008c8 <main+0x1dc>)
 8000738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800073c:	1a84      	subs	r4, r0, r2
 800073e:	eb61 0503 	sbc.w	r5, r1, r3
 8000742:	2d00      	cmp	r5, #0
 8000744:	bf08      	it	eq
 8000746:	2c64      	cmpeq	r4, #100	; 0x64
 8000748:	d31a      	bcc.n	8000780 <main+0x94>
	  {
		  Time_Velocity_Stamp = micros();
 800074a:	f001 f87d 	bl	8001848 <micros>
 800074e:	4602      	mov	r2, r0
 8000750:	460b      	mov	r3, r1
 8000752:	495d      	ldr	r1, [pc, #372]	; (80008c8 <main+0x1dc>)
 8000754:	e9c1 2300 	strd	r2, r3, [r1]
		  Velocity_Encoder = (Velocity_Encoder*9999 + Encoder_Velocity_Update())/(float)10000;
 8000758:	4b5c      	ldr	r3, [pc, #368]	; (80008cc <main+0x1e0>)
 800075a:	edd3 7a00 	vldr	s15, [r3]
 800075e:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80008d0 <main+0x1e4>
 8000762:	ee27 8a87 	vmul.f32	s16, s15, s14
 8000766:	f000 fb55 	bl	8000e14 <Encoder_Velocity_Update>
 800076a:	eef0 7a40 	vmov.f32	s15, s0
 800076e:	ee38 7a27 	vadd.f32	s14, s16, s15
 8000772:	eddf 6a58 	vldr	s13, [pc, #352]	; 80008d4 <main+0x1e8>
 8000776:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800077a:	4b54      	ldr	r3, [pc, #336]	; (80008cc <main+0x1e0>)
 800077c:	edc3 7a00 	vstr	s15, [r3]

	  }
	  if (micros() - Time_Sampling_Stamp >= 1000)	  //Control loop
 8000780:	f001 f862 	bl	8001848 <micros>
 8000784:	4b54      	ldr	r3, [pc, #336]	; (80008d8 <main+0x1ec>)
 8000786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800078a:	ebb0 0802 	subs.w	r8, r0, r2
 800078e:	eb61 0903 	sbc.w	r9, r1, r3
 8000792:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000796:	f04f 0300 	mov.w	r3, #0
 800079a:	454b      	cmp	r3, r9
 800079c:	bf08      	it	eq
 800079e:	4542      	cmpeq	r2, r8
 80007a0:	d2c7      	bcs.n	8000732 <main+0x46>
	  {

			Time_Sampling_Stamp = micros();
 80007a2:	f001 f851 	bl	8001848 <micros>
 80007a6:	4602      	mov	r2, r0
 80007a8:	460b      	mov	r3, r1
 80007aa:	494b      	ldr	r1, [pc, #300]	; (80008d8 <main+0x1ec>)
 80007ac:	e9c1 2300 	strd	r2, r3, [r1]
			Position_Encoder = htim1.Instance->CNT; //Read Encoder
 80007b0:	4b43      	ldr	r3, [pc, #268]	; (80008c0 <main+0x1d4>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007b6:	ee07 3a90 	vmov	s15, r3
 80007ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007be:	4b47      	ldr	r3, [pc, #284]	; (80008dc <main+0x1f0>)
 80007c0:	edc3 7a00 	vstr	s15, [r3]
			Position_Now_Degree = (Position_Encoder*360)/Encoder_Resolution; //Convert Encoder CNT to degree
 80007c4:	4b45      	ldr	r3, [pc, #276]	; (80008dc <main+0x1f0>)
 80007c6:	edd3 7a00 	vldr	s15, [r3]
 80007ca:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80008e0 <main+0x1f4>
 80007ce:	ee67 6a87 	vmul.f32	s13, s15, s14
 80007d2:	4b44      	ldr	r3, [pc, #272]	; (80008e4 <main+0x1f8>)
 80007d4:	881b      	ldrh	r3, [r3, #0]
 80007d6:	ee07 3a90 	vmov	s15, r3
 80007da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80007de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80007e2:	4b41      	ldr	r3, [pc, #260]	; (80008e8 <main+0x1fc>)
 80007e4:	edc3 7a00 	vstr	s15, [r3]
			if ((Distance_Calculated == 0 )&& (Position_Now_Degree != Position_Want_Degree)) //Distance not calculated and not arrive at next station
 80007e8:	4b40      	ldr	r3, [pc, #256]	; (80008ec <main+0x200>)
 80007ea:	881b      	ldrh	r3, [r3, #0]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d10d      	bne.n	800080c <main+0x120>
 80007f0:	4b3d      	ldr	r3, [pc, #244]	; (80008e8 <main+0x1fc>)
 80007f2:	ed93 7a00 	vldr	s14, [r3]
 80007f6:	4b3e      	ldr	r3, [pc, #248]	; (80008f0 <main+0x204>)
 80007f8:	edd3 7a00 	vldr	s15, [r3]
 80007fc:	eeb4 7a67 	vcmp.f32	s14, s15
 8000800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000804:	d002      	beq.n	800080c <main+0x120>
			{
				Distance_Calculation();		//Calculate distance
 8000806:	f000 fc63 	bl	80010d0 <Distance_Calculation>
 800080a:	e02d      	b.n	8000868 <main+0x17c>
			}
			else if ((Distance_Calculated == 1) && (Position_Now_Degree != Position_Want_Degree) && (Trajectory_Flag < 5)) //Distance calculated and not arrive at next station
 800080c:	4b37      	ldr	r3, [pc, #220]	; (80008ec <main+0x200>)
 800080e:	881b      	ldrh	r3, [r3, #0]
 8000810:	2b01      	cmp	r3, #1
 8000812:	d129      	bne.n	8000868 <main+0x17c>
 8000814:	4b34      	ldr	r3, [pc, #208]	; (80008e8 <main+0x1fc>)
 8000816:	ed93 7a00 	vldr	s14, [r3]
 800081a:	4b35      	ldr	r3, [pc, #212]	; (80008f0 <main+0x204>)
 800081c:	edd3 7a00 	vldr	s15, [r3]
 8000820:	eeb4 7a67 	vcmp.f32	s14, s15
 8000824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000828:	d01e      	beq.n	8000868 <main+0x17c>
 800082a:	4b32      	ldr	r3, [pc, #200]	; (80008f4 <main+0x208>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	2b04      	cmp	r3, #4
 8000830:	d81a      	bhi.n	8000868 <main+0x17c>
			{
				Trajectory_Generation();	//Get Velocity_Want_RPM
 8000832:	f000 fd87 	bl	8001344 <Trajectory_Generation>
				Velocity_Control();
 8000836:	f000 fb93 	bl	8000f60 <Velocity_Control>
				Motor_Drive_PWM();			//Drive
 800083a:	f000 fb4b 	bl	8000ed4 <Motor_Drive_PWM>

				if(Trajectory_Flag == 4)
 800083e:	4b2d      	ldr	r3, [pc, #180]	; (80008f4 <main+0x208>)
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	2b04      	cmp	r3, #4
 8000844:	d110      	bne.n	8000868 <main+0x17c>
				{
					if(Distance_Length == 0)
 8000846:	4b2c      	ldr	r3, [pc, #176]	; (80008f8 <main+0x20c>)
 8000848:	881b      	ldrh	r3, [r3, #0]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d103      	bne.n	8000856 <main+0x16a>
					{
						Trajectory_Flag = 5;
 800084e:	4b29      	ldr	r3, [pc, #164]	; (80008f4 <main+0x208>)
 8000850:	2205      	movs	r2, #5
 8000852:	801a      	strh	r2, [r3, #0]
 8000854:	e008      	b.n	8000868 <main+0x17c>
					}
					else if (Distance_Length == 1)
 8000856:	4b28      	ldr	r3, [pc, #160]	; (80008f8 <main+0x20c>)
 8000858:	881b      	ldrh	r3, [r3, #0]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d104      	bne.n	8000868 <main+0x17c>
					{
						Distance_Calculation();
 800085e:	f000 fc37 	bl	80010d0 <Distance_Calculation>
						Trajectory_Flag = 0;
 8000862:	4b24      	ldr	r3, [pc, #144]	; (80008f4 <main+0x208>)
 8000864:	2200      	movs	r2, #0
 8000866:	801a      	strh	r2, [r3, #0]


			}


			if (Trajectory_Flag == 5)		//Reach next station
 8000868:	4b22      	ldr	r3, [pc, #136]	; (80008f4 <main+0x208>)
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	2b05      	cmp	r3, #5
 800086e:	d120      	bne.n	80008b2 <main+0x1c6>
			{

				if (Position_Prev_Degree != Position_Want_Degree)	//Change goal
 8000870:	4b22      	ldr	r3, [pc, #136]	; (80008fc <main+0x210>)
 8000872:	ed93 7a00 	vldr	s14, [r3]
 8000876:	4b1e      	ldr	r3, [pc, #120]	; (80008f0 <main+0x204>)
 8000878:	edd3 7a00 	vldr	s15, [r3]
 800087c:	eeb4 7a67 	vcmp.f32	s14, s15
 8000880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000884:	d00d      	beq.n	80008a2 <main+0x1b6>
				{
					Trajectory_Flag = 0;	//Reset flag
 8000886:	4b1b      	ldr	r3, [pc, #108]	; (80008f4 <main+0x208>)
 8000888:	2200      	movs	r2, #0
 800088a:	801a      	strh	r2, [r3, #0]
					Distance_Calculated = 0;//Reset distance
 800088c:	4b17      	ldr	r3, [pc, #92]	; (80008ec <main+0x200>)
 800088e:	2200      	movs	r2, #0
 8000890:	801a      	strh	r2, [r3, #0]
					Velocity_Want_RPM = 0;  //Reset Velocity_Want_RPM
 8000892:	4b1b      	ldr	r3, [pc, #108]	; (8000900 <main+0x214>)
 8000894:	f04f 0200 	mov.w	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
					Velocity_Error_Sum = 0;
 800089a:	4b1a      	ldr	r3, [pc, #104]	; (8000904 <main+0x218>)
 800089c:	f04f 0200 	mov.w	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
				}
				Velocity_Want_RPM = 0;
 80008a2:	4b17      	ldr	r3, [pc, #92]	; (8000900 <main+0x214>)
 80008a4:	f04f 0200 	mov.w	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
				Velocity_Control();
 80008aa:	f000 fb59 	bl	8000f60 <Velocity_Control>
				Motor_Drive_PWM();			//Drive
 80008ae:	f000 fb11 	bl	8000ed4 <Motor_Drive_PWM>

			}
			Position_Prev_Degree = Position_Want_Degree; //Check that Position_Want_Degree change or not
 80008b2:	4b0f      	ldr	r3, [pc, #60]	; (80008f0 <main+0x204>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a11      	ldr	r2, [pc, #68]	; (80008fc <main+0x210>)
 80008b8:	6013      	str	r3, [r2, #0]
	  if (micros() - Time_Velocity_Stamp >= 100)
 80008ba:	e73a      	b.n	8000732 <main+0x46>
 80008bc:	20000250 	.word	0x20000250
 80008c0:	20000208 	.word	0x20000208
 80008c4:	200001c0 	.word	0x200001c0
 80008c8:	200000b8 	.word	0x200000b8
 80008cc:	200000cc 	.word	0x200000cc
 80008d0:	461c3c00 	.word	0x461c3c00
 80008d4:	461c4000 	.word	0x461c4000
 80008d8:	200000b0 	.word	0x200000b0
 80008dc:	200000f0 	.word	0x200000f0
 80008e0:	43b40000 	.word	0x43b40000
 80008e4:	20000000 	.word	0x20000000
 80008e8:	200000f4 	.word	0x200000f4
 80008ec:	200000ca 	.word	0x200000ca
 80008f0:	200000f8 	.word	0x200000f8
 80008f4:	2000014c 	.word	0x2000014c
 80008f8:	200000c8 	.word	0x200000c8
 80008fc:	200000fc 	.word	0x200000fc
 8000900:	200000d4 	.word	0x200000d4
 8000904:	200000e0 	.word	0x200000e0

08000908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b094      	sub	sp, #80	; 0x50
 800090c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090e:	f107 0320 	add.w	r3, r7, #32
 8000912:	2230      	movs	r2, #48	; 0x30
 8000914:	2100      	movs	r1, #0
 8000916:	4618      	mov	r0, r3
 8000918:	f003 fe2c 	bl	8004574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800091c:	f107 030c 	add.w	r3, r7, #12
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800092c:	2300      	movs	r3, #0
 800092e:	60bb      	str	r3, [r7, #8]
 8000930:	4b27      	ldr	r3, [pc, #156]	; (80009d0 <SystemClock_Config+0xc8>)
 8000932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000934:	4a26      	ldr	r2, [pc, #152]	; (80009d0 <SystemClock_Config+0xc8>)
 8000936:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800093a:	6413      	str	r3, [r2, #64]	; 0x40
 800093c:	4b24      	ldr	r3, [pc, #144]	; (80009d0 <SystemClock_Config+0xc8>)
 800093e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000944:	60bb      	str	r3, [r7, #8]
 8000946:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000948:	2300      	movs	r3, #0
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	4b21      	ldr	r3, [pc, #132]	; (80009d4 <SystemClock_Config+0xcc>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a20      	ldr	r2, [pc, #128]	; (80009d4 <SystemClock_Config+0xcc>)
 8000952:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000956:	6013      	str	r3, [r2, #0]
 8000958:	4b1e      	ldr	r3, [pc, #120]	; (80009d4 <SystemClock_Config+0xcc>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000960:	607b      	str	r3, [r7, #4]
 8000962:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000964:	2302      	movs	r3, #2
 8000966:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000968:	2301      	movs	r3, #1
 800096a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800096c:	2310      	movs	r3, #16
 800096e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000970:	2302      	movs	r3, #2
 8000972:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000974:	2300      	movs	r3, #0
 8000976:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000978:	2308      	movs	r3, #8
 800097a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800097c:	2364      	movs	r3, #100	; 0x64
 800097e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000980:	2302      	movs	r3, #2
 8000982:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000984:	2304      	movs	r3, #4
 8000986:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000988:	f107 0320 	add.w	r3, r7, #32
 800098c:	4618      	mov	r0, r3
 800098e:	f001 fdf3 	bl	8002578 <HAL_RCC_OscConfig>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000998:	f000 ff70 	bl	800187c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800099c:	230f      	movs	r3, #15
 800099e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009a0:	2302      	movs	r3, #2
 80009a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009b2:	f107 030c 	add.w	r3, r7, #12
 80009b6:	2103      	movs	r1, #3
 80009b8:	4618      	mov	r0, r3
 80009ba:	f002 f855 	bl	8002a68 <HAL_RCC_ClockConfig>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80009c4:	f000 ff5a 	bl	800187c <Error_Handler>
  }
}
 80009c8:	bf00      	nop
 80009ca:	3750      	adds	r7, #80	; 0x50
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40007000 	.word	0x40007000

080009d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009dc:	4b12      	ldr	r3, [pc, #72]	; (8000a28 <MX_I2C1_Init+0x50>)
 80009de:	4a13      	ldr	r2, [pc, #76]	; (8000a2c <MX_I2C1_Init+0x54>)
 80009e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009e2:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <MX_I2C1_Init+0x50>)
 80009e4:	4a12      	ldr	r2, [pc, #72]	; (8000a30 <MX_I2C1_Init+0x58>)
 80009e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009e8:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <MX_I2C1_Init+0x50>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009ee:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <MX_I2C1_Init+0x50>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009f4:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <MX_I2C1_Init+0x50>)
 80009f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009fc:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <MX_I2C1_Init+0x50>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a02:	4b09      	ldr	r3, [pc, #36]	; (8000a28 <MX_I2C1_Init+0x50>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a08:	4b07      	ldr	r3, [pc, #28]	; (8000a28 <MX_I2C1_Init+0x50>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a0e:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <MX_I2C1_Init+0x50>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	; (8000a28 <MX_I2C1_Init+0x50>)
 8000a16:	f001 fc6b 	bl	80022f0 <HAL_I2C_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a20:	f000 ff2c 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	2000016c 	.word	0x2000016c
 8000a2c:	40005400 	.word	0x40005400
 8000a30:	000186a0 	.word	0x000186a0

08000a34 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08c      	sub	sp, #48	; 0x30
 8000a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a3a:	f107 030c 	add.w	r3, r7, #12
 8000a3e:	2224      	movs	r2, #36	; 0x24
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f003 fd96 	bl	8004574 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a50:	4b22      	ldr	r3, [pc, #136]	; (8000adc <MX_TIM1_Init+0xa8>)
 8000a52:	4a23      	ldr	r2, [pc, #140]	; (8000ae0 <MX_TIM1_Init+0xac>)
 8000a54:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a56:	4b21      	ldr	r3, [pc, #132]	; (8000adc <MX_TIM1_Init+0xa8>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5c:	4b1f      	ldr	r3, [pc, #124]	; (8000adc <MX_TIM1_Init+0xa8>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8191;
 8000a62:	4b1e      	ldr	r3, [pc, #120]	; (8000adc <MX_TIM1_Init+0xa8>)
 8000a64:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8000a68:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a6a:	4b1c      	ldr	r3, [pc, #112]	; (8000adc <MX_TIM1_Init+0xa8>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a70:	4b1a      	ldr	r3, [pc, #104]	; (8000adc <MX_TIM1_Init+0xa8>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a76:	4b19      	ldr	r3, [pc, #100]	; (8000adc <MX_TIM1_Init+0xa8>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a80:	2300      	movs	r3, #0
 8000a82:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a84:	2301      	movs	r3, #1
 8000a86:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a90:	2300      	movs	r3, #0
 8000a92:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a94:	2301      	movs	r3, #1
 8000a96:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000aa0:	f107 030c 	add.w	r3, r7, #12
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	480d      	ldr	r0, [pc, #52]	; (8000adc <MX_TIM1_Init+0xa8>)
 8000aa8:	f002 fbf0 	bl	800328c <HAL_TIM_Encoder_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000ab2:	f000 fee3 	bl	800187c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aba:	2300      	movs	r3, #0
 8000abc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4806      	ldr	r0, [pc, #24]	; (8000adc <MX_TIM1_Init+0xa8>)
 8000ac4:	f003 fa94 	bl	8003ff0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000ace:	f000 fed5 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ad2:	bf00      	nop
 8000ad4:	3730      	adds	r7, #48	; 0x30
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20000208 	.word	0x20000208
 8000ae0:	40010000 	.word	0x40010000

08000ae4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b086      	sub	sp, #24
 8000ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aea:	f107 0308 	add.w	r3, r7, #8
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
 8000af2:	605a      	str	r2, [r3, #4]
 8000af4:	609a      	str	r2, [r3, #8]
 8000af6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000af8:	463b      	mov	r3, r7
 8000afa:	2200      	movs	r2, #0
 8000afc:	601a      	str	r2, [r3, #0]
 8000afe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b00:	4b20      	ldr	r3, [pc, #128]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8000b08:	4b1e      	ldr	r3, [pc, #120]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b0a:	2263      	movs	r2, #99	; 0x63
 8000b0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b0e:	4b1d      	ldr	r3, [pc, #116]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b14:	4b1b      	ldr	r3, [pc, #108]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b16:	f04f 32ff 	mov.w	r2, #4294967295
 8000b1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b1c:	4b19      	ldr	r3, [pc, #100]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b22:	4b18      	ldr	r3, [pc, #96]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b28:	4816      	ldr	r0, [pc, #88]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b2a:	f002 f999 	bl	8002e60 <HAL_TIM_Base_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b34:	f000 fea2 	bl	800187c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b3e:	f107 0308 	add.w	r3, r7, #8
 8000b42:	4619      	mov	r1, r3
 8000b44:	480f      	ldr	r0, [pc, #60]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b46:	f002 fe9b 	bl	8003880 <HAL_TIM_ConfigClockSource>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b50:	f000 fe94 	bl	800187c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b54:	2300      	movs	r3, #0
 8000b56:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b5c:	463b      	mov	r3, r7
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4808      	ldr	r0, [pc, #32]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b62:	f003 fa45 	bl	8003ff0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b6c:	f000 fe86 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_SR_UIF);
 8000b70:	4b04      	ldr	r3, [pc, #16]	; (8000b84 <MX_TIM2_Init+0xa0>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f06f 0201 	mvn.w	r2, #1
 8000b78:	611a      	str	r2, [r3, #16]

  /* USER CODE END TIM2_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	3718      	adds	r7, #24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000250 	.word	0x20000250

08000b88 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08e      	sub	sp, #56	; 0x38
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9c:	f107 0320 	add.w	r3, r7, #32
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ba6:	1d3b      	adds	r3, r7, #4
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
 8000bb4:	615a      	str	r2, [r3, #20]
 8000bb6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000bb8:	4b2c      	ldr	r3, [pc, #176]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000bba:	4a2d      	ldr	r2, [pc, #180]	; (8000c70 <MX_TIM3_Init+0xe8>)
 8000bbc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000bbe:	4b2b      	ldr	r3, [pc, #172]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bc4:	4b29      	ldr	r3, [pc, #164]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8000bca:	4b28      	ldr	r3, [pc, #160]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000bcc:	f242 7210 	movw	r2, #10000	; 0x2710
 8000bd0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bd2:	4b26      	ldr	r3, [pc, #152]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd8:	4b24      	ldr	r3, [pc, #144]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000bde:	4823      	ldr	r0, [pc, #140]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000be0:	f002 f93e 	bl	8002e60 <HAL_TIM_Base_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000bea:	f000 fe47 	bl	800187c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bf2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000bf4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	481c      	ldr	r0, [pc, #112]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000bfc:	f002 fe40 	bl	8003880 <HAL_TIM_ConfigClockSource>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000c06:	f000 fe39 	bl	800187c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c0a:	4818      	ldr	r0, [pc, #96]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000c0c:	f002 fa34 	bl	8003078 <HAL_TIM_PWM_Init>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000c16:	f000 fe31 	bl	800187c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c22:	f107 0320 	add.w	r3, r7, #32
 8000c26:	4619      	mov	r1, r3
 8000c28:	4810      	ldr	r0, [pc, #64]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000c2a:	f003 f9e1 	bl	8003ff0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000c34:	f000 fe22 	bl	800187c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c38:	2360      	movs	r3, #96	; 0x60
 8000c3a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c40:	2300      	movs	r3, #0
 8000c42:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c48:	1d3b      	adds	r3, r7, #4
 8000c4a:	220c      	movs	r2, #12
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4807      	ldr	r0, [pc, #28]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000c50:	f002 fd58 	bl	8003704 <HAL_TIM_PWM_ConfigChannel>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000c5a:	f000 fe0f 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c5e:	4803      	ldr	r0, [pc, #12]	; (8000c6c <MX_TIM3_Init+0xe4>)
 8000c60:	f000 ff06 	bl	8001a70 <HAL_TIM_MspPostInit>

}
 8000c64:	bf00      	nop
 8000c66:	3738      	adds	r7, #56	; 0x38
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	200001c0 	.word	0x200001c0
 8000c70:	40000400 	.word	0x40000400

08000c74 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <MX_USART2_UART_Init+0x4c>)
 8000c7a:	4a12      	ldr	r2, [pc, #72]	; (8000cc4 <MX_USART2_UART_Init+0x50>)
 8000c7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c7e:	4b10      	ldr	r3, [pc, #64]	; (8000cc0 <MX_USART2_UART_Init+0x4c>)
 8000c80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c86:	4b0e      	ldr	r3, [pc, #56]	; (8000cc0 <MX_USART2_UART_Init+0x4c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <MX_USART2_UART_Init+0x4c>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c92:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <MX_USART2_UART_Init+0x4c>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c98:	4b09      	ldr	r3, [pc, #36]	; (8000cc0 <MX_USART2_UART_Init+0x4c>)
 8000c9a:	220c      	movs	r2, #12
 8000c9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c9e:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <MX_USART2_UART_Init+0x4c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <MX_USART2_UART_Init+0x4c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000caa:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <MX_USART2_UART_Init+0x4c>)
 8000cac:	f003 fa22 	bl	80040f4 <HAL_UART_Init>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000cb6:	f000 fde1 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000298 	.word	0x20000298
 8000cc4:	40004400 	.word	0x40004400

08000cc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	; 0x28
 8000ccc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
 8000cdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	613b      	str	r3, [r7, #16]
 8000ce2:	4b47      	ldr	r3, [pc, #284]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a46      	ldr	r2, [pc, #280]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000ce8:	f043 0304 	orr.w	r3, r3, #4
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4b44      	ldr	r3, [pc, #272]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0304 	and.w	r3, r3, #4
 8000cf6:	613b      	str	r3, [r7, #16]
 8000cf8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	4b40      	ldr	r3, [pc, #256]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4a3f      	ldr	r2, [pc, #252]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4b3d      	ldr	r3, [pc, #244]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	4b39      	ldr	r3, [pc, #228]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4a38      	ldr	r2, [pc, #224]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4b36      	ldr	r3, [pc, #216]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	4b32      	ldr	r3, [pc, #200]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a31      	ldr	r2, [pc, #196]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000d3c:	f043 0302 	orr.w	r3, r3, #2
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b2f      	ldr	r3, [pc, #188]	; (8000e00 <MX_GPIO_Init+0x138>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f003 0302 	and.w	r3, r3, #2
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2120      	movs	r1, #32
 8000d52:	482c      	ldr	r0, [pc, #176]	; (8000e04 <MX_GPIO_Init+0x13c>)
 8000d54:	f001 fa8e 	bl	8002274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d5e:	482a      	ldr	r0, [pc, #168]	; (8000e08 <MX_GPIO_Init+0x140>)
 8000d60:	f001 fa88 	bl	8002274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d6a:	4b28      	ldr	r3, [pc, #160]	; (8000e0c <MX_GPIO_Init+0x144>)
 8000d6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	4619      	mov	r1, r3
 8000d78:	4825      	ldr	r0, [pc, #148]	; (8000e10 <MX_GPIO_Init+0x148>)
 8000d7a:	f001 f8f7 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_Input_Proxreal_Pin Encoder_X_Pin */
  GPIO_InitStruct.Pin = GPIO_Input_Proxreal_Pin|Encoder_X_Pin;
 8000d7e:	2381      	movs	r3, #129	; 0x81
 8000d80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d8a:	f107 0314 	add.w	r3, r7, #20
 8000d8e:	4619      	mov	r1, r3
 8000d90:	481f      	ldr	r0, [pc, #124]	; (8000e10 <MX_GPIO_Init+0x148>)
 8000d92:	f001 f8eb 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_Input_Proxtest_Pin */
  GPIO_InitStruct.Pin = GPIO_Input_Proxtest_Pin;
 8000d96:	2301      	movs	r3, #1
 8000d98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_Input_Proxtest_GPIO_Port, &GPIO_InitStruct);
 8000da2:	f107 0314 	add.w	r3, r7, #20
 8000da6:	4619      	mov	r1, r3
 8000da8:	4816      	ldr	r0, [pc, #88]	; (8000e04 <MX_GPIO_Init+0x13c>)
 8000daa:	f001 f8df 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000dae:	2320      	movs	r3, #32
 8000db0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	480f      	ldr	r0, [pc, #60]	; (8000e04 <MX_GPIO_Init+0x13c>)
 8000dc6:	f001 f8d1 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000dca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	4619      	mov	r1, r3
 8000de2:	4809      	ldr	r0, [pc, #36]	; (8000e08 <MX_GPIO_Init+0x140>)
 8000de4:	f001 f8c2 	bl	8001f6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000de8:	2200      	movs	r2, #0
 8000dea:	2100      	movs	r1, #0
 8000dec:	2028      	movs	r0, #40	; 0x28
 8000dee:	f001 f886 	bl	8001efe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000df2:	2028      	movs	r0, #40	; 0x28
 8000df4:	f001 f89f 	bl	8001f36 <HAL_NVIC_EnableIRQ>

}
 8000df8:	bf00      	nop
 8000dfa:	3728      	adds	r7, #40	; 0x28
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40020000 	.word	0x40020000
 8000e08:	40020400 	.word	0x40020400
 8000e0c:	10210000 	.word	0x10210000
 8000e10:	40020800 	.word	0x40020800

08000e14 <Encoder_Velocity_Update>:

/* USER CODE BEGIN 4 */
float Encoder_Velocity_Update()  //Lecture code DON'T TOUCH!
{
 8000e14:	b5b0      	push	{r4, r5, r7, lr}
 8000e16:	ed2d 8b02 	vpush	{d8}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
	//Save Last state
	static uint32_t EncoderLastPosition = 0;
	static uint64_t EncoderLastTimestamp = 0;

	//read data
	uint32_t EncoderNowPosition = htim1.Instance->CNT;
 8000e1e:	4b27      	ldr	r3, [pc, #156]	; (8000ebc <Encoder_Velocity_Update+0xa8>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e24:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 8000e26:	f000 fd0f 	bl	8001848 <micros>
 8000e2a:	e9c7 0102 	strd	r0, r1, [r7, #8]

	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 8000e2e:	4b24      	ldr	r3, [pc, #144]	; (8000ec0 <Encoder_Velocity_Update+0xac>)
 8000e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e34:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0503 	sbc.w	r5, r1, r3
 8000e3e:	e9c7 4500 	strd	r4, r5, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 8000e42:	4b20      	ldr	r3, [pc, #128]	; (8000ec4 <Encoder_Velocity_Update+0xb0>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	617b      	str	r3, [r7, #20]

	//compensate overflow and underflow
	if (EncoderPositionDiff >= Encoder_Overflow)
 8000e4c:	4b1e      	ldr	r3, [pc, #120]	; (8000ec8 <Encoder_Velocity_Update+0xb4>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	461a      	mov	r2, r3
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	4293      	cmp	r3, r2
 8000e56:	db06      	blt.n	8000e66 <Encoder_Velocity_Update+0x52>
	{
		EncoderPositionDiff -= Encoder_Resolution;
 8000e58:	4b1c      	ldr	r3, [pc, #112]	; (8000ecc <Encoder_Velocity_Update+0xb8>)
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	1a9b      	subs	r3, r3, r2
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	e00b      	b.n	8000e7e <Encoder_Velocity_Update+0x6a>
	}
	else if (-EncoderPositionDiff >= Encoder_Overflow)
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	425b      	negs	r3, r3
 8000e6a:	4a17      	ldr	r2, [pc, #92]	; (8000ec8 <Encoder_Velocity_Update+0xb4>)
 8000e6c:	8812      	ldrh	r2, [r2, #0]
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	db05      	blt.n	8000e7e <Encoder_Velocity_Update+0x6a>
	{
		EncoderPositionDiff += Encoder_Resolution;
 8000e72:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <Encoder_Velocity_Update+0xb8>)
 8000e74:	881b      	ldrh	r3, [r3, #0]
 8000e76:	461a      	mov	r2, r3
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	617b      	str	r3, [r7, #20]
	}

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 8000e7e:	4a11      	ldr	r2, [pc, #68]	; (8000ec4 <Encoder_Velocity_Update+0xb0>)
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8000e84:	490e      	ldr	r1, [pc, #56]	; (8000ec0 <Encoder_Velocity_Update+0xac>)
 8000e86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000e8a:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity
	//EncoderTimeDiff is in uS
	return (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	4a0f      	ldr	r2, [pc, #60]	; (8000ed0 <Encoder_Velocity_Update+0xbc>)
 8000e92:	fb02 f303 	mul.w	r3, r2, r3
 8000e96:	ee07 3a90 	vmov	s15, r3
 8000e9a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000e9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000ea2:	f7ff fa61 	bl	8000368 <__aeabi_ul2f>
 8000ea6:	ee07 0a10 	vmov	s14, r0
 8000eaa:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 8000eae:	eeb0 0a67 	vmov.f32	s0, s15
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	ecbd 8b02 	vpop	{d8}
 8000eba:	bdb0      	pop	{r4, r5, r7, pc}
 8000ebc:	20000208 	.word	0x20000208
 8000ec0:	20000160 	.word	0x20000160
 8000ec4:	20000168 	.word	0x20000168
 8000ec8:	20000002 	.word	0x20000002
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	000f4240 	.word	0x000f4240

08000ed4 <Motor_Drive_PWM>:

#define PWM_CHANNEL TIM_CHANNEL_4			//Set channel for PWM
#define GPIO_PIN_DIRECTION GPIO_PIN_10		//Set pin for direction
void Motor_Drive_PWM()	//Motor drive
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	if (PWM_Out > 10000)		//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000ed8:	4b1d      	ldr	r3, [pc, #116]	; (8000f50 <Motor_Drive_PWM+0x7c>)
 8000eda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ede:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	dd04      	ble.n	8000ef0 <Motor_Drive_PWM+0x1c>
	{
		PWM_Out = 10000;		//Run with Velocity_Max_RPM
 8000ee6:	4b1a      	ldr	r3, [pc, #104]	; (8000f50 <Motor_Drive_PWM+0x7c>)
 8000ee8:	f242 7210 	movw	r2, #10000	; 0x2710
 8000eec:	801a      	strh	r2, [r3, #0]
 8000eee:	e009      	b.n	8000f04 <Motor_Drive_PWM+0x30>
	}
	else if (PWM_Out < -10000)		//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000ef0:	4b17      	ldr	r3, [pc, #92]	; (8000f50 <Motor_Drive_PWM+0x7c>)
 8000ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef6:	4a17      	ldr	r2, [pc, #92]	; (8000f54 <Motor_Drive_PWM+0x80>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	da03      	bge.n	8000f04 <Motor_Drive_PWM+0x30>
	{
		PWM_Out = -10000;		//Run with Velocity_Max_RPM
 8000efc:	4b14      	ldr	r3, [pc, #80]	; (8000f50 <Motor_Drive_PWM+0x7c>)
 8000efe:	f64d 02f0 	movw	r2, #55536	; 0xd8f0
 8000f02:	801a      	strh	r2, [r3, #0]
	}

	if (PWM_Out < 0)
 8000f04:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <Motor_Drive_PWM+0x7c>)
 8000f06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	da0d      	bge.n	8000f2a <Motor_Drive_PWM+0x56>
	{
		__HAL_TIM_SET_COMPARE(&htim3, PWM_CHANNEL, -PWM_Out);
 8000f0e:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <Motor_Drive_PWM+0x7c>)
 8000f10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f14:	425a      	negs	r2, r3
 8000f16:	4b10      	ldr	r3, [pc, #64]	; (8000f58 <Motor_Drive_PWM+0x84>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_DIRECTION, GPIO_PIN_RESET);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f22:	480e      	ldr	r0, [pc, #56]	; (8000f5c <Motor_Drive_PWM+0x88>)
 8000f24:	f001 f9a6 	bl	8002274 <HAL_GPIO_WritePin>
	else if (PWM_Out >= 0)
	{
		__HAL_TIM_SET_COMPARE(&htim3, PWM_CHANNEL, PWM_Out);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_DIRECTION, GPIO_PIN_SET);
	}
}
 8000f28:	e010      	b.n	8000f4c <Motor_Drive_PWM+0x78>
	else if (PWM_Out >= 0)
 8000f2a:	4b09      	ldr	r3, [pc, #36]	; (8000f50 <Motor_Drive_PWM+0x7c>)
 8000f2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	db0b      	blt.n	8000f4c <Motor_Drive_PWM+0x78>
		__HAL_TIM_SET_COMPARE(&htim3, PWM_CHANNEL, PWM_Out);
 8000f34:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <Motor_Drive_PWM+0x7c>)
 8000f36:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000f3a:	4b07      	ldr	r3, [pc, #28]	; (8000f58 <Motor_Drive_PWM+0x84>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_DIRECTION, GPIO_PIN_SET);
 8000f40:	2201      	movs	r2, #1
 8000f42:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f46:	4805      	ldr	r0, [pc, #20]	; (8000f5c <Motor_Drive_PWM+0x88>)
 8000f48:	f001 f994 	bl	8002274 <HAL_GPIO_WritePin>
}
 8000f4c:	bf00      	nop
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	200000ec 	.word	0x200000ec
 8000f54:	ffffd8f0 	.word	0xffffd8f0
 8000f58:	200001c0 	.word	0x200001c0
 8000f5c:	40020400 	.word	0x40020400

08000f60 <Velocity_Control>:
void Velocity_Control()  //Velocity Control PID
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0

	Velocity_Now_RPM = (Velocity_Encoder*60)/Encoder_Resolution;	//Convert Velocity_Encoder (Encoder's velocity at the moment) to RPM
 8000f64:	4b4a      	ldr	r3, [pc, #296]	; (8001090 <Velocity_Control+0x130>)
 8000f66:	edd3 7a00 	vldr	s15, [r3]
 8000f6a:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001094 <Velocity_Control+0x134>
 8000f6e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000f72:	4b49      	ldr	r3, [pc, #292]	; (8001098 <Velocity_Control+0x138>)
 8000f74:	881b      	ldrh	r3, [r3, #0]
 8000f76:	ee07 3a90 	vmov	s15, r3
 8000f7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f82:	4b46      	ldr	r3, [pc, #280]	; (800109c <Velocity_Control+0x13c>)
 8000f84:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Now_Rad = (Velocity_Now_RPM*2*pi)/60;
 8000f88:	4b44      	ldr	r3, [pc, #272]	; (800109c <Velocity_Control+0x13c>)
 8000f8a:	edd3 7a00 	vldr	s15, [r3]
 8000f8e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000f92:	4b43      	ldr	r3, [pc, #268]	; (80010a0 <Velocity_Control+0x140>)
 8000f94:	edd3 7a00 	vldr	s15, [r3]
 8000f98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f9c:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8001094 <Velocity_Control+0x134>
 8000fa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fa4:	4b3f      	ldr	r3, [pc, #252]	; (80010a4 <Velocity_Control+0x144>)
 8000fa6:	edc3 7a00 	vstr	s15, [r3]

	if (Velocity_Want_RPM > Velocity_Max_RPM)		//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000faa:	4b3f      	ldr	r3, [pc, #252]	; (80010a8 <Velocity_Control+0x148>)
 8000fac:	ed93 7a00 	vldr	s14, [r3]
 8000fb0:	4b3e      	ldr	r3, [pc, #248]	; (80010ac <Velocity_Control+0x14c>)
 8000fb2:	edd3 7a00 	vldr	s15, [r3]
 8000fb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fbe:	dd04      	ble.n	8000fca <Velocity_Control+0x6a>
	{
		Velocity_Want_RPM = Velocity_Max_RPM;		//Run with Velocity_Max_RPM
 8000fc0:	4b3a      	ldr	r3, [pc, #232]	; (80010ac <Velocity_Control+0x14c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a38      	ldr	r2, [pc, #224]	; (80010a8 <Velocity_Control+0x148>)
 8000fc6:	6013      	str	r3, [r2, #0]
 8000fc8:	e014      	b.n	8000ff4 <Velocity_Control+0x94>
	}
	else if (Velocity_Want_RPM < -Velocity_Max_RPM)		//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000fca:	4b38      	ldr	r3, [pc, #224]	; (80010ac <Velocity_Control+0x14c>)
 8000fcc:	edd3 7a00 	vldr	s15, [r3]
 8000fd0:	eeb1 7a67 	vneg.f32	s14, s15
 8000fd4:	4b34      	ldr	r3, [pc, #208]	; (80010a8 <Velocity_Control+0x148>)
 8000fd6:	edd3 7a00 	vldr	s15, [r3]
 8000fda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe2:	dd07      	ble.n	8000ff4 <Velocity_Control+0x94>
	{
		Velocity_Want_RPM = -Velocity_Max_RPM;		//Run with Velocity_Max_RPM
 8000fe4:	4b31      	ldr	r3, [pc, #196]	; (80010ac <Velocity_Control+0x14c>)
 8000fe6:	edd3 7a00 	vldr	s15, [r3]
 8000fea:	eef1 7a67 	vneg.f32	s15, s15
 8000fee:	4b2e      	ldr	r3, [pc, #184]	; (80010a8 <Velocity_Control+0x148>)
 8000ff0:	edc3 7a00 	vstr	s15, [r3]
	}

	Velocity_Error = Velocity_Want_RPM - Velocity_Now_RPM;
 8000ff4:	4b2c      	ldr	r3, [pc, #176]	; (80010a8 <Velocity_Control+0x148>)
 8000ff6:	ed93 7a00 	vldr	s14, [r3]
 8000ffa:	4b28      	ldr	r3, [pc, #160]	; (800109c <Velocity_Control+0x13c>)
 8000ffc:	edd3 7a00 	vldr	s15, [r3]
 8001000:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001004:	4b2a      	ldr	r3, [pc, #168]	; (80010b0 <Velocity_Control+0x150>)
 8001006:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Error_Sum = Velocity_Error_Sum + Velocity_Error;
 800100a:	4b2a      	ldr	r3, [pc, #168]	; (80010b4 <Velocity_Control+0x154>)
 800100c:	ed93 7a00 	vldr	s14, [r3]
 8001010:	4b27      	ldr	r3, [pc, #156]	; (80010b0 <Velocity_Control+0x150>)
 8001012:	edd3 7a00 	vldr	s15, [r3]
 8001016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800101a:	4b26      	ldr	r3, [pc, #152]	; (80010b4 <Velocity_Control+0x154>)
 800101c:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Error_Diff = Velocity_Error - Velocity_Error_Prev;
 8001020:	4b23      	ldr	r3, [pc, #140]	; (80010b0 <Velocity_Control+0x150>)
 8001022:	ed93 7a00 	vldr	s14, [r3]
 8001026:	4b24      	ldr	r3, [pc, #144]	; (80010b8 <Velocity_Control+0x158>)
 8001028:	edd3 7a00 	vldr	s15, [r3]
 800102c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001030:	4b22      	ldr	r3, [pc, #136]	; (80010bc <Velocity_Control+0x15c>)
 8001032:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Error_Prev = Velocity_Error;
 8001036:	4b1e      	ldr	r3, [pc, #120]	; (80010b0 <Velocity_Control+0x150>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a1f      	ldr	r2, [pc, #124]	; (80010b8 <Velocity_Control+0x158>)
 800103c:	6013      	str	r3, [r2, #0]

	PWM_Out = (Velocity_K_P*Velocity_Error) + (Velocity_K_I*Velocity_Error_Sum) + (Velocity_K_D*(Velocity_Error_Diff));
 800103e:	4b20      	ldr	r3, [pc, #128]	; (80010c0 <Velocity_Control+0x160>)
 8001040:	ed93 7a00 	vldr	s14, [r3]
 8001044:	4b1a      	ldr	r3, [pc, #104]	; (80010b0 <Velocity_Control+0x150>)
 8001046:	edd3 7a00 	vldr	s15, [r3]
 800104a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800104e:	4b1d      	ldr	r3, [pc, #116]	; (80010c4 <Velocity_Control+0x164>)
 8001050:	edd3 6a00 	vldr	s13, [r3]
 8001054:	4b17      	ldr	r3, [pc, #92]	; (80010b4 <Velocity_Control+0x154>)
 8001056:	edd3 7a00 	vldr	s15, [r3]
 800105a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800105e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001062:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <Velocity_Control+0x168>)
 8001064:	edd3 6a00 	vldr	s13, [r3]
 8001068:	4b14      	ldr	r3, [pc, #80]	; (80010bc <Velocity_Control+0x15c>)
 800106a:	edd3 7a00 	vldr	s15, [r3]
 800106e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001076:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800107a:	ee17 3a90 	vmov	r3, s15
 800107e:	b21a      	sxth	r2, r3
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <Velocity_Control+0x16c>)
 8001082:	801a      	strh	r2, [r3, #0]

}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	200000cc 	.word	0x200000cc
 8001094:	42700000 	.word	0x42700000
 8001098:	20000000 	.word	0x20000000
 800109c:	200000d0 	.word	0x200000d0
 80010a0:	20000004 	.word	0x20000004
 80010a4:	20000100 	.word	0x20000100
 80010a8:	200000d4 	.word	0x200000d4
 80010ac:	20000010 	.word	0x20000010
 80010b0:	200000dc 	.word	0x200000dc
 80010b4:	200000e0 	.word	0x200000e0
 80010b8:	200000e8 	.word	0x200000e8
 80010bc:	200000e4 	.word	0x200000e4
 80010c0:	20000008 	.word	0x20000008
 80010c4:	2000000c 	.word	0x2000000c
 80010c8:	200000d8 	.word	0x200000d8
 80010cc:	200000ec 	.word	0x200000ec

080010d0 <Distance_Calculation>:
void Distance_Calculation()	//Calculate that distance is short or long
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
	//acceleration is fixed at 0.5 radian per second^2
	Distance_Degree_Set = Position_Want_Degree - Position_Now_Degree;  //Get distance from  EndPoint - StartPoint in degree
 80010d4:	4b84      	ldr	r3, [pc, #528]	; (80012e8 <Distance_Calculation+0x218>)
 80010d6:	ed93 7a00 	vldr	s14, [r3]
 80010da:	4b84      	ldr	r3, [pc, #528]	; (80012ec <Distance_Calculation+0x21c>)
 80010dc:	edd3 7a00 	vldr	s15, [r3]
 80010e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010e4:	4b82      	ldr	r3, [pc, #520]	; (80012f0 <Distance_Calculation+0x220>)
 80010e6:	edc3 7a00 	vstr	s15, [r3]
	if (Distance_Degree_Set < 0)
 80010ea:	4b81      	ldr	r3, [pc, #516]	; (80012f0 <Distance_Calculation+0x220>)
 80010ec:	edd3 7a00 	vldr	s15, [r3]
 80010f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f8:	d509      	bpl.n	800110e <Distance_Calculation+0x3e>
	{
		Distance_Degree_Set += 360;
 80010fa:	4b7d      	ldr	r3, [pc, #500]	; (80012f0 <Distance_Calculation+0x220>)
 80010fc:	edd3 7a00 	vldr	s15, [r3]
 8001100:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 80012f4 <Distance_Calculation+0x224>
 8001104:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001108:	4b79      	ldr	r3, [pc, #484]	; (80012f0 <Distance_Calculation+0x220>)
 800110a:	edc3 7a00 	vstr	s15, [r3]
	}
	Distance_Radian_Set = (Distance_Degree_Set*pi)/180;				   //Change Distance_Degree_Set to radian
 800110e:	4b78      	ldr	r3, [pc, #480]	; (80012f0 <Distance_Calculation+0x220>)
 8001110:	ed93 7a00 	vldr	s14, [r3]
 8001114:	4b78      	ldr	r3, [pc, #480]	; (80012f8 <Distance_Calculation+0x228>)
 8001116:	edd3 7a00 	vldr	s15, [r3]
 800111a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800111e:	eddf 6a77 	vldr	s13, [pc, #476]	; 80012fc <Distance_Calculation+0x22c>
 8001122:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001126:	4b76      	ldr	r3, [pc, #472]	; (8001300 <Distance_Calculation+0x230>)
 8001128:	edc3 7a00 	vstr	s15, [r3]

	Velocity_Max_Rad = (Velocity_Max_RPM*2*pi)/60;					   //Change max velocity to radian per second
 800112c:	4b75      	ldr	r3, [pc, #468]	; (8001304 <Distance_Calculation+0x234>)
 800112e:	edd3 7a00 	vldr	s15, [r3]
 8001132:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001136:	4b70      	ldr	r3, [pc, #448]	; (80012f8 <Distance_Calculation+0x228>)
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001140:	eddf 6a71 	vldr	s13, [pc, #452]	; 8001308 <Distance_Calculation+0x238>
 8001144:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001148:	4b70      	ldr	r3, [pc, #448]	; (800130c <Distance_Calculation+0x23c>)
 800114a:	edc3 7a00 	vstr	s15, [r3]

	Time_Blend = Velocity_Max_Rad*2;								   //Time used for motor to reach Velocity_Max_Rad with a=0.5 radian per second^2
 800114e:	4b6f      	ldr	r3, [pc, #444]	; (800130c <Distance_Calculation+0x23c>)
 8001150:	edd3 7a00 	vldr	s15, [r3]
 8001154:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001158:	4b6d      	ldr	r3, [pc, #436]	; (8001310 <Distance_Calculation+0x240>)
 800115a:	edc3 7a00 	vstr	s15, [r3]
	Time_Blend_Micro = Time_Blend*1000000;							   //Change from second to microsecond
 800115e:	4b6c      	ldr	r3, [pc, #432]	; (8001310 <Distance_Calculation+0x240>)
 8001160:	edd3 7a00 	vldr	s15, [r3]
 8001164:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001314 <Distance_Calculation+0x244>
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	4b6a      	ldr	r3, [pc, #424]	; (8001318 <Distance_Calculation+0x248>)
 800116e:	edc3 7a00 	vstr	s15, [r3]

	Distance_Blend = 2*(powf(Velocity_Max_Rad, 2));					   //Distance used for motor to reach Velocity_Max_Rad with a=0.5 radian per second^2
 8001172:	4b66      	ldr	r3, [pc, #408]	; (800130c <Distance_Calculation+0x23c>)
 8001174:	edd3 7a00 	vldr	s15, [r3]
 8001178:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800117c:	eeb0 0a67 	vmov.f32	s0, s15
 8001180:	f003 fa00 	bl	8004584 <powf>
 8001184:	eef0 7a40 	vmov.f32	s15, s0
 8001188:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800118c:	4b63      	ldr	r3, [pc, #396]	; (800131c <Distance_Calculation+0x24c>)
 800118e:	edc3 7a00 	vstr	s15, [r3]


	if ((2*Distance_Blend) < Distance_Radian_Set)					   //Distance_Radian_Set is long enough to achieve Velocity_Max_Rad
 8001192:	4b62      	ldr	r3, [pc, #392]	; (800131c <Distance_Calculation+0x24c>)
 8001194:	edd3 7a00 	vldr	s15, [r3]
 8001198:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800119c:	4b58      	ldr	r3, [pc, #352]	; (8001300 <Distance_Calculation+0x230>)
 800119e:	edd3 7a00 	vldr	s15, [r3]
 80011a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011aa:	d53c      	bpl.n	8001226 <Distance_Calculation+0x156>
	{
		Distance_Length = LONG;
 80011ac:	4b5c      	ldr	r3, [pc, #368]	; (8001320 <Distance_Calculation+0x250>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	801a      	strh	r2, [r3, #0]
		Distance_Center = Distance_Radian_Set - (2*Distance_Blend);	   //Distance when a=0 radian per second^2
 80011b2:	4b53      	ldr	r3, [pc, #332]	; (8001300 <Distance_Calculation+0x230>)
 80011b4:	ed93 7a00 	vldr	s14, [r3]
 80011b8:	4b58      	ldr	r3, [pc, #352]	; (800131c <Distance_Calculation+0x24c>)
 80011ba:	edd3 7a00 	vldr	s15, [r3]
 80011be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011c6:	4b57      	ldr	r3, [pc, #348]	; (8001324 <Distance_Calculation+0x254>)
 80011c8:	edc3 7a00 	vstr	s15, [r3]
		Time_Center = Distance_Center/Velocity_Max_Rad;
 80011cc:	4b55      	ldr	r3, [pc, #340]	; (8001324 <Distance_Calculation+0x254>)
 80011ce:	edd3 6a00 	vldr	s13, [r3]
 80011d2:	4b4e      	ldr	r3, [pc, #312]	; (800130c <Distance_Calculation+0x23c>)
 80011d4:	ed93 7a00 	vldr	s14, [r3]
 80011d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011dc:	4b52      	ldr	r3, [pc, #328]	; (8001328 <Distance_Calculation+0x258>)
 80011de:	edc3 7a00 	vstr	s15, [r3]
		Time_Center_Micro = Time_Center*1000000;
 80011e2:	4b51      	ldr	r3, [pc, #324]	; (8001328 <Distance_Calculation+0x258>)
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001314 <Distance_Calculation+0x244>
 80011ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f0:	4b4e      	ldr	r3, [pc, #312]	; (800132c <Distance_Calculation+0x25c>)
 80011f2:	edc3 7a00 	vstr	s15, [r3]
		Time_All = (2*Time_Blend) + (Time_Center);//Time use to reach next station
 80011f6:	4b46      	ldr	r3, [pc, #280]	; (8001310 <Distance_Calculation+0x240>)
 80011f8:	edd3 7a00 	vldr	s15, [r3]
 80011fc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001200:	4b49      	ldr	r3, [pc, #292]	; (8001328 <Distance_Calculation+0x258>)
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120a:	4b49      	ldr	r3, [pc, #292]	; (8001330 <Distance_Calculation+0x260>)
 800120c:	edc3 7a00 	vstr	s15, [r3]
		Time_All_Micro = Time_All*1000000;							   //Change from second to microsecond
 8001210:	4b47      	ldr	r3, [pc, #284]	; (8001330 <Distance_Calculation+0x260>)
 8001212:	edd3 7a00 	vldr	s15, [r3]
 8001216:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8001314 <Distance_Calculation+0x244>
 800121a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800121e:	4b45      	ldr	r3, [pc, #276]	; (8001334 <Distance_Calculation+0x264>)
 8001220:	edc3 7a00 	vstr	s15, [r3]
 8001224:	e05a      	b.n	80012dc <Distance_Calculation+0x20c>
	}

	else if ((2*Distance_Blend) >= Distance_Radian_Set)				   //Distance_Radian_Set is not long enough to achieve Velocity_Max_Rad
 8001226:	4b3d      	ldr	r3, [pc, #244]	; (800131c <Distance_Calculation+0x24c>)
 8001228:	edd3 7a00 	vldr	s15, [r3]
 800122c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001230:	4b33      	ldr	r3, [pc, #204]	; (8001300 <Distance_Calculation+0x230>)
 8001232:	edd3 7a00 	vldr	s15, [r3]
 8001236:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800123a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123e:	db4d      	blt.n	80012dc <Distance_Calculation+0x20c>
	{
		Distance_Length = SHORT;
 8001240:	4b37      	ldr	r3, [pc, #220]	; (8001320 <Distance_Calculation+0x250>)
 8001242:	2200      	movs	r2, #0
 8001244:	801a      	strh	r2, [r3, #0]
		Time_Blend = sqrtf(Distance_Radian_Set*2);					   //Time used for motor to reach Velocity_Achieve_Rad with a=0.5 radian per second^2
 8001246:	4b2e      	ldr	r3, [pc, #184]	; (8001300 <Distance_Calculation+0x230>)
 8001248:	edd3 7a00 	vldr	s15, [r3]
 800124c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001250:	eeb0 0a67 	vmov.f32	s0, s15
 8001254:	f003 fa2e 	bl	80046b4 <sqrtf>
 8001258:	eef0 7a40 	vmov.f32	s15, s0
 800125c:	4b2c      	ldr	r3, [pc, #176]	; (8001310 <Distance_Calculation+0x240>)
 800125e:	edc3 7a00 	vstr	s15, [r3]
		Time_Blend_Micro = Time_Blend*1000000;						   //Change from second to microsecond
 8001262:	4b2b      	ldr	r3, [pc, #172]	; (8001310 <Distance_Calculation+0x240>)
 8001264:	edd3 7a00 	vldr	s15, [r3]
 8001268:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001314 <Distance_Calculation+0x244>
 800126c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001270:	4b29      	ldr	r3, [pc, #164]	; (8001318 <Distance_Calculation+0x248>)
 8001272:	edc3 7a00 	vstr	s15, [r3]
		Time_All = (2*Time_Blend);
 8001276:	4b26      	ldr	r3, [pc, #152]	; (8001310 <Distance_Calculation+0x240>)
 8001278:	edd3 7a00 	vldr	s15, [r3]
 800127c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001280:	4b2b      	ldr	r3, [pc, #172]	; (8001330 <Distance_Calculation+0x260>)
 8001282:	edc3 7a00 	vstr	s15, [r3]
		Time_All_Micro = Time_All * 1000000;
 8001286:	4b2a      	ldr	r3, [pc, #168]	; (8001330 <Distance_Calculation+0x260>)
 8001288:	edd3 7a00 	vldr	s15, [r3]
 800128c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001314 <Distance_Calculation+0x244>
 8001290:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001294:	4b27      	ldr	r3, [pc, #156]	; (8001334 <Distance_Calculation+0x264>)
 8001296:	edc3 7a00 	vstr	s15, [r3]
		Velocity_Achieve_Rad = sqrtf(Distance_Radian_Set/2);		   //Top limit velocity that motor can achieve in short distance
 800129a:	4b19      	ldr	r3, [pc, #100]	; (8001300 <Distance_Calculation+0x230>)
 800129c:	edd3 7a00 	vldr	s15, [r3]
 80012a0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80012a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012a8:	eeb0 0a47 	vmov.f32	s0, s14
 80012ac:	f003 fa02 	bl	80046b4 <sqrtf>
 80012b0:	eef0 7a40 	vmov.f32	s15, s0
 80012b4:	4b20      	ldr	r3, [pc, #128]	; (8001338 <Distance_Calculation+0x268>)
 80012b6:	edc3 7a00 	vstr	s15, [r3]
		Velocity_Achieve_RPM = (Velocity_Achieve_Rad*60)/(2*pi);	   //Change from radian per second to RPM
 80012ba:	4b1f      	ldr	r3, [pc, #124]	; (8001338 <Distance_Calculation+0x268>)
 80012bc:	edd3 7a00 	vldr	s15, [r3]
 80012c0:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001308 <Distance_Calculation+0x238>
 80012c4:	ee67 6a87 	vmul.f32	s13, s15, s14
 80012c8:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <Distance_Calculation+0x228>)
 80012ca:	edd3 7a00 	vldr	s15, [r3]
 80012ce:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012d6:	4b19      	ldr	r3, [pc, #100]	; (800133c <Distance_Calculation+0x26c>)
 80012d8:	edc3 7a00 	vstr	s15, [r3]
	}

	Distance_Calculated = 1;
 80012dc:	4b18      	ldr	r3, [pc, #96]	; (8001340 <Distance_Calculation+0x270>)
 80012de:	2201      	movs	r2, #1
 80012e0:	801a      	strh	r2, [r3, #0]
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	200000f8 	.word	0x200000f8
 80012ec:	200000f4 	.word	0x200000f4
 80012f0:	20000110 	.word	0x20000110
 80012f4:	43b40000 	.word	0x43b40000
 80012f8:	20000004 	.word	0x20000004
 80012fc:	43340000 	.word	0x43340000
 8001300:	20000114 	.word	0x20000114
 8001304:	20000010 	.word	0x20000010
 8001308:	42700000 	.word	0x42700000
 800130c:	20000104 	.word	0x20000104
 8001310:	20000128 	.word	0x20000128
 8001314:	49742400 	.word	0x49742400
 8001318:	20000140 	.word	0x20000140
 800131c:	20000118 	.word	0x20000118
 8001320:	200000c8 	.word	0x200000c8
 8001324:	2000011c 	.word	0x2000011c
 8001328:	20000130 	.word	0x20000130
 800132c:	20000148 	.word	0x20000148
 8001330:	2000012c 	.word	0x2000012c
 8001334:	20000144 	.word	0x20000144
 8001338:	2000010c 	.word	0x2000010c
 800133c:	20000108 	.word	0x20000108
 8001340:	200000ca 	.word	0x200000ca

08001344 <Trajectory_Generation>:

	Velocity_Want_RPM = (Position_K_P*Position_Error) + (Position_K_I*Position_Error_Sum) + (Position_K_D*(Position_Error_Diff));

}
void Trajectory_Generation()  //Position Control with Trajectory Generation
{
 8001344:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001348:	ed2d 8b02 	vpush	{d8}
 800134c:	b096      	sub	sp, #88	; 0x58
 800134e:	af00      	add	r7, sp, #0

	Position_Encoder = htim1.Instance->CNT;
 8001350:	4bb2      	ldr	r3, [pc, #712]	; (800161c <Trajectory_Generation+0x2d8>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001356:	ee07 3a90 	vmov	s15, r3
 800135a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800135e:	4bb0      	ldr	r3, [pc, #704]	; (8001620 <Trajectory_Generation+0x2dc>)
 8001360:	edc3 7a00 	vstr	s15, [r3]
	Position_Rad  = (Position_Encoder*2*pi)/Encoder_Resolution;  //radian
 8001364:	4bae      	ldr	r3, [pc, #696]	; (8001620 <Trajectory_Generation+0x2dc>)
 8001366:	edd3 7a00 	vldr	s15, [r3]
 800136a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800136e:	4bad      	ldr	r3, [pc, #692]	; (8001624 <Trajectory_Generation+0x2e0>)
 8001370:	edd3 7a00 	vldr	s15, [r3]
 8001374:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001378:	4bab      	ldr	r3, [pc, #684]	; (8001628 <Trajectory_Generation+0x2e4>)
 800137a:	881b      	ldrh	r3, [r3, #0]
 800137c:	ee07 3a90 	vmov	s15, r3
 8001380:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001384:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001388:	4ba8      	ldr	r3, [pc, #672]	; (800162c <Trajectory_Generation+0x2e8>)
 800138a:	edc3 7a00 	vstr	s15, [r3]
	if (Trajectory_Flag == 0)
 800138e:	4ba8      	ldr	r3, [pc, #672]	; (8001630 <Trajectory_Generation+0x2ec>)
 8001390:	881b      	ldrh	r3, [r3, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d10d      	bne.n	80013b2 <Trajectory_Generation+0x6e>
	{
		Time_Start = micros();
 8001396:	f000 fa57 	bl	8001848 <micros>
 800139a:	4602      	mov	r2, r0
 800139c:	460b      	mov	r3, r1
 800139e:	49a5      	ldr	r1, [pc, #660]	; (8001634 <Trajectory_Generation+0x2f0>)
 80013a0:	e9c1 2300 	strd	r2, r3, [r1]
		Position_Start = Position_Rad;
 80013a4:	4ba1      	ldr	r3, [pc, #644]	; (800162c <Trajectory_Generation+0x2e8>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	4ba3      	ldr	r3, [pc, #652]	; (8001638 <Trajectory_Generation+0x2f4>)
 80013aa:	601a      	str	r2, [r3, #0]
		Trajectory_Flag = 1;
 80013ac:	4aa0      	ldr	r2, [pc, #640]	; (8001630 <Trajectory_Generation+0x2ec>)
 80013ae:	2301      	movs	r3, #1
 80013b0:	8013      	strh	r3, [r2, #0]
	}
	Time_Trajectory_Stamp = micros();
 80013b2:	f000 fa49 	bl	8001848 <micros>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	49a0      	ldr	r1, [pc, #640]	; (800163c <Trajectory_Generation+0x2f8>)
 80013bc:	e9c1 2300 	strd	r2, r3, [r1]
	Distance_Traveled = Position_Rad-Position_Start;
 80013c0:	4b9a      	ldr	r3, [pc, #616]	; (800162c <Trajectory_Generation+0x2e8>)
 80013c2:	ed93 7a00 	vldr	s14, [r3]
 80013c6:	4b9c      	ldr	r3, [pc, #624]	; (8001638 <Trajectory_Generation+0x2f4>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013d0:	4b9b      	ldr	r3, [pc, #620]	; (8001640 <Trajectory_Generation+0x2fc>)
 80013d2:	edc3 7a00 	vstr	s15, [r3]
	if (Distance_Length == LONG)
 80013d6:	4b9b      	ldr	r3, [pc, #620]	; (8001644 <Trajectory_Generation+0x300>)
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	f040 8142 	bne.w	8001664 <Trajectory_Generation+0x320>
	{
		if ((Time_Trajectory_Stamp-Time_Start) <= Time_Blend_Micro)
 80013e0:	4b96      	ldr	r3, [pc, #600]	; (800163c <Trajectory_Generation+0x2f8>)
 80013e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013e6:	4b93      	ldr	r3, [pc, #588]	; (8001634 <Trajectory_Generation+0x2f0>)
 80013e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ec:	1a84      	subs	r4, r0, r2
 80013ee:	653c      	str	r4, [r7, #80]	; 0x50
 80013f0:	eb61 0303 	sbc.w	r3, r1, r3
 80013f4:	657b      	str	r3, [r7, #84]	; 0x54
 80013f6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80013fa:	f7fe ffb5 	bl	8000368 <__aeabi_ul2f>
 80013fe:	ee07 0a10 	vmov	s14, r0
 8001402:	4b91      	ldr	r3, [pc, #580]	; (8001648 <Trajectory_Generation+0x304>)
 8001404:	edd3 7a00 	vldr	s15, [r3]
 8001408:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800140c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001410:	d825      	bhi.n	800145e <Trajectory_Generation+0x11a>
		{
			Velocity_Want_RPM = Velocity_Max_RPM*((Time_Trajectory_Stamp-Time_Start)/Time_Blend_Micro);
 8001412:	4b8a      	ldr	r3, [pc, #552]	; (800163c <Trajectory_Generation+0x2f8>)
 8001414:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001418:	4b86      	ldr	r3, [pc, #536]	; (8001634 <Trajectory_Generation+0x2f0>)
 800141a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141e:	1a84      	subs	r4, r0, r2
 8001420:	64bc      	str	r4, [r7, #72]	; 0x48
 8001422:	eb61 0303 	sbc.w	r3, r1, r3
 8001426:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001428:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800142c:	f7fe ff9c 	bl	8000368 <__aeabi_ul2f>
 8001430:	ee06 0a90 	vmov	s13, r0
 8001434:	4b84      	ldr	r3, [pc, #528]	; (8001648 <Trajectory_Generation+0x304>)
 8001436:	edd3 7a00 	vldr	s15, [r3]
 800143a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800143e:	4b83      	ldr	r3, [pc, #524]	; (800164c <Trajectory_Generation+0x308>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001448:	4b81      	ldr	r3, [pc, #516]	; (8001650 <Trajectory_Generation+0x30c>)
 800144a:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 2;
 800144e:	4b78      	ldr	r3, [pc, #480]	; (8001630 <Trajectory_Generation+0x2ec>)
 8001450:	2202      	movs	r2, #2
 8001452:	801a      	strh	r2, [r3, #0]
			P1 = Distance_Traveled;
 8001454:	4b7a      	ldr	r3, [pc, #488]	; (8001640 <Trajectory_Generation+0x2fc>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a7e      	ldr	r2, [pc, #504]	; (8001654 <Trajectory_Generation+0x310>)
 800145a:	6013      	str	r3, [r2, #0]
			Trajectory_Flag = 4;
		}
	}


}
 800145c:	e1c3      	b.n	80017e6 <Trajectory_Generation+0x4a2>
		else if (((Time_Trajectory_Stamp-Time_Start) > (Time_Blend_Micro) )
 800145e:	4b77      	ldr	r3, [pc, #476]	; (800163c <Trajectory_Generation+0x2f8>)
 8001460:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001464:	4b73      	ldr	r3, [pc, #460]	; (8001634 <Trajectory_Generation+0x2f0>)
 8001466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146a:	1a84      	subs	r4, r0, r2
 800146c:	643c      	str	r4, [r7, #64]	; 0x40
 800146e:	eb61 0303 	sbc.w	r3, r1, r3
 8001472:	647b      	str	r3, [r7, #68]	; 0x44
 8001474:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001478:	f7fe ff76 	bl	8000368 <__aeabi_ul2f>
 800147c:	ee07 0a10 	vmov	s14, r0
 8001480:	4b71      	ldr	r3, [pc, #452]	; (8001648 <Trajectory_Generation+0x304>)
 8001482:	edd3 7a00 	vldr	s15, [r3]
 8001486:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800148a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800148e:	dd2d      	ble.n	80014ec <Trajectory_Generation+0x1a8>
				&& (Time_Trajectory_Stamp-Time_Start < Time_All_Micro-Time_Blend_Micro))
 8001490:	4b6a      	ldr	r3, [pc, #424]	; (800163c <Trajectory_Generation+0x2f8>)
 8001492:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001496:	4b67      	ldr	r3, [pc, #412]	; (8001634 <Trajectory_Generation+0x2f0>)
 8001498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149c:	1a84      	subs	r4, r0, r2
 800149e:	63bc      	str	r4, [r7, #56]	; 0x38
 80014a0:	eb61 0303 	sbc.w	r3, r1, r3
 80014a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014a6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80014aa:	f7fe ff5d 	bl	8000368 <__aeabi_ul2f>
 80014ae:	ee06 0a90 	vmov	s13, r0
 80014b2:	4b69      	ldr	r3, [pc, #420]	; (8001658 <Trajectory_Generation+0x314>)
 80014b4:	ed93 7a00 	vldr	s14, [r3]
 80014b8:	4b63      	ldr	r3, [pc, #396]	; (8001648 <Trajectory_Generation+0x304>)
 80014ba:	edd3 7a00 	vldr	s15, [r3]
 80014be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c2:	eef4 6ae7 	vcmpe.f32	s13, s15
 80014c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ca:	d50f      	bpl.n	80014ec <Trajectory_Generation+0x1a8>
			Velocity_Want_RPM = Velocity_Max_RPM;
 80014cc:	4b5f      	ldr	r3, [pc, #380]	; (800164c <Trajectory_Generation+0x308>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a5f      	ldr	r2, [pc, #380]	; (8001650 <Trajectory_Generation+0x30c>)
 80014d2:	6013      	str	r3, [r2, #0]
			P2 = Distance_Traveled-P1;
 80014d4:	4b5a      	ldr	r3, [pc, #360]	; (8001640 <Trajectory_Generation+0x2fc>)
 80014d6:	ed93 7a00 	vldr	s14, [r3]
 80014da:	4b5e      	ldr	r3, [pc, #376]	; (8001654 <Trajectory_Generation+0x310>)
 80014dc:	edd3 7a00 	vldr	s15, [r3]
 80014e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e4:	4b5d      	ldr	r3, [pc, #372]	; (800165c <Trajectory_Generation+0x318>)
 80014e6:	edc3 7a00 	vstr	s15, [r3]
 80014ea:	e17c      	b.n	80017e6 <Trajectory_Generation+0x4a2>
		else if (((Time_Trajectory_Stamp-Time_Start) >= (Time_All_Micro-Time_Blend_Micro))
 80014ec:	4b53      	ldr	r3, [pc, #332]	; (800163c <Trajectory_Generation+0x2f8>)
 80014ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014f2:	4b50      	ldr	r3, [pc, #320]	; (8001634 <Trajectory_Generation+0x2f0>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	1a84      	subs	r4, r0, r2
 80014fa:	633c      	str	r4, [r7, #48]	; 0x30
 80014fc:	eb61 0303 	sbc.w	r3, r1, r3
 8001500:	637b      	str	r3, [r7, #52]	; 0x34
 8001502:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001506:	f7fe ff2f 	bl	8000368 <__aeabi_ul2f>
 800150a:	ee06 0a90 	vmov	s13, r0
 800150e:	4b52      	ldr	r3, [pc, #328]	; (8001658 <Trajectory_Generation+0x314>)
 8001510:	ed93 7a00 	vldr	s14, [r3]
 8001514:	4b4c      	ldr	r3, [pc, #304]	; (8001648 <Trajectory_Generation+0x304>)
 8001516:	edd3 7a00 	vldr	s15, [r3]
 800151a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800151e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001526:	db5a      	blt.n	80015de <Trajectory_Generation+0x29a>
				&& (Time_Trajectory_Stamp-Time_Start <= Time_All_Micro) )
 8001528:	4b44      	ldr	r3, [pc, #272]	; (800163c <Trajectory_Generation+0x2f8>)
 800152a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800152e:	4b41      	ldr	r3, [pc, #260]	; (8001634 <Trajectory_Generation+0x2f0>)
 8001530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001534:	1a84      	subs	r4, r0, r2
 8001536:	62bc      	str	r4, [r7, #40]	; 0x28
 8001538:	eb61 0303 	sbc.w	r3, r1, r3
 800153c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800153e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001542:	f7fe ff11 	bl	8000368 <__aeabi_ul2f>
 8001546:	ee07 0a10 	vmov	s14, r0
 800154a:	4b43      	ldr	r3, [pc, #268]	; (8001658 <Trajectory_Generation+0x314>)
 800154c:	edd3 7a00 	vldr	s15, [r3]
 8001550:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001558:	d841      	bhi.n	80015de <Trajectory_Generation+0x29a>
			Velocity_Want_RPM = (-Velocity_Max_RPM)*((((Time_Trajectory_Stamp-Time_Start)-(Time_All_Micro-Time_Blend_Micro))/Time_Blend_Micro)-1);
 800155a:	4b3c      	ldr	r3, [pc, #240]	; (800164c <Trajectory_Generation+0x308>)
 800155c:	edd3 7a00 	vldr	s15, [r3]
 8001560:	eeb1 8a67 	vneg.f32	s16, s15
 8001564:	4b35      	ldr	r3, [pc, #212]	; (800163c <Trajectory_Generation+0x2f8>)
 8001566:	e9d3 0100 	ldrd	r0, r1, [r3]
 800156a:	4b32      	ldr	r3, [pc, #200]	; (8001634 <Trajectory_Generation+0x2f0>)
 800156c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001570:	1a84      	subs	r4, r0, r2
 8001572:	623c      	str	r4, [r7, #32]
 8001574:	eb61 0303 	sbc.w	r3, r1, r3
 8001578:	627b      	str	r3, [r7, #36]	; 0x24
 800157a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800157e:	f7fe fef3 	bl	8000368 <__aeabi_ul2f>
 8001582:	ee06 0a90 	vmov	s13, r0
 8001586:	4b34      	ldr	r3, [pc, #208]	; (8001658 <Trajectory_Generation+0x314>)
 8001588:	ed93 7a00 	vldr	s14, [r3]
 800158c:	4b2e      	ldr	r3, [pc, #184]	; (8001648 <Trajectory_Generation+0x304>)
 800158e:	edd3 7a00 	vldr	s15, [r3]
 8001592:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001596:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800159a:	4b2b      	ldr	r3, [pc, #172]	; (8001648 <Trajectory_Generation+0x304>)
 800159c:	ed93 7a00 	vldr	s14, [r3]
 80015a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015ac:	ee68 7a27 	vmul.f32	s15, s16, s15
 80015b0:	4b27      	ldr	r3, [pc, #156]	; (8001650 <Trajectory_Generation+0x30c>)
 80015b2:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 3;
 80015b6:	4b1e      	ldr	r3, [pc, #120]	; (8001630 <Trajectory_Generation+0x2ec>)
 80015b8:	2203      	movs	r2, #3
 80015ba:	801a      	strh	r2, [r3, #0]
			P3 = Distance_Traveled-P2-P1;
 80015bc:	4b20      	ldr	r3, [pc, #128]	; (8001640 <Trajectory_Generation+0x2fc>)
 80015be:	ed93 7a00 	vldr	s14, [r3]
 80015c2:	4b26      	ldr	r3, [pc, #152]	; (800165c <Trajectory_Generation+0x318>)
 80015c4:	edd3 7a00 	vldr	s15, [r3]
 80015c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015cc:	4b21      	ldr	r3, [pc, #132]	; (8001654 <Trajectory_Generation+0x310>)
 80015ce:	edd3 7a00 	vldr	s15, [r3]
 80015d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015d6:	4b22      	ldr	r3, [pc, #136]	; (8001660 <Trajectory_Generation+0x31c>)
 80015d8:	edc3 7a00 	vstr	s15, [r3]
 80015dc:	e103      	b.n	80017e6 <Trajectory_Generation+0x4a2>
		else if ((Time_Trajectory_Stamp-Time_Start) >= Time_All_Micro)
 80015de:	4b17      	ldr	r3, [pc, #92]	; (800163c <Trajectory_Generation+0x2f8>)
 80015e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015e4:	4b13      	ldr	r3, [pc, #76]	; (8001634 <Trajectory_Generation+0x2f0>)
 80015e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ea:	1a84      	subs	r4, r0, r2
 80015ec:	61bc      	str	r4, [r7, #24]
 80015ee:	eb61 0303 	sbc.w	r3, r1, r3
 80015f2:	61fb      	str	r3, [r7, #28]
 80015f4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015f8:	f7fe feb6 	bl	8000368 <__aeabi_ul2f>
 80015fc:	ee07 0a10 	vmov	s14, r0
 8001600:	4b15      	ldr	r3, [pc, #84]	; (8001658 <Trajectory_Generation+0x314>)
 8001602:	edd3 7a00 	vldr	s15, [r3]
 8001606:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800160a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160e:	da00      	bge.n	8001612 <Trajectory_Generation+0x2ce>
}
 8001610:	e0e9      	b.n	80017e6 <Trajectory_Generation+0x4a2>
			Trajectory_Flag = 4;
 8001612:	4b07      	ldr	r3, [pc, #28]	; (8001630 <Trajectory_Generation+0x2ec>)
 8001614:	2204      	movs	r2, #4
 8001616:	801a      	strh	r2, [r3, #0]
}
 8001618:	e0e5      	b.n	80017e6 <Trajectory_Generation+0x4a2>
 800161a:	bf00      	nop
 800161c:	20000208 	.word	0x20000208
 8001620:	200000f0 	.word	0x200000f0
 8001624:	20000004 	.word	0x20000004
 8001628:	20000000 	.word	0x20000000
 800162c:	20000124 	.word	0x20000124
 8001630:	2000014c 	.word	0x2000014c
 8001634:	20000138 	.word	0x20000138
 8001638:	20000120 	.word	0x20000120
 800163c:	200000c0 	.word	0x200000c0
 8001640:	2000015c 	.word	0x2000015c
 8001644:	200000c8 	.word	0x200000c8
 8001648:	20000140 	.word	0x20000140
 800164c:	20000010 	.word	0x20000010
 8001650:	200000d4 	.word	0x200000d4
 8001654:	20000150 	.word	0x20000150
 8001658:	20000144 	.word	0x20000144
 800165c:	20000154 	.word	0x20000154
 8001660:	20000158 	.word	0x20000158
	else if (Distance_Length == SHORT)
 8001664:	4b63      	ldr	r3, [pc, #396]	; (80017f4 <Trajectory_Generation+0x4b0>)
 8001666:	881b      	ldrh	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	f040 80bc 	bne.w	80017e6 <Trajectory_Generation+0x4a2>
		if ((Time_Trajectory_Stamp-Time_Start) <= Time_Blend_Micro)
 800166e:	4b62      	ldr	r3, [pc, #392]	; (80017f8 <Trajectory_Generation+0x4b4>)
 8001670:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001674:	4b61      	ldr	r3, [pc, #388]	; (80017fc <Trajectory_Generation+0x4b8>)
 8001676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167a:	1a84      	subs	r4, r0, r2
 800167c:	eb61 0503 	sbc.w	r5, r1, r3
 8001680:	4620      	mov	r0, r4
 8001682:	4629      	mov	r1, r5
 8001684:	f7fe fe70 	bl	8000368 <__aeabi_ul2f>
 8001688:	ee07 0a10 	vmov	s14, r0
 800168c:	4b5c      	ldr	r3, [pc, #368]	; (8001800 <Trajectory_Generation+0x4bc>)
 800168e:	edd3 7a00 	vldr	s15, [r3]
 8001692:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800169a:	d821      	bhi.n	80016e0 <Trajectory_Generation+0x39c>
			Velocity_Want_RPM = Velocity_Achieve_RPM*((Time_Trajectory_Stamp-Time_Start)/Time_Blend_Micro);
 800169c:	4b56      	ldr	r3, [pc, #344]	; (80017f8 <Trajectory_Generation+0x4b4>)
 800169e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016a2:	4b56      	ldr	r3, [pc, #344]	; (80017fc <Trajectory_Generation+0x4b8>)
 80016a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a8:	1a84      	subs	r4, r0, r2
 80016aa:	613c      	str	r4, [r7, #16]
 80016ac:	eb61 0303 	sbc.w	r3, r1, r3
 80016b0:	617b      	str	r3, [r7, #20]
 80016b2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80016b6:	f7fe fe57 	bl	8000368 <__aeabi_ul2f>
 80016ba:	ee06 0a90 	vmov	s13, r0
 80016be:	4b50      	ldr	r3, [pc, #320]	; (8001800 <Trajectory_Generation+0x4bc>)
 80016c0:	edd3 7a00 	vldr	s15, [r3]
 80016c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80016c8:	4b4e      	ldr	r3, [pc, #312]	; (8001804 <Trajectory_Generation+0x4c0>)
 80016ca:	edd3 7a00 	vldr	s15, [r3]
 80016ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016d2:	4b4d      	ldr	r3, [pc, #308]	; (8001808 <Trajectory_Generation+0x4c4>)
 80016d4:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 2;
 80016d8:	4b4c      	ldr	r3, [pc, #304]	; (800180c <Trajectory_Generation+0x4c8>)
 80016da:	2202      	movs	r2, #2
 80016dc:	801a      	strh	r2, [r3, #0]
}
 80016de:	e082      	b.n	80017e6 <Trajectory_Generation+0x4a2>
		else if (((Time_Trajectory_Stamp-Time_Start) >= Time_Blend_Micro)
 80016e0:	4b45      	ldr	r3, [pc, #276]	; (80017f8 <Trajectory_Generation+0x4b4>)
 80016e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016e6:	4b45      	ldr	r3, [pc, #276]	; (80017fc <Trajectory_Generation+0x4b8>)
 80016e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ec:	1a84      	subs	r4, r0, r2
 80016ee:	60bc      	str	r4, [r7, #8]
 80016f0:	eb61 0303 	sbc.w	r3, r1, r3
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016fa:	f7fe fe35 	bl	8000368 <__aeabi_ul2f>
 80016fe:	ee07 0a10 	vmov	s14, r0
 8001702:	4b3f      	ldr	r3, [pc, #252]	; (8001800 <Trajectory_Generation+0x4bc>)
 8001704:	edd3 7a00 	vldr	s15, [r3]
 8001708:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800170c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001710:	db46      	blt.n	80017a0 <Trajectory_Generation+0x45c>
				&& ((Time_Trajectory_Stamp-Time_Start) < (2*Time_Blend_Micro)))
 8001712:	4b39      	ldr	r3, [pc, #228]	; (80017f8 <Trajectory_Generation+0x4b4>)
 8001714:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001718:	4b38      	ldr	r3, [pc, #224]	; (80017fc <Trajectory_Generation+0x4b8>)
 800171a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171e:	1a84      	subs	r4, r0, r2
 8001720:	603c      	str	r4, [r7, #0]
 8001722:	eb61 0303 	sbc.w	r3, r1, r3
 8001726:	607b      	str	r3, [r7, #4]
 8001728:	e9d7 0100 	ldrd	r0, r1, [r7]
 800172c:	f7fe fe1c 	bl	8000368 <__aeabi_ul2f>
 8001730:	ee07 0a10 	vmov	s14, r0
 8001734:	4b32      	ldr	r3, [pc, #200]	; (8001800 <Trajectory_Generation+0x4bc>)
 8001736:	edd3 7a00 	vldr	s15, [r3]
 800173a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800173e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001746:	d52b      	bpl.n	80017a0 <Trajectory_Generation+0x45c>
			Velocity_Want_RPM = (-Velocity_Achieve_RPM)*((((Time_Trajectory_Stamp-Time_Start)-Time_Blend_Micro)/Time_Blend_Micro)-1);
 8001748:	4b2e      	ldr	r3, [pc, #184]	; (8001804 <Trajectory_Generation+0x4c0>)
 800174a:	edd3 7a00 	vldr	s15, [r3]
 800174e:	eeb1 8a67 	vneg.f32	s16, s15
 8001752:	4b29      	ldr	r3, [pc, #164]	; (80017f8 <Trajectory_Generation+0x4b4>)
 8001754:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001758:	4b28      	ldr	r3, [pc, #160]	; (80017fc <Trajectory_Generation+0x4b8>)
 800175a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175e:	ebb0 0a02 	subs.w	sl, r0, r2
 8001762:	eb61 0b03 	sbc.w	fp, r1, r3
 8001766:	4650      	mov	r0, sl
 8001768:	4659      	mov	r1, fp
 800176a:	f7fe fdfd 	bl	8000368 <__aeabi_ul2f>
 800176e:	ee07 0a10 	vmov	s14, r0
 8001772:	4b23      	ldr	r3, [pc, #140]	; (8001800 <Trajectory_Generation+0x4bc>)
 8001774:	edd3 7a00 	vldr	s15, [r3]
 8001778:	ee77 6a67 	vsub.f32	s13, s14, s15
 800177c:	4b20      	ldr	r3, [pc, #128]	; (8001800 <Trajectory_Generation+0x4bc>)
 800177e:	ed93 7a00 	vldr	s14, [r3]
 8001782:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001786:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800178a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800178e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001792:	4b1d      	ldr	r3, [pc, #116]	; (8001808 <Trajectory_Generation+0x4c4>)
 8001794:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 3;
 8001798:	4b1c      	ldr	r3, [pc, #112]	; (800180c <Trajectory_Generation+0x4c8>)
 800179a:	2203      	movs	r2, #3
 800179c:	801a      	strh	r2, [r3, #0]
 800179e:	e022      	b.n	80017e6 <Trajectory_Generation+0x4a2>
		else if ((Time_Trajectory_Stamp-Time_Start) >= (2*Time_Blend_Micro))
 80017a0:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <Trajectory_Generation+0x4b4>)
 80017a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017a6:	4b15      	ldr	r3, [pc, #84]	; (80017fc <Trajectory_Generation+0x4b8>)
 80017a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ac:	ebb0 0802 	subs.w	r8, r0, r2
 80017b0:	eb61 0903 	sbc.w	r9, r1, r3
 80017b4:	4640      	mov	r0, r8
 80017b6:	4649      	mov	r1, r9
 80017b8:	f7fe fdd6 	bl	8000368 <__aeabi_ul2f>
 80017bc:	ee07 0a10 	vmov	s14, r0
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <Trajectory_Generation+0x4bc>)
 80017c2:	edd3 7a00 	vldr	s15, [r3]
 80017c6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80017ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d2:	da00      	bge.n	80017d6 <Trajectory_Generation+0x492>
}
 80017d4:	e007      	b.n	80017e6 <Trajectory_Generation+0x4a2>
			Velocity_Want_RPM = 0;
 80017d6:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <Trajectory_Generation+0x4c4>)
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
			Trajectory_Flag = 4;
 80017de:	4b0b      	ldr	r3, [pc, #44]	; (800180c <Trajectory_Generation+0x4c8>)
 80017e0:	2204      	movs	r2, #4
 80017e2:	801a      	strh	r2, [r3, #0]
}
 80017e4:	e7ff      	b.n	80017e6 <Trajectory_Generation+0x4a2>
 80017e6:	bf00      	nop
 80017e8:	3758      	adds	r7, #88	; 0x58
 80017ea:	46bd      	mov	sp, r7
 80017ec:	ecbd 8b02 	vpop	{d8}
 80017f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017f4:	200000c8 	.word	0x200000c8
 80017f8:	200000c0 	.word	0x200000c0
 80017fc:	20000138 	.word	0x20000138
 8001800:	20000140 	.word	0x20000140
 8001804:	20000108 	.word	0x20000108
 8001808:	200000d4 	.word	0x200000d4
 800180c:	2000014c 	.word	0x2000014c

08001810 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001810:	b4b0      	push	{r4, r5, r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	4a09      	ldr	r2, [pc, #36]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d109      	bne.n	8001834 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		_micros += 4294967295;
 8001820:	4b08      	ldr	r3, [pc, #32]	; (8001844 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001826:	f112 34ff 	adds.w	r4, r2, #4294967295
 800182a:	f143 0500 	adc.w	r5, r3, #0
 800182e:	4b05      	ldr	r3, [pc, #20]	; (8001844 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001830:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	bcb0      	pop	{r4, r5, r7}
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	20000250 	.word	0x20000250
 8001844:	200000a8 	.word	0x200000a8

08001848 <micros>:
uint64_t micros()
{
 8001848:	b4b0      	push	{r4, r5, r7}
 800184a:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <micros+0x2c>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001852:	4618      	mov	r0, r3
 8001854:	f04f 0100 	mov.w	r1, #0
 8001858:	4b07      	ldr	r3, [pc, #28]	; (8001878 <micros+0x30>)
 800185a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185e:	1884      	adds	r4, r0, r2
 8001860:	eb41 0503 	adc.w	r5, r1, r3
 8001864:	4622      	mov	r2, r4
 8001866:	462b      	mov	r3, r5
}
 8001868:	4610      	mov	r0, r2
 800186a:	4619      	mov	r1, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	bcb0      	pop	{r4, r5, r7}
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	20000250 	.word	0x20000250
 8001878:	200000a8 	.word	0x200000a8

0800187c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001880:	b672      	cpsid	i
}
 8001882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001884:	e7fe      	b.n	8001884 <Error_Handler+0x8>
	...

08001888 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <HAL_MspInit+0x4c>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001896:	4a0f      	ldr	r2, [pc, #60]	; (80018d4 <HAL_MspInit+0x4c>)
 8001898:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800189c:	6453      	str	r3, [r2, #68]	; 0x44
 800189e:	4b0d      	ldr	r3, [pc, #52]	; (80018d4 <HAL_MspInit+0x4c>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <HAL_MspInit+0x4c>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	4a08      	ldr	r2, [pc, #32]	; (80018d4 <HAL_MspInit+0x4c>)
 80018b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ba:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <HAL_MspInit+0x4c>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	603b      	str	r3, [r7, #0]
 80018c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018c6:	2007      	movs	r0, #7
 80018c8:	f000 fb0e 	bl	8001ee8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40023800 	.word	0x40023800

080018d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08a      	sub	sp, #40	; 0x28
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a19      	ldr	r2, [pc, #100]	; (800195c <HAL_I2C_MspInit+0x84>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d12c      	bne.n	8001954 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	613b      	str	r3, [r7, #16]
 80018fe:	4b18      	ldr	r3, [pc, #96]	; (8001960 <HAL_I2C_MspInit+0x88>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	4a17      	ldr	r2, [pc, #92]	; (8001960 <HAL_I2C_MspInit+0x88>)
 8001904:	f043 0302 	orr.w	r3, r3, #2
 8001908:	6313      	str	r3, [r2, #48]	; 0x30
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_I2C_MspInit+0x88>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	613b      	str	r3, [r7, #16]
 8001914:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001916:	f44f 7340 	mov.w	r3, #768	; 0x300
 800191a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800191c:	2312      	movs	r3, #18
 800191e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001920:	2301      	movs	r3, #1
 8001922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001928:	2304      	movs	r3, #4
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	4619      	mov	r1, r3
 8001932:	480c      	ldr	r0, [pc, #48]	; (8001964 <HAL_I2C_MspInit+0x8c>)
 8001934:	f000 fb1a 	bl	8001f6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	4b08      	ldr	r3, [pc, #32]	; (8001960 <HAL_I2C_MspInit+0x88>)
 800193e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001940:	4a07      	ldr	r2, [pc, #28]	; (8001960 <HAL_I2C_MspInit+0x88>)
 8001942:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001946:	6413      	str	r3, [r2, #64]	; 0x40
 8001948:	4b05      	ldr	r3, [pc, #20]	; (8001960 <HAL_I2C_MspInit+0x88>)
 800194a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001954:	bf00      	nop
 8001956:	3728      	adds	r7, #40	; 0x28
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40005400 	.word	0x40005400
 8001960:	40023800 	.word	0x40023800
 8001964:	40020400 	.word	0x40020400

08001968 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	; 0x28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a19      	ldr	r2, [pc, #100]	; (80019ec <HAL_TIM_Encoder_MspInit+0x84>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d12c      	bne.n	80019e4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <HAL_TIM_Encoder_MspInit+0x88>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001992:	4a17      	ldr	r2, [pc, #92]	; (80019f0 <HAL_TIM_Encoder_MspInit+0x88>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	6453      	str	r3, [r2, #68]	; 0x44
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <HAL_TIM_Encoder_MspInit+0x88>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <HAL_TIM_Encoder_MspInit+0x88>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a10      	ldr	r2, [pc, #64]	; (80019f0 <HAL_TIM_Encoder_MspInit+0x88>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <HAL_TIM_Encoder_MspInit+0x88>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Encoder_B_Pin|Encoder_A_Pin;
 80019c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c8:	2302      	movs	r3, #2
 80019ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d0:	2300      	movs	r3, #0
 80019d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80019d4:	2301      	movs	r3, #1
 80019d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d8:	f107 0314 	add.w	r3, r7, #20
 80019dc:	4619      	mov	r1, r3
 80019de:	4805      	ldr	r0, [pc, #20]	; (80019f4 <HAL_TIM_Encoder_MspInit+0x8c>)
 80019e0:	f000 fac4 	bl	8001f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80019e4:	bf00      	nop
 80019e6:	3728      	adds	r7, #40	; 0x28
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40010000 	.word	0x40010000
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40020000 	.word	0x40020000

080019f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a08:	d116      	bne.n	8001a38 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	4b16      	ldr	r3, [pc, #88]	; (8001a68 <HAL_TIM_Base_MspInit+0x70>)
 8001a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a12:	4a15      	ldr	r2, [pc, #84]	; (8001a68 <HAL_TIM_Base_MspInit+0x70>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1a:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <HAL_TIM_Base_MspInit+0x70>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a26:	2200      	movs	r2, #0
 8001a28:	2100      	movs	r1, #0
 8001a2a:	201c      	movs	r0, #28
 8001a2c:	f000 fa67 	bl	8001efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a30:	201c      	movs	r0, #28
 8001a32:	f000 fa80 	bl	8001f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a36:	e012      	b.n	8001a5e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a0b      	ldr	r2, [pc, #44]	; (8001a6c <HAL_TIM_Base_MspInit+0x74>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d10d      	bne.n	8001a5e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <HAL_TIM_Base_MspInit+0x70>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	4a07      	ldr	r2, [pc, #28]	; (8001a68 <HAL_TIM_Base_MspInit+0x70>)
 8001a4c:	f043 0302 	orr.w	r3, r3, #2
 8001a50:	6413      	str	r3, [r2, #64]	; 0x40
 8001a52:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <HAL_TIM_Base_MspInit+0x70>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
}
 8001a5e:	bf00      	nop
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40000400 	.word	0x40000400

08001a70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b088      	sub	sp, #32
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a12      	ldr	r2, [pc, #72]	; (8001ad8 <HAL_TIM_MspPostInit+0x68>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d11d      	bne.n	8001ace <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	4b11      	ldr	r3, [pc, #68]	; (8001adc <HAL_TIM_MspPostInit+0x6c>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	4a10      	ldr	r2, [pc, #64]	; (8001adc <HAL_TIM_MspPostInit+0x6c>)
 8001a9c:	f043 0302 	orr.w	r3, r3, #2
 8001aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	; (8001adc <HAL_TIM_MspPostInit+0x6c>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4805      	ldr	r0, [pc, #20]	; (8001ae0 <HAL_TIM_MspPostInit+0x70>)
 8001aca:	f000 fa4f 	bl	8001f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ace:	bf00      	nop
 8001ad0:	3720      	adds	r7, #32
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40000400 	.word	0x40000400
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020400 	.word	0x40020400

08001ae4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08a      	sub	sp, #40	; 0x28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a19      	ldr	r2, [pc, #100]	; (8001b68 <HAL_UART_MspInit+0x84>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d12b      	bne.n	8001b5e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	613b      	str	r3, [r7, #16]
 8001b0a:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <HAL_UART_MspInit+0x88>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0e:	4a17      	ldr	r2, [pc, #92]	; (8001b6c <HAL_UART_MspInit+0x88>)
 8001b10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b14:	6413      	str	r3, [r2, #64]	; 0x40
 8001b16:	4b15      	ldr	r3, [pc, #84]	; (8001b6c <HAL_UART_MspInit+0x88>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1e:	613b      	str	r3, [r7, #16]
 8001b20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	4b11      	ldr	r3, [pc, #68]	; (8001b6c <HAL_UART_MspInit+0x88>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	4a10      	ldr	r2, [pc, #64]	; (8001b6c <HAL_UART_MspInit+0x88>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6313      	str	r3, [r2, #48]	; 0x30
 8001b32:	4b0e      	ldr	r3, [pc, #56]	; (8001b6c <HAL_UART_MspInit+0x88>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b3e:	230c      	movs	r3, #12
 8001b40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b42:	2302      	movs	r3, #2
 8001b44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b4e:	2307      	movs	r3, #7
 8001b50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	4619      	mov	r1, r3
 8001b58:	4805      	ldr	r0, [pc, #20]	; (8001b70 <HAL_UART_MspInit+0x8c>)
 8001b5a:	f000 fa07 	bl	8001f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b5e:	bf00      	nop
 8001b60:	3728      	adds	r7, #40	; 0x28
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40004400 	.word	0x40004400
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020000 	.word	0x40020000

08001b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b78:	e7fe      	b.n	8001b78 <NMI_Handler+0x4>

08001b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7e:	e7fe      	b.n	8001b7e <HardFault_Handler+0x4>

08001b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <MemManage_Handler+0x4>

08001b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b8a:	e7fe      	b.n	8001b8a <BusFault_Handler+0x4>

08001b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b90:	e7fe      	b.n	8001b90 <UsageFault_Handler+0x4>

08001b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bc0:	f000 f8a2 	bl	8001d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001bcc:	4802      	ldr	r0, [pc, #8]	; (8001bd8 <TIM2_IRQHandler+0x10>)
 8001bce:	f001 fc91 	bl	80034f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000250 	.word	0x20000250

08001bdc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001be0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001be4:	f000 fb60 	bl	80022a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	bd80      	pop	{r7, pc}

08001bec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <SystemInit+0x20>)
 8001bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bf6:	4a05      	ldr	r2, [pc, #20]	; (8001c0c <SystemInit+0x20>)
 8001bf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c14:	480d      	ldr	r0, [pc, #52]	; (8001c4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c16:	490e      	ldr	r1, [pc, #56]	; (8001c50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c18:	4a0e      	ldr	r2, [pc, #56]	; (8001c54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c1c:	e002      	b.n	8001c24 <LoopCopyDataInit>

08001c1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c22:	3304      	adds	r3, #4

08001c24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c28:	d3f9      	bcc.n	8001c1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c2a:	4a0b      	ldr	r2, [pc, #44]	; (8001c58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c2c:	4c0b      	ldr	r4, [pc, #44]	; (8001c5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c30:	e001      	b.n	8001c36 <LoopFillZerobss>

08001c32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c34:	3204      	adds	r2, #4

08001c36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c38:	d3fb      	bcc.n	8001c32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c3a:	f7ff ffd7 	bl	8001bec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c3e:	f002 fc75 	bl	800452c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c42:	f7fe fd53 	bl	80006ec <main>
  bx  lr    
 8001c46:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c50:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001c54:	08004ebc 	.word	0x08004ebc
  ldr r2, =_sbss
 8001c58:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001c5c:	200002e0 	.word	0x200002e0

08001c60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c60:	e7fe      	b.n	8001c60 <ADC_IRQHandler>
	...

08001c64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c68:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <HAL_Init+0x40>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a0d      	ldr	r2, [pc, #52]	; (8001ca4 <HAL_Init+0x40>)
 8001c6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_Init+0x40>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a0a      	ldr	r2, [pc, #40]	; (8001ca4 <HAL_Init+0x40>)
 8001c7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c80:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <HAL_Init+0x40>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a07      	ldr	r2, [pc, #28]	; (8001ca4 <HAL_Init+0x40>)
 8001c86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c8c:	2003      	movs	r0, #3
 8001c8e:	f000 f92b 	bl	8001ee8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c92:	2000      	movs	r0, #0
 8001c94:	f000 f808 	bl	8001ca8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c98:	f7ff fdf6 	bl	8001888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40023c00 	.word	0x40023c00

08001ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cb0:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <HAL_InitTick+0x54>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	4b12      	ldr	r3, [pc, #72]	; (8001d00 <HAL_InitTick+0x58>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f000 f943 	bl	8001f52 <HAL_SYSTICK_Config>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e00e      	b.n	8001cf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b0f      	cmp	r3, #15
 8001cda:	d80a      	bhi.n	8001cf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	6879      	ldr	r1, [r7, #4]
 8001ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce4:	f000 f90b 	bl	8001efe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce8:	4a06      	ldr	r2, [pc, #24]	; (8001d04 <HAL_InitTick+0x5c>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	e000      	b.n	8001cf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20000014 	.word	0x20000014
 8001d00:	2000001c 	.word	0x2000001c
 8001d04:	20000018 	.word	0x20000018

08001d08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <HAL_IncTick+0x20>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	461a      	mov	r2, r3
 8001d12:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <HAL_IncTick+0x24>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4413      	add	r3, r2
 8001d18:	4a04      	ldr	r2, [pc, #16]	; (8001d2c <HAL_IncTick+0x24>)
 8001d1a:	6013      	str	r3, [r2, #0]
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	2000001c 	.word	0x2000001c
 8001d2c:	200002dc 	.word	0x200002dc

08001d30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return uwTick;
 8001d34:	4b03      	ldr	r3, [pc, #12]	; (8001d44 <HAL_GetTick+0x14>)
 8001d36:	681b      	ldr	r3, [r3, #0]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	200002dc 	.word	0x200002dc

08001d48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f003 0307 	and.w	r3, r3, #7
 8001d56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d58:	4b0c      	ldr	r3, [pc, #48]	; (8001d8c <__NVIC_SetPriorityGrouping+0x44>)
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d5e:	68ba      	ldr	r2, [r7, #8]
 8001d60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d64:	4013      	ands	r3, r2
 8001d66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d7a:	4a04      	ldr	r2, [pc, #16]	; (8001d8c <__NVIC_SetPriorityGrouping+0x44>)
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	60d3      	str	r3, [r2, #12]
}
 8001d80:	bf00      	nop
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d94:	4b04      	ldr	r3, [pc, #16]	; (8001da8 <__NVIC_GetPriorityGrouping+0x18>)
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	0a1b      	lsrs	r3, r3, #8
 8001d9a:	f003 0307 	and.w	r3, r3, #7
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	e000ed00 	.word	0xe000ed00

08001dac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	db0b      	blt.n	8001dd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	f003 021f 	and.w	r2, r3, #31
 8001dc4:	4907      	ldr	r1, [pc, #28]	; (8001de4 <__NVIC_EnableIRQ+0x38>)
 8001dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dca:	095b      	lsrs	r3, r3, #5
 8001dcc:	2001      	movs	r0, #1
 8001dce:	fa00 f202 	lsl.w	r2, r0, r2
 8001dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	e000e100 	.word	0xe000e100

08001de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	6039      	str	r1, [r7, #0]
 8001df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	db0a      	blt.n	8001e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	490c      	ldr	r1, [pc, #48]	; (8001e34 <__NVIC_SetPriority+0x4c>)
 8001e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e06:	0112      	lsls	r2, r2, #4
 8001e08:	b2d2      	uxtb	r2, r2
 8001e0a:	440b      	add	r3, r1
 8001e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e10:	e00a      	b.n	8001e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	b2da      	uxtb	r2, r3
 8001e16:	4908      	ldr	r1, [pc, #32]	; (8001e38 <__NVIC_SetPriority+0x50>)
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	3b04      	subs	r3, #4
 8001e20:	0112      	lsls	r2, r2, #4
 8001e22:	b2d2      	uxtb	r2, r2
 8001e24:	440b      	add	r3, r1
 8001e26:	761a      	strb	r2, [r3, #24]
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	e000e100 	.word	0xe000e100
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b089      	sub	sp, #36	; 0x24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	f1c3 0307 	rsb	r3, r3, #7
 8001e56:	2b04      	cmp	r3, #4
 8001e58:	bf28      	it	cs
 8001e5a:	2304      	movcs	r3, #4
 8001e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3304      	adds	r3, #4
 8001e62:	2b06      	cmp	r3, #6
 8001e64:	d902      	bls.n	8001e6c <NVIC_EncodePriority+0x30>
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3b03      	subs	r3, #3
 8001e6a:	e000      	b.n	8001e6e <NVIC_EncodePriority+0x32>
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e70:	f04f 32ff 	mov.w	r2, #4294967295
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43da      	mvns	r2, r3
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	401a      	ands	r2, r3
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e84:	f04f 31ff 	mov.w	r1, #4294967295
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8e:	43d9      	mvns	r1, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e94:	4313      	orrs	r3, r2
         );
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3724      	adds	r7, #36	; 0x24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
	...

08001ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001eb4:	d301      	bcc.n	8001eba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e00f      	b.n	8001eda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eba:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <SysTick_Config+0x40>)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec2:	210f      	movs	r1, #15
 8001ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec8:	f7ff ff8e 	bl	8001de8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ecc:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <SysTick_Config+0x40>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed2:	4b04      	ldr	r3, [pc, #16]	; (8001ee4 <SysTick_Config+0x40>)
 8001ed4:	2207      	movs	r2, #7
 8001ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	e000e010 	.word	0xe000e010

08001ee8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f7ff ff29 	bl	8001d48 <__NVIC_SetPriorityGrouping>
}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b086      	sub	sp, #24
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	4603      	mov	r3, r0
 8001f06:	60b9      	str	r1, [r7, #8]
 8001f08:	607a      	str	r2, [r7, #4]
 8001f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f10:	f7ff ff3e 	bl	8001d90 <__NVIC_GetPriorityGrouping>
 8001f14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68b9      	ldr	r1, [r7, #8]
 8001f1a:	6978      	ldr	r0, [r7, #20]
 8001f1c:	f7ff ff8e 	bl	8001e3c <NVIC_EncodePriority>
 8001f20:	4602      	mov	r2, r0
 8001f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f26:	4611      	mov	r1, r2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff ff5d 	bl	8001de8 <__NVIC_SetPriority>
}
 8001f2e:	bf00      	nop
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff ff31 	bl	8001dac <__NVIC_EnableIRQ>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b082      	sub	sp, #8
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7ff ffa2 	bl	8001ea4 <SysTick_Config>
 8001f60:	4603      	mov	r3, r0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b089      	sub	sp, #36	; 0x24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f82:	2300      	movs	r3, #0
 8001f84:	61fb      	str	r3, [r7, #28]
 8001f86:	e159      	b.n	800223c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f88:	2201      	movs	r2, #1
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	f040 8148 	bne.w	8002236 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d005      	beq.n	8001fbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d130      	bne.n	8002020 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	2203      	movs	r2, #3
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	68da      	ldr	r2, [r3, #12]
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	091b      	lsrs	r3, r3, #4
 800200a:	f003 0201 	and.w	r2, r3, #1
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	4313      	orrs	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	2b03      	cmp	r3, #3
 800202a:	d017      	beq.n	800205c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	2203      	movs	r2, #3
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	4313      	orrs	r3, r2
 8002054:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f003 0303 	and.w	r3, r3, #3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d123      	bne.n	80020b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	08da      	lsrs	r2, r3, #3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3208      	adds	r2, #8
 8002070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002074:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	220f      	movs	r2, #15
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4013      	ands	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	691a      	ldr	r2, [r3, #16]
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4313      	orrs	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	08da      	lsrs	r2, r3, #3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	3208      	adds	r2, #8
 80020aa:	69b9      	ldr	r1, [r7, #24]
 80020ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	2203      	movs	r2, #3
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	4013      	ands	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f003 0203 	and.w	r2, r3, #3
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	f000 80a2 	beq.w	8002236 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	4b57      	ldr	r3, [pc, #348]	; (8002254 <HAL_GPIO_Init+0x2e8>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fa:	4a56      	ldr	r2, [pc, #344]	; (8002254 <HAL_GPIO_Init+0x2e8>)
 80020fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002100:	6453      	str	r3, [r2, #68]	; 0x44
 8002102:	4b54      	ldr	r3, [pc, #336]	; (8002254 <HAL_GPIO_Init+0x2e8>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002106:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800210e:	4a52      	ldr	r2, [pc, #328]	; (8002258 <HAL_GPIO_Init+0x2ec>)
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	089b      	lsrs	r3, r3, #2
 8002114:	3302      	adds	r3, #2
 8002116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800211a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	220f      	movs	r2, #15
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4013      	ands	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a49      	ldr	r2, [pc, #292]	; (800225c <HAL_GPIO_Init+0x2f0>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d019      	beq.n	800216e <HAL_GPIO_Init+0x202>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a48      	ldr	r2, [pc, #288]	; (8002260 <HAL_GPIO_Init+0x2f4>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d013      	beq.n	800216a <HAL_GPIO_Init+0x1fe>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a47      	ldr	r2, [pc, #284]	; (8002264 <HAL_GPIO_Init+0x2f8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d00d      	beq.n	8002166 <HAL_GPIO_Init+0x1fa>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a46      	ldr	r2, [pc, #280]	; (8002268 <HAL_GPIO_Init+0x2fc>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d007      	beq.n	8002162 <HAL_GPIO_Init+0x1f6>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a45      	ldr	r2, [pc, #276]	; (800226c <HAL_GPIO_Init+0x300>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d101      	bne.n	800215e <HAL_GPIO_Init+0x1f2>
 800215a:	2304      	movs	r3, #4
 800215c:	e008      	b.n	8002170 <HAL_GPIO_Init+0x204>
 800215e:	2307      	movs	r3, #7
 8002160:	e006      	b.n	8002170 <HAL_GPIO_Init+0x204>
 8002162:	2303      	movs	r3, #3
 8002164:	e004      	b.n	8002170 <HAL_GPIO_Init+0x204>
 8002166:	2302      	movs	r3, #2
 8002168:	e002      	b.n	8002170 <HAL_GPIO_Init+0x204>
 800216a:	2301      	movs	r3, #1
 800216c:	e000      	b.n	8002170 <HAL_GPIO_Init+0x204>
 800216e:	2300      	movs	r3, #0
 8002170:	69fa      	ldr	r2, [r7, #28]
 8002172:	f002 0203 	and.w	r2, r2, #3
 8002176:	0092      	lsls	r2, r2, #2
 8002178:	4093      	lsls	r3, r2
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4313      	orrs	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002180:	4935      	ldr	r1, [pc, #212]	; (8002258 <HAL_GPIO_Init+0x2ec>)
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	089b      	lsrs	r3, r3, #2
 8002186:	3302      	adds	r3, #2
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800218e:	4b38      	ldr	r3, [pc, #224]	; (8002270 <HAL_GPIO_Init+0x304>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	43db      	mvns	r3, r3
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	4013      	ands	r3, r2
 800219c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d003      	beq.n	80021b2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021b2:	4a2f      	ldr	r2, [pc, #188]	; (8002270 <HAL_GPIO_Init+0x304>)
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80021b8:	4b2d      	ldr	r3, [pc, #180]	; (8002270 <HAL_GPIO_Init+0x304>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	43db      	mvns	r3, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4013      	ands	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	4313      	orrs	r3, r2
 80021da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021dc:	4a24      	ldr	r2, [pc, #144]	; (8002270 <HAL_GPIO_Init+0x304>)
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021e2:	4b23      	ldr	r3, [pc, #140]	; (8002270 <HAL_GPIO_Init+0x304>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	43db      	mvns	r3, r3
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	4013      	ands	r3, r2
 80021f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	4313      	orrs	r3, r2
 8002204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002206:	4a1a      	ldr	r2, [pc, #104]	; (8002270 <HAL_GPIO_Init+0x304>)
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800220c:	4b18      	ldr	r3, [pc, #96]	; (8002270 <HAL_GPIO_Init+0x304>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	43db      	mvns	r3, r3
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4013      	ands	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	4313      	orrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002230:	4a0f      	ldr	r2, [pc, #60]	; (8002270 <HAL_GPIO_Init+0x304>)
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	3301      	adds	r3, #1
 800223a:	61fb      	str	r3, [r7, #28]
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	2b0f      	cmp	r3, #15
 8002240:	f67f aea2 	bls.w	8001f88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002244:	bf00      	nop
 8002246:	bf00      	nop
 8002248:	3724      	adds	r7, #36	; 0x24
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	40023800 	.word	0x40023800
 8002258:	40013800 	.word	0x40013800
 800225c:	40020000 	.word	0x40020000
 8002260:	40020400 	.word	0x40020400
 8002264:	40020800 	.word	0x40020800
 8002268:	40020c00 	.word	0x40020c00
 800226c:	40021000 	.word	0x40021000
 8002270:	40013c00 	.word	0x40013c00

08002274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	460b      	mov	r3, r1
 800227e:	807b      	strh	r3, [r7, #2]
 8002280:	4613      	mov	r3, r2
 8002282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002284:	787b      	ldrb	r3, [r7, #1]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800228a:	887a      	ldrh	r2, [r7, #2]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002290:	e003      	b.n	800229a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002292:	887b      	ldrh	r3, [r7, #2]
 8002294:	041a      	lsls	r2, r3, #16
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	619a      	str	r2, [r3, #24]
}
 800229a:	bf00      	nop
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
	...

080022a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80022b2:	4b08      	ldr	r3, [pc, #32]	; (80022d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022b4:	695a      	ldr	r2, [r3, #20]
 80022b6:	88fb      	ldrh	r3, [r7, #6]
 80022b8:	4013      	ands	r3, r2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d006      	beq.n	80022cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80022be:	4a05      	ldr	r2, [pc, #20]	; (80022d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022c0:	88fb      	ldrh	r3, [r7, #6]
 80022c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80022c4:	88fb      	ldrh	r3, [r7, #6]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 f806 	bl	80022d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80022cc:	bf00      	nop
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40013c00 	.word	0x40013c00

080022d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
	...

080022f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e12b      	b.n	800255a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d106      	bne.n	800231c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f7ff fade 	bl	80018d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2224      	movs	r2, #36	; 0x24
 8002320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0201 	bic.w	r2, r2, #1
 8002332:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002342:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002352:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002354:	f000 fd5c 	bl	8002e10 <HAL_RCC_GetPCLK1Freq>
 8002358:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	4a81      	ldr	r2, [pc, #516]	; (8002564 <HAL_I2C_Init+0x274>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d807      	bhi.n	8002374 <HAL_I2C_Init+0x84>
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	4a80      	ldr	r2, [pc, #512]	; (8002568 <HAL_I2C_Init+0x278>)
 8002368:	4293      	cmp	r3, r2
 800236a:	bf94      	ite	ls
 800236c:	2301      	movls	r3, #1
 800236e:	2300      	movhi	r3, #0
 8002370:	b2db      	uxtb	r3, r3
 8002372:	e006      	b.n	8002382 <HAL_I2C_Init+0x92>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	4a7d      	ldr	r2, [pc, #500]	; (800256c <HAL_I2C_Init+0x27c>)
 8002378:	4293      	cmp	r3, r2
 800237a:	bf94      	ite	ls
 800237c:	2301      	movls	r3, #1
 800237e:	2300      	movhi	r3, #0
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e0e7      	b.n	800255a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	4a78      	ldr	r2, [pc, #480]	; (8002570 <HAL_I2C_Init+0x280>)
 800238e:	fba2 2303 	umull	r2, r3, r2, r3
 8002392:	0c9b      	lsrs	r3, r3, #18
 8002394:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68ba      	ldr	r2, [r7, #8]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	4a6a      	ldr	r2, [pc, #424]	; (8002564 <HAL_I2C_Init+0x274>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d802      	bhi.n	80023c4 <HAL_I2C_Init+0xd4>
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	3301      	adds	r3, #1
 80023c2:	e009      	b.n	80023d8 <HAL_I2C_Init+0xe8>
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80023ca:	fb02 f303 	mul.w	r3, r2, r3
 80023ce:	4a69      	ldr	r2, [pc, #420]	; (8002574 <HAL_I2C_Init+0x284>)
 80023d0:	fba2 2303 	umull	r2, r3, r2, r3
 80023d4:	099b      	lsrs	r3, r3, #6
 80023d6:	3301      	adds	r3, #1
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	430b      	orrs	r3, r1
 80023de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	495c      	ldr	r1, [pc, #368]	; (8002564 <HAL_I2C_Init+0x274>)
 80023f4:	428b      	cmp	r3, r1
 80023f6:	d819      	bhi.n	800242c <HAL_I2C_Init+0x13c>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	1e59      	subs	r1, r3, #1
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	fbb1 f3f3 	udiv	r3, r1, r3
 8002406:	1c59      	adds	r1, r3, #1
 8002408:	f640 73fc 	movw	r3, #4092	; 0xffc
 800240c:	400b      	ands	r3, r1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00a      	beq.n	8002428 <HAL_I2C_Init+0x138>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	1e59      	subs	r1, r3, #1
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002420:	3301      	adds	r3, #1
 8002422:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002426:	e051      	b.n	80024cc <HAL_I2C_Init+0x1dc>
 8002428:	2304      	movs	r3, #4
 800242a:	e04f      	b.n	80024cc <HAL_I2C_Init+0x1dc>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d111      	bne.n	8002458 <HAL_I2C_Init+0x168>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	1e58      	subs	r0, r3, #1
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6859      	ldr	r1, [r3, #4]
 800243c:	460b      	mov	r3, r1
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	440b      	add	r3, r1
 8002442:	fbb0 f3f3 	udiv	r3, r0, r3
 8002446:	3301      	adds	r3, #1
 8002448:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800244c:	2b00      	cmp	r3, #0
 800244e:	bf0c      	ite	eq
 8002450:	2301      	moveq	r3, #1
 8002452:	2300      	movne	r3, #0
 8002454:	b2db      	uxtb	r3, r3
 8002456:	e012      	b.n	800247e <HAL_I2C_Init+0x18e>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	1e58      	subs	r0, r3, #1
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6859      	ldr	r1, [r3, #4]
 8002460:	460b      	mov	r3, r1
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	440b      	add	r3, r1
 8002466:	0099      	lsls	r1, r3, #2
 8002468:	440b      	add	r3, r1
 800246a:	fbb0 f3f3 	udiv	r3, r0, r3
 800246e:	3301      	adds	r3, #1
 8002470:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002474:	2b00      	cmp	r3, #0
 8002476:	bf0c      	ite	eq
 8002478:	2301      	moveq	r3, #1
 800247a:	2300      	movne	r3, #0
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <HAL_I2C_Init+0x196>
 8002482:	2301      	movs	r3, #1
 8002484:	e022      	b.n	80024cc <HAL_I2C_Init+0x1dc>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10e      	bne.n	80024ac <HAL_I2C_Init+0x1bc>
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	1e58      	subs	r0, r3, #1
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6859      	ldr	r1, [r3, #4]
 8002496:	460b      	mov	r3, r1
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	440b      	add	r3, r1
 800249c:	fbb0 f3f3 	udiv	r3, r0, r3
 80024a0:	3301      	adds	r3, #1
 80024a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024aa:	e00f      	b.n	80024cc <HAL_I2C_Init+0x1dc>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	1e58      	subs	r0, r3, #1
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6859      	ldr	r1, [r3, #4]
 80024b4:	460b      	mov	r3, r1
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	440b      	add	r3, r1
 80024ba:	0099      	lsls	r1, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	fbb0 f3f3 	udiv	r3, r0, r3
 80024c2:	3301      	adds	r3, #1
 80024c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024cc:	6879      	ldr	r1, [r7, #4]
 80024ce:	6809      	ldr	r1, [r1, #0]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	69da      	ldr	r2, [r3, #28]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a1b      	ldr	r3, [r3, #32]
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6911      	ldr	r1, [r2, #16]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	68d2      	ldr	r2, [r2, #12]
 8002506:	4311      	orrs	r1, r2
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	6812      	ldr	r2, [r2, #0]
 800250c:	430b      	orrs	r3, r1
 800250e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	695a      	ldr	r2, [r3, #20]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	699b      	ldr	r3, [r3, #24]
 8002522:	431a      	orrs	r2, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	430a      	orrs	r2, r1
 800252a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f042 0201 	orr.w	r2, r2, #1
 800253a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2220      	movs	r2, #32
 8002546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	000186a0 	.word	0x000186a0
 8002568:	001e847f 	.word	0x001e847f
 800256c:	003d08ff 	.word	0x003d08ff
 8002570:	431bde83 	.word	0x431bde83
 8002574:	10624dd3 	.word	0x10624dd3

08002578 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e264      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	2b00      	cmp	r3, #0
 8002594:	d075      	beq.n	8002682 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002596:	4ba3      	ldr	r3, [pc, #652]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f003 030c 	and.w	r3, r3, #12
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d00c      	beq.n	80025bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025a2:	4ba0      	ldr	r3, [pc, #640]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80025aa:	2b08      	cmp	r3, #8
 80025ac:	d112      	bne.n	80025d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025ae:	4b9d      	ldr	r3, [pc, #628]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025ba:	d10b      	bne.n	80025d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025bc:	4b99      	ldr	r3, [pc, #612]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d05b      	beq.n	8002680 <HAL_RCC_OscConfig+0x108>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d157      	bne.n	8002680 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e23f      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025dc:	d106      	bne.n	80025ec <HAL_RCC_OscConfig+0x74>
 80025de:	4b91      	ldr	r3, [pc, #580]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a90      	ldr	r2, [pc, #576]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80025e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	e01d      	b.n	8002628 <HAL_RCC_OscConfig+0xb0>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025f4:	d10c      	bne.n	8002610 <HAL_RCC_OscConfig+0x98>
 80025f6:	4b8b      	ldr	r3, [pc, #556]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a8a      	ldr	r2, [pc, #552]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80025fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	4b88      	ldr	r3, [pc, #544]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a87      	ldr	r2, [pc, #540]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800260c:	6013      	str	r3, [r2, #0]
 800260e:	e00b      	b.n	8002628 <HAL_RCC_OscConfig+0xb0>
 8002610:	4b84      	ldr	r3, [pc, #528]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a83      	ldr	r2, [pc, #524]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800261a:	6013      	str	r3, [r2, #0]
 800261c:	4b81      	ldr	r3, [pc, #516]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a80      	ldr	r2, [pc, #512]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002622:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002626:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d013      	beq.n	8002658 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002630:	f7ff fb7e 	bl	8001d30 <HAL_GetTick>
 8002634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002636:	e008      	b.n	800264a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002638:	f7ff fb7a 	bl	8001d30 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b64      	cmp	r3, #100	; 0x64
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e204      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800264a:	4b76      	ldr	r3, [pc, #472]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d0f0      	beq.n	8002638 <HAL_RCC_OscConfig+0xc0>
 8002656:	e014      	b.n	8002682 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002658:	f7ff fb6a 	bl	8001d30 <HAL_GetTick>
 800265c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800265e:	e008      	b.n	8002672 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002660:	f7ff fb66 	bl	8001d30 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b64      	cmp	r3, #100	; 0x64
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e1f0      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002672:	4b6c      	ldr	r3, [pc, #432]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1f0      	bne.n	8002660 <HAL_RCC_OscConfig+0xe8>
 800267e:	e000      	b.n	8002682 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002680:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d063      	beq.n	8002756 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800268e:	4b65      	ldr	r3, [pc, #404]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f003 030c 	and.w	r3, r3, #12
 8002696:	2b00      	cmp	r3, #0
 8002698:	d00b      	beq.n	80026b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800269a:	4b62      	ldr	r3, [pc, #392]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80026a2:	2b08      	cmp	r3, #8
 80026a4:	d11c      	bne.n	80026e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026a6:	4b5f      	ldr	r3, [pc, #380]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d116      	bne.n	80026e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026b2:	4b5c      	ldr	r3, [pc, #368]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0302 	and.w	r3, r3, #2
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d005      	beq.n	80026ca <HAL_RCC_OscConfig+0x152>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d001      	beq.n	80026ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e1c4      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ca:	4b56      	ldr	r3, [pc, #344]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	00db      	lsls	r3, r3, #3
 80026d8:	4952      	ldr	r1, [pc, #328]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026de:	e03a      	b.n	8002756 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d020      	beq.n	800272a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026e8:	4b4f      	ldr	r3, [pc, #316]	; (8002828 <HAL_RCC_OscConfig+0x2b0>)
 80026ea:	2201      	movs	r2, #1
 80026ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ee:	f7ff fb1f 	bl	8001d30 <HAL_GetTick>
 80026f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026f4:	e008      	b.n	8002708 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026f6:	f7ff fb1b 	bl	8001d30 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e1a5      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002708:	4b46      	ldr	r3, [pc, #280]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0f0      	beq.n	80026f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002714:	4b43      	ldr	r3, [pc, #268]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	691b      	ldr	r3, [r3, #16]
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	4940      	ldr	r1, [pc, #256]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 8002724:	4313      	orrs	r3, r2
 8002726:	600b      	str	r3, [r1, #0]
 8002728:	e015      	b.n	8002756 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800272a:	4b3f      	ldr	r3, [pc, #252]	; (8002828 <HAL_RCC_OscConfig+0x2b0>)
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002730:	f7ff fafe 	bl	8001d30 <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002736:	e008      	b.n	800274a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002738:	f7ff fafa 	bl	8001d30 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e184      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800274a:	4b36      	ldr	r3, [pc, #216]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1f0      	bne.n	8002738 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0308 	and.w	r3, r3, #8
 800275e:	2b00      	cmp	r3, #0
 8002760:	d030      	beq.n	80027c4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d016      	beq.n	8002798 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800276a:	4b30      	ldr	r3, [pc, #192]	; (800282c <HAL_RCC_OscConfig+0x2b4>)
 800276c:	2201      	movs	r2, #1
 800276e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002770:	f7ff fade 	bl	8001d30 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002778:	f7ff fada 	bl	8001d30 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e164      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800278a:	4b26      	ldr	r3, [pc, #152]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 800278c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0f0      	beq.n	8002778 <HAL_RCC_OscConfig+0x200>
 8002796:	e015      	b.n	80027c4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002798:	4b24      	ldr	r3, [pc, #144]	; (800282c <HAL_RCC_OscConfig+0x2b4>)
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800279e:	f7ff fac7 	bl	8001d30 <HAL_GetTick>
 80027a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027a4:	e008      	b.n	80027b8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027a6:	f7ff fac3 	bl	8001d30 <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d901      	bls.n	80027b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e14d      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027b8:	4b1a      	ldr	r3, [pc, #104]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80027ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1f0      	bne.n	80027a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	f000 80a0 	beq.w	8002912 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027d2:	2300      	movs	r3, #0
 80027d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027d6:	4b13      	ldr	r3, [pc, #76]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10f      	bne.n	8002802 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	4a0e      	ldr	r2, [pc, #56]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80027ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027f0:	6413      	str	r3, [r2, #64]	; 0x40
 80027f2:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <HAL_RCC_OscConfig+0x2ac>)
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027fe:	2301      	movs	r3, #1
 8002800:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002802:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <HAL_RCC_OscConfig+0x2b8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800280a:	2b00      	cmp	r3, #0
 800280c:	d121      	bne.n	8002852 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800280e:	4b08      	ldr	r3, [pc, #32]	; (8002830 <HAL_RCC_OscConfig+0x2b8>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a07      	ldr	r2, [pc, #28]	; (8002830 <HAL_RCC_OscConfig+0x2b8>)
 8002814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002818:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800281a:	f7ff fa89 	bl	8001d30 <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002820:	e011      	b.n	8002846 <HAL_RCC_OscConfig+0x2ce>
 8002822:	bf00      	nop
 8002824:	40023800 	.word	0x40023800
 8002828:	42470000 	.word	0x42470000
 800282c:	42470e80 	.word	0x42470e80
 8002830:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002834:	f7ff fa7c 	bl	8001d30 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e106      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002846:	4b85      	ldr	r3, [pc, #532]	; (8002a5c <HAL_RCC_OscConfig+0x4e4>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d106      	bne.n	8002868 <HAL_RCC_OscConfig+0x2f0>
 800285a:	4b81      	ldr	r3, [pc, #516]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 800285c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800285e:	4a80      	ldr	r2, [pc, #512]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 8002860:	f043 0301 	orr.w	r3, r3, #1
 8002864:	6713      	str	r3, [r2, #112]	; 0x70
 8002866:	e01c      	b.n	80028a2 <HAL_RCC_OscConfig+0x32a>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	2b05      	cmp	r3, #5
 800286e:	d10c      	bne.n	800288a <HAL_RCC_OscConfig+0x312>
 8002870:	4b7b      	ldr	r3, [pc, #492]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 8002872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002874:	4a7a      	ldr	r2, [pc, #488]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 8002876:	f043 0304 	orr.w	r3, r3, #4
 800287a:	6713      	str	r3, [r2, #112]	; 0x70
 800287c:	4b78      	ldr	r3, [pc, #480]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 800287e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002880:	4a77      	ldr	r2, [pc, #476]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	6713      	str	r3, [r2, #112]	; 0x70
 8002888:	e00b      	b.n	80028a2 <HAL_RCC_OscConfig+0x32a>
 800288a:	4b75      	ldr	r3, [pc, #468]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 800288c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800288e:	4a74      	ldr	r2, [pc, #464]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 8002890:	f023 0301 	bic.w	r3, r3, #1
 8002894:	6713      	str	r3, [r2, #112]	; 0x70
 8002896:	4b72      	ldr	r3, [pc, #456]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 8002898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800289a:	4a71      	ldr	r2, [pc, #452]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 800289c:	f023 0304 	bic.w	r3, r3, #4
 80028a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d015      	beq.n	80028d6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028aa:	f7ff fa41 	bl	8001d30 <HAL_GetTick>
 80028ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028b0:	e00a      	b.n	80028c8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028b2:	f7ff fa3d 	bl	8001d30 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d901      	bls.n	80028c8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e0c5      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028c8:	4b65      	ldr	r3, [pc, #404]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 80028ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0ee      	beq.n	80028b2 <HAL_RCC_OscConfig+0x33a>
 80028d4:	e014      	b.n	8002900 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d6:	f7ff fa2b 	bl	8001d30 <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028dc:	e00a      	b.n	80028f4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028de:	f7ff fa27 	bl	8001d30 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e0af      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028f4:	4b5a      	ldr	r3, [pc, #360]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 80028f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1ee      	bne.n	80028de <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002900:	7dfb      	ldrb	r3, [r7, #23]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d105      	bne.n	8002912 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002906:	4b56      	ldr	r3, [pc, #344]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	4a55      	ldr	r2, [pc, #340]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 800290c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002910:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	2b00      	cmp	r3, #0
 8002918:	f000 809b 	beq.w	8002a52 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800291c:	4b50      	ldr	r3, [pc, #320]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f003 030c 	and.w	r3, r3, #12
 8002924:	2b08      	cmp	r3, #8
 8002926:	d05c      	beq.n	80029e2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	2b02      	cmp	r3, #2
 800292e:	d141      	bne.n	80029b4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002930:	4b4c      	ldr	r3, [pc, #304]	; (8002a64 <HAL_RCC_OscConfig+0x4ec>)
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002936:	f7ff f9fb 	bl	8001d30 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800293c:	e008      	b.n	8002950 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800293e:	f7ff f9f7 	bl	8001d30 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e081      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002950:	4b43      	ldr	r3, [pc, #268]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1f0      	bne.n	800293e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	69da      	ldr	r2, [r3, #28]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a1b      	ldr	r3, [r3, #32]
 8002964:	431a      	orrs	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296a:	019b      	lsls	r3, r3, #6
 800296c:	431a      	orrs	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002972:	085b      	lsrs	r3, r3, #1
 8002974:	3b01      	subs	r3, #1
 8002976:	041b      	lsls	r3, r3, #16
 8002978:	431a      	orrs	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297e:	061b      	lsls	r3, r3, #24
 8002980:	4937      	ldr	r1, [pc, #220]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 8002982:	4313      	orrs	r3, r2
 8002984:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002986:	4b37      	ldr	r3, [pc, #220]	; (8002a64 <HAL_RCC_OscConfig+0x4ec>)
 8002988:	2201      	movs	r2, #1
 800298a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298c:	f7ff f9d0 	bl	8001d30 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002994:	f7ff f9cc 	bl	8001d30 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e056      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029a6:	4b2e      	ldr	r3, [pc, #184]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d0f0      	beq.n	8002994 <HAL_RCC_OscConfig+0x41c>
 80029b2:	e04e      	b.n	8002a52 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b4:	4b2b      	ldr	r3, [pc, #172]	; (8002a64 <HAL_RCC_OscConfig+0x4ec>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ba:	f7ff f9b9 	bl	8001d30 <HAL_GetTick>
 80029be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029c0:	e008      	b.n	80029d4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029c2:	f7ff f9b5 	bl	8001d30 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e03f      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d4:	4b22      	ldr	r3, [pc, #136]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1f0      	bne.n	80029c2 <HAL_RCC_OscConfig+0x44a>
 80029e0:	e037      	b.n	8002a52 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d101      	bne.n	80029ee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e032      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029ee:	4b1c      	ldr	r3, [pc, #112]	; (8002a60 <HAL_RCC_OscConfig+0x4e8>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d028      	beq.n	8002a4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d121      	bne.n	8002a4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d11a      	bne.n	8002a4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a18:	68fa      	ldr	r2, [r7, #12]
 8002a1a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a1e:	4013      	ands	r3, r2
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a24:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d111      	bne.n	8002a4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a34:	085b      	lsrs	r3, r3, #1
 8002a36:	3b01      	subs	r3, #1
 8002a38:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d107      	bne.n	8002a4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a48:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d001      	beq.n	8002a52 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e000      	b.n	8002a54 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40007000 	.word	0x40007000
 8002a60:	40023800 	.word	0x40023800
 8002a64:	42470060 	.word	0x42470060

08002a68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e0cc      	b.n	8002c16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a7c:	4b68      	ldr	r3, [pc, #416]	; (8002c20 <HAL_RCC_ClockConfig+0x1b8>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0307 	and.w	r3, r3, #7
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d90c      	bls.n	8002aa4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a8a:	4b65      	ldr	r3, [pc, #404]	; (8002c20 <HAL_RCC_ClockConfig+0x1b8>)
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	b2d2      	uxtb	r2, r2
 8002a90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a92:	4b63      	ldr	r3, [pc, #396]	; (8002c20 <HAL_RCC_ClockConfig+0x1b8>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0307 	and.w	r3, r3, #7
 8002a9a:	683a      	ldr	r2, [r7, #0]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d001      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e0b8      	b.n	8002c16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d020      	beq.n	8002af2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d005      	beq.n	8002ac8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002abc:	4b59      	ldr	r3, [pc, #356]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	4a58      	ldr	r2, [pc, #352]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ac6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0308 	and.w	r3, r3, #8
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ad4:	4b53      	ldr	r3, [pc, #332]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	4a52      	ldr	r2, [pc, #328]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002ada:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ade:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ae0:	4b50      	ldr	r3, [pc, #320]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	494d      	ldr	r1, [pc, #308]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d044      	beq.n	8002b88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d107      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b06:	4b47      	ldr	r3, [pc, #284]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d119      	bne.n	8002b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e07f      	b.n	8002c16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d003      	beq.n	8002b26 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b22:	2b03      	cmp	r3, #3
 8002b24:	d107      	bne.n	8002b36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b26:	4b3f      	ldr	r3, [pc, #252]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d109      	bne.n	8002b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e06f      	b.n	8002c16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b36:	4b3b      	ldr	r3, [pc, #236]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e067      	b.n	8002c16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b46:	4b37      	ldr	r3, [pc, #220]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f023 0203 	bic.w	r2, r3, #3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	4934      	ldr	r1, [pc, #208]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b58:	f7ff f8ea 	bl	8001d30 <HAL_GetTick>
 8002b5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b5e:	e00a      	b.n	8002b76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b60:	f7ff f8e6 	bl	8001d30 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e04f      	b.n	8002c16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b76:	4b2b      	ldr	r3, [pc, #172]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 020c 	and.w	r2, r3, #12
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d1eb      	bne.n	8002b60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b88:	4b25      	ldr	r3, [pc, #148]	; (8002c20 <HAL_RCC_ClockConfig+0x1b8>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d20c      	bcs.n	8002bb0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b96:	4b22      	ldr	r3, [pc, #136]	; (8002c20 <HAL_RCC_ClockConfig+0x1b8>)
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	b2d2      	uxtb	r2, r2
 8002b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9e:	4b20      	ldr	r3, [pc, #128]	; (8002c20 <HAL_RCC_ClockConfig+0x1b8>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e032      	b.n	8002c16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d008      	beq.n	8002bce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bbc:	4b19      	ldr	r3, [pc, #100]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	4916      	ldr	r1, [pc, #88]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0308 	and.w	r3, r3, #8
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d009      	beq.n	8002bee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bda:	4b12      	ldr	r3, [pc, #72]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	00db      	lsls	r3, r3, #3
 8002be8:	490e      	ldr	r1, [pc, #56]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bee:	f000 f821 	bl	8002c34 <HAL_RCC_GetSysClockFreq>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	4b0b      	ldr	r3, [pc, #44]	; (8002c24 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	091b      	lsrs	r3, r3, #4
 8002bfa:	f003 030f 	and.w	r3, r3, #15
 8002bfe:	490a      	ldr	r1, [pc, #40]	; (8002c28 <HAL_RCC_ClockConfig+0x1c0>)
 8002c00:	5ccb      	ldrb	r3, [r1, r3]
 8002c02:	fa22 f303 	lsr.w	r3, r2, r3
 8002c06:	4a09      	ldr	r2, [pc, #36]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002c0a:	4b09      	ldr	r3, [pc, #36]	; (8002c30 <HAL_RCC_ClockConfig+0x1c8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff f84a 	bl	8001ca8 <HAL_InitTick>

  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	40023c00 	.word	0x40023c00
 8002c24:	40023800 	.word	0x40023800
 8002c28:	08004e70 	.word	0x08004e70
 8002c2c:	20000014 	.word	0x20000014
 8002c30:	20000018 	.word	0x20000018

08002c34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c34:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002c38:	b084      	sub	sp, #16
 8002c3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	607b      	str	r3, [r7, #4]
 8002c40:	2300      	movs	r3, #0
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	2300      	movs	r3, #0
 8002c46:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c4c:	4b67      	ldr	r3, [pc, #412]	; (8002dec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f003 030c 	and.w	r3, r3, #12
 8002c54:	2b08      	cmp	r3, #8
 8002c56:	d00d      	beq.n	8002c74 <HAL_RCC_GetSysClockFreq+0x40>
 8002c58:	2b08      	cmp	r3, #8
 8002c5a:	f200 80bd 	bhi.w	8002dd8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d002      	beq.n	8002c68 <HAL_RCC_GetSysClockFreq+0x34>
 8002c62:	2b04      	cmp	r3, #4
 8002c64:	d003      	beq.n	8002c6e <HAL_RCC_GetSysClockFreq+0x3a>
 8002c66:	e0b7      	b.n	8002dd8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c68:	4b61      	ldr	r3, [pc, #388]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002c6a:	60bb      	str	r3, [r7, #8]
       break;
 8002c6c:	e0b7      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c6e:	4b61      	ldr	r3, [pc, #388]	; (8002df4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002c70:	60bb      	str	r3, [r7, #8]
      break;
 8002c72:	e0b4      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c74:	4b5d      	ldr	r3, [pc, #372]	; (8002dec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c7c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c7e:	4b5b      	ldr	r3, [pc, #364]	; (8002dec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d04d      	beq.n	8002d26 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c8a:	4b58      	ldr	r3, [pc, #352]	; (8002dec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	099b      	lsrs	r3, r3, #6
 8002c90:	461a      	mov	r2, r3
 8002c92:	f04f 0300 	mov.w	r3, #0
 8002c96:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002c9a:	f04f 0100 	mov.w	r1, #0
 8002c9e:	ea02 0800 	and.w	r8, r2, r0
 8002ca2:	ea03 0901 	and.w	r9, r3, r1
 8002ca6:	4640      	mov	r0, r8
 8002ca8:	4649      	mov	r1, r9
 8002caa:	f04f 0200 	mov.w	r2, #0
 8002cae:	f04f 0300 	mov.w	r3, #0
 8002cb2:	014b      	lsls	r3, r1, #5
 8002cb4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002cb8:	0142      	lsls	r2, r0, #5
 8002cba:	4610      	mov	r0, r2
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	ebb0 0008 	subs.w	r0, r0, r8
 8002cc2:	eb61 0109 	sbc.w	r1, r1, r9
 8002cc6:	f04f 0200 	mov.w	r2, #0
 8002cca:	f04f 0300 	mov.w	r3, #0
 8002cce:	018b      	lsls	r3, r1, #6
 8002cd0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002cd4:	0182      	lsls	r2, r0, #6
 8002cd6:	1a12      	subs	r2, r2, r0
 8002cd8:	eb63 0301 	sbc.w	r3, r3, r1
 8002cdc:	f04f 0000 	mov.w	r0, #0
 8002ce0:	f04f 0100 	mov.w	r1, #0
 8002ce4:	00d9      	lsls	r1, r3, #3
 8002ce6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002cea:	00d0      	lsls	r0, r2, #3
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	eb12 0208 	adds.w	r2, r2, r8
 8002cf4:	eb43 0309 	adc.w	r3, r3, r9
 8002cf8:	f04f 0000 	mov.w	r0, #0
 8002cfc:	f04f 0100 	mov.w	r1, #0
 8002d00:	0259      	lsls	r1, r3, #9
 8002d02:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002d06:	0250      	lsls	r0, r2, #9
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	4619      	mov	r1, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	461a      	mov	r2, r3
 8002d14:	f04f 0300 	mov.w	r3, #0
 8002d18:	f7fd fb6c 	bl	80003f4 <__aeabi_uldivmod>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4613      	mov	r3, r2
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	e04a      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d26:	4b31      	ldr	r3, [pc, #196]	; (8002dec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	099b      	lsrs	r3, r3, #6
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	f04f 0300 	mov.w	r3, #0
 8002d32:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002d36:	f04f 0100 	mov.w	r1, #0
 8002d3a:	ea02 0400 	and.w	r4, r2, r0
 8002d3e:	ea03 0501 	and.w	r5, r3, r1
 8002d42:	4620      	mov	r0, r4
 8002d44:	4629      	mov	r1, r5
 8002d46:	f04f 0200 	mov.w	r2, #0
 8002d4a:	f04f 0300 	mov.w	r3, #0
 8002d4e:	014b      	lsls	r3, r1, #5
 8002d50:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002d54:	0142      	lsls	r2, r0, #5
 8002d56:	4610      	mov	r0, r2
 8002d58:	4619      	mov	r1, r3
 8002d5a:	1b00      	subs	r0, r0, r4
 8002d5c:	eb61 0105 	sbc.w	r1, r1, r5
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	018b      	lsls	r3, r1, #6
 8002d6a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002d6e:	0182      	lsls	r2, r0, #6
 8002d70:	1a12      	subs	r2, r2, r0
 8002d72:	eb63 0301 	sbc.w	r3, r3, r1
 8002d76:	f04f 0000 	mov.w	r0, #0
 8002d7a:	f04f 0100 	mov.w	r1, #0
 8002d7e:	00d9      	lsls	r1, r3, #3
 8002d80:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002d84:	00d0      	lsls	r0, r2, #3
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	1912      	adds	r2, r2, r4
 8002d8c:	eb45 0303 	adc.w	r3, r5, r3
 8002d90:	f04f 0000 	mov.w	r0, #0
 8002d94:	f04f 0100 	mov.w	r1, #0
 8002d98:	0299      	lsls	r1, r3, #10
 8002d9a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002d9e:	0290      	lsls	r0, r2, #10
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4610      	mov	r0, r2
 8002da6:	4619      	mov	r1, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	461a      	mov	r2, r3
 8002dac:	f04f 0300 	mov.w	r3, #0
 8002db0:	f7fd fb20 	bl	80003f4 <__aeabi_uldivmod>
 8002db4:	4602      	mov	r2, r0
 8002db6:	460b      	mov	r3, r1
 8002db8:	4613      	mov	r3, r2
 8002dba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002dbc:	4b0b      	ldr	r3, [pc, #44]	; (8002dec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	0c1b      	lsrs	r3, r3, #16
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002dcc:	68fa      	ldr	r2, [r7, #12]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd4:	60bb      	str	r3, [r7, #8]
      break;
 8002dd6:	e002      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dd8:	4b05      	ldr	r3, [pc, #20]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002dda:	60bb      	str	r3, [r7, #8]
      break;
 8002ddc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dde:	68bb      	ldr	r3, [r7, #8]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002dea:	bf00      	nop
 8002dec:	40023800 	.word	0x40023800
 8002df0:	00f42400 	.word	0x00f42400
 8002df4:	007a1200 	.word	0x007a1200

08002df8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dfc:	4b03      	ldr	r3, [pc, #12]	; (8002e0c <HAL_RCC_GetHCLKFreq+0x14>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	20000014 	.word	0x20000014

08002e10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e14:	f7ff fff0 	bl	8002df8 <HAL_RCC_GetHCLKFreq>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	4b05      	ldr	r3, [pc, #20]	; (8002e30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	0a9b      	lsrs	r3, r3, #10
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	4903      	ldr	r1, [pc, #12]	; (8002e34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e26:	5ccb      	ldrb	r3, [r1, r3]
 8002e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40023800 	.word	0x40023800
 8002e34:	08004e80 	.word	0x08004e80

08002e38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e3c:	f7ff ffdc 	bl	8002df8 <HAL_RCC_GetHCLKFreq>
 8002e40:	4602      	mov	r2, r0
 8002e42:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	0b5b      	lsrs	r3, r3, #13
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	4903      	ldr	r1, [pc, #12]	; (8002e5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e4e:	5ccb      	ldrb	r3, [r1, r3]
 8002e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	08004e80 	.word	0x08004e80

08002e60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d101      	bne.n	8002e72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e041      	b.n	8002ef6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d106      	bne.n	8002e8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7fe fdb6 	bl	80019f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2202      	movs	r2, #2
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3304      	adds	r3, #4
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	f000 fdda 	bl	8003a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
	...

08002f00 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d001      	beq.n	8002f18 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e03c      	b.n	8002f92 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2202      	movs	r2, #2
 8002f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a1e      	ldr	r2, [pc, #120]	; (8002fa0 <HAL_TIM_Base_Start+0xa0>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d018      	beq.n	8002f5c <HAL_TIM_Base_Start+0x5c>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f32:	d013      	beq.n	8002f5c <HAL_TIM_Base_Start+0x5c>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a1a      	ldr	r2, [pc, #104]	; (8002fa4 <HAL_TIM_Base_Start+0xa4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d00e      	beq.n	8002f5c <HAL_TIM_Base_Start+0x5c>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a19      	ldr	r2, [pc, #100]	; (8002fa8 <HAL_TIM_Base_Start+0xa8>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d009      	beq.n	8002f5c <HAL_TIM_Base_Start+0x5c>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a17      	ldr	r2, [pc, #92]	; (8002fac <HAL_TIM_Base_Start+0xac>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d004      	beq.n	8002f5c <HAL_TIM_Base_Start+0x5c>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a16      	ldr	r2, [pc, #88]	; (8002fb0 <HAL_TIM_Base_Start+0xb0>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d111      	bne.n	8002f80 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2b06      	cmp	r3, #6
 8002f6c:	d010      	beq.n	8002f90 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f042 0201 	orr.w	r2, r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f7e:	e007      	b.n	8002f90 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0201 	orr.w	r2, r2, #1
 8002f8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3714      	adds	r7, #20
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	40010000 	.word	0x40010000
 8002fa4:	40000400 	.word	0x40000400
 8002fa8:	40000800 	.word	0x40000800
 8002fac:	40000c00 	.word	0x40000c00
 8002fb0:	40014000 	.word	0x40014000

08002fb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b085      	sub	sp, #20
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d001      	beq.n	8002fcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e044      	b.n	8003056 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2202      	movs	r2, #2
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f042 0201 	orr.w	r2, r2, #1
 8002fe2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a1e      	ldr	r2, [pc, #120]	; (8003064 <HAL_TIM_Base_Start_IT+0xb0>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d018      	beq.n	8003020 <HAL_TIM_Base_Start_IT+0x6c>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ff6:	d013      	beq.n	8003020 <HAL_TIM_Base_Start_IT+0x6c>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a1a      	ldr	r2, [pc, #104]	; (8003068 <HAL_TIM_Base_Start_IT+0xb4>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d00e      	beq.n	8003020 <HAL_TIM_Base_Start_IT+0x6c>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a19      	ldr	r2, [pc, #100]	; (800306c <HAL_TIM_Base_Start_IT+0xb8>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d009      	beq.n	8003020 <HAL_TIM_Base_Start_IT+0x6c>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a17      	ldr	r2, [pc, #92]	; (8003070 <HAL_TIM_Base_Start_IT+0xbc>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d004      	beq.n	8003020 <HAL_TIM_Base_Start_IT+0x6c>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a16      	ldr	r2, [pc, #88]	; (8003074 <HAL_TIM_Base_Start_IT+0xc0>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d111      	bne.n	8003044 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2b06      	cmp	r3, #6
 8003030:	d010      	beq.n	8003054 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f042 0201 	orr.w	r2, r2, #1
 8003040:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003042:	e007      	b.n	8003054 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0201 	orr.w	r2, r2, #1
 8003052:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	40010000 	.word	0x40010000
 8003068:	40000400 	.word	0x40000400
 800306c:	40000800 	.word	0x40000800
 8003070:	40000c00 	.word	0x40000c00
 8003074:	40014000 	.word	0x40014000

08003078 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e041      	b.n	800310e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d106      	bne.n	80030a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 f839 	bl	8003116 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2202      	movs	r2, #2
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3304      	adds	r3, #4
 80030b4:	4619      	mov	r1, r3
 80030b6:	4610      	mov	r0, r2
 80030b8:	f000 fcce 	bl	8003a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003116:	b480      	push	{r7}
 8003118:	b083      	sub	sp, #12
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d109      	bne.n	8003150 <HAL_TIM_PWM_Start+0x24>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b01      	cmp	r3, #1
 8003146:	bf14      	ite	ne
 8003148:	2301      	movne	r3, #1
 800314a:	2300      	moveq	r3, #0
 800314c:	b2db      	uxtb	r3, r3
 800314e:	e022      	b.n	8003196 <HAL_TIM_PWM_Start+0x6a>
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	2b04      	cmp	r3, #4
 8003154:	d109      	bne.n	800316a <HAL_TIM_PWM_Start+0x3e>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b01      	cmp	r3, #1
 8003160:	bf14      	ite	ne
 8003162:	2301      	movne	r3, #1
 8003164:	2300      	moveq	r3, #0
 8003166:	b2db      	uxtb	r3, r3
 8003168:	e015      	b.n	8003196 <HAL_TIM_PWM_Start+0x6a>
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	2b08      	cmp	r3, #8
 800316e:	d109      	bne.n	8003184 <HAL_TIM_PWM_Start+0x58>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003176:	b2db      	uxtb	r3, r3
 8003178:	2b01      	cmp	r3, #1
 800317a:	bf14      	ite	ne
 800317c:	2301      	movne	r3, #1
 800317e:	2300      	moveq	r3, #0
 8003180:	b2db      	uxtb	r3, r3
 8003182:	e008      	b.n	8003196 <HAL_TIM_PWM_Start+0x6a>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b01      	cmp	r3, #1
 800318e:	bf14      	ite	ne
 8003190:	2301      	movne	r3, #1
 8003192:	2300      	moveq	r3, #0
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e068      	b.n	8003270 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d104      	bne.n	80031ae <HAL_TIM_PWM_Start+0x82>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2202      	movs	r2, #2
 80031a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031ac:	e013      	b.n	80031d6 <HAL_TIM_PWM_Start+0xaa>
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	2b04      	cmp	r3, #4
 80031b2:	d104      	bne.n	80031be <HAL_TIM_PWM_Start+0x92>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031bc:	e00b      	b.n	80031d6 <HAL_TIM_PWM_Start+0xaa>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	d104      	bne.n	80031ce <HAL_TIM_PWM_Start+0xa2>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2202      	movs	r2, #2
 80031c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031cc:	e003      	b.n	80031d6 <HAL_TIM_PWM_Start+0xaa>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2202      	movs	r2, #2
 80031d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2201      	movs	r2, #1
 80031dc:	6839      	ldr	r1, [r7, #0]
 80031de:	4618      	mov	r0, r3
 80031e0:	f000 fee0 	bl	8003fa4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a23      	ldr	r2, [pc, #140]	; (8003278 <HAL_TIM_PWM_Start+0x14c>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d107      	bne.n	80031fe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a1d      	ldr	r2, [pc, #116]	; (8003278 <HAL_TIM_PWM_Start+0x14c>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d018      	beq.n	800323a <HAL_TIM_PWM_Start+0x10e>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003210:	d013      	beq.n	800323a <HAL_TIM_PWM_Start+0x10e>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a19      	ldr	r2, [pc, #100]	; (800327c <HAL_TIM_PWM_Start+0x150>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d00e      	beq.n	800323a <HAL_TIM_PWM_Start+0x10e>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a17      	ldr	r2, [pc, #92]	; (8003280 <HAL_TIM_PWM_Start+0x154>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d009      	beq.n	800323a <HAL_TIM_PWM_Start+0x10e>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a16      	ldr	r2, [pc, #88]	; (8003284 <HAL_TIM_PWM_Start+0x158>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d004      	beq.n	800323a <HAL_TIM_PWM_Start+0x10e>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a14      	ldr	r2, [pc, #80]	; (8003288 <HAL_TIM_PWM_Start+0x15c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d111      	bne.n	800325e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 0307 	and.w	r3, r3, #7
 8003244:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2b06      	cmp	r3, #6
 800324a:	d010      	beq.n	800326e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 0201 	orr.w	r2, r2, #1
 800325a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800325c:	e007      	b.n	800326e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0201 	orr.w	r2, r2, #1
 800326c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40010000 	.word	0x40010000
 800327c:	40000400 	.word	0x40000400
 8003280:	40000800 	.word	0x40000800
 8003284:	40000c00 	.word	0x40000c00
 8003288:	40014000 	.word	0x40014000

0800328c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d101      	bne.n	80032a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e097      	b.n	80033d0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d106      	bne.n	80032ba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7fe fb57 	bl	8001968 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2202      	movs	r2, #2
 80032be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	6812      	ldr	r2, [r2, #0]
 80032cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032d0:	f023 0307 	bic.w	r3, r3, #7
 80032d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	3304      	adds	r3, #4
 80032de:	4619      	mov	r1, r3
 80032e0:	4610      	mov	r0, r2
 80032e2:	f000 fbb9 	bl	8003a58 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	4313      	orrs	r3, r2
 8003306:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800330e:	f023 0303 	bic.w	r3, r3, #3
 8003312:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	021b      	lsls	r3, r3, #8
 800331e:	4313      	orrs	r3, r2
 8003320:	693a      	ldr	r2, [r7, #16]
 8003322:	4313      	orrs	r3, r2
 8003324:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800332c:	f023 030c 	bic.w	r3, r3, #12
 8003330:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003338:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800333c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	69db      	ldr	r3, [r3, #28]
 8003346:	021b      	lsls	r3, r3, #8
 8003348:	4313      	orrs	r3, r2
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	4313      	orrs	r3, r2
 800334e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	691b      	ldr	r3, [r3, #16]
 8003354:	011a      	lsls	r2, r3, #4
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	031b      	lsls	r3, r3, #12
 800335c:	4313      	orrs	r3, r2
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	4313      	orrs	r3, r2
 8003362:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800336a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003372:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	4313      	orrs	r3, r2
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4313      	orrs	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	697a      	ldr	r2, [r7, #20]
 800338c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3718      	adds	r7, #24
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033e8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80033f0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80033f8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003400:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d110      	bne.n	800342a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d102      	bne.n	8003414 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800340e:	7b7b      	ldrb	r3, [r7, #13]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d001      	beq.n	8003418 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e069      	b.n	80034ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2202      	movs	r2, #2
 800341c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003428:	e031      	b.n	800348e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b04      	cmp	r3, #4
 800342e:	d110      	bne.n	8003452 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003430:	7bbb      	ldrb	r3, [r7, #14]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d102      	bne.n	800343c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003436:	7b3b      	ldrb	r3, [r7, #12]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d001      	beq.n	8003440 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e055      	b.n	80034ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2202      	movs	r2, #2
 800344c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003450:	e01d      	b.n	800348e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003452:	7bfb      	ldrb	r3, [r7, #15]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d108      	bne.n	800346a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003458:	7bbb      	ldrb	r3, [r7, #14]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d105      	bne.n	800346a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800345e:	7b7b      	ldrb	r3, [r7, #13]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d102      	bne.n	800346a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003464:	7b3b      	ldrb	r3, [r7, #12]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d001      	beq.n	800346e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e03e      	b.n	80034ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2202      	movs	r2, #2
 8003472:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2202      	movs	r2, #2
 800347a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2202      	movs	r2, #2
 8003482:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2202      	movs	r2, #2
 800348a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d003      	beq.n	800349c <HAL_TIM_Encoder_Start+0xc4>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b04      	cmp	r3, #4
 8003498:	d008      	beq.n	80034ac <HAL_TIM_Encoder_Start+0xd4>
 800349a:	e00f      	b.n	80034bc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2201      	movs	r2, #1
 80034a2:	2100      	movs	r1, #0
 80034a4:	4618      	mov	r0, r3
 80034a6:	f000 fd7d 	bl	8003fa4 <TIM_CCxChannelCmd>
      break;
 80034aa:	e016      	b.n	80034da <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2201      	movs	r2, #1
 80034b2:	2104      	movs	r1, #4
 80034b4:	4618      	mov	r0, r3
 80034b6:	f000 fd75 	bl	8003fa4 <TIM_CCxChannelCmd>
      break;
 80034ba:	e00e      	b.n	80034da <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2201      	movs	r2, #1
 80034c2:	2100      	movs	r1, #0
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 fd6d 	bl	8003fa4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2201      	movs	r2, #1
 80034d0:	2104      	movs	r1, #4
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 fd66 	bl	8003fa4 <TIM_CCxChannelCmd>
      break;
 80034d8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f042 0201 	orr.w	r2, r2, #1
 80034e8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b02      	cmp	r3, #2
 8003508:	d122      	bne.n	8003550 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b02      	cmp	r3, #2
 8003516:	d11b      	bne.n	8003550 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0202 	mvn.w	r2, #2
 8003520:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	f003 0303 	and.w	r3, r3, #3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 fa70 	bl	8003a1c <HAL_TIM_IC_CaptureCallback>
 800353c:	e005      	b.n	800354a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 fa62 	bl	8003a08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f000 fa73 	bl	8003a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	f003 0304 	and.w	r3, r3, #4
 800355a:	2b04      	cmp	r3, #4
 800355c:	d122      	bne.n	80035a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	2b04      	cmp	r3, #4
 800356a:	d11b      	bne.n	80035a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f06f 0204 	mvn.w	r2, #4
 8003574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2202      	movs	r2, #2
 800357a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 fa46 	bl	8003a1c <HAL_TIM_IC_CaptureCallback>
 8003590:	e005      	b.n	800359e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 fa38 	bl	8003a08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 fa49 	bl	8003a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f003 0308 	and.w	r3, r3, #8
 80035ae:	2b08      	cmp	r3, #8
 80035b0:	d122      	bne.n	80035f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	f003 0308 	and.w	r3, r3, #8
 80035bc:	2b08      	cmp	r3, #8
 80035be:	d11b      	bne.n	80035f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f06f 0208 	mvn.w	r2, #8
 80035c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2204      	movs	r2, #4
 80035ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	f003 0303 	and.w	r3, r3, #3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d003      	beq.n	80035e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 fa1c 	bl	8003a1c <HAL_TIM_IC_CaptureCallback>
 80035e4:	e005      	b.n	80035f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 fa0e 	bl	8003a08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f000 fa1f 	bl	8003a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	f003 0310 	and.w	r3, r3, #16
 8003602:	2b10      	cmp	r3, #16
 8003604:	d122      	bne.n	800364c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f003 0310 	and.w	r3, r3, #16
 8003610:	2b10      	cmp	r3, #16
 8003612:	d11b      	bne.n	800364c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f06f 0210 	mvn.w	r2, #16
 800361c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2208      	movs	r2, #8
 8003622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	69db      	ldr	r3, [r3, #28]
 800362a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800362e:	2b00      	cmp	r3, #0
 8003630:	d003      	beq.n	800363a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 f9f2 	bl	8003a1c <HAL_TIM_IC_CaptureCallback>
 8003638:	e005      	b.n	8003646 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 f9e4 	bl	8003a08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 f9f5 	bl	8003a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b01      	cmp	r3, #1
 8003658:	d10e      	bne.n	8003678 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b01      	cmp	r3, #1
 8003666:	d107      	bne.n	8003678 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f06f 0201 	mvn.w	r2, #1
 8003670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f7fe f8cc 	bl	8001810 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003682:	2b80      	cmp	r3, #128	; 0x80
 8003684:	d10e      	bne.n	80036a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003690:	2b80      	cmp	r3, #128	; 0x80
 8003692:	d107      	bne.n	80036a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800369c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 fd1e 	bl	80040e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ae:	2b40      	cmp	r3, #64	; 0x40
 80036b0:	d10e      	bne.n	80036d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036bc:	2b40      	cmp	r3, #64	; 0x40
 80036be:	d107      	bne.n	80036d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 f9ba 	bl	8003a44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	f003 0320 	and.w	r3, r3, #32
 80036da:	2b20      	cmp	r3, #32
 80036dc:	d10e      	bne.n	80036fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	f003 0320 	and.w	r3, r3, #32
 80036e8:	2b20      	cmp	r3, #32
 80036ea:	d107      	bne.n	80036fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f06f 0220 	mvn.w	r2, #32
 80036f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 fce8 	bl	80040cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036fc:	bf00      	nop
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003716:	2b01      	cmp	r3, #1
 8003718:	d101      	bne.n	800371e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800371a:	2302      	movs	r3, #2
 800371c:	e0ac      	b.n	8003878 <HAL_TIM_PWM_ConfigChannel+0x174>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2201      	movs	r2, #1
 8003722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b0c      	cmp	r3, #12
 800372a:	f200 809f 	bhi.w	800386c <HAL_TIM_PWM_ConfigChannel+0x168>
 800372e:	a201      	add	r2, pc, #4	; (adr r2, 8003734 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003734:	08003769 	.word	0x08003769
 8003738:	0800386d 	.word	0x0800386d
 800373c:	0800386d 	.word	0x0800386d
 8003740:	0800386d 	.word	0x0800386d
 8003744:	080037a9 	.word	0x080037a9
 8003748:	0800386d 	.word	0x0800386d
 800374c:	0800386d 	.word	0x0800386d
 8003750:	0800386d 	.word	0x0800386d
 8003754:	080037eb 	.word	0x080037eb
 8003758:	0800386d 	.word	0x0800386d
 800375c:	0800386d 	.word	0x0800386d
 8003760:	0800386d 	.word	0x0800386d
 8003764:	0800382b 	.word	0x0800382b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68b9      	ldr	r1, [r7, #8]
 800376e:	4618      	mov	r0, r3
 8003770:	f000 f9f2 	bl	8003b58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699a      	ldr	r2, [r3, #24]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f042 0208 	orr.w	r2, r2, #8
 8003782:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	699a      	ldr	r2, [r3, #24]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 0204 	bic.w	r2, r2, #4
 8003792:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6999      	ldr	r1, [r3, #24]
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	691a      	ldr	r2, [r3, #16]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	619a      	str	r2, [r3, #24]
      break;
 80037a6:	e062      	b.n	800386e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68b9      	ldr	r1, [r7, #8]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 fa38 	bl	8003c24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	699a      	ldr	r2, [r3, #24]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	699a      	ldr	r2, [r3, #24]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6999      	ldr	r1, [r3, #24]
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	021a      	lsls	r2, r3, #8
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	430a      	orrs	r2, r1
 80037e6:	619a      	str	r2, [r3, #24]
      break;
 80037e8:	e041      	b.n	800386e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68b9      	ldr	r1, [r7, #8]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 fa83 	bl	8003cfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	69da      	ldr	r2, [r3, #28]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f042 0208 	orr.w	r2, r2, #8
 8003804:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	69da      	ldr	r2, [r3, #28]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0204 	bic.w	r2, r2, #4
 8003814:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	69d9      	ldr	r1, [r3, #28]
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	691a      	ldr	r2, [r3, #16]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	61da      	str	r2, [r3, #28]
      break;
 8003828:	e021      	b.n	800386e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68b9      	ldr	r1, [r7, #8]
 8003830:	4618      	mov	r0, r3
 8003832:	f000 facd 	bl	8003dd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	69da      	ldr	r2, [r3, #28]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	69da      	ldr	r2, [r3, #28]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	69d9      	ldr	r1, [r3, #28]
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	021a      	lsls	r2, r3, #8
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	61da      	str	r2, [r3, #28]
      break;
 800386a:	e000      	b.n	800386e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800386c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3710      	adds	r7, #16
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003890:	2b01      	cmp	r3, #1
 8003892:	d101      	bne.n	8003898 <HAL_TIM_ConfigClockSource+0x18>
 8003894:	2302      	movs	r3, #2
 8003896:	e0b3      	b.n	8003a00 <HAL_TIM_ConfigClockSource+0x180>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2202      	movs	r2, #2
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80038b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038d0:	d03e      	beq.n	8003950 <HAL_TIM_ConfigClockSource+0xd0>
 80038d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038d6:	f200 8087 	bhi.w	80039e8 <HAL_TIM_ConfigClockSource+0x168>
 80038da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038de:	f000 8085 	beq.w	80039ec <HAL_TIM_ConfigClockSource+0x16c>
 80038e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038e6:	d87f      	bhi.n	80039e8 <HAL_TIM_ConfigClockSource+0x168>
 80038e8:	2b70      	cmp	r3, #112	; 0x70
 80038ea:	d01a      	beq.n	8003922 <HAL_TIM_ConfigClockSource+0xa2>
 80038ec:	2b70      	cmp	r3, #112	; 0x70
 80038ee:	d87b      	bhi.n	80039e8 <HAL_TIM_ConfigClockSource+0x168>
 80038f0:	2b60      	cmp	r3, #96	; 0x60
 80038f2:	d050      	beq.n	8003996 <HAL_TIM_ConfigClockSource+0x116>
 80038f4:	2b60      	cmp	r3, #96	; 0x60
 80038f6:	d877      	bhi.n	80039e8 <HAL_TIM_ConfigClockSource+0x168>
 80038f8:	2b50      	cmp	r3, #80	; 0x50
 80038fa:	d03c      	beq.n	8003976 <HAL_TIM_ConfigClockSource+0xf6>
 80038fc:	2b50      	cmp	r3, #80	; 0x50
 80038fe:	d873      	bhi.n	80039e8 <HAL_TIM_ConfigClockSource+0x168>
 8003900:	2b40      	cmp	r3, #64	; 0x40
 8003902:	d058      	beq.n	80039b6 <HAL_TIM_ConfigClockSource+0x136>
 8003904:	2b40      	cmp	r3, #64	; 0x40
 8003906:	d86f      	bhi.n	80039e8 <HAL_TIM_ConfigClockSource+0x168>
 8003908:	2b30      	cmp	r3, #48	; 0x30
 800390a:	d064      	beq.n	80039d6 <HAL_TIM_ConfigClockSource+0x156>
 800390c:	2b30      	cmp	r3, #48	; 0x30
 800390e:	d86b      	bhi.n	80039e8 <HAL_TIM_ConfigClockSource+0x168>
 8003910:	2b20      	cmp	r3, #32
 8003912:	d060      	beq.n	80039d6 <HAL_TIM_ConfigClockSource+0x156>
 8003914:	2b20      	cmp	r3, #32
 8003916:	d867      	bhi.n	80039e8 <HAL_TIM_ConfigClockSource+0x168>
 8003918:	2b00      	cmp	r3, #0
 800391a:	d05c      	beq.n	80039d6 <HAL_TIM_ConfigClockSource+0x156>
 800391c:	2b10      	cmp	r3, #16
 800391e:	d05a      	beq.n	80039d6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003920:	e062      	b.n	80039e8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	6899      	ldr	r1, [r3, #8]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f000 fb17 	bl	8003f64 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003944:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	609a      	str	r2, [r3, #8]
      break;
 800394e:	e04e      	b.n	80039ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6818      	ldr	r0, [r3, #0]
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	6899      	ldr	r1, [r3, #8]
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	f000 fb00 	bl	8003f64 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003972:	609a      	str	r2, [r3, #8]
      break;
 8003974:	e03b      	b.n	80039ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6818      	ldr	r0, [r3, #0]
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	6859      	ldr	r1, [r3, #4]
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	461a      	mov	r2, r3
 8003984:	f000 fa74 	bl	8003e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2150      	movs	r1, #80	; 0x50
 800398e:	4618      	mov	r0, r3
 8003990:	f000 facd 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003994:	e02b      	b.n	80039ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6818      	ldr	r0, [r3, #0]
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	6859      	ldr	r1, [r3, #4]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	461a      	mov	r2, r3
 80039a4:	f000 fa93 	bl	8003ece <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2160      	movs	r1, #96	; 0x60
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 fabd 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 80039b4:	e01b      	b.n	80039ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6818      	ldr	r0, [r3, #0]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	6859      	ldr	r1, [r3, #4]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	461a      	mov	r2, r3
 80039c4:	f000 fa54 	bl	8003e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2140      	movs	r1, #64	; 0x40
 80039ce:	4618      	mov	r0, r3
 80039d0:	f000 faad 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 80039d4:	e00b      	b.n	80039ee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4619      	mov	r1, r3
 80039e0:	4610      	mov	r0, r2
 80039e2:	f000 faa4 	bl	8003f2e <TIM_ITRx_SetConfig>
        break;
 80039e6:	e002      	b.n	80039ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80039e8:	bf00      	nop
 80039ea:	e000      	b.n	80039ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80039ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a10:	bf00      	nop
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr

08003a30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a34      	ldr	r2, [pc, #208]	; (8003b3c <TIM_Base_SetConfig+0xe4>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d00f      	beq.n	8003a90 <TIM_Base_SetConfig+0x38>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a76:	d00b      	beq.n	8003a90 <TIM_Base_SetConfig+0x38>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a31      	ldr	r2, [pc, #196]	; (8003b40 <TIM_Base_SetConfig+0xe8>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d007      	beq.n	8003a90 <TIM_Base_SetConfig+0x38>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a30      	ldr	r2, [pc, #192]	; (8003b44 <TIM_Base_SetConfig+0xec>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d003      	beq.n	8003a90 <TIM_Base_SetConfig+0x38>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a2f      	ldr	r2, [pc, #188]	; (8003b48 <TIM_Base_SetConfig+0xf0>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d108      	bne.n	8003aa2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a25      	ldr	r2, [pc, #148]	; (8003b3c <TIM_Base_SetConfig+0xe4>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d01b      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ab0:	d017      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a22      	ldr	r2, [pc, #136]	; (8003b40 <TIM_Base_SetConfig+0xe8>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d013      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a21      	ldr	r2, [pc, #132]	; (8003b44 <TIM_Base_SetConfig+0xec>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d00f      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a20      	ldr	r2, [pc, #128]	; (8003b48 <TIM_Base_SetConfig+0xf0>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d00b      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a1f      	ldr	r2, [pc, #124]	; (8003b4c <TIM_Base_SetConfig+0xf4>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d007      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a1e      	ldr	r2, [pc, #120]	; (8003b50 <TIM_Base_SetConfig+0xf8>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d003      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a1d      	ldr	r2, [pc, #116]	; (8003b54 <TIM_Base_SetConfig+0xfc>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d108      	bne.n	8003af4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ae8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4a08      	ldr	r2, [pc, #32]	; (8003b3c <TIM_Base_SetConfig+0xe4>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d103      	bne.n	8003b28 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	691a      	ldr	r2, [r3, #16]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	615a      	str	r2, [r3, #20]
}
 8003b2e:	bf00      	nop
 8003b30:	3714      	adds	r7, #20
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40010000 	.word	0x40010000
 8003b40:	40000400 	.word	0x40000400
 8003b44:	40000800 	.word	0x40000800
 8003b48:	40000c00 	.word	0x40000c00
 8003b4c:	40014000 	.word	0x40014000
 8003b50:	40014400 	.word	0x40014400
 8003b54:	40014800 	.word	0x40014800

08003b58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b087      	sub	sp, #28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	f023 0201 	bic.w	r2, r3, #1
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f023 0303 	bic.w	r3, r3, #3
 8003b8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f023 0302 	bic.w	r3, r3, #2
 8003ba0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a1c      	ldr	r2, [pc, #112]	; (8003c20 <TIM_OC1_SetConfig+0xc8>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d10c      	bne.n	8003bce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	f023 0308 	bic.w	r3, r3, #8
 8003bba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	697a      	ldr	r2, [r7, #20]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f023 0304 	bic.w	r3, r3, #4
 8003bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a13      	ldr	r2, [pc, #76]	; (8003c20 <TIM_OC1_SetConfig+0xc8>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d111      	bne.n	8003bfa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	621a      	str	r2, [r3, #32]
}
 8003c14:	bf00      	nop
 8003c16:	371c      	adds	r7, #28
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr
 8003c20:	40010000 	.word	0x40010000

08003c24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b087      	sub	sp, #28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	f023 0210 	bic.w	r2, r3, #16
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	021b      	lsls	r3, r3, #8
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	f023 0320 	bic.w	r3, r3, #32
 8003c6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a1e      	ldr	r2, [pc, #120]	; (8003cf8 <TIM_OC2_SetConfig+0xd4>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d10d      	bne.n	8003ca0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c9e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a15      	ldr	r2, [pc, #84]	; (8003cf8 <TIM_OC2_SetConfig+0xd4>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d113      	bne.n	8003cd0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	621a      	str	r2, [r3, #32]
}
 8003cea:	bf00      	nop
 8003cec:	371c      	adds	r7, #28
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	40010000 	.word	0x40010000

08003cfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b087      	sub	sp, #28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f023 0303 	bic.w	r3, r3, #3
 8003d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68fa      	ldr	r2, [r7, #12]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	021b      	lsls	r3, r3, #8
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a1d      	ldr	r2, [pc, #116]	; (8003dcc <TIM_OC3_SetConfig+0xd0>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d10d      	bne.n	8003d76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	021b      	lsls	r3, r3, #8
 8003d68:	697a      	ldr	r2, [r7, #20]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a14      	ldr	r2, [pc, #80]	; (8003dcc <TIM_OC3_SetConfig+0xd0>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d113      	bne.n	8003da6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	011b      	lsls	r3, r3, #4
 8003d94:	693a      	ldr	r2, [r7, #16]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	621a      	str	r2, [r3, #32]
}
 8003dc0:	bf00      	nop
 8003dc2:	371c      	adds	r7, #28
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr
 8003dcc:	40010000 	.word	0x40010000

08003dd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b087      	sub	sp, #28
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	69db      	ldr	r3, [r3, #28]
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	021b      	lsls	r3, r3, #8
 8003e0e:	68fa      	ldr	r2, [r7, #12]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	031b      	lsls	r3, r3, #12
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a10      	ldr	r2, [pc, #64]	; (8003e6c <TIM_OC4_SetConfig+0x9c>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d109      	bne.n	8003e44 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	019b      	lsls	r3, r3, #6
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	621a      	str	r2, [r3, #32]
}
 8003e5e:	bf00      	nop
 8003e60:	371c      	adds	r7, #28
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	40010000 	.word	0x40010000

08003e70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	f023 0201 	bic.w	r2, r3, #1
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	011b      	lsls	r3, r3, #4
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f023 030a 	bic.w	r3, r3, #10
 8003eac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	621a      	str	r2, [r3, #32]
}
 8003ec2:	bf00      	nop
 8003ec4:	371c      	adds	r7, #28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b087      	sub	sp, #28
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	f023 0210 	bic.w	r2, r3, #16
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ef8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	031b      	lsls	r3, r3, #12
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	621a      	str	r2, [r3, #32]
}
 8003f22:	bf00      	nop
 8003f24:	371c      	adds	r7, #28
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b085      	sub	sp, #20
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
 8003f36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	f043 0307 	orr.w	r3, r3, #7
 8003f50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	68fa      	ldr	r2, [r7, #12]
 8003f56:	609a      	str	r2, [r3, #8]
}
 8003f58:	bf00      	nop
 8003f5a:	3714      	adds	r7, #20
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b087      	sub	sp, #28
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	021a      	lsls	r2, r3, #8
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	431a      	orrs	r2, r3
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	609a      	str	r2, [r3, #8]
}
 8003f98:	bf00      	nop
 8003f9a:	371c      	adds	r7, #28
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b087      	sub	sp, #28
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	60b9      	str	r1, [r7, #8]
 8003fae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	f003 031f 	and.w	r3, r3, #31
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6a1a      	ldr	r2, [r3, #32]
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	43db      	mvns	r3, r3
 8003fc6:	401a      	ands	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a1a      	ldr	r2, [r3, #32]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f003 031f 	and.w	r3, r3, #31
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	621a      	str	r2, [r3, #32]
}
 8003fe2:	bf00      	nop
 8003fe4:	371c      	adds	r7, #28
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
	...

08003ff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004000:	2b01      	cmp	r3, #1
 8004002:	d101      	bne.n	8004008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004004:	2302      	movs	r3, #2
 8004006:	e050      	b.n	80040aa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2202      	movs	r2, #2
 8004014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800402e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68fa      	ldr	r2, [r7, #12]
 8004036:	4313      	orrs	r3, r2
 8004038:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a1c      	ldr	r2, [pc, #112]	; (80040b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d018      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004054:	d013      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a18      	ldr	r2, [pc, #96]	; (80040bc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d00e      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a16      	ldr	r2, [pc, #88]	; (80040c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d009      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a15      	ldr	r2, [pc, #84]	; (80040c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d004      	beq.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a13      	ldr	r2, [pc, #76]	; (80040c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d10c      	bne.n	8004098 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004084:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	4313      	orrs	r3, r2
 800408e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3714      	adds	r7, #20
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	40010000 	.word	0x40010000
 80040bc:	40000400 	.word	0x40000400
 80040c0:	40000800 	.word	0x40000800
 80040c4:	40000c00 	.word	0x40000c00
 80040c8:	40014000 	.word	0x40014000

080040cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e03f      	b.n	8004186 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d106      	bne.n	8004120 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7fd fce2 	bl	8001ae4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2224      	movs	r2, #36	; 0x24
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004136:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f829 	bl	8004190 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	691a      	ldr	r2, [r3, #16]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800414c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	695a      	ldr	r2, [r3, #20]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800415c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68da      	ldr	r2, [r3, #12]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800416c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2220      	movs	r2, #32
 8004180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004194:	b09f      	sub	sp, #124	; 0x7c
 8004196:	af00      	add	r7, sp, #0
 8004198:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800419a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80041a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041a6:	68d9      	ldr	r1, [r3, #12]
 80041a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	ea40 0301 	orr.w	r3, r0, r1
 80041b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80041b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041b4:	689a      	ldr	r2, [r3, #8]
 80041b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	431a      	orrs	r2, r3
 80041bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	431a      	orrs	r2, r3
 80041c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041c4:	69db      	ldr	r3, [r3, #28]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80041ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80041d4:	f021 010c 	bic.w	r1, r1, #12
 80041d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041de:	430b      	orrs	r3, r1
 80041e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	695b      	ldr	r3, [r3, #20]
 80041e8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80041ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041ee:	6999      	ldr	r1, [r3, #24]
 80041f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	ea40 0301 	orr.w	r3, r0, r1
 80041f8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	4bc5      	ldr	r3, [pc, #788]	; (8004514 <UART_SetConfig+0x384>)
 8004200:	429a      	cmp	r2, r3
 8004202:	d004      	beq.n	800420e <UART_SetConfig+0x7e>
 8004204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	4bc3      	ldr	r3, [pc, #780]	; (8004518 <UART_SetConfig+0x388>)
 800420a:	429a      	cmp	r2, r3
 800420c:	d103      	bne.n	8004216 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800420e:	f7fe fe13 	bl	8002e38 <HAL_RCC_GetPCLK2Freq>
 8004212:	6778      	str	r0, [r7, #116]	; 0x74
 8004214:	e002      	b.n	800421c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004216:	f7fe fdfb 	bl	8002e10 <HAL_RCC_GetPCLK1Freq>
 800421a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800421c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004224:	f040 80b6 	bne.w	8004394 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004228:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800422a:	461c      	mov	r4, r3
 800422c:	f04f 0500 	mov.w	r5, #0
 8004230:	4622      	mov	r2, r4
 8004232:	462b      	mov	r3, r5
 8004234:	1891      	adds	r1, r2, r2
 8004236:	6439      	str	r1, [r7, #64]	; 0x40
 8004238:	415b      	adcs	r3, r3
 800423a:	647b      	str	r3, [r7, #68]	; 0x44
 800423c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004240:	1912      	adds	r2, r2, r4
 8004242:	eb45 0303 	adc.w	r3, r5, r3
 8004246:	f04f 0000 	mov.w	r0, #0
 800424a:	f04f 0100 	mov.w	r1, #0
 800424e:	00d9      	lsls	r1, r3, #3
 8004250:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004254:	00d0      	lsls	r0, r2, #3
 8004256:	4602      	mov	r2, r0
 8004258:	460b      	mov	r3, r1
 800425a:	1911      	adds	r1, r2, r4
 800425c:	6639      	str	r1, [r7, #96]	; 0x60
 800425e:	416b      	adcs	r3, r5
 8004260:	667b      	str	r3, [r7, #100]	; 0x64
 8004262:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	461a      	mov	r2, r3
 8004268:	f04f 0300 	mov.w	r3, #0
 800426c:	1891      	adds	r1, r2, r2
 800426e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004270:	415b      	adcs	r3, r3
 8004272:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004274:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004278:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800427c:	f7fc f8ba 	bl	80003f4 <__aeabi_uldivmod>
 8004280:	4602      	mov	r2, r0
 8004282:	460b      	mov	r3, r1
 8004284:	4ba5      	ldr	r3, [pc, #660]	; (800451c <UART_SetConfig+0x38c>)
 8004286:	fba3 2302 	umull	r2, r3, r3, r2
 800428a:	095b      	lsrs	r3, r3, #5
 800428c:	011e      	lsls	r6, r3, #4
 800428e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004290:	461c      	mov	r4, r3
 8004292:	f04f 0500 	mov.w	r5, #0
 8004296:	4622      	mov	r2, r4
 8004298:	462b      	mov	r3, r5
 800429a:	1891      	adds	r1, r2, r2
 800429c:	6339      	str	r1, [r7, #48]	; 0x30
 800429e:	415b      	adcs	r3, r3
 80042a0:	637b      	str	r3, [r7, #52]	; 0x34
 80042a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80042a6:	1912      	adds	r2, r2, r4
 80042a8:	eb45 0303 	adc.w	r3, r5, r3
 80042ac:	f04f 0000 	mov.w	r0, #0
 80042b0:	f04f 0100 	mov.w	r1, #0
 80042b4:	00d9      	lsls	r1, r3, #3
 80042b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042ba:	00d0      	lsls	r0, r2, #3
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	1911      	adds	r1, r2, r4
 80042c2:	65b9      	str	r1, [r7, #88]	; 0x58
 80042c4:	416b      	adcs	r3, r5
 80042c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	461a      	mov	r2, r3
 80042ce:	f04f 0300 	mov.w	r3, #0
 80042d2:	1891      	adds	r1, r2, r2
 80042d4:	62b9      	str	r1, [r7, #40]	; 0x28
 80042d6:	415b      	adcs	r3, r3
 80042d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80042de:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80042e2:	f7fc f887 	bl	80003f4 <__aeabi_uldivmod>
 80042e6:	4602      	mov	r2, r0
 80042e8:	460b      	mov	r3, r1
 80042ea:	4b8c      	ldr	r3, [pc, #560]	; (800451c <UART_SetConfig+0x38c>)
 80042ec:	fba3 1302 	umull	r1, r3, r3, r2
 80042f0:	095b      	lsrs	r3, r3, #5
 80042f2:	2164      	movs	r1, #100	; 0x64
 80042f4:	fb01 f303 	mul.w	r3, r1, r3
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	00db      	lsls	r3, r3, #3
 80042fc:	3332      	adds	r3, #50	; 0x32
 80042fe:	4a87      	ldr	r2, [pc, #540]	; (800451c <UART_SetConfig+0x38c>)
 8004300:	fba2 2303 	umull	r2, r3, r2, r3
 8004304:	095b      	lsrs	r3, r3, #5
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800430c:	441e      	add	r6, r3
 800430e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004310:	4618      	mov	r0, r3
 8004312:	f04f 0100 	mov.w	r1, #0
 8004316:	4602      	mov	r2, r0
 8004318:	460b      	mov	r3, r1
 800431a:	1894      	adds	r4, r2, r2
 800431c:	623c      	str	r4, [r7, #32]
 800431e:	415b      	adcs	r3, r3
 8004320:	627b      	str	r3, [r7, #36]	; 0x24
 8004322:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004326:	1812      	adds	r2, r2, r0
 8004328:	eb41 0303 	adc.w	r3, r1, r3
 800432c:	f04f 0400 	mov.w	r4, #0
 8004330:	f04f 0500 	mov.w	r5, #0
 8004334:	00dd      	lsls	r5, r3, #3
 8004336:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800433a:	00d4      	lsls	r4, r2, #3
 800433c:	4622      	mov	r2, r4
 800433e:	462b      	mov	r3, r5
 8004340:	1814      	adds	r4, r2, r0
 8004342:	653c      	str	r4, [r7, #80]	; 0x50
 8004344:	414b      	adcs	r3, r1
 8004346:	657b      	str	r3, [r7, #84]	; 0x54
 8004348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	461a      	mov	r2, r3
 800434e:	f04f 0300 	mov.w	r3, #0
 8004352:	1891      	adds	r1, r2, r2
 8004354:	61b9      	str	r1, [r7, #24]
 8004356:	415b      	adcs	r3, r3
 8004358:	61fb      	str	r3, [r7, #28]
 800435a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800435e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004362:	f7fc f847 	bl	80003f4 <__aeabi_uldivmod>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	4b6c      	ldr	r3, [pc, #432]	; (800451c <UART_SetConfig+0x38c>)
 800436c:	fba3 1302 	umull	r1, r3, r3, r2
 8004370:	095b      	lsrs	r3, r3, #5
 8004372:	2164      	movs	r1, #100	; 0x64
 8004374:	fb01 f303 	mul.w	r3, r1, r3
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	3332      	adds	r3, #50	; 0x32
 800437e:	4a67      	ldr	r2, [pc, #412]	; (800451c <UART_SetConfig+0x38c>)
 8004380:	fba2 2303 	umull	r2, r3, r2, r3
 8004384:	095b      	lsrs	r3, r3, #5
 8004386:	f003 0207 	and.w	r2, r3, #7
 800438a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4432      	add	r2, r6
 8004390:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004392:	e0b9      	b.n	8004508 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004394:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004396:	461c      	mov	r4, r3
 8004398:	f04f 0500 	mov.w	r5, #0
 800439c:	4622      	mov	r2, r4
 800439e:	462b      	mov	r3, r5
 80043a0:	1891      	adds	r1, r2, r2
 80043a2:	6139      	str	r1, [r7, #16]
 80043a4:	415b      	adcs	r3, r3
 80043a6:	617b      	str	r3, [r7, #20]
 80043a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80043ac:	1912      	adds	r2, r2, r4
 80043ae:	eb45 0303 	adc.w	r3, r5, r3
 80043b2:	f04f 0000 	mov.w	r0, #0
 80043b6:	f04f 0100 	mov.w	r1, #0
 80043ba:	00d9      	lsls	r1, r3, #3
 80043bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043c0:	00d0      	lsls	r0, r2, #3
 80043c2:	4602      	mov	r2, r0
 80043c4:	460b      	mov	r3, r1
 80043c6:	eb12 0804 	adds.w	r8, r2, r4
 80043ca:	eb43 0905 	adc.w	r9, r3, r5
 80043ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f04f 0100 	mov.w	r1, #0
 80043d8:	f04f 0200 	mov.w	r2, #0
 80043dc:	f04f 0300 	mov.w	r3, #0
 80043e0:	008b      	lsls	r3, r1, #2
 80043e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80043e6:	0082      	lsls	r2, r0, #2
 80043e8:	4640      	mov	r0, r8
 80043ea:	4649      	mov	r1, r9
 80043ec:	f7fc f802 	bl	80003f4 <__aeabi_uldivmod>
 80043f0:	4602      	mov	r2, r0
 80043f2:	460b      	mov	r3, r1
 80043f4:	4b49      	ldr	r3, [pc, #292]	; (800451c <UART_SetConfig+0x38c>)
 80043f6:	fba3 2302 	umull	r2, r3, r3, r2
 80043fa:	095b      	lsrs	r3, r3, #5
 80043fc:	011e      	lsls	r6, r3, #4
 80043fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004400:	4618      	mov	r0, r3
 8004402:	f04f 0100 	mov.w	r1, #0
 8004406:	4602      	mov	r2, r0
 8004408:	460b      	mov	r3, r1
 800440a:	1894      	adds	r4, r2, r2
 800440c:	60bc      	str	r4, [r7, #8]
 800440e:	415b      	adcs	r3, r3
 8004410:	60fb      	str	r3, [r7, #12]
 8004412:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004416:	1812      	adds	r2, r2, r0
 8004418:	eb41 0303 	adc.w	r3, r1, r3
 800441c:	f04f 0400 	mov.w	r4, #0
 8004420:	f04f 0500 	mov.w	r5, #0
 8004424:	00dd      	lsls	r5, r3, #3
 8004426:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800442a:	00d4      	lsls	r4, r2, #3
 800442c:	4622      	mov	r2, r4
 800442e:	462b      	mov	r3, r5
 8004430:	1814      	adds	r4, r2, r0
 8004432:	64bc      	str	r4, [r7, #72]	; 0x48
 8004434:	414b      	adcs	r3, r1
 8004436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	4618      	mov	r0, r3
 800443e:	f04f 0100 	mov.w	r1, #0
 8004442:	f04f 0200 	mov.w	r2, #0
 8004446:	f04f 0300 	mov.w	r3, #0
 800444a:	008b      	lsls	r3, r1, #2
 800444c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004450:	0082      	lsls	r2, r0, #2
 8004452:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004456:	f7fb ffcd 	bl	80003f4 <__aeabi_uldivmod>
 800445a:	4602      	mov	r2, r0
 800445c:	460b      	mov	r3, r1
 800445e:	4b2f      	ldr	r3, [pc, #188]	; (800451c <UART_SetConfig+0x38c>)
 8004460:	fba3 1302 	umull	r1, r3, r3, r2
 8004464:	095b      	lsrs	r3, r3, #5
 8004466:	2164      	movs	r1, #100	; 0x64
 8004468:	fb01 f303 	mul.w	r3, r1, r3
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	3332      	adds	r3, #50	; 0x32
 8004472:	4a2a      	ldr	r2, [pc, #168]	; (800451c <UART_SetConfig+0x38c>)
 8004474:	fba2 2303 	umull	r2, r3, r2, r3
 8004478:	095b      	lsrs	r3, r3, #5
 800447a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800447e:	441e      	add	r6, r3
 8004480:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004482:	4618      	mov	r0, r3
 8004484:	f04f 0100 	mov.w	r1, #0
 8004488:	4602      	mov	r2, r0
 800448a:	460b      	mov	r3, r1
 800448c:	1894      	adds	r4, r2, r2
 800448e:	603c      	str	r4, [r7, #0]
 8004490:	415b      	adcs	r3, r3
 8004492:	607b      	str	r3, [r7, #4]
 8004494:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004498:	1812      	adds	r2, r2, r0
 800449a:	eb41 0303 	adc.w	r3, r1, r3
 800449e:	f04f 0400 	mov.w	r4, #0
 80044a2:	f04f 0500 	mov.w	r5, #0
 80044a6:	00dd      	lsls	r5, r3, #3
 80044a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80044ac:	00d4      	lsls	r4, r2, #3
 80044ae:	4622      	mov	r2, r4
 80044b0:	462b      	mov	r3, r5
 80044b2:	eb12 0a00 	adds.w	sl, r2, r0
 80044b6:	eb43 0b01 	adc.w	fp, r3, r1
 80044ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	4618      	mov	r0, r3
 80044c0:	f04f 0100 	mov.w	r1, #0
 80044c4:	f04f 0200 	mov.w	r2, #0
 80044c8:	f04f 0300 	mov.w	r3, #0
 80044cc:	008b      	lsls	r3, r1, #2
 80044ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80044d2:	0082      	lsls	r2, r0, #2
 80044d4:	4650      	mov	r0, sl
 80044d6:	4659      	mov	r1, fp
 80044d8:	f7fb ff8c 	bl	80003f4 <__aeabi_uldivmod>
 80044dc:	4602      	mov	r2, r0
 80044de:	460b      	mov	r3, r1
 80044e0:	4b0e      	ldr	r3, [pc, #56]	; (800451c <UART_SetConfig+0x38c>)
 80044e2:	fba3 1302 	umull	r1, r3, r3, r2
 80044e6:	095b      	lsrs	r3, r3, #5
 80044e8:	2164      	movs	r1, #100	; 0x64
 80044ea:	fb01 f303 	mul.w	r3, r1, r3
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	011b      	lsls	r3, r3, #4
 80044f2:	3332      	adds	r3, #50	; 0x32
 80044f4:	4a09      	ldr	r2, [pc, #36]	; (800451c <UART_SetConfig+0x38c>)
 80044f6:	fba2 2303 	umull	r2, r3, r2, r3
 80044fa:	095b      	lsrs	r3, r3, #5
 80044fc:	f003 020f 	and.w	r2, r3, #15
 8004500:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4432      	add	r2, r6
 8004506:	609a      	str	r2, [r3, #8]
}
 8004508:	bf00      	nop
 800450a:	377c      	adds	r7, #124	; 0x7c
 800450c:	46bd      	mov	sp, r7
 800450e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004512:	bf00      	nop
 8004514:	40011000 	.word	0x40011000
 8004518:	40011400 	.word	0x40011400
 800451c:	51eb851f 	.word	0x51eb851f

08004520 <__errno>:
 8004520:	4b01      	ldr	r3, [pc, #4]	; (8004528 <__errno+0x8>)
 8004522:	6818      	ldr	r0, [r3, #0]
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	20000020 	.word	0x20000020

0800452c <__libc_init_array>:
 800452c:	b570      	push	{r4, r5, r6, lr}
 800452e:	4d0d      	ldr	r5, [pc, #52]	; (8004564 <__libc_init_array+0x38>)
 8004530:	4c0d      	ldr	r4, [pc, #52]	; (8004568 <__libc_init_array+0x3c>)
 8004532:	1b64      	subs	r4, r4, r5
 8004534:	10a4      	asrs	r4, r4, #2
 8004536:	2600      	movs	r6, #0
 8004538:	42a6      	cmp	r6, r4
 800453a:	d109      	bne.n	8004550 <__libc_init_array+0x24>
 800453c:	4d0b      	ldr	r5, [pc, #44]	; (800456c <__libc_init_array+0x40>)
 800453e:	4c0c      	ldr	r4, [pc, #48]	; (8004570 <__libc_init_array+0x44>)
 8004540:	f000 fc8a 	bl	8004e58 <_init>
 8004544:	1b64      	subs	r4, r4, r5
 8004546:	10a4      	asrs	r4, r4, #2
 8004548:	2600      	movs	r6, #0
 800454a:	42a6      	cmp	r6, r4
 800454c:	d105      	bne.n	800455a <__libc_init_array+0x2e>
 800454e:	bd70      	pop	{r4, r5, r6, pc}
 8004550:	f855 3b04 	ldr.w	r3, [r5], #4
 8004554:	4798      	blx	r3
 8004556:	3601      	adds	r6, #1
 8004558:	e7ee      	b.n	8004538 <__libc_init_array+0xc>
 800455a:	f855 3b04 	ldr.w	r3, [r5], #4
 800455e:	4798      	blx	r3
 8004560:	3601      	adds	r6, #1
 8004562:	e7f2      	b.n	800454a <__libc_init_array+0x1e>
 8004564:	08004eb4 	.word	0x08004eb4
 8004568:	08004eb4 	.word	0x08004eb4
 800456c:	08004eb4 	.word	0x08004eb4
 8004570:	08004eb8 	.word	0x08004eb8

08004574 <memset>:
 8004574:	4402      	add	r2, r0
 8004576:	4603      	mov	r3, r0
 8004578:	4293      	cmp	r3, r2
 800457a:	d100      	bne.n	800457e <memset+0xa>
 800457c:	4770      	bx	lr
 800457e:	f803 1b01 	strb.w	r1, [r3], #1
 8004582:	e7f9      	b.n	8004578 <memset+0x4>

08004584 <powf>:
 8004584:	b508      	push	{r3, lr}
 8004586:	ed2d 8b04 	vpush	{d8-d9}
 800458a:	eeb0 9a40 	vmov.f32	s18, s0
 800458e:	eef0 8a60 	vmov.f32	s17, s1
 8004592:	f000 f8b5 	bl	8004700 <__ieee754_powf>
 8004596:	4b43      	ldr	r3, [pc, #268]	; (80046a4 <powf+0x120>)
 8004598:	f993 3000 	ldrsb.w	r3, [r3]
 800459c:	3301      	adds	r3, #1
 800459e:	eeb0 8a40 	vmov.f32	s16, s0
 80045a2:	d012      	beq.n	80045ca <powf+0x46>
 80045a4:	eef4 8a68 	vcmp.f32	s17, s17
 80045a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ac:	d60d      	bvs.n	80045ca <powf+0x46>
 80045ae:	eeb4 9a49 	vcmp.f32	s18, s18
 80045b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045b6:	d70d      	bvc.n	80045d4 <powf+0x50>
 80045b8:	eef5 8a40 	vcmp.f32	s17, #0.0
 80045bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045c0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80045c4:	bf08      	it	eq
 80045c6:	eeb0 8a67 	vmoveq.f32	s16, s15
 80045ca:	eeb0 0a48 	vmov.f32	s0, s16
 80045ce:	ecbd 8b04 	vpop	{d8-d9}
 80045d2:	bd08      	pop	{r3, pc}
 80045d4:	eddf 9a34 	vldr	s19, [pc, #208]	; 80046a8 <powf+0x124>
 80045d8:	eeb4 9a69 	vcmp.f32	s18, s19
 80045dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045e0:	d116      	bne.n	8004610 <powf+0x8c>
 80045e2:	eef4 8a69 	vcmp.f32	s17, s19
 80045e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ea:	d057      	beq.n	800469c <powf+0x118>
 80045ec:	eeb0 0a68 	vmov.f32	s0, s17
 80045f0:	f000 fb50 	bl	8004c94 <finitef>
 80045f4:	2800      	cmp	r0, #0
 80045f6:	d0e8      	beq.n	80045ca <powf+0x46>
 80045f8:	eef4 8ae9 	vcmpe.f32	s17, s19
 80045fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004600:	d5e3      	bpl.n	80045ca <powf+0x46>
 8004602:	f7ff ff8d 	bl	8004520 <__errno>
 8004606:	2321      	movs	r3, #33	; 0x21
 8004608:	6003      	str	r3, [r0, #0]
 800460a:	ed9f 8a28 	vldr	s16, [pc, #160]	; 80046ac <powf+0x128>
 800460e:	e7dc      	b.n	80045ca <powf+0x46>
 8004610:	f000 fb40 	bl	8004c94 <finitef>
 8004614:	bb50      	cbnz	r0, 800466c <powf+0xe8>
 8004616:	eeb0 0a49 	vmov.f32	s0, s18
 800461a:	f000 fb3b 	bl	8004c94 <finitef>
 800461e:	b328      	cbz	r0, 800466c <powf+0xe8>
 8004620:	eeb0 0a68 	vmov.f32	s0, s17
 8004624:	f000 fb36 	bl	8004c94 <finitef>
 8004628:	b300      	cbz	r0, 800466c <powf+0xe8>
 800462a:	eeb4 8a48 	vcmp.f32	s16, s16
 800462e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004632:	d706      	bvc.n	8004642 <powf+0xbe>
 8004634:	f7ff ff74 	bl	8004520 <__errno>
 8004638:	2321      	movs	r3, #33	; 0x21
 800463a:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 800463e:	6003      	str	r3, [r0, #0]
 8004640:	e7c3      	b.n	80045ca <powf+0x46>
 8004642:	f7ff ff6d 	bl	8004520 <__errno>
 8004646:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800464a:	2322      	movs	r3, #34	; 0x22
 800464c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004650:	6003      	str	r3, [r0, #0]
 8004652:	d508      	bpl.n	8004666 <powf+0xe2>
 8004654:	eeb0 0a68 	vmov.f32	s0, s17
 8004658:	f000 fb30 	bl	8004cbc <rintf>
 800465c:	eeb4 0a68 	vcmp.f32	s0, s17
 8004660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004664:	d1d1      	bne.n	800460a <powf+0x86>
 8004666:	ed9f 8a12 	vldr	s16, [pc, #72]	; 80046b0 <powf+0x12c>
 800466a:	e7ae      	b.n	80045ca <powf+0x46>
 800466c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004674:	d1a9      	bne.n	80045ca <powf+0x46>
 8004676:	eeb0 0a49 	vmov.f32	s0, s18
 800467a:	f000 fb0b 	bl	8004c94 <finitef>
 800467e:	2800      	cmp	r0, #0
 8004680:	d0a3      	beq.n	80045ca <powf+0x46>
 8004682:	eeb0 0a68 	vmov.f32	s0, s17
 8004686:	f000 fb05 	bl	8004c94 <finitef>
 800468a:	2800      	cmp	r0, #0
 800468c:	d09d      	beq.n	80045ca <powf+0x46>
 800468e:	f7ff ff47 	bl	8004520 <__errno>
 8004692:	2322      	movs	r3, #34	; 0x22
 8004694:	ed9f 8a04 	vldr	s16, [pc, #16]	; 80046a8 <powf+0x124>
 8004698:	6003      	str	r3, [r0, #0]
 800469a:	e796      	b.n	80045ca <powf+0x46>
 800469c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80046a0:	e793      	b.n	80045ca <powf+0x46>
 80046a2:	bf00      	nop
 80046a4:	20000084 	.word	0x20000084
 80046a8:	00000000 	.word	0x00000000
 80046ac:	ff800000 	.word	0xff800000
 80046b0:	7f800000 	.word	0x7f800000

080046b4 <sqrtf>:
 80046b4:	b508      	push	{r3, lr}
 80046b6:	ed2d 8b02 	vpush	{d8}
 80046ba:	eeb0 8a40 	vmov.f32	s16, s0
 80046be:	f000 fadf 	bl	8004c80 <__ieee754_sqrtf>
 80046c2:	4b0d      	ldr	r3, [pc, #52]	; (80046f8 <sqrtf+0x44>)
 80046c4:	f993 3000 	ldrsb.w	r3, [r3]
 80046c8:	3301      	adds	r3, #1
 80046ca:	d011      	beq.n	80046f0 <sqrtf+0x3c>
 80046cc:	eeb4 8a48 	vcmp.f32	s16, s16
 80046d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046d4:	d60c      	bvs.n	80046f0 <sqrtf+0x3c>
 80046d6:	eddf 8a09 	vldr	s17, [pc, #36]	; 80046fc <sqrtf+0x48>
 80046da:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80046de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e2:	d505      	bpl.n	80046f0 <sqrtf+0x3c>
 80046e4:	f7ff ff1c 	bl	8004520 <__errno>
 80046e8:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80046ec:	2321      	movs	r3, #33	; 0x21
 80046ee:	6003      	str	r3, [r0, #0]
 80046f0:	ecbd 8b02 	vpop	{d8}
 80046f4:	bd08      	pop	{r3, pc}
 80046f6:	bf00      	nop
 80046f8:	20000084 	.word	0x20000084
 80046fc:	00000000 	.word	0x00000000

08004700 <__ieee754_powf>:
 8004700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004704:	ee10 5a90 	vmov	r5, s1
 8004708:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800470c:	ed2d 8b02 	vpush	{d8}
 8004710:	eeb0 8a40 	vmov.f32	s16, s0
 8004714:	eef0 8a60 	vmov.f32	s17, s1
 8004718:	f000 8291 	beq.w	8004c3e <__ieee754_powf+0x53e>
 800471c:	ee10 8a10 	vmov	r8, s0
 8004720:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8004724:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8004728:	dc06      	bgt.n	8004738 <__ieee754_powf+0x38>
 800472a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800472e:	dd0a      	ble.n	8004746 <__ieee754_powf+0x46>
 8004730:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004734:	f000 8283 	beq.w	8004c3e <__ieee754_powf+0x53e>
 8004738:	ecbd 8b02 	vpop	{d8}
 800473c:	48d8      	ldr	r0, [pc, #864]	; (8004aa0 <__ieee754_powf+0x3a0>)
 800473e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004742:	f000 bab5 	b.w	8004cb0 <nanf>
 8004746:	f1b8 0f00 	cmp.w	r8, #0
 800474a:	da1f      	bge.n	800478c <__ieee754_powf+0x8c>
 800474c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8004750:	da2e      	bge.n	80047b0 <__ieee754_powf+0xb0>
 8004752:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004756:	f2c0 827b 	blt.w	8004c50 <__ieee754_powf+0x550>
 800475a:	15fb      	asrs	r3, r7, #23
 800475c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8004760:	fa47 f603 	asr.w	r6, r7, r3
 8004764:	fa06 f303 	lsl.w	r3, r6, r3
 8004768:	42bb      	cmp	r3, r7
 800476a:	f040 8271 	bne.w	8004c50 <__ieee754_powf+0x550>
 800476e:	f006 0601 	and.w	r6, r6, #1
 8004772:	f1c6 0602 	rsb	r6, r6, #2
 8004776:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800477a:	d120      	bne.n	80047be <__ieee754_powf+0xbe>
 800477c:	2d00      	cmp	r5, #0
 800477e:	f280 8264 	bge.w	8004c4a <__ieee754_powf+0x54a>
 8004782:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004786:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800478a:	e00d      	b.n	80047a8 <__ieee754_powf+0xa8>
 800478c:	2600      	movs	r6, #0
 800478e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8004792:	d1f0      	bne.n	8004776 <__ieee754_powf+0x76>
 8004794:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004798:	f000 8251 	beq.w	8004c3e <__ieee754_powf+0x53e>
 800479c:	dd0a      	ble.n	80047b4 <__ieee754_powf+0xb4>
 800479e:	2d00      	cmp	r5, #0
 80047a0:	f280 8250 	bge.w	8004c44 <__ieee754_powf+0x544>
 80047a4:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8004aa4 <__ieee754_powf+0x3a4>
 80047a8:	ecbd 8b02 	vpop	{d8}
 80047ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047b0:	2602      	movs	r6, #2
 80047b2:	e7ec      	b.n	800478e <__ieee754_powf+0x8e>
 80047b4:	2d00      	cmp	r5, #0
 80047b6:	daf5      	bge.n	80047a4 <__ieee754_powf+0xa4>
 80047b8:	eeb1 0a68 	vneg.f32	s0, s17
 80047bc:	e7f4      	b.n	80047a8 <__ieee754_powf+0xa8>
 80047be:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80047c2:	d102      	bne.n	80047ca <__ieee754_powf+0xca>
 80047c4:	ee28 0a08 	vmul.f32	s0, s16, s16
 80047c8:	e7ee      	b.n	80047a8 <__ieee754_powf+0xa8>
 80047ca:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 80047ce:	eeb0 0a48 	vmov.f32	s0, s16
 80047d2:	d108      	bne.n	80047e6 <__ieee754_powf+0xe6>
 80047d4:	f1b8 0f00 	cmp.w	r8, #0
 80047d8:	db05      	blt.n	80047e6 <__ieee754_powf+0xe6>
 80047da:	ecbd 8b02 	vpop	{d8}
 80047de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047e2:	f000 ba4d 	b.w	8004c80 <__ieee754_sqrtf>
 80047e6:	f000 fa4e 	bl	8004c86 <fabsf>
 80047ea:	b124      	cbz	r4, 80047f6 <__ieee754_powf+0xf6>
 80047ec:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 80047f0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80047f4:	d117      	bne.n	8004826 <__ieee754_powf+0x126>
 80047f6:	2d00      	cmp	r5, #0
 80047f8:	bfbc      	itt	lt
 80047fa:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 80047fe:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8004802:	f1b8 0f00 	cmp.w	r8, #0
 8004806:	dacf      	bge.n	80047a8 <__ieee754_powf+0xa8>
 8004808:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800480c:	ea54 0306 	orrs.w	r3, r4, r6
 8004810:	d104      	bne.n	800481c <__ieee754_powf+0x11c>
 8004812:	ee70 7a40 	vsub.f32	s15, s0, s0
 8004816:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800481a:	e7c5      	b.n	80047a8 <__ieee754_powf+0xa8>
 800481c:	2e01      	cmp	r6, #1
 800481e:	d1c3      	bne.n	80047a8 <__ieee754_powf+0xa8>
 8004820:	eeb1 0a40 	vneg.f32	s0, s0
 8004824:	e7c0      	b.n	80047a8 <__ieee754_powf+0xa8>
 8004826:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800482a:	3801      	subs	r0, #1
 800482c:	ea56 0300 	orrs.w	r3, r6, r0
 8004830:	d104      	bne.n	800483c <__ieee754_powf+0x13c>
 8004832:	ee38 8a48 	vsub.f32	s16, s16, s16
 8004836:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800483a:	e7b5      	b.n	80047a8 <__ieee754_powf+0xa8>
 800483c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8004840:	dd6b      	ble.n	800491a <__ieee754_powf+0x21a>
 8004842:	4b99      	ldr	r3, [pc, #612]	; (8004aa8 <__ieee754_powf+0x3a8>)
 8004844:	429c      	cmp	r4, r3
 8004846:	dc06      	bgt.n	8004856 <__ieee754_powf+0x156>
 8004848:	2d00      	cmp	r5, #0
 800484a:	daab      	bge.n	80047a4 <__ieee754_powf+0xa4>
 800484c:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8004aac <__ieee754_powf+0x3ac>
 8004850:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004854:	e7a8      	b.n	80047a8 <__ieee754_powf+0xa8>
 8004856:	4b96      	ldr	r3, [pc, #600]	; (8004ab0 <__ieee754_powf+0x3b0>)
 8004858:	429c      	cmp	r4, r3
 800485a:	dd02      	ble.n	8004862 <__ieee754_powf+0x162>
 800485c:	2d00      	cmp	r5, #0
 800485e:	dcf5      	bgt.n	800484c <__ieee754_powf+0x14c>
 8004860:	e7a0      	b.n	80047a4 <__ieee754_powf+0xa4>
 8004862:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004866:	ee30 0a67 	vsub.f32	s0, s0, s15
 800486a:	eddf 6a92 	vldr	s13, [pc, #584]	; 8004ab4 <__ieee754_powf+0x3b4>
 800486e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8004872:	eee0 6a67 	vfms.f32	s13, s0, s15
 8004876:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800487a:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800487e:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004886:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8004ab8 <__ieee754_powf+0x3b8>
 800488a:	ee67 7a67 	vnmul.f32	s15, s14, s15
 800488e:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8004abc <__ieee754_powf+0x3bc>
 8004892:	eee0 7a07 	vfma.f32	s15, s0, s14
 8004896:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8004ac0 <__ieee754_powf+0x3c0>
 800489a:	eef0 6a67 	vmov.f32	s13, s15
 800489e:	eee0 6a07 	vfma.f32	s13, s0, s14
 80048a2:	ee16 3a90 	vmov	r3, s13
 80048a6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80048aa:	f023 030f 	bic.w	r3, r3, #15
 80048ae:	ee00 3a90 	vmov	s1, r3
 80048b2:	eee0 0a47 	vfms.f32	s1, s0, s14
 80048b6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80048ba:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 80048be:	f025 050f 	bic.w	r5, r5, #15
 80048c2:	ee07 5a10 	vmov	s14, r5
 80048c6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80048ca:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80048ce:	ee07 3a90 	vmov	s15, r3
 80048d2:	eee7 0a27 	vfma.f32	s1, s14, s15
 80048d6:	3e01      	subs	r6, #1
 80048d8:	ea56 0200 	orrs.w	r2, r6, r0
 80048dc:	ee07 5a10 	vmov	s14, r5
 80048e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048e4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80048e8:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80048ec:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80048f0:	ee17 4a10 	vmov	r4, s14
 80048f4:	bf08      	it	eq
 80048f6:	eeb0 8a40 	vmoveq.f32	s16, s0
 80048fa:	2c00      	cmp	r4, #0
 80048fc:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004900:	f340 8184 	ble.w	8004c0c <__ieee754_powf+0x50c>
 8004904:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8004908:	f340 80fc 	ble.w	8004b04 <__ieee754_powf+0x404>
 800490c:	eddf 7a67 	vldr	s15, [pc, #412]	; 8004aac <__ieee754_powf+0x3ac>
 8004910:	ee28 0a27 	vmul.f32	s0, s16, s15
 8004914:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004918:	e746      	b.n	80047a8 <__ieee754_powf+0xa8>
 800491a:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 800491e:	bf01      	itttt	eq
 8004920:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8004ac4 <__ieee754_powf+0x3c4>
 8004924:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8004928:	f06f 0217 	mvneq.w	r2, #23
 800492c:	ee17 4a90 	vmoveq	r4, s15
 8004930:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8004934:	bf18      	it	ne
 8004936:	2200      	movne	r2, #0
 8004938:	3b7f      	subs	r3, #127	; 0x7f
 800493a:	4413      	add	r3, r2
 800493c:	4a62      	ldr	r2, [pc, #392]	; (8004ac8 <__ieee754_powf+0x3c8>)
 800493e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8004942:	4294      	cmp	r4, r2
 8004944:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8004948:	dd06      	ble.n	8004958 <__ieee754_powf+0x258>
 800494a:	4a60      	ldr	r2, [pc, #384]	; (8004acc <__ieee754_powf+0x3cc>)
 800494c:	4294      	cmp	r4, r2
 800494e:	f340 80a4 	ble.w	8004a9a <__ieee754_powf+0x39a>
 8004952:	3301      	adds	r3, #1
 8004954:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8004958:	2400      	movs	r4, #0
 800495a:	4a5d      	ldr	r2, [pc, #372]	; (8004ad0 <__ieee754_powf+0x3d0>)
 800495c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8004960:	ee07 1a90 	vmov	s15, r1
 8004964:	ed92 7a00 	vldr	s14, [r2]
 8004968:	4a5a      	ldr	r2, [pc, #360]	; (8004ad4 <__ieee754_powf+0x3d4>)
 800496a:	ee37 6a27 	vadd.f32	s12, s14, s15
 800496e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8004972:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8004976:	1049      	asrs	r1, r1, #1
 8004978:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800497c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8004980:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8004984:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8004988:	ee06 1a10 	vmov	s12, r1
 800498c:	ee65 4a26 	vmul.f32	s9, s10, s13
 8004990:	ee36 7a47 	vsub.f32	s14, s12, s14
 8004994:	ee14 7a90 	vmov	r7, s9
 8004998:	4017      	ands	r7, r2
 800499a:	ee05 7a90 	vmov	s11, r7
 800499e:	eea5 5ac6 	vfms.f32	s10, s11, s12
 80049a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80049a6:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8004ad8 <__ieee754_powf+0x3d8>
 80049aa:	eea5 5ae7 	vfms.f32	s10, s11, s15
 80049ae:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80049b2:	ee25 6a26 	vmul.f32	s12, s10, s13
 80049b6:	eddf 6a49 	vldr	s13, [pc, #292]	; 8004adc <__ieee754_powf+0x3dc>
 80049ba:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80049be:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004ae0 <__ieee754_powf+0x3e0>
 80049c2:	eee7 6a27 	vfma.f32	s13, s14, s15
 80049c6:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8004ab4 <__ieee754_powf+0x3b4>
 80049ca:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80049ce:	eddf 6a45 	vldr	s13, [pc, #276]	; 8004ae4 <__ieee754_powf+0x3e4>
 80049d2:	eee7 6a27 	vfma.f32	s13, s14, s15
 80049d6:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8004ae8 <__ieee754_powf+0x3e8>
 80049da:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80049de:	ee74 6aa5 	vadd.f32	s13, s9, s11
 80049e2:	ee27 5aa7 	vmul.f32	s10, s15, s15
 80049e6:	ee66 6a86 	vmul.f32	s13, s13, s12
 80049ea:	eee5 6a07 	vfma.f32	s13, s10, s14
 80049ee:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 80049f2:	eef0 7a45 	vmov.f32	s15, s10
 80049f6:	eee5 7aa5 	vfma.f32	s15, s11, s11
 80049fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049fe:	ee17 1a90 	vmov	r1, s15
 8004a02:	4011      	ands	r1, r2
 8004a04:	ee07 1a90 	vmov	s15, r1
 8004a08:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8004a0c:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8004a10:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8004a14:	ee27 7a24 	vmul.f32	s14, s14, s9
 8004a18:	eea6 7a27 	vfma.f32	s14, s12, s15
 8004a1c:	eeb0 6a47 	vmov.f32	s12, s14
 8004a20:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8004a24:	ee16 1a10 	vmov	r1, s12
 8004a28:	4011      	ands	r1, r2
 8004a2a:	ee06 1a90 	vmov	s13, r1
 8004a2e:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8004a32:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8004aec <__ieee754_powf+0x3ec>
 8004a36:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004af0 <__ieee754_powf+0x3f0>
 8004a3a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8004a3e:	ee06 1a10 	vmov	s12, r1
 8004a42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a46:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8004af4 <__ieee754_powf+0x3f4>
 8004a4a:	492b      	ldr	r1, [pc, #172]	; (8004af8 <__ieee754_powf+0x3f8>)
 8004a4c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8004a50:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004a54:	edd1 7a00 	vldr	s15, [r1]
 8004a58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a5c:	ee07 3a90 	vmov	s15, r3
 8004a60:	4b26      	ldr	r3, [pc, #152]	; (8004afc <__ieee754_powf+0x3fc>)
 8004a62:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004a66:	eef0 7a47 	vmov.f32	s15, s14
 8004a6a:	eee6 7a25 	vfma.f32	s15, s12, s11
 8004a6e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8004a72:	edd4 0a00 	vldr	s1, [r4]
 8004a76:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8004a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a7e:	ee17 3a90 	vmov	r3, s15
 8004a82:	4013      	ands	r3, r2
 8004a84:	ee07 3a90 	vmov	s15, r3
 8004a88:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8004a8c:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8004a90:	eee6 6a65 	vfms.f32	s13, s12, s11
 8004a94:	ee77 7a66 	vsub.f32	s15, s14, s13
 8004a98:	e70f      	b.n	80048ba <__ieee754_powf+0x1ba>
 8004a9a:	2401      	movs	r4, #1
 8004a9c:	e75d      	b.n	800495a <__ieee754_powf+0x25a>
 8004a9e:	bf00      	nop
 8004aa0:	08004e88 	.word	0x08004e88
 8004aa4:	00000000 	.word	0x00000000
 8004aa8:	3f7ffff7 	.word	0x3f7ffff7
 8004aac:	7149f2ca 	.word	0x7149f2ca
 8004ab0:	3f800007 	.word	0x3f800007
 8004ab4:	3eaaaaab 	.word	0x3eaaaaab
 8004ab8:	3fb8aa3b 	.word	0x3fb8aa3b
 8004abc:	36eca570 	.word	0x36eca570
 8004ac0:	3fb8aa00 	.word	0x3fb8aa00
 8004ac4:	4b800000 	.word	0x4b800000
 8004ac8:	001cc471 	.word	0x001cc471
 8004acc:	005db3d6 	.word	0x005db3d6
 8004ad0:	08004e8c 	.word	0x08004e8c
 8004ad4:	fffff000 	.word	0xfffff000
 8004ad8:	3e6c3255 	.word	0x3e6c3255
 8004adc:	3e53f142 	.word	0x3e53f142
 8004ae0:	3e8ba305 	.word	0x3e8ba305
 8004ae4:	3edb6db7 	.word	0x3edb6db7
 8004ae8:	3f19999a 	.word	0x3f19999a
 8004aec:	3f76384f 	.word	0x3f76384f
 8004af0:	3f763800 	.word	0x3f763800
 8004af4:	369dc3a0 	.word	0x369dc3a0
 8004af8:	08004e9c 	.word	0x08004e9c
 8004afc:	08004e94 	.word	0x08004e94
 8004b00:	3338aa3c 	.word	0x3338aa3c
 8004b04:	f040 8092 	bne.w	8004c2c <__ieee754_powf+0x52c>
 8004b08:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8004b00 <__ieee754_powf+0x400>
 8004b0c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b10:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8004b14:	eef4 6ac7 	vcmpe.f32	s13, s14
 8004b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1c:	f73f aef6 	bgt.w	800490c <__ieee754_powf+0x20c>
 8004b20:	15db      	asrs	r3, r3, #23
 8004b22:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8004b26:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004b2a:	4103      	asrs	r3, r0
 8004b2c:	4423      	add	r3, r4
 8004b2e:	4949      	ldr	r1, [pc, #292]	; (8004c54 <__ieee754_powf+0x554>)
 8004b30:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004b34:	3a7f      	subs	r2, #127	; 0x7f
 8004b36:	4111      	asrs	r1, r2
 8004b38:	ea23 0101 	bic.w	r1, r3, r1
 8004b3c:	ee07 1a10 	vmov	s14, r1
 8004b40:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8004b44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004b48:	f1c2 0217 	rsb	r2, r2, #23
 8004b4c:	4110      	asrs	r0, r2
 8004b4e:	2c00      	cmp	r4, #0
 8004b50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004b54:	bfb8      	it	lt
 8004b56:	4240      	neglt	r0, r0
 8004b58:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8004b5c:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8004c58 <__ieee754_powf+0x558>
 8004b60:	ee17 3a10 	vmov	r3, s14
 8004b64:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004b68:	f023 030f 	bic.w	r3, r3, #15
 8004b6c:	ee07 3a10 	vmov	s14, r3
 8004b70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b74:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8004b78:	eddf 7a38 	vldr	s15, [pc, #224]	; 8004c5c <__ieee754_powf+0x55c>
 8004b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b80:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8004b84:	eddf 6a36 	vldr	s13, [pc, #216]	; 8004c60 <__ieee754_powf+0x560>
 8004b88:	eeb0 0a67 	vmov.f32	s0, s15
 8004b8c:	eea7 0a26 	vfma.f32	s0, s14, s13
 8004b90:	eeb0 6a40 	vmov.f32	s12, s0
 8004b94:	eea7 6a66 	vfms.f32	s12, s14, s13
 8004b98:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004b9c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004ba0:	eddf 6a30 	vldr	s13, [pc, #192]	; 8004c64 <__ieee754_powf+0x564>
 8004ba4:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8004c68 <__ieee754_powf+0x568>
 8004ba8:	eea7 6a26 	vfma.f32	s12, s14, s13
 8004bac:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8004c6c <__ieee754_powf+0x56c>
 8004bb0:	eee6 6a07 	vfma.f32	s13, s12, s14
 8004bb4:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8004c70 <__ieee754_powf+0x570>
 8004bb8:	eea6 6a87 	vfma.f32	s12, s13, s14
 8004bbc:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8004c74 <__ieee754_powf+0x574>
 8004bc0:	eee6 6a07 	vfma.f32	s13, s12, s14
 8004bc4:	eeb0 6a40 	vmov.f32	s12, s0
 8004bc8:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8004bcc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004bd0:	eeb0 7a46 	vmov.f32	s14, s12
 8004bd4:	ee77 6a66 	vsub.f32	s13, s14, s13
 8004bd8:	ee20 6a06 	vmul.f32	s12, s0, s12
 8004bdc:	eee0 7a27 	vfma.f32	s15, s0, s15
 8004be0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004be4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004be8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8004bec:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004bf0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8004bf4:	ee10 3a10 	vmov	r3, s0
 8004bf8:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8004bfc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004c00:	da1a      	bge.n	8004c38 <__ieee754_powf+0x538>
 8004c02:	f000 f8b7 	bl	8004d74 <scalbnf>
 8004c06:	ee20 0a08 	vmul.f32	s0, s0, s16
 8004c0a:	e5cd      	b.n	80047a8 <__ieee754_powf+0xa8>
 8004c0c:	4a1a      	ldr	r2, [pc, #104]	; (8004c78 <__ieee754_powf+0x578>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	dd02      	ble.n	8004c18 <__ieee754_powf+0x518>
 8004c12:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8004c7c <__ieee754_powf+0x57c>
 8004c16:	e67b      	b.n	8004910 <__ieee754_powf+0x210>
 8004c18:	d108      	bne.n	8004c2c <__ieee754_powf+0x52c>
 8004c1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004c1e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8004c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c26:	f6ff af7b 	blt.w	8004b20 <__ieee754_powf+0x420>
 8004c2a:	e7f2      	b.n	8004c12 <__ieee754_powf+0x512>
 8004c2c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8004c30:	f73f af76 	bgt.w	8004b20 <__ieee754_powf+0x420>
 8004c34:	2000      	movs	r0, #0
 8004c36:	e78f      	b.n	8004b58 <__ieee754_powf+0x458>
 8004c38:	ee00 3a10 	vmov	s0, r3
 8004c3c:	e7e3      	b.n	8004c06 <__ieee754_powf+0x506>
 8004c3e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004c42:	e5b1      	b.n	80047a8 <__ieee754_powf+0xa8>
 8004c44:	eeb0 0a68 	vmov.f32	s0, s17
 8004c48:	e5ae      	b.n	80047a8 <__ieee754_powf+0xa8>
 8004c4a:	eeb0 0a48 	vmov.f32	s0, s16
 8004c4e:	e5ab      	b.n	80047a8 <__ieee754_powf+0xa8>
 8004c50:	2600      	movs	r6, #0
 8004c52:	e590      	b.n	8004776 <__ieee754_powf+0x76>
 8004c54:	007fffff 	.word	0x007fffff
 8004c58:	3f317218 	.word	0x3f317218
 8004c5c:	35bfbe8c 	.word	0x35bfbe8c
 8004c60:	3f317200 	.word	0x3f317200
 8004c64:	3331bb4c 	.word	0x3331bb4c
 8004c68:	b5ddea0e 	.word	0xb5ddea0e
 8004c6c:	388ab355 	.word	0x388ab355
 8004c70:	bb360b61 	.word	0xbb360b61
 8004c74:	3e2aaaab 	.word	0x3e2aaaab
 8004c78:	43160000 	.word	0x43160000
 8004c7c:	0da24260 	.word	0x0da24260

08004c80 <__ieee754_sqrtf>:
 8004c80:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004c84:	4770      	bx	lr

08004c86 <fabsf>:
 8004c86:	ee10 3a10 	vmov	r3, s0
 8004c8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004c8e:	ee00 3a10 	vmov	s0, r3
 8004c92:	4770      	bx	lr

08004c94 <finitef>:
 8004c94:	b082      	sub	sp, #8
 8004c96:	ed8d 0a01 	vstr	s0, [sp, #4]
 8004c9a:	9801      	ldr	r0, [sp, #4]
 8004c9c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004ca0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8004ca4:	bfac      	ite	ge
 8004ca6:	2000      	movge	r0, #0
 8004ca8:	2001      	movlt	r0, #1
 8004caa:	b002      	add	sp, #8
 8004cac:	4770      	bx	lr
	...

08004cb0 <nanf>:
 8004cb0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004cb8 <nanf+0x8>
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	7fc00000 	.word	0x7fc00000

08004cbc <rintf>:
 8004cbc:	ee10 2a10 	vmov	r2, s0
 8004cc0:	b513      	push	{r0, r1, r4, lr}
 8004cc2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8004cc6:	397f      	subs	r1, #127	; 0x7f
 8004cc8:	2916      	cmp	r1, #22
 8004cca:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8004cce:	dc47      	bgt.n	8004d60 <rintf+0xa4>
 8004cd0:	b32b      	cbz	r3, 8004d1e <rintf+0x62>
 8004cd2:	2900      	cmp	r1, #0
 8004cd4:	ee10 3a10 	vmov	r3, s0
 8004cd8:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8004cdc:	da21      	bge.n	8004d22 <rintf+0x66>
 8004cde:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8004ce2:	425b      	negs	r3, r3
 8004ce4:	4921      	ldr	r1, [pc, #132]	; (8004d6c <rintf+0xb0>)
 8004ce6:	0a5b      	lsrs	r3, r3, #9
 8004ce8:	0d12      	lsrs	r2, r2, #20
 8004cea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cee:	0512      	lsls	r2, r2, #20
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8004cf6:	ee07 3a90 	vmov	s15, r3
 8004cfa:	edd1 6a00 	vldr	s13, [r1]
 8004cfe:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8004d02:	ed8d 7a01 	vstr	s14, [sp, #4]
 8004d06:	eddd 7a01 	vldr	s15, [sp, #4]
 8004d0a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004d0e:	ee17 3a90 	vmov	r3, s15
 8004d12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004d16:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8004d1a:	ee00 3a10 	vmov	s0, r3
 8004d1e:	b002      	add	sp, #8
 8004d20:	bd10      	pop	{r4, pc}
 8004d22:	4a13      	ldr	r2, [pc, #76]	; (8004d70 <rintf+0xb4>)
 8004d24:	410a      	asrs	r2, r1
 8004d26:	4213      	tst	r3, r2
 8004d28:	d0f9      	beq.n	8004d1e <rintf+0x62>
 8004d2a:	0854      	lsrs	r4, r2, #1
 8004d2c:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8004d30:	d006      	beq.n	8004d40 <rintf+0x84>
 8004d32:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004d36:	ea23 0304 	bic.w	r3, r3, r4
 8004d3a:	fa42 f101 	asr.w	r1, r2, r1
 8004d3e:	430b      	orrs	r3, r1
 8004d40:	4a0a      	ldr	r2, [pc, #40]	; (8004d6c <rintf+0xb0>)
 8004d42:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8004d46:	ed90 7a00 	vldr	s14, [r0]
 8004d4a:	ee07 3a90 	vmov	s15, r3
 8004d4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d52:	edcd 7a01 	vstr	s15, [sp, #4]
 8004d56:	ed9d 0a01 	vldr	s0, [sp, #4]
 8004d5a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004d5e:	e7de      	b.n	8004d1e <rintf+0x62>
 8004d60:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004d64:	d3db      	bcc.n	8004d1e <rintf+0x62>
 8004d66:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004d6a:	e7d8      	b.n	8004d1e <rintf+0x62>
 8004d6c:	08004ea4 	.word	0x08004ea4
 8004d70:	007fffff 	.word	0x007fffff

08004d74 <scalbnf>:
 8004d74:	ee10 3a10 	vmov	r3, s0
 8004d78:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8004d7c:	d025      	beq.n	8004dca <scalbnf+0x56>
 8004d7e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8004d82:	d302      	bcc.n	8004d8a <scalbnf+0x16>
 8004d84:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004d88:	4770      	bx	lr
 8004d8a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8004d8e:	d122      	bne.n	8004dd6 <scalbnf+0x62>
 8004d90:	4b2a      	ldr	r3, [pc, #168]	; (8004e3c <scalbnf+0xc8>)
 8004d92:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8004e40 <scalbnf+0xcc>
 8004d96:	4298      	cmp	r0, r3
 8004d98:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004d9c:	db16      	blt.n	8004dcc <scalbnf+0x58>
 8004d9e:	ee10 3a10 	vmov	r3, s0
 8004da2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004da6:	3a19      	subs	r2, #25
 8004da8:	4402      	add	r2, r0
 8004daa:	2afe      	cmp	r2, #254	; 0xfe
 8004dac:	dd15      	ble.n	8004dda <scalbnf+0x66>
 8004dae:	ee10 3a10 	vmov	r3, s0
 8004db2:	eddf 7a24 	vldr	s15, [pc, #144]	; 8004e44 <scalbnf+0xd0>
 8004db6:	eddf 6a24 	vldr	s13, [pc, #144]	; 8004e48 <scalbnf+0xd4>
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	eeb0 7a67 	vmov.f32	s14, s15
 8004dc0:	bfb8      	it	lt
 8004dc2:	eef0 7a66 	vmovlt.f32	s15, s13
 8004dc6:	ee27 0a27 	vmul.f32	s0, s14, s15
 8004dca:	4770      	bx	lr
 8004dcc:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8004e4c <scalbnf+0xd8>
 8004dd0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004dd4:	4770      	bx	lr
 8004dd6:	0dd2      	lsrs	r2, r2, #23
 8004dd8:	e7e6      	b.n	8004da8 <scalbnf+0x34>
 8004dda:	2a00      	cmp	r2, #0
 8004ddc:	dd06      	ble.n	8004dec <scalbnf+0x78>
 8004dde:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004de2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8004de6:	ee00 3a10 	vmov	s0, r3
 8004dea:	4770      	bx	lr
 8004dec:	f112 0f16 	cmn.w	r2, #22
 8004df0:	da1a      	bge.n	8004e28 <scalbnf+0xb4>
 8004df2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004df6:	4298      	cmp	r0, r3
 8004df8:	ee10 3a10 	vmov	r3, s0
 8004dfc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e00:	dd0a      	ble.n	8004e18 <scalbnf+0xa4>
 8004e02:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8004e44 <scalbnf+0xd0>
 8004e06:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8004e48 <scalbnf+0xd4>
 8004e0a:	eef0 7a40 	vmov.f32	s15, s0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	bf18      	it	ne
 8004e12:	eeb0 0a47 	vmovne.f32	s0, s14
 8004e16:	e7db      	b.n	8004dd0 <scalbnf+0x5c>
 8004e18:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8004e4c <scalbnf+0xd8>
 8004e1c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8004e50 <scalbnf+0xdc>
 8004e20:	eef0 7a40 	vmov.f32	s15, s0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	e7f3      	b.n	8004e10 <scalbnf+0x9c>
 8004e28:	3219      	adds	r2, #25
 8004e2a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004e2e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8004e32:	eddf 7a08 	vldr	s15, [pc, #32]	; 8004e54 <scalbnf+0xe0>
 8004e36:	ee07 3a10 	vmov	s14, r3
 8004e3a:	e7c4      	b.n	8004dc6 <scalbnf+0x52>
 8004e3c:	ffff3cb0 	.word	0xffff3cb0
 8004e40:	4c000000 	.word	0x4c000000
 8004e44:	7149f2ca 	.word	0x7149f2ca
 8004e48:	f149f2ca 	.word	0xf149f2ca
 8004e4c:	0da24260 	.word	0x0da24260
 8004e50:	8da24260 	.word	0x8da24260
 8004e54:	33000000 	.word	0x33000000

08004e58 <_init>:
 8004e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e5a:	bf00      	nop
 8004e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e5e:	bc08      	pop	{r3}
 8004e60:	469e      	mov	lr, r3
 8004e62:	4770      	bx	lr

08004e64 <_fini>:
 8004e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e66:	bf00      	nop
 8004e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e6a:	bc08      	pop	{r3}
 8004e6c:	469e      	mov	lr, r3
 8004e6e:	4770      	bx	lr
