TimeQuest Timing Analyzer report for AudioBoard
Mon Sep 10 17:57:47 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ClkSys'
 14. Slow 1200mV 85C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'ClkSys'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'ClkSys'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'ClkSys'
 33. Slow 1200mV 0C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'ClkSys'
 35. Slow 1200mV 0C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'ClkSys'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Slow 1200mV 0C Model Metastability Report
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'ClkSys'
 51. Fast 1200mV 0C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Hold: 'ClkSys'
 53. Fast 1200mV 0C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'ClkSys'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Propagation Delay
 61. Minimum Propagation Delay
 62. Fast 1200mV 0C Model Metastability Report
 63. Multicorner Timing Analysis Summary
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; AudioBoard                                         ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10E22C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; AudioBoard.sdc ; OK     ; Mon Sep 10 17:57:44 2018 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 81.369 ; 12.29 MHz ; 0.000 ; 40.684 ; 50.00      ; 297       ; 73          ;       ;        ;           ;            ; false    ; ClkSys ; audio_mclk|altpll_component|auto_generated|pll1|inclk[0] ; { audio_mclk|altpll_component|auto_generated|pll1|clk[0] } ;
; ClkSys                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { ClkSys }                                                 ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 122.23 MHz ; 122.23 MHz      ; ClkSys                                                 ;      ;
; 169.09 MHz ; 169.09 MHz      ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 11.819 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 75.455 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; ClkSys                                                 ; 0.453 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 9.740  ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 40.402 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClkSys'                                                                                                                                                ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.819 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 8.106      ;
; 11.885 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 8.043      ;
; 11.886 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 8.042      ;
; 12.042 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.072     ; 7.887      ;
; 12.042 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.072     ; 7.887      ;
; 12.181 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 7.747      ;
; 12.181 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 7.747      ;
; 12.182 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 7.746      ;
; 12.362 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.559      ;
; 12.428 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 7.496      ;
; 12.429 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 7.495      ;
; 12.449 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.084     ; 7.468      ;
; 12.472 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.083     ; 7.446      ;
; 12.495 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.083     ; 7.423      ;
; 12.515 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 7.405      ;
; 12.516 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 7.404      ;
; 12.538 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.383      ;
; 12.539 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.382      ;
; 12.561 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.360      ;
; 12.562 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.359      ;
; 12.585 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.340      ;
; 12.585 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.340      ;
; 12.662 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.259      ;
; 12.672 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.249      ;
; 12.672 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.249      ;
; 12.695 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.227      ;
; 12.695 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.227      ;
; 12.718 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.204      ;
; 12.718 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.204      ;
; 12.721 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.201      ;
; 12.724 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 7.200      ;
; 12.724 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 7.200      ;
; 12.725 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 7.199      ;
; 12.728 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 7.196      ;
; 12.729 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 7.195      ;
; 12.729 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.193      ;
; 12.757 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.164      ;
; 12.768 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.154      ;
; 12.787 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.138      ;
; 12.788 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.137      ;
; 12.795 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.126      ;
; 12.795 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.126      ;
; 12.795 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.126      ;
; 12.795 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.130      ;
; 12.796 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.129      ;
; 12.811 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 7.109      ;
; 12.811 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 7.109      ;
; 12.812 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 7.108      ;
; 12.823 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 7.101      ;
; 12.824 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 7.100      ;
; 12.827 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.094      ;
; 12.827 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.094      ;
; 12.827 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.094      ;
; 12.834 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.091      ;
; 12.835 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.090      ;
; 12.885 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.040      ;
; 12.885 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 7.040      ;
; 12.944 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.075     ; 6.982      ;
; 12.944 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.075     ; 6.982      ;
; 12.952 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.075     ; 6.974      ;
; 12.952 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.075     ; 6.974      ;
; 12.980 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.945      ;
; 12.980 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.945      ;
; 12.991 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.075     ; 6.935      ;
; 12.991 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.075     ; 6.935      ;
; 12.994 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.927      ;
; 13.024 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.900      ;
; 13.024 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.900      ;
; 13.025 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.899      ;
; 13.060 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.864      ;
; 13.061 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.863      ;
; 13.067 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.854      ;
; 13.083 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.842      ;
; 13.083 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.842      ;
; 13.084 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.841      ;
; 13.091 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.834      ;
; 13.091 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.834      ;
; 13.092 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.833      ;
; 13.119 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.805      ;
; 13.119 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.805      ;
; 13.120 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.804      ;
; 13.130 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.795      ;
; 13.130 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.795      ;
; 13.131 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.794      ;
; 13.133 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.791      ;
; 13.134 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.790      ;
; 13.162 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.760      ;
; 13.207 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.717      ;
; 13.217 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.708      ;
; 13.217 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.708      ;
; 13.228 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.697      ;
; 13.229 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.696      ;
; 13.273 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.654      ;
; 13.274 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.653      ;
; 13.290 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.635      ;
; 13.290 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.076     ; 6.635      ;
; 13.326 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.596      ;
; 13.356 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.568      ;
; 13.356 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.568      ;
; 13.357 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.567      ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 75.455 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 5.833      ;
; 75.704 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 5.584      ;
; 76.440 ; i2s_interface:i2s_UDA1380|sr_out[14] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.847      ;
; 76.496 ; i2s_interface:i2s_UDA1380|sr_out[17] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.791      ;
; 76.615 ; i2s_interface:i2s_UDA1380|sr_out[11] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.672      ;
; 76.651 ; i2s_interface:i2s_UDA1380|sr_out[10] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.636      ;
; 76.668 ; i2s_interface:i2s_UDA1380|sr_out[12] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.619      ;
; 76.741 ; i2s_interface:i2s_UDA1380|sr_out[16] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.546      ;
; 76.855 ; i2s_interface:i2s_UDA1380|sr_out[19] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.432      ;
; 76.924 ; i2s_interface:i2s_UDA1380|sr_out[6]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.363      ;
; 76.932 ; i2s_interface:i2s_UDA1380|sr_out[8]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.355      ;
; 77.082 ; i2s_interface:i2s_UDA1380|sr_out[9]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.205      ;
; 77.175 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 4.113      ;
; 77.191 ; i2s_interface:i2s_UDA1380|sr_out[7]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 4.096      ;
; 77.311 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.977      ;
; 77.547 ; i2s_interface:i2s_UDA1380|sr_out[5]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 3.740      ;
; 77.604 ; i2s_interface:i2s_UDA1380|sr_out[18] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 3.683      ;
; 77.663 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.625      ;
; 77.664 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.624      ;
; 77.664 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.624      ;
; 77.665 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.623      ;
; 77.665 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.623      ;
; 77.669 ; i2s_interface:i2s_UDA1380|sr_out[13] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 3.618      ;
; 77.699 ; i2s_interface:i2s_UDA1380|sr_out[15] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 3.588      ;
; 77.744 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.544      ;
; 77.745 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.543      ;
; 77.745 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.543      ;
; 77.746 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.542      ;
; 77.746 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.542      ;
; 77.807 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.481      ;
; 77.808 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.480      ;
; 77.808 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.480      ;
; 77.809 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.479      ;
; 77.809 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.479      ;
; 77.970 ; i2s_interface:i2s_UDA1380|sr_out[2]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.318      ;
; 78.115 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.173      ;
; 78.116 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.172      ;
; 78.116 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.172      ;
; 78.117 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.171      ;
; 78.117 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.171      ;
; 78.214 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.075      ;
; 78.214 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.075      ;
; 78.214 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.075      ;
; 78.214 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.075      ;
; 78.214 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.075      ;
; 78.214 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.075      ;
; 78.214 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.075      ;
; 78.222 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.066      ;
; 78.287 ; i2s_interface:i2s_UDA1380|sr_out[0]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.001      ;
; 78.304 ; i2s_interface:i2s_UDA1380|sr_out[1]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.984      ;
; 78.386 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.902      ;
; 78.395 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.893      ;
; 78.396 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.892      ;
; 78.396 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.892      ;
; 78.397 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.891      ;
; 78.397 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.891      ;
; 78.501 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.788      ;
; 78.501 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.788      ;
; 78.501 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.788      ;
; 78.501 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.788      ;
; 78.501 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.788      ;
; 78.501 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.788      ;
; 78.501 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.788      ;
; 78.501 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.788      ;
; 78.503 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.786      ;
; 78.503 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.786      ;
; 78.503 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.786      ;
; 78.503 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.786      ;
; 78.503 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.786      ;
; 78.503 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.786      ;
; 78.503 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.786      ;
; 78.583 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.706      ;
; 78.583 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.706      ;
; 78.583 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.706      ;
; 78.583 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.706      ;
; 78.583 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.706      ;
; 78.583 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.706      ;
; 78.583 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.706      ;
; 78.585 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.704      ;
; 78.585 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.704      ;
; 78.585 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.704      ;
; 78.585 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.704      ;
; 78.585 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.704      ;
; 78.585 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.704      ;
; 78.585 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.704      ;
; 78.585 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.704      ;
; 78.589 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.699      ;
; 78.589 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.699      ;
; 78.589 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.699      ;
; 78.589 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.699      ;
; 78.589 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.699      ;
; 78.595 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.693      ;
; 78.595 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.693      ;
; 78.595 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.693      ;
; 78.595 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.693      ;
; 78.595 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[0]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.693      ;
; 78.726 ; i2s_interface:i2s_UDA1380|sr_out[4]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.562      ;
; 78.729 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.559      ;
; 78.765 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.524      ;
; 78.765 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.524      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.452 ; i2s_interface:i2s_UDA1380|dac_data   ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.492 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.786      ;
; 0.501 ; i2s_interface:i2s_UDA1380|zbclk      ; i2s_interface:i2s_UDA1380|zzbclk     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; i2s_interface:i2s_UDA1380|zlrclk     ; i2s_interface:i2s_UDA1380|zzlrclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.506 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.800      ;
; 0.508 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|zzzlrclk   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.519 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|zzzbclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.813      ;
; 0.526 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.626 ; i2s_interface:i2s_UDA1380|zzzlrclk   ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.920      ;
; 0.692 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.986      ;
; 0.698 ; i2s_interface:i2s_UDA1380|sr_in[19]  ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.704 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.998      ;
; 0.704 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.998      ;
; 0.704 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.998      ;
; 0.705 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.705 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.705 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.706 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.706 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.706 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.707 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.001      ;
; 0.707 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.001      ;
; 0.708 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.002      ;
; 0.708 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.002      ;
; 0.709 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.003      ;
; 0.716 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.010      ;
; 0.723 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.772 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.907 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.201      ;
; 0.914 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.208      ;
; 0.917 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.211      ;
; 0.927 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.221      ;
; 0.931 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.225      ;
; 0.932 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.226      ;
; 1.112 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.406      ;
; 1.124 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.136 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.430      ;
; 1.136 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.430      ;
; 1.137 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.431      ;
; 1.137 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.431      ;
; 1.137 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.431      ;
; 1.286 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.581      ;
; 1.305 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.599      ;
; 1.305 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.599      ;
; 1.306 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.600      ;
; 1.306 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.600      ;
; 1.306 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.600      ;
; 1.335 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.629      ;
; 1.426 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.720      ;
; 1.547 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.841      ;
; 1.594 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.888      ;
; 1.594 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.888      ;
; 1.595 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.889      ;
; 1.680 ; i2s_interface:i2s_UDA1380|sr_out[3]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.974      ;
; 1.702 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.706 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.000      ;
; 1.787 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.081      ;
; 1.789 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.083      ;
; 1.790 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.084      ;
; 1.793 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.087      ;
; 1.799 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.093      ;
; 1.891 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.185      ;
; 1.928 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.222      ;
; 1.932 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.226      ;
; 1.959 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.253      ;
; 2.021 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.315      ;
; 2.059 ; i2s_interface:i2s_UDA1380|sr_out[4]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.353      ;
; 2.073 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.367      ;
; 2.100 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.394      ;
; 2.147 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.441      ;
; 2.147 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.441      ;
; 2.147 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.441      ;
; 2.147 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.441      ;
; 2.147 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.441      ;
; 2.190 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.484      ;
; 2.190 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.484      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClkSys'                                                                                                                                                       ;
+-------+-------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP     ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP      ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2reg:registers|State.S_IDLE                       ; uart2reg:registers|State.S_IDLE                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|rx_byte_last_valid                 ; uart:serial_simple|rx_byte_last_valid                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|rx_symbol_ce                       ; uart:serial_simple|rx_symbol_ce                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|tx_byte_valid                      ; uart:serial_simple|tx_byte_valid                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|tx_active                          ; uart:serial_simple|tx_active                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|tx_gen_state[2]                    ; uart:serial_simple|tx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|rx_gen_state[10]                   ; uart:serial_simple|rx_gen_state[10]                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|rx_gen_state[3]                    ; uart:serial_simple|rx_gen_state[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|rx_gen_state[2]                    ; uart:serial_simple|rx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR     ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB        ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB       ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB        ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB       ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START           ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START          ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN      ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.746      ;
; 0.485 ; uart:serial_simple|tx_active                          ; uart:serial_simple|tx_byte_valid                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.778      ;
; 0.501 ; uart2reg:registers|State.S_WRITE_REG                  ; uart2reg:registers|RxDataValid                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_LSB  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_SR    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR        ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.795      ;
; 0.524 ; uart2reg:registers|RxDataValid                        ; uart2reg:registers|Reg_Written                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.817      ;
; 0.525 ; uart2reg:registers|State.S_READ_REG                   ; uart2reg:registers|UartRx_read                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; uart2reg:registers|State.S_READ_REG                   ; uart2reg:registers|State.S_IDLE                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; uart:serial_simple|rx_byte_last[2]                    ; uart2reg:registers|RxData[2]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; uart:serial_simple|rx_byte_last[5]                    ; uart2reg:registers|RxData[5]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; uart:serial_simple|rx_byte_working[1]                 ; uart:serial_simple|rx_byte_working[0]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; uart:serial_simple|rx_byte_working[3]                 ; uart:serial_simple|rx_byte_working[2]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; uart:serial_simple|rx_byte_working[5]                 ; uart:serial_simple|rx_byte_working[4]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; uart:serial_simple|rx_symbol_complete_d1              ; uart:serial_simple|rx_byte_last_valid                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE       ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; uart:serial_simple|rx_byte_last[0]                    ; uart2reg:registers|RxData[0]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; uart:serial_simple|rx_byte_last[3]                    ; uart2reg:registers|RxData[3]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; uart:serial_simple|rx_byte_working[6]                 ; uart:serial_simple|rx_byte_working[5]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; uart:serial_simple|rx_byte_last[1]                    ; uart2reg:registers|RxData[1]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; uart:serial_simple|rx_byte_working[2]                 ; uart:serial_simple|rx_byte_working[1]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.821      ;
; 0.530 ; uart:serial_simple|rx_byte_last[4]                    ; uart2reg:registers|RxData[4]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.823      ;
; 0.541 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_LSB ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.833      ;
; 0.545 ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK        ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.837      ;
; 0.552 ; uart:serial_simple|tx_byte_valid                      ; uart:serial_simple|tx_active                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.845      ;
; 0.558 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.851      ;
; 0.559 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.852      ;
; 0.571 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE            ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START          ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.863      ;
; 0.574 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.867      ;
; 0.592 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE        ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN      ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.884      ;
; 0.676 ; uart:serial_simple|tx_gen_state[2]                    ; uart:serial_simple|tx_gen_state[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.969      ;
; 0.680 ; uart2reg:registers|UartTx_data[4]                     ; uart:serial_simple|tx_byte_next[4]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.974      ;
; 0.680 ; uart2reg:registers|UartTx_data[1]                     ; uart:serial_simple|tx_byte_next[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.974      ;
; 0.684 ; uart2reg:registers|UartTx_data[0]                     ; uart:serial_simple|tx_byte_next[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.978      ;
; 0.686 ; uart:serial_simple|rx_byte_last_valid                 ; uart2reg:registers|RxDataValid                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.979      ;
; 0.689 ; uart2reg:registers|UartTx_data[3]                     ; uart:serial_simple|tx_byte_next[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.983      ;
; 0.691 ; uart:serial_simple|tx_gen_state[2]                    ; uart:serial_simple|tx_gen_state[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.984      ;
; 0.691 ; uart:serial_simple|rx_byte_last_valid                 ; uart2reg:registers|UartRx_read                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.984      ;
; 0.699 ; I2cMaster_UDA1380:i2c_UDA1380|sda_in_q                ; I2cMaster_UDA1380:i2c_UDA1380|sda_in_qq              ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.992      ;
; 0.708 ; uart2reg:registers|UartTx_data[5]                     ; uart:serial_simple|tx_byte_next[5]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 1.002      ;
; 0.710 ; uart2reg:registers|Reg_Write[4][2]                    ; I2cMaster_UDA1380:i2c_UDA1380|shift[2]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.079      ; 1.001      ;
; 0.711 ; uart2reg:registers|UartTx_data[2]                     ; uart:serial_simple|tx_byte_next[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 1.005      ;
; 0.713 ; uart2reg:registers|UartTx_data[6]                     ; uart:serial_simple|tx_byte_next[6]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 1.007      ;
; 0.714 ; uart2reg:registers|UartTx_data[7]                     ; uart:serial_simple|tx_byte_next[7]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 1.008      ;
; 0.719 ; uart:serial_simple|rx_byte_working[5]                 ; uart:serial_simple|rx_byte_last[5]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.011      ;
; 0.719 ; uart:serial_simple|rx_byte_working[6]                 ; uart:serial_simple|rx_byte_last[6]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.011      ;
; 0.720 ; uart2reg:registers|valid_cpy                          ; uart2reg:registers|State.S_WRITE_REG                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.013      ;
; 0.722 ; uart2reg:registers|valid_cpy                          ; uart2reg:registers|State.S_READ_REG                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.015      ;
; 0.723 ; uart:serial_simple|rx_byte_working[1]                 ; uart:serial_simple|rx_byte_last[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.015      ;
; 0.723 ; uart:serial_simple|rx_byte_working[3]                 ; uart:serial_simple|rx_byte_last[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.015      ;
; 0.723 ; uart:serial_simple|rx_byte_last[4]                    ; uart2reg:registers|Address[4]                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.078      ; 1.013      ;
; 0.723 ; uart:serial_simple|rx_byte_working[4]                 ; uart:serial_simple|rx_byte_working[3]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; uart:serial_simple|rx_byte_last[7]                    ; uart2reg:registers|RxData[7]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; uart:serial_simple|rx_byte_working[0]                 ; uart:serial_simple|rx_byte_last[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; uart:serial_simple|rx_byte_working[7]                 ; uart:serial_simple|rx_byte_working[6]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_MSB  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.079      ; 1.015      ;
; 0.725 ; uart2reg:registers|RxData[5]                          ; uart2reg:registers|Reg_Write[4][5]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.078      ; 1.015      ;
; 0.725 ; uart:serial_simple|rx_byte_last[6]                    ; uart2reg:registers|RxData[6]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.018      ;
; 0.727 ; I2cMaster_UDA1380:i2c_UDA1380|shift[4]                ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[4]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.020      ;
; 0.739 ; I2cMaster_UDA1380:i2c_UDA1380|counter[1]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[1]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; I2cMaster_UDA1380:i2c_UDA1380|counter[2]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[2]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_ADDR ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR     ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; uart2reg:registers|UartTx_write                       ; uart:serial_simple|tx_byte_valid                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; uart:serial_simple|rx_byte_last_valid                 ; uart2reg:registers|valid_cpy                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_MSB   ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB       ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; counter[3]                                            ; counter[3]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; counter[1]                                            ; counter[1]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; counter[2]                                            ; counter[2]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; uart:serial_simple|rx_byte_working[7]                 ; uart:serial_simple|rx_byte_last[7]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; counter[6]                                            ; counter[6]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; counter[4]                                            ; counter[4]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.040      ;
; 0.751 ; uart:serial_simple|rx_byte_working[4]                 ; uart:serial_simple|rx_byte_last[4]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.043      ;
; 0.752 ; uart:serial_simple|rx_byte_last[3]                    ; uart2reg:registers|Address[3]                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.078      ; 1.042      ;
; 0.752 ; uart:serial_simple|rx_gen_state[3]                    ; uart:serial_simple|rx_gen_state[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.045      ;
; 0.752 ; uart:serial_simple|rx_gen_state[3]                    ; uart:serial_simple|rx_gen_state[10]                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.045      ;
; 0.755 ; I2cMaster_UDA1380:i2c_UDA1380|shift[0]                ; I2cMaster_UDA1380:i2c_UDA1380|shift[0]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; uart:serial_simple|rx_gen_state[3]                    ; uart:serial_simple|rx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.048      ;
; 0.759 ; I2cMaster_UDA1380:i2c_UDA1380|counter[0]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[0]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 1.051      ;
; 0.760 ; uart:serial_simple|tx_gen_state[31]                   ; uart:serial_simple|tx_gen_state[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; uart:serial_simple|rx_symbol_count[3]                 ; uart:serial_simple|rx_symbol_count[3]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; uart:serial_simple|rx_symbol_count[13]                ; uart:serial_simple|rx_symbol_count[13]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 1.055      ;
+-------+-------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClkSys'                                                                                   ;
+-------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------+
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[0]                    ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[3]                    ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_start_det                       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_ce                       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[0]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[10]                ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[11]                ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[12]                ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[13]                ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[14]                ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[15]                ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[1]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[2]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[3]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[4]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[5]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[6]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[7]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[8]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[9]                 ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|uart_rx                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; TIC                                                   ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; counter[0]                                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; counter[1]                                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; counter[2]                                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; counter[3]                                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; counter[4]                                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; counter[5]                                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; counter[6]                                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; counter[7]                                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Written                        ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|RxDataValid                        ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|State.S_IDLE                       ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|State.S_READ_REG                   ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|State.S_WRITE_REG                  ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartRx_read                        ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartTx_write                       ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|valid_cpy                          ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_last_valid                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[10]                   ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[1]                    ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[2]                    ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_complete                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_complete_d1              ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_active                          ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_valid                      ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_working[0]                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_working[1]                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_working[2]                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_working[3]                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_working[4]                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_working[5]                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_working[6]                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_working[7]                 ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_gen_state[0]                    ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_gen_state[1]                    ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_gen_state[2]                    ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_gen_state[31]                   ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_gen_state[3]                    ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|uart_rx_d1                         ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|uart_tx                            ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT                 ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|counter[0]              ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|counter[1]              ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|counter[2]              ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_MSB   ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_SR    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_ADDR ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_LSB  ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_MSB  ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP      ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END             ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE            ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV        ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB        ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB        ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR         ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE        ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK         ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START           ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR      ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB       ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB       ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][0]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][1]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][2]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][3]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][4]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][5]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][6]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][7]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][0]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][1]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][2]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][3]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][4]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][5]                    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][6]                    ;
+-------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[19] ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[1]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[2]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[3]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[4]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[5]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[6]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[7]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[8]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[9]  ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zbclk      ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zlrclk     ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzbclk     ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzlrclk    ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzbclk    ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzlrclk   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zbclk      ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zlrclk     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzbclk     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzlrclk    ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzbclk    ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzlrclk   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.557 ; 40.745       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioRxClk  ; ClkSys     ; 2.694 ; 2.967 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData ; ClkSys     ; 4.709 ; 4.970 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs   ; ClkSys     ; 4.590 ; 4.909 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+
; AudioRxClk  ; ClkSys     ; -2.000 ; -2.266 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData ; ClkSys     ; -3.908 ; -4.149 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs   ; ClkSys     ; -3.810 ; -4.119 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioMCLK   ; ClkSys     ; 1.636 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData ; ClkSys     ; 4.448 ; 4.301 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK   ; ClkSys     ;       ; 1.549 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioMCLK   ; ClkSys     ; 1.198 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData ; ClkSys     ; 3.885 ; 3.739 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK   ; ClkSys     ;       ; 1.109 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; AudioRxClk ; AudioTxClk  ; 4.725  ;    ;    ; 4.842  ;
; AudioRxWs  ; AudioTxWs   ; 7.588  ;    ;    ; 7.681  ;
; KEY0       ; LED0        ; 10.465 ;    ;    ; 10.580 ;
; KEY1       ; LED1        ; 11.232 ;    ;    ; 11.166 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; AudioRxClk ; AudioTxClk  ; 4.585  ;    ;    ; 4.697  ;
; AudioRxWs  ; AudioTxWs   ; 7.323  ;    ;    ; 7.410  ;
; KEY0       ; LED0        ; 10.084 ;    ;    ; 10.189 ;
; KEY1       ; LED1        ; 10.738 ;    ;    ; 10.654 ;
+------------+-------------+--------+----+----+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                            ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 130.4 MHz  ; 130.4 MHz       ; ClkSys                                                 ;      ;
; 177.71 MHz ; 177.71 MHz      ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 12.331 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 75.742 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; ClkSys                                                 ; 0.401 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 9.750  ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 40.401 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClkSys'                                                                                                                                                 ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.331 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.067     ; 7.604      ;
; 12.389 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 7.550      ;
; 12.390 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 7.549      ;
; 12.562 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.061     ; 7.379      ;
; 12.562 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.061     ; 7.379      ;
; 12.684 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 7.255      ;
; 12.685 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 7.254      ;
; 12.685 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 7.254      ;
; 12.842 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.072     ; 7.088      ;
; 12.900 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 7.034      ;
; 12.901 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 7.033      ;
; 12.928 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.078     ; 6.996      ;
; 12.968 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.957      ;
; 12.986 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.942      ;
; 12.987 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.941      ;
; 12.989 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.077     ; 6.936      ;
; 13.026 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.903      ;
; 13.027 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.902      ;
; 13.047 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.882      ;
; 13.048 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.881      ;
; 13.073 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.863      ;
; 13.073 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.863      ;
; 13.098 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.072     ; 6.832      ;
; 13.156 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.778      ;
; 13.157 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.777      ;
; 13.159 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.072     ; 6.771      ;
; 13.159 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.072     ; 6.771      ;
; 13.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.072     ; 6.743      ;
; 13.192 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.069     ; 6.741      ;
; 13.195 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.739      ;
; 13.196 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.738      ;
; 13.196 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.738      ;
; 13.198 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.069     ; 6.735      ;
; 13.199 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.732      ;
; 13.199 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.732      ;
; 13.220 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.711      ;
; 13.220 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.711      ;
; 13.228 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.703      ;
; 13.245 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.689      ;
; 13.246 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.688      ;
; 13.250 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.687      ;
; 13.251 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.686      ;
; 13.256 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.681      ;
; 13.257 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.680      ;
; 13.281 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.647      ;
; 13.282 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.646      ;
; 13.282 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.646      ;
; 13.286 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.067     ; 6.649      ;
; 13.287 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.067     ; 6.648      ;
; 13.321 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.608      ;
; 13.322 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.607      ;
; 13.322 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.607      ;
; 13.329 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.607      ;
; 13.329 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.607      ;
; 13.342 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.587      ;
; 13.343 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.586      ;
; 13.343 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.586      ;
; 13.381 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.072     ; 6.549      ;
; 13.418 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.518      ;
; 13.418 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.518      ;
; 13.423 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 6.516      ;
; 13.423 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 6.516      ;
; 13.429 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 6.510      ;
; 13.429 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 6.510      ;
; 13.439 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.495      ;
; 13.440 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.494      ;
; 13.451 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.483      ;
; 13.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.072     ; 6.478      ;
; 13.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.482      ;
; 13.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.482      ;
; 13.459 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.478      ;
; 13.459 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.478      ;
; 13.510 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.424      ;
; 13.511 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.423      ;
; 13.540 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.394      ;
; 13.541 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.393      ;
; 13.541 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.393      ;
; 13.545 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.392      ;
; 13.546 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.391      ;
; 13.546 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.391      ;
; 13.551 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.386      ;
; 13.552 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.385      ;
; 13.552 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.385      ;
; 13.569 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.069     ; 6.364      ;
; 13.581 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.067     ; 6.354      ;
; 13.582 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.067     ; 6.353      ;
; 13.582 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.067     ; 6.353      ;
; 13.603 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.329      ;
; 13.612 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.324      ;
; 13.612 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.324      ;
; 13.627 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.310      ;
; 13.628 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.065     ; 6.309      ;
; 13.661 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.275      ;
; 13.662 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.274      ;
; 13.683 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.253      ;
; 13.683 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.066     ; 6.253      ;
; 13.734 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.200      ;
; 13.735 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.199      ;
; 13.735 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.199      ;
; 13.769 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.162      ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 75.742 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 5.556      ;
; 76.008 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 5.290      ;
; 76.724 ; i2s_interface:i2s_UDA1380|sr_out[14] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.075     ; 4.572      ;
; 76.864 ; i2s_interface:i2s_UDA1380|sr_out[17] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.075     ; 4.432      ;
; 76.908 ; i2s_interface:i2s_UDA1380|sr_out[11] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 4.387      ;
; 76.939 ; i2s_interface:i2s_UDA1380|sr_out[12] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 4.356      ;
; 77.009 ; i2s_interface:i2s_UDA1380|sr_out[16] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.075     ; 4.287      ;
; 77.012 ; i2s_interface:i2s_UDA1380|sr_out[10] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 4.283      ;
; 77.123 ; i2s_interface:i2s_UDA1380|sr_out[19] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.075     ; 4.173      ;
; 77.135 ; i2s_interface:i2s_UDA1380|sr_out[6]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 4.160      ;
; 77.162 ; i2s_interface:i2s_UDA1380|sr_out[8]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 4.133      ;
; 77.332 ; i2s_interface:i2s_UDA1380|sr_out[9]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 3.963      ;
; 77.379 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.919      ;
; 77.450 ; i2s_interface:i2s_UDA1380|sr_out[7]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 3.845      ;
; 77.521 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.777      ;
; 77.763 ; i2s_interface:i2s_UDA1380|sr_out[5]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 3.532      ;
; 77.828 ; i2s_interface:i2s_UDA1380|sr_out[18] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.075     ; 3.468      ;
; 77.896 ; i2s_interface:i2s_UDA1380|sr_out[13] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.075     ; 3.400      ;
; 77.924 ; i2s_interface:i2s_UDA1380|sr_out[15] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.075     ; 3.372      ;
; 77.954 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.344      ;
; 77.955 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.343      ;
; 77.955 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.343      ;
; 77.956 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.342      ;
; 77.956 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.342      ;
; 78.000 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.298      ;
; 78.001 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.297      ;
; 78.001 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.297      ;
; 78.002 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.296      ;
; 78.002 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.296      ;
; 78.125 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.173      ;
; 78.125 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.173      ;
; 78.125 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.173      ;
; 78.126 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.172      ;
; 78.126 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.172      ;
; 78.207 ; i2s_interface:i2s_UDA1380|sr_out[2]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.091      ;
; 78.384 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.914      ;
; 78.385 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.913      ;
; 78.385 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.913      ;
; 78.386 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.912      ;
; 78.386 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.912      ;
; 78.402 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.896      ;
; 78.426 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.874      ;
; 78.426 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.874      ;
; 78.426 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.874      ;
; 78.426 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.874      ;
; 78.426 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.874      ;
; 78.426 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.874      ;
; 78.426 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.874      ;
; 78.489 ; i2s_interface:i2s_UDA1380|sr_out[1]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.809      ;
; 78.510 ; i2s_interface:i2s_UDA1380|sr_out[0]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.788      ;
; 78.567 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.731      ;
; 78.654 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.644      ;
; 78.654 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.644      ;
; 78.654 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.644      ;
; 78.655 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.643      ;
; 78.655 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.643      ;
; 78.657 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.643      ;
; 78.657 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.643      ;
; 78.657 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.643      ;
; 78.657 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.643      ;
; 78.657 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.643      ;
; 78.657 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.643      ;
; 78.657 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.643      ;
; 78.707 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.593      ;
; 78.707 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.593      ;
; 78.707 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.593      ;
; 78.707 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.593      ;
; 78.707 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.593      ;
; 78.707 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.593      ;
; 78.707 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.593      ;
; 78.707 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.593      ;
; 78.730 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.570      ;
; 78.730 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.570      ;
; 78.730 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.570      ;
; 78.730 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.570      ;
; 78.730 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.570      ;
; 78.730 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.570      ;
; 78.730 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.570      ;
; 78.732 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.568      ;
; 78.732 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.568      ;
; 78.732 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.568      ;
; 78.732 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.568      ;
; 78.732 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.568      ;
; 78.732 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.568      ;
; 78.732 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.568      ;
; 78.732 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.568      ;
; 78.744 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.554      ;
; 78.744 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.554      ;
; 78.744 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.554      ;
; 78.744 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.554      ;
; 78.744 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[0]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.554      ;
; 78.789 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.509      ;
; 78.789 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.509      ;
; 78.789 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.509      ;
; 78.789 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.509      ;
; 78.789 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.509      ;
; 78.891 ; i2s_interface:i2s_UDA1380|sr_out[4]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.407      ;
; 78.899 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.401      ;
; 78.899 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.401      ;
; 78.899 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.401      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClkSys'                                                                                                                                                        ;
+-------+-------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR     ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB        ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB        ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2reg:registers|State.S_IDLE                       ; uart2reg:registers|State.S_IDLE                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:serial_simple|rx_byte_last_valid                 ; uart:serial_simple|rx_byte_last_valid                ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:serial_simple|rx_symbol_ce                       ; uart:serial_simple|rx_symbol_ce                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:serial_simple|tx_byte_valid                      ; uart:serial_simple|tx_byte_valid                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:serial_simple|tx_active                          ; uart:serial_simple|tx_active                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:serial_simple|tx_gen_state[2]                    ; uart:serial_simple|tx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:serial_simple|rx_gen_state[3]                    ; uart:serial_simple|rx_gen_state[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START           ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START          ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP      ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN      ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:serial_simple|rx_gen_state[10]                   ; uart:serial_simple|rx_gen_state[10]                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:serial_simple|rx_gen_state[2]                    ; uart:serial_simple|rx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP     ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN   ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.669      ;
; 0.449 ; uart:serial_simple|tx_active                          ; uart:serial_simple|tx_byte_valid                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.717      ;
; 0.469 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_LSB  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; uart2reg:registers|State.S_WRITE_REG                  ; uart2reg:registers|RxDataValid                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_SR    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR        ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.739      ;
; 0.482 ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.749      ;
; 0.484 ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE       ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.751      ;
; 0.484 ; uart2reg:registers|State.S_READ_REG                   ; uart2reg:registers|UartRx_read                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.752      ;
; 0.484 ; uart2reg:registers|State.S_READ_REG                   ; uart2reg:registers|State.S_IDLE                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.752      ;
; 0.489 ; uart2reg:registers|RxDataValid                        ; uart2reg:registers|Reg_Written                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.757      ;
; 0.491 ; uart:serial_simple|rx_byte_working[1]                 ; uart:serial_simple|rx_byte_working[0]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; uart:serial_simple|rx_symbol_complete_d1              ; uart:serial_simple|rx_byte_last_valid                ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; uart:serial_simple|rx_byte_last[2]                    ; uart2reg:registers|RxData[2]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; uart:serial_simple|rx_byte_last[5]                    ; uart2reg:registers|RxData[5]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; uart:serial_simple|rx_byte_working[3]                 ; uart:serial_simple|rx_byte_working[2]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; uart:serial_simple|rx_byte_working[5]                 ; uart:serial_simple|rx_byte_working[4]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; uart:serial_simple|rx_byte_last[1]                    ; uart2reg:registers|RxData[1]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; uart:serial_simple|rx_byte_last[0]                    ; uart2reg:registers|RxData[0]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; uart:serial_simple|rx_byte_last[3]                    ; uart2reg:registers|RxData[3]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; uart:serial_simple|rx_byte_working[6]                 ; uart:serial_simple|rx_byte_working[5]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; uart:serial_simple|rx_byte_working[2]                 ; uart:serial_simple|rx_byte_working[1]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; uart:serial_simple|rx_byte_last[4]                    ; uart2reg:registers|RxData[4]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.762      ;
; 0.502 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_LSB ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.770      ;
; 0.507 ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK        ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.774      ;
; 0.514 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.782      ;
; 0.515 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.783      ;
; 0.515 ; uart:serial_simple|tx_byte_valid                      ; uart:serial_simple|tx_active                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.783      ;
; 0.531 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE            ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START          ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.798      ;
; 0.534 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.802      ;
; 0.546 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE        ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN      ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.813      ;
; 0.603 ; uart2reg:registers|UartTx_data[4]                     ; uart:serial_simple|tx_byte_next[4]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.871      ;
; 0.603 ; uart2reg:registers|UartTx_data[1]                     ; uart:serial_simple|tx_byte_next[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.871      ;
; 0.607 ; uart2reg:registers|UartTx_data[0]                     ; uart:serial_simple|tx_byte_next[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.875      ;
; 0.611 ; uart2reg:registers|UartTx_data[3]                     ; uart:serial_simple|tx_byte_next[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.879      ;
; 0.626 ; uart2reg:registers|UartTx_data[5]                     ; uart:serial_simple|tx_byte_next[5]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.894      ;
; 0.627 ; uart:serial_simple|tx_gen_state[2]                    ; uart:serial_simple|tx_gen_state[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.895      ;
; 0.629 ; uart2reg:registers|UartTx_data[2]                     ; uart:serial_simple|tx_byte_next[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.897      ;
; 0.630 ; uart2reg:registers|UartTx_data[6]                     ; uart:serial_simple|tx_byte_next[6]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.898      ;
; 0.632 ; uart2reg:registers|UartTx_data[7]                     ; uart:serial_simple|tx_byte_next[7]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.900      ;
; 0.632 ; uart2reg:registers|Reg_Write[4][2]                    ; I2cMaster_UDA1380:i2c_UDA1380|shift[2]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.899      ;
; 0.642 ; I2cMaster_UDA1380:i2c_UDA1380|shift[4]                ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[4]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.910      ;
; 0.643 ; uart:serial_simple|rx_byte_working[5]                 ; uart:serial_simple|rx_byte_last[5]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.909      ;
; 0.643 ; uart:serial_simple|rx_byte_working[6]                 ; uart:serial_simple|rx_byte_last[6]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.909      ;
; 0.644 ; uart:serial_simple|rx_byte_last[4]                    ; uart2reg:registers|Address[4]                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.911      ;
; 0.644 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_MSB  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.910      ;
; 0.645 ; uart2reg:registers|RxData[5]                          ; uart2reg:registers|Reg_Write[4][5]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; uart:serial_simple|rx_byte_working[0]                 ; uart:serial_simple|rx_byte_last[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.911      ;
; 0.645 ; uart:serial_simple|rx_byte_last_valid                 ; uart2reg:registers|RxDataValid                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; uart:serial_simple|tx_gen_state[2]                    ; uart:serial_simple|tx_gen_state[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; I2cMaster_UDA1380:i2c_UDA1380|sda_in_q                ; I2cMaster_UDA1380:i2c_UDA1380|sda_in_qq              ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; uart:serial_simple|rx_byte_working[3]                 ; uart:serial_simple|rx_byte_last[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; uart:serial_simple|rx_byte_working[1]                 ; uart:serial_simple|rx_byte_last[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; uart:serial_simple|rx_byte_last_valid                 ; uart2reg:registers|UartRx_read                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.916      ;
; 0.667 ; uart:serial_simple|rx_byte_working[4]                 ; uart:serial_simple|rx_byte_working[3]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; uart:serial_simple|rx_byte_working[7]                 ; uart:serial_simple|rx_byte_last[7]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.933      ;
; 0.668 ; uart:serial_simple|rx_byte_last[7]                    ; uart2reg:registers|RxData[7]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; uart:serial_simple|rx_byte_last[6]                    ; uart2reg:registers|RxData[6]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; uart:serial_simple|rx_byte_last[3]                    ; uart2reg:registers|Address[3]                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; uart:serial_simple|rx_byte_working[7]                 ; uart:serial_simple|rx_byte_working[6]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; uart:serial_simple|rx_byte_working[4]                 ; uart:serial_simple|rx_byte_last[4]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.071      ; 0.935      ;
; 0.674 ; uart:serial_simple|tx_gen_state[31]                   ; uart:serial_simple|tx_gen_state[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.942      ;
; 0.680 ; uart2reg:registers|RxData[2]                          ; uart2reg:registers|Reg_Write[4][2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.947      ;
; 0.684 ; uart2reg:registers|valid_cpy                          ; uart2reg:registers|State.S_WRITE_REG                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.952      ;
; 0.686 ; uart2reg:registers|valid_cpy                          ; uart2reg:registers|State.S_READ_REG                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; I2cMaster_UDA1380:i2c_UDA1380|counter[2]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[2]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_ADDR ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR     ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; I2cMaster_UDA1380:i2c_UDA1380|counter[1]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[1]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_MSB   ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; uart2reg:registers|UartTx_write                       ; uart:serial_simple|tx_byte_valid                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; uart:serial_simple|rx_byte_last_valid                 ; uart2reg:registers|valid_cpy                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; counter[3]                                            ; counter[3]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; counter[1]                                            ; counter[1]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; counter[6]                                            ; counter[6]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; counter[2]                                            ; counter[2]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; counter[4]                                            ; counter[4]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; I2cMaster_UDA1380:i2c_UDA1380|shift[0]                ; I2cMaster_UDA1380:i2c_UDA1380|shift[0]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.966      ;
; 0.705 ; uart:serial_simple|rx_symbol_count[13]                ; uart:serial_simple|rx_symbol_count[13]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart:serial_simple|rx_symbol_count[3]                 ; uart:serial_simple|rx_symbol_count[3]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart:serial_simple|rx_symbol_count[5]                 ; uart:serial_simple|rx_symbol_count[5]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart:serial_simple|tx_symbol_count[3]                 ; uart:serial_simple|tx_symbol_count[3]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; uart:serial_simple|rx_symbol_count[11]                ; uart:serial_simple|rx_symbol_count[11]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.974      ;
+-------+-------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.401 ; i2s_interface:i2s_UDA1380|dac_data   ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.456 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.463 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.731      ;
; 0.464 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.732      ;
; 0.470 ; i2s_interface:i2s_UDA1380|zbclk      ; i2s_interface:i2s_UDA1380|zzbclk     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; i2s_interface:i2s_UDA1380|zlrclk     ; i2s_interface:i2s_UDA1380|zzlrclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.474 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.743      ;
; 0.476 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|zzzlrclk   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.486 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|zzzbclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.491 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.761      ;
; 0.493 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.580 ; i2s_interface:i2s_UDA1380|zzzlrclk   ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.613 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.881      ;
; 0.645 ; i2s_interface:i2s_UDA1380|sr_in[19]  ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.649 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.917      ;
; 0.650 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.919      ;
; 0.651 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.920      ;
; 0.652 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.652 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.652 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.652 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.653 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.922      ;
; 0.654 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.923      ;
; 0.654 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.655 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.655 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.657 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.925      ;
; 0.667 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.724 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.725 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.845 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.113      ;
; 0.847 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.116      ;
; 0.848 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.116      ;
; 0.855 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.124      ;
; 0.855 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.124      ;
; 0.857 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.125      ;
; 1.003 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.271      ;
; 1.028 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.049 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.159 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.430      ;
; 1.209 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.477      ;
; 1.228 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.496      ;
; 1.228 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.496      ;
; 1.229 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.497      ;
; 1.229 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.497      ;
; 1.230 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.498      ;
; 1.332 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.600      ;
; 1.416 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.684      ;
; 1.459 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.727      ;
; 1.459 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.727      ;
; 1.460 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.728      ;
; 1.498 ; i2s_interface:i2s_UDA1380|sr_out[3]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.766      ;
; 1.567 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.835      ;
; 1.590 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.858      ;
; 1.639 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.907      ;
; 1.640 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.908      ;
; 1.640 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.908      ;
; 1.654 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.922      ;
; 1.654 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.922      ;
; 1.709 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.977      ;
; 1.763 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.031      ;
; 1.777 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.045      ;
; 1.838 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.106      ;
; 1.839 ; i2s_interface:i2s_UDA1380|sr_out[4]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.107      ;
; 1.881 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.149      ;
; 1.897 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.165      ;
; 1.956 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.224      ;
; 1.956 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.224      ;
; 1.956 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.224      ;
; 1.956 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.224      ;
; 1.956 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.224      ;
; 1.961 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.229      ;
; 2.023 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.294      ;
; 2.023 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.294      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClkSys'                                                                     ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------+
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_start_det        ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[0]  ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[10] ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[11] ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[12] ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[13] ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[14] ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[15] ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[1]  ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[2]  ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[3]  ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[4]  ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[5]  ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[6]  ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[7]  ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[8]  ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_count[9]  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; TIC                                    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; counter[0]                             ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; counter[1]                             ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; counter[2]                             ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; counter[3]                             ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; counter[4]                             ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; counter[5]                             ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; counter[6]                             ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; counter[7]                             ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|uart_rx_d1          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[0]          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[1]          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[2]          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[3]          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[4]          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[5]          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[6]          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][2]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][5]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][0]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][1]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][2]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][3]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][4]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][5]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][6]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][7]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][0]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][1]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][2]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][3]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][4]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][5]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][6]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][7]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][0]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][1]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][2]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][3]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][4]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][5]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][6]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][7]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|RxData[0]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|RxData[1]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|RxData[2]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|RxData[3]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|RxData[4]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|RxData[5]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|RxData[6]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|RxData[7]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartTx_data[0]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartTx_data[1]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartTx_data[2]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartTx_data[3]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartTx_data[4]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartTx_data[5]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartTx_data[6]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|UartTx_data[7]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_last[0]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_last[1]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_last[2]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_last[3]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_last[4]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_last[5]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_last[6]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_last[7]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_working[0]  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_working[1]  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_working[2]  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_working[3]  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_working[4]  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_working[5]  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_working[6]  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_byte_working[7]  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[0]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[10]    ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[1]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[2]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_gen_state[3]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_ce        ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|rx_symbol_complete  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_byte_next[0]     ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[5]  ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[6]  ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[7]  ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[8]  ;
; 40.401 ; 40.617       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[9]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[19] ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[1]  ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[2]  ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[3]  ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[4]  ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zbclk      ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zlrclk     ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzbclk     ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzlrclk    ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzbclk    ;
; 40.403 ; 40.619       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzlrclk   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[1]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[2]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[3]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[4]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zbclk      ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zlrclk     ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzbclk     ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzlrclk    ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzbclk    ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzlrclk   ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.564 ; 40.748       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioRxClk  ; ClkSys     ; 2.337 ; 2.710 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData ; ClkSys     ; 4.120 ; 4.223 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs   ; ClkSys     ; 3.980 ; 4.199 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+
; AudioRxClk  ; ClkSys     ; -1.721 ; -2.083 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData ; ClkSys     ; -3.410 ; -3.503 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs   ; ClkSys     ; -3.291 ; -3.505 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioMCLK   ; ClkSys     ; 1.599 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData ; ClkSys     ; 4.182 ; 3.991 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK   ; ClkSys     ;       ; 1.512 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioMCLK   ; ClkSys     ; 1.193 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData ; ClkSys     ; 3.663 ; 3.475 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK   ; ClkSys     ;       ; 1.105 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+-------------+--------+----+----+-------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF    ;
+------------+-------------+--------+----+----+-------+
; AudioRxClk ; AudioTxClk  ; 4.259  ;    ;    ; 4.409 ;
; AudioRxWs  ; AudioTxWs   ; 6.834  ;    ;    ; 6.804 ;
; KEY0       ; LED0        ; 9.629  ;    ;    ; 9.389 ;
; KEY1       ; LED1        ; 10.334 ;    ;    ; 9.936 ;
+------------+-------------+--------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; AudioRxClk ; AudioTxClk  ; 4.114 ;    ;    ; 4.257 ;
; AudioRxWs  ; AudioTxWs   ; 6.578 ;    ;    ; 6.549 ;
; KEY0       ; LED0        ; 9.262 ;    ;    ; 9.027 ;
; KEY1       ; LED1        ; 9.859 ;    ;    ; 9.462 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 16.448 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 78.759 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; ClkSys                                                 ; 0.186 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 9.263  ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 40.482 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClkSys'                                                                                                                                                 ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.448 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 3.507      ;
; 16.465 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 3.493      ;
; 16.466 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 3.492      ;
; 16.556 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.028     ; 3.403      ;
; 16.556 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.028     ; 3.403      ;
; 16.574 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 3.384      ;
; 16.575 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 3.383      ;
; 16.575 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 3.383      ;
; 16.678 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.273      ;
; 16.695 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 3.259      ;
; 16.696 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 3.258      ;
; 16.721 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.039     ; 3.227      ;
; 16.738 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.213      ;
; 16.739 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.039     ; 3.209      ;
; 16.739 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.212      ;
; 16.756 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.195      ;
; 16.757 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.194      ;
; 16.782 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 3.164      ;
; 16.786 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 3.169      ;
; 16.786 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 3.169      ;
; 16.799 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.150      ;
; 16.800 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.149      ;
; 16.804 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 3.150      ;
; 16.805 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 3.149      ;
; 16.805 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 3.149      ;
; 16.829 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.123      ;
; 16.829 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.123      ;
; 16.847 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.105      ;
; 16.847 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.105      ;
; 16.847 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.104      ;
; 16.848 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.103      ;
; 16.848 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.103      ;
; 16.865 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.086      ;
; 16.866 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.085      ;
; 16.866 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 3.085      ;
; 16.878 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.074      ;
; 16.890 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 3.060      ;
; 16.890 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 3.060      ;
; 16.895 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 3.060      ;
; 16.896 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 3.059      ;
; 16.908 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.041      ;
; 16.909 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 3.045      ;
; 16.909 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.040      ;
; 16.909 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END          ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.040      ;
; 16.914 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 3.040      ;
; 16.926 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 3.031      ;
; 16.927 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 3.030      ;
; 16.928 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.024      ;
; 16.931 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 3.026      ;
; 16.932 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.020      ;
; 16.932 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 3.025      ;
; 16.945 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 3.010      ;
; 16.946 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 3.009      ;
; 16.949 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 3.006      ;
; 16.950 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 3.005      ;
; 16.986 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.031     ; 2.970      ;
; 16.986 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.031     ; 2.970      ;
; 17.004 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.951      ;
; 17.005 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.950      ;
; 17.005 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.950      ;
; 17.017 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 2.941      ;
; 17.017 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 2.941      ;
; 17.022 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 2.936      ;
; 17.022 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 2.936      ;
; 17.023 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.929      ;
; 17.035 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 2.922      ;
; 17.036 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 2.921      ;
; 17.036 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 2.921      ;
; 17.036 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.031     ; 2.920      ;
; 17.036 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.031     ; 2.920      ;
; 17.040 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.915      ;
; 17.040 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.031     ; 2.916      ;
; 17.040 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.031     ; 2.916      ;
; 17.040 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 2.917      ;
; 17.041 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.914      ;
; 17.041 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 2.916      ;
; 17.041 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 2.916      ;
; 17.054 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.901      ;
; 17.055 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.897      ;
; 17.055 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.900      ;
; 17.055 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.900      ;
; 17.058 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.897      ;
; 17.059 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.896      ;
; 17.059 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.896      ;
; 17.072 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.883      ;
; 17.073 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.882      ;
; 17.086 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKDOWN  ; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT            ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 2.868      ;
; 17.097 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 2.857      ;
; 17.113 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT            ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 2.841      ;
; 17.114 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 2.843      ;
; 17.115 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.030     ; 2.842      ;
; 17.116 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.836      ;
; 17.117 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK    ; ClkSys       ; ClkSys      ; 20.000       ; -0.042     ; 2.828      ;
; 17.117 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE   ; ClkSys       ; ClkSys      ; 20.000       ; -0.042     ; 2.828      ;
; 17.131 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END        ; ClkSys       ; ClkSys      ; 20.000       ; -0.031     ; 2.825      ;
; 17.131 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR    ; ClkSys       ; ClkSys      ; 20.000       ; -0.031     ; 2.825      ;
; 17.141 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START      ; ClkSys       ; ClkSys      ; 20.000       ; -0.033     ; 2.813      ;
; 17.149 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB   ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.806      ;
; 17.150 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.805      ;
; 17.150 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB  ; ClkSys       ; ClkSys      ; 20.000       ; -0.032     ; 2.805      ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 78.759 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 2.560      ;
; 78.859 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 2.460      ;
; 79.193 ; i2s_interface:i2s_UDA1380|sr_out[14] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 2.126      ;
; 79.234 ; i2s_interface:i2s_UDA1380|sr_out[17] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 2.085      ;
; 79.290 ; i2s_interface:i2s_UDA1380|sr_out[11] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 2.029      ;
; 79.298 ; i2s_interface:i2s_UDA1380|sr_out[10] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 2.021      ;
; 79.316 ; i2s_interface:i2s_UDA1380|sr_out[12] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 2.003      ;
; 79.338 ; i2s_interface:i2s_UDA1380|sr_out[16] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.981      ;
; 79.393 ; i2s_interface:i2s_UDA1380|sr_out[19] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.926      ;
; 79.422 ; i2s_interface:i2s_UDA1380|sr_out[6]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.897      ;
; 79.443 ; i2s_interface:i2s_UDA1380|sr_out[8]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.876      ;
; 79.488 ; i2s_interface:i2s_UDA1380|sr_out[9]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.831      ;
; 79.501 ; i2s_interface:i2s_UDA1380|sr_out[7]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.818      ;
; 79.513 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.806      ;
; 79.577 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.742      ;
; 79.692 ; i2s_interface:i2s_UDA1380|sr_out[5]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.627      ;
; 79.722 ; i2s_interface:i2s_UDA1380|sr_out[13] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.597      ;
; 79.732 ; i2s_interface:i2s_UDA1380|sr_out[18] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.587      ;
; 79.744 ; i2s_interface:i2s_UDA1380|sr_out[15] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.575      ;
; 79.749 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.570      ;
; 79.749 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.570      ;
; 79.750 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.569      ;
; 79.751 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.568      ;
; 79.751 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.568      ;
; 79.790 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.529      ;
; 79.790 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.529      ;
; 79.791 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.528      ;
; 79.792 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.527      ;
; 79.792 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.527      ;
; 79.827 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.492      ;
; 79.827 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.492      ;
; 79.828 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.491      ;
; 79.829 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.490      ;
; 79.829 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.490      ;
; 79.903 ; i2s_interface:i2s_UDA1380|sr_out[2]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.416      ;
; 79.963 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.356      ;
; 79.963 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.356      ;
; 79.964 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.355      ;
; 79.965 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.354      ;
; 79.965 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.354      ;
; 79.972 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.347      ;
; 80.031 ; i2s_interface:i2s_UDA1380|sr_out[0]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.288      ;
; 80.044 ; i2s_interface:i2s_UDA1380|sr_out[1]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.275      ;
; 80.049 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.270      ;
; 80.057 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.262      ;
; 80.057 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.262      ;
; 80.057 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.262      ;
; 80.057 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.262      ;
; 80.057 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.262      ;
; 80.057 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.262      ;
; 80.057 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.262      ;
; 80.086 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.233      ;
; 80.086 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.233      ;
; 80.087 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.232      ;
; 80.088 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.231      ;
; 80.088 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.231      ;
; 80.117 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.202      ;
; 80.117 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.202      ;
; 80.117 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.202      ;
; 80.117 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.202      ;
; 80.117 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.202      ;
; 80.117 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.202      ;
; 80.117 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.202      ;
; 80.146 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.173      ;
; 80.146 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.173      ;
; 80.146 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.173      ;
; 80.146 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.173      ;
; 80.146 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.173      ;
; 80.146 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.173      ;
; 80.146 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.173      ;
; 80.149 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.170      ;
; 80.149 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.170      ;
; 80.149 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.170      ;
; 80.149 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.170      ;
; 80.149 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.170      ;
; 80.149 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.170      ;
; 80.149 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.170      ;
; 80.149 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.170      ;
; 80.158 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.161      ;
; 80.158 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.161      ;
; 80.158 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.161      ;
; 80.158 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.161      ;
; 80.158 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[0]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.161      ;
; 80.165 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.154      ;
; 80.165 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.154      ;
; 80.165 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.154      ;
; 80.165 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.154      ;
; 80.165 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.154      ;
; 80.165 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.154      ;
; 80.165 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.154      ;
; 80.165 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.154      ;
; 80.200 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.119      ;
; 80.201 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.118      ;
; 80.201 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.118      ;
; 80.201 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.118      ;
; 80.201 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.118      ;
; 80.201 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.118      ;
; 80.209 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.110      ;
; 80.209 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.110      ;
; 80.223 ; i2s_interface:i2s_UDA1380|sr_out[4]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.037     ; 1.096      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClkSys'                                                                                                                                                        ;
+-------+-------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart:serial_simple|rx_symbol_ce                       ; uart:serial_simple|rx_symbol_ce                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:serial_simple|rx_gen_state[10]                   ; uart:serial_simple|rx_gen_state[10]                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:serial_simple|rx_gen_state[3]                    ; uart:serial_simple|rx_gen_state[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:serial_simple|rx_gen_state[2]                    ; uart:serial_simple|rx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP     ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR      ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR     ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB        ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB        ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START           ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START          ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN      ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2reg:registers|State.S_IDLE                       ; uart2reg:registers|State.S_IDLE                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|rx_byte_last_valid                 ; uart:serial_simple|rx_byte_last_valid                ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|tx_byte_valid                      ; uart:serial_simple|tx_byte_valid                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|tx_active                          ; uart:serial_simple|tx_active                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|tx_gen_state[2]                    ; uart:serial_simple|tx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP      ; ClkSys       ; ClkSys      ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_SR    ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR        ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_LSB  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; uart2reg:registers|State.S_WRITE_REG                  ; uart2reg:registers|RxDataValid                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.315      ;
; 0.199 ; uart:serial_simple|tx_active                          ; uart:serial_simple|tx_byte_valid                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.319      ;
; 0.204 ; uart:serial_simple|rx_byte_last[2]                    ; uart2reg:registers|RxData[2]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; uart:serial_simple|rx_byte_last[0]                    ; uart2reg:registers|RxData[0]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; uart:serial_simple|rx_byte_last[5]                    ; uart2reg:registers|RxData[5]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; uart:serial_simple|rx_byte_last[1]                    ; uart2reg:registers|RxData[1]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; uart2reg:registers|RxDataValid                        ; uart2reg:registers|Reg_Written                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; uart:serial_simple|rx_byte_last[3]                    ; uart2reg:registers|RxData[3]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; uart:serial_simple|rx_byte_working[1]                 ; uart:serial_simple|rx_byte_working[0]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; uart:serial_simple|rx_byte_working[3]                 ; uart:serial_simple|rx_byte_working[2]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; uart:serial_simple|rx_byte_working[5]                 ; uart:serial_simple|rx_byte_working[4]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; uart:serial_simple|rx_byte_working[6]                 ; uart:serial_simple|rx_byte_working[5]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; uart:serial_simple|rx_symbol_complete_d1              ; uart:serial_simple|rx_byte_last_valid                ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; uart:serial_simple|rx_byte_last[4]                    ; uart2reg:registers|RxData[4]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; uart:serial_simple|rx_byte_working[2]                 ; uart:serial_simple|rx_byte_working[1]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.327      ;
; 0.211 ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_LSB ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.331      ;
; 0.213 ; uart2reg:registers|State.S_READ_REG                   ; uart2reg:registers|State.S_IDLE                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK        ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.335      ;
; 0.218 ; I2cMaster_UDA1380:i2c_UDA1380|counter[3]              ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; uart2reg:registers|State.S_READ_REG                   ; uart2reg:registers|UartRx_read                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.338      ;
; 0.220 ; uart:serial_simple|tx_byte_valid                      ; uart:serial_simple|tx_active                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.340      ;
; 0.229 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.349      ;
; 0.234 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.354      ;
; 0.235 ; uart:serial_simple|tx_gen_state[3]                    ; uart:serial_simple|tx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.355      ;
; 0.241 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE            ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START          ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.361      ;
; 0.248 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE        ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN      ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.368      ;
; 0.258 ; uart2reg:registers|UartTx_data[4]                     ; uart:serial_simple|tx_byte_next[4]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; uart2reg:registers|UartTx_data[1]                     ; uart:serial_simple|tx_byte_next[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.378      ;
; 0.261 ; uart2reg:registers|UartTx_data[0]                     ; uart:serial_simple|tx_byte_next[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.381      ;
; 0.263 ; uart2reg:registers|UartTx_data[3]                     ; uart:serial_simple|tx_byte_next[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.383      ;
; 0.267 ; uart2reg:registers|UartTx_data[5]                     ; uart:serial_simple|tx_byte_next[5]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; uart2reg:registers|Reg_Write[4][2]                    ; I2cMaster_UDA1380:i2c_UDA1380|shift[2]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; I2cMaster_UDA1380:i2c_UDA1380|sda_in_q                ; I2cMaster_UDA1380:i2c_UDA1380|sda_in_qq              ; ClkSys       ; ClkSys      ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; uart2reg:registers|UartTx_data[2]                     ; uart:serial_simple|tx_byte_next[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; uart2reg:registers|UartTx_data[6]                     ; uart:serial_simple|tx_byte_next[6]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; uart2reg:registers|UartTx_data[7]                     ; uart:serial_simple|tx_byte_next[7]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; I2cMaster_UDA1380:i2c_UDA1380|shift[4]                ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[4]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; uart:serial_simple|rx_byte_working[0]                 ; uart:serial_simple|rx_byte_last[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_MSB  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB      ; ClkSys       ; ClkSys      ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; uart:serial_simple|rx_byte_working[6]                 ; uart:serial_simple|rx_byte_last[6]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; uart:serial_simple|rx_byte_working[5]                 ; uart:serial_simple|rx_byte_last[5]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; uart:serial_simple|rx_byte_working[1]                 ; uart:serial_simple|rx_byte_last[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; uart:serial_simple|rx_byte_last[4]                    ; uart2reg:registers|Address[4]                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.035      ; 0.394      ;
; 0.276 ; uart:serial_simple|rx_byte_working[3]                 ; uart:serial_simple|rx_byte_last[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; uart2reg:registers|RxData[5]                          ; uart2reg:registers|Reg_Write[4][5]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.035      ; 0.396      ;
; 0.278 ; uart:serial_simple|rx_byte_last[7]                    ; uart2reg:registers|RxData[7]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; uart:serial_simple|rx_byte_working[4]                 ; uart:serial_simple|rx_byte_working[3]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; uart:serial_simple|tx_gen_state[2]                    ; uart:serial_simple|tx_gen_state[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; uart:serial_simple|rx_byte_last[6]                    ; uart2reg:registers|RxData[6]                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; uart:serial_simple|rx_byte_working[7]                 ; uart:serial_simple|rx_byte_working[6]                ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; uart:serial_simple|tx_gen_state[2]                    ; uart:serial_simple|tx_gen_state[0]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; uart:serial_simple|rx_byte_last_valid                 ; uart2reg:registers|RxDataValid                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; uart:serial_simple|rx_byte_last_valid                 ; uart2reg:registers|UartRx_read                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; uart2reg:registers|valid_cpy                          ; uart2reg:registers|State.S_WRITE_REG                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; uart:serial_simple|rx_byte_working[7]                 ; uart:serial_simple|rx_byte_last[7]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; uart2reg:registers|valid_cpy                          ; uart2reg:registers|State.S_READ_REG                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; uart:serial_simple|rx_byte_last[3]                    ; uart2reg:registers|Address[3]                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.035      ; 0.405      ;
; 0.286 ; uart:serial_simple|rx_byte_working[4]                 ; uart:serial_simple|rx_byte_last[4]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; uart:serial_simple|tx_gen_state[31]                   ; uart:serial_simple|tx_gen_state[3]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.407      ;
; 0.291 ; uart2reg:registers|RxData[2]                          ; uart2reg:registers|Reg_Write[4][2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.035      ; 0.410      ;
; 0.292 ; uart:serial_simple|rx_byte_last_valid                 ; uart2reg:registers|valid_cpy                         ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; uart:serial_simple|rx_gen_state[3]                    ; uart:serial_simple|rx_gen_state[1]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; uart:serial_simple|rx_gen_state[3]                    ; uart:serial_simple|rx_gen_state[10]                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; I2cMaster_UDA1380:i2c_UDA1380|counter[1]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[1]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; I2cMaster_UDA1380:i2c_UDA1380|counter[2]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[2]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_ADDR ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR     ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; I2cMaster_UDA1380:i2c_UDA1380|shift[0]                ; I2cMaster_UDA1380:i2c_UDA1380|shift[0]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_MSB   ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; uart2reg:registers|UartTx_write                       ; uart:serial_simple|tx_byte_valid                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; uart:serial_simple|rx_gen_state[3]                    ; uart:serial_simple|rx_gen_state[2]                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; counter[1]                                            ; counter[1]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; counter[3]                                            ; counter[3]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; counter[6]                                            ; counter[6]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; counter[2]                                            ; counter[2]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; counter[4]                                            ; counter[4]                                           ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; I2cMaster_UDA1380:i2c_UDA1380|counter[0]              ; I2cMaster_UDA1380:i2c_UDA1380|counter[0]             ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; uart:serial_simple|rx_symbol_count[15]                ; uart:serial_simple|rx_symbol_count[15]               ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.424      ;
+-------+-------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.186 ; i2s_interface:i2s_UDA1380|dac_data   ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; i2s_interface:i2s_UDA1380|zbclk      ; i2s_interface:i2s_UDA1380|zzbclk     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; i2s_interface:i2s_UDA1380|zlrclk     ; i2s_interface:i2s_UDA1380|zzlrclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|zzzlrclk   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.202 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|zzzbclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.252 ; i2s_interface:i2s_UDA1380|zzzlrclk   ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.261 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.266 ; i2s_interface:i2s_UDA1380|sr_in[19]  ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.269 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.278 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.310 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.338 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.459      ;
; 0.339 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.342 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.345 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.466      ;
; 0.346 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.433 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.554      ;
; 0.442 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.444 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.449 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.570      ;
; 0.494 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.615      ;
; 0.517 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.541 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.567 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.688      ;
; 0.640 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.761      ;
; 0.670 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.671 ; i2s_interface:i2s_UDA1380|sr_out[3]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.792      ;
; 0.680 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.801      ;
; 0.727 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.848      ;
; 0.730 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.851      ;
; 0.730 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.851      ;
; 0.732 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.853      ;
; 0.736 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.857      ;
; 0.770 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.891      ;
; 0.783 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.904      ;
; 0.795 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.916      ;
; 0.797 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.918      ;
; 0.807 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.928      ;
; 0.823 ; i2s_interface:i2s_UDA1380|sr_out[4]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.944      ;
; 0.848 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.969      ;
; 0.850 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.971      ;
; 0.870 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.991      ;
; 0.870 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.991      ;
; 0.870 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.991      ;
; 0.870 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.991      ;
; 0.870 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.991      ;
; 0.903 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.024      ;
; 0.905 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.026      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClkSys'                                                                                    ;
+-------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------+
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[10]                ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[11]                ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[12]                ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[13]                ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[14]                ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[15]                ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[2]                 ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[3]                 ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[6]                 ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart:serial_simple|tx_symbol_count[9]                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[0]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[1]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[4]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[5]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[6]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[7]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[0]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[1]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[2]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[3]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[4]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[5]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[6]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[7]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_END        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_IDLE       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_LSB   ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_MSB   ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_ADDR ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_LSB  ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|sda_in_q                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|sda_in_qq               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|shift[0]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|shift[1]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|shift[2]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|shift[3]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|shift[4]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|shift[5]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|shift[6]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|shift[7]                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKDOWN     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_STOP            ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[0]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[1]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[2]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[3]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[4]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[5]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Address[6]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][0]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][1]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][2]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][3]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][4]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][5]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][6]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[0][7]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][0]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][1]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][3]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][4]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][6]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[2][7]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][0]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][1]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][2]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][3]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][4]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][5]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][6]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[3][7]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][0]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][1]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][2]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][3]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][4]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][5]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][6]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[4][7]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][0]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][1]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][2]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][3]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][4]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][5]                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; ClkSys ; Rise       ; uart2reg:registers|Reg_Write[5][6]                    ;
+-------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[19] ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[1]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[2]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[3]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[4]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[5]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[6]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[7]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[8]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[9]  ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zbclk      ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zlrclk     ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzbclk     ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzlrclk    ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzbclk    ;
; 40.482 ; 40.698       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzlrclk   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[19] ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[1]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[2]  ;
; 40.484 ; 40.668       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[3]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioRxClk  ; ClkSys     ; 1.366 ; 1.856 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData ; ClkSys     ; 2.291 ; 3.045 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs   ; ClkSys     ; 2.248 ; 2.977 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+
; AudioRxClk  ; ClkSys     ; -1.047 ; -1.539 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData ; ClkSys     ; -1.927 ; -2.665 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs   ; ClkSys     ; -1.891 ; -2.612 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioMCLK   ; ClkSys     ; 0.798 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData ; ClkSys     ; 2.032 ; 2.027 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK   ; ClkSys     ;       ; 0.745 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioMCLK   ; ClkSys     ; 0.591 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData ; ClkSys     ; 1.769 ; 1.762 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK   ; ClkSys     ;       ; 0.537 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; AudioRxClk ; AudioTxClk  ; 2.349 ;    ;    ; 2.810 ;
; AudioRxWs  ; AudioTxWs   ; 3.659 ;    ;    ; 4.335 ;
; KEY0       ; LED0        ; 4.878 ;    ;    ; 5.778 ;
; KEY1       ; LED1        ; 5.175 ;    ;    ; 6.068 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; AudioRxClk ; AudioTxClk  ; 2.289 ;    ;    ; 2.752 ;
; AudioRxWs  ; AudioTxWs   ; 3.540 ;    ;    ; 4.209 ;
; KEY0       ; LED0        ; 4.709 ;    ;    ; 5.596 ;
; KEY1       ; LED1        ; 4.961 ;    ;    ; 5.827 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 11.819 ; 0.186 ; N/A      ; N/A     ; 9.263               ;
;  ClkSys                                                 ; 11.819 ; 0.186 ; N/A      ; N/A     ; 9.263               ;
;  audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 75.455 ; 0.186 ; N/A      ; N/A     ; 40.401              ;
; Design-wide TNS                                         ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ClkSys                                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioRxClk  ; ClkSys     ; 2.694 ; 2.967 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData ; ClkSys     ; 4.709 ; 4.970 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs   ; ClkSys     ; 4.590 ; 4.909 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+
; AudioRxClk  ; ClkSys     ; -1.047 ; -1.539 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData ; ClkSys     ; -1.927 ; -2.665 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs   ; ClkSys     ; -1.891 ; -2.612 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioMCLK   ; ClkSys     ; 1.636 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData ; ClkSys     ; 4.448 ; 4.301 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK   ; ClkSys     ;       ; 1.549 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+
; AudioMCLK   ; ClkSys     ; 0.591 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData ; ClkSys     ; 1.769 ; 1.762 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK   ; ClkSys     ;       ; 0.537 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; AudioRxClk ; AudioTxClk  ; 4.725  ;    ;    ; 4.842  ;
; AudioRxWs  ; AudioTxWs   ; 7.588  ;    ;    ; 7.681  ;
; KEY0       ; LED0        ; 10.465 ;    ;    ; 10.580 ;
; KEY1       ; LED1        ; 11.232 ;    ;    ; 11.166 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; AudioRxClk ; AudioTxClk  ; 2.289 ;    ;    ; 2.752 ;
; AudioRxWs  ; AudioTxWs   ; 3.540 ;    ;    ; 4.209 ;
; KEY0       ; LED0        ; 4.709 ;    ;    ; 5.596 ;
; KEY1       ; LED1        ; 4.961 ;    ;    ; 5.827 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED5          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED6          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED7          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioMCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioTxClk    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioTxWs     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioTxData   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UartTx        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioScl      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioSda      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ClkUser                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioScl                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioSda                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY0                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioRxClk              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioRxWs               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ClkSys                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioRxData             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UartRx                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED5          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED6          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED7          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AudioMCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AudioTxClk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AudioTxWs     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AudioTxData   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; UartTx        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AudioScl      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AudioSda      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED5          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED6          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED7          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AudioMCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AudioTxClk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AudioTxWs     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AudioTxData   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; UartTx        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AudioScl      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AudioSda      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED5          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED6          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED7          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AudioMCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AudioTxClk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AudioTxWs     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AudioTxData   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UartTx        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AudioScl      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AudioSda      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 278      ; 0        ; 0        ; 0        ;
; ClkSys                                                 ; ClkSys                                                 ; 4405     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 278      ; 0        ; 0        ; 0        ;
; ClkSys                                                 ; ClkSys                                                 ; 4405     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Sep 10 17:57:43 2018
Info: Command: quartus_sta AudioBoard -c AudioBoard
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'AudioBoard.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {audio_mclk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 297 -multiply_by 73 -duty_cycle 50.00 -name {audio_mclk|altpll_component|auto_generated|pll1|clk[0]} {audio_mclk|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 11.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.819               0.000 ClkSys 
    Info (332119):    75.455               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 ClkSys 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.740               0.000 ClkSys 
    Info (332119):    40.402               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.331               0.000 ClkSys 
    Info (332119):    75.742               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 ClkSys 
    Info (332119):     0.401               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.750               0.000 ClkSys 
    Info (332119):    40.401               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.448               0.000 ClkSys 
    Info (332119):    78.759               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 ClkSys 
    Info (332119):     0.186               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.263               0.000 ClkSys 
    Info (332119):    40.482               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4726 megabytes
    Info: Processing ended: Mon Sep 10 17:57:47 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


