{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641677012652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2015 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  8 22:23:32 2022 " "Processing started: Sat Jan  8 22:23:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641677012659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677012659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677012660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1641677014284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "../qsys/main/synthesis/main.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040512 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../qsys/main/synthesis/main.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/main/synthesis/submodules/altera_reset_controller.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/main/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_irq_mapper " "Found entity 1: main_irq_mapper" {  } { { "../qsys/main/synthesis/submodules/main_irq_mapper.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0 " "Found entity 1: main_mm_interconnect_0" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_avalon_st_adapter " "Found entity 1: main_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: main_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040825 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_rsp_mux_001 " "Found entity 1: main_mm_interconnect_0_rsp_mux_001" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_rsp_mux " "Found entity 1: main_mm_interconnect_0_rsp_mux" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_rsp_demux " "Found entity 1: main_mm_interconnect_0_rsp_demux" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_cmd_mux_001 " "Found entity 1: main_mm_interconnect_0_cmd_mux_001" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677040985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677040985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_cmd_mux " "Found entity 1: main_mm_interconnect_0_cmd_mux" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_cmd_demux_001 " "Found entity 1: main_mm_interconnect_0_cmd_demux_001" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_cmd_demux " "Found entity 1: main_mm_interconnect_0_cmd_demux" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at main_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641677041139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at main_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641677041141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_router_003_default_decode " "Found entity 1: main_mm_interconnect_0_router_003_default_decode" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041149 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_mm_interconnect_0_router_003 " "Found entity 2: main_mm_interconnect_0_router_003" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at main_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641677041183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at main_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641677041184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_router_002_default_decode " "Found entity 1: main_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041186 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_mm_interconnect_0_router_002 " "Found entity 2: main_mm_interconnect_0_router_002" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at main_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641677041229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at main_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641677041231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_router_001_default_decode " "Found entity 1: main_mm_interconnect_0_router_001_default_decode" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041237 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_mm_interconnect_0_router_001 " "Found entity 2: main_mm_interconnect_0_router_001" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at main_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641677041272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at main_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641677041274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_mm_interconnect_0_router_default_decode " "Found entity 1: main_mm_interconnect_0_router_default_decode" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041281 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_mm_interconnect_0_router " "Found entity 2: main_mm_interconnect_0_router" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/main/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_timer " "Found entity 1: main_timer" {  } { { "../qsys/main/synthesis/submodules/main_timer.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_onchip_memory " "Found entity 1: main_onchip_memory" {  } { { "../qsys/main/synthesis/submodules/main_onchip_memory.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_jtag_uart_sim_scfifo_w " "Found entity 1: main_jtag_uart_sim_scfifo_w" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041685 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_jtag_uart_scfifo_w " "Found entity 2: main_jtag_uart_scfifo_w" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041685 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_jtag_uart_sim_scfifo_r " "Found entity 3: main_jtag_uart_sim_scfifo_r" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041685 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_jtag_uart_scfifo_r " "Found entity 4: main_jtag_uart_scfifo_r" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041685 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_jtag_uart " "Found entity 5: main_jtag_uart" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_cc-rtl " "Found design unit 1: gcd_cc-rtl" {  } { { "../qsys/main/synthesis/submodules/gcd_cc.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041734 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_cc " "Found entity 1: gcd_cc" {  } { { "../qsys/main/synthesis/submodules/gcd_cc.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd-RTL " "Found design unit 1: gcd-RTL" {  } { { "../qsys/main/synthesis/submodules/gcd.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041774 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd " "Found entity 1: gcd" {  } { { "../qsys/main/synthesis/submodules/gcd.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/fcf.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/fcf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fcf (main) " "Found design unit 1: fcf (main)" {  } { { "../qsys/main/synthesis/submodules/fcf.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/fcf.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fcf-body " "Found design unit 2: fcf-body" {  } { { "../qsys/main/synthesis/submodules/fcf.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/fcf.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_cpu " "Found entity 1: main_cpu" {  } { { "../qsys/main/synthesis/submodules/main_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_cpu_cpu_debug_slave_tck " "Found entity 1: main_cpu_cpu_debug_slave_tck" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_tck.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_cpu_cpu_test_bench " "Found entity 1: main_cpu_cpu_test_bench" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu_test_bench.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677041954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677041954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_cpu_cpu_debug_slave_wrapper " "Found entity 1: main_cpu_cpu_debug_slave_wrapper" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677042000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_cpu_cpu_debug_slave_sysclk " "Found entity 1: main_cpu_cpu_debug_slave_sysclk" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_sysclk.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677042040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_cpu_cpu_register_bank_a_module " "Found entity 1: main_cpu_cpu_register_bank_a_module" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_cpu_cpu_register_bank_b_module " "Found entity 2: main_cpu_cpu_register_bank_b_module" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_cpu_cpu_nios2_oci_debug " "Found entity 3: main_cpu_cpu_nios2_oci_debug" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_cpu_cpu_nios2_oci_break " "Found entity 4: main_cpu_cpu_nios2_oci_break" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_cpu_cpu_nios2_oci_xbrk " "Found entity 5: main_cpu_cpu_nios2_oci_xbrk" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "6 main_cpu_cpu_nios2_oci_dbrk " "Found entity 6: main_cpu_cpu_nios2_oci_dbrk" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "7 main_cpu_cpu_nios2_oci_itrace " "Found entity 7: main_cpu_cpu_nios2_oci_itrace" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "8 main_cpu_cpu_nios2_oci_td_mode " "Found entity 8: main_cpu_cpu_nios2_oci_td_mode" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "9 main_cpu_cpu_nios2_oci_dtrace " "Found entity 9: main_cpu_cpu_nios2_oci_dtrace" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: main_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: main_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "12 main_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: main_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "13 main_cpu_cpu_nios2_oci_fifo " "Found entity 13: main_cpu_cpu_nios2_oci_fifo" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "14 main_cpu_cpu_nios2_oci_pib " "Found entity 14: main_cpu_cpu_nios2_oci_pib" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "15 main_cpu_cpu_nios2_oci_im " "Found entity 15: main_cpu_cpu_nios2_oci_im" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "16 main_cpu_cpu_nios2_performance_monitors " "Found entity 16: main_cpu_cpu_nios2_performance_monitors" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "17 main_cpu_cpu_nios2_avalon_reg " "Found entity 17: main_cpu_cpu_nios2_avalon_reg" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "18 main_cpu_cpu_ociram_sp_ram_module " "Found entity 18: main_cpu_cpu_ociram_sp_ram_module" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "19 main_cpu_cpu_nios2_ocimem " "Found entity 19: main_cpu_cpu_nios2_ocimem" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "20 main_cpu_cpu_nios2_oci " "Found entity 20: main_cpu_cpu_nios2_oci" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""} { "Info" "ISGN_ENTITY_NAME" "21 main_cpu_cpu " "Found entity 21: main_cpu_cpu" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677042113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042136 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677042136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677042136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641677042667 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 top.vhd(7) " "VHDL Signal Declaration warning at top.vhd(7): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641677042676 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 top.vhd(8) " "VHDL Signal Declaration warning at top.vhd(8): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641677042676 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 top.vhd(9) " "VHDL Signal Declaration warning at top.vhd(9): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641677042676 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 top.vhd(10) " "VHDL Signal Declaration warning at top.vhd(10): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641677042676 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 top.vhd(11) " "VHDL Signal Declaration warning at top.vhd(11): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641677042676 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:u0 " "Elaborating entity \"main\" for hierarchy \"main:u0\"" {  } { { "top.vhd" "u0" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677042688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu main:u0\|main_cpu:cpu " "Elaborating entity \"main_cpu\" for hierarchy \"main:u0\|main_cpu:cpu\"" {  } { { "../qsys/main/synthesis/main.vhd" "cpu" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677042715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu " "Elaborating entity \"main_cpu_cpu\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu.v" "cpu" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677042746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_test_bench main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_test_bench:the_main_cpu_cpu_test_bench " "Elaborating entity \"main_cpu_cpu_test_bench\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_test_bench:the_main_cpu_cpu_test_bench\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_test_bench" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677042788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_register_bank_a_module main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a " "Elaborating entity \"main_cpu_cpu_register_bank_a_module\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "main_cpu_cpu_register_bank_a" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677042817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_altsyncram" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677042999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043015 ""}  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641677043015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677043157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677043157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_a_module:main_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_register_bank_b_module main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b " "Elaborating entity \"main_cpu_cpu_register_bank_b_module\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_register_bank_b_module:main_cpu_cpu_register_bank_b\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "main_cpu_cpu_register_bank_b" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci " "Elaborating entity \"main_cpu_cpu_nios2_oci\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_debug main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug " "Elaborating entity \"main_cpu_cpu_nios2_oci_debug\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_debug" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_debug:the_main_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043323 ""}  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641677043323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_break main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break " "Elaborating entity \"main_cpu_cpu_nios2_oci_break\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_break:the_main_cpu_cpu_nios2_oci_break\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_break" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_xbrk main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_xbrk:the_main_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"main_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_xbrk:the_main_cpu_cpu_nios2_oci_xbrk\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_xbrk" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_dbrk main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"main_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_dbrk:the_main_cpu_cpu_nios2_oci_dbrk\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_dbrk" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_itrace main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_itrace:the_main_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"main_cpu_cpu_nios2_oci_itrace\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_itrace:the_main_cpu_cpu_nios2_oci_itrace\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_itrace" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_dtrace main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_dtrace:the_main_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"main_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_dtrace:the_main_cpu_cpu_nios2_oci_dtrace\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_dtrace" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_td_mode main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_dtrace:the_main_cpu_cpu_nios2_oci_dtrace\|main_cpu_cpu_nios2_oci_td_mode:main_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"main_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_dtrace:the_main_cpu_cpu_nios2_oci_dtrace\|main_cpu_cpu_nios2_oci_td_mode:main_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "main_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_fifo main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"main_cpu_cpu_nios2_oci_fifo\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_fifo" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_compute_input_tm_cnt main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo\|main_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_main_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"main_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo\|main_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_main_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_fifo_wrptr_inc main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo\|main_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_main_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"main_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo\|main_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_main_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_fifo_cnt_inc main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo\|main_cpu_cpu_nios2_oci_fifo_cnt_inc:the_main_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"main_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_fifo:the_main_cpu_cpu_nios2_oci_fifo\|main_cpu_cpu_nios2_oci_fifo_cnt_inc:the_main_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_pib main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_pib:the_main_cpu_cpu_nios2_oci_pib " "Elaborating entity \"main_cpu_cpu_nios2_oci_pib\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_pib:the_main_cpu_cpu_nios2_oci_pib\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_pib" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_oci_im main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_im:the_main_cpu_cpu_nios2_oci_im " "Elaborating entity \"main_cpu_cpu_nios2_oci_im\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_oci_im:the_main_cpu_cpu_nios2_oci_im\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_oci_im" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_avalon_reg main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"main_cpu_cpu_nios2_avalon_reg\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_avalon_reg:the_main_cpu_cpu_nios2_avalon_reg\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_avalon_reg" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_nios2_ocimem main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem " "Elaborating entity \"main_cpu_cpu_nios2_ocimem\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_nios2_ocimem" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_ociram_sp_ram_module main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram " "Elaborating entity \"main_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "main_cpu_cpu_ociram_sp_ram" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_altsyncram" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043644 ""}  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641677043644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677043786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677043786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_nios2_ocimem:the_main_cpu_cpu_nios2_ocimem\|main_cpu_cpu_ociram_sp_ram_module:main_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_debug_slave_wrapper main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"main_cpu_cpu_debug_slave_wrapper\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "the_main_cpu_cpu_debug_slave_wrapper" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_debug_slave_tck main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck " "Elaborating entity \"main_cpu_cpu_debug_slave_tck\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|main_cpu_cpu_debug_slave_tck:the_main_cpu_cpu_debug_slave_tck\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" "the_main_cpu_cpu_debug_slave_tck" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cpu_cpu_debug_slave_sysclk main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"main_cpu_cpu_debug_slave_sysclk\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|main_cpu_cpu_debug_slave_sysclk:the_main_cpu_cpu_debug_slave_sysclk\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" "the_main_cpu_cpu_debug_slave_sysclk" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" "main_cpu_cpu_debug_slave_phy" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\"" {  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677043977 ""}  } { { "../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641677043977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677043996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677044135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"main:u0\|main_cpu:cpu\|main_cpu_cpu:cpu\|main_cpu_cpu_nios2_oci:the_main_cpu_cpu_nios2_oci\|main_cpu_cpu_debug_slave_wrapper:the_main_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677044273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd_cc main:u0\|gcd_cc:gcd_cc_0 " "Elaborating entity \"gcd_cc\" for hierarchy \"main:u0\|gcd_cc:gcd_cc_0\"" {  } { { "../qsys/main/synthesis/main.vhd" "gcd_cc_0" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677044332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd main:u0\|gcd_cc:gcd_cc_0\|gcd:GCD_CC " "Elaborating entity \"gcd\" for hierarchy \"main:u0\|gcd_cc:gcd_cc_0\|gcd:GCD_CC\"" {  } { { "../qsys/main/synthesis/submodules/gcd_cc.vhd" "GCD_CC" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/gcd_cc.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677044420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_jtag_uart main:u0\|main_jtag_uart:jtag_uart " "Elaborating entity \"main_jtag_uart\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\"" {  } { { "../qsys/main/synthesis/main.vhd" "jtag_uart" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677044474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_jtag_uart_scfifo_w main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w " "Elaborating entity \"main_jtag_uart_scfifo_w\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\"" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "the_main_jtag_uart_scfifo_w" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677044503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "wfifo" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677044837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677044844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677044844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677044844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677044844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677044844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677044844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677044844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677044844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677044844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677044844 ""}  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641677044844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677044974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677044974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677044976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677045058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677045058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677045060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677045141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677045141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677045143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677045274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677045274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677045276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677045416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677045416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677045418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677045549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677045549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_w:the_main_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677045551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_jtag_uart_scfifo_r main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r " "Elaborating entity \"main_jtag_uart_scfifo_r\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|main_jtag_uart_scfifo_r:the_main_jtag_uart_scfifo_r\"" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "the_main_jtag_uart_scfifo_r" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677045571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "main_jtag_uart_alt_jtag_atlantic" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677045950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677045958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677045958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677045958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677045958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677045958 ""}  } { { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641677045958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046123 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"main:u0\|main_jtag_uart:jtag_uart\|alt_jtag_atlantic:main_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_onchip_memory main:u0\|main_onchip_memory:onchip_memory " "Elaborating entity \"main_onchip_memory\" for hierarchy \"main:u0\|main_onchip_memory:onchip_memory\"" {  } { { "../qsys/main/synthesis/main.vhd" "onchip_memory" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys/main/synthesis/submodules/main_onchip_memory.v" "the_altsyncram" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys/main/synthesis/submodules/main_onchip_memory.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641677046185 ""}  } { { "../qsys/main/synthesis/submodules/main_onchip_memory.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_onchip_memory.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641677046185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1n81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1n81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1n81 " "Found entity 1: altsyncram_1n81" {  } { { "db/altsyncram_1n81.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_1n81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677046354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677046354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1n81 main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated " "Elaborating entity \"altsyncram_1n81\" for hierarchy \"main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677046490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677046490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_1n81.tdf" "decode3" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_1n81.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677046627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677046627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"main:u0\|main_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1n81:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_1n81.tdf" "mux2" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/altsyncram_1n81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_timer main:u0\|main_timer:timer " "Elaborating entity \"main_timer\" for hierarchy \"main:u0\|main_timer:timer\"" {  } { { "../qsys/main/synthesis/main.vhd" "timer" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0 main:u0\|main_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"main_mm_interconnect_0\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys/main/synthesis/main.vhd" "mm_interconnect_0" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677046985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gcd_cc_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gcd_cc_0_s0_translator\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "gcd_cc_0_s0_translator" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "timer_s1_translator" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_router main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router:router " "Elaborating entity \"main_mm_interconnect_0_router\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router:router\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "router" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_router_default_decode main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router:router\|main_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"main_mm_interconnect_0_router_default_decode\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router:router\|main_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_router_001 main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"main_mm_interconnect_0_router_001\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_001:router_001\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "router_001" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_router_001_default_decode main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_001:router_001\|main_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"main_mm_interconnect_0_router_001_default_decode\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_001:router_001\|main_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_router_002 main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"main_mm_interconnect_0_router_002\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "router_002" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_router_002_default_decode main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_002:router_002\|main_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"main_mm_interconnect_0_router_002_default_decode\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_002:router_002\|main_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_router_003 main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"main_mm_interconnect_0_router_003\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_003:router_003\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "router_003" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_router_003_default_decode main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_003:router_003\|main_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"main_mm_interconnect_0_router_003_default_decode\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_router_003:router_003\|main_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_cmd_demux main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"main_mm_interconnect_0_cmd_demux\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "cmd_demux" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_cmd_demux_001 main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"main_mm_interconnect_0_cmd_demux_001\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "cmd_demux_001" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_cmd_mux main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"main_mm_interconnect_0_cmd_mux\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "cmd_mux" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_cmd_mux_001 main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"main_mm_interconnect_0_cmd_mux_001\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "cmd_mux_001" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_rsp_demux main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"main_mm_interconnect_0_rsp_demux\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "rsp_demux" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_rsp_mux main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"main_mm_interconnect_0_rsp_mux\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "rsp_mux" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_rsp_mux_001 main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"main_mm_interconnect_0_rsp_mux_001\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "rsp_mux_001" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_avalon_st_adapter main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"main_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mm_interconnect_0_avalon_st_adapter_error_adapter_0 main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"main_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"main:u0\|main_mm_interconnect_0:mm_interconnect_0\|main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677047929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_irq_mapper main:u0\|main_irq_mapper:irq_mapper " "Elaborating entity \"main_irq_mapper\" for hierarchy \"main:u0\|main_irq_mapper:irq_mapper\"" {  } { { "../qsys/main/synthesis/main.vhd" "irq_mapper" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677048012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller main:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"main:u0\|altera_reset_controller:rst_controller\"" {  } { { "../qsys/main/synthesis/main.vhd" "rst_controller" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/main.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677048030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer main:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"main:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys/main/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677048051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer main:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"main:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys/main/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677048082 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641677049675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.08.22:24:22 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2022.01.08.22:24:22 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677062265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677068451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677068991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677070510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677070616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677070731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677070890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677070911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677070919 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641677073320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677073662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677073662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677073792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677073792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677073809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677073809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677073890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677073890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677074008 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677074008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677074008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641677074087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677074087 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641677079294 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 3644 -1 0 } } { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 3025 -1 0 } } { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 4022 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "../qsys/main/synthesis/submodules/main_jtag_uart.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_jtag_uart.v" 348 -1 0 } } { "../qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../qsys/main/synthesis/submodules/main_cpu_cpu.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_cpu_cpu.v" 2252 -1 0 } } { "../qsys/main/synthesis/submodules/main_timer.v" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/main_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641677079565 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641677079568 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641677080922 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641677080922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677081317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641677084041 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/js/altera/15.1.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641677084305 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641677084305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677084572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/output_files/top.map.smsg " "Generated suppressed messages file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677085710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641677089166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641677089166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.vhd" "" { Text "/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/hw/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641677090183 "|top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641677090183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2500 " "Implemented 2500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641677090201 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641677090201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2184 " "Implemented 2184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641677090201 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641677090201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641677090201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1298 " "Peak virtual memory: 1298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641677090320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  8 22:24:50 2022 " "Processing ended: Sat Jan  8 22:24:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641677090320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641677090320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641677090320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641677090320 ""}
