#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdc218870 .scope module, "gate_and4" "gate_and4" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
o0x7fac2a200078 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fac2a2000a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdc2a4940 .functor AND 1, o0x7fac2a200078, o0x7fac2a2000a8, C4<1>, C4<1>;
o0x7fac2a2000d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdc2a49d0 .functor AND 1, L_0x7fffdc2a4940, o0x7fac2a2000d8, C4<1>, C4<1>;
o0x7fac2a200108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdc2a4a40 .functor AND 1, L_0x7fffdc2a49d0, o0x7fac2a200108, C4<1>, C4<1>;
v0x7fffdc0c93c0_0 .net *"_s0", 0 0, L_0x7fffdc2a4940;  1 drivers
v0x7fffdc0ce5d0_0 .net *"_s2", 0 0, L_0x7fffdc2a49d0;  1 drivers
v0x7fffdc0d31e0_0 .net "a", 0 0, o0x7fac2a200078;  0 drivers
v0x7fffdbe6b460_0 .net "b", 0 0, o0x7fac2a2000a8;  0 drivers
v0x7fffdc25d7c0_0 .net "c", 0 0, o0x7fac2a2000d8;  0 drivers
v0x7fffdc227040_0 .net "d", 0 0, o0x7fac2a200108;  0 drivers
v0x7fffdc0befa0_0 .net "s", 0 0, L_0x7fffdc2a4a40;  1 drivers
S_0x7fffdc1ce1f0 .scope module, "gate_and5" "gate_and5" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /INPUT 1 "e"
    .port_info 5 /OUTPUT 1 "s"
o0x7fac2a2002e8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fac2a200318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdc2a4b00 .functor AND 1, o0x7fac2a2002e8, o0x7fac2a200318, C4<1>, C4<1>;
o0x7fac2a200348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdc2a4b70 .functor AND 1, L_0x7fffdc2a4b00, o0x7fac2a200348, C4<1>, C4<1>;
o0x7fac2a200378 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdc2a4c30 .functor AND 1, L_0x7fffdc2a4b70, o0x7fac2a200378, C4<1>, C4<1>;
o0x7fac2a2003a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdc2a4cf0 .functor AND 1, L_0x7fffdc2a4c30, o0x7fac2a2003a8, C4<1>, C4<1>;
v0x7fffdc0b4b80_0 .net *"_s0", 0 0, L_0x7fffdc2a4b00;  1 drivers
v0x7fffdc0b9d90_0 .net *"_s2", 0 0, L_0x7fffdc2a4b70;  1 drivers
v0x7fffdc257510_0 .net *"_s4", 0 0, L_0x7fffdc2a4c30;  1 drivers
v0x7fffdc0d39d0_0 .net "a", 0 0, o0x7fac2a2002e8;  0 drivers
v0x7fffdc0d6510_0 .net "b", 0 0, o0x7fac2a200318;  0 drivers
v0x7fffdc0d7500_0 .net "c", 0 0, o0x7fac2a200348;  0 drivers
v0x7fffdc0d84f0_0 .net "d", 0 0, o0x7fac2a200378;  0 drivers
v0x7fffdc0d90d0_0 .net "e", 0 0, o0x7fac2a2003a8;  0 drivers
v0x7fffdc0dd440_0 .net "s", 0 0, L_0x7fffdc2a4cf0;  1 drivers
S_0x7fffdc1e0330 .scope module, "gate_nand8" "gate_nand8" 3 57;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e1"
    .port_info 1 /INPUT 8 "e2"
    .port_info 2 /OUTPUT 8 "s"
L_0x7fffdc2a4f80 .functor NAND 1, L_0x7fffdc2a4de0, L_0x7fffdc2a4e80, C4<1>, C4<1>;
L_0x7fffdc2a52d0 .functor NAND 1, L_0x7fffdc2a50c0, L_0x7fffdc2a51b0, C4<1>, C4<1>;
L_0x7fffdc2a5560 .functor NAND 1, L_0x7fffdc2a53e0, L_0x7fffdc2a5480, C4<1>, C4<1>;
L_0x7fffdc2a5920 .functor NAND 1, L_0x7fffdc2a5670, L_0x7fffdc2a57a0, C4<1>, C4<1>;
L_0x7fffdc2a5b60 .functor NAND 1, L_0x7fffdc2a59c0, L_0x7fffdc2a5a60, C4<1>, C4<1>;
L_0x7fffdc2a5e00 .functor NAND 1, L_0x7fffdc2a5c50, L_0x7fffdc2a5cf0, C4<1>, C4<1>;
L_0x7fffdc2a5d90 .functor NAND 1, L_0x7fffdc2a5f80, L_0x7fffdc2a6020, C4<1>, C4<1>;
L_0x7fffdc2a67e0 .functor NAND 1, L_0x7fffdc2a6500, L_0x7fffdc2a6630, C4<1>, C4<1>;
v0x7fffdc0de430_0 .net *"_s11", 0 0, L_0x7fffdc2a50c0;  1 drivers
v0x7fffdc0df420_0 .net *"_s13", 0 0, L_0x7fffdc2a51b0;  1 drivers
v0x7fffdc0e0000_0 .net *"_s14", 0 0, L_0x7fffdc2a52d0;  1 drivers
v0x7fffdc0db510_0 .net *"_s19", 0 0, L_0x7fffdc2a53e0;  1 drivers
v0x7fffdc0e4280_0 .net *"_s21", 0 0, L_0x7fffdc2a5480;  1 drivers
v0x7fffdc0e5270_0 .net *"_s22", 0 0, L_0x7fffdc2a5560;  1 drivers
v0x7fffdc0e6260_0 .net *"_s27", 0 0, L_0x7fffdc2a5670;  1 drivers
v0x7fffdc0e6e40_0 .net *"_s29", 0 0, L_0x7fffdc2a57a0;  1 drivers
v0x7fffdc0e2350_0 .net *"_s3", 0 0, L_0x7fffdc2a4de0;  1 drivers
v0x7fffdc0ec0b0_0 .net *"_s30", 0 0, L_0x7fffdc2a5920;  1 drivers
v0x7fffdc0ed0a0_0 .net *"_s35", 0 0, L_0x7fffdc2a59c0;  1 drivers
v0x7fffdc0edc80_0 .net *"_s37", 0 0, L_0x7fffdc2a5a60;  1 drivers
v0x7fffdc0e9190_0 .net *"_s38", 0 0, L_0x7fffdc2a5b60;  1 drivers
v0x7fffdc0f1f00_0 .net *"_s43", 0 0, L_0x7fffdc2a5c50;  1 drivers
v0x7fffdc0f2ef0_0 .net *"_s45", 0 0, L_0x7fffdc2a5cf0;  1 drivers
v0x7fffdc0f3ee0_0 .net *"_s46", 0 0, L_0x7fffdc2a5e00;  1 drivers
v0x7fffdc0f4ac0_0 .net *"_s5", 0 0, L_0x7fffdc2a4e80;  1 drivers
v0x7fffdc0effd0_0 .net *"_s51", 0 0, L_0x7fffdc2a5f80;  1 drivers
v0x7fffdc0f8d40_0 .net *"_s53", 0 0, L_0x7fffdc2a6020;  1 drivers
v0x7fffdc0f9d30_0 .net *"_s54", 0 0, L_0x7fffdc2a5d90;  1 drivers
v0x7fffdc0fad20_0 .net *"_s6", 0 0, L_0x7fffdc2a4f80;  1 drivers
v0x7fffdc0fb900_0 .net *"_s60", 0 0, L_0x7fffdc2a6500;  1 drivers
v0x7fffdc0f6e10_0 .net *"_s62", 0 0, L_0x7fffdc2a6630;  1 drivers
v0x7fffdc0ffb80_0 .net *"_s63", 0 0, L_0x7fffdc2a67e0;  1 drivers
o0x7fac2a2009a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdc100b70_0 .net "e1", 7 0, o0x7fac2a2009a8;  0 drivers
o0x7fac2a2009d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdc101b60_0 .net "e2", 7 0, o0x7fac2a2009d8;  0 drivers
v0x7fffdc102740_0 .net "s", 7 0, L_0x7fffdc2a61e0;  1 drivers
L_0x7fffdc2a4de0 .part o0x7fac2a2009a8, 0, 1;
L_0x7fffdc2a4e80 .part o0x7fac2a2009d8, 0, 1;
L_0x7fffdc2a50c0 .part o0x7fac2a2009a8, 1, 1;
L_0x7fffdc2a51b0 .part o0x7fac2a2009d8, 1, 1;
L_0x7fffdc2a53e0 .part o0x7fac2a2009a8, 2, 1;
L_0x7fffdc2a5480 .part o0x7fac2a2009d8, 2, 1;
L_0x7fffdc2a5670 .part o0x7fac2a2009a8, 3, 1;
L_0x7fffdc2a57a0 .part o0x7fac2a2009d8, 3, 1;
L_0x7fffdc2a59c0 .part o0x7fac2a2009a8, 4, 1;
L_0x7fffdc2a5a60 .part o0x7fac2a2009d8, 4, 1;
L_0x7fffdc2a5c50 .part o0x7fac2a2009a8, 5, 1;
L_0x7fffdc2a5cf0 .part o0x7fac2a2009d8, 5, 1;
L_0x7fffdc2a5f80 .part o0x7fac2a2009a8, 6, 1;
L_0x7fffdc2a6020 .part o0x7fac2a2009d8, 6, 1;
LS_0x7fffdc2a61e0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2a4f80, L_0x7fffdc2a52d0, L_0x7fffdc2a5560, L_0x7fffdc2a5920;
LS_0x7fffdc2a61e0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2a5b60, L_0x7fffdc2a5e00, L_0x7fffdc2a5d90, L_0x7fffdc2a67e0;
L_0x7fffdc2a61e0 .concat8 [ 4 4 0 0], LS_0x7fffdc2a61e0_0_0, LS_0x7fffdc2a61e0_0_4;
L_0x7fffdc2a6500 .part o0x7fac2a2009a8, 7, 1;
L_0x7fffdc2a6630 .part o0x7fac2a2009d8, 7, 1;
S_0x7fffdc1e7250 .scope module, "gate_nor8" "gate_nor8" 3 71;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e1"
    .port_info 1 /INPUT 8 "e2"
    .port_info 2 /OUTPUT 8 "s"
L_0x7fffdc2a6ad0 .functor NOR 1, L_0x7fffdc2a6990, L_0x7fffdc2a6a30, C4<0>, C4<0>;
L_0x7fffdc2a6dc0 .functor NOR 1, L_0x7fffdc2a6be0, L_0x7fffdc2a6cd0, C4<0>, C4<0>;
L_0x7fffdc2a7050 .functor NOR 1, L_0x7fffdc2a6ed0, L_0x7fffdc2a6f70, C4<0>, C4<0>;
L_0x7fffdc2a72f0 .functor NOR 1, L_0x7fffdc2a7160, L_0x7fffdc2a7200, C4<0>, C4<0>;
L_0x7fffdc2a7530 .functor NOR 1, L_0x7fffdc2a7390, L_0x7fffdc2a7430, C4<0>, C4<0>;
L_0x7fffdc2a77a0 .functor NOR 1, L_0x7fffdc2a75f0, L_0x7fffdc2a7690, C4<0>, C4<0>;
L_0x7fffdc2a7730 .functor NOR 1, L_0x7fffdc2a78f0, L_0x7fffdc2a7990, C4<0>, C4<0>;
L_0x7fffdc2a8260 .functor NOR 1, L_0x7fffdc2a7e70, L_0x7fffdc2a80b0, C4<0>, C4<0>;
v0x7fffdc0fdc50_0 .net *"_s11", 0 0, L_0x7fffdc2a6be0;  1 drivers
v0x7fffdc1069c0_0 .net *"_s13", 0 0, L_0x7fffdc2a6cd0;  1 drivers
v0x7fffdc1079b0_0 .net *"_s14", 0 0, L_0x7fffdc2a6dc0;  1 drivers
v0x7fffdc1089a0_0 .net *"_s19", 0 0, L_0x7fffdc2a6ed0;  1 drivers
v0x7fffdc109580_0 .net *"_s21", 0 0, L_0x7fffdc2a6f70;  1 drivers
v0x7fffdc104a90_0 .net *"_s22", 0 0, L_0x7fffdc2a7050;  1 drivers
v0x7fffdc0e7bc0_0 .net *"_s27", 0 0, L_0x7fffdc2a7160;  1 drivers
v0x7fffdc0eea00_0 .net *"_s29", 0 0, L_0x7fffdc2a7200;  1 drivers
v0x7fffdc0f5840_0 .net *"_s3", 0 0, L_0x7fffdc2a6990;  1 drivers
v0x7fffdc0fc680_0 .net *"_s30", 0 0, L_0x7fffdc2a72f0;  1 drivers
v0x7fffdc1034c0_0 .net *"_s35", 0 0, L_0x7fffdc2a7390;  1 drivers
v0x7fffdc10a300_0 .net *"_s37", 0 0, L_0x7fffdc2a7430;  1 drivers
v0x7fffdc10a550_0 .net *"_s38", 0 0, L_0x7fffdc2a7530;  1 drivers
v0x7fffdc0e0d80_0 .net *"_s43", 0 0, L_0x7fffdc2a75f0;  1 drivers
v0x7fffdc0ad290_0 .net *"_s45", 0 0, L_0x7fffdc2a7690;  1 drivers
v0x7fffdc0ab6c0_0 .net *"_s46", 0 0, L_0x7fffdc2a77a0;  1 drivers
v0x7fffdc0adc50_0 .net *"_s5", 0 0, L_0x7fffdc2a6a30;  1 drivers
v0x7fffdc0ae830_0 .net *"_s51", 0 0, L_0x7fffdc2a78f0;  1 drivers
v0x7fffdc0ac770_0 .net *"_s53", 0 0, L_0x7fffdc2a7990;  1 drivers
v0x7fffdc0b2150_0 .net *"_s54", 0 0, L_0x7fffdc2a7730;  1 drivers
v0x7fffdc0b2b10_0 .net *"_s6", 0 0, L_0x7fffdc2a6ad0;  1 drivers
v0x7fffdc0b36f0_0 .net *"_s60", 0 0, L_0x7fffdc2a7e70;  1 drivers
v0x7fffdc0b1630_0 .net *"_s62", 0 0, L_0x7fffdc2a80b0;  1 drivers
v0x7fffdc0b7360_0 .net *"_s63", 0 0, L_0x7fffdc2a8260;  1 drivers
o0x7fac2a200f48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdc0b7d20_0 .net "e1", 7 0, o0x7fac2a200f48;  0 drivers
o0x7fac2a200f78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdc0b8900_0 .net "e2", 7 0, o0x7fac2a200f78;  0 drivers
v0x7fffdc0b6840_0 .net "s", 7 0, L_0x7fffdc2a7b50;  1 drivers
L_0x7fffdc2a6990 .part o0x7fac2a200f48, 0, 1;
L_0x7fffdc2a6a30 .part o0x7fac2a200f78, 0, 1;
L_0x7fffdc2a6be0 .part o0x7fac2a200f48, 1, 1;
L_0x7fffdc2a6cd0 .part o0x7fac2a200f78, 1, 1;
L_0x7fffdc2a6ed0 .part o0x7fac2a200f48, 2, 1;
L_0x7fffdc2a6f70 .part o0x7fac2a200f78, 2, 1;
L_0x7fffdc2a7160 .part o0x7fac2a200f48, 3, 1;
L_0x7fffdc2a7200 .part o0x7fac2a200f78, 3, 1;
L_0x7fffdc2a7390 .part o0x7fac2a200f48, 4, 1;
L_0x7fffdc2a7430 .part o0x7fac2a200f78, 4, 1;
L_0x7fffdc2a75f0 .part o0x7fac2a200f48, 5, 1;
L_0x7fffdc2a7690 .part o0x7fac2a200f78, 5, 1;
L_0x7fffdc2a78f0 .part o0x7fac2a200f48, 6, 1;
L_0x7fffdc2a7990 .part o0x7fac2a200f78, 6, 1;
LS_0x7fffdc2a7b50_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2a6ad0, L_0x7fffdc2a6dc0, L_0x7fffdc2a7050, L_0x7fffdc2a72f0;
LS_0x7fffdc2a7b50_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2a7530, L_0x7fffdc2a77a0, L_0x7fffdc2a7730, L_0x7fffdc2a8260;
L_0x7fffdc2a7b50 .concat8 [ 4 4 0 0], LS_0x7fffdc2a7b50_0_0, LS_0x7fffdc2a7b50_0_4;
L_0x7fffdc2a7e70 .part o0x7fac2a200f48, 7, 1;
L_0x7fffdc2a80b0 .part o0x7fac2a200f78, 7, 1;
S_0x7fffdc1f9390 .scope module, "gate_not8" "gate_not8" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e1"
    .port_info 1 /OUTPUT 8 "s"
L_0x7fffdc2a84b0 .functor NOT 1, L_0x7fffdc2a8410, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2a8660 .functor NOT 1, L_0x7fffdc2a8570, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2a87c0 .functor NOT 1, L_0x7fffdc2a8720, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2a8920 .functor NOT 1, L_0x7fffdc2a8880, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2a8a60 .functor NOT 1, L_0x7fffdc2a89c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2a8c00 .functor NOT 1, L_0x7fffdc2a8b20, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2a8da0 .functor NOT 1, L_0x7fffdc2a8d00, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2a9380 .functor NOT 1, L_0x7fffdc2a91d0, C4<0>, C4<0>, C4<0>;
v0x7fffdc0bc570_0 .net *"_s10", 0 0, L_0x7fffdc2a8660;  1 drivers
v0x7fffdc0bcf30_0 .net *"_s15", 0 0, L_0x7fffdc2a8720;  1 drivers
v0x7fffdc0bdb10_0 .net *"_s16", 0 0, L_0x7fffdc2a87c0;  1 drivers
v0x7fffdc0bba50_0 .net *"_s21", 0 0, L_0x7fffdc2a8880;  1 drivers
v0x7fffdc0c1780_0 .net *"_s22", 0 0, L_0x7fffdc2a8920;  1 drivers
v0x7fffdc0c2140_0 .net *"_s27", 0 0, L_0x7fffdc2a89c0;  1 drivers
v0x7fffdc0c2d20_0 .net *"_s28", 0 0, L_0x7fffdc2a8a60;  1 drivers
v0x7fffdc0c0c60_0 .net *"_s3", 0 0, L_0x7fffdc2a8410;  1 drivers
v0x7fffdc0c6990_0 .net *"_s33", 0 0, L_0x7fffdc2a8b20;  1 drivers
v0x7fffdc0c7350_0 .net *"_s34", 0 0, L_0x7fffdc2a8c00;  1 drivers
v0x7fffdc0c7f30_0 .net *"_s39", 0 0, L_0x7fffdc2a8d00;  1 drivers
v0x7fffdc0c5e70_0 .net *"_s4", 0 0, L_0x7fffdc2a84b0;  1 drivers
v0x7fffdc0cbba0_0 .net *"_s40", 0 0, L_0x7fffdc2a8da0;  1 drivers
v0x7fffdc0cc560_0 .net *"_s46", 0 0, L_0x7fffdc2a91d0;  1 drivers
v0x7fffdc0cd140_0 .net *"_s47", 0 0, L_0x7fffdc2a9380;  1 drivers
v0x7fffdc0cb080_0 .net *"_s9", 0 0, L_0x7fffdc2a8570;  1 drivers
o0x7fac2a201368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdc0d07b0_0 .net "e1", 7 0, o0x7fac2a201368;  0 drivers
v0x7fffdc0d1d50_0 .net "s", 7 0, L_0x7fffdc2a8e60;  1 drivers
L_0x7fffdc2a8410 .part o0x7fac2a201368, 0, 1;
L_0x7fffdc2a8570 .part o0x7fac2a201368, 1, 1;
L_0x7fffdc2a8720 .part o0x7fac2a201368, 2, 1;
L_0x7fffdc2a8880 .part o0x7fac2a201368, 3, 1;
L_0x7fffdc2a89c0 .part o0x7fac2a201368, 4, 1;
L_0x7fffdc2a8b20 .part o0x7fac2a201368, 5, 1;
L_0x7fffdc2a8d00 .part o0x7fac2a201368, 6, 1;
LS_0x7fffdc2a8e60_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2a84b0, L_0x7fffdc2a8660, L_0x7fffdc2a87c0, L_0x7fffdc2a8920;
LS_0x7fffdc2a8e60_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2a8a60, L_0x7fffdc2a8c00, L_0x7fffdc2a8da0, L_0x7fffdc2a9380;
L_0x7fffdc2a8e60 .concat8 [ 4 4 0 0], LS_0x7fffdc2a8e60_0_0, LS_0x7fffdc2a8e60_0_4;
L_0x7fffdc2a91d0 .part o0x7fac2a201368, 7, 1;
S_0x7fffdc2002b0 .scope module, "gate_xor8" "gate_xor8" 3 43;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e1"
    .port_info 1 /INPUT 8 "e2"
    .port_info 2 /OUTPUT 8 "s"
L_0x7fffdc2a9620 .functor XOR 1, L_0x7fffdc2a94e0, L_0x7fffdc2a9580, C4<0>, C4<0>;
L_0x7fffdc2a9910 .functor XOR 1, L_0x7fffdc2a9730, L_0x7fffdc2a9820, C4<0>, C4<0>;
L_0x7fffdc2a9ba0 .functor XOR 1, L_0x7fffdc2a9a20, L_0x7fffdc2a9ac0, C4<0>, C4<0>;
L_0x7fffdc2a9e40 .functor XOR 1, L_0x7fffdc2a9cb0, L_0x7fffdc2a9d50, C4<0>, C4<0>;
L_0x7fffdc2aa080 .functor XOR 1, L_0x7fffdc2a9ee0, L_0x7fffdc2a9f80, C4<0>, C4<0>;
L_0x7fffdc2aa2f0 .functor XOR 1, L_0x7fffdc2aa140, L_0x7fffdc2aa1e0, C4<0>, C4<0>;
L_0x7fffdc2aa280 .functor XOR 1, L_0x7fffdc2aa440, L_0x7fffdc2aa4e0, C4<0>, C4<0>;
L_0x7fffdc2aadb0 .functor XOR 1, L_0x7fffdc2aa9c0, L_0x7fffdc2aac00, C4<0>, C4<0>;
v0x7fffdc095b80_0 .net *"_s11", 0 0, L_0x7fffdc2a9730;  1 drivers
v0x7fffdc0afdc0_0 .net *"_s13", 0 0, L_0x7fffdc2a9820;  1 drivers
v0x7fffdc224d80_0 .net *"_s14", 0 0, L_0x7fffdc2a9910;  1 drivers
v0x7fffdc227b00_0 .net *"_s19", 0 0, L_0x7fffdc2a9a20;  1 drivers
v0x7fffdc228af0_0 .net *"_s21", 0 0, L_0x7fffdc2a9ac0;  1 drivers
v0x7fffdc229ae0_0 .net *"_s22", 0 0, L_0x7fffdc2a9ba0;  1 drivers
v0x7fffdc22a6c0_0 .net *"_s27", 0 0, L_0x7fffdc2a9cb0;  1 drivers
v0x7fffdc22ea30_0 .net *"_s29", 0 0, L_0x7fffdc2a9d50;  1 drivers
v0x7fffdc22fa20_0 .net *"_s3", 0 0, L_0x7fffdc2a94e0;  1 drivers
v0x7fffdc230a10_0 .net *"_s30", 0 0, L_0x7fffdc2a9e40;  1 drivers
v0x7fffdc2315f0_0 .net *"_s35", 0 0, L_0x7fffdc2a9ee0;  1 drivers
v0x7fffdc22cb00_0 .net *"_s37", 0 0, L_0x7fffdc2a9f80;  1 drivers
v0x7fffdc235870_0 .net *"_s38", 0 0, L_0x7fffdc2aa080;  1 drivers
v0x7fffdc236860_0 .net *"_s43", 0 0, L_0x7fffdc2aa140;  1 drivers
v0x7fffdc237850_0 .net *"_s45", 0 0, L_0x7fffdc2aa1e0;  1 drivers
v0x7fffdc238430_0 .net *"_s46", 0 0, L_0x7fffdc2aa2f0;  1 drivers
v0x7fffdc233940_0 .net *"_s5", 0 0, L_0x7fffdc2a9580;  1 drivers
v0x7fffdc23d6a0_0 .net *"_s51", 0 0, L_0x7fffdc2aa440;  1 drivers
v0x7fffdc23e690_0 .net *"_s53", 0 0, L_0x7fffdc2aa4e0;  1 drivers
v0x7fffdc23f270_0 .net *"_s54", 0 0, L_0x7fffdc2aa280;  1 drivers
v0x7fffdc23a780_0 .net *"_s6", 0 0, L_0x7fffdc2a9620;  1 drivers
v0x7fffdc2434f0_0 .net *"_s60", 0 0, L_0x7fffdc2aa9c0;  1 drivers
v0x7fffdc2444e0_0 .net *"_s62", 0 0, L_0x7fffdc2aac00;  1 drivers
v0x7fffdc2454d0_0 .net *"_s63", 0 0, L_0x7fffdc2aadb0;  1 drivers
o0x7fac2a2018a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdc2460b0_0 .net "e1", 7 0, o0x7fac2a2018a8;  0 drivers
o0x7fac2a2018d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdc2415c0_0 .net "e2", 7 0, o0x7fac2a2018d8;  0 drivers
v0x7fffdc24a330_0 .net "s", 7 0, L_0x7fffdc2aa6a0;  1 drivers
L_0x7fffdc2a94e0 .part o0x7fac2a2018a8, 0, 1;
L_0x7fffdc2a9580 .part o0x7fac2a2018d8, 0, 1;
L_0x7fffdc2a9730 .part o0x7fac2a2018a8, 1, 1;
L_0x7fffdc2a9820 .part o0x7fac2a2018d8, 1, 1;
L_0x7fffdc2a9a20 .part o0x7fac2a2018a8, 2, 1;
L_0x7fffdc2a9ac0 .part o0x7fac2a2018d8, 2, 1;
L_0x7fffdc2a9cb0 .part o0x7fac2a2018a8, 3, 1;
L_0x7fffdc2a9d50 .part o0x7fac2a2018d8, 3, 1;
L_0x7fffdc2a9ee0 .part o0x7fac2a2018a8, 4, 1;
L_0x7fffdc2a9f80 .part o0x7fac2a2018d8, 4, 1;
L_0x7fffdc2aa140 .part o0x7fac2a2018a8, 5, 1;
L_0x7fffdc2aa1e0 .part o0x7fac2a2018d8, 5, 1;
L_0x7fffdc2aa440 .part o0x7fac2a2018a8, 6, 1;
L_0x7fffdc2aa4e0 .part o0x7fac2a2018d8, 6, 1;
LS_0x7fffdc2aa6a0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2a9620, L_0x7fffdc2a9910, L_0x7fffdc2a9ba0, L_0x7fffdc2a9e40;
LS_0x7fffdc2aa6a0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2aa080, L_0x7fffdc2aa2f0, L_0x7fffdc2aa280, L_0x7fffdc2aadb0;
L_0x7fffdc2aa6a0 .concat8 [ 4 4 0 0], LS_0x7fffdc2aa6a0_0_0, LS_0x7fffdc2aa6a0_0_4;
L_0x7fffdc2aa9c0 .part o0x7fac2a2018a8, 7, 1;
L_0x7fffdc2aac00 .part o0x7fac2a2018d8, 7, 1;
S_0x7fffdc210a20 .scope module, "multigate_and8" "multigate_and8" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "bus"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2ab0f0 .functor AND 1, L_0x7fffdc2aaf60, L_0x7fffdc2ab000, C4<1>, C4<1>;
L_0x7fffdc2ab2a0 .functor AND 1, L_0x7fffdc2ab0f0, L_0x7fffdc2ab200, C4<1>, C4<1>;
L_0x7fffdc2ab450 .functor AND 1, L_0x7fffdc2ab2a0, L_0x7fffdc2ab3b0, C4<1>, C4<1>;
L_0x7fffdc2ab5b0 .functor AND 1, L_0x7fffdc2ab450, L_0x7fffdc2ab510, C4<1>, C4<1>;
L_0x7fffdc2ab790 .functor AND 1, L_0x7fffdc2ab5b0, L_0x7fffdc2ab6f0, C4<1>, C4<1>;
L_0x7fffdc2ab940 .functor AND 1, L_0x7fffdc2ab790, L_0x7fffdc2ab8a0, C4<1>, C4<1>;
L_0x7fffdc2abc90 .functor AND 1, L_0x7fffdc2ab940, L_0x7fffdc2aba90, C4<1>, C4<1>;
v0x7fffdc24b320_0 .net *"_s1", 0 0, L_0x7fffdc2aaf60;  1 drivers
v0x7fffdc24c310_0 .net *"_s11", 0 0, L_0x7fffdc2ab3b0;  1 drivers
v0x7fffdc24cef0_0 .net *"_s12", 0 0, L_0x7fffdc2ab450;  1 drivers
v0x7fffdc248400_0 .net *"_s15", 0 0, L_0x7fffdc2ab510;  1 drivers
v0x7fffdc251170_0 .net *"_s16", 0 0, L_0x7fffdc2ab5b0;  1 drivers
v0x7fffdc252160_0 .net *"_s19", 0 0, L_0x7fffdc2ab6f0;  1 drivers
v0x7fffdc253150_0 .net *"_s20", 0 0, L_0x7fffdc2ab790;  1 drivers
v0x7fffdc253d30_0 .net *"_s23", 0 0, L_0x7fffdc2ab8a0;  1 drivers
v0x7fffdc24f240_0 .net *"_s24", 0 0, L_0x7fffdc2ab940;  1 drivers
v0x7fffdc257fb0_0 .net *"_s27", 0 0, L_0x7fffdc2aba90;  1 drivers
v0x7fffdc258fa0_0 .net *"_s3", 0 0, L_0x7fffdc2ab000;  1 drivers
v0x7fffdc259f90_0 .net *"_s4", 0 0, L_0x7fffdc2ab0f0;  1 drivers
v0x7fffdc25ab70_0 .net *"_s7", 0 0, L_0x7fffdc2ab200;  1 drivers
v0x7fffdc256080_0 .net *"_s8", 0 0, L_0x7fffdc2ab2a0;  1 drivers
o0x7fac2a201c68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdc2391b0_0 .net "bus", 7 0, o0x7fac2a201c68;  0 drivers
v0x7fffdc23fff0_0 .net "s", 0 0, L_0x7fffdc2abc90;  1 drivers
L_0x7fffdc2aaf60 .part o0x7fac2a201c68, 0, 1;
L_0x7fffdc2ab000 .part o0x7fac2a201c68, 1, 1;
L_0x7fffdc2ab200 .part o0x7fac2a201c68, 2, 1;
L_0x7fffdc2ab3b0 .part o0x7fac2a201c68, 3, 1;
L_0x7fffdc2ab510 .part o0x7fac2a201c68, 4, 1;
L_0x7fffdc2ab6f0 .part o0x7fac2a201c68, 5, 1;
L_0x7fffdc2ab8a0 .part o0x7fac2a201c68, 6, 1;
L_0x7fffdc2aba90 .part o0x7fac2a201c68, 7, 1;
S_0x7fffdc211950 .scope module, "multigate_or16" "multigate_or16" 2 32;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "bus"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2abf30 .functor OR 1, L_0x7fffdc2abda0, L_0x7fffdc2abe40, C4<0>, C4<0>;
L_0x7fffdc2ac0e0 .functor OR 1, L_0x7fffdc2abf30, L_0x7fffdc2ac040, C4<0>, C4<0>;
L_0x7fffdc2ac290 .functor OR 1, L_0x7fffdc2ac0e0, L_0x7fffdc2ac1f0, C4<0>, C4<0>;
L_0x7fffdc2ac3f0 .functor OR 1, L_0x7fffdc2ac290, L_0x7fffdc2ac350, C4<0>, C4<0>;
L_0x7fffdc2ac5d0 .functor OR 1, L_0x7fffdc2ac3f0, L_0x7fffdc2ac530, C4<0>, C4<0>;
L_0x7fffdc2ac780 .functor OR 1, L_0x7fffdc2ac5d0, L_0x7fffdc2ac6e0, C4<0>, C4<0>;
L_0x7fffdc2acad0 .functor OR 1, L_0x7fffdc2ac780, L_0x7fffdc2ac8d0, C4<0>, C4<0>;
L_0x7fffdc2acc80 .functor OR 1, L_0x7fffdc2acad0, L_0x7fffdc2acbe0, C4<0>, C4<0>;
L_0x7fffdc2acee0 .functor OR 1, L_0x7fffdc2acc80, L_0x7fffdc2acde0, C4<0>, C4<0>;
L_0x7fffdc2ad040 .functor OR 1, L_0x7fffdc2acee0, L_0x7fffdc2acfa0, C4<0>, C4<0>;
L_0x7fffdc2ad2c0 .functor OR 1, L_0x7fffdc2ad040, L_0x7fffdc2ad1b0, C4<0>, C4<0>;
L_0x7fffdc2ad420 .functor OR 1, L_0x7fffdc2ad2c0, L_0x7fffdc2ad380, C4<0>, C4<0>;
L_0x7fffdc2ad250 .functor OR 1, L_0x7fffdc2ad420, L_0x7fffdc2ad5a0, C4<0>, C4<0>;
L_0x7fffdc2ad800 .functor OR 1, L_0x7fffdc2ad250, L_0x7fffdc2ad760, C4<0>, C4<0>;
L_0x7fffdc2ad530 .functor OR 1, L_0x7fffdc2ad800, L_0x7fffdc2ad990, C4<0>, C4<0>;
v0x7fffdc246e30_0 .net *"_s1", 0 0, L_0x7fffdc2abda0;  1 drivers
v0x7fffdc24dc70_0 .net *"_s11", 0 0, L_0x7fffdc2ac1f0;  1 drivers
v0x7fffdc254ab0_0 .net *"_s12", 0 0, L_0x7fffdc2ac290;  1 drivers
v0x7fffdc25b8f0_0 .net *"_s15", 0 0, L_0x7fffdc2ac350;  1 drivers
v0x7fffdc25bb40_0 .net *"_s16", 0 0, L_0x7fffdc2ac3f0;  1 drivers
v0x7fffdc232370_0 .net *"_s19", 0 0, L_0x7fffdc2ac530;  1 drivers
v0x7fffdc25bd90_0 .net *"_s20", 0 0, L_0x7fffdc2ac5d0;  1 drivers
v0x7fffdc25e280_0 .net *"_s23", 0 0, L_0x7fffdc2ac6e0;  1 drivers
v0x7fffdc25f270_0 .net *"_s24", 0 0, L_0x7fffdc2ac780;  1 drivers
v0x7fffdc260e40_0 .net *"_s27", 0 0, L_0x7fffdc2ac8d0;  1 drivers
v0x7fffdc2246c0_0 .net *"_s28", 0 0, L_0x7fffdc2acad0;  1 drivers
v0x7fffdc10ea10_0 .net *"_s3", 0 0, L_0x7fffdc2abe40;  1 drivers
v0x7fffdc10fa00_0 .net *"_s31", 0 0, L_0x7fffdc2acbe0;  1 drivers
v0x7fffdc1109f0_0 .net *"_s32", 0 0, L_0x7fffdc2acc80;  1 drivers
v0x7fffdc1115d0_0 .net *"_s35", 0 0, L_0x7fffdc2acde0;  1 drivers
v0x7fffdc10cae0_0 .net *"_s36", 0 0, L_0x7fffdc2acee0;  1 drivers
v0x7fffdc115930_0 .net *"_s39", 0 0, L_0x7fffdc2acfa0;  1 drivers
v0x7fffdc117910_0 .net *"_s4", 0 0, L_0x7fffdc2abf30;  1 drivers
v0x7fffdc1184f0_0 .net *"_s40", 0 0, L_0x7fffdc2ad040;  1 drivers
v0x7fffdc113a00_0 .net *"_s43", 0 0, L_0x7fffdc2ad1b0;  1 drivers
v0x7fffdc11de60_0 .net *"_s44", 0 0, L_0x7fffdc2ad2c0;  1 drivers
v0x7fffdc11ee50_0 .net *"_s47", 0 0, L_0x7fffdc2ad380;  1 drivers
v0x7fffdc11fe40_0 .net *"_s48", 0 0, L_0x7fffdc2ad420;  1 drivers
v0x7fffdc120a20_0 .net *"_s51", 0 0, L_0x7fffdc2ad5a0;  1 drivers
v0x7fffdc11bf30_0 .net *"_s52", 0 0, L_0x7fffdc2ad250;  1 drivers
v0x7fffdc124d80_0 .net *"_s55", 0 0, L_0x7fffdc2ad760;  1 drivers
v0x7fffdc125d70_0 .net *"_s56", 0 0, L_0x7fffdc2ad800;  1 drivers
v0x7fffdc126d60_0 .net *"_s59", 0 0, L_0x7fffdc2ad990;  1 drivers
v0x7fffdc127940_0 .net *"_s7", 0 0, L_0x7fffdc2ac040;  1 drivers
v0x7fffdc122e50_0 .net *"_s8", 0 0, L_0x7fffdc2ac0e0;  1 drivers
o0x7fac2a2022c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffdc12d220_0 .net "bus", 15 0, o0x7fac2a2022c8;  0 drivers
v0x7fffdc12e210_0 .net "s", 0 0, L_0x7fffdc2ad530;  1 drivers
L_0x7fffdc2abda0 .part o0x7fac2a2022c8, 0, 1;
L_0x7fffdc2abe40 .part o0x7fac2a2022c8, 1, 1;
L_0x7fffdc2ac040 .part o0x7fac2a2022c8, 2, 1;
L_0x7fffdc2ac1f0 .part o0x7fac2a2022c8, 3, 1;
L_0x7fffdc2ac350 .part o0x7fac2a2022c8, 4, 1;
L_0x7fffdc2ac530 .part o0x7fac2a2022c8, 5, 1;
L_0x7fffdc2ac6e0 .part o0x7fac2a2022c8, 6, 1;
L_0x7fffdc2ac8d0 .part o0x7fac2a2022c8, 7, 1;
L_0x7fffdc2acbe0 .part o0x7fac2a2022c8, 8, 1;
L_0x7fffdc2acde0 .part o0x7fac2a2022c8, 9, 1;
L_0x7fffdc2acfa0 .part o0x7fac2a2022c8, 10, 1;
L_0x7fffdc2ad1b0 .part o0x7fac2a2022c8, 11, 1;
L_0x7fffdc2ad380 .part o0x7fac2a2022c8, 12, 1;
L_0x7fffdc2ad5a0 .part o0x7fac2a2022c8, 13, 1;
L_0x7fffdc2ad760 .part o0x7fac2a2022c8, 14, 1;
L_0x7fffdc2ad990 .part o0x7fac2a2022c8, 15, 1;
S_0x7fffdc1c72d0 .scope module, "test_mult" "test_mult" 4 1;
 .timescale 0 0;
v0x7fffdc2a42c0_0 .var "a", 0 0;
v0x7fffdc2a4410_0 .var "activate", 0 0;
v0x7fffdc2a4560_0 .var "b", 7 0;
v0x7fffdc2a4600_0 .var "c", 7 0;
v0x7fffdc2a46a0_0 .var "clk", 0 0;
v0x7fffdc2a4740_0 .net "div", 7 0, L_0x7fffdc309ba0;  1 drivers
v0x7fffdc2a4800_0 .net "mod", 0 0, L_0x7fffdc30b370;  1 drivers
v0x7fffdc2a48a0_0 .var "reset", 0 0;
S_0x7fffdc16a070 .scope module, "test_mult" "mult" 4 8, 5 1 0, S_0x7fffdc1c72d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "activate"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 8 "b"
    .port_info 5 /INPUT 8 "c"
    .port_info 6 /OUTPUT 8 "div"
    .port_info 7 /OUTPUT 1 "mod"
v0x7fffdc2a3550_0 .net "a", 0 0, v0x7fffdc2a42c0_0;  1 drivers
v0x7fffdc2a3610_0 .net "activate", 0 0, v0x7fffdc2a4410_0;  1 drivers
v0x7fffdc2a36d0_0 .net "b", 7 0, v0x7fffdc2a4560_0;  1 drivers
v0x7fffdc2a37c0_0 .net "c", 7 0, v0x7fffdc2a4600_0;  1 drivers
v0x7fffdc2a3860_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  1 drivers
v0x7fffdc2a3950_0 .net "div", 7 0, L_0x7fffdc309ba0;  alias, 1 drivers
v0x7fffdc2a3a40_0 .net "ignore", 7 0, L_0x7fffdc2c6730;  1 drivers
v0x7fffdc2a3b00_0 .net "line0", 7 0, L_0x7fffdc2b4180;  1 drivers
v0x7fffdc2a3bc0_0 .net "line1", 7 0, L_0x7fffdc2bbe50;  1 drivers
v0x7fffdc2a3c80_0 .net "line2", 7 0, L_0x7fffdc2c63c0;  1 drivers
L_0x7fac2a1b0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc2a3d90_0 .net "masse", 0 0, L_0x7fac2a1b0018;  1 drivers
L_0x7fac2a1b0060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffdc2a3e30_0 .net "masse8", 7 0, L_0x7fac2a1b0060;  1 drivers
v0x7fffdc2a3f40_0 .net "mod", 0 0, L_0x7fffdc30b370;  alias, 1 drivers
v0x7fffdc2a4030_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  1 drivers
v0x7fffdc2a40d0_0 .net "z", 0 0, L_0x7fffdc2bb700;  1 drivers
S_0x7fffdc17c1b0 .scope module, "Dlatch8bit_0" "basculeD_8bit" 5 16, 6 22 0, S_0x7fffdc16a070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 8 "s1"
    .port_info 4 /OUTPUT 8 "s2"
v0x7fffdc1cbed0_0 .net "a", 7 0, L_0x7fffdc2bbe50;  alias, 1 drivers
v0x7fffdc1ceb60_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1ccbb0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1ccc50_0 .net "s1", 7 0, L_0x7fffdc2c63c0;  alias, 1 drivers
v0x7fffdc1d1990_0 .net "s2", 7 0, L_0x7fffdc2c6730;  alias, 1 drivers
L_0x7fffdc2bd250 .part L_0x7fffdc2bbe50, 0, 1;
L_0x7fffdc2be600 .part L_0x7fffdc2bbe50, 1, 1;
L_0x7fffdc2bf970 .part L_0x7fffdc2bbe50, 2, 1;
L_0x7fffdc2c0ce0 .part L_0x7fffdc2bbe50, 3, 1;
L_0x7fffdc2c1f90 .part L_0x7fffdc2bbe50, 4, 1;
L_0x7fffdc2c3b90 .part L_0x7fffdc2bbe50, 5, 1;
L_0x7fffdc2c4f50 .part L_0x7fffdc2bbe50, 6, 1;
L_0x7fffdc2c62d0 .part L_0x7fffdc2bbe50, 7, 1;
LS_0x7fffdc2c63c0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2bcfe0, L_0x7fffdc2be390, L_0x7fffdc2bf700, L_0x7fffdc2c0a70;
LS_0x7fffdc2c63c0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2c1d20, L_0x7fffdc2c38d0, L_0x7fffdc2c4c80, L_0x7fffdc2c6000;
L_0x7fffdc2c63c0 .concat8 [ 4 4 0 0], LS_0x7fffdc2c63c0_0_0, LS_0x7fffdc2c63c0_0_4;
LS_0x7fffdc2c6730_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2bd140, L_0x7fffdc2be4f0, L_0x7fffdc2bf860, L_0x7fffdc2c0bd0;
LS_0x7fffdc2c6730_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2c1e80, L_0x7fffdc2c3a30, L_0x7fffdc2c4e40, L_0x7fffdc2c61c0;
L_0x7fffdc2c6730 .concat8 [ 4 4 0 0], LS_0x7fffdc2c6730_0_0, LS_0x7fffdc2c6730_0_4;
S_0x7fffdc1830d0 .scope module, "Dlatch0" "basculeD" 6 27, 6 1 0, S_0x7fffdc17c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2bcfe0 .functor BUF 1, L_0x7fffdc2bd050, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2bd140 .functor BUF 1, L_0x7fffdc2bd1b0, C4<0>, C4<0>, C4<0>;
v0x7fffdc150620_0 .net *"_s34", 0 0, L_0x7fffdc2bd050;  1 drivers
v0x7fffdc1646c0_0 .net *"_s36", 0 0, L_0x7fffdc2bd1b0;  1 drivers
v0x7fffdc1656b0_0 .net "a", 0 0, L_0x7fffdc2bd250;  1 drivers
v0x7fffdc1666a0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc167280_0 .net "line", 7 0, L_0x7fffdc2bcc70;  1 drivers
v0x7fffdc162790_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc16b5e0_0 .net "s1", 0 0, L_0x7fffdc2bcfe0;  1 drivers
v0x7fffdc16c5d0_0 .net "s2", 0 0, L_0x7fffdc2bd140;  1 drivers
L_0x7fffdc2bc020 .part L_0x7fffdc2bcc70, 5, 1;
L_0x7fffdc2bc1f0 .part L_0x7fffdc2bcc70, 6, 1;
L_0x7fffdc2bc3a0 .part L_0x7fffdc2bcc70, 1, 1;
L_0x7fffdc2bc500 .part L_0x7fffdc2bcc70, 0, 1;
L_0x7fffdc2bc680 .part L_0x7fffdc2bcc70, 7, 1;
L_0x7fffdc2bc790 .part L_0x7fffdc2bcc70, 2, 1;
L_0x7fffdc2bc8c0 .part L_0x7fffdc2bcc70, 3, 1;
L_0x7fffdc2bca20 .part L_0x7fffdc2bcc70, 4, 1;
LS_0x7fffdc2bcc70_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2bc110, L_0x7fffdc2bc180, L_0x7fffdc2bc330, L_0x7fffdc2bc490;
LS_0x7fffdc2bcc70_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2bc720, L_0x7fffdc2bbf40, L_0x7fffdc2bbfb0, L_0x7fffdc2bc9b0;
L_0x7fffdc2bcc70 .concat8 [ 4 4 0 0], LS_0x7fffdc2bcc70_0_0, LS_0x7fffdc2bcc70_0_4;
L_0x7fffdc2bd050 .part L_0x7fffdc2bcc70, 3, 1;
L_0x7fffdc2bd1b0 .part L_0x7fffdc2bcc70, 4, 1;
S_0x7fffdc195210 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1830d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bbfb0 .functor AND 1, L_0x7fffdc2bd250, L_0x7fffdc2bc020, C4<1>, C4<1>;
v0x7fffdc12fde0_0 .net "e1", 0 0, L_0x7fffdc2bd250;  alias, 1 drivers
v0x7fffdc12b2f0_0 .net "e2", 0 0, L_0x7fffdc2bc020;  1 drivers
v0x7fffdc134140_0 .net "s", 0 0, L_0x7fffdc2bbfb0;  1 drivers
S_0x7fffdc19c130 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1830d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bc110 .functor NAND 1, L_0x7fffdc2bd250, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc135130_0 .net "e1", 0 0, L_0x7fffdc2bd250;  alias, 1 drivers
v0x7fffdc136120_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc136d00_0 .net "s", 0 0, L_0x7fffdc2bc110;  1 drivers
S_0x7fffdc1ae270 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1830d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bc330 .functor NAND 1, L_0x7fffdc2bc3a0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc132210_0 .net "e1", 0 0, L_0x7fffdc2bc3a0;  1 drivers
v0x7fffdc10a7a0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc11a700_0 .net "s", 0 0, L_0x7fffdc2bc330;  1 drivers
S_0x7fffdc1b5190 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1830d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bc490 .functor NAND 1, L_0x7fffdc2bc500, L_0x7fffdc2bc680, C4<1>, C4<1>;
v0x7fffdc129af0_0 .net "e1", 0 0, L_0x7fffdc2bc500;  1 drivers
v0x7fffdc138eb0_0 .net "e2", 0 0, L_0x7fffdc2bc680;  1 drivers
v0x7fffdc13a010_0 .net "s", 0 0, L_0x7fffdc2bc490;  1 drivers
S_0x7fffdc163150 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1830d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bc720 .functor NAND 1, L_0x7fffdc2bc790, L_0x7fffdc2bc8c0, C4<1>, C4<1>;
v0x7fffdc13bb50_0 .net "e1", 0 0, L_0x7fffdc2bc790;  1 drivers
v0x7fffdc10b880_0 .net "e2", 0 0, L_0x7fffdc2bc8c0;  1 drivers
v0x7fffdc14b630_0 .net "s", 0 0, L_0x7fffdc2bc720;  1 drivers
S_0x7fffdc123810 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1830d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2bc180 .functor NOT 1, L_0x7fffdc2bc1f0, C4<0>, C4<0>, C4<0>;
v0x7fffdc14c620_0 .net "e1", 0 0, L_0x7fffdc2bc1f0;  1 drivers
v0x7fffdc14d610_0 .net "s", 0 0, L_0x7fffdc2bc180;  1 drivers
S_0x7fffdc12bcb0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1830d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bc9b0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2bca20, C4<0>, C4<0>;
v0x7fffdc14e1f0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc149700_0 .net "e2", 0 0, L_0x7fffdc2bca20;  1 drivers
v0x7fffdc152550_0 .net "s", 0 0, L_0x7fffdc2bc9b0;  1 drivers
S_0x7fffdc132bd0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1830d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bbf40 .functor XOR 1, L_0x7fffdc2bd250, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc153540_0 .net "e1", 0 0, L_0x7fffdc2bd250;  alias, 1 drivers
v0x7fffdc154530_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc155110_0 .net "s", 0 0, L_0x7fffdc2bbf40;  1 drivers
S_0x7fffdc13a1d0 .scope module, "Dlatch1" "basculeD" 6 28, 6 1 0, S_0x7fffdc17c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2be390 .functor BUF 1, L_0x7fffdc2be400, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2be4f0 .functor BUF 1, L_0x7fffdc2be560, C4<0>, C4<0>, C4<0>;
v0x7fffdc1b07d0_0 .net *"_s34", 0 0, L_0x7fffdc2be400;  1 drivers
v0x7fffdc1b17c0_0 .net *"_s36", 0 0, L_0x7fffdc2be560;  1 drivers
v0x7fffdc1b23a0_0 .net "a", 0 0, L_0x7fffdc2be600;  1 drivers
v0x7fffdc1ad8b0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1b6700_0 .net "line", 7 0, L_0x7fffdc2be020;  1 drivers
v0x7fffdc1b76f0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1b86e0_0 .net "s1", 0 0, L_0x7fffdc2be390;  1 drivers
v0x7fffdc1b92c0_0 .net "s2", 0 0, L_0x7fffdc2be4f0;  1 drivers
L_0x7fffdc2bd460 .part L_0x7fffdc2be020, 5, 1;
L_0x7fffdc2bd5e0 .part L_0x7fffdc2be020, 6, 1;
L_0x7fffdc2bd790 .part L_0x7fffdc2be020, 1, 1;
L_0x7fffdc2bd8f0 .part L_0x7fffdc2be020, 0, 1;
L_0x7fffdc2bda70 .part L_0x7fffdc2be020, 7, 1;
L_0x7fffdc2bdb80 .part L_0x7fffdc2be020, 2, 1;
L_0x7fffdc2bdc70 .part L_0x7fffdc2be020, 3, 1;
L_0x7fffdc2bddd0 .part L_0x7fffdc2be020, 4, 1;
LS_0x7fffdc2be020_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2bd500, L_0x7fffdc2bd570, L_0x7fffdc2bd720, L_0x7fffdc2bd880;
LS_0x7fffdc2be020_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2bdb10, L_0x7fffdc2bd2f0, L_0x7fffdc2bd3f0, L_0x7fffdc2bdd60;
L_0x7fffdc2be020 .concat8 [ 4 4 0 0], LS_0x7fffdc2be020_0_0, LS_0x7fffdc2be020_0_4;
L_0x7fffdc2be400 .part L_0x7fffdc2be020, 3, 1;
L_0x7fffdc2be560 .part L_0x7fffdc2be020, 4, 1;
S_0x7fffdc10a9e0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc13a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bd3f0 .functor AND 1, L_0x7fffdc2be600, L_0x7fffdc2bd460, C4<1>, C4<1>;
v0x7fffdc16d5c0_0 .net "e1", 0 0, L_0x7fffdc2be600;  alias, 1 drivers
v0x7fffdc16e1a0_0 .net "e2", 0 0, L_0x7fffdc2bd460;  1 drivers
v0x7fffdc1696b0_0 .net "s", 0 0, L_0x7fffdc2bd3f0;  1 drivers
S_0x7fffdc14a0c0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc13a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bd500 .functor NAND 1, L_0x7fffdc2be600, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc17d720_0 .net "e1", 0 0, L_0x7fffdc2be600;  alias, 1 drivers
v0x7fffdc17e710_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc17f700_0 .net "s", 0 0, L_0x7fffdc2bd500;  1 drivers
S_0x7fffdc150fe0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc13a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bd720 .functor NAND 1, L_0x7fffdc2bd790, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1802e0_0 .net "e1", 0 0, L_0x7fffdc2bd790;  1 drivers
v0x7fffdc17b7f0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc184640_0 .net "s", 0 0, L_0x7fffdc2bd720;  1 drivers
S_0x7fffdc11c8f0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc13a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bd880 .functor NAND 1, L_0x7fffdc2bd8f0, L_0x7fffdc2bda70, C4<1>, C4<1>;
v0x7fffdc185630_0 .net "e1", 0 0, L_0x7fffdc2bd8f0;  1 drivers
v0x7fffdc186620_0 .net "e2", 0 0, L_0x7fffdc2bda70;  1 drivers
v0x7fffdc187200_0 .net "s", 0 0, L_0x7fffdc2bd880;  1 drivers
S_0x7fffdc241f80 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc13a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bdb10 .functor NAND 1, L_0x7fffdc2bdb80, L_0x7fffdc2bdc70, C4<1>, C4<1>;
v0x7fffdc182710_0 .net "e1", 0 0, L_0x7fffdc2bdb80;  1 drivers
v0x7fffdc196780_0 .net "e2", 0 0, L_0x7fffdc2bdc70;  1 drivers
v0x7fffdc197770_0 .net "s", 0 0, L_0x7fffdc2bdb10;  1 drivers
S_0x7fffdc248dc0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc13a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2bd570 .functor NOT 1, L_0x7fffdc2bd5e0, C4<0>, C4<0>, C4<0>;
v0x7fffdc198760_0 .net "e1", 0 0, L_0x7fffdc2bd5e0;  1 drivers
v0x7fffdc199340_0 .net "s", 0 0, L_0x7fffdc2bd570;  1 drivers
S_0x7fffdc24fc00 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc13a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bdd60 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2bddd0, C4<0>, C4<0>;
v0x7fffdc194850_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc19d6a0_0 .net "e2", 0 0, L_0x7fffdc2bddd0;  1 drivers
v0x7fffdc19e690_0 .net "s", 0 0, L_0x7fffdc2bdd60;  1 drivers
S_0x7fffdc256a40 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc13a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bd2f0 .functor XOR 1, L_0x7fffdc2be600, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc19f680_0 .net "e1", 0 0, L_0x7fffdc2be600;  alias, 1 drivers
v0x7fffdc1a0260_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1af7e0_0 .net "s", 0 0, L_0x7fffdc2bd2f0;  1 drivers
S_0x7fffdc21f5e0 .scope module, "Dlatch2" "basculeD" 6 29, 6 1 0, S_0x7fffdc17c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2bf700 .functor BUF 1, L_0x7fffdc2bf770, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2bf860 .functor BUF 1, L_0x7fffdc2bf8d0, C4<0>, C4<0>, C4<0>;
v0x7fffdc1fc8e0_0 .net *"_s34", 0 0, L_0x7fffdc2bf770;  1 drivers
v0x7fffdc1fd4c0_0 .net *"_s36", 0 0, L_0x7fffdc2bf8d0;  1 drivers
v0x7fffdc1f89d0_0 .net "a", 0 0, L_0x7fffdc2bf970;  1 drivers
v0x7fffdc201820_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc203800_0 .net "line", 7 0, L_0x7fffdc2bf390;  1 drivers
v0x7fffdc2043e0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc210470_0 .net "s1", 0 0, L_0x7fffdc2bf700;  1 drivers
v0x7fffdc212ec0_0 .net "s2", 0 0, L_0x7fffdc2bf860;  1 drivers
L_0x7fffdc2be780 .part L_0x7fffdc2bf390, 5, 1;
L_0x7fffdc2be950 .part L_0x7fffdc2bf390, 6, 1;
L_0x7fffdc2beb00 .part L_0x7fffdc2bf390, 1, 1;
L_0x7fffdc2bec60 .part L_0x7fffdc2bf390, 0, 1;
L_0x7fffdc2bede0 .part L_0x7fffdc2bf390, 7, 1;
L_0x7fffdc2beef0 .part L_0x7fffdc2bf390, 2, 1;
L_0x7fffdc2befe0 .part L_0x7fffdc2bf390, 3, 1;
L_0x7fffdc2bf140 .part L_0x7fffdc2bf390, 4, 1;
LS_0x7fffdc2bf390_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2be870, L_0x7fffdc2be8e0, L_0x7fffdc2bea90, L_0x7fffdc2bebf0;
LS_0x7fffdc2bf390_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2bee80, L_0x7fffdc2be6a0, L_0x7fffdc2be710, L_0x7fffdc2bf0d0;
L_0x7fffdc2bf390 .concat8 [ 4 4 0 0], LS_0x7fffdc2bf390_0_0, LS_0x7fffdc2bf390_0_4;
L_0x7fffdc2bf770 .part L_0x7fffdc2bf390, 3, 1;
L_0x7fffdc2bf8d0 .part L_0x7fffdc2bf390, 4, 1;
S_0x7fffdc10d4a0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc21f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2be710 .functor AND 1, L_0x7fffdc2bf970, L_0x7fffdc2be780, C4<1>, C4<1>;
v0x7fffdc1b47d0_0 .net "e1", 0 0, L_0x7fffdc2bf970;  alias, 1 drivers
v0x7fffdc1c8840_0 .net "e2", 0 0, L_0x7fffdc2be780;  1 drivers
v0x7fffdc1c9830_0 .net "s", 0 0, L_0x7fffdc2be710;  1 drivers
S_0x7fffdc1143c0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc21f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2be870 .functor NAND 1, L_0x7fffdc2bf970, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1ca820_0 .net "e1", 0 0, L_0x7fffdc2bf970;  alias, 1 drivers
v0x7fffdc1cb400_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1c6910_0 .net "s", 0 0, L_0x7fffdc2be870;  1 drivers
S_0x7fffdc23b140 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc21f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bea90 .functor NAND 1, L_0x7fffdc2beb00, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1cf760_0 .net "e1", 0 0, L_0x7fffdc2beb00;  1 drivers
v0x7fffdc1d0750_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1d1740_0 .net "s", 0 0, L_0x7fffdc2bea90;  1 drivers
S_0x7fffdc0c8e30 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc21f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bebf0 .functor NAND 1, L_0x7fffdc2bec60, L_0x7fffdc2bede0, C4<1>, C4<1>;
v0x7fffdc1d2320_0 .net "e1", 0 0, L_0x7fffdc2bec60;  1 drivers
v0x7fffdc1cd830_0 .net "e2", 0 0, L_0x7fffdc2bede0;  1 drivers
v0x7fffdc1e18a0_0 .net "s", 0 0, L_0x7fffdc2bebf0;  1 drivers
S_0x7fffdc0ce040 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc21f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bee80 .functor NAND 1, L_0x7fffdc2beef0, L_0x7fffdc2befe0, C4<1>, C4<1>;
v0x7fffdc1e2890_0 .net "e1", 0 0, L_0x7fffdc2beef0;  1 drivers
v0x7fffdc1e3880_0 .net "e2", 0 0, L_0x7fffdc2befe0;  1 drivers
v0x7fffdc1e4460_0 .net "s", 0 0, L_0x7fffdc2bee80;  1 drivers
S_0x7fffdc0d2c50 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc21f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2be8e0 .functor NOT 1, L_0x7fffdc2be950, C4<0>, C4<0>, C4<0>;
v0x7fffdc1df970_0 .net "e1", 0 0, L_0x7fffdc2be950;  1 drivers
v0x7fffdc1e87c0_0 .net "s", 0 0, L_0x7fffdc2be8e0;  1 drivers
S_0x7fffdc0b45f0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc21f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bf0d0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2bf140, C4<0>, C4<0>;
v0x7fffdc1e97b0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1ea7a0_0 .net "e2", 0 0, L_0x7fffdc2bf140;  1 drivers
v0x7fffdc1eb380_0 .net "s", 0 0, L_0x7fffdc2bf0d0;  1 drivers
S_0x7fffdc226590 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc21f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2be6a0 .functor XOR 1, L_0x7fffdc2bf970, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc1e6890_0 .net "e1", 0 0, L_0x7fffdc2bf970;  alias, 1 drivers
v0x7fffdc1fa900_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1fb8f0_0 .net "s", 0 0, L_0x7fffdc2be6a0;  1 drivers
S_0x7fffdc22d4c0 .scope module, "Dlatch3" "basculeD" 6 30, 6 1 0, S_0x7fffdc17c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2c0a70 .functor BUF 1, L_0x7fffdc2c0ae0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2c0bd0 .functor BUF 1, L_0x7fffdc2c0c40, C4<0>, C4<0>, C4<0>;
v0x7fffdc1909f0_0 .net *"_s34", 0 0, L_0x7fffdc2c0ae0;  1 drivers
v0x7fffdc1a5d90_0 .net *"_s36", 0 0, L_0x7fffdc2c0c40;  1 drivers
v0x7fffdc1a71f0_0 .net "a", 0 0, L_0x7fffdc2c0ce0;  1 drivers
v0x7fffdc1a8620_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1a9a50_0 .net "line", 7 0, L_0x7fffdc2c0700;  1 drivers
v0x7fffdc1bedf0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1c0250_0 .net "s1", 0 0, L_0x7fffdc2c0a70;  1 drivers
v0x7fffdc1c1680_0 .net "s2", 0 0, L_0x7fffdc2c0bd0;  1 drivers
L_0x7fffdc2bfaf0 .part L_0x7fffdc2c0700, 5, 1;
L_0x7fffdc2bfcc0 .part L_0x7fffdc2c0700, 6, 1;
L_0x7fffdc2bfe70 .part L_0x7fffdc2c0700, 1, 1;
L_0x7fffdc2bffd0 .part L_0x7fffdc2c0700, 0, 1;
L_0x7fffdc2c0150 .part L_0x7fffdc2c0700, 7, 1;
L_0x7fffdc2c0260 .part L_0x7fffdc2c0700, 2, 1;
L_0x7fffdc2c0350 .part L_0x7fffdc2c0700, 3, 1;
L_0x7fffdc2c04b0 .part L_0x7fffdc2c0700, 4, 1;
LS_0x7fffdc2c0700_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2bfbe0, L_0x7fffdc2bfc50, L_0x7fffdc2bfe00, L_0x7fffdc2bff60;
LS_0x7fffdc2c0700_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2c01f0, L_0x7fffdc2bfa10, L_0x7fffdc2bfa80, L_0x7fffdc2c0440;
L_0x7fffdc2c0700 .concat8 [ 4 4 0 0], LS_0x7fffdc2c0700_0_0, LS_0x7fffdc2c0700_0_4;
L_0x7fffdc2c0ae0 .part L_0x7fffdc2c0700, 3, 1;
L_0x7fffdc2c0c40 .part L_0x7fffdc2c0700, 4, 1;
S_0x7fffdc234300 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc22d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bfa80 .functor AND 1, L_0x7fffdc2c0ce0, L_0x7fffdc2bfaf0, C4<1>, C4<1>;
v0x7fffdc213eb0_0 .net "e1", 0 0, L_0x7fffdc2c0ce0;  alias, 1 drivers
v0x7fffdc214ea0_0 .net "e2", 0 0, L_0x7fffdc2bfaf0;  1 drivers
v0x7fffdc215a80_0 .net "s", 0 0, L_0x7fffdc2bfa80;  1 drivers
S_0x7fffdc0c3c20 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc22d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bfbe0 .functor NAND 1, L_0x7fffdc2c0ce0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc219de0_0 .net "e1", 0 0, L_0x7fffdc2c0ce0;  alias, 1 drivers
v0x7fffdc21add0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc21bdc0_0 .net "s", 0 0, L_0x7fffdc2bfbe0;  1 drivers
S_0x7fffdc0c2fc0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc22d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bfe00 .functor NAND 1, L_0x7fffdc2bfe70, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc21c9a0_0 .net "e1", 0 0, L_0x7fffdc2bfe70;  1 drivers
v0x7fffdc217eb0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc141f60_0 .net "s", 0 0, L_0x7fffdc2bfe00;  1 drivers
S_0x7fffdc0c81d0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc22d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bff60 .functor NAND 1, L_0x7fffdc2bffd0, L_0x7fffdc2c0150, C4<1>, C4<1>;
v0x7fffdc1433c0_0 .net "e1", 0 0, L_0x7fffdc2bffd0;  1 drivers
v0x7fffdc1447f0_0 .net "e2", 0 0, L_0x7fffdc2c0150;  1 drivers
v0x7fffdc145c20_0 .net "s", 0 0, L_0x7fffdc2bff60;  1 drivers
S_0x7fffdc0cd3e0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc22d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c01f0 .functor NAND 1, L_0x7fffdc2c0260, L_0x7fffdc2c0350, C4<1>, C4<1>;
v0x7fffdc15ac70_0 .net "e1", 0 0, L_0x7fffdc2c0260;  1 drivers
v0x7fffdc15c0d0_0 .net "e2", 0 0, L_0x7fffdc2c0350;  1 drivers
v0x7fffdc15d500_0 .net "s", 0 0, L_0x7fffdc2c01f0;  1 drivers
S_0x7fffdc0d1ff0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc22d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2bfc50 .functor NOT 1, L_0x7fffdc2bfcc0, C4<0>, C4<0>, C4<0>;
v0x7fffdc15e930_0 .net "e1", 0 0, L_0x7fffdc2bfcc0;  1 drivers
v0x7fffdc173cd0_0 .net "s", 0 0, L_0x7fffdc2bfc50;  1 drivers
S_0x7fffdc0af730 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc22d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c0440 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2c04b0, C4<0>, C4<0>;
v0x7fffdc175130_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc176560_0 .net "e2", 0 0, L_0x7fffdc2c04b0;  1 drivers
v0x7fffdc177990_0 .net "s", 0 0, L_0x7fffdc2c0440;  1 drivers
S_0x7fffdc0b9800 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc22d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bfa10 .functor XOR 1, L_0x7fffdc2c0ce0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc18cd30_0 .net "e1", 0 0, L_0x7fffdc2c0ce0;  alias, 1 drivers
v0x7fffdc18e190_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc18f5c0_0 .net "s", 0 0, L_0x7fffdc2bfa10;  1 drivers
S_0x7fffdc0bea10 .scope module, "Dlatch4" "basculeD" 6 31, 6 1 0, S_0x7fffdc17c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2c1d20 .functor BUF 1, L_0x7fffdc2c1d90, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2c1e80 .functor BUF 1, L_0x7fffdc2c1ef0, C4<0>, C4<0>, C4<0>;
v0x7fffdc170350_0 .net *"_s34", 0 0, L_0x7fffdc2c1d90;  1 drivers
v0x7fffdc1893b0_0 .net *"_s36", 0 0, L_0x7fffdc2c1ef0;  1 drivers
v0x7fffdc1a2410_0 .net "a", 0 0, L_0x7fffdc2c1f90;  1 drivers
v0x7fffdc1d44d0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1ed530_0 .net "line", 7 0, L_0x7fffdc2c19b0;  1 drivers
v0x7fffdc08cde0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc08d670_0 .net "s1", 0 0, L_0x7fffdc2c1d20;  1 drivers
v0x7fffdc08d360_0 .net "s2", 0 0, L_0x7fffdc2c1e80;  1 drivers
L_0x7fffdc2c0e60 .part L_0x7fffdc2c19b0, 5, 1;
L_0x7fffdc2c0fc0 .part L_0x7fffdc2c19b0, 6, 1;
L_0x7fffdc2c10d0 .part L_0x7fffdc2c19b0, 1, 1;
L_0x7fffdc2c1230 .part L_0x7fffdc2c19b0, 0, 1;
L_0x7fffdc2c13b0 .part L_0x7fffdc2c19b0, 7, 1;
L_0x7fffdc2c1510 .part L_0x7fffdc2c19b0, 2, 1;
L_0x7fffdc2c1600 .part L_0x7fffdc2c19b0, 3, 1;
L_0x7fffdc2c1760 .part L_0x7fffdc2c19b0, 4, 1;
LS_0x7fffdc2c19b0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2c0f50, L_0x7fffdc2b2810, L_0x7fffdc2c1060, L_0x7fffdc2c11c0;
LS_0x7fffdc2c19b0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2c14a0, L_0x7fffdc2c0d80, L_0x7fffdc2c0df0, L_0x7fffdc2c16f0;
L_0x7fffdc2c19b0 .concat8 [ 4 4 0 0], LS_0x7fffdc2c19b0_0_0, LS_0x7fffdc2c19b0_0_4;
L_0x7fffdc2c1d90 .part L_0x7fffdc2c19b0, 3, 1;
L_0x7fffdc2c1ef0 .part L_0x7fffdc2c19b0, 4, 1;
S_0x7fffdc0bddb0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc0bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c0df0 .functor AND 1, L_0x7fffdc2c1f90, L_0x7fffdc2c0e60, C4<1>, C4<1>;
v0x7fffdc1c2ab0_0 .net "e1", 0 0, L_0x7fffdc2c1f90;  alias, 1 drivers
v0x7fffdc1d7e50_0 .net "e2", 0 0, L_0x7fffdc2c0e60;  1 drivers
v0x7fffdc1d92b0_0 .net "s", 0 0, L_0x7fffdc2c0df0;  1 drivers
S_0x7fffdc0f0990 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc0bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c0f50 .functor NAND 1, L_0x7fffdc2c1f90, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1da6e0_0 .net "e1", 0 0, L_0x7fffdc2c1f90;  alias, 1 drivers
v0x7fffdc1dbb10_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1f0eb0_0 .net "s", 0 0, L_0x7fffdc2c0f50;  1 drivers
S_0x7fffdc0f77d0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc0bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c1060 .functor NAND 1, L_0x7fffdc2c10d0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1f2310_0 .net "e1", 0 0, L_0x7fffdc2c10d0;  1 drivers
v0x7fffdc1f3740_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1f4b70_0 .net "s", 0 0, L_0x7fffdc2c1060;  1 drivers
S_0x7fffdc0fe610 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc0bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c11c0 .functor NAND 1, L_0x7fffdc2c1230, L_0x7fffdc2c13b0, C4<1>, C4<1>;
v0x7fffdc209f10_0 .net "e1", 0 0, L_0x7fffdc2c1230;  1 drivers
v0x7fffdc20b370_0 .net "e2", 0 0, L_0x7fffdc2c13b0;  1 drivers
v0x7fffdc20c7a0_0 .net "s", 0 0, L_0x7fffdc2c11c0;  1 drivers
S_0x7fffdc105450 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc0bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c14a0 .functor NAND 1, L_0x7fffdc2c1510, L_0x7fffdc2c1600, C4<1>, C4<1>;
v0x7fffdc20dbd0_0 .net "e1", 0 0, L_0x7fffdc2c1510;  1 drivers
v0x7fffdc21eb50_0 .net "e2", 0 0, L_0x7fffdc2c1600;  1 drivers
v0x7fffdc21f490_0 .net "s", 0 0, L_0x7fffdc2c14a0;  1 drivers
S_0x7fffdc0aead0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc0bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2b2810 .functor NOT 1, L_0x7fffdc2c0fc0, C4<0>, C4<0>, C4<0>;
v0x7fffdc220870_0 .net "e1", 0 0, L_0x7fffdc2c0fc0;  1 drivers
v0x7fffdc221450_0 .net "s", 0 0, L_0x7fffdc2b2810;  1 drivers
S_0x7fffdc0b3990 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc0bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c16f0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2c1760, C4<0>, C4<0>;
v0x7fffdc13e3e0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc222030_0 .net "e2", 0 0, L_0x7fffdc2c1760;  1 drivers
v0x7fffdc222c10_0 .net "s", 0 0, L_0x7fffdc2c16f0;  1 drivers
S_0x7fffdc0b8ba0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc0bea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c0d80 .functor XOR 1, L_0x7fffdc2c1f90, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc2237f0_0 .net "e1", 0 0, L_0x7fffdc2c1f90;  alias, 1 drivers
v0x7fffdc2243d0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1572c0_0 .net "s", 0 0, L_0x7fffdc2c0d80;  1 drivers
S_0x7fffdc0e9b50 .scope module, "Dlatch5" "basculeD" 6 32, 6 1 0, S_0x7fffdc17c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2c38d0 .functor BUF 1, L_0x7fffdc2c3940, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2c3a30 .functor BUF 1, L_0x7fffdc2c3aa0, C4<0>, C4<0>, C4<0>;
v0x7fffdc171a70_0 .net *"_s34", 0 0, L_0x7fffdc2c3940;  1 drivers
v0x7fffdc170ef0_0 .net *"_s36", 0 0, L_0x7fffdc2c3aa0;  1 drivers
v0x7fffdc158a10_0 .net "a", 0 0, L_0x7fffdc2c3b90;  1 drivers
v0x7fffdc158ab0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc157e90_0 .net "line", 7 0, L_0x7fffdc2c3560;  1 drivers
v0x7fffdc13fd00_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc13fda0_0 .net "s1", 0 0, L_0x7fffdc2c38d0;  1 drivers
v0x7fffdc13f180_0 .net "s2", 0 0, L_0x7fffdc2c3a30;  1 drivers
L_0x7fffdc2c2220 .part L_0x7fffdc2c3560, 5, 1;
L_0x7fffdc2c23a0 .part L_0x7fffdc2c3560, 6, 1;
L_0x7fffdc267790 .part L_0x7fffdc2c3560, 1, 1;
L_0x7fffdc2678f0 .part L_0x7fffdc2c3560, 0, 1;
L_0x7fffdc2679e0 .part L_0x7fffdc2c3560, 7, 1;
L_0x7fffdc267af0 .part L_0x7fffdc2c3560, 2, 1;
L_0x7fffdc267be0 .part L_0x7fffdc2c3560, 3, 1;
L_0x7fffdc267d40 .part L_0x7fffdc2c3560, 4, 1;
LS_0x7fffdc2c3560_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2c22c0, L_0x7fffdc2c2330, L_0x7fffdc2c24e0, L_0x7fffdc267880;
LS_0x7fffdc2c3560_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc267a80, L_0x7fffdc2c2140, L_0x7fffdc2c21b0, L_0x7fffdc267cd0;
L_0x7fffdc2c3560 .concat8 [ 4 4 0 0], LS_0x7fffdc2c3560_0_0, LS_0x7fffdc2c3560_0_4;
L_0x7fffdc2c3940 .part L_0x7fffdc2c3560, 3, 1;
L_0x7fffdc2c3aa0 .part L_0x7fffdc2c3560, 4, 1;
S_0x7fffdc0d4fa0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc0e9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c21b0 .functor AND 1, L_0x7fffdc2c3b90, L_0x7fffdc2c2220, C4<1>, C4<1>;
v0x7fffdc1de440_0 .net "e1", 0 0, L_0x7fffdc2c3b90;  alias, 1 drivers
v0x7fffdc1c53e0_0 .net "e2", 0 0, L_0x7fffdc2c2220;  1 drivers
v0x7fffdc1ac380_0 .net "s", 0 0, L_0x7fffdc2c21b0;  1 drivers
S_0x7fffdc0dbed0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc0e9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c22c0 .functor NAND 1, L_0x7fffdc2c3b90, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc193320_0 .net "e1", 0 0, L_0x7fffdc2c3b90;  alias, 1 drivers
v0x7fffdc1933c0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc17a2c0_0 .net "s", 0 0, L_0x7fffdc2c22c0;  1 drivers
S_0x7fffdc0e2d10 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc0e9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c24e0 .functor NAND 1, L_0x7fffdc267790, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc161260_0 .net "e1", 0 0, L_0x7fffdc267790;  1 drivers
v0x7fffdc1481d0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc202810_0 .net "s", 0 0, L_0x7fffdc2c24e0;  1 drivers
S_0x7fffdc216a00 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc0e9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc267880 .functor NAND 1, L_0x7fffdc2678f0, L_0x7fffdc2679e0, C4<1>, C4<1>;
v0x7fffdc1f74a0_0 .net "e1", 0 0, L_0x7fffdc2678f0;  1 drivers
v0x7fffdc207cb0_0 .net "e2", 0 0, L_0x7fffdc2679e0;  1 drivers
v0x7fffdc207130_0 .net "s", 0 0, L_0x7fffdc267880;  1 drivers
S_0x7fffdc1fe440 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc0e9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc267a80 .functor NAND 1, L_0x7fffdc267af0, L_0x7fffdc267be0, C4<1>, C4<1>;
v0x7fffdc1eec50_0 .net "e1", 0 0, L_0x7fffdc267af0;  1 drivers
v0x7fffdc1ee0d0_0 .net "e2", 0 0, L_0x7fffdc267be0;  1 drivers
v0x7fffdc1d5bf0_0 .net "s", 0 0, L_0x7fffdc267a80;  1 drivers
S_0x7fffdc1e53e0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc0e9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2c2330 .functor NOT 1, L_0x7fffdc2c23a0, C4<0>, C4<0>, C4<0>;
v0x7fffdc1d5070_0 .net "e1", 0 0, L_0x7fffdc2c23a0;  1 drivers
v0x7fffdc1bcb90_0 .net "s", 0 0, L_0x7fffdc2c2330;  1 drivers
S_0x7fffdc1cc380 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc0e9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc267cd0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc267d40, C4<0>, C4<0>;
v0x7fffdc1bc010_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1a3b30_0 .net "e2", 0 0, L_0x7fffdc267d40;  1 drivers
v0x7fffdc1a2fb0_0 .net "s", 0 0, L_0x7fffdc267cd0;  1 drivers
S_0x7fffdc1b3320 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc0e9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c2140 .functor XOR 1, L_0x7fffdc2c3b90, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc18aad0_0 .net "e1", 0 0, L_0x7fffdc2c3b90;  alias, 1 drivers
v0x7fffdc189f50_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1ff8f0_0 .net "s", 0 0, L_0x7fffdc2c2140;  1 drivers
S_0x7fffdc19a2c0 .scope module, "Dlatch6" "basculeD" 6 33, 6 1 0, S_0x7fffdc17c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2c4c80 .functor BUF 1, L_0x7fffdc2c4cf0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2c4e40 .functor BUF 1, L_0x7fffdc2c4eb0, C4<0>, C4<0>, C4<0>;
v0x7fffdc201a70_0 .net *"_s34", 0 0, L_0x7fffdc2c4cf0;  1 drivers
v0x7fffdc200e90_0 .net *"_s36", 0 0, L_0x7fffdc2c4eb0;  1 drivers
v0x7fffdc1ffb40_0 .net "a", 0 0, L_0x7fffdc2c4f50;  1 drivers
v0x7fffdc1ffbe0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1fef60_0 .net "line", 7 0, L_0x7fffdc2c4910;  1 drivers
v0x7fffdc1f9d00_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1f9da0_0 .net "s1", 0 0, L_0x7fffdc2c4c80;  1 drivers
v0x7fffdc1f7d50_0 .net "s2", 0 0, L_0x7fffdc2c4e40;  1 drivers
L_0x7fffdc2c3d10 .part L_0x7fffdc2c4910, 5, 1;
L_0x7fffdc2c3e90 .part L_0x7fffdc2c4910, 6, 1;
L_0x7fffdc2c4040 .part L_0x7fffdc2c4910, 1, 1;
L_0x7fffdc2c41a0 .part L_0x7fffdc2c4910, 0, 1;
L_0x7fffdc2c4320 .part L_0x7fffdc2c4910, 7, 1;
L_0x7fffdc2c4430 .part L_0x7fffdc2c4910, 2, 1;
L_0x7fffdc2c4560 .part L_0x7fffdc2c4910, 3, 1;
L_0x7fffdc2c46c0 .part L_0x7fffdc2c4910, 4, 1;
LS_0x7fffdc2c4910_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2c3db0, L_0x7fffdc2c3e20, L_0x7fffdc2c3fd0, L_0x7fffdc2c4130;
LS_0x7fffdc2c4910_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2c43c0, L_0x7fffdc2c3c30, L_0x7fffdc2c3ca0, L_0x7fffdc2c4650;
L_0x7fffdc2c4910 .concat8 [ 4 4 0 0], LS_0x7fffdc2c4910_0_0, LS_0x7fffdc2c4910_0_4;
L_0x7fffdc2c4cf0 .part L_0x7fffdc2c4910, 3, 1;
L_0x7fffdc2c4eb0 .part L_0x7fffdc2c4910, 4, 1;
S_0x7fffdc181260 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc19a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c3ca0 .functor AND 1, L_0x7fffdc2c4f50, L_0x7fffdc2c3d10, C4<1>, C4<1>;
v0x7fffdc216550_0 .net "e1", 0 0, L_0x7fffdc2c4f50;  alias, 1 drivers
v0x7fffdc2191e0_0 .net "e2", 0 0, L_0x7fffdc2c3d10;  1 drivers
v0x7fffdc217230_0 .net "s", 0 0, L_0x7fffdc2c3ca0;  1 drivers
S_0x7fffdc168200 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc19a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c3db0 .functor NAND 1, L_0x7fffdc2c4f50, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc21c010_0 .net "e1", 0 0, L_0x7fffdc2c4f50;  alias, 1 drivers
v0x7fffdc21b020_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc21b0c0_0 .net "s", 0 0, L_0x7fffdc2c3db0;  1 drivers
S_0x7fffdc14f170 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc19a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c3fd0 .functor NAND 1, L_0x7fffdc2c4040, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc21a030_0 .net "e1", 0 0, L_0x7fffdc2c4040;  1 drivers
v0x7fffdc21a0d0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc219450_0 .net "s", 0 0, L_0x7fffdc2c3fd0;  1 drivers
S_0x7fffdc130d60 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc19a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c4130 .functor NAND 1, L_0x7fffdc2c41a0, L_0x7fffdc2c4320, C4<1>, C4<1>;
v0x7fffdc218100_0 .net "e1", 0 0, L_0x7fffdc2c41a0;  1 drivers
v0x7fffdc217520_0 .net "e2", 0 0, L_0x7fffdc2c4320;  1 drivers
v0x7fffdc2122c0_0 .net "s", 0 0, L_0x7fffdc2c4130;  1 drivers
S_0x7fffdc1219a0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc19a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c43c0 .functor NAND 1, L_0x7fffdc2c4430, L_0x7fffdc2c4560, C4<1>, C4<1>;
v0x7fffdc2108b0_0 .net "e1", 0 0, L_0x7fffdc2c4430;  1 drivers
v0x7fffdc2150f0_0 .net "e2", 0 0, L_0x7fffdc2c4560;  1 drivers
v0x7fffdc214100_0 .net "s", 0 0, L_0x7fffdc2c43c0;  1 drivers
S_0x7fffdc112550 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc19a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2c3e20 .functor NOT 1, L_0x7fffdc2c3e90, C4<0>, C4<0>, C4<0>;
v0x7fffdc213110_0 .net "e1", 0 0, L_0x7fffdc2c3e90;  1 drivers
v0x7fffdc212530_0 .net "s", 0 0, L_0x7fffdc2c3e20;  1 drivers
S_0x7fffdc2340a0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc19a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c4650 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2c46c0, C4<0>, C4<0>;
v0x7fffdc211320_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1fdf90_0 .net "e2", 0 0, L_0x7fffdc2c46c0;  1 drivers
v0x7fffdc200c20_0 .net "s", 0 0, L_0x7fffdc2c4650;  1 drivers
S_0x7fffdc0f0730 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc19a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c3c30 .functor XOR 1, L_0x7fffdc2c4f50, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc1fec70_0 .net "e1", 0 0, L_0x7fffdc2c4f50;  alias, 1 drivers
v0x7fffdc203a50_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc202a60_0 .net "s", 0 0, L_0x7fffdc2c3c30;  1 drivers
S_0x7fffdc0cfe70 .scope module, "Dlatch7" "basculeD" 6 34, 6 1 0, S_0x7fffdc17c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2c6000 .functor BUF 1, L_0x7fffdc2c6070, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2c61c0 .functor BUF 1, L_0x7fffdc2c6230, C4<0>, C4<0>, C4<0>;
v0x7fffdc1e3ad0_0 .net *"_s34", 0 0, L_0x7fffdc2c6070;  1 drivers
v0x7fffdc1e2ae0_0 .net *"_s36", 0 0, L_0x7fffdc2c6230;  1 drivers
v0x7fffdc1e1af0_0 .net "a", 0 0, L_0x7fffdc2c62d0;  1 drivers
v0x7fffdc1e1b90_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1e0f10_0 .net "line", 7 0, L_0x7fffdc2c5c90;  1 drivers
v0x7fffdc1dfbc0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1dfc60_0 .net "s1", 0 0, L_0x7fffdc2c6000;  1 drivers
v0x7fffdc1defe0_0 .net "s2", 0 0, L_0x7fffdc2c61c0;  1 drivers
L_0x7fffdc2c50d0 .part L_0x7fffdc2c5c90, 5, 1;
L_0x7fffdc2c5250 .part L_0x7fffdc2c5c90, 6, 1;
L_0x7fffdc2c5400 .part L_0x7fffdc2c5c90, 1, 1;
L_0x7fffdc2c5560 .part L_0x7fffdc2c5c90, 0, 1;
L_0x7fffdc2c56e0 .part L_0x7fffdc2c5c90, 7, 1;
L_0x7fffdc2c57f0 .part L_0x7fffdc2c5c90, 2, 1;
L_0x7fffdc2c58e0 .part L_0x7fffdc2c5c90, 3, 1;
L_0x7fffdc2c5a40 .part L_0x7fffdc2c5c90, 4, 1;
LS_0x7fffdc2c5c90_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2c5170, L_0x7fffdc2c51e0, L_0x7fffdc2c5390, L_0x7fffdc2c54f0;
LS_0x7fffdc2c5c90_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2c5780, L_0x7fffdc2c4ff0, L_0x7fffdc2c5060, L_0x7fffdc2c59d0;
L_0x7fffdc2c5c90 .concat8 [ 4 4 0 0], LS_0x7fffdc2c5c90_0_0, LS_0x7fffdc2c5c90_0_4;
L_0x7fffdc2c6070 .part L_0x7fffdc2c5c90, 3, 1;
L_0x7fffdc2c6230 .part L_0x7fffdc2c5c90, 4, 1;
S_0x7fffdc0fe3b0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc0cfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c5060 .functor AND 1, L_0x7fffdc2c62d0, L_0x7fffdc2c50d0, C4<1>, C4<1>;
v0x7fffdc1fcb30_0 .net "e1", 0 0, L_0x7fffdc2c62d0;  alias, 1 drivers
v0x7fffdc1fbb40_0 .net "e2", 0 0, L_0x7fffdc2c50d0;  1 drivers
v0x7fffdc1fab50_0 .net "s", 0 0, L_0x7fffdc2c5060;  1 drivers
S_0x7fffdc1f6a90 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc0cfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c5170 .functor NAND 1, L_0x7fffdc2c62d0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1f9f70_0 .net "e1", 0 0, L_0x7fffdc2c62d0;  alias, 1 drivers
v0x7fffdc1fa010_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1f8c20_0 .net "s", 0 0, L_0x7fffdc2c5170;  1 drivers
S_0x7fffdc1ed290 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc0cfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c5390 .functor NAND 1, L_0x7fffdc2c5400, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1f8040_0 .net "e1", 0 0, L_0x7fffdc2c5400;  1 drivers
v0x7fffdc1f80e0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1e4f30_0 .net "s", 0 0, L_0x7fffdc2c5390;  1 drivers
S_0x7fffdc1dda30 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc0cfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c54f0 .functor NAND 1, L_0x7fffdc2c5560, L_0x7fffdc2c56e0, C4<1>, C4<1>;
v0x7fffdc1e7bc0_0 .net "e1", 0 0, L_0x7fffdc2c5560;  1 drivers
v0x7fffdc1e7c60_0 .net "e2", 0 0, L_0x7fffdc2c56e0;  1 drivers
v0x7fffdc1e5c10_0 .net "s", 0 0, L_0x7fffdc2c54f0;  1 drivers
S_0x7fffdc1d4230 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc0cfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c5780 .functor NAND 1, L_0x7fffdc2c57f0, L_0x7fffdc2c58e0, C4<1>, C4<1>;
v0x7fffdc1ea9f0_0 .net "e1", 0 0, L_0x7fffdc2c57f0;  1 drivers
v0x7fffdc1eaa90_0 .net "e2", 0 0, L_0x7fffdc2c58e0;  1 drivers
v0x7fffdc1e9a00_0 .net "s", 0 0, L_0x7fffdc2c5780;  1 drivers
S_0x7fffdc1c49d0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc0cfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2c51e0 .functor NOT 1, L_0x7fffdc2c5250, C4<0>, C4<0>, C4<0>;
v0x7fffdc1e8a10_0 .net "e1", 0 0, L_0x7fffdc2c5250;  1 drivers
v0x7fffdc1e7e30_0 .net "s", 0 0, L_0x7fffdc2c51e0;  1 drivers
S_0x7fffdc1bb1d0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc0cfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c59d0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2c5a40, C4<0>, C4<0>;
v0x7fffdc1e6ae0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1e6b80_0 .net "e2", 0 0, L_0x7fffdc2c5a40;  1 drivers
v0x7fffdc1e5f00_0 .net "s", 0 0, L_0x7fffdc2c59d0;  1 drivers
S_0x7fffdc1ab970 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc0cfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c4ff0 .functor XOR 1, L_0x7fffdc2c62d0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc1e0ca0_0 .net "e1", 0 0, L_0x7fffdc2c62d0;  alias, 1 drivers
v0x7fffdc1decf0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1ded90_0 .net "s", 0 0, L_0x7fffdc2c4ff0;  1 drivers
S_0x7fffdc1a2170 .scope module, "add0" "add8" 5 15, 8 14 0, S_0x7fffdc16a070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 8 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdc25d680_0 .net "a", 7 0, L_0x7fffdc2b4180;  alias, 1 drivers
v0x7fffdc2604b0_0 .net "b", 7 0, v0x7fffdc2a4600_0;  alias, 1 drivers
v0x7fffdc25f4c0_0 .net "cin", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc25e4d0_0 .net "cout", 0 0, L_0x7fffdc2bb700;  alias, 1 drivers
v0x7fffdc25e570_0 .net "line", 0 0, L_0x7fffdc2b47d0;  1 drivers
v0x7fffdc25d8f0_0 .net "ret", 6 0, L_0x7fffdc2bab30;  1 drivers
v0x7fffdc2573b0_0 .net "s", 7 0, L_0x7fffdc2bbe50;  alias, 1 drivers
v0x7fffdc255400_0 .net "sub", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
L_0x7fffdc2b5390 .part L_0x7fffdc2b4180, 0, 1;
L_0x7fffdc2b5430 .part v0x7fffdc2a4600_0, 0, 1;
L_0x7fffdc2b60f0 .part L_0x7fffdc2b4180, 1, 1;
L_0x7fffdc2b6190 .part v0x7fffdc2a4600_0, 1, 1;
L_0x7fffdc2b62c0 .part L_0x7fffdc2bab30, 0, 1;
L_0x7fffdc2b6f70 .part L_0x7fffdc2b4180, 2, 1;
L_0x7fffdc2b7050 .part v0x7fffdc2a4600_0, 2, 1;
L_0x7fffdc2b70f0 .part L_0x7fffdc2bab30, 1, 1;
L_0x7fffdc2b7e50 .part L_0x7fffdc2b4180, 3, 1;
L_0x7fffdc2b8000 .part v0x7fffdc2a4600_0, 3, 1;
L_0x7fffdc2b80a0 .part L_0x7fffdc2bab30, 2, 1;
L_0x7fffdc2b8cc0 .part L_0x7fffdc2b4180, 4, 1;
L_0x7fffdc2b8dd0 .part v0x7fffdc2a4600_0, 4, 1;
L_0x7fffdc2b8e70 .part L_0x7fffdc2bab30, 3, 1;
L_0x7fffdc2b9b40 .part L_0x7fffdc2b4180, 5, 1;
L_0x7fffdc2b9be0 .part v0x7fffdc2a4600_0, 5, 1;
L_0x7fffdc2b9e20 .part L_0x7fffdc2bab30, 4, 1;
L_0x7fffdc2baa90 .part L_0x7fffdc2b4180, 6, 1;
L_0x7fffdc2babd0 .part v0x7fffdc2a4600_0, 6, 1;
L_0x7fffdc2bac70 .part L_0x7fffdc2bab30, 5, 1;
LS_0x7fffdc2bab30_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2b50f0, L_0x7fffdc2b5e50, L_0x7fffdc2b6c90, L_0x7fffdc2b7bb0;
LS_0x7fffdc2bab30_0_4 .concat8 [ 1 1 1 0], L_0x7fffdc2b89e0, L_0x7fffdc2b9860, L_0x7fffdc2ba7b0;
L_0x7fffdc2bab30 .concat8 [ 4 3 0 0], LS_0x7fffdc2bab30_0_0, LS_0x7fffdc2bab30_0_4;
L_0x7fffdc2bb9d0 .part L_0x7fffdc2b4180, 7, 1;
L_0x7fffdc2bbb30 .part v0x7fffdc2a4600_0, 7, 1;
L_0x7fffdc2bbbd0 .part L_0x7fffdc2bab30, 6, 1;
LS_0x7fffdc2bbe50_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2b4a60, L_0x7fffdc2b56f0, L_0x7fffdc2b6530, L_0x7fffdc2b7450;
LS_0x7fffdc2bbe50_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2b8310, L_0x7fffdc2b9100, L_0x7fffdc2ba0e0, L_0x7fffdc2bb030;
L_0x7fffdc2bbe50 .concat8 [ 4 4 0 0], LS_0x7fffdc2bbe50_0_0, LS_0x7fffdc2bbe50_0_4;
S_0x7fffdc192910 .scope module, "add0" "add" 8 26, 8 1 0, S_0x7fffdc1a2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdc1b3b50_0 .net "a", 0 0, L_0x7fffdc2b5390;  1 drivers
v0x7fffdc1b8930_0 .net "b", 0 0, L_0x7fffdc2b5430;  1 drivers
v0x7fffdc1b89d0_0 .net "cin", 0 0, L_0x7fffdc2b47d0;  alias, 1 drivers
v0x7fffdc1b7940_0 .net "cout", 0 0, L_0x7fffdc2b50f0;  1 drivers
v0x7fffdc1b79e0_0 .net "line", 3 0, L_0x7fffdc2b4f60;  1 drivers
v0x7fffdc1b6950_0 .net "s", 0 0, L_0x7fffdc2b4a60;  1 drivers
v0x7fffdc1b69f0_0 .net "sub", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
L_0x7fffdc2b4970 .part L_0x7fffdc2b4f60, 0, 1;
L_0x7fffdc2b4b20 .part L_0x7fffdc2b4f60, 1, 1;
L_0x7fffdc2b4cd0 .part L_0x7fffdc2b4f60, 0, 1;
L_0x7fffdc2b4de0 .part L_0x7fffdc2b4f60, 1, 1;
L_0x7fffdc2b4f60 .concat8 [ 1 1 1 1], L_0x7fffdc2b4840, L_0x7fffdc2b4900, L_0x7fffdc2b4c60, L_0x7fffdc2b4d70;
L_0x7fffdc2b51b0 .part L_0x7fffdc2b4f60, 3, 1;
L_0x7fffdc2b52a0 .part L_0x7fffdc2b4f60, 2, 1;
S_0x7fffdc189110 .scope module, "and1" "gate_and" 8 9, 7 8 0, S_0x7fffdc192910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b4c60 .functor AND 1, L_0x7fffdc2b5390, L_0x7fffdc2b4cd0, C4<1>, C4<1>;
v0x7fffdc1cf9b0_0 .net "e1", 0 0, L_0x7fffdc2b5390;  alias, 1 drivers
v0x7fffdc1cedd0_0 .net "e2", 0 0, L_0x7fffdc2b4cd0;  1 drivers
v0x7fffdc1cda80_0 .net "s", 0 0, L_0x7fffdc2b4c60;  1 drivers
S_0x7fffdc1798b0 .scope module, "and2" "gate_and" 8 10, 7 8 0, S_0x7fffdc192910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b4d70 .functor AND 1, L_0x7fffdc2b47d0, L_0x7fffdc2b4de0, C4<1>, C4<1>;
v0x7fffdc1ccea0_0 .net "e1", 0 0, L_0x7fffdc2b47d0;  alias, 1 drivers
v0x7fffdc1c7c40_0 .net "e2", 0 0, L_0x7fffdc2b4de0;  1 drivers
v0x7fffdc1c5c90_0 .net "s", 0 0, L_0x7fffdc2b4d70;  1 drivers
S_0x7fffdc1700b0 .scope module, "or3" "gate_or" 8 11, 7 16 0, S_0x7fffdc192910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b50f0 .functor OR 1, L_0x7fffdc2b51b0, L_0x7fffdc2b52a0, C4<0>, C4<0>;
v0x7fffdc1caa70_0 .net "e1", 0 0, L_0x7fffdc2b51b0;  1 drivers
v0x7fffdc1cab10_0 .net "e2", 0 0, L_0x7fffdc2b52a0;  1 drivers
v0x7fffdc1c9a80_0 .net "s", 0 0, L_0x7fffdc2b50f0;  alias, 1 drivers
S_0x7fffdc160850 .scope module, "xor0" "gate_xor" 8 6, 7 23 0, S_0x7fffdc192910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b4840 .functor XOR 1, L_0x7fffdc2b5430, L_0x7fac2a1b0018, C4<0>, C4<0>;
v0x7fffdc1c8a90_0 .net "e1", 0 0, L_0x7fffdc2b5430;  alias, 1 drivers
v0x7fffdc1c8b30_0 .net "e2", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc1c7eb0_0 .net "s", 0 0, L_0x7fffdc2b4840;  1 drivers
S_0x7fffdc157020 .scope module, "xor1" "gate_xor" 8 7, 7 23 0, S_0x7fffdc192910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b4900 .functor XOR 1, L_0x7fffdc2b5390, L_0x7fffdc2b4970, C4<0>, C4<0>;
v0x7fffdc1c6b60_0 .net "e1", 0 0, L_0x7fffdc2b5390;  alias, 1 drivers
v0x7fffdc1c6c00_0 .net "e2", 0 0, L_0x7fffdc2b4970;  1 drivers
v0x7fffdc1c5f80_0 .net "s", 0 0, L_0x7fffdc2b4900;  1 drivers
S_0x7fffdc147f30 .scope module, "xor2" "gate_xor" 8 8, 7 23 0, S_0x7fffdc192910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b4a60 .functor XOR 1, L_0x7fffdc2b47d0, L_0x7fffdc2b4b20, C4<0>, C4<0>;
v0x7fffdc1b2e70_0 .net "e1", 0 0, L_0x7fffdc2b47d0;  alias, 1 drivers
v0x7fffdc1b2f10_0 .net "e2", 0 0, L_0x7fffdc2b4b20;  1 drivers
v0x7fffdc1b5b00_0 .net "s", 0 0, L_0x7fffdc2b4a60;  alias, 1 drivers
S_0x7fffdc147b40 .scope module, "add1" "add" 8 27, 8 1 0, S_0x7fffdc1a2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdc19f8d0_0 .net "a", 0 0, L_0x7fffdc2b60f0;  1 drivers
v0x7fffdc19e8e0_0 .net "b", 0 0, L_0x7fffdc2b6190;  1 drivers
v0x7fffdc19d8f0_0 .net "cin", 0 0, L_0x7fffdc2b62c0;  1 drivers
v0x7fffdc19d990_0 .net "cout", 0 0, L_0x7fffdc2b5e50;  1 drivers
v0x7fffdc19cd10_0 .net "line", 3 0, L_0x7fffdc2b5cc0;  1 drivers
v0x7fffdc19b9c0_0 .net "s", 0 0, L_0x7fffdc2b56f0;  1 drivers
v0x7fffdc19ba60_0 .net "sub", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
L_0x7fffdc2b5600 .part L_0x7fffdc2b5cc0, 0, 1;
L_0x7fffdc2b57b0 .part L_0x7fffdc2b5cc0, 1, 1;
L_0x7fffdc2b59f0 .part L_0x7fffdc2b5cc0, 0, 1;
L_0x7fffdc2b5b90 .part L_0x7fffdc2b5cc0, 1, 1;
L_0x7fffdc2b5cc0 .concat8 [ 1 1 1 1], L_0x7fffdc2b54d0, L_0x7fffdc2b5590, L_0x7fffdc2b58f0, L_0x7fffdc2b5a90;
L_0x7fffdc2b5f10 .part L_0x7fffdc2b5cc0, 3, 1;
L_0x7fffdc2b6000 .part L_0x7fffdc2b5cc0, 2, 1;
S_0x7fffdc2240d0 .scope module, "and1" "gate_and" 8 9, 7 8 0, S_0x7fffdc147b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b58f0 .functor AND 1, L_0x7fffdc2b60f0, L_0x7fffdc2b59f0, C4<1>, C4<1>;
v0x7fffdc1b5e10_0 .net "e1", 0 0, L_0x7fffdc2b60f0;  alias, 1 drivers
v0x7fffdc1b4a20_0 .net "e2", 0 0, L_0x7fffdc2b59f0;  1 drivers
v0x7fffdc1b3e40_0 .net "s", 0 0, L_0x7fffdc2b58f0;  1 drivers
S_0x7fffdc2234f0 .scope module, "and2" "gate_and" 8 10, 7 8 0, S_0x7fffdc147b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b5a90 .functor AND 1, L_0x7fffdc2b62c0, L_0x7fffdc2b5b90, C4<1>, C4<1>;
v0x7fffdc1aebe0_0 .net "e1", 0 0, L_0x7fffdc2b62c0;  alias, 1 drivers
v0x7fffdc1acc30_0 .net "e2", 0 0, L_0x7fffdc2b5b90;  1 drivers
v0x7fffdc1b1a10_0 .net "s", 0 0, L_0x7fffdc2b5a90;  1 drivers
S_0x7fffdc222910 .scope module, "or3" "gate_or" 8 11, 7 16 0, S_0x7fffdc147b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b5e50 .functor OR 1, L_0x7fffdc2b5f10, L_0x7fffdc2b6000, C4<0>, C4<0>;
v0x7fffdc1b0a20_0 .net "e1", 0 0, L_0x7fffdc2b5f10;  1 drivers
v0x7fffdc1b0ac0_0 .net "e2", 0 0, L_0x7fffdc2b6000;  1 drivers
v0x7fffdc1afa30_0 .net "s", 0 0, L_0x7fffdc2b5e50;  alias, 1 drivers
S_0x7fffdc221d30 .scope module, "xor0" "gate_xor" 8 6, 7 23 0, S_0x7fffdc147b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b54d0 .functor XOR 1, L_0x7fffdc2b6190, L_0x7fac2a1b0018, C4<0>, C4<0>;
v0x7fffdc1aee50_0 .net "e1", 0 0, L_0x7fffdc2b6190;  alias, 1 drivers
v0x7fffdc1aeef0_0 .net "e2", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc1adb00_0 .net "s", 0 0, L_0x7fffdc2b54d0;  1 drivers
S_0x7fffdc221150 .scope module, "xor1" "gate_xor" 8 7, 7 23 0, S_0x7fffdc147b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b5590 .functor XOR 1, L_0x7fffdc2b60f0, L_0x7fffdc2b5600, C4<0>, C4<0>;
v0x7fffdc1acf20_0 .net "e1", 0 0, L_0x7fffdc2b60f0;  alias, 1 drivers
v0x7fffdc1acfc0_0 .net "e2", 0 0, L_0x7fffdc2b5600;  1 drivers
v0x7fffdc199e10_0 .net "s", 0 0, L_0x7fffdc2b5590;  1 drivers
S_0x7fffdc220570 .scope module, "xor2" "gate_xor" 8 8, 7 23 0, S_0x7fffdc147b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b56f0 .functor XOR 1, L_0x7fffdc2b62c0, L_0x7fffdc2b57b0, C4<0>, C4<0>;
v0x7fffdc19caa0_0 .net "e1", 0 0, L_0x7fffdc2b62c0;  alias, 1 drivers
v0x7fffdc19cb40_0 .net "e2", 0 0, L_0x7fffdc2b57b0;  1 drivers
v0x7fffdc19aaf0_0 .net "s", 0 0, L_0x7fffdc2b56f0;  alias, 1 drivers
S_0x7fffdc21fad0 .scope module, "add2" "add" 8 28, 8 1 0, S_0x7fffdc1a2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdc185880_0 .net "a", 0 0, L_0x7fffdc2b6f70;  1 drivers
v0x7fffdc184890_0 .net "b", 0 0, L_0x7fffdc2b7050;  1 drivers
v0x7fffdc184930_0 .net "cin", 0 0, L_0x7fffdc2b70f0;  1 drivers
v0x7fffdc183cb0_0 .net "cout", 0 0, L_0x7fffdc2b6c90;  1 drivers
v0x7fffdc183d50_0 .net "line", 3 0, L_0x7fffdc2b6b00;  1 drivers
v0x7fffdc182960_0 .net "s", 0 0, L_0x7fffdc2b6530;  1 drivers
v0x7fffdc182a00_0 .net "sub", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
L_0x7fffdc2b6440 .part L_0x7fffdc2b6b00, 0, 1;
L_0x7fffdc2b65f0 .part L_0x7fffdc2b6b00, 1, 1;
L_0x7fffdc2b6830 .part L_0x7fffdc2b6b00, 0, 1;
L_0x7fffdc2b69d0 .part L_0x7fffdc2b6b00, 1, 1;
L_0x7fffdc2b6b00 .concat8 [ 1 1 1 1], L_0x7fffdc2b6360, L_0x7fffdc2b63d0, L_0x7fffdc2b6730, L_0x7fffdc2b68d0;
L_0x7fffdc2b6d50 .part L_0x7fffdc2b6b00, 3, 1;
L_0x7fffdc2b6e80 .part L_0x7fffdc2b6b00, 2, 1;
S_0x7fffdc21f190 .scope module, "and1" "gate_and" 8 9, 7 8 0, S_0x7fffdc21fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b6730 .functor AND 1, L_0x7fffdc2b6f70, L_0x7fffdc2b6830, C4<1>, C4<1>;
v0x7fffdc19ae80_0 .net "e1", 0 0, L_0x7fffdc2b6f70;  alias, 1 drivers
v0x7fffdc195b80_0 .net "e2", 0 0, L_0x7fffdc2b6830;  1 drivers
v0x7fffdc193bd0_0 .net "s", 0 0, L_0x7fffdc2b6730;  1 drivers
S_0x7fffdc21e8b0 .scope module, "and2" "gate_and" 8 10, 7 8 0, S_0x7fffdc21fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b68d0 .functor AND 1, L_0x7fffdc2b70f0, L_0x7fffdc2b69d0, C4<1>, C4<1>;
v0x7fffdc1989b0_0 .net "e1", 0 0, L_0x7fffdc2b70f0;  alias, 1 drivers
v0x7fffdc198a50_0 .net "e2", 0 0, L_0x7fffdc2b69d0;  1 drivers
v0x7fffdc1979c0_0 .net "s", 0 0, L_0x7fffdc2b68d0;  1 drivers
S_0x7fffdc2062f0 .scope module, "or3" "gate_or" 8 11, 7 16 0, S_0x7fffdc21fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b6c90 .functor OR 1, L_0x7fffdc2b6d50, L_0x7fffdc2b6e80, C4<0>, C4<0>;
v0x7fffdc1969d0_0 .net "e1", 0 0, L_0x7fffdc2b6d50;  1 drivers
v0x7fffdc196a70_0 .net "e2", 0 0, L_0x7fffdc2b6e80;  1 drivers
v0x7fffdc195df0_0 .net "s", 0 0, L_0x7fffdc2b6c90;  alias, 1 drivers
S_0x7fffdc2079e0 .scope module, "xor0" "gate_xor" 8 6, 7 23 0, S_0x7fffdc21fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b6360 .functor XOR 1, L_0x7fffdc2b7050, L_0x7fac2a1b0018, C4<0>, C4<0>;
v0x7fffdc194aa0_0 .net "e1", 0 0, L_0x7fffdc2b7050;  alias, 1 drivers
v0x7fffdc194b40_0 .net "e2", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc193ec0_0 .net "s", 0 0, L_0x7fffdc2b6360;  1 drivers
S_0x7fffdc20f680 .scope module, "xor1" "gate_xor" 8 7, 7 23 0, S_0x7fffdc21fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b63d0 .functor XOR 1, L_0x7fffdc2b6f70, L_0x7fffdc2b6440, C4<0>, C4<0>;
v0x7fffdc180db0_0 .net "e1", 0 0, L_0x7fffdc2b6f70;  alias, 1 drivers
v0x7fffdc180e50_0 .net "e2", 0 0, L_0x7fffdc2b6440;  1 drivers
v0x7fffdc183a40_0 .net "s", 0 0, L_0x7fffdc2b63d0;  1 drivers
S_0x7fffdc20f2a0 .scope module, "xor2" "gate_xor" 8 8, 7 23 0, S_0x7fffdc21fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b6530 .functor XOR 1, L_0x7fffdc2b70f0, L_0x7fffdc2b65f0, C4<0>, C4<0>;
v0x7fffdc181a90_0 .net "e1", 0 0, L_0x7fffdc2b70f0;  alias, 1 drivers
v0x7fffdc181b30_0 .net "e2", 0 0, L_0x7fffdc2b65f0;  1 drivers
v0x7fffdc186870_0 .net "s", 0 0, L_0x7fffdc2b6530;  alias, 1 drivers
S_0x7fffdc20eeb0 .scope module, "add3" "add" 8 29, 8 1 0, S_0x7fffdc1a2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdc16b830_0 .net "a", 0 0, L_0x7fffdc2b7e50;  1 drivers
v0x7fffdc16ac50_0 .net "b", 0 0, L_0x7fffdc2b8000;  1 drivers
v0x7fffdc16acf0_0 .net "cin", 0 0, L_0x7fffdc2b80a0;  1 drivers
v0x7fffdc169900_0 .net "cout", 0 0, L_0x7fffdc2b7bb0;  1 drivers
v0x7fffdc1699a0_0 .net "line", 3 0, L_0x7fffdc2b7a20;  1 drivers
v0x7fffdc168d20_0 .net "s", 0 0, L_0x7fffdc2b7450;  1 drivers
v0x7fffdc168dc0_0 .net "sub", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
L_0x7fffdc2b7360 .part L_0x7fffdc2b7a20, 0, 1;
L_0x7fffdc2b7510 .part L_0x7fffdc2b7a20, 1, 1;
L_0x7fffdc2b7750 .part L_0x7fffdc2b7a20, 0, 1;
L_0x7fffdc2b78f0 .part L_0x7fffdc2b7a20, 1, 1;
L_0x7fffdc2b7a20 .concat8 [ 1 1 1 1], L_0x7fffdc2b7230, L_0x7fffdc2b72f0, L_0x7fffdc2b7650, L_0x7fffdc2b77f0;
L_0x7fffdc2b7c70 .part L_0x7fffdc2b7a20, 3, 1;
L_0x7fffdc2b7d60 .part L_0x7fffdc2b7a20, 2, 1;
S_0x7fffdc20ead0 .scope module, "and1" "gate_and" 8 9, 7 8 0, S_0x7fffdc20eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b7650 .functor AND 1, L_0x7fffdc2b7e50, L_0x7fffdc2b7750, C4<1>, C4<1>;
v0x7fffdc181e20_0 .net "e1", 0 0, L_0x7fffdc2b7e50;  alias, 1 drivers
v0x7fffdc17cb20_0 .net "e2", 0 0, L_0x7fffdc2b7750;  1 drivers
v0x7fffdc17ab70_0 .net "s", 0 0, L_0x7fffdc2b7650;  1 drivers
S_0x7fffdc20d8d0 .scope module, "and2" "gate_and" 8 10, 7 8 0, S_0x7fffdc20eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b77f0 .functor AND 1, L_0x7fffdc2b80a0, L_0x7fffdc2b78f0, C4<1>, C4<1>;
v0x7fffdc17f950_0 .net "e1", 0 0, L_0x7fffdc2b80a0;  alias, 1 drivers
v0x7fffdc17e960_0 .net "e2", 0 0, L_0x7fffdc2b78f0;  1 drivers
v0x7fffdc17d970_0 .net "s", 0 0, L_0x7fffdc2b77f0;  1 drivers
S_0x7fffdc20c4a0 .scope module, "or3" "gate_or" 8 11, 7 16 0, S_0x7fffdc20eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b7bb0 .functor OR 1, L_0x7fffdc2b7c70, L_0x7fffdc2b7d60, C4<0>, C4<0>;
v0x7fffdc17cd90_0 .net "e1", 0 0, L_0x7fffdc2b7c70;  1 drivers
v0x7fffdc17ce30_0 .net "e2", 0 0, L_0x7fffdc2b7d60;  1 drivers
v0x7fffdc17ba40_0 .net "s", 0 0, L_0x7fffdc2b7bb0;  alias, 1 drivers
S_0x7fffdc20b070 .scope module, "xor0" "gate_xor" 8 6, 7 23 0, S_0x7fffdc20eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b7230 .functor XOR 1, L_0x7fffdc2b8000, L_0x7fac2a1b0018, C4<0>, C4<0>;
v0x7fffdc17ae60_0 .net "e1", 0 0, L_0x7fffdc2b8000;  alias, 1 drivers
v0x7fffdc17af00_0 .net "e2", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc167d50_0 .net "s", 0 0, L_0x7fffdc2b7230;  1 drivers
S_0x7fffdc209c10 .scope module, "xor1" "gate_xor" 8 7, 7 23 0, S_0x7fffdc20eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b72f0 .functor XOR 1, L_0x7fffdc2b7e50, L_0x7fffdc2b7360, C4<0>, C4<0>;
v0x7fffdc16a9e0_0 .net "e1", 0 0, L_0x7fffdc2b7e50;  alias, 1 drivers
v0x7fffdc16aa80_0 .net "e2", 0 0, L_0x7fffdc2b7360;  1 drivers
v0x7fffdc168a30_0 .net "s", 0 0, L_0x7fffdc2b72f0;  1 drivers
S_0x7fffdc206e30 .scope module, "xor2" "gate_xor" 8 8, 7 23 0, S_0x7fffdc20eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b7450 .functor XOR 1, L_0x7fffdc2b80a0, L_0x7fffdc2b7510, C4<0>, C4<0>;
v0x7fffdc16d810_0 .net "e1", 0 0, L_0x7fffdc2b80a0;  alias, 1 drivers
v0x7fffdc16d8b0_0 .net "e2", 0 0, L_0x7fffdc2b7510;  1 drivers
v0x7fffdc16c820_0 .net "s", 0 0, L_0x7fffdc2b7450;  alias, 1 drivers
S_0x7fffdc20e4b0 .scope module, "add4" "add" 8 30, 8 1 0, S_0x7fffdc1a2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdc14fc90_0 .net "a", 0 0, L_0x7fffdc2b8cc0;  1 drivers
v0x7fffdc14aa30_0 .net "b", 0 0, L_0x7fffdc2b8dd0;  1 drivers
v0x7fffdc148a80_0 .net "cin", 0 0, L_0x7fffdc2b8e70;  1 drivers
v0x7fffdc148b20_0 .net "cout", 0 0, L_0x7fffdc2b89e0;  1 drivers
v0x7fffdc14d860_0 .net "line", 3 0, L_0x7fffdc2b8850;  1 drivers
v0x7fffdc14c870_0 .net "s", 0 0, L_0x7fffdc2b8310;  1 drivers
v0x7fffdc14c910_0 .net "sub", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
L_0x7fffdc2b8220 .part L_0x7fffdc2b8850, 0, 1;
L_0x7fffdc2b83d0 .part L_0x7fffdc2b8850, 1, 1;
L_0x7fffdc2b8580 .part L_0x7fffdc2b8850, 0, 1;
L_0x7fffdc2b8720 .part L_0x7fffdc2b8850, 1, 1;
L_0x7fffdc2b8850 .concat8 [ 1 1 1 1], L_0x7fffdc2b8140, L_0x7fffdc2b81b0, L_0x7fffdc2b8510, L_0x7fffdc2b8620;
L_0x7fffdc2b8aa0 .part L_0x7fffdc2b8850, 3, 1;
L_0x7fffdc2b8bd0 .part L_0x7fffdc2b8850, 2, 1;
S_0x7fffdc20cde0 .scope module, "and1" "gate_and" 8 9, 7 8 0, S_0x7fffdc20e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b8510 .functor AND 1, L_0x7fffdc2b8cc0, L_0x7fffdc2b8580, C4<1>, C4<1>;
v0x7fffdc163b60_0 .net "e1", 0 0, L_0x7fffdc2b8cc0;  alias, 1 drivers
v0x7fffdc161b10_0 .net "e2", 0 0, L_0x7fffdc2b8580;  1 drivers
v0x7fffdc1668f0_0 .net "s", 0 0, L_0x7fffdc2b8510;  1 drivers
S_0x7fffdc20b9b0 .scope module, "and2" "gate_and" 8 10, 7 8 0, S_0x7fffdc20e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b8620 .functor AND 1, L_0x7fffdc2b8e70, L_0x7fffdc2b8720, C4<1>, C4<1>;
v0x7fffdc165900_0 .net "e1", 0 0, L_0x7fffdc2b8e70;  alias, 1 drivers
v0x7fffdc164910_0 .net "e2", 0 0, L_0x7fffdc2b8720;  1 drivers
v0x7fffdc163d30_0 .net "s", 0 0, L_0x7fffdc2b8620;  1 drivers
S_0x7fffdc20a580 .scope module, "or3" "gate_or" 8 11, 7 16 0, S_0x7fffdc20e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b89e0 .functor OR 1, L_0x7fffdc2b8aa0, L_0x7fffdc2b8bd0, C4<0>, C4<0>;
v0x7fffdc1629e0_0 .net "e1", 0 0, L_0x7fffdc2b8aa0;  1 drivers
v0x7fffdc162a80_0 .net "e2", 0 0, L_0x7fffdc2b8bd0;  1 drivers
v0x7fffdc161e00_0 .net "s", 0 0, L_0x7fffdc2b89e0;  alias, 1 drivers
S_0x7fffdc209130 .scope module, "xor0" "gate_xor" 8 6, 7 23 0, S_0x7fffdc20e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b8140 .functor XOR 1, L_0x7fffdc2b8dd0, L_0x7fac2a1b0018, C4<0>, C4<0>;
v0x7fffdc14ecc0_0 .net "e1", 0 0, L_0x7fffdc2b8dd0;  alias, 1 drivers
v0x7fffdc151950_0 .net "e2", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc154780_0 .net "s", 0 0, L_0x7fffdc2b8140;  1 drivers
S_0x7fffdc1ee980 .scope module, "xor1" "gate_xor" 8 7, 7 23 0, S_0x7fffdc20e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b81b0 .functor XOR 1, L_0x7fffdc2b8cc0, L_0x7fffdc2b8220, C4<0>, C4<0>;
v0x7fffdc153790_0 .net "e1", 0 0, L_0x7fffdc2b8cc0;  alias, 1 drivers
v0x7fffdc153830_0 .net "e2", 0 0, L_0x7fffdc2b8220;  1 drivers
v0x7fffdc1527a0_0 .net "s", 0 0, L_0x7fffdc2b81b0;  1 drivers
S_0x7fffdc1f6620 .scope module, "xor2" "gate_xor" 8 8, 7 23 0, S_0x7fffdc20e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b8310 .functor XOR 1, L_0x7fffdc2b8e70, L_0x7fffdc2b83d0, C4<0>, C4<0>;
v0x7fffdc151bc0_0 .net "e1", 0 0, L_0x7fffdc2b8e70;  alias, 1 drivers
v0x7fffdc151c60_0 .net "e2", 0 0, L_0x7fffdc2b83d0;  1 drivers
v0x7fffdc150870_0 .net "s", 0 0, L_0x7fffdc2b8310;  alias, 1 drivers
S_0x7fffdc1f6240 .scope module, "add5" "add" 8 31, 8 1 0, S_0x7fffdc1a2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdc12a670_0 .net "a", 0 0, L_0x7fffdc2b9b40;  1 drivers
v0x7fffdc12a710_0 .net "b", 0 0, L_0x7fffdc2b9be0;  1 drivers
v0x7fffdc12f450_0 .net "cin", 0 0, L_0x7fffdc2b9e20;  1 drivers
v0x7fffdc12e460_0 .net "cout", 0 0, L_0x7fffdc2b9860;  1 drivers
v0x7fffdc12d470_0 .net "line", 3 0, L_0x7fffdc2b96d0;  1 drivers
v0x7fffdc12c890_0 .net "s", 0 0, L_0x7fffdc2b9100;  1 drivers
v0x7fffdc12c930_0 .net "sub", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
L_0x7fffdc2b9010 .part L_0x7fffdc2b96d0, 0, 1;
L_0x7fffdc2b91c0 .part L_0x7fffdc2b96d0, 1, 1;
L_0x7fffdc2b9400 .part L_0x7fffdc2b96d0, 0, 1;
L_0x7fffdc2b95a0 .part L_0x7fffdc2b96d0, 1, 1;
L_0x7fffdc2b96d0 .concat8 [ 1 1 1 1], L_0x7fffdc2b8d60, L_0x7fffdc2b8fa0, L_0x7fffdc2b9300, L_0x7fffdc2b94a0;
L_0x7fffdc2b9920 .part L_0x7fffdc2b96d0, 3, 1;
L_0x7fffdc2b9a50 .part L_0x7fffdc2b96d0, 2, 1;
S_0x7fffdc1f5e50 .scope module, "and1" "gate_and" 8 9, 7 8 0, S_0x7fffdc1f6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b9300 .functor AND 1, L_0x7fffdc2b9b40, L_0x7fffdc2b9400, C4<1>, C4<1>;
v0x7fffdc14b920_0 .net "e1", 0 0, L_0x7fffdc2b9b40;  alias, 1 drivers
v0x7fffdc14aca0_0 .net "e2", 0 0, L_0x7fffdc2b9400;  1 drivers
v0x7fffdc149950_0 .net "s", 0 0, L_0x7fffdc2b9300;  1 drivers
S_0x7fffdc1f5a70 .scope module, "and2" "gate_and" 8 10, 7 8 0, S_0x7fffdc1f6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b94a0 .functor AND 1, L_0x7fffdc2b9e20, L_0x7fffdc2b95a0, C4<1>, C4<1>;
v0x7fffdc148d70_0 .net "e1", 0 0, L_0x7fffdc2b9e20;  alias, 1 drivers
v0x7fffdc13ab40_0 .net "e2", 0 0, L_0x7fffdc2b95a0;  1 drivers
v0x7fffdc1308b0_0 .net "s", 0 0, L_0x7fffdc2b94a0;  1 drivers
S_0x7fffdc1f4870 .scope module, "or3" "gate_or" 8 11, 7 16 0, S_0x7fffdc1f6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b9860 .functor OR 1, L_0x7fffdc2b9920, L_0x7fffdc2b9a50, C4<0>, C4<0>;
v0x7fffdc133540_0 .net "e1", 0 0, L_0x7fffdc2b9920;  1 drivers
v0x7fffdc1335e0_0 .net "e2", 0 0, L_0x7fffdc2b9a50;  1 drivers
v0x7fffdc131590_0 .net "s", 0 0, L_0x7fffdc2b9860;  alias, 1 drivers
S_0x7fffdc1f3440 .scope module, "xor0" "gate_xor" 8 6, 7 23 0, S_0x7fffdc1f6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b8d60 .functor XOR 1, L_0x7fffdc2b9be0, L_0x7fac2a1b0018, C4<0>, C4<0>;
v0x7fffdc136410_0 .net "e1", 0 0, L_0x7fffdc2b9be0;  alias, 1 drivers
v0x7fffdc135380_0 .net "e2", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc135420_0 .net "s", 0 0, L_0x7fffdc2b8d60;  1 drivers
S_0x7fffdc1f2010 .scope module, "xor1" "gate_xor" 8 7, 7 23 0, S_0x7fffdc1f6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b8fa0 .functor XOR 1, L_0x7fffdc2b9b40, L_0x7fffdc2b9010, C4<0>, C4<0>;
v0x7fffdc1337b0_0 .net "e1", 0 0, L_0x7fffdc2b9b40;  alias, 1 drivers
v0x7fffdc133850_0 .net "e2", 0 0, L_0x7fffdc2b9010;  1 drivers
v0x7fffdc132460_0 .net "s", 0 0, L_0x7fffdc2b8fa0;  1 drivers
S_0x7fffdc1f0bb0 .scope module, "xor2" "gate_xor" 8 8, 7 23 0, S_0x7fffdc1f6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b9100 .functor XOR 1, L_0x7fffdc2b9e20, L_0x7fffdc2b91c0, C4<0>, C4<0>;
v0x7fffdc1318d0_0 .net "e1", 0 0, L_0x7fffdc2b9e20;  alias, 1 drivers
v0x7fffdc12c620_0 .net "e2", 0 0, L_0x7fffdc2b91c0;  1 drivers
v0x7fffdc12c6c0_0 .net "s", 0 0, L_0x7fffdc2b9100;  alias, 1 drivers
S_0x7fffdc1eddd0 .scope module, "add6" "add" 8 32, 8 1 0, S_0x7fffdc1a2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdc11d4d0_0 .net "a", 0 0, L_0x7fffdc2baa90;  1 drivers
v0x7fffdc11d570_0 .net "b", 0 0, L_0x7fffdc2babd0;  1 drivers
v0x7fffdc11c180_0 .net "cin", 0 0, L_0x7fffdc2bac70;  1 drivers
v0x7fffdc11b5a0_0 .net "cout", 0 0, L_0x7fffdc2ba7b0;  1 drivers
v0x7fffdc1120a0_0 .net "line", 3 0, L_0x7fffdc2ba620;  1 drivers
v0x7fffdc114d30_0 .net "s", 0 0, L_0x7fffdc2ba0e0;  1 drivers
v0x7fffdc114dd0_0 .net "sub", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
L_0x7fffdc2b9ff0 .part L_0x7fffdc2ba620, 0, 1;
L_0x7fffdc2ba1a0 .part L_0x7fffdc2ba620, 1, 1;
L_0x7fffdc2ba350 .part L_0x7fffdc2ba620, 0, 1;
L_0x7fffdc2ba4f0 .part L_0x7fffdc2ba620, 1, 1;
L_0x7fffdc2ba620 .concat8 [ 1 1 1 1], L_0x7fffdc2b9ec0, L_0x7fffdc2b9f80, L_0x7fffdc2ba2e0, L_0x7fffdc2ba3f0;
L_0x7fffdc2ba870 .part L_0x7fffdc2ba620, 3, 1;
L_0x7fffdc2ba9a0 .part L_0x7fffdc2ba620, 2, 1;
S_0x7fffdc1f5450 .scope module, "and1" "gate_and" 8 9, 7 8 0, S_0x7fffdc1eddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ba2e0 .functor AND 1, L_0x7fffdc2baa90, L_0x7fffdc2ba350, C4<1>, C4<1>;
v0x7fffdc12a960_0 .net "e1", 0 0, L_0x7fffdc2baa90;  alias, 1 drivers
v0x7fffdc1214f0_0 .net "e2", 0 0, L_0x7fffdc2ba350;  1 drivers
v0x7fffdc124180_0 .net "s", 0 0, L_0x7fffdc2ba2e0;  1 drivers
S_0x7fffdc1f3d80 .scope module, "and2" "gate_and" 8 10, 7 8 0, S_0x7fffdc1eddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ba3f0 .functor AND 1, L_0x7fffdc2bac70, L_0x7fffdc2ba4f0, C4<1>, C4<1>;
v0x7fffdc1221d0_0 .net "e1", 0 0, L_0x7fffdc2bac70;  alias, 1 drivers
v0x7fffdc122270_0 .net "e2", 0 0, L_0x7fffdc2ba4f0;  1 drivers
v0x7fffdc126fb0_0 .net "s", 0 0, L_0x7fffdc2ba3f0;  1 drivers
S_0x7fffdc1f2950 .scope module, "or3" "gate_or" 8 11, 7 16 0, S_0x7fffdc1eddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ba7b0 .functor OR 1, L_0x7fffdc2ba870, L_0x7fffdc2ba9a0, C4<0>, C4<0>;
v0x7fffdc126010_0 .net "e1", 0 0, L_0x7fffdc2ba870;  1 drivers
v0x7fffdc124fd0_0 .net "e2", 0 0, L_0x7fffdc2ba9a0;  1 drivers
v0x7fffdc1243f0_0 .net "s", 0 0, L_0x7fffdc2ba7b0;  alias, 1 drivers
S_0x7fffdc1f1520 .scope module, "xor0" "gate_xor" 8 6, 7 23 0, S_0x7fffdc1eddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b9ec0 .functor XOR 1, L_0x7fffdc2babd0, L_0x7fac2a1b0018, C4<0>, C4<0>;
v0x7fffdc1230a0_0 .net "e1", 0 0, L_0x7fffdc2babd0;  alias, 1 drivers
v0x7fffdc123140_0 .net "e2", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc1224c0_0 .net "s", 0 0, L_0x7fffdc2b9ec0;  1 drivers
S_0x7fffdc1f00d0 .scope module, "xor1" "gate_xor" 8 7, 7 23 0, S_0x7fffdc1eddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b9f80 .functor XOR 1, L_0x7fffdc2baa90, L_0x7fffdc2b9ff0, C4<0>, C4<0>;
v0x7fffdc11b2b0_0 .net "e1", 0 0, L_0x7fffdc2baa90;  alias, 1 drivers
v0x7fffdc11b350_0 .net "e2", 0 0, L_0x7fffdc2b9ff0;  1 drivers
v0x7fffdc120090_0 .net "s", 0 0, L_0x7fffdc2b9f80;  1 drivers
S_0x7fffdc1d5920 .scope module, "xor2" "gate_xor" 8 8, 7 23 0, S_0x7fffdc1eddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ba0e0 .functor XOR 1, L_0x7fffdc2bac70, L_0x7fffdc2ba1a0, C4<0>, C4<0>;
v0x7fffdc11f0f0_0 .net "e1", 0 0, L_0x7fffdc2bac70;  alias, 1 drivers
v0x7fffdc11e0b0_0 .net "e2", 0 0, L_0x7fffdc2ba1a0;  1 drivers
v0x7fffdc11e150_0 .net "s", 0 0, L_0x7fffdc2ba0e0;  alias, 1 drivers
S_0x7fffdc1dd5c0 .scope module, "add7" "add" 8 33, 8 1 0, S_0x7fffdc1a2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdc13adb0_0 .net "a", 0 0, L_0x7fffdc2bb9d0;  1 drivers
v0x7fffdc223a40_0 .net "b", 0 0, L_0x7fffdc2bbb30;  1 drivers
v0x7fffdc222e60_0 .net "cin", 0 0, L_0x7fffdc2bbbd0;  1 drivers
v0x7fffdc222280_0 .net "cout", 0 0, L_0x7fffdc2bb700;  alias, 1 drivers
v0x7fffdc2216a0_0 .net "line", 3 0, L_0x7fffdc2bb570;  1 drivers
v0x7fffdc220ac0_0 .net "s", 0 0, L_0x7fffdc2bb030;  1 drivers
v0x7fffdc220b60_0 .net "sub", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
L_0x7fffdc2baf40 .part L_0x7fffdc2bb570, 0, 1;
L_0x7fffdc2bb0f0 .part L_0x7fffdc2bb570, 1, 1;
L_0x7fffdc2bb2a0 .part L_0x7fffdc2bb570, 0, 1;
L_0x7fffdc2bb440 .part L_0x7fffdc2bb570, 1, 1;
L_0x7fffdc2bb570 .concat8 [ 1 1 1 1], L_0x7fffdc2bae10, L_0x7fffdc2baed0, L_0x7fffdc2bb230, L_0x7fffdc2bb340;
L_0x7fffdc2bb800 .part L_0x7fffdc2bb570, 3, 1;
L_0x7fffdc2bb8e0 .part L_0x7fffdc2bb570, 2, 1;
S_0x7fffdc1dd1e0 .scope module, "and1" "gate_and" 8 9, 7 8 0, S_0x7fffdc1dd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bb230 .functor AND 1, L_0x7fffdc2bb9d0, L_0x7fffdc2bb2a0, C4<1>, C4<1>;
v0x7fffdc117b60_0 .net "e1", 0 0, L_0x7fffdc2bb9d0;  alias, 1 drivers
v0x7fffdc117c00_0 .net "e2", 0 0, L_0x7fffdc2bb2a0;  1 drivers
v0x7fffdc116b70_0 .net "s", 0 0, L_0x7fffdc2bb230;  1 drivers
S_0x7fffdc1dcdf0 .scope module, "and2" "gate_and" 8 10, 7 8 0, S_0x7fffdc1dd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bb340 .functor AND 1, L_0x7fffdc2bbbd0, L_0x7fffdc2bb440, C4<1>, C4<1>;
v0x7fffdc115bd0_0 .net "e1", 0 0, L_0x7fffdc2bbbd0;  alias, 1 drivers
v0x7fffdc114fa0_0 .net "e2", 0 0, L_0x7fffdc2bb440;  1 drivers
v0x7fffdc113c50_0 .net "s", 0 0, L_0x7fffdc2bb340;  1 drivers
S_0x7fffdc1dca10 .scope module, "or3" "gate_or" 8 11, 7 16 0, S_0x7fffdc1dd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bb700 .functor OR 1, L_0x7fffdc2bb800, L_0x7fffdc2bb8e0, C4<0>, C4<0>;
v0x7fffdc1130c0_0 .net "e1", 0 0, L_0x7fffdc2bb800;  1 drivers
v0x7fffdc10de10_0 .net "e2", 0 0, L_0x7fffdc2bb8e0;  1 drivers
v0x7fffdc10deb0_0 .net "s", 0 0, L_0x7fffdc2bb700;  alias, 1 drivers
S_0x7fffdc1db810 .scope module, "xor0" "gate_xor" 8 6, 7 23 0, S_0x7fffdc1dd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bae10 .functor XOR 1, L_0x7fffdc2bbb30, L_0x7fac2a1b0018, C4<0>, C4<0>;
v0x7fffdc10bf00_0 .net "e1", 0 0, L_0x7fffdc2bbb30;  alias, 1 drivers
v0x7fffdc110c40_0 .net "e2", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc10fc50_0 .net "s", 0 0, L_0x7fffdc2bae10;  1 drivers
S_0x7fffdc1da3e0 .scope module, "xor1" "gate_xor" 8 7, 7 23 0, S_0x7fffdc1dd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2baed0 .functor XOR 1, L_0x7fffdc2bb9d0, L_0x7fffdc2baf40, C4<0>, C4<0>;
v0x7fffdc10ed00_0 .net "e1", 0 0, L_0x7fffdc2bb9d0;  alias, 1 drivers
v0x7fffdc10e080_0 .net "e2", 0 0, L_0x7fffdc2baf40;  1 drivers
v0x7fffdc10e120_0 .net "s", 0 0, L_0x7fffdc2baed0;  1 drivers
S_0x7fffdc1d8fb0 .scope module, "xor2" "gate_xor" 8 8, 7 23 0, S_0x7fffdc1dd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2bb030 .functor XOR 1, L_0x7fffdc2bbbd0, L_0x7fffdc2bb0f0, C4<0>, C4<0>;
v0x7fffdc10cdd0_0 .net "e1", 0 0, L_0x7fffdc2bbbd0;  alias, 1 drivers
v0x7fffdc10c150_0 .net "e2", 0 0, L_0x7fffdc2bb0f0;  1 drivers
v0x7fffdc10c1f0_0 .net "s", 0 0, L_0x7fffdc2bb030;  alias, 1 drivers
S_0x7fffdc1d7b50 .scope module, "or0" "gate_or" 8 24, 7 16 0, S_0x7fffdc1a2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2b47d0 .functor OR 1, L_0x7fac2a1b0018, L_0x7fac2a1b0018, C4<0>, C4<0>;
v0x7fffdc21ff80_0 .net "e1", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc220020_0 .net "e2", 0 0, L_0x7fac2a1b0018;  alias, 1 drivers
v0x7fffdc21ee60_0 .net "s", 0 0, L_0x7fffdc2b47d0;  alias, 1 drivers
S_0x7fffdc1d4d70 .scope module, "divmod2_0" "divmod2" 5 17, 9 1 0, S_0x7fffdc16a070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "activate"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 8 "a"
    .port_info 4 /OUTPUT 8 "div2"
    .port_info 5 /OUTPUT 1 "mod2"
L_0x7fffdc2d0cd0 .functor BUF 1, L_0x7fffdc2d0d40, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d0f20 .functor BUF 1, L_0x7fffdc2d0fe0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d10d0 .functor BUF 1, L_0x7fffdc2d1140, C4<0>, C4<0>, C4<0>;
v0x7fffdc299a00_0 .net *"_s1", 0 0, L_0x7fffdc2d0cd0;  1 drivers
v0x7fffdc299b00_0 .net *"_s10", 0 0, L_0x7fffdc2d0fe0;  1 drivers
v0x7fffdc299be0_0 .net *"_s13", 0 0, L_0x7fffdc2d1140;  1 drivers
v0x7fffdc299cd0_0 .net *"_s4", 0 0, L_0x7fffdc2d0d40;  1 drivers
v0x7fffdc299db0_0 .net *"_s6", 0 0, L_0x7fffdc2d0f20;  1 drivers
v0x7fffdc299e90_0 .net "a", 7 0, L_0x7fffdc2c63c0;  alias, 1 drivers
v0x7fffdc299f50_0 .net "activate", 0 0, v0x7fffdc2a4410_0;  alias, 1 drivers
v0x7fffdc29a040_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc29a0e0_0 .net "cpt", 2 0, L_0x7fffdc2d0900;  1 drivers
v0x7fffdc29a180_0 .net "cpt_line1", 1 0, L_0x7fffdc2d0e30;  1 drivers
v0x7fffdc29a220_0 .net "cpt_line2", 0 0, L_0x7fffdc2d10d0;  1 drivers
v0x7fffdc29a2c0_0 .net "d_line", 8 0, L_0x7fffdc2fe390;  1 drivers
v0x7fffdc29a3a0_0 .net "div2", 7 0, L_0x7fffdc309ba0;  alias, 1 drivers
v0x7fffdc29a490_0 .net "ignore", 7 0, L_0x7fffdc309ec0;  1 drivers
L_0x7fac2a1b00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc29a560_0 .net "masse", 0 0, L_0x7fac2a1b00f0;  1 drivers
v0x7fffdc29a600_0 .net "mod2", 0 0, L_0x7fffdc30b370;  alias, 1 drivers
v0x7fffdc29a6a0_0 .net "mux_line1", 8 0, L_0x7fffdc2fb610;  1 drivers
v0x7fffdc29a870_0 .net "mux_line2", 7 0, L_0x7fffdc2ff930;  1 drivers
v0x7fffdc29a960_0 .net "mux_line3", 0 0, L_0x7fffdc2ffcf0;  1 drivers
v0x7fffdc29aa00_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
RS_0x7fac2a210398 .resolv tri, L_0x7fffdc2d5ca0, L_0x7fffdc2daad0, L_0x7fffdc2df9a0, L_0x7fffdc2e4890, L_0x7fffdc2e99c0, L_0x7fffdc2eee30, L_0x7fffdc2f3db0, L_0x7fffdc2f91b0, L_0x7fffdc2fe0d0, L_0x7fffdc30b4e0;
v0x7fffdc29aaa0_0 .net8 "z", 0 0, RS_0x7fac2a210398;  10 drivers
L_0x7fffdc2d0d40 .part L_0x7fffdc2d0900, 0, 1;
L_0x7fffdc2d0e30 .concat8 [ 1 1 0 0], L_0x7fffdc2d0cd0, L_0x7fffdc2d0f20;
L_0x7fffdc2d0fe0 .part L_0x7fffdc2d0900, 1, 1;
L_0x7fffdc2d1140 .part L_0x7fffdc2d0900, 2, 1;
L_0x7fffdc2d3040 .part L_0x7fffdc2fe390, 0, 1;
L_0x7fffdc2d30e0 .part L_0x7fffdc2c63c0, 7, 1;
L_0x7fffdc2d5db0 .part L_0x7fffdc2fb610, 0, 1;
L_0x7fffdc2d7d60 .part L_0x7fffdc2fe390, 1, 1;
L_0x7fffdc2d7ea0 .part L_0x7fffdc2c63c0, 6, 1;
L_0x7fffdc2d7f40 .part L_0x7fffdc2fe390, 0, 1;
L_0x7fffdc2dabe0 .part L_0x7fffdc2fb610, 1, 1;
L_0x7fffdc2dccf0 .part L_0x7fffdc2fe390, 2, 1;
L_0x7fffdc2dce00 .part L_0x7fffdc2c63c0, 5, 1;
L_0x7fffdc2dcea0 .part L_0x7fffdc2fe390, 1, 1;
L_0x7fffdc2dfab0 .part L_0x7fffdc2fb610, 2, 1;
L_0x7fffdc2e1bf0 .part L_0x7fffdc2fe390, 3, 1;
L_0x7fffdc2e1d20 .part L_0x7fffdc2c63c0, 4, 1;
L_0x7fffdc2e1dc0 .part L_0x7fffdc2fe390, 2, 1;
L_0x7fffdc2e49a0 .part L_0x7fffdc2fb610, 3, 1;
L_0x7fffdc2e6b20 .part L_0x7fffdc2fe390, 4, 1;
L_0x7fffdc2e1e60 .part L_0x7fffdc2c63c0, 3, 1;
L_0x7fffdc2e6e90 .part L_0x7fffdc2fe390, 3, 1;
L_0x7fffdc2e9ad0 .part L_0x7fffdc2fb610, 4, 1;
L_0x7fffdc2ebfb0 .part L_0x7fffdc2fe390, 5, 1;
L_0x7fffdc2ec120 .part L_0x7fffdc2c63c0, 2, 1;
L_0x7fffdc2ec1c0 .part L_0x7fffdc2fe390, 4, 1;
L_0x7fffdc2eef40 .part L_0x7fffdc2fb610, 5, 1;
L_0x7fffdc2f0ef0 .part L_0x7fffdc2fe390, 6, 1;
L_0x7fffdc2f1080 .part L_0x7fffdc2c63c0, 1, 1;
L_0x7fffdc2f1120 .part L_0x7fffdc2fe390, 5, 1;
L_0x7fffdc2f3ec0 .part L_0x7fffdc2fb610, 6, 1;
L_0x7fffdc2f63c0 .part L_0x7fffdc2fe390, 7, 1;
L_0x7fffdc2f6570 .part L_0x7fffdc2c63c0, 0, 1;
L_0x7fffdc2f6610 .part L_0x7fffdc2fe390, 6, 1;
L_0x7fffdc2f92c0 .part L_0x7fffdc2fb610, 7, 1;
L_0x7fffdc2fb440 .part L_0x7fffdc2fe390, 8, 1;
L_0x7fffdc2f66b0 .part L_0x7fffdc2fe390, 7, 1;
LS_0x7fffdc2fb610_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2d2a40, L_0x7fffdc2d7760, L_0x7fffdc2dc6f0, L_0x7fffdc2e15f0;
LS_0x7fffdc2fb610_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2e6520, L_0x7fffdc2eb9b0, L_0x7fffdc2f08f0, L_0x7fffdc2f5dc0;
LS_0x7fffdc2fb610_0_8 .concat8 [ 1 0 0 0], L_0x7fffdc2fae40;
L_0x7fffdc2fb610 .concat8 [ 4 4 1 0], LS_0x7fffdc2fb610_0_0, LS_0x7fffdc2fb610_0_4, LS_0x7fffdc2fb610_0_8;
L_0x7fffdc2fe1e0 .part L_0x7fffdc2fb610, 8, 1;
LS_0x7fffdc2fe390_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2d5b40, L_0x7fffdc2da970, L_0x7fffdc2df840, L_0x7fffdc2e4730;
LS_0x7fffdc2fe390_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2e9860, L_0x7fffdc2eecd0, L_0x7fffdc2f3c50, L_0x7fffdc2f9050;
LS_0x7fffdc2fe390_0_8 .concat8 [ 1 0 0 0], L_0x7fffdc2fdf70;
L_0x7fffdc2fe390 .concat8 [ 4 4 1 0], LS_0x7fffdc2fe390_0_0, LS_0x7fffdc2fe390_0_4, LS_0x7fffdc2fe390_0_8;
L_0x7fffdc2fe8c0 .part L_0x7fffdc2fe390, 0, 1;
L_0x7fffdc2fea20 .part L_0x7fffdc2fe390, 1, 1;
L_0x7fffdc2fece0 .part L_0x7fffdc2fe390, 2, 1;
L_0x7fffdc2fee40 .part L_0x7fffdc2fe390, 3, 1;
L_0x7fffdc2ff110 .part L_0x7fffdc2fe390, 4, 1;
L_0x7fffdc2ff270 .part L_0x7fffdc2fe390, 5, 1;
L_0x7fffdc2ff550 .part L_0x7fffdc2fe390, 6, 1;
L_0x7fffdc2ff6b0 .part L_0x7fffdc2fe390, 7, 1;
LS_0x7fffdc2ff930_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2ff640, L_0x7fffdc2ff4e0, L_0x7fffdc2ff200, L_0x7fffdc2ff0a0;
LS_0x7fffdc2ff930_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2fedd0, L_0x7fffdc2fec70, L_0x7fffdc2fe9b0, L_0x7fffdc2fe850;
L_0x7fffdc2ff930 .concat8 [ 4 4 0 0], LS_0x7fffdc2ff930_0_0, LS_0x7fffdc2ff930_0_4;
L_0x7fffdc2ffd60 .part L_0x7fffdc2fe390, 8, 1;
S_0x7fffdc1dc3f0 .scope module, "D_latch0" "basculeD_8bit" 9 52, 6 22 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 8 "s1"
    .port_info 4 /OUTPUT 8 "s2"
v0x7fffdc16f3f0_0 .net "a", 7 0, L_0x7fffdc2ff930;  alias, 1 drivers
v0x7fffdc1684a0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc168560_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc161580_0 .net "s1", 7 0, L_0x7fffdc309ba0;  alias, 1 drivers
v0x7fffdc161620_0 .net "s2", 7 0, L_0x7fffdc309ec0;  alias, 1 drivers
L_0x7fffdc3011c0 .part L_0x7fffdc2ff930, 0, 1;
L_0x7fffdc302540 .part L_0x7fffdc2ff930, 1, 1;
L_0x7fffdc3038b0 .part L_0x7fffdc2ff930, 2, 1;
L_0x7fffdc304c30 .part L_0x7fffdc2ff930, 3, 1;
L_0x7fffdc305fb0 .part L_0x7fffdc2ff930, 4, 1;
L_0x7fffdc307330 .part L_0x7fffdc2ff930, 5, 1;
L_0x7fffdc308730 .part L_0x7fffdc2ff930, 6, 1;
L_0x7fffdc309ab0 .part L_0x7fffdc2ff930, 7, 1;
LS_0x7fffdc309ba0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc300ef0, L_0x7fffdc302270, L_0x7fffdc3035e0, L_0x7fffdc304960;
LS_0x7fffdc309ba0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc305ce0, L_0x7fffdc307060, L_0x7fffdc308460, L_0x7fffdc3097e0;
L_0x7fffdc309ba0 .concat8 [ 4 4 0 0], LS_0x7fffdc309ba0_0_0, LS_0x7fffdc309ba0_0_4;
LS_0x7fffdc309ec0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc3010b0, L_0x7fffdc302430, L_0x7fffdc3037a0, L_0x7fffdc304b20;
LS_0x7fffdc309ec0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc305ea0, L_0x7fffdc307220, L_0x7fffdc308620, L_0x7fffdc3099a0;
L_0x7fffdc309ec0 .concat8 [ 4 4 0 0], LS_0x7fffdc309ec0_0_0, LS_0x7fffdc309ec0_0_4;
S_0x7fffdc1dad20 .scope module, "Dlatch0" "basculeD" 6 27, 6 1 0, S_0x7fffdc1dc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc300ef0 .functor BUF 1, L_0x7fffdc300f60, C4<0>, C4<0>, C4<0>;
L_0x7fffdc3010b0 .functor BUF 1, L_0x7fffdc301120, C4<0>, C4<0>, C4<0>;
v0x7fffdc2499a0_0 .net *"_s34", 0 0, L_0x7fffdc300f60;  1 drivers
v0x7fffdc248650_0 .net *"_s36", 0 0, L_0x7fffdc301120;  1 drivers
v0x7fffdc247a70_0 .net "a", 0 0, L_0x7fffdc3011c0;  1 drivers
v0x7fffdc247b10_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc2428f0_0 .net "line", 7 0, L_0x7fffdc300b80;  1 drivers
v0x7fffdc240940_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc2409e0_0 .net "s1", 0 0, L_0x7fffdc300ef0;  1 drivers
v0x7fffdc245720_0 .net "s2", 0 0, L_0x7fffdc3010b0;  1 drivers
L_0x7fffdc3000d0 .part L_0x7fffdc300b80, 5, 1;
L_0x7fffdc300250 .part L_0x7fffdc300b80, 6, 1;
L_0x7fffdc300400 .part L_0x7fffdc300b80, 1, 1;
L_0x7fffdc300560 .part L_0x7fffdc300b80, 0, 1;
L_0x7fffdc3006e0 .part L_0x7fffdc300b80, 7, 1;
L_0x7fffdc3007f0 .part L_0x7fffdc300b80, 2, 1;
L_0x7fffdc3008e0 .part L_0x7fffdc300b80, 3, 1;
L_0x7fffdc300a40 .part L_0x7fffdc300b80, 4, 1;
LS_0x7fffdc300b80_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc300170, L_0x7fffdc3001e0, L_0x7fffdc300390, L_0x7fffdc3004f0;
LS_0x7fffdc300b80_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc300780, L_0x7fffdc2ffff0, L_0x7fffdc300060, L_0x7fffdc3009d0;
L_0x7fffdc300b80 .concat8 [ 4 4 0 0], LS_0x7fffdc300b80_0_0, LS_0x7fffdc300b80_0_4;
L_0x7fffdc300f60 .part L_0x7fffdc300b80, 3, 1;
L_0x7fffdc301120 .part L_0x7fffdc300b80, 4, 1;
S_0x7fffdc1d98f0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1dad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc300060 .functor AND 1, L_0x7fffdc3011c0, L_0x7fffdc3000d0, C4<1>, C4<1>;
v0x7fffdc25a280_0 .net "e1", 0 0, L_0x7fffdc3011c0;  alias, 1 drivers
v0x7fffdc2591f0_0 .net "e2", 0 0, L_0x7fffdc3000d0;  1 drivers
v0x7fffdc259290_0 .net "s", 0 0, L_0x7fffdc300060;  1 drivers
S_0x7fffdc1d84c0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1dad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc300170 .functor NAND 1, L_0x7fffdc3011c0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc258200_0 .net "e1", 0 0, L_0x7fffdc3011c0;  alias, 1 drivers
v0x7fffdc2582a0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc257620_0 .net "s", 0 0, L_0x7fffdc300170;  1 drivers
S_0x7fffdc1d7070 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1dad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc300390 .functor NAND 1, L_0x7fffdc300400, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc2562d0_0 .net "e1", 0 0, L_0x7fffdc300400;  1 drivers
v0x7fffdc256370_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc2556f0_0 .net "s", 0 0, L_0x7fffdc300390;  1 drivers
S_0x7fffdc1bc8c0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1dad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3004f0 .functor NAND 1, L_0x7fffdc300560, L_0x7fffdc3006e0, C4<1>, C4<1>;
v0x7fffdc250610_0 .net "e1", 0 0, L_0x7fffdc300560;  1 drivers
v0x7fffdc24e5c0_0 .net "e2", 0 0, L_0x7fffdc3006e0;  1 drivers
v0x7fffdc2533a0_0 .net "s", 0 0, L_0x7fffdc3004f0;  1 drivers
S_0x7fffdc1c4560 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1dad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc300780 .functor NAND 1, L_0x7fffdc3007f0, L_0x7fffdc3008e0, C4<1>, C4<1>;
v0x7fffdc252450_0 .net "e1", 0 0, L_0x7fffdc3007f0;  1 drivers
v0x7fffdc2513c0_0 .net "e2", 0 0, L_0x7fffdc3008e0;  1 drivers
v0x7fffdc2507e0_0 .net "s", 0 0, L_0x7fffdc300780;  1 drivers
S_0x7fffdc1c4180 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1dad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc3001e0 .functor NOT 1, L_0x7fffdc300250, C4<0>, C4<0>, C4<0>;
v0x7fffdc24f490_0 .net "e1", 0 0, L_0x7fffdc300250;  1 drivers
v0x7fffdc24f530_0 .net "s", 0 0, L_0x7fffdc3001e0;  1 drivers
S_0x7fffdc1c3d90 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1dad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3009d0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc300a40, C4<0>, C4<0>;
v0x7fffdc24e950_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc247780_0 .net "e2", 0 0, L_0x7fffdc300a40;  1 drivers
v0x7fffdc247820_0 .net "s", 0 0, L_0x7fffdc3009d0;  1 drivers
S_0x7fffdc1c39b0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1dad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ffff0 .functor XOR 1, L_0x7fffdc3011c0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc24c600_0 .net "e1", 0 0, L_0x7fffdc3011c0;  alias, 1 drivers
v0x7fffdc24b5c0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc24a580_0 .net "s", 0 0, L_0x7fffdc2ffff0;  1 drivers
S_0x7fffdc1c27b0 .scope module, "Dlatch1" "basculeD" 6 28, 6 1 0, S_0x7fffdc1dc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc302270 .functor BUF 1, L_0x7fffdc3022e0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc302430 .functor BUF 1, L_0x7fffdc3024a0, C4<0>, C4<0>, C4<0>;
v0x7fffdc22de30_0 .net *"_s34", 0 0, L_0x7fffdc3022e0;  1 drivers
v0x7fffdc22be80_0 .net *"_s36", 0 0, L_0x7fffdc3024a0;  1 drivers
v0x7fffdc230c60_0 .net "a", 0 0, L_0x7fffdc302540;  1 drivers
v0x7fffdc230d00_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc22fc70_0 .net "line", 7 0, L_0x7fffdc301f00;  1 drivers
v0x7fffdc22ec80_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc22ed20_0 .net "s1", 0 0, L_0x7fffdc302270;  1 drivers
v0x7fffdc22e0a0_0 .net "s2", 0 0, L_0x7fffdc302430;  1 drivers
L_0x7fffdc301340 .part L_0x7fffdc301f00, 5, 1;
L_0x7fffdc3014c0 .part L_0x7fffdc301f00, 6, 1;
L_0x7fffdc301670 .part L_0x7fffdc301f00, 1, 1;
L_0x7fffdc3017d0 .part L_0x7fffdc301f00, 0, 1;
L_0x7fffdc301950 .part L_0x7fffdc301f00, 7, 1;
L_0x7fffdc301a60 .part L_0x7fffdc301f00, 2, 1;
L_0x7fffdc301b50 .part L_0x7fffdc301f00, 3, 1;
L_0x7fffdc301cb0 .part L_0x7fffdc301f00, 4, 1;
LS_0x7fffdc301f00_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc3013e0, L_0x7fffdc301450, L_0x7fffdc301600, L_0x7fffdc301760;
LS_0x7fffdc301f00_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc3019f0, L_0x7fffdc301260, L_0x7fffdc3012d0, L_0x7fffdc301c40;
L_0x7fffdc301f00 .concat8 [ 4 4 0 0], LS_0x7fffdc301f00_0_0, LS_0x7fffdc301f00_0_4;
L_0x7fffdc3022e0 .part L_0x7fffdc301f00, 3, 1;
L_0x7fffdc3024a0 .part L_0x7fffdc301f00, 4, 1;
S_0x7fffdc1c1380 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1c27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3012d0 .functor AND 1, L_0x7fffdc302540, L_0x7fffdc301340, C4<1>, C4<1>;
v0x7fffdc244780_0 .net "e1", 0 0, L_0x7fffdc302540;  alias, 1 drivers
v0x7fffdc243740_0 .net "e2", 0 0, L_0x7fffdc301340;  1 drivers
v0x7fffdc242b60_0 .net "s", 0 0, L_0x7fffdc3012d0;  1 drivers
S_0x7fffdc1bff50 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1c27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3013e0 .functor NAND 1, L_0x7fffdc302540, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc241860_0 .net "e1", 0 0, L_0x7fffdc302540;  alias, 1 drivers
v0x7fffdc240c30_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc240cd0_0 .net "s", 0 0, L_0x7fffdc3013e0;  1 drivers
S_0x7fffdc1beaf0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1c27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc301600 .functor NAND 1, L_0x7fffdc301670, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc23bb00_0 .net "e1", 0 0, L_0x7fffdc301670;  1 drivers
v0x7fffdc239b00_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc23e8e0_0 .net "s", 0 0, L_0x7fffdc301600;  1 drivers
S_0x7fffdc1bbd10 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1c27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc301760 .functor NAND 1, L_0x7fffdc3017d0, L_0x7fffdc301950, C4<1>, C4<1>;
v0x7fffdc23d8f0_0 .net "e1", 0 0, L_0x7fffdc3017d0;  1 drivers
v0x7fffdc23c900_0 .net "e2", 0 0, L_0x7fffdc301950;  1 drivers
v0x7fffdc23bd20_0 .net "s", 0 0, L_0x7fffdc301760;  1 drivers
S_0x7fffdc1c3390 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1c27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3019f0 .functor NAND 1, L_0x7fffdc301a60, L_0x7fffdc301b50, C4<1>, C4<1>;
v0x7fffdc23aa20_0 .net "e1", 0 0, L_0x7fffdc301a60;  1 drivers
v0x7fffdc239df0_0 .net "e2", 0 0, L_0x7fffdc301b50;  1 drivers
v0x7fffdc234c70_0 .net "s", 0 0, L_0x7fffdc3019f0;  1 drivers
S_0x7fffdc1c1cc0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1c27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc301450 .functor NOT 1, L_0x7fffdc3014c0, C4<0>, C4<0>, C4<0>;
v0x7fffdc232cc0_0 .net "e1", 0 0, L_0x7fffdc3014c0;  1 drivers
v0x7fffdc232d60_0 .net "s", 0 0, L_0x7fffdc301450;  1 drivers
S_0x7fffdc1c0890 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1c27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc301c40 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc301cb0, C4<0>, C4<0>;
v0x7fffdc237af0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc236ab0_0 .net "e2", 0 0, L_0x7fffdc301cb0;  1 drivers
v0x7fffdc235ac0_0 .net "s", 0 0, L_0x7fffdc301c40;  1 drivers
S_0x7fffdc1bf460 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1c27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc301260 .functor XOR 1, L_0x7fffdc302540, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc234ee0_0 .net "e1", 0 0, L_0x7fffdc302540;  alias, 1 drivers
v0x7fffdc233b90_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc232fb0_0 .net "s", 0 0, L_0x7fffdc301260;  1 drivers
S_0x7fffdc1be010 .scope module, "Dlatch2" "basculeD" 6 29, 6 1 0, S_0x7fffdc1dc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc3035e0 .functor BUF 1, L_0x7fffdc303650, C4<0>, C4<0>, C4<0>;
L_0x7fffdc3037a0 .functor BUF 1, L_0x7fffdc303810, C4<0>, C4<0>, C4<0>;
v0x7fffdc0d13f0_0 .net *"_s34", 0 0, L_0x7fffdc303650;  1 drivers
v0x7fffdc0ca3d0_0 .net *"_s36", 0 0, L_0x7fffdc303810;  1 drivers
v0x7fffdc0cb300_0 .net "a", 0 0, L_0x7fffdc3038b0;  1 drivers
v0x7fffdc0cb3a0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0ca6f0_0 .net "line", 7 0, L_0x7fffdc303270;  1 drivers
v0x7fffdc0cc7e0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0cc880_0 .net "s1", 0 0, L_0x7fffdc3035e0;  1 drivers
v0x7fffdc0c51c0_0 .net "s2", 0 0, L_0x7fffdc3037a0;  1 drivers
L_0x7fffdc302750 .part L_0x7fffdc303270, 5, 1;
L_0x7fffdc3028d0 .part L_0x7fffdc303270, 6, 1;
L_0x7fffdc302a30 .part L_0x7fffdc303270, 1, 1;
L_0x7fffdc302b90 .part L_0x7fffdc303270, 0, 1;
L_0x7fffdc302d10 .part L_0x7fffdc303270, 7, 1;
L_0x7fffdc302e20 .part L_0x7fffdc303270, 2, 1;
L_0x7fffdc302f10 .part L_0x7fffdc303270, 3, 1;
L_0x7fffdc303020 .part L_0x7fffdc303270, 4, 1;
LS_0x7fffdc303270_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc3027f0, L_0x7fffdc302860, L_0x7fffdc3029c0, L_0x7fffdc302b20;
LS_0x7fffdc303270_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc302db0, L_0x7fffdc3025e0, L_0x7fffdc3026e0, L_0x7fffdc302fb0;
L_0x7fffdc303270 .concat8 [ 4 4 0 0], LS_0x7fffdc303270_0_0, LS_0x7fffdc303270_0_4;
L_0x7fffdc303650 .part L_0x7fffdc303270, 3, 1;
L_0x7fffdc303810 .part L_0x7fffdc303270, 4, 1;
S_0x7fffdc1a3860 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3026e0 .functor AND 1, L_0x7fffdc3038b0, L_0x7fffdc302750, C4<1>, C4<1>;
v0x7fffdc22cd50_0 .net "e1", 0 0, L_0x7fffdc3038b0;  alias, 1 drivers
v0x7fffdc22c170_0 .net "e2", 0 0, L_0x7fffdc302750;  1 drivers
v0x7fffdc226f00_0 .net "s", 0 0, L_0x7fffdc3026e0;  1 drivers
S_0x7fffdc1ab500 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3027f0 .functor NAND 1, L_0x7fffdc3038b0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc225220_0 .net "e1", 0 0, L_0x7fffdc3038b0;  alias, 1 drivers
v0x7fffdc2252c0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc229d30_0 .net "s", 0 0, L_0x7fffdc3027f0;  1 drivers
S_0x7fffdc1ab120 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3029c0 .functor NAND 1, L_0x7fffdc302a30, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc228d40_0 .net "e1", 0 0, L_0x7fffdc302a30;  1 drivers
v0x7fffdc228de0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc227d50_0 .net "s", 0 0, L_0x7fffdc3029c0;  1 drivers
S_0x7fffdc1aad30 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc302b20 .functor NAND 1, L_0x7fffdc302b90, L_0x7fffdc302d10, C4<1>, C4<1>;
v0x7fffdc227210_0 .net "e1", 0 0, L_0x7fffdc302b90;  1 drivers
v0x7fffdc225e20_0 .net "e2", 0 0, L_0x7fffdc302d10;  1 drivers
v0x7fffdc225420_0 .net "s", 0 0, L_0x7fffdc302b20;  1 drivers
S_0x7fffdc1aa950 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc302db0 .functor NAND 1, L_0x7fffdc302e20, L_0x7fffdc302f10, C4<1>, C4<1>;
v0x7fffdc0d3710_0 .net "e1", 0 0, L_0x7fffdc302e20;  1 drivers
v0x7fffdc0cea60_0 .net "e2", 0 0, L_0x7fffdc302f10;  1 drivers
v0x7fffdc0c9850_0 .net "s", 0 0, L_0x7fffdc302db0;  1 drivers
S_0x7fffdc1a9750 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc302860 .functor NOT 1, L_0x7fffdc3028d0, C4<0>, C4<0>, C4<0>;
v0x7fffdc0c4640_0 .net "e1", 0 0, L_0x7fffdc3028d0;  1 drivers
v0x7fffdc0c46e0_0 .net "s", 0 0, L_0x7fffdc302860;  1 drivers
S_0x7fffdc1a8320 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc302fb0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc303020, C4<0>, C4<0>;
v0x7fffdc0bf4d0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0ba220_0 .net "e2", 0 0, L_0x7fffdc303020;  1 drivers
v0x7fffdc0ba2c0_0 .net "s", 0 0, L_0x7fffdc302fb0;  1 drivers
S_0x7fffdc1a6ef0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3025e0 .functor XOR 1, L_0x7fffdc3038b0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc0b50b0_0 .net "e1", 0 0, L_0x7fffdc3038b0;  alias, 1 drivers
v0x7fffdc0cf4e0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0d0050_0 .net "s", 0 0, L_0x7fffdc3025e0;  1 drivers
S_0x7fffdc1a5a90 .scope module, "Dlatch3" "basculeD" 6 30, 6 1 0, S_0x7fffdc1dc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc304960 .functor BUF 1, L_0x7fffdc3049d0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc304b20 .functor BUF 1, L_0x7fffdc304b90, C4<0>, C4<0>, C4<0>;
v0x7fffdc0abe80_0 .net *"_s34", 0 0, L_0x7fffdc3049d0;  1 drivers
v0x7fffdc0aded0_0 .net *"_s36", 0 0, L_0x7fffdc304b90;  1 drivers
v0x7fffdc105dc0_0 .net "a", 0 0, L_0x7fffdc304c30;  1 drivers
v0x7fffdc105e60_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc103e10_0 .net "line", 7 0, L_0x7fffdc3045f0;  1 drivers
v0x7fffdc108bf0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc108c90_0 .net "s1", 0 0, L_0x7fffdc304960;  1 drivers
v0x7fffdc107c00_0 .net "s2", 0 0, L_0x7fffdc304b20;  1 drivers
L_0x7fffdc303a30 .part L_0x7fffdc3045f0, 5, 1;
L_0x7fffdc303bb0 .part L_0x7fffdc3045f0, 6, 1;
L_0x7fffdc303d60 .part L_0x7fffdc3045f0, 1, 1;
L_0x7fffdc303ec0 .part L_0x7fffdc3045f0, 0, 1;
L_0x7fffdc304040 .part L_0x7fffdc3045f0, 7, 1;
L_0x7fffdc304150 .part L_0x7fffdc3045f0, 2, 1;
L_0x7fffdc304240 .part L_0x7fffdc3045f0, 3, 1;
L_0x7fffdc3043a0 .part L_0x7fffdc3045f0, 4, 1;
LS_0x7fffdc3045f0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc303ad0, L_0x7fffdc303b40, L_0x7fffdc303cf0, L_0x7fffdc303e50;
LS_0x7fffdc3045f0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc3040e0, L_0x7fffdc303950, L_0x7fffdc3039c0, L_0x7fffdc304330;
L_0x7fffdc3045f0 .concat8 [ 4 4 0 0], LS_0x7fffdc3045f0_0_0, LS_0x7fffdc3045f0_0_4;
L_0x7fffdc3049d0 .part L_0x7fffdc3045f0, 3, 1;
L_0x7fffdc304b90 .part L_0x7fffdc3045f0, 4, 1;
S_0x7fffdc1a2cb0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1a5a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3039c0 .functor AND 1, L_0x7fffdc304c30, L_0x7fffdc303a30, C4<1>, C4<1>;
v0x7fffdc0c6140_0 .net "e1", 0 0, L_0x7fffdc304c30;  alias, 1 drivers
v0x7fffdc0c54e0_0 .net "e2", 0 0, L_0x7fffdc303a30;  1 drivers
v0x7fffdc0c75d0_0 .net "s", 0 0, L_0x7fffdc3039c0;  1 drivers
S_0x7fffdc1aa330 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1a5a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc303ad0 .functor NAND 1, L_0x7fffdc304c30, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc0c0000_0 .net "e1", 0 0, L_0x7fffdc304c30;  alias, 1 drivers
v0x7fffdc0c0ee0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0c0f80_0 .net "s", 0 0, L_0x7fffdc303ad0;  1 drivers
S_0x7fffdc1a8c60 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1a5a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc303cf0 .functor NAND 1, L_0x7fffdc303d60, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc0c0320_0 .net "e1", 0 0, L_0x7fffdc303d60;  1 drivers
v0x7fffdc0c23c0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0bada0_0 .net "s", 0 0, L_0x7fffdc303cf0;  1 drivers
S_0x7fffdc1a7830 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1a5a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc303e50 .functor NAND 1, L_0x7fffdc303ec0, L_0x7fffdc304040, C4<1>, C4<1>;
v0x7fffdc0bbcd0_0 .net "e1", 0 0, L_0x7fffdc303ec0;  1 drivers
v0x7fffdc0bb0c0_0 .net "e2", 0 0, L_0x7fffdc304040;  1 drivers
v0x7fffdc0bd1b0_0 .net "s", 0 0, L_0x7fffdc303e50;  1 drivers
S_0x7fffdc1a6400 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1a5a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3040e0 .functor NAND 1, L_0x7fffdc304150, L_0x7fffdc304240, C4<1>, C4<1>;
v0x7fffdc0b5be0_0 .net "e1", 0 0, L_0x7fffdc304150;  1 drivers
v0x7fffdc0b6ac0_0 .net "e2", 0 0, L_0x7fffdc304240;  1 drivers
v0x7fffdc0b5eb0_0 .net "s", 0 0, L_0x7fffdc3040e0;  1 drivers
S_0x7fffdc1a4fb0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1a5a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc303b40 .functor NOT 1, L_0x7fffdc303bb0, C4<0>, C4<0>, C4<0>;
v0x7fffdc0b7fa0_0 .net "e1", 0 0, L_0x7fffdc303bb0;  1 drivers
v0x7fffdc0b8040_0 .net "s", 0 0, L_0x7fffdc303b40;  1 drivers
S_0x7fffdc18a800 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1a5a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc304330 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc3043a0, C4<0>, C4<0>;
v0x7fffdc0b09d0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0b18b0_0 .net "e2", 0 0, L_0x7fffdc3043a0;  1 drivers
v0x7fffdc0b0ca0_0 .net "s", 0 0, L_0x7fffdc304330;  1 drivers
S_0x7fffdc1924a0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1a5a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc303950 .functor XOR 1, L_0x7fffdc304c30, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc0b2d90_0 .net "e1", 0 0, L_0x7fffdc304c30;  alias, 1 drivers
v0x7fffdc0abc00_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0ac9f0_0 .net "s", 0 0, L_0x7fffdc303950;  1 drivers
S_0x7fffdc1920c0 .scope module, "Dlatch4" "basculeD" 6 31, 6 1 0, S_0x7fffdc1dc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc305ce0 .functor BUF 1, L_0x7fffdc305d50, C4<0>, C4<0>, C4<0>;
L_0x7fffdc305ea0 .functor BUF 1, L_0x7fffdc305f10, C4<0>, C4<0>, C4<0>;
v0x7fffdc0ef350_0 .net *"_s34", 0 0, L_0x7fffdc305d50;  1 drivers
v0x7fffdc0f4130_0 .net *"_s36", 0 0, L_0x7fffdc305f10;  1 drivers
v0x7fffdc0f3140_0 .net "a", 0 0, L_0x7fffdc305fb0;  1 drivers
v0x7fffdc0f31e0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0f2150_0 .net "line", 7 0, L_0x7fffdc305970;  1 drivers
v0x7fffdc0f1570_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0f1610_0 .net "s1", 0 0, L_0x7fffdc305ce0;  1 drivers
v0x7fffdc0f0220_0 .net "s2", 0 0, L_0x7fffdc305ea0;  1 drivers
L_0x7fffdc304db0 .part L_0x7fffdc305970, 5, 1;
L_0x7fffdc304f30 .part L_0x7fffdc305970, 6, 1;
L_0x7fffdc3050e0 .part L_0x7fffdc305970, 1, 1;
L_0x7fffdc305240 .part L_0x7fffdc305970, 0, 1;
L_0x7fffdc3053c0 .part L_0x7fffdc305970, 7, 1;
L_0x7fffdc3054d0 .part L_0x7fffdc305970, 2, 1;
L_0x7fffdc3055c0 .part L_0x7fffdc305970, 3, 1;
L_0x7fffdc305720 .part L_0x7fffdc305970, 4, 1;
LS_0x7fffdc305970_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc304e50, L_0x7fffdc304ec0, L_0x7fffdc305070, L_0x7fffdc3051d0;
LS_0x7fffdc305970_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc305460, L_0x7fffdc304cd0, L_0x7fffdc304d40, L_0x7fffdc3056b0;
L_0x7fffdc305970 .concat8 [ 4 4 0 0], LS_0x7fffdc305970_0_0, LS_0x7fffdc305970_0_4;
L_0x7fffdc305d50 .part L_0x7fffdc305970, 3, 1;
L_0x7fffdc305f10 .part L_0x7fffdc305970, 4, 1;
S_0x7fffdc191cd0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1920c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc304d40 .functor AND 1, L_0x7fffdc305fb0, L_0x7fffdc304db0, C4<1>, C4<1>;
v0x7fffdc106c10_0 .net "e1", 0 0, L_0x7fffdc305fb0;  alias, 1 drivers
v0x7fffdc106030_0 .net "e2", 0 0, L_0x7fffdc304db0;  1 drivers
v0x7fffdc104ce0_0 .net "s", 0 0, L_0x7fffdc304d40;  1 drivers
S_0x7fffdc1918f0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1920c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc304e50 .functor NAND 1, L_0x7fffdc305fb0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc104100_0 .net "e1", 0 0, L_0x7fffdc305fb0;  alias, 1 drivers
v0x7fffdc1041a0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0fef80_0 .net "s", 0 0, L_0x7fffdc304e50;  1 drivers
S_0x7fffdc1906f0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1920c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc305070 .functor NAND 1, L_0x7fffdc3050e0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc0fd020_0 .net "e1", 0 0, L_0x7fffdc3050e0;  1 drivers
v0x7fffdc101db0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc100dc0_0 .net "s", 0 0, L_0x7fffdc305070;  1 drivers
S_0x7fffdc18f2c0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1920c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3051d0 .functor NAND 1, L_0x7fffdc305240, L_0x7fffdc3053c0, C4<1>, C4<1>;
v0x7fffdc0ffdd0_0 .net "e1", 0 0, L_0x7fffdc305240;  1 drivers
v0x7fffdc0ff1f0_0 .net "e2", 0 0, L_0x7fffdc3053c0;  1 drivers
v0x7fffdc0fdea0_0 .net "s", 0 0, L_0x7fffdc3051d0;  1 drivers
S_0x7fffdc18de90 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1920c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc305460 .functor NAND 1, L_0x7fffdc3054d0, L_0x7fffdc3055c0, C4<1>, C4<1>;
v0x7fffdc0fd310_0 .net "e1", 0 0, L_0x7fffdc3054d0;  1 drivers
v0x7fffdc0f8140_0 .net "e2", 0 0, L_0x7fffdc3055c0;  1 drivers
v0x7fffdc0f6190_0 .net "s", 0 0, L_0x7fffdc305460;  1 drivers
S_0x7fffdc18ca30 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1920c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc304ec0 .functor NOT 1, L_0x7fffdc304f30, C4<0>, C4<0>, C4<0>;
v0x7fffdc0faf70_0 .net "e1", 0 0, L_0x7fffdc304f30;  1 drivers
v0x7fffdc0fb010_0 .net "s", 0 0, L_0x7fffdc304ec0;  1 drivers
S_0x7fffdc189c50 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1920c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3056b0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc305720, C4<0>, C4<0>;
v0x7fffdc0f9fd0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0f8f90_0 .net "e2", 0 0, L_0x7fffdc305720;  1 drivers
v0x7fffdc0f83b0_0 .net "s", 0 0, L_0x7fffdc3056b0;  1 drivers
S_0x7fffdc1912d0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1920c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc304cd0 .functor XOR 1, L_0x7fffdc305fb0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc0f7060_0 .net "e1", 0 0, L_0x7fffdc305fb0;  alias, 1 drivers
v0x7fffdc0f6480_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0f1300_0 .net "s", 0 0, L_0x7fffdc304cd0;  1 drivers
S_0x7fffdc18fc00 .scope module, "Dlatch5" "basculeD" 6 32, 6 1 0, S_0x7fffdc1dc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc307060 .functor BUF 1, L_0x7fffdc3070d0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc307220 .functor BUF 1, L_0x7fffdc307290, C4<0>, C4<0>, C4<0>;
v0x7fffdc0dd690_0 .net *"_s34", 0 0, L_0x7fffdc3070d0;  1 drivers
v0x7fffdc0dcab0_0 .net *"_s36", 0 0, L_0x7fffdc307290;  1 drivers
v0x7fffdc0db760_0 .net "a", 0 0, L_0x7fffdc307330;  1 drivers
v0x7fffdc0db800_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0dab80_0 .net "line", 7 0, L_0x7fffdc306cf0;  1 drivers
v0x7fffdc0d5910_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0d59b0_0 .net "s1", 0 0, L_0x7fffdc307060;  1 drivers
v0x7fffdc0d3dc0_0 .net "s2", 0 0, L_0x7fffdc307220;  1 drivers
L_0x7fffdc306130 .part L_0x7fffdc306cf0, 5, 1;
L_0x7fffdc3062b0 .part L_0x7fffdc306cf0, 6, 1;
L_0x7fffdc306460 .part L_0x7fffdc306cf0, 1, 1;
L_0x7fffdc3065c0 .part L_0x7fffdc306cf0, 0, 1;
L_0x7fffdc306740 .part L_0x7fffdc306cf0, 7, 1;
L_0x7fffdc306850 .part L_0x7fffdc306cf0, 2, 1;
L_0x7fffdc306940 .part L_0x7fffdc306cf0, 3, 1;
L_0x7fffdc306aa0 .part L_0x7fffdc306cf0, 4, 1;
LS_0x7fffdc306cf0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc3061d0, L_0x7fffdc306240, L_0x7fffdc3063f0, L_0x7fffdc306550;
LS_0x7fffdc306cf0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc3067e0, L_0x7fffdc306050, L_0x7fffdc3060c0, L_0x7fffdc306a30;
L_0x7fffdc306cf0 .concat8 [ 4 4 0 0], LS_0x7fffdc306cf0_0_0, LS_0x7fffdc306cf0_0_4;
L_0x7fffdc3070d0 .part L_0x7fffdc306cf0, 3, 1;
L_0x7fffdc307290 .part L_0x7fffdc306cf0, 4, 1;
S_0x7fffdc18e7d0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc18fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3060c0 .functor AND 1, L_0x7fffdc307330, L_0x7fffdc306130, C4<1>, C4<1>;
v0x7fffdc0ef640_0 .net "e1", 0 0, L_0x7fffdc307330;  alias, 1 drivers
v0x7fffdc0ea4c0_0 .net "e2", 0 0, L_0x7fffdc306130;  1 drivers
v0x7fffdc0e8510_0 .net "s", 0 0, L_0x7fffdc3060c0;  1 drivers
S_0x7fffdc18d3a0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc18fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3061d0 .functor NAND 1, L_0x7fffdc307330, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc0ed2f0_0 .net "e1", 0 0, L_0x7fffdc307330;  alias, 1 drivers
v0x7fffdc0ed390_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0ec300_0 .net "s", 0 0, L_0x7fffdc3061d0;  1 drivers
S_0x7fffdc18bf50 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc18fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3063f0 .functor NAND 1, L_0x7fffdc306460, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc0eb360_0 .net "e1", 0 0, L_0x7fffdc306460;  1 drivers
v0x7fffdc0ea730_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0e93e0_0 .net "s", 0 0, L_0x7fffdc3063f0;  1 drivers
S_0x7fffdc1717a0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc18fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc306550 .functor NAND 1, L_0x7fffdc3065c0, L_0x7fffdc306740, C4<1>, C4<1>;
v0x7fffdc0e8800_0 .net "e1", 0 0, L_0x7fffdc3065c0;  1 drivers
v0x7fffdc0e3680_0 .net "e2", 0 0, L_0x7fffdc306740;  1 drivers
v0x7fffdc0e16d0_0 .net "s", 0 0, L_0x7fffdc306550;  1 drivers
S_0x7fffdc179440 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc18fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3067e0 .functor NAND 1, L_0x7fffdc306850, L_0x7fffdc306940, C4<1>, C4<1>;
v0x7fffdc0e6500_0 .net "e1", 0 0, L_0x7fffdc306850;  1 drivers
v0x7fffdc0e54c0_0 .net "e2", 0 0, L_0x7fffdc306940;  1 drivers
v0x7fffdc0e44d0_0 .net "s", 0 0, L_0x7fffdc3067e0;  1 drivers
S_0x7fffdc179060 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc18fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc306240 .functor NOT 1, L_0x7fffdc3062b0, C4<0>, C4<0>, C4<0>;
v0x7fffdc0e38f0_0 .net "e1", 0 0, L_0x7fffdc3062b0;  1 drivers
v0x7fffdc0e25a0_0 .net "s", 0 0, L_0x7fffdc306240;  1 drivers
S_0x7fffdc178c70 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc18fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc306a30 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc306aa0, C4<0>, C4<0>;
v0x7fffdc0e19c0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0e1a60_0 .net "e2", 0 0, L_0x7fffdc306aa0;  1 drivers
v0x7fffdc0dc840_0 .net "s", 0 0, L_0x7fffdc306a30;  1 drivers
S_0x7fffdc178890 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc18fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc306050 .functor XOR 1, L_0x7fffdc307330, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc0da930_0 .net "e1", 0 0, L_0x7fffdc307330;  alias, 1 drivers
v0x7fffdc0df6c0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0de680_0 .net "s", 0 0, L_0x7fffdc306050;  1 drivers
S_0x7fffdc177690 .scope module, "Dlatch6" "basculeD" 6 33, 6 1 0, S_0x7fffdc1dc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc308460 .functor BUF 1, L_0x7fffdc3084d0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc308620 .functor BUF 1, L_0x7fffdc308690, C4<0>, C4<0>, C4<0>;
v0x7fffdc08c8f0_0 .net *"_s34", 0 0, L_0x7fffdc3084d0;  1 drivers
v0x7fffdc08c9b0_0 .net *"_s36", 0 0, L_0x7fffdc308690;  1 drivers
v0x7fffdc206840_0 .net "a", 0 0, L_0x7fffdc308730;  1 drivers
v0x7fffdc2068e0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1ed7e0_0 .net "line", 7 0, L_0x7fffdc3080f0;  1 drivers
v0x7fffdc1d4780_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1d4820_0 .net "s1", 0 0, L_0x7fffdc308460;  1 drivers
v0x7fffdc1bb720_0 .net "s2", 0 0, L_0x7fffdc308620;  1 drivers
L_0x7fffdc3075c0 .part L_0x7fffdc3080f0, 5, 1;
L_0x7fffdc307740 .part L_0x7fffdc3080f0, 6, 1;
L_0x7fffdc3078f0 .part L_0x7fffdc3080f0, 1, 1;
L_0x7fffdc307a50 .part L_0x7fffdc3080f0, 0, 1;
L_0x7fffdc307b40 .part L_0x7fffdc3080f0, 7, 1;
L_0x7fffdc307c50 .part L_0x7fffdc3080f0, 2, 1;
L_0x7fffdc307d40 .part L_0x7fffdc3080f0, 3, 1;
L_0x7fffdc307ea0 .part L_0x7fffdc3080f0, 4, 1;
LS_0x7fffdc3080f0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc307660, L_0x7fffdc3076d0, L_0x7fffdc307880, L_0x7fffdc3079e0;
LS_0x7fffdc3080f0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc307be0, L_0x7fffdc3074e0, L_0x7fffdc307550, L_0x7fffdc307e30;
L_0x7fffdc3080f0 .concat8 [ 4 4 0 0], LS_0x7fffdc3080f0_0_0, LS_0x7fffdc3080f0_0_4;
L_0x7fffdc3084d0 .part L_0x7fffdc3080f0, 3, 1;
L_0x7fffdc308690 .part L_0x7fffdc3080f0, 4, 1;
S_0x7fffdc176260 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc177690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc307550 .functor AND 1, L_0x7fffdc308730, L_0x7fffdc3075c0, C4<1>, C4<1>;
v0x7fffdc0d7750_0 .net "e1", 0 0, L_0x7fffdc308730;  alias, 1 drivers
v0x7fffdc0d6760_0 .net "e2", 0 0, L_0x7fffdc3075c0;  1 drivers
v0x7fffdc21da40_0 .net "s", 0 0, L_0x7fffdc307550;  1 drivers
S_0x7fffdc174e30 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc177690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc307660 .functor NAND 1, L_0x7fffdc308730, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc205480_0 .net "e1", 0 0, L_0x7fffdc308730;  alias, 1 drivers
v0x7fffdc1ec420_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1ec4c0_0 .net "s", 0 0, L_0x7fffdc307660;  1 drivers
S_0x7fffdc1739d0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc177690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc307880 .functor NAND 1, L_0x7fffdc3078f0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1d33c0_0 .net "e1", 0 0, L_0x7fffdc3078f0;  1 drivers
v0x7fffdc1d3460_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1ba360_0 .net "s", 0 0, L_0x7fffdc307880;  1 drivers
S_0x7fffdc170bf0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc177690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3079e0 .functor NAND 1, L_0x7fffdc307a50, L_0x7fffdc307b40, C4<1>, C4<1>;
v0x7fffdc1a13a0_0 .net "e1", 0 0, L_0x7fffdc307a50;  1 drivers
v0x7fffdc1882a0_0 .net "e2", 0 0, L_0x7fffdc307b40;  1 drivers
v0x7fffdc188340_0 .net "s", 0 0, L_0x7fffdc3079e0;  1 drivers
S_0x7fffdc178270 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc177690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc307be0 .functor NAND 1, L_0x7fffdc307c50, L_0x7fffdc307d40, C4<1>, C4<1>;
v0x7fffdc1561b0_0 .net "e1", 0 0, L_0x7fffdc307c50;  1 drivers
v0x7fffdc137da0_0 .net "e2", 0 0, L_0x7fffdc307d40;  1 drivers
v0x7fffdc1289e0_0 .net "s", 0 0, L_0x7fffdc307be0;  1 drivers
S_0x7fffdc176ba0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc177690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc3076d0 .functor NOT 1, L_0x7fffdc307740, C4<0>, C4<0>, C4<0>;
v0x7fffdc119590_0 .net "e1", 0 0, L_0x7fffdc307740;  1 drivers
v0x7fffdc22b4d0_0 .net "s", 0 0, L_0x7fffdc3076d0;  1 drivers
S_0x7fffdc175770 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc177690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc307e30 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc307ea0, C4<0>, C4<0>;
v0x7fffdc0d9ee0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0d9f80_0 .net "e2", 0 0, L_0x7fffdc307ea0;  1 drivers
v0x7fffdc08c0e0_0 .net "s", 0 0, L_0x7fffdc307e30;  1 drivers
S_0x7fffdc174340 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc177690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3074e0 .functor XOR 1, L_0x7fffdc308730, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc08bd80_0 .net "e1", 0 0, L_0x7fffdc308730;  alias, 1 drivers
v0x7fffdc08c4e0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc08c580_0 .net "s", 0 0, L_0x7fffdc3074e0;  1 drivers
S_0x7fffdc172ef0 .scope module, "Dlatch7" "basculeD" 6 34, 6 1 0, S_0x7fffdc1dc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc3097e0 .functor BUF 1, L_0x7fffdc309850, C4<0>, C4<0>, C4<0>;
L_0x7fffdc3099a0 .functor BUF 1, L_0x7fffdc309a10, C4<0>, C4<0>, C4<0>;
v0x7fffdc1a14b0_0 .net *"_s34", 0 0, L_0x7fffdc309850;  1 drivers
v0x7fffdc19a560_0 .net *"_s36", 0 0, L_0x7fffdc309a10;  1 drivers
v0x7fffdc193640_0 .net "a", 0 0, L_0x7fffdc309ab0;  1 drivers
v0x7fffdc188450_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1884f0_0 .net "line", 7 0, L_0x7fffdc309470;  1 drivers
v0x7fffdc181500_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1815a0_0 .net "s1", 0 0, L_0x7fffdc3097e0;  1 drivers
v0x7fffdc17a5e0_0 .net "s2", 0 0, L_0x7fffdc3099a0;  1 drivers
L_0x7fffdc3088b0 .part L_0x7fffdc309470, 5, 1;
L_0x7fffdc308a30 .part L_0x7fffdc309470, 6, 1;
L_0x7fffdc308be0 .part L_0x7fffdc309470, 1, 1;
L_0x7fffdc308d40 .part L_0x7fffdc309470, 0, 1;
L_0x7fffdc308ec0 .part L_0x7fffdc309470, 7, 1;
L_0x7fffdc308fd0 .part L_0x7fffdc309470, 2, 1;
L_0x7fffdc3090c0 .part L_0x7fffdc309470, 3, 1;
L_0x7fffdc309220 .part L_0x7fffdc309470, 4, 1;
LS_0x7fffdc309470_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc308950, L_0x7fffdc3089c0, L_0x7fffdc308b70, L_0x7fffdc308cd0;
LS_0x7fffdc309470_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc308f60, L_0x7fffdc3087d0, L_0x7fffdc308840, L_0x7fffdc3091b0;
L_0x7fffdc309470 .concat8 [ 4 4 0 0], LS_0x7fffdc309470_0_0, LS_0x7fffdc309470_0_4;
L_0x7fffdc309850 .part L_0x7fffdc309470, 3, 1;
L_0x7fffdc309a10 .part L_0x7fffdc309470, 4, 1;
S_0x7fffdc158740 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc172ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc308840 .functor AND 1, L_0x7fffdc309ab0, L_0x7fffdc3088b0, C4<1>, C4<1>;
v0x7fffdc189660_0 .net "e1", 0 0, L_0x7fffdc309ab0;  alias, 1 drivers
v0x7fffdc189720_0 .net "e2", 0 0, L_0x7fffdc3088b0;  1 drivers
v0x7fffdc170600_0 .net "s", 0 0, L_0x7fffdc308840;  1 drivers
S_0x7fffdc1603e0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc172ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc308950 .functor NAND 1, L_0x7fffdc309ab0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc157610_0 .net "e1", 0 0, L_0x7fffdc309ab0;  alias, 1 drivers
v0x7fffdc13e7c0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc13e860_0 .net "s", 0 0, L_0x7fffdc308950;  1 drivers
S_0x7fffdc160000 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc172ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc308b70 .functor NAND 1, L_0x7fffdc308be0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc216ca0_0 .net "e1", 0 0, L_0x7fffdc308be0;  1 drivers
v0x7fffdc216d40_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc205630_0 .net "s", 0 0, L_0x7fffdc308b70;  1 drivers
S_0x7fffdc15fc10 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc172ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc308cd0 .functor NAND 1, L_0x7fffdc308d40, L_0x7fffdc308ec0, C4<1>, C4<1>;
v0x7fffdc1fe6e0_0 .net "e1", 0 0, L_0x7fffdc308d40;  1 drivers
v0x7fffdc1fe7a0_0 .net "e2", 0 0, L_0x7fffdc308ec0;  1 drivers
v0x7fffdc1f77c0_0 .net "s", 0 0, L_0x7fffdc308cd0;  1 drivers
S_0x7fffdc15f830 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc172ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc308f60 .functor NAND 1, L_0x7fffdc308fd0, L_0x7fffdc3090c0, C4<1>, C4<1>;
v0x7fffdc1e5680_0 .net "e1", 0 0, L_0x7fffdc308fd0;  1 drivers
v0x7fffdc1e5740_0 .net "e2", 0 0, L_0x7fffdc3090c0;  1 drivers
v0x7fffdc1de760_0 .net "s", 0 0, L_0x7fffdc308f60;  1 drivers
S_0x7fffdc15e630 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc172ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc3089c0 .functor NOT 1, L_0x7fffdc308a30, C4<0>, C4<0>, C4<0>;
v0x7fffdc1d3570_0 .net "e1", 0 0, L_0x7fffdc308a30;  1 drivers
v0x7fffdc1d3610_0 .net "s", 0 0, L_0x7fffdc3089c0;  1 drivers
S_0x7fffdc15d200 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc172ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3091b0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc309220, C4<0>, C4<0>;
v0x7fffdc1cc6c0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1c5700_0 .net "e2", 0 0, L_0x7fffdc309220;  1 drivers
v0x7fffdc1c57a0_0 .net "s", 0 0, L_0x7fffdc3091b0;  1 drivers
S_0x7fffdc15bdd0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc172ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc3087d0 .functor XOR 1, L_0x7fffdc309ab0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc1ba5b0_0 .net "e1", 0 0, L_0x7fffdc309ab0;  alias, 1 drivers
v0x7fffdc1b3610_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1ac6a0_0 .net "s", 0 0, L_0x7fffdc3087d0;  1 drivers
S_0x7fffdc15a970 .scope module, "Dlatch1" "basculeD" 9 53, 6 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc30b370 .functor BUF 1, L_0x7fffdc30b3e0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc30b4e0 .functor BUF 1, L_0x7fffdc30b550, C4<0>, C4<0>, C4<0>;
v0x7fffdc24e030_0 .net *"_s34", 0 0, L_0x7fffdc30b3e0;  1 drivers
v0x7fffdc24e0f0_0 .net *"_s36", 0 0, L_0x7fffdc30b550;  1 drivers
v0x7fffdc2471f0_0 .net "a", 0 0, L_0x7fffdc2ffcf0;  alias, 1 drivers
v0x7fffdc2403b0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc240450_0 .net "line", 7 0, L_0x7fffdc30b000;  1 drivers
v0x7fffdc239570_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc239610_0 .net "s1", 0 0, L_0x7fffdc30b370;  alias, 1 drivers
v0x7fffdc232730_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc30a4d0 .part L_0x7fffdc30b000, 5, 1;
L_0x7fffdc30a650 .part L_0x7fffdc30b000, 6, 1;
L_0x7fffdc30a800 .part L_0x7fffdc30b000, 1, 1;
L_0x7fffdc30a960 .part L_0x7fffdc30b000, 0, 1;
L_0x7fffdc30aa50 .part L_0x7fffdc30b000, 7, 1;
L_0x7fffdc30ab60 .part L_0x7fffdc30b000, 2, 1;
L_0x7fffdc30ac50 .part L_0x7fffdc30b000, 3, 1;
L_0x7fffdc30adb0 .part L_0x7fffdc30b000, 4, 1;
LS_0x7fffdc30b000_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc30a570, L_0x7fffdc30a5e0, L_0x7fffdc30a790, L_0x7fffdc30a8f0;
LS_0x7fffdc30b000_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc30aaf0, L_0x7fffdc30a2e0, L_0x7fffdc30a350, L_0x7fffdc30ad40;
L_0x7fffdc30b000 .concat8 [ 4 4 0 0], LS_0x7fffdc30b000_0_0, LS_0x7fffdc30b000_0_4;
L_0x7fffdc30b3e0 .part L_0x7fffdc30b000, 3, 1;
L_0x7fffdc30b550 .part L_0x7fffdc30b000, 4, 1;
S_0x7fffdc157b90 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc15a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc30a350 .functor AND 1, L_0x7fffdc2ffcf0, L_0x7fffdc30a4d0, C4<1>, C4<1>;
v0x7fffdc1563b0_0 .net "e1", 0 0, L_0x7fffdc2ffcf0;  alias, 1 drivers
v0x7fffdc14f410_0 .net "e2", 0 0, L_0x7fffdc30a4d0;  1 drivers
v0x7fffdc14f4d0_0 .net "s", 0 0, L_0x7fffdc30a350;  1 drivers
S_0x7fffdc15f210 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc15a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc30a570 .functor NAND 1, L_0x7fffdc2ffcf0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc148540_0 .net "e1", 0 0, L_0x7fffdc2ffcf0;  alias, 1 drivers
v0x7fffdc139100_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1391a0_0 .net "s", 0 0, L_0x7fffdc30a570;  1 drivers
S_0x7fffdc15db40 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc15a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc30a790 .functor NAND 1, L_0x7fffdc30a800, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc11a950_0 .net "e1", 0 0, L_0x7fffdc30a800;  1 drivers
v0x7fffdc11a9f0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc137f50_0 .net "s", 0 0, L_0x7fffdc30a790;  1 drivers
S_0x7fffdc15c710 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc15a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc30a8f0 .functor NAND 1, L_0x7fffdc30a960, L_0x7fffdc30aa50, C4<1>, C4<1>;
v0x7fffdc131050_0 .net "e1", 0 0, L_0x7fffdc30a960;  1 drivers
v0x7fffdc12a0e0_0 .net "e2", 0 0, L_0x7fffdc30aa50;  1 drivers
v0x7fffdc12a1a0_0 .net "s", 0 0, L_0x7fffdc30a8f0;  1 drivers
S_0x7fffdc15b2e0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc15a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc30aaf0 .functor NAND 1, L_0x7fffdc30ab60, L_0x7fffdc30ac50, C4<1>, C4<1>;
v0x7fffdc128c30_0 .net "e1", 0 0, L_0x7fffdc30ab60;  1 drivers
v0x7fffdc121c40_0 .net "e2", 0 0, L_0x7fffdc30ac50;  1 drivers
v0x7fffdc121d00_0 .net "s", 0 0, L_0x7fffdc30aaf0;  1 drivers
S_0x7fffdc159e90 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc15a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc30a5e0 .functor NOT 1, L_0x7fffdc30a650, C4<0>, C4<0>, C4<0>;
v0x7fffdc11ad70_0 .net "e1", 0 0, L_0x7fffdc30a650;  1 drivers
v0x7fffdc119740_0 .net "s", 0 0, L_0x7fffdc30a5e0;  1 drivers
S_0x7fffdc13fa30 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc15a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc30ad40 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc30adb0, C4<0>, C4<0>;
v0x7fffdc112840_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc10ba60_0 .net "e2", 0 0, L_0x7fffdc30adb0;  1 drivers
v0x7fffdc10bb20_0 .net "s", 0 0, L_0x7fffdc30ad40;  1 drivers
S_0x7fffdc1476d0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc15a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc30a2e0 .functor XOR 1, L_0x7fffdc2ffcf0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc22b700_0 .net "e1", 0 0, L_0x7fffdc2ffcf0;  alias, 1 drivers
v0x7fffdc254e70_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc254f10_0 .net "s", 0 0, L_0x7fffdc30a2e0;  1 drivers
S_0x7fffdc1472f0 .scope module, "and0" "gate_and" 9 42, 7 8 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fe850 .functor AND 1, L_0x7fffdc2d10d0, L_0x7fffdc2fe8c0, C4<1>, C4<1>;
v0x7fffdc22b990_0 .net "e1", 0 0, L_0x7fffdc2d10d0;  alias, 1 drivers
v0x7fffdc0ced50_0 .net "e2", 0 0, L_0x7fffdc2fe8c0;  1 drivers
v0x7fffdc0cee10_0 .net "s", 0 0, L_0x7fffdc2fe850;  1 drivers
S_0x7fffdc146f00 .scope module, "and1" "gate_and" 9 43, 7 8 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fe9b0 .functor AND 1, L_0x7fffdc2d10d0, L_0x7fffdc2fea20, C4<1>, C4<1>;
v0x7fffdc0b0160_0 .net "e1", 0 0, L_0x7fffdc2d10d0;  alias, 1 drivers
v0x7fffdc0c9b40_0 .net "e2", 0 0, L_0x7fffdc2fea20;  1 drivers
v0x7fffdc0c9be0_0 .net "s", 0 0, L_0x7fffdc2fe9b0;  1 drivers
S_0x7fffdc146b20 .scope module, "and2" "gate_and" 9 44, 7 8 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fec70 .functor AND 1, L_0x7fffdc2d10d0, L_0x7fffdc2fece0, C4<1>, C4<1>;
v0x7fffdc0bf720_0 .net "e1", 0 0, L_0x7fffdc2d10d0;  alias, 1 drivers
v0x7fffdc0ba510_0 .net "e2", 0 0, L_0x7fffdc2fece0;  1 drivers
v0x7fffdc0ba5d0_0 .net "s", 0 0, L_0x7fffdc2fec70;  1 drivers
S_0x7fffdc145920 .scope module, "and3" "gate_and" 9 45, 7 8 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fedd0 .functor AND 1, L_0x7fffdc2d10d0, L_0x7fffdc2fee40, C4<1>, C4<1>;
v0x7fffdc0b5300_0 .net "e1", 0 0, L_0x7fffdc2d10d0;  alias, 1 drivers
v0x7fffdc0b53a0_0 .net "e2", 0 0, L_0x7fffdc2fee40;  1 drivers
v0x7fffdc0cefb0_0 .net "s", 0 0, L_0x7fffdc2fedd0;  1 drivers
S_0x7fffdc1444f0 .scope module, "and4" "gate_and" 9 46, 7 8 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ff0a0 .functor AND 1, L_0x7fffdc2d10d0, L_0x7fffdc2ff110, C4<1>, C4<1>;
v0x7fffdc0c9e90_0 .net "e1", 0 0, L_0x7fffdc2d10d0;  alias, 1 drivers
v0x7fffdc0c4cc0_0 .net "e2", 0 0, L_0x7fffdc2ff110;  1 drivers
v0x7fffdc0bfa20_0 .net "s", 0 0, L_0x7fffdc2ff0a0;  1 drivers
S_0x7fffdc1430c0 .scope module, "and5" "gate_and" 9 47, 7 8 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ff200 .functor AND 1, L_0x7fffdc2d10d0, L_0x7fffdc2ff270, C4<1>, C4<1>;
v0x7fffdc0ba810_0 .net "e1", 0 0, L_0x7fffdc2d10d0;  alias, 1 drivers
v0x7fffdc0ba8b0_0 .net "e2", 0 0, L_0x7fffdc2ff270;  1 drivers
v0x7fffdc0b5600_0 .net "s", 0 0, L_0x7fffdc2ff200;  1 drivers
S_0x7fffdc141c60 .scope module, "and6" "gate_and" 9 48, 7 8 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ff4e0 .functor AND 1, L_0x7fffdc2d10d0, L_0x7fffdc2ff550, C4<1>, C4<1>;
v0x7fffdc0b0480_0 .net "e1", 0 0, L_0x7fffdc2d10d0;  alias, 1 drivers
v0x7fffdc0da0c0_0 .net "e2", 0 0, L_0x7fffdc2ff550;  1 drivers
v0x7fffdc0da180_0 .net "s", 0 0, L_0x7fffdc2ff4e0;  1 drivers
S_0x7fffdc13ee80 .scope module, "and7" "gate_and" 9 49, 7 8 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ff640 .functor AND 1, L_0x7fffdc2d10d0, L_0x7fffdc2ff6b0, C4<1>, C4<1>;
v0x7fffdc103920_0 .net "e1", 0 0, L_0x7fffdc2d10d0;  alias, 1 drivers
v0x7fffdc0fca40_0 .net "e2", 0 0, L_0x7fffdc2ff6b0;  1 drivers
v0x7fffdc0fcae0_0 .net "s", 0 0, L_0x7fffdc2ff640;  1 drivers
S_0x7fffdc146500 .scope module, "and8" "gate_and" 9 50, 7 8 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ffcf0 .functor AND 1, L_0x7fffdc2d10d0, L_0x7fffdc2ffd60, C4<1>, C4<1>;
v0x7fffdc0f5ca0_0 .net "e1", 0 0, L_0x7fffdc2d10d0;  alias, 1 drivers
v0x7fffdc0eedc0_0 .net "e2", 0 0, L_0x7fffdc2ffd60;  1 drivers
v0x7fffdc0eee60_0 .net "s", 0 0, L_0x7fffdc2ffcf0;  alias, 1 drivers
S_0x7fffdc144e30 .scope module, "compteur" "bit_cpt3" 9 17, 10 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "activate"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 3 "cpt"
L_0x7fffdc2d0630 .functor BUF 1, L_0x7fffdc2d06a0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d0250 .functor BUF 1, L_0x7fffdc2d0810, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d0b20 .functor BUF 1, L_0x7fffdc2d0be0, C4<0>, C4<0>, C4<0>;
v0x7fffdc253a30_0 .net *"_s46", 0 0, L_0x7fffdc2d0630;  1 drivers
v0x7fffdc253b10_0 .net *"_s49", 0 0, L_0x7fffdc2d06a0;  1 drivers
v0x7fffdc252e50_0 .net *"_s50", 0 0, L_0x7fffdc2d0250;  1 drivers
v0x7fffdc252f10_0 .net *"_s53", 0 0, L_0x7fffdc2d0810;  1 drivers
v0x7fffdc251e60_0 .net *"_s54", 0 0, L_0x7fffdc2d0b20;  1 drivers
v0x7fffdc250ea0_0 .net *"_s58", 0 0, L_0x7fffdc2d0be0;  1 drivers
v0x7fffdc250f80_0 .net "activate", 0 0, v0x7fffdc2a4410_0;  alias, 1 drivers
v0x7fffdc24de20_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc24dec0_0 .net "cpt", 2 0, L_0x7fffdc2d0900;  alias, 1 drivers
v0x7fffdc2494f0_0 .net "ignore", 2 0, L_0x7fffdc2cf950;  1 drivers
v0x7fffdc248100_0 .net "line", 7 0, L_0x7fffdc2d02c0;  1 drivers
v0x7fffdc2481e0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
L_0x7fffdc2c6bc0 .part L_0x7fffdc2d02c0, 4, 1;
L_0x7fffdc2c6c60 .part L_0x7fffdc2d02c0, 7, 1;
L_0x7fffdc2c6e10 .part L_0x7fffdc2d02c0, 0, 1;
L_0x7fffdc2c9b60 .part L_0x7fffdc2d02c0, 1, 1;
L_0x7fffdc2cc9a0 .part L_0x7fffdc2d02c0, 2, 1;
L_0x7fffdc2cf7a0 .part L_0x7fffdc2d02c0, 3, 1;
L_0x7fffdc2cf950 .concat8 [ 1 1 1 0], L_0x7fffdc2c9a50, L_0x7fffdc2cc890, L_0x7fffdc2cf690;
L_0x7fffdc2cfb50 .part L_0x7fffdc2d02c0, 2, 1;
L_0x7fffdc2cfc90 .part L_0x7fffdc2d02c0, 3, 1;
L_0x7fffdc2cff00 .part L_0x7fffdc2d02c0, 4, 1;
L_0x7fffdc2d00c0 .part L_0x7fffdc2d02c0, 5, 1;
L_0x7fffdc2d0160 .part L_0x7fffdc2d02c0, 6, 1;
LS_0x7fffdc2d02c0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2c6b50, L_0x7fffdc2c6da0, L_0x7fffdc2c98f0, L_0x7fffdc2cc730;
LS_0x7fffdc2d02c0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2cf530, L_0x7fffdc2cfae0, L_0x7fffdc2cfe90, L_0x7fffdc2d0050;
L_0x7fffdc2d02c0 .concat8 [ 4 4 0 0], LS_0x7fffdc2d02c0_0_0, LS_0x7fffdc2d02c0_0_4;
L_0x7fffdc2d06a0 .part L_0x7fffdc2d02c0, 2, 1;
L_0x7fffdc2d0810 .part L_0x7fffdc2d02c0, 3, 1;
L_0x7fffdc2d0900 .concat8 [ 1 1 1 0], L_0x7fffdc2d0630, L_0x7fffdc2d0250, L_0x7fffdc2d0b20;
L_0x7fffdc2d0be0 .part L_0x7fffdc2d02c0, 4, 1;
S_0x7fffdc143a00 .scope module, "and1" "gate_and" 10 9, 7 8 0, S_0x7fffdc144e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c6da0 .functor AND 1, v0x7fffdc2a4410_0, L_0x7fffdc2c6e10, C4<1>, C4<1>;
v0x7fffdc0e8020_0 .net "e1", 0 0, v0x7fffdc2a4410_0;  alias, 1 drivers
v0x7fffdc0e1140_0 .net "e2", 0 0, L_0x7fffdc2c6e10;  1 drivers
v0x7fffdc0e11e0_0 .net "s", 0 0, L_0x7fffdc2c6da0;  1 drivers
S_0x7fffdc1425d0 .scope module, "and2" "gate_and" 10 15, 7 8 0, S_0x7fffdc144e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d0050 .functor AND 1, L_0x7fffdc2d00c0, L_0x7fffdc2d0160, C4<1>, C4<1>;
v0x7fffdc0da3a0_0 .net "e1", 0 0, L_0x7fffdc2d00c0;  1 drivers
v0x7fffdc211170_0 .net "e2", 0 0, L_0x7fffdc2d0160;  1 drivers
v0x7fffdc211210_0 .net "s", 0 0, L_0x7fffdc2d0050;  1 drivers
S_0x7fffdc141180 .scope module, "flip1" "Dflip_flop" 10 10, 6 38 0, S_0x7fffdc144e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2c98f0 .functor BUF 1, L_0x7fffdc2c9960, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2c9a50 .functor BUF 1, L_0x7fffdc2c9ac0, C4<0>, C4<0>, C4<0>;
v0x7fffdc1e50d0_0 .net *"_s14", 0 0, L_0x7fffdc2c9960;  1 drivers
v0x7fffdc1e5190_0 .net *"_s16", 0 0, L_0x7fffdc2c9ac0;  1 drivers
v0x7fffdc1e78f0_0 .net "a", 0 0, L_0x7fffdc2c9b60;  1 drivers
v0x7fffdc1e6590_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1e6630_0 .net "ignore", 0 0, L_0x7fffdc2c8090;  1 drivers
v0x7fffdc1eb080_0 .net "line", 3 0, L_0x7fffdc2c9710;  1 drivers
v0x7fffdc1eb120_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1ea4a0_0 .net "s1", 0 0, L_0x7fffdc2c98f0;  1 drivers
v0x7fffdc1ea560_0 .net "s2", 0 0, L_0x7fffdc2c9a50;  1 drivers
L_0x7fffdc2c9580 .part L_0x7fffdc2c9710, 0, 1;
L_0x7fffdc2c9620 .part L_0x7fffdc2c9710, 1, 1;
L_0x7fffdc2c9710 .concat8 [ 1 1 1 1], L_0x7fffdc2c7ed0, L_0x7fffdc2c81f0, L_0x7fffdc2c92b0, L_0x7fffdc2c9470;
L_0x7fffdc2c9960 .part L_0x7fffdc2c9710, 2, 1;
L_0x7fffdc2c9ac0 .part L_0x7fffdc2c9710, 3, 1;
S_0x7fffdc2166f0 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc141180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2c7ed0 .functor BUF 1, L_0x7fffdc2c7f40, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2c8090 .functor BUF 1, L_0x7fffdc2c8100, C4<0>, C4<0>, C4<0>;
v0x7fffdc162ef0_0 .net *"_s34", 0 0, L_0x7fffdc2c7f40;  1 drivers
v0x7fffdc150d80_0 .net *"_s36", 0 0, L_0x7fffdc2c8100;  1 drivers
v0x7fffdc149e60_0 .net "a", 0 0, L_0x7fffdc2c9b60;  alias, 1 drivers
v0x7fffdc149f00_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc132970_0 .net "line", 7 0, L_0x7fffdc2c7b60;  1 drivers
v0x7fffdc12ba50_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc12baf0_0 .net "s1", 0 0, L_0x7fffdc2c7ed0;  1 drivers
v0x7fffdc1235b0_0 .net "s2", 0 0, L_0x7fffdc2c8090;  alias, 1 drivers
L_0x7fffdc2c6fe0 .part L_0x7fffdc2c7b60, 5, 1;
L_0x7fffdc2c71b0 .part L_0x7fffdc2c7b60, 6, 1;
L_0x7fffdc2c7360 .part L_0x7fffdc2c7b60, 1, 1;
L_0x7fffdc2c74c0 .part L_0x7fffdc2c7b60, 0, 1;
L_0x7fffdc2c75b0 .part L_0x7fffdc2c7b60, 7, 1;
L_0x7fffdc2c76c0 .part L_0x7fffdc2c7b60, 2, 1;
L_0x7fffdc2c77b0 .part L_0x7fffdc2c7b60, 3, 1;
L_0x7fffdc2c7910 .part L_0x7fffdc2c7b60, 4, 1;
LS_0x7fffdc2c7b60_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2c70d0, L_0x7fffdc2c7140, L_0x7fffdc2c72f0, L_0x7fffdc2c7450;
LS_0x7fffdc2c7b60_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2c7650, L_0x7fffdc2c6f00, L_0x7fffdc2c6f70, L_0x7fffdc2c78a0;
L_0x7fffdc2c7b60 .concat8 [ 4 4 0 0], LS_0x7fffdc2c7b60_0_0, LS_0x7fffdc2c7b60_0_4;
L_0x7fffdc2c7f40 .part L_0x7fffdc2c7b60, 3, 1;
L_0x7fffdc2c8100 .part L_0x7fffdc2c7b60, 4, 1;
S_0x7fffdc218f10 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc2166f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c6f70 .functor AND 1, L_0x7fffdc2c9b60, L_0x7fffdc2c6fe0, C4<1>, C4<1>;
v0x7fffdc0d4720_0 .net "e1", 0 0, L_0x7fffdc2c9b60;  alias, 1 drivers
v0x7fffdc0d47c0_0 .net "e2", 0 0, L_0x7fffdc2c6fe0;  1 drivers
v0x7fffdc08db30_0 .net "s", 0 0, L_0x7fffdc2c6f70;  1 drivers
S_0x7fffdc217bb0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc2166f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c70d0 .functor NAND 1, L_0x7fffdc2c9b60, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc218660_0 .net "e1", 0 0, L_0x7fffdc2c9b60;  alias, 1 drivers
v0x7fffdc211790_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc211830_0 .net "s", 0 0, L_0x7fffdc2c70d0;  1 drivers
S_0x7fffdc21c6a0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc2166f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c72f0 .functor NAND 1, L_0x7fffdc2c7360, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc2000a0_0 .net "e1", 0 0, L_0x7fffdc2c7360;  1 drivers
v0x7fffdc1f9130_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1f91f0_0 .net "s", 0 0, L_0x7fffdc2c72f0;  1 drivers
S_0x7fffdc21bac0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc2166f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c7450 .functor NAND 1, L_0x7fffdc2c74c0, L_0x7fffdc2c75b0, C4<1>, C4<1>;
v0x7fffdc1e7040_0 .net "e1", 0 0, L_0x7fffdc2c74c0;  1 drivers
v0x7fffdc1e00d0_0 .net "e2", 0 0, L_0x7fffdc2c75b0;  1 drivers
v0x7fffdc1e0190_0 .net "s", 0 0, L_0x7fffdc2c7450;  1 drivers
S_0x7fffdc21aad0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc2166f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c7650 .functor NAND 1, L_0x7fffdc2c76c0, L_0x7fffdc2c77b0, C4<1>, C4<1>;
v0x7fffdc1ce030_0 .net "e1", 0 0, L_0x7fffdc2c76c0;  1 drivers
v0x7fffdc1c7070_0 .net "e2", 0 0, L_0x7fffdc2c77b0;  1 drivers
v0x7fffdc1c7130_0 .net "s", 0 0, L_0x7fffdc2c7650;  1 drivers
S_0x7fffdc219b10 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc2166f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2c7140 .functor NOT 1, L_0x7fffdc2c71b0, C4<0>, C4<0>, C4<0>;
v0x7fffdc1b4f80_0 .net "e1", 0 0, L_0x7fffdc2c71b0;  1 drivers
v0x7fffdc1ae010_0 .net "s", 0 0, L_0x7fffdc2c7140;  1 drivers
S_0x7fffdc211ff0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc2166f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c78a0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2c7910, C4<0>, C4<0>;
v0x7fffdc19bed0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc19bf70_0 .net "e2", 0 0, L_0x7fffdc2c7910;  1 drivers
v0x7fffdc194fb0_0 .net "s", 0 0, L_0x7fffdc2c78a0;  1 drivers
S_0x7fffdc210e70 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc2166f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c6f00 .functor XOR 1, L_0x7fffdc2c9b60, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc182f10_0 .net "e1", 0 0, L_0x7fffdc2c9b60;  alias, 1 drivers
v0x7fffdc17bfa0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc169e10_0 .net "s", 0 0, L_0x7fffdc2c6f00;  1 drivers
S_0x7fffdc215780 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc141180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2c92b0 .functor BUF 1, L_0x7fffdc2c9320, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2c9470 .functor BUF 1, L_0x7fffdc2c94e0, C4<0>, C4<0>, C4<0>;
v0x7fffdc201650_0 .net *"_s34", 0 0, L_0x7fffdc2c9320;  1 drivers
v0x7fffdc1f9a30_0 .net *"_s36", 0 0, L_0x7fffdc2c94e0;  1 drivers
v0x7fffdc1f9af0_0 .net "a", 0 0, L_0x7fffdc2c9580;  1 drivers
v0x7fffdc1f86d0_0 .net "clk", 0 0, L_0x7fffdc2c9620;  1 drivers
v0x7fffdc1f87c0_0 .net "line", 7 0, L_0x7fffdc2c8f40;  1 drivers
v0x7fffdc1fd1c0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1fd260_0 .net "s1", 0 0, L_0x7fffdc2c92b0;  1 drivers
v0x7fffdc1fc5e0_0 .net "s2", 0 0, L_0x7fffdc2c9470;  1 drivers
L_0x7fffdc2c8340 .part L_0x7fffdc2c8f40, 5, 1;
L_0x7fffdc2c84c0 .part L_0x7fffdc2c8f40, 6, 1;
L_0x7fffdc2c8700 .part L_0x7fffdc2c8f40, 1, 1;
L_0x7fffdc2c8810 .part L_0x7fffdc2c8f40, 0, 1;
L_0x7fffdc2c8990 .part L_0x7fffdc2c8f40, 7, 1;
L_0x7fffdc2c8aa0 .part L_0x7fffdc2c8f40, 2, 1;
L_0x7fffdc2c8b90 .part L_0x7fffdc2c8f40, 3, 1;
L_0x7fffdc2c8cf0 .part L_0x7fffdc2c8f40, 4, 1;
LS_0x7fffdc2c8f40_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2c83e0, L_0x7fffdc2c8450, L_0x7fffdc2c8600, L_0x7fffdc2c87a0;
LS_0x7fffdc2c8f40_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2c8a30, L_0x7fffdc2c8260, L_0x7fffdc2c82d0, L_0x7fffdc2c8c80;
L_0x7fffdc2c8f40 .concat8 [ 4 4 0 0], LS_0x7fffdc2c8f40_0_0, LS_0x7fffdc2c8f40_0_4;
L_0x7fffdc2c9320 .part L_0x7fffdc2c8f40, 3, 1;
L_0x7fffdc2c94e0 .part L_0x7fffdc2c8f40, 4, 1;
S_0x7fffdc214ba0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc215780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c82d0 .functor AND 1, L_0x7fffdc2c9580, L_0x7fffdc2c8340, C4<1>, C4<1>;
v0x7fffdc11c690_0 .net "e1", 0 0, L_0x7fffdc2c9580;  alias, 1 drivers
v0x7fffdc11c750_0 .net "e2", 0 0, L_0x7fffdc2c8340;  1 drivers
v0x7fffdc114160_0 .net "s", 0 0, L_0x7fffdc2c82d0;  1 drivers
S_0x7fffdc213bb0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc215780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c83e0 .functor NAND 1, L_0x7fffdc2c9580, L_0x7fffdc2c9620, C4<1>, C4<1>;
v0x7fffdc10d290_0 .net "e1", 0 0, L_0x7fffdc2c9580;  alias, 1 drivers
v0x7fffdc249730_0 .net "e2", 0 0, L_0x7fffdc2c9620;  alias, 1 drivers
v0x7fffdc2497d0_0 .net "s", 0 0, L_0x7fffdc2c83e0;  1 drivers
S_0x7fffdc212bf0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc215780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c8600 .functor NAND 1, L_0x7fffdc2c8700, L_0x7fffdc2c9620, C4<1>, C4<1>;
v0x7fffdc256830_0 .net "e1", 0 0, L_0x7fffdc2c8700;  1 drivers
v0x7fffdc24f9a0_0 .net "e2", 0 0, L_0x7fffdc2c9620;  alias, 1 drivers
v0x7fffdc24fa70_0 .net "s", 0 0, L_0x7fffdc2c8600;  1 drivers
S_0x7fffdc1fe130 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc215780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c87a0 .functor NAND 1, L_0x7fffdc2c8810, L_0x7fffdc2c8990, C4<1>, C4<1>;
v0x7fffdc248bb0_0 .net "e1", 0 0, L_0x7fffdc2c8810;  1 drivers
v0x7fffdc23aee0_0 .net "e2", 0 0, L_0x7fffdc2c8990;  1 drivers
v0x7fffdc23afa0_0 .net "s", 0 0, L_0x7fffdc2c87a0;  1 drivers
S_0x7fffdc200950 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc215780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c8a30 .functor NAND 1, L_0x7fffdc2c8aa0, L_0x7fffdc2c8b90, C4<1>, C4<1>;
v0x7fffdc22d300_0 .net "e1", 0 0, L_0x7fffdc2c8aa0;  1 drivers
v0x7fffdc226330_0 .net "e2", 0 0, L_0x7fffdc2c8b90;  1 drivers
v0x7fffdc2263f0_0 .net "s", 0 0, L_0x7fffdc2c8a30;  1 drivers
S_0x7fffdc1ff5f0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc215780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2c8450 .functor NOT 1, L_0x7fffdc2c84c0, C4<0>, C4<0>, C4<0>;
v0x7fffdc105240_0 .net "e1", 0 0, L_0x7fffdc2c84c0;  1 drivers
v0x7fffdc0f7570_0 .net "s", 0 0, L_0x7fffdc2c8450;  1 drivers
S_0x7fffdc2040e0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc215780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c8c80 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2c8cf0, C4<0>, C4<0>;
v0x7fffdc0e98f0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0e9990_0 .net "e2", 0 0, L_0x7fffdc2c8cf0;  1 drivers
v0x7fffdc0dbc70_0 .net "s", 0 0, L_0x7fffdc2c8c80;  1 drivers
S_0x7fffdc203500 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc215780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c8260 .functor XOR 1, L_0x7fffdc2c9580, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc0d4de0_0 .net "e1", 0 0, L_0x7fffdc2c9580;  alias, 1 drivers
v0x7fffdc202560_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc201550_0 .net "s", 0 0, L_0x7fffdc2c8260;  1 drivers
S_0x7fffdc1fb5f0 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc141180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2c81f0 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc1fa630_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1fa6d0_0 .net "s", 0 0, L_0x7fffdc2c81f0;  1 drivers
S_0x7fffdc1e84f0 .scope module, "flip2" "Dflip_flop" 10 11, 6 38 0, S_0x7fffdc144e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2cc730 .functor BUF 1, L_0x7fffdc2cc7a0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2cc890 .functor BUF 1, L_0x7fffdc2cc900, C4<0>, C4<0>, C4<0>;
v0x7fffdc16d2c0_0 .net *"_s14", 0 0, L_0x7fffdc2cc7a0;  1 drivers
v0x7fffdc16d380_0 .net *"_s16", 0 0, L_0x7fffdc2cc900;  1 drivers
v0x7fffdc16c2d0_0 .net "a", 0 0, L_0x7fffdc2cc9a0;  1 drivers
v0x7fffdc16c370_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc16b310_0 .net "ignore", 0 0, L_0x7fffdc2caee0;  1 drivers
v0x7fffdc16b3b0_0 .net "line", 3 0, L_0x7fffdc2cc550;  1 drivers
v0x7fffdc1637f0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc163890_0 .net "s1", 0 0, L_0x7fffdc2cc730;  1 drivers
v0x7fffdc162490_0 .net "s2", 0 0, L_0x7fffdc2cc890;  1 drivers
L_0x7fffdc2cc3c0 .part L_0x7fffdc2cc550, 0, 1;
L_0x7fffdc2cc460 .part L_0x7fffdc2cc550, 1, 1;
L_0x7fffdc2cc550 .concat8 [ 1 1 1 1], L_0x7fffdc2cad20, L_0x7fffdc2cb040, L_0x7fffdc2cc150, L_0x7fffdc2cc2b0;
L_0x7fffdc2cc7a0 .part L_0x7fffdc2cc550, 2, 1;
L_0x7fffdc2cc900 .part L_0x7fffdc2cc550, 3, 1;
S_0x7fffdc1df670 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc1e84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2cad20 .functor BUF 1, L_0x7fffdc2cad90, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2caee0 .functor BUF 1, L_0x7fffdc2caf50, C4<0>, C4<0>, C4<0>;
v0x7fffdc1b6430_0 .net *"_s34", 0 0, L_0x7fffdc2cad90;  1 drivers
v0x7fffdc1b6510_0 .net *"_s36", 0 0, L_0x7fffdc2caf50;  1 drivers
v0x7fffdc1ae910_0 .net "a", 0 0, L_0x7fffdc2cc9a0;  alias, 1 drivers
v0x7fffdc1ae9e0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1ad5b0_0 .net "line", 7 0, L_0x7fffdc2ca9b0;  1 drivers
v0x7fffdc1ad6a0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1b20a0_0 .net "s1", 0 0, L_0x7fffdc2cad20;  1 drivers
v0x7fffdc1b2160_0 .net "s2", 0 0, L_0x7fffdc2caee0;  alias, 1 drivers
L_0x7fffdc2c9df0 .part L_0x7fffdc2ca9b0, 5, 1;
L_0x7fffdc2c9f70 .part L_0x7fffdc2ca9b0, 6, 1;
L_0x7fffdc2ca120 .part L_0x7fffdc2ca9b0, 1, 1;
L_0x7fffdc2ca280 .part L_0x7fffdc2ca9b0, 0, 1;
L_0x7fffdc2ca400 .part L_0x7fffdc2ca9b0, 7, 1;
L_0x7fffdc2ca510 .part L_0x7fffdc2ca9b0, 2, 1;
L_0x7fffdc2ca600 .part L_0x7fffdc2ca9b0, 3, 1;
L_0x7fffdc2ca760 .part L_0x7fffdc2ca9b0, 4, 1;
LS_0x7fffdc2ca9b0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2c9e90, L_0x7fffdc2c9f00, L_0x7fffdc2ca0b0, L_0x7fffdc2ca210;
LS_0x7fffdc2ca9b0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2ca4a0, L_0x7fffdc2c9d10, L_0x7fffdc2c9d80, L_0x7fffdc2ca6f0;
L_0x7fffdc2ca9b0 .concat8 [ 4 4 0 0], LS_0x7fffdc2ca9b0_0_0, LS_0x7fffdc2ca9b0_0_4;
L_0x7fffdc2cad90 .part L_0x7fffdc2ca9b0, 3, 1;
L_0x7fffdc2caf50 .part L_0x7fffdc2ca9b0, 4, 1;
S_0x7fffdc1e4160 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1df670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c9d80 .functor AND 1, L_0x7fffdc2cc9a0, L_0x7fffdc2c9df0, C4<1>, C4<1>;
v0x7fffdc1e0ad0_0 .net "e1", 0 0, L_0x7fffdc2cc9a0;  alias, 1 drivers
v0x7fffdc1e3580_0 .net "e2", 0 0, L_0x7fffdc2c9df0;  1 drivers
v0x7fffdc1e3640_0 .net "s", 0 0, L_0x7fffdc2c9d80;  1 drivers
S_0x7fffdc1e2590 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1df670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c9e90 .functor NAND 1, L_0x7fffdc2cc9a0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1e1670_0 .net "e1", 0 0, L_0x7fffdc2cc9a0;  alias, 1 drivers
v0x7fffdc1cc070_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1cc110_0 .net "s", 0 0, L_0x7fffdc2c9e90;  1 drivers
S_0x7fffdc1ce890 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1df670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ca0b0 .functor NAND 1, L_0x7fffdc2ca120, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1cd600_0 .net "e1", 0 0, L_0x7fffdc2ca120;  1 drivers
v0x7fffdc1d2020_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1d20e0_0 .net "s", 0 0, L_0x7fffdc2ca0b0;  1 drivers
S_0x7fffdc1d1440 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1df670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ca210 .functor NAND 1, L_0x7fffdc2ca280, L_0x7fffdc2ca400, C4<1>, C4<1>;
v0x7fffdc1d04f0_0 .net "e1", 0 0, L_0x7fffdc2ca280;  1 drivers
v0x7fffdc1cf490_0 .net "e2", 0 0, L_0x7fffdc2ca400;  1 drivers
v0x7fffdc1cf550_0 .net "s", 0 0, L_0x7fffdc2ca210;  1 drivers
S_0x7fffdc1c7970 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1df670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ca4a0 .functor NAND 1, L_0x7fffdc2ca510, L_0x7fffdc2ca600, C4<1>, C4<1>;
v0x7fffdc1c66b0_0 .net "e1", 0 0, L_0x7fffdc2ca510;  1 drivers
v0x7fffdc1cb100_0 .net "e2", 0 0, L_0x7fffdc2ca600;  1 drivers
v0x7fffdc1cb1c0_0 .net "s", 0 0, L_0x7fffdc2ca4a0;  1 drivers
S_0x7fffdc1ca520 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1df670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2c9f00 .functor NOT 1, L_0x7fffdc2c9f70, C4<0>, C4<0>, C4<0>;
v0x7fffdc1c9580_0 .net "e1", 0 0, L_0x7fffdc2c9f70;  1 drivers
v0x7fffdc1c8570_0 .net "s", 0 0, L_0x7fffdc2c9f00;  1 drivers
S_0x7fffdc1b3010 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1df670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ca6f0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2ca760, C4<0>, C4<0>;
v0x7fffdc1b5830_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1b58d0_0 .net "e2", 0 0, L_0x7fffdc2ca760;  1 drivers
v0x7fffdc1b44d0_0 .net "s", 0 0, L_0x7fffdc2ca6f0;  1 drivers
S_0x7fffdc1b8fc0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1df670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c9d10 .functor XOR 1, L_0x7fffdc2cc9a0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc1b8430_0 .net "e1", 0 0, L_0x7fffdc2cc9a0;  alias, 1 drivers
v0x7fffdc1b73f0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1b74b0_0 .net "s", 0 0, L_0x7fffdc2c9d10;  1 drivers
S_0x7fffdc1b14c0 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc1e84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2cc150 .functor BUF 1, L_0x7fffdc2cc1c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2cc2b0 .functor BUF 1, L_0x7fffdc2cc320, C4<0>, C4<0>, C4<0>;
v0x7fffdc17f400_0 .net *"_s34", 0 0, L_0x7fffdc2cc1c0;  1 drivers
v0x7fffdc17f4c0_0 .net *"_s36", 0 0, L_0x7fffdc2cc320;  1 drivers
v0x7fffdc17e410_0 .net "a", 0 0, L_0x7fffdc2cc3c0;  1 drivers
v0x7fffdc17e4b0_0 .net "clk", 0 0, L_0x7fffdc2cc460;  1 drivers
v0x7fffdc17d450_0 .net "line", 7 0, L_0x7fffdc2cbde0;  1 drivers
v0x7fffdc167ef0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc167f90_0 .net "s1", 0 0, L_0x7fffdc2cc150;  1 drivers
v0x7fffdc16a710_0 .net "s2", 0 0, L_0x7fffdc2cc2b0;  1 drivers
L_0x7fffdc2cb190 .part L_0x7fffdc2cbde0, 5, 1;
L_0x7fffdc2cb310 .part L_0x7fffdc2cbde0, 6, 1;
L_0x7fffdc2cb550 .part L_0x7fffdc2cbde0, 1, 1;
L_0x7fffdc2cb6b0 .part L_0x7fffdc2cbde0, 0, 1;
L_0x7fffdc2cb830 .part L_0x7fffdc2cbde0, 7, 1;
L_0x7fffdc2cb940 .part L_0x7fffdc2cbde0, 2, 1;
L_0x7fffdc2cba30 .part L_0x7fffdc2cbde0, 3, 1;
L_0x7fffdc2cbb90 .part L_0x7fffdc2cbde0, 4, 1;
LS_0x7fffdc2cbde0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2cb230, L_0x7fffdc2cb2a0, L_0x7fffdc2cb450, L_0x7fffdc2cb640;
LS_0x7fffdc2cbde0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2cb8d0, L_0x7fffdc2cb0b0, L_0x7fffdc2cb120, L_0x7fffdc2cbb20;
L_0x7fffdc2cbde0 .concat8 [ 4 4 0 0], LS_0x7fffdc2cbde0_0_0, LS_0x7fffdc2cbde0_0_4;
L_0x7fffdc2cc1c0 .part L_0x7fffdc2cbde0, 3, 1;
L_0x7fffdc2cc320 .part L_0x7fffdc2cbde0, 4, 1;
S_0x7fffdc1af510 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1b14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cb120 .functor AND 1, L_0x7fffdc2cc3c0, L_0x7fffdc2cb190, C4<1>, C4<1>;
v0x7fffdc199fb0_0 .net "e1", 0 0, L_0x7fffdc2cc3c0;  alias, 1 drivers
v0x7fffdc19a070_0 .net "e2", 0 0, L_0x7fffdc2cb190;  1 drivers
v0x7fffdc19c7d0_0 .net "s", 0 0, L_0x7fffdc2cb120;  1 drivers
S_0x7fffdc19b470 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1b14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cb230 .functor NAND 1, L_0x7fffdc2cc3c0, L_0x7fffdc2cc460, C4<1>, C4<1>;
v0x7fffdc19ff60_0 .net "e1", 0 0, L_0x7fffdc2cc3c0;  alias, 1 drivers
v0x7fffdc1a0030_0 .net "e2", 0 0, L_0x7fffdc2cc460;  alias, 1 drivers
v0x7fffdc19f380_0 .net "s", 0 0, L_0x7fffdc2cb230;  1 drivers
S_0x7fffdc19e390 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1b14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cb450 .functor NAND 1, L_0x7fffdc2cb550, L_0x7fffdc2cc460, C4<1>, C4<1>;
v0x7fffdc19d420_0 .net "e1", 0 0, L_0x7fffdc2cb550;  1 drivers
v0x7fffdc19d4c0_0 .net "e2", 0 0, L_0x7fffdc2cc460;  alias, 1 drivers
v0x7fffdc1958e0_0 .net "s", 0 0, L_0x7fffdc2cb450;  1 drivers
S_0x7fffdc194550 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1b14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cb640 .functor NAND 1, L_0x7fffdc2cb6b0, L_0x7fffdc2cb830, C4<1>, C4<1>;
v0x7fffdc199090_0 .net "e1", 0 0, L_0x7fffdc2cb6b0;  1 drivers
v0x7fffdc198460_0 .net "e2", 0 0, L_0x7fffdc2cb830;  1 drivers
v0x7fffdc198520_0 .net "s", 0 0, L_0x7fffdc2cb640;  1 drivers
S_0x7fffdc197470 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1b14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cb8d0 .functor NAND 1, L_0x7fffdc2cb940, L_0x7fffdc2cba30, C4<1>, C4<1>;
v0x7fffdc1965a0_0 .net "e1", 0 0, L_0x7fffdc2cb940;  1 drivers
v0x7fffdc180f70_0 .net "e2", 0 0, L_0x7fffdc2cba30;  1 drivers
v0x7fffdc181030_0 .net "s", 0 0, L_0x7fffdc2cb8d0;  1 drivers
S_0x7fffdc182410 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1b14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2cb2a0 .functor NOT 1, L_0x7fffdc2cb310, C4<0>, C4<0>, C4<0>;
v0x7fffdc183820_0 .net "e1", 0 0, L_0x7fffdc2cb310;  1 drivers
v0x7fffdc186f00_0 .net "s", 0 0, L_0x7fffdc2cb2a0;  1 drivers
S_0x7fffdc186320 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1b14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cbb20 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2cbb90, C4<0>, C4<0>;
v0x7fffdc185380_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc185420_0 .net "e2", 0 0, L_0x7fffdc2cbb90;  1 drivers
v0x7fffdc184370_0 .net "s", 0 0, L_0x7fffdc2cbb20;  1 drivers
S_0x7fffdc17c850 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1b14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cb0b0 .functor XOR 1, L_0x7fffdc2cc3c0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc17b540_0 .net "e1", 0 0, L_0x7fffdc2cc3c0;  alias, 1 drivers
v0x7fffdc17ffe0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1800a0_0 .net "s", 0 0, L_0x7fffdc2cb0b0;  1 drivers
S_0x7fffdc1693b0 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc1e84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2cb040 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc16dea0_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc16df40_0 .net "s", 0 0, L_0x7fffdc2cb040;  1 drivers
S_0x7fffdc166f80 .scope module, "flip3" "Dflip_flop" 10 12, 6 38 0, S_0x7fffdc144e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2cf530 .functor BUF 1, L_0x7fffdc2cf5a0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2cf690 .functor BUF 1, L_0x7fffdc2cf700, C4<0>, C4<0>, C4<0>;
v0x7fffdc260b40_0 .net *"_s14", 0 0, L_0x7fffdc2cf5a0;  1 drivers
v0x7fffdc260c20_0 .net *"_s16", 0 0, L_0x7fffdc2cf700;  1 drivers
v0x7fffdc25ff60_0 .net "a", 0 0, L_0x7fffdc2cf7a0;  1 drivers
v0x7fffdc25ef70_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc25f010_0 .net "ignore", 0 0, L_0x7fffdc2cdce0;  1 drivers
v0x7fffdc25dfb0_0 .net "line", 3 0, L_0x7fffdc2cf350;  1 drivers
v0x7fffdc25e070_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc22b1a0_0 .net "s1", 0 0, L_0x7fffdc2cf530;  1 drivers
v0x7fffdc22b260_0 .net "s2", 0 0, L_0x7fffdc2cf690;  1 drivers
L_0x7fffdc2cf1c0 .part L_0x7fffdc2cf350, 0, 1;
L_0x7fffdc2cf260 .part L_0x7fffdc2cf350, 1, 1;
L_0x7fffdc2cf350 .concat8 [ 1 1 1 1], L_0x7fffdc2cdb20, L_0x7fffdc2cde40, L_0x7fffdc2cef50, L_0x7fffdc2cf0b0;
L_0x7fffdc2cf5a0 .part L_0x7fffdc2cf350, 2, 1;
L_0x7fffdc2cf700 .part L_0x7fffdc2cf350, 3, 1;
S_0x7fffdc1653b0 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc166f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2cdb20 .functor BUF 1, L_0x7fffdc2cdb90, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2cdce0 .functor BUF 1, L_0x7fffdc2cdd50, C4<0>, C4<0>, C4<0>;
v0x7fffdc134e30_0 .net *"_s34", 0 0, L_0x7fffdc2cdb90;  1 drivers
v0x7fffdc134f10_0 .net *"_s36", 0 0, L_0x7fffdc2cdd50;  1 drivers
v0x7fffdc133e70_0 .net "a", 0 0, L_0x7fffdc2cf7a0;  alias, 1 drivers
v0x7fffdc133f40_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc12c350_0 .net "line", 7 0, L_0x7fffdc2cd7b0;  1 drivers
v0x7fffdc12c440_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc12aff0_0 .net "s1", 0 0, L_0x7fffdc2cdb20;  1 drivers
v0x7fffdc12b0b0_0 .net "s2", 0 0, L_0x7fffdc2cdce0;  alias, 1 drivers
L_0x7fffdc2ccc30 .part L_0x7fffdc2cd7b0, 5, 1;
L_0x7fffdc2cce00 .part L_0x7fffdc2cd7b0, 6, 1;
L_0x7fffdc2ccfb0 .part L_0x7fffdc2cd7b0, 1, 1;
L_0x7fffdc2cd110 .part L_0x7fffdc2cd7b0, 0, 1;
L_0x7fffdc2cd200 .part L_0x7fffdc2cd7b0, 7, 1;
L_0x7fffdc2cd310 .part L_0x7fffdc2cd7b0, 2, 1;
L_0x7fffdc2cd400 .part L_0x7fffdc2cd7b0, 3, 1;
L_0x7fffdc2cd560 .part L_0x7fffdc2cd7b0, 4, 1;
LS_0x7fffdc2cd7b0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2ccd20, L_0x7fffdc2ccd90, L_0x7fffdc2ccf40, L_0x7fffdc2cd0a0;
LS_0x7fffdc2cd7b0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2cd2a0, L_0x7fffdc2ccb50, L_0x7fffdc2ccbc0, L_0x7fffdc2cd4f0;
L_0x7fffdc2cd7b0 .concat8 [ 4 4 0 0], LS_0x7fffdc2cd7b0_0_0, LS_0x7fffdc2cd7b0_0_4;
L_0x7fffdc2cdb90 .part L_0x7fffdc2cd7b0, 3, 1;
L_0x7fffdc2cdd50 .part L_0x7fffdc2cd7b0, 4, 1;
S_0x7fffdc1643f0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ccbc0 .functor AND 1, L_0x7fffdc2cf7a0, L_0x7fffdc2ccc30, C4<1>, C4<1>;
v0x7fffdc14eeb0_0 .net "e1", 0 0, L_0x7fffdc2cf7a0;  alias, 1 drivers
v0x7fffdc151680_0 .net "e2", 0 0, L_0x7fffdc2ccc30;  1 drivers
v0x7fffdc151740_0 .net "s", 0 0, L_0x7fffdc2ccbc0;  1 drivers
S_0x7fffdc150320 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ccd20 .functor NAND 1, L_0x7fffdc2cf7a0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc154e60_0 .net "e1", 0 0, L_0x7fffdc2cf7a0;  alias, 1 drivers
v0x7fffdc154230_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1542d0_0 .net "s", 0 0, L_0x7fffdc2ccd20;  1 drivers
S_0x7fffdc153240 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ccf40 .functor NAND 1, L_0x7fffdc2ccfb0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1522d0_0 .net "e1", 0 0, L_0x7fffdc2ccfb0;  1 drivers
v0x7fffdc152370_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc14a760_0 .net "s", 0 0, L_0x7fffdc2ccf40;  1 drivers
S_0x7fffdc149400 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cd0a0 .functor NAND 1, L_0x7fffdc2cd110, L_0x7fffdc2cd200, C4<1>, C4<1>;
v0x7fffdc14df40_0 .net "e1", 0 0, L_0x7fffdc2cd110;  1 drivers
v0x7fffdc14d310_0 .net "e2", 0 0, L_0x7fffdc2cd200;  1 drivers
v0x7fffdc14d3d0_0 .net "s", 0 0, L_0x7fffdc2cd0a0;  1 drivers
S_0x7fffdc14c320 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cd2a0 .functor NAND 1, L_0x7fffdc2cd310, L_0x7fffdc2cd400, C4<1>, C4<1>;
v0x7fffdc14b400_0 .net "e1", 0 0, L_0x7fffdc2cd310;  1 drivers
v0x7fffdc10b580_0 .net "e2", 0 0, L_0x7fffdc2cd400;  1 drivers
v0x7fffdc10b640_0 .net "s", 0 0, L_0x7fffdc2cd2a0;  1 drivers
S_0x7fffdc13b850 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2ccd90 .functor NOT 1, L_0x7fffdc2cce00, C4<0>, C4<0>, C4<0>;
v0x7fffdc13a8c0_0 .net "e1", 0 0, L_0x7fffdc2cce00;  1 drivers
v0x7fffdc139d10_0 .net "s", 0 0, L_0x7fffdc2ccd90;  1 drivers
S_0x7fffdc10ace0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cd4f0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2cd560, C4<0>, C4<0>;
v0x7fffdc139350_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1393f0_0 .net "e2", 0 0, L_0x7fffdc2cd560;  1 drivers
v0x7fffdc133270_0 .net "s", 0 0, L_0x7fffdc2cd4f0;  1 drivers
S_0x7fffdc131f10 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1653b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ccb50 .functor XOR 1, L_0x7fffdc2cf7a0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc136a50_0 .net "e1", 0 0, L_0x7fffdc2cf7a0;  alias, 1 drivers
v0x7fffdc135e20_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc135ee0_0 .net "s", 0 0, L_0x7fffdc2ccb50;  1 drivers
S_0x7fffdc12fae0 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc166f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2cef50 .functor BUF 1, L_0x7fffdc2cefc0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2cf0b0 .functor BUF 1, L_0x7fffdc2cf120, C4<0>, C4<0>, C4<0>;
v0x7fffdc1112d0_0 .net *"_s34", 0 0, L_0x7fffdc2cefc0;  1 drivers
v0x7fffdc1113b0_0 .net *"_s36", 0 0, L_0x7fffdc2cf120;  1 drivers
v0x7fffdc1106f0_0 .net "a", 0 0, L_0x7fffdc2cf1c0;  1 drivers
v0x7fffdc1107c0_0 .net "clk", 0 0, L_0x7fffdc2cf260;  1 drivers
v0x7fffdc10f700_0 .net "line", 7 0, L_0x7fffdc2cebe0;  1 drivers
v0x7fffdc10f7f0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc10e740_0 .net "s1", 0 0, L_0x7fffdc2cef50;  1 drivers
v0x7fffdc10e800_0 .net "s2", 0 0, L_0x7fffdc2cf0b0;  1 drivers
L_0x7fffdc2cdf90 .part L_0x7fffdc2cebe0, 5, 1;
L_0x7fffdc2ce110 .part L_0x7fffdc2cebe0, 6, 1;
L_0x7fffdc2ce350 .part L_0x7fffdc2cebe0, 1, 1;
L_0x7fffdc2ce4b0 .part L_0x7fffdc2cebe0, 0, 1;
L_0x7fffdc2ce630 .part L_0x7fffdc2cebe0, 7, 1;
L_0x7fffdc2ce740 .part L_0x7fffdc2cebe0, 2, 1;
L_0x7fffdc2ce830 .part L_0x7fffdc2cebe0, 3, 1;
L_0x7fffdc2ce990 .part L_0x7fffdc2cebe0, 4, 1;
LS_0x7fffdc2cebe0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2ce030, L_0x7fffdc2ce0a0, L_0x7fffdc2ce250, L_0x7fffdc2ce440;
LS_0x7fffdc2cebe0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2ce6d0, L_0x7fffdc2cdeb0, L_0x7fffdc2cdf20, L_0x7fffdc2ce920;
L_0x7fffdc2cebe0 .concat8 [ 4 4 0 0], LS_0x7fffdc2cebe0_0_0, LS_0x7fffdc2cebe0_0_4;
L_0x7fffdc2cefc0 .part L_0x7fffdc2cebe0, 3, 1;
L_0x7fffdc2cf120 .part L_0x7fffdc2cebe0, 4, 1;
S_0x7fffdc12df10 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc12fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cdf20 .functor AND 1, L_0x7fffdc2cf1c0, L_0x7fffdc2cdf90, C4<1>, C4<1>;
v0x7fffdc12cf50_0 .net "e1", 0 0, L_0x7fffdc2cf1c0;  alias, 1 drivers
v0x7fffdc12d010_0 .net "e2", 0 0, L_0x7fffdc2cdf90;  1 drivers
v0x7fffdc121690_0 .net "s", 0 0, L_0x7fffdc2cdf20;  1 drivers
S_0x7fffdc123eb0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc12fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ce030 .functor NAND 1, L_0x7fffdc2cf1c0, L_0x7fffdc2cf260, C4<1>, C4<1>;
v0x7fffdc122b50_0 .net "e1", 0 0, L_0x7fffdc2cf1c0;  alias, 1 drivers
v0x7fffdc122bf0_0 .net "e2", 0 0, L_0x7fffdc2cf260;  alias, 1 drivers
v0x7fffdc127640_0 .net "s", 0 0, L_0x7fffdc2ce030;  1 drivers
S_0x7fffdc126a60 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc12fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ce250 .functor NAND 1, L_0x7fffdc2ce350, L_0x7fffdc2cf260, C4<1>, C4<1>;
v0x7fffdc125ac0_0 .net "e1", 0 0, L_0x7fffdc2ce350;  1 drivers
v0x7fffdc125b60_0 .net "e2", 0 0, L_0x7fffdc2cf260;  alias, 1 drivers
v0x7fffdc124ae0_0 .net "s", 0 0, L_0x7fffdc2ce250;  1 drivers
S_0x7fffdc11cf90 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc12fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ce440 .functor NAND 1, L_0x7fffdc2ce4b0, L_0x7fffdc2ce630, C4<1>, C4<1>;
v0x7fffdc11bc80_0 .net "e1", 0 0, L_0x7fffdc2ce4b0;  1 drivers
v0x7fffdc120720_0 .net "e2", 0 0, L_0x7fffdc2ce630;  1 drivers
v0x7fffdc1207e0_0 .net "s", 0 0, L_0x7fffdc2ce440;  1 drivers
S_0x7fffdc11fb40 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc12fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ce6d0 .functor NAND 1, L_0x7fffdc2ce740, L_0x7fffdc2ce830, C4<1>, C4<1>;
v0x7fffdc11ebf0_0 .net "e1", 0 0, L_0x7fffdc2ce740;  1 drivers
v0x7fffdc11db90_0 .net "e2", 0 0, L_0x7fffdc2ce830;  1 drivers
v0x7fffdc11dc50_0 .net "s", 0 0, L_0x7fffdc2ce6d0;  1 drivers
S_0x7fffdc112240 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc12fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2ce0a0 .functor NOT 1, L_0x7fffdc2ce110, C4<0>, C4<0>, C4<0>;
v0x7fffdc114ab0_0 .net "e1", 0 0, L_0x7fffdc2ce110;  1 drivers
v0x7fffdc113700_0 .net "s", 0 0, L_0x7fffdc2ce0a0;  1 drivers
S_0x7fffdc1181f0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc12fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ce920 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2ce990, C4<0>, C4<0>;
v0x7fffdc117610_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1176b0_0 .net "e2", 0 0, L_0x7fffdc2ce990;  1 drivers
v0x7fffdc116620_0 .net "s", 0 0, L_0x7fffdc2ce920;  1 drivers
S_0x7fffdc115660 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc12fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cdeb0 .functor XOR 1, L_0x7fffdc2cf1c0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc10db90_0 .net "e1", 0 0, L_0x7fffdc2cf1c0;  alias, 1 drivers
v0x7fffdc10c7e0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc10c8a0_0 .net "s", 0 0, L_0x7fffdc2cdeb0;  1 drivers
S_0x7fffdc2065b0 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc166f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2cde40 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc25d440_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc25c4b0_0 .net "s", 0 0, L_0x7fffdc2cde40;  1 drivers
S_0x7fffdc255d80 .scope module, "nor1" "gate_nor" 10 13, 7 37 0, S_0x7fffdc144e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2cfae0 .functor NOR 1, L_0x7fffdc2cfb50, L_0x7fffdc2cfc90, C4<0>, C4<0>;
v0x7fffdc25a870_0 .net "e1", 0 0, L_0x7fffdc2cfb50;  1 drivers
v0x7fffdc25a950_0 .net "e2", 0 0, L_0x7fffdc2cfc90;  1 drivers
v0x7fffdc259c90_0 .net "s", 0 0, L_0x7fffdc2cfae0;  1 drivers
S_0x7fffdc258ca0 .scope module, "not1" "gate_not" 10 14, 7 1 0, S_0x7fffdc144e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2cfe90 .functor NOT 1, L_0x7fffdc2cff00, C4<0>, C4<0>, C4<0>;
v0x7fffdc257ce0_0 .net "e1", 0 0, L_0x7fffdc2cff00;  1 drivers
v0x7fffdc257da0_0 .net "s", 0 0, L_0x7fffdc2cfe90;  1 drivers
S_0x7fffdc254c60 .scope module, "or1" "gate_or" 10 8, 7 16 0, S_0x7fffdc144e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2c6b50 .functor OR 1, L_0x7fffdc2c6bc0, L_0x7fffdc2c6c60, C4<0>, C4<0>;
v0x7fffdc2502a0_0 .net "e1", 0 0, L_0x7fffdc2c6bc0;  1 drivers
v0x7fffdc250360_0 .net "e2", 0 0, L_0x7fffdc2c6c60;  1 drivers
v0x7fffdc24ef40_0 .net "s", 0 0, L_0x7fffdc2c6b50;  1 drivers
S_0x7fffdc24cbf0 .scope module, "flipflopD0" "Dflip_flop" 9 24, 6 38 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2d5b40 .functor BUF 1, L_0x7fffdc2d5bb0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d5ca0 .functor BUF 1, L_0x7fffdc2d5d10, C4<0>, C4<0>, C4<0>;
v0x7fffdc0c34f0_0 .net *"_s14", 0 0, L_0x7fffdc2d5bb0;  1 drivers
v0x7fffdc0c35d0_0 .net *"_s16", 0 0, L_0x7fffdc2d5d10;  1 drivers
v0x7fffdc0c2a20_0 .net "a", 0 0, L_0x7fffdc2d5db0;  1 drivers
v0x7fffdc0bcc30_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0bccd0_0 .net "ignore", 0 0, L_0x7fffdc2d42f0;  1 drivers
v0x7fffdc0bb750_0 .net "line", 3 0, L_0x7fffdc2d5960;  1 drivers
v0x7fffdc0bb7f0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0be620_0 .net "s1", 0 0, L_0x7fffdc2d5b40;  1 drivers
v0x7fffdc0be6e0_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc2d57d0 .part L_0x7fffdc2d5960, 0, 1;
L_0x7fffdc2d5870 .part L_0x7fffdc2d5960, 1, 1;
L_0x7fffdc2d5960 .concat8 [ 1 1 1 1], L_0x7fffdc2d4190, L_0x7fffdc2d4450, L_0x7fffdc2d5560, L_0x7fffdc2d56c0;
L_0x7fffdc2d5bb0 .part L_0x7fffdc2d5960, 2, 1;
L_0x7fffdc2d5d10 .part L_0x7fffdc2d5960, 3, 1;
S_0x7fffdc24c010 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc24cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2d4190 .functor BUF 1, L_0x7fffdc2d4200, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d42f0 .functor BUF 1, L_0x7fffdc2d4360, C4<0>, C4<0>, C4<0>;
v0x7fffdc22c800_0 .net *"_s34", 0 0, L_0x7fffdc2d4200;  1 drivers
v0x7fffdc22c8e0_0 .net *"_s36", 0 0, L_0x7fffdc2d4360;  1 drivers
v0x7fffdc2312f0_0 .net "a", 0 0, L_0x7fffdc2d5db0;  alias, 1 drivers
v0x7fffdc2313c0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc230710_0 .net "line", 7 0, L_0x7fffdc2d3e20;  1 drivers
v0x7fffdc230800_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc22f720_0 .net "s1", 0 0, L_0x7fffdc2d4190;  1 drivers
v0x7fffdc22f7e0_0 .net "s2", 0 0, L_0x7fffdc2d42f0;  alias, 1 drivers
L_0x7fffdc2d3260 .part L_0x7fffdc2d3e20, 5, 1;
L_0x7fffdc2d33e0 .part L_0x7fffdc2d3e20, 6, 1;
L_0x7fffdc2d3590 .part L_0x7fffdc2d3e20, 1, 1;
L_0x7fffdc2d36f0 .part L_0x7fffdc2d3e20, 0, 1;
L_0x7fffdc2d3870 .part L_0x7fffdc2d3e20, 7, 1;
L_0x7fffdc2d3980 .part L_0x7fffdc2d3e20, 2, 1;
L_0x7fffdc2d3a70 .part L_0x7fffdc2d3e20, 3, 1;
L_0x7fffdc2d3bd0 .part L_0x7fffdc2d3e20, 4, 1;
LS_0x7fffdc2d3e20_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2d3300, L_0x7fffdc2d3370, L_0x7fffdc2d3520, L_0x7fffdc2d3680;
LS_0x7fffdc2d3e20_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2d3910, L_0x7fffdc2d3180, L_0x7fffdc2d31f0, L_0x7fffdc2d3b60;
L_0x7fffdc2d3e20 .concat8 [ 4 4 0 0], LS_0x7fffdc2d3e20_0_0, LS_0x7fffdc2d3e20_0_4;
L_0x7fffdc2d4200 .part L_0x7fffdc2d3e20, 3, 1;
L_0x7fffdc2d4360 .part L_0x7fffdc2d3e20, 4, 1;
S_0x7fffdc24a060 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc24c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d31f0 .functor AND 1, L_0x7fffdc2d5db0, L_0x7fffdc2d3260, C4<1>, C4<1>;
v0x7fffdc246fe0_0 .net "e1", 0 0, L_0x7fffdc2d5db0;  alias, 1 drivers
v0x7fffdc2470a0_0 .net "e2", 0 0, L_0x7fffdc2d3260;  1 drivers
v0x7fffdc242620_0 .net "s", 0 0, L_0x7fffdc2d31f0;  1 drivers
S_0x7fffdc2412c0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc24c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d3300 .functor NAND 1, L_0x7fffdc2d5db0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc245db0_0 .net "e1", 0 0, L_0x7fffdc2d5db0;  alias, 1 drivers
v0x7fffdc245e80_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc2451d0_0 .net "s", 0 0, L_0x7fffdc2d3300;  1 drivers
S_0x7fffdc2441e0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc24c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d3520 .functor NAND 1, L_0x7fffdc2d3590, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc243270_0 .net "e1", 0 0, L_0x7fffdc2d3590;  1 drivers
v0x7fffdc243310_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc2401a0_0 .net "s", 0 0, L_0x7fffdc2d3520;  1 drivers
S_0x7fffdc23b7e0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc24c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d3680 .functor NAND 1, L_0x7fffdc2d36f0, L_0x7fffdc2d3870, C4<1>, C4<1>;
v0x7fffdc23a4d0_0 .net "e1", 0 0, L_0x7fffdc2d36f0;  1 drivers
v0x7fffdc23ef70_0 .net "e2", 0 0, L_0x7fffdc2d3870;  1 drivers
v0x7fffdc23f030_0 .net "s", 0 0, L_0x7fffdc2d3680;  1 drivers
S_0x7fffdc23e390 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc24c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d3910 .functor NAND 1, L_0x7fffdc2d3980, L_0x7fffdc2d3a70, C4<1>, C4<1>;
v0x7fffdc23d440_0 .net "e1", 0 0, L_0x7fffdc2d3980;  1 drivers
v0x7fffdc23c3e0_0 .net "e2", 0 0, L_0x7fffdc2d3a70;  1 drivers
v0x7fffdc23c4a0_0 .net "s", 0 0, L_0x7fffdc2d3910;  1 drivers
S_0x7fffdc239360 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc24c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d3370 .functor NOT 1, L_0x7fffdc2d33e0, C4<0>, C4<0>, C4<0>;
v0x7fffdc2349f0_0 .net "e1", 0 0, L_0x7fffdc2d33e0;  1 drivers
v0x7fffdc233640_0 .net "s", 0 0, L_0x7fffdc2d3370;  1 drivers
S_0x7fffdc238130 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc24c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d3b60 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2d3bd0, C4<0>, C4<0>;
v0x7fffdc237550_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc2375f0_0 .net "e2", 0 0, L_0x7fffdc2d3bd0;  1 drivers
v0x7fffdc236560_0 .net "s", 0 0, L_0x7fffdc2d3b60;  1 drivers
S_0x7fffdc2355a0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc24c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d3180 .functor XOR 1, L_0x7fffdc2d5db0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc232570_0 .net "e1", 0 0, L_0x7fffdc2d5db0;  alias, 1 drivers
v0x7fffdc22db60_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc22dc20_0 .net "s", 0 0, L_0x7fffdc2d3180;  1 drivers
S_0x7fffdc22e760 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc24cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2d5560 .functor BUF 1, L_0x7fffdc2d55d0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d56c0 .functor BUF 1, L_0x7fffdc2d5730, C4<0>, C4<0>, C4<0>;
v0x7fffdc0c5b70_0 .net *"_s34", 0 0, L_0x7fffdc2d55d0;  1 drivers
v0x7fffdc0c5c50_0 .net *"_s36", 0 0, L_0x7fffdc2d5730;  1 drivers
v0x7fffdc0c8a60_0 .net "a", 0 0, L_0x7fffdc2d57d0;  1 drivers
v0x7fffdc0c8b00_0 .net "clk", 0 0, L_0x7fffdc2d5870;  1 drivers
v0x7fffdc0c8750_0 .net "line", 7 0, L_0x7fffdc2d51f0;  1 drivers
v0x7fffdc0c7c30_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0c7cd0_0 .net "s1", 0 0, L_0x7fffdc2d5560;  1 drivers
v0x7fffdc0c1e40_0 .net "s2", 0 0, L_0x7fffdc2d56c0;  1 drivers
L_0x7fffdc2d45a0 .part L_0x7fffdc2d51f0, 5, 1;
L_0x7fffdc2d4770 .part L_0x7fffdc2d51f0, 6, 1;
L_0x7fffdc2d49b0 .part L_0x7fffdc2d51f0, 1, 1;
L_0x7fffdc2d4ac0 .part L_0x7fffdc2d51f0, 0, 1;
L_0x7fffdc2d4c40 .part L_0x7fffdc2d51f0, 7, 1;
L_0x7fffdc2d4d50 .part L_0x7fffdc2d51f0, 2, 1;
L_0x7fffdc2d4e40 .part L_0x7fffdc2d51f0, 3, 1;
L_0x7fffdc2d4fa0 .part L_0x7fffdc2d51f0, 4, 1;
LS_0x7fffdc2d51f0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2d4690, L_0x7fffdc2d4700, L_0x7fffdc2d48b0, L_0x7fffdc2d4a50;
LS_0x7fffdc2d51f0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2d4ce0, L_0x7fffdc2d44c0, L_0x7fffdc2d4530, L_0x7fffdc2d4f30;
L_0x7fffdc2d51f0 .concat8 [ 4 4 0 0], LS_0x7fffdc2d51f0_0_0, LS_0x7fffdc2d51f0_0_4;
L_0x7fffdc2d55d0 .part L_0x7fffdc2d51f0, 3, 1;
L_0x7fffdc2d5730 .part L_0x7fffdc2d51f0, 4, 1;
S_0x7fffdc225970 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc22e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d4530 .functor AND 1, L_0x7fffdc2d57d0, L_0x7fffdc2d45a0, C4<1>, C4<1>;
v0x7fffdc22a3c0_0 .net "e1", 0 0, L_0x7fffdc2d57d0;  alias, 1 drivers
v0x7fffdc22a4a0_0 .net "e2", 0 0, L_0x7fffdc2d45a0;  1 drivers
v0x7fffdc2297e0_0 .net "s", 0 0, L_0x7fffdc2d4530;  1 drivers
S_0x7fffdc2287f0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc22e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d4690 .functor NAND 1, L_0x7fffdc2d57d0, L_0x7fffdc2d5870, C4<1>, C4<1>;
v0x7fffdc227880_0 .net "e1", 0 0, L_0x7fffdc2d57d0;  alias, 1 drivers
v0x7fffdc227920_0 .net "e2", 0 0, L_0x7fffdc2d5870;  alias, 1 drivers
v0x7fffdc0d3010_0 .net "s", 0 0, L_0x7fffdc2d4690;  1 drivers
S_0x7fffdc0ce400 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc22e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d48b0 .functor NAND 1, L_0x7fffdc2d49b0, L_0x7fffdc2d5870, C4<1>, C4<1>;
v0x7fffdc0c9240_0 .net "e1", 0 0, L_0x7fffdc2d49b0;  1 drivers
v0x7fffdc0c92e0_0 .net "e2", 0 0, L_0x7fffdc2d5870;  alias, 1 drivers
v0x7fffdc0c4030_0 .net "s", 0 0, L_0x7fffdc2d48b0;  1 drivers
S_0x7fffdc0bedd0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc22e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d4a50 .functor NAND 1, L_0x7fffdc2d4ac0, L_0x7fffdc2d4c40, C4<1>, C4<1>;
v0x7fffdc0afbc0_0 .net "e1", 0 0, L_0x7fffdc2d4ac0;  1 drivers
v0x7fffdc0b9bc0_0 .net "e2", 0 0, L_0x7fffdc2d4c40;  1 drivers
v0x7fffdc0b9c80_0 .net "s", 0 0, L_0x7fffdc2d4a50;  1 drivers
S_0x7fffdc0b49b0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc22e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d4ce0 .functor NAND 1, L_0x7fffdc2d4d50, L_0x7fffdc2d4e40, C4<1>, C4<1>;
v0x7fffdc0d0f60_0 .net "e1", 0 0, L_0x7fffdc2d4d50;  1 drivers
v0x7fffdc0cfb90_0 .net "e2", 0 0, L_0x7fffdc2d4e40;  1 drivers
v0x7fffdc0cfc50_0 .net "s", 0 0, L_0x7fffdc2d4ce0;  1 drivers
S_0x7fffdc0d2520 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc22e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d4700 .functor NOT 1, L_0x7fffdc2d4770, C4<0>, C4<0>, C4<0>;
v0x7fffdc0d2940_0 .net "e1", 0 0, L_0x7fffdc2d4770;  1 drivers
v0x7fffdc0d1a50_0 .net "s", 0 0, L_0x7fffdc2d4700;  1 drivers
S_0x7fffdc0cc260 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc22e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d4f30 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2d4fa0, C4<0>, C4<0>;
v0x7fffdc0cadd0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0cae70_0 .net "e2", 0 0, L_0x7fffdc2d4fa0;  1 drivers
v0x7fffdc0cdc50_0 .net "s", 0 0, L_0x7fffdc2d4f30;  1 drivers
S_0x7fffdc0cd910 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc22e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d44c0 .functor XOR 1, L_0x7fffdc2d57d0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc0ccee0_0 .net "e1", 0 0, L_0x7fffdc2d57d0;  alias, 1 drivers
v0x7fffdc0c7050_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0c7110_0 .net "s", 0 0, L_0x7fffdc2d44c0;  1 drivers
S_0x7fffdc0c0960 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc24cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d4450 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc0c3880_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0c3920_0 .net "s", 0 0, L_0x7fffdc2d4450;  1 drivers
S_0x7fffdc0bd810 .scope module, "flipflopD1" "Dflip_flop" 9 26, 6 38 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2da970 .functor BUF 1, L_0x7fffdc2da9e0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2daad0 .functor BUF 1, L_0x7fffdc2dab40, C4<0>, C4<0>, C4<0>;
v0x7fffdc0dd170_0 .net *"_s14", 0 0, L_0x7fffdc2da9e0;  1 drivers
v0x7fffdc0dd250_0 .net *"_s16", 0 0, L_0x7fffdc2dab40;  1 drivers
v0x7fffdc0d5640_0 .net "a", 0 0, L_0x7fffdc2dabe0;  1 drivers
v0x7fffdc0d5710_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0d4420_0 .net "ignore", 0 0, L_0x7fffdc2d9120;  1 drivers
v0x7fffdc0d44c0_0 .net "line", 3 0, L_0x7fffdc2da790;  1 drivers
v0x7fffdc0d8dd0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0d8e70_0 .net "s1", 0 0, L_0x7fffdc2da970;  1 drivers
v0x7fffdc0d81f0_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc2da600 .part L_0x7fffdc2da790, 0, 1;
L_0x7fffdc2da6a0 .part L_0x7fffdc2da790, 1, 1;
L_0x7fffdc2da790 .concat8 [ 1 1 1 1], L_0x7fffdc2d8f60, L_0x7fffdc2d9280, L_0x7fffdc2da390, L_0x7fffdc2da4f0;
L_0x7fffdc2da9e0 .part L_0x7fffdc2da790, 2, 1;
L_0x7fffdc2dab40 .part L_0x7fffdc2da790, 3, 1;
S_0x7fffdc0b6540 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc0bd810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2d8f60 .functor BUF 1, L_0x7fffdc2d8fd0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d9120 .functor BUF 1, L_0x7fffdc2d9190, C4<0>, C4<0>, C4<0>;
v0x7fffdc101860_0 .net *"_s34", 0 0, L_0x7fffdc2d8fd0;  1 drivers
v0x7fffdc101940_0 .net *"_s36", 0 0, L_0x7fffdc2d9190;  1 drivers
v0x7fffdc100870_0 .net "a", 0 0, L_0x7fffdc2dabe0;  alias, 1 drivers
v0x7fffdc100940_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0ff8b0_0 .net "line", 7 0, L_0x7fffdc2d8bf0;  1 drivers
v0x7fffdc0ff9a0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0fc830_0 .net "s1", 0 0, L_0x7fffdc2d8f60;  1 drivers
v0x7fffdc0fc8f0_0 .net "s2", 0 0, L_0x7fffdc2d9120;  alias, 1 drivers
L_0x7fffdc2d80c0 .part L_0x7fffdc2d8bf0, 5, 1;
L_0x7fffdc2d8240 .part L_0x7fffdc2d8bf0, 6, 1;
L_0x7fffdc2d83f0 .part L_0x7fffdc2d8bf0, 1, 1;
L_0x7fffdc2d8550 .part L_0x7fffdc2d8bf0, 0, 1;
L_0x7fffdc2d8640 .part L_0x7fffdc2d8bf0, 7, 1;
L_0x7fffdc2d8750 .part L_0x7fffdc2d8bf0, 2, 1;
L_0x7fffdc2d8840 .part L_0x7fffdc2d8bf0, 3, 1;
L_0x7fffdc2d89a0 .part L_0x7fffdc2d8bf0, 4, 1;
LS_0x7fffdc2d8bf0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2d8160, L_0x7fffdc2d81d0, L_0x7fffdc2d8380, L_0x7fffdc2d84e0;
LS_0x7fffdc2d8bf0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2d86e0, L_0x7fffdc2d7fe0, L_0x7fffdc2d8050, L_0x7fffdc2d8930;
L_0x7fffdc2d8bf0 .concat8 [ 4 4 0 0], LS_0x7fffdc2d8bf0_0_0, LS_0x7fffdc2d8bf0_0_4;
L_0x7fffdc2d8fd0 .part L_0x7fffdc2d8bf0, 3, 1;
L_0x7fffdc2d9190 .part L_0x7fffdc2d8bf0, 4, 1;
S_0x7fffdc0b9410 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc0b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d8050 .functor AND 1, L_0x7fffdc2dabe0, L_0x7fffdc2d80c0, C4<1>, C4<1>;
v0x7fffdc0b7b20_0 .net "e1", 0 0, L_0x7fffdc2dabe0;  alias, 1 drivers
v0x7fffdc0b90d0_0 .net "e2", 0 0, L_0x7fffdc2d80c0;  1 drivers
v0x7fffdc0b9190_0 .net "s", 0 0, L_0x7fffdc2d8050;  1 drivers
S_0x7fffdc0b2810 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc0b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d8160 .functor NAND 1, L_0x7fffdc2dabe0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc0b86e0_0 .net "e1", 0 0, L_0x7fffdc2dabe0;  alias, 1 drivers
v0x7fffdc0b1360_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0b1400_0 .net "s", 0 0, L_0x7fffdc2d8160;  1 drivers
S_0x7fffdc0b3ec0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc0b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d8380 .functor NAND 1, L_0x7fffdc2d83f0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc0b33f0_0 .net "e1", 0 0, L_0x7fffdc2d83f0;  1 drivers
v0x7fffdc0b3490_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0ad950_0 .net "s", 0 0, L_0x7fffdc2d8380;  1 drivers
S_0x7fffdc0ac470 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc0b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d84e0 .functor NAND 1, L_0x7fffdc2d8550, L_0x7fffdc2d8640, C4<1>, C4<1>;
v0x7fffdc0af340_0 .net "e1", 0 0, L_0x7fffdc2d8550;  1 drivers
v0x7fffdc0af3e0_0 .net "e2", 0 0, L_0x7fffdc2d8640;  1 drivers
v0x7fffdc0af000_0 .net "s", 0 0, L_0x7fffdc2d84e0;  1 drivers
S_0x7fffdc0ae530 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc0b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d86e0 .functor NAND 1, L_0x7fffdc2d8750, L_0x7fffdc2d8840, C4<1>, C4<1>;
v0x7fffdc0d9c50_0 .net "e1", 0 0, L_0x7fffdc2d8750;  1 drivers
v0x7fffdc105af0_0 .net "e2", 0 0, L_0x7fffdc2d8840;  1 drivers
v0x7fffdc105bb0_0 .net "s", 0 0, L_0x7fffdc2d86e0;  1 drivers
S_0x7fffdc104790 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc0b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d81d0 .functor NOT 1, L_0x7fffdc2d8240, C4<0>, C4<0>, C4<0>;
v0x7fffdc1092d0_0 .net "e1", 0 0, L_0x7fffdc2d8240;  1 drivers
v0x7fffdc1086a0_0 .net "s", 0 0, L_0x7fffdc2d81d0;  1 drivers
S_0x7fffdc1076b0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc0b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d8930 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2d89a0, C4<0>, C4<0>;
v0x7fffdc1066f0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc106790_0 .net "e2", 0 0, L_0x7fffdc2d89a0;  1 drivers
v0x7fffdc103670_0 .net "s", 0 0, L_0x7fffdc2d8930;  1 drivers
S_0x7fffdc0fecb0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc0b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d7fe0 .functor XOR 1, L_0x7fffdc2dabe0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc0fd9a0_0 .net "e1", 0 0, L_0x7fffdc2dabe0;  alias, 1 drivers
v0x7fffdc102440_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc102500_0 .net "s", 0 0, L_0x7fffdc2d7fe0;  1 drivers
S_0x7fffdc0f7e70 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc0bd810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2da390 .functor BUF 1, L_0x7fffdc2da400, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2da4f0 .functor BUF 1, L_0x7fffdc2da560, C4<0>, C4<0>, C4<0>;
v0x7fffdc0e3fb0_0 .net *"_s34", 0 0, L_0x7fffdc2da400;  1 drivers
v0x7fffdc0e4090_0 .net *"_s36", 0 0, L_0x7fffdc2da560;  1 drivers
v0x7fffdc0e0f30_0 .net "a", 0 0, L_0x7fffdc2da600;  1 drivers
v0x7fffdc0e1000_0 .net "clk", 0 0, L_0x7fffdc2da6a0;  1 drivers
v0x7fffdc0dc570_0 .net "line", 7 0, L_0x7fffdc2da020;  1 drivers
v0x7fffdc0dc660_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0db210_0 .net "s1", 0 0, L_0x7fffdc2da390;  1 drivers
v0x7fffdc0db2d0_0 .net "s2", 0 0, L_0x7fffdc2da4f0;  1 drivers
L_0x7fffdc2d93d0 .part L_0x7fffdc2da020, 5, 1;
L_0x7fffdc2d9550 .part L_0x7fffdc2da020, 6, 1;
L_0x7fffdc2d9790 .part L_0x7fffdc2da020, 1, 1;
L_0x7fffdc2d98f0 .part L_0x7fffdc2da020, 0, 1;
L_0x7fffdc2d9a70 .part L_0x7fffdc2da020, 7, 1;
L_0x7fffdc2d9b80 .part L_0x7fffdc2da020, 2, 1;
L_0x7fffdc2d9c70 .part L_0x7fffdc2da020, 3, 1;
L_0x7fffdc2d9dd0 .part L_0x7fffdc2da020, 4, 1;
LS_0x7fffdc2da020_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2d9470, L_0x7fffdc2d94e0, L_0x7fffdc2d9690, L_0x7fffdc2d9880;
LS_0x7fffdc2da020_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2d9b10, L_0x7fffdc2d92f0, L_0x7fffdc2d9360, L_0x7fffdc2d9d60;
L_0x7fffdc2da020 .concat8 [ 4 4 0 0], LS_0x7fffdc2da020_0_0, LS_0x7fffdc2da020_0_4;
L_0x7fffdc2da400 .part L_0x7fffdc2da020, 3, 1;
L_0x7fffdc2da560 .part L_0x7fffdc2da020, 4, 1;
S_0x7fffdc0fb600 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc0f7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d9360 .functor AND 1, L_0x7fffdc2da600, L_0x7fffdc2d93d0, C4<1>, C4<1>;
v0x7fffdc0faa20_0 .net "e1", 0 0, L_0x7fffdc2da600;  alias, 1 drivers
v0x7fffdc0faae0_0 .net "e2", 0 0, L_0x7fffdc2d93d0;  1 drivers
v0x7fffdc0f9a30_0 .net "s", 0 0, L_0x7fffdc2d9360;  1 drivers
S_0x7fffdc0f8a70 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc0f7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d9470 .functor NAND 1, L_0x7fffdc2da600, L_0x7fffdc2da6a0, C4<1>, C4<1>;
v0x7fffdc0f59f0_0 .net "e1", 0 0, L_0x7fffdc2da600;  alias, 1 drivers
v0x7fffdc0f5a90_0 .net "e2", 0 0, L_0x7fffdc2da6a0;  alias, 1 drivers
v0x7fffdc0f1030_0 .net "s", 0 0, L_0x7fffdc2d9470;  1 drivers
S_0x7fffdc0efcd0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc0f7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d9690 .functor NAND 1, L_0x7fffdc2d9790, L_0x7fffdc2da6a0, C4<1>, C4<1>;
v0x7fffdc0f47c0_0 .net "e1", 0 0, L_0x7fffdc2d9790;  1 drivers
v0x7fffdc0f4860_0 .net "e2", 0 0, L_0x7fffdc2da6a0;  alias, 1 drivers
v0x7fffdc0f3be0_0 .net "s", 0 0, L_0x7fffdc2d9690;  1 drivers
S_0x7fffdc0f2bf0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc0f7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d9880 .functor NAND 1, L_0x7fffdc2d98f0, L_0x7fffdc2d9a70, C4<1>, C4<1>;
v0x7fffdc0f1c30_0 .net "e1", 0 0, L_0x7fffdc2d98f0;  1 drivers
v0x7fffdc0f1cd0_0 .net "e2", 0 0, L_0x7fffdc2d9a70;  1 drivers
v0x7fffdc0eebb0_0 .net "s", 0 0, L_0x7fffdc2d9880;  1 drivers
S_0x7fffdc0ea1f0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc0f7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d9b10 .functor NAND 1, L_0x7fffdc2d9b80, L_0x7fffdc2d9c70, C4<1>, C4<1>;
v0x7fffdc0e8f30_0 .net "e1", 0 0, L_0x7fffdc2d9b80;  1 drivers
v0x7fffdc0ed980_0 .net "e2", 0 0, L_0x7fffdc2d9c70;  1 drivers
v0x7fffdc0eda40_0 .net "s", 0 0, L_0x7fffdc2d9b10;  1 drivers
S_0x7fffdc0ecda0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc0f7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d94e0 .functor NOT 1, L_0x7fffdc2d9550, C4<0>, C4<0>, C4<0>;
v0x7fffdc0ebe00_0 .net "e1", 0 0, L_0x7fffdc2d9550;  1 drivers
v0x7fffdc0eadf0_0 .net "s", 0 0, L_0x7fffdc2d94e0;  1 drivers
S_0x7fffdc0e7d70 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc0f7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d9d60 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2d9dd0, C4<0>, C4<0>;
v0x7fffdc0e33b0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0e3450_0 .net "e2", 0 0, L_0x7fffdc2d9dd0;  1 drivers
v0x7fffdc0e2050_0 .net "s", 0 0, L_0x7fffdc2d9d60;  1 drivers
S_0x7fffdc0e6b40 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc0f7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d92f0 .functor XOR 1, L_0x7fffdc2da600, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc0e5fb0_0 .net "e1", 0 0, L_0x7fffdc2da600;  alias, 1 drivers
v0x7fffdc0e4f70_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0e5030_0 .net "s", 0 0, L_0x7fffdc2d92f0;  1 drivers
S_0x7fffdc0dfd20 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc0bd810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d9280 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc0df170_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0de130_0 .net "s", 0 0, L_0x7fffdc2d9280;  1 drivers
S_0x7fffdc0d7200 .scope module, "flipflopD2" "Dflip_flop" 9 28, 6 38 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2df840 .functor BUF 1, L_0x7fffdc2df8b0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2df9a0 .functor BUF 1, L_0x7fffdc2dfa10, C4<0>, C4<0>, C4<0>;
v0x7fffdc1d8c30_0 .net *"_s14", 0 0, L_0x7fffdc2df8b0;  1 drivers
v0x7fffdc1d8d10_0 .net *"_s16", 0 0, L_0x7fffdc2dfa10;  1 drivers
v0x7fffdc1d7790_0 .net "a", 0 0, L_0x7fffdc2dfab0;  1 drivers
v0x7fffdc1d78c0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1c23d0_0 .net "ignore", 0 0, L_0x7fffdc2de040;  1 drivers
v0x7fffdc1c2470_0 .net "line", 3 0, L_0x7fffdc2df660;  1 drivers
v0x7fffdc1c2510_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1c0fa0_0 .net "s1", 0 0, L_0x7fffdc2df840;  1 drivers
v0x7fffdc1c1060_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc2df4d0 .part L_0x7fffdc2df660, 0, 1;
L_0x7fffdc2df570 .part L_0x7fffdc2df660, 1, 1;
L_0x7fffdc2df660 .concat8 [ 1 1 1 1], L_0x7fffdc2ddee0, L_0x7fffdc2de1a0, L_0x7fffdc2df260, L_0x7fffdc2df3c0;
L_0x7fffdc2df8b0 .part L_0x7fffdc2df660, 2, 1;
L_0x7fffdc2dfa10 .part L_0x7fffdc2df660, 3, 1;
S_0x7fffdc2100f0 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc0d7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2ddee0 .functor BUF 1, L_0x7fffdc2ddf50, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2de040 .functor BUF 1, L_0x7fffdc2de0b0, C4<0>, C4<0>, C4<0>;
v0x7fffdc1ac130_0 .net *"_s34", 0 0, L_0x7fffdc2ddf50;  1 drivers
v0x7fffdc1ac210_0 .net *"_s36", 0 0, L_0x7fffdc2de0b0;  1 drivers
v0x7fffdc1a1030_0 .net "a", 0 0, L_0x7fffdc2dfab0;  alias, 1 drivers
v0x7fffdc1a1100_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1930b0_0 .net "line", 7 0, L_0x7fffdc2ddb70;  1 drivers
v0x7fffdc1931c0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc187fd0_0 .net "s1", 0 0, L_0x7fffdc2ddee0;  1 drivers
v0x7fffdc188090_0 .net "s2", 0 0, L_0x7fffdc2de040;  alias, 1 drivers
L_0x7fffdc2dcfb0 .part L_0x7fffdc2ddb70, 5, 1;
L_0x7fffdc2dd130 .part L_0x7fffdc2ddb70, 6, 1;
L_0x7fffdc2dd2e0 .part L_0x7fffdc2ddb70, 1, 1;
L_0x7fffdc2dd440 .part L_0x7fffdc2ddb70, 0, 1;
L_0x7fffdc2dd5c0 .part L_0x7fffdc2ddb70, 7, 1;
L_0x7fffdc2dd6d0 .part L_0x7fffdc2ddb70, 2, 1;
L_0x7fffdc2dd7c0 .part L_0x7fffdc2ddb70, 3, 1;
L_0x7fffdc2dd920 .part L_0x7fffdc2ddb70, 4, 1;
LS_0x7fffdc2ddb70_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2dd050, L_0x7fffdc2dd0c0, L_0x7fffdc2dd270, L_0x7fffdc2dd3d0;
LS_0x7fffdc2ddb70_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2dd660, L_0x7fffdc2dcd90, L_0x7fffdc2dcf40, L_0x7fffdc2dd8b0;
L_0x7fffdc2ddb70 .concat8 [ 4 4 0 0], LS_0x7fffdc2ddb70_0_0, LS_0x7fffdc2ddb70_0_4;
L_0x7fffdc2ddf50 .part L_0x7fffdc2ddb70, 3, 1;
L_0x7fffdc2de0b0 .part L_0x7fffdc2ddb70, 4, 1;
S_0x7fffdc207340 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc2100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2dcf40 .functor AND 1, L_0x7fffdc2dfab0, L_0x7fffdc2dcfb0, C4<1>, C4<1>;
v0x7fffdc1ee330_0 .net "e1", 0 0, L_0x7fffdc2dfab0;  alias, 1 drivers
v0x7fffdc1d5280_0 .net "e2", 0 0, L_0x7fffdc2dcfb0;  1 drivers
v0x7fffdc1d5340_0 .net "s", 0 0, L_0x7fffdc2dcf40;  1 drivers
S_0x7fffdc1bc220 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc2100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2dd050 .functor NAND 1, L_0x7fffdc2dfab0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1a3280_0 .net "e1", 0 0, L_0x7fffdc2dfab0;  alias, 1 drivers
v0x7fffdc18a160_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc18a200_0 .net "s", 0 0, L_0x7fffdc2dd050;  1 drivers
S_0x7fffdc171100 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc2100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2dd270 .functor NAND 1, L_0x7fffdc2dd2e0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc158140_0 .net "e1", 0 0, L_0x7fffdc2dd2e0;  1 drivers
v0x7fffdc13f390_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc13f450_0 .net "s", 0 0, L_0x7fffdc2dd270;  1 drivers
S_0x7fffdc241d20 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc2100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2dd3d0 .functor NAND 1, L_0x7fffdc2dd440, L_0x7fffdc2dd5c0, C4<1>, C4<1>;
v0x7fffdc0cf650_0 .net "e1", 0 0, L_0x7fffdc2dd440;  1 drivers
v0x7fffdc0cf710_0 .net "e2", 0 0, L_0x7fffdc2dd5c0;  1 drivers
v0x7fffdc1bb470_0 .net "s", 0 0, L_0x7fffdc2dd3d0;  1 drivers
S_0x7fffdc130a20 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc2100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2dd660 .functor NAND 1, L_0x7fffdc2dd6d0, L_0x7fffdc2dd7c0, C4<1>, C4<1>;
v0x7fffdc21d7c0_0 .net "e1", 0 0, L_0x7fffdc2dd6d0;  1 drivers
v0x7fffdc21d8a0_0 .net "e2", 0 0, L_0x7fffdc2dd7c0;  1 drivers
v0x7fffdc20fea0_0 .net "s", 0 0, L_0x7fffdc2dd660;  1 drivers
S_0x7fffdc2051b0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc2100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2dd0c0 .functor NOT 1, L_0x7fffdc2dd130, C4<0>, C4<0>, C4<0>;
v0x7fffdc20ffc0_0 .net "e1", 0 0, L_0x7fffdc2dd130;  1 drivers
v0x7fffdc1f7270_0 .net "s", 0 0, L_0x7fffdc2dd0c0;  1 drivers
S_0x7fffdc1ec150 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc2100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2dd8b0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2dd920, C4<0>, C4<0>;
v0x7fffdc1de1d0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1de290_0 .net "e2", 0 0, L_0x7fffdc2dd920;  1 drivers
v0x7fffdc1d30f0_0 .net "s", 0 0, L_0x7fffdc2dd8b0;  1 drivers
S_0x7fffdc1c5170 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc2100f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2dcd90 .functor XOR 1, L_0x7fffdc2dfab0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc1d3210_0 .net "e1", 0 0, L_0x7fffdc2dfab0;  alias, 1 drivers
v0x7fffdc1ba0e0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1ba1a0_0 .net "s", 0 0, L_0x7fffdc2dcd90;  1 drivers
S_0x7fffdc17a050 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc0d7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2df260 .functor BUF 1, L_0x7fffdc2df2d0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2df3c0 .functor BUF 1, L_0x7fffdc2df430, C4<0>, C4<0>, C4<0>;
v0x7fffdc0ad180_0 .net *"_s34", 0 0, L_0x7fffdc2df2d0;  1 drivers
v0x7fffdc0d3400_0 .net *"_s36", 0 0, L_0x7fffdc2df430;  1 drivers
v0x7fffdc0d34c0_0 .net "a", 0 0, L_0x7fffdc2df4d0;  1 drivers
v0x7fffdc0e2ab0_0 .net "clk", 0 0, L_0x7fffdc2df570;  1 drivers
v0x7fffdc0e2b50_0 .net "line", 7 0, L_0x7fffdc2deef0;  1 drivers
v0x7fffdc1f07d0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1f0870_0 .net "s1", 0 0, L_0x7fffdc2df260;  1 drivers
v0x7fffdc1f0930_0 .net "s2", 0 0, L_0x7fffdc2df3c0;  1 drivers
L_0x7fffdc2de2f0 .part L_0x7fffdc2deef0, 5, 1;
L_0x7fffdc2de470 .part L_0x7fffdc2deef0, 6, 1;
L_0x7fffdc2de6b0 .part L_0x7fffdc2deef0, 1, 1;
L_0x7fffdc2de7c0 .part L_0x7fffdc2deef0, 0, 1;
L_0x7fffdc2de940 .part L_0x7fffdc2deef0, 7, 1;
L_0x7fffdc2dea50 .part L_0x7fffdc2deef0, 2, 1;
L_0x7fffdc2deb40 .part L_0x7fffdc2deef0, 3, 1;
L_0x7fffdc2deca0 .part L_0x7fffdc2deef0, 4, 1;
LS_0x7fffdc2deef0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2de390, L_0x7fffdc2de400, L_0x7fffdc2de5b0, L_0x7fffdc2de750;
LS_0x7fffdc2deef0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2de9e0, L_0x7fffdc2de210, L_0x7fffdc2de280, L_0x7fffdc2dec30;
L_0x7fffdc2deef0 .concat8 [ 4 4 0 0], LS_0x7fffdc2deef0_0_0, LS_0x7fffdc2deef0_0_4;
L_0x7fffdc2df2d0 .part L_0x7fffdc2deef0, 3, 1;
L_0x7fffdc2df430 .part L_0x7fffdc2deef0, 4, 1;
S_0x7fffdc160ff0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc17a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2de280 .functor AND 1, L_0x7fffdc2df4d0, L_0x7fffdc2de2f0, C4<1>, C4<1>;
v0x7fffdc16f040_0 .net "e1", 0 0, L_0x7fffdc2df4d0;  alias, 1 drivers
v0x7fffdc155ee0_0 .net "e2", 0 0, L_0x7fffdc2de2f0;  1 drivers
v0x7fffdc155fa0_0 .net "s", 0 0, L_0x7fffdc2de280;  1 drivers
S_0x7fffdc11a400 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc17a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2de390 .functor NAND 1, L_0x7fffdc2df4d0, L_0x7fffdc2df570, C4<1>, C4<1>;
v0x7fffdc137b20_0 .net "e1", 0 0, L_0x7fffdc2df4d0;  alias, 1 drivers
v0x7fffdc137c10_0 .net "e2", 0 0, L_0x7fffdc2df570;  alias, 1 drivers
v0x7fffdc128710_0 .net "s", 0 0, L_0x7fffdc2de390;  1 drivers
S_0x7fffdc1192c0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc17a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2de5b0 .functor NAND 1, L_0x7fffdc2de6b0, L_0x7fffdc2df570, C4<1>, C4<1>;
v0x7fffdc224b10_0 .net "e1", 0 0, L_0x7fffdc2de6b0;  1 drivers
v0x7fffdc224bd0_0 .net "e2", 0 0, L_0x7fffdc2df570;  alias, 1 drivers
v0x7fffdc0ce7f0_0 .net "s", 0 0, L_0x7fffdc2de5b0;  1 drivers
S_0x7fffdc0c95e0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc17a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2de750 .functor NAND 1, L_0x7fffdc2de7c0, L_0x7fffdc2de940, C4<1>, C4<1>;
v0x7fffdc0ce920_0 .net "e1", 0 0, L_0x7fffdc2de7c0;  1 drivers
v0x7fffdc0c4410_0 .net "e2", 0 0, L_0x7fffdc2de940;  1 drivers
v0x7fffdc0c44d0_0 .net "s", 0 0, L_0x7fffdc2de750;  1 drivers
S_0x7fffdc0b9fb0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc17a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2de9e0 .functor NAND 1, L_0x7fffdc2dea50, L_0x7fffdc2deb40, C4<1>, C4<1>;
v0x7fffdc0bf2e0_0 .net "e1", 0 0, L_0x7fffdc2dea50;  1 drivers
v0x7fffdc0b4dc0_0 .net "e2", 0 0, L_0x7fffdc2deb40;  1 drivers
v0x7fffdc0b4e80_0 .net "s", 0 0, L_0x7fffdc2de9e0;  1 drivers
S_0x7fffdc0d05c0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc17a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2de400 .functor NOT 1, L_0x7fffdc2de470, C4<0>, C4<0>, C4<0>;
v0x7fffdc0cb9e0_0 .net "e1", 0 0, L_0x7fffdc2de470;  1 drivers
v0x7fffdc0cbac0_0 .net "s", 0 0, L_0x7fffdc2de400;  1 drivers
S_0x7fffdc0c67c0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc17a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2dec30 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2deca0, C4<0>, C4<0>;
v0x7fffdc0c1610_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0c16b0_0 .net "e2", 0 0, L_0x7fffdc2deca0;  1 drivers
v0x7fffdc0bc380_0 .net "s", 0 0, L_0x7fffdc2dec30;  1 drivers
S_0x7fffdc0b7150 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc17a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2de210 .functor XOR 1, L_0x7fffdc2df4d0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc0b1f40_0 .net "e1", 0 0, L_0x7fffdc2df4d0;  alias, 1 drivers
v0x7fffdc0b2030_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0ad080_0 .net "s", 0 0, L_0x7fffdc2de210;  1 drivers
S_0x7fffdc1db4b0 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc0d7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2de1a0 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc1da090_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1da150_0 .net "s", 0 0, L_0x7fffdc2de1a0;  1 drivers
S_0x7fffdc1bfbd0 .scope module, "flipflopD3" "Dflip_flop" 9 30, 6 38 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2e4730 .functor BUF 1, L_0x7fffdc2e47a0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2e4890 .functor BUF 1, L_0x7fffdc2e4900, C4<0>, C4<0>, C4<0>;
v0x7fffdc187de0_0 .net *"_s14", 0 0, L_0x7fffdc2e47a0;  1 drivers
v0x7fffdc185f40_0 .net *"_s16", 0 0, L_0x7fffdc2e4900;  1 drivers
v0x7fffdc186020_0 .net "a", 0 0, L_0x7fffdc2e49a0;  1 drivers
v0x7fffdc184f50_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc184ff0_0 .net "ignore", 0 0, L_0x7fffdc2e2f60;  1 drivers
v0x7fffdc185090_0 .net "line", 3 0, L_0x7fffdc2e4550;  1 drivers
v0x7fffdc17f020_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc17f0c0_0 .net "s1", 0 0, L_0x7fffdc2e4730;  1 drivers
v0x7fffdc17f180_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc2e43c0 .part L_0x7fffdc2e4550, 0, 1;
L_0x7fffdc2e4460 .part L_0x7fffdc2e4550, 1, 1;
L_0x7fffdc2e4550 .concat8 [ 1 1 1 1], L_0x7fffdc2e2da0, L_0x7fffdc2e30c0, L_0x7fffdc2e40f0, L_0x7fffdc2e42b0;
L_0x7fffdc2e47a0 .part L_0x7fffdc2e4550, 2, 1;
L_0x7fffdc2e4900 .part L_0x7fffdc2e4550, 3, 1;
S_0x7fffdc1be790 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc1bfbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2e2da0 .functor BUF 1, L_0x7fffdc2e2e10, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2e2f60 .functor BUF 1, L_0x7fffdc2e2fd0, C4<0>, C4<0>, C4<0>;
v0x7fffdc21d580_0 .net *"_s34", 0 0, L_0x7fffdc2e2e10;  1 drivers
v0x7fffdc21b6e0_0 .net *"_s36", 0 0, L_0x7fffdc2e2fd0;  1 drivers
v0x7fffdc21b7c0_0 .net "a", 0 0, L_0x7fffdc2e49a0;  alias, 1 drivers
v0x7fffdc21a6f0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc21a790_0 .net "line", 7 0, L_0x7fffdc2e2a30;  1 drivers
v0x7fffdc2147c0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc214860_0 .net "s1", 0 0, L_0x7fffdc2e2da0;  1 drivers
v0x7fffdc214920_0 .net "s2", 0 0, L_0x7fffdc2e2f60;  alias, 1 drivers
L_0x7fffdc2e1fe0 .part L_0x7fffdc2e2a30, 5, 1;
L_0x7fffdc2e2080 .part L_0x7fffdc2e2a30, 6, 1;
L_0x7fffdc2e2230 .part L_0x7fffdc2e2a30, 1, 1;
L_0x7fffdc2e2390 .part L_0x7fffdc2e2a30, 0, 1;
L_0x7fffdc2e2480 .part L_0x7fffdc2e2a30, 7, 1;
L_0x7fffdc2e2590 .part L_0x7fffdc2e2a30, 2, 1;
L_0x7fffdc2e2680 .part L_0x7fffdc2e2a30, 3, 1;
L_0x7fffdc2e27e0 .part L_0x7fffdc2e2a30, 4, 1;
LS_0x7fffdc2e2a30_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2d0790, L_0x7fffdc2e14b0, L_0x7fffdc2e21c0, L_0x7fffdc2e2320;
LS_0x7fffdc2e2a30_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2e2520, L_0x7fffdc2e1f00, L_0x7fffdc2e1f70, L_0x7fffdc2e2770;
L_0x7fffdc2e2a30 .concat8 [ 4 4 0 0], LS_0x7fffdc2e2a30_0_0, LS_0x7fffdc2e2a30_0_4;
L_0x7fffdc2e2e10 .part L_0x7fffdc2e2a30, 3, 1;
L_0x7fffdc2e2fd0 .part L_0x7fffdc2e2a30, 4, 1;
S_0x7fffdc1a7f40 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc1be790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e1f70 .functor AND 1, L_0x7fffdc2e49a0, L_0x7fffdc2e1fe0, C4<1>, C4<1>;
v0x7fffdc1a94b0_0 .net "e1", 0 0, L_0x7fffdc2e49a0;  alias, 1 drivers
v0x7fffdc1a6b30_0 .net "e2", 0 0, L_0x7fffdc2e1fe0;  1 drivers
v0x7fffdc1a6c10_0 .net "s", 0 0, L_0x7fffdc2e1f70;  1 drivers
S_0x7fffdc1a56d0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc1be790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2d0790 .functor NAND 1, L_0x7fffdc2e49a0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc190360_0 .net "e1", 0 0, L_0x7fffdc2e49a0;  alias, 1 drivers
v0x7fffdc190430_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc18eee0_0 .net "s", 0 0, L_0x7fffdc2d0790;  1 drivers
S_0x7fffdc18dab0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc1be790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e21c0 .functor NAND 1, L_0x7fffdc2e2230, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc18f010_0 .net "e1", 0 0, L_0x7fffdc2e2230;  1 drivers
v0x7fffdc18c650_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc18c6f0_0 .net "s", 0 0, L_0x7fffdc2e21c0;  1 drivers
S_0x7fffdc1772b0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc1be790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e2320 .functor NAND 1, L_0x7fffdc2e2390, L_0x7fffdc2e2480, C4<1>, C4<1>;
v0x7fffdc175ed0_0 .net "e1", 0 0, L_0x7fffdc2e2390;  1 drivers
v0x7fffdc175fb0_0 .net "e2", 0 0, L_0x7fffdc2e2480;  1 drivers
v0x7fffdc174a50_0 .net "s", 0 0, L_0x7fffdc2e2320;  1 drivers
S_0x7fffdc1735f0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc1be790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e2520 .functor NAND 1, L_0x7fffdc2e2590, L_0x7fffdc2e2680, C4<1>, C4<1>;
v0x7fffdc15e250_0 .net "e1", 0 0, L_0x7fffdc2e2590;  1 drivers
v0x7fffdc15e330_0 .net "e2", 0 0, L_0x7fffdc2e2680;  1 drivers
v0x7fffdc15ce20_0 .net "s", 0 0, L_0x7fffdc2e2520;  1 drivers
S_0x7fffdc15b9f0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc1be790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e14b0 .functor NOT 1, L_0x7fffdc2e2080, C4<0>, C4<0>, C4<0>;
v0x7fffdc15cf40_0 .net "e1", 0 0, L_0x7fffdc2e2080;  1 drivers
v0x7fffdc15a590_0 .net "s", 0 0, L_0x7fffdc2e14b0;  1 drivers
S_0x7fffdc145540 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc1be790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e2770 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2e27e0, C4<0>, C4<0>;
v0x7fffdc15a6b0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc144110_0 .net "e2", 0 0, L_0x7fffdc2e27e0;  1 drivers
v0x7fffdc1441d0_0 .net "s", 0 0, L_0x7fffdc2e2770;  1 drivers
S_0x7fffdc142ce0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc1be790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e1f00 .functor XOR 1, L_0x7fffdc2e49a0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc141880_0 .net "e1", 0 0, L_0x7fffdc2e49a0;  alias, 1 drivers
v0x7fffdc141990_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc21d480_0 .net "s", 0 0, L_0x7fffdc2e1f00;  1 drivers
S_0x7fffdc2137d0 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc1bfbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2e40f0 .functor BUF 1, L_0x7fffdc2e4160, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2e42b0 .functor BUF 1, L_0x7fffdc2e4320, C4<0>, C4<0>, C4<0>;
v0x7fffdc1a0d40_0 .net *"_s34", 0 0, L_0x7fffdc2e4160;  1 drivers
v0x7fffdc1a0e20_0 .net *"_s36", 0 0, L_0x7fffdc2e4320;  1 drivers
v0x7fffdc19efa0_0 .net "a", 0 0, L_0x7fffdc2e43c0;  1 drivers
v0x7fffdc19f070_0 .net "clk", 0 0, L_0x7fffdc2e4460;  1 drivers
v0x7fffdc19f110_0 .net "line", 7 0, L_0x7fffdc2e3d80;  1 drivers
v0x7fffdc19e020_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc19e0c0_0 .net "s1", 0 0, L_0x7fffdc2e40f0;  1 drivers
v0x7fffdc198080_0 .net "s2", 0 0, L_0x7fffdc2e42b0;  1 drivers
L_0x7fffdc2e3210 .part L_0x7fffdc2e3d80, 5, 1;
L_0x7fffdc2e3390 .part L_0x7fffdc2e3d80, 6, 1;
L_0x7fffdc2e3540 .part L_0x7fffdc2e3d80, 1, 1;
L_0x7fffdc2e3650 .part L_0x7fffdc2e3d80, 0, 1;
L_0x7fffdc2e37d0 .part L_0x7fffdc2e3d80, 7, 1;
L_0x7fffdc2e38e0 .part L_0x7fffdc2e3d80, 2, 1;
L_0x7fffdc2e39d0 .part L_0x7fffdc2e3d80, 3, 1;
L_0x7fffdc2e3b30 .part L_0x7fffdc2e3d80, 4, 1;
LS_0x7fffdc2e3d80_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2e32b0, L_0x7fffdc2e3320, L_0x7fffdc2e34d0, L_0x7fffdc2e35e0;
LS_0x7fffdc2e3d80_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2e3870, L_0x7fffdc2e3130, L_0x7fffdc2e31a0, L_0x7fffdc2e3ac0;
L_0x7fffdc2e3d80 .concat8 [ 4 4 0 0], LS_0x7fffdc2e3d80_0_0, LS_0x7fffdc2e3d80_0_4;
L_0x7fffdc2e4160 .part L_0x7fffdc2e3d80, 3, 1;
L_0x7fffdc2e4320 .part L_0x7fffdc2e3d80, 4, 1;
S_0x7fffdc204ec0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc2137d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e31a0 .functor AND 1, L_0x7fffdc2e43c0, L_0x7fffdc2e3210, C4<1>, C4<1>;
v0x7fffdc203120_0 .net "e1", 0 0, L_0x7fffdc2e43c0;  alias, 1 drivers
v0x7fffdc203200_0 .net "e2", 0 0, L_0x7fffdc2e3210;  1 drivers
v0x7fffdc202130_0 .net "s", 0 0, L_0x7fffdc2e31a0;  1 drivers
S_0x7fffdc1fc200 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc2137d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e32b0 .functor NAND 1, L_0x7fffdc2e43c0, L_0x7fffdc2e4460, C4<1>, C4<1>;
v0x7fffdc202280_0 .net "e1", 0 0, L_0x7fffdc2e43c0;  alias, 1 drivers
v0x7fffdc1fb210_0 .net "e2", 0 0, L_0x7fffdc2e4460;  alias, 1 drivers
v0x7fffdc1fb2b0_0 .net "s", 0 0, L_0x7fffdc2e32b0;  1 drivers
S_0x7fffdc1ebe60 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc2137d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e34d0 .functor NAND 1, L_0x7fffdc2e3540, L_0x7fffdc2e4460, C4<1>, C4<1>;
v0x7fffdc1ea110_0 .net "e1", 0 0, L_0x7fffdc2e3540;  1 drivers
v0x7fffdc1ea1d0_0 .net "e2", 0 0, L_0x7fffdc2e4460;  alias, 1 drivers
v0x7fffdc1e90d0_0 .net "s", 0 0, L_0x7fffdc2e34d0;  1 drivers
S_0x7fffdc1e31a0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc2137d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e35e0 .functor NAND 1, L_0x7fffdc2e3650, L_0x7fffdc2e37d0, C4<1>, C4<1>;
v0x7fffdc1e9230_0 .net "e1", 0 0, L_0x7fffdc2e3650;  1 drivers
v0x7fffdc1e21b0_0 .net "e2", 0 0, L_0x7fffdc2e37d0;  1 drivers
v0x7fffdc1e2270_0 .net "s", 0 0, L_0x7fffdc2e35e0;  1 drivers
S_0x7fffdc1d2e00 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc2137d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e3870 .functor NAND 1, L_0x7fffdc2e38e0, L_0x7fffdc2e39d0, C4<1>, C4<1>;
v0x7fffdc1d1100_0 .net "e1", 0 0, L_0x7fffdc2e38e0;  1 drivers
v0x7fffdc1d0070_0 .net "e2", 0 0, L_0x7fffdc2e39d0;  1 drivers
v0x7fffdc1d0130_0 .net "s", 0 0, L_0x7fffdc2e3870;  1 drivers
S_0x7fffdc1ca140 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc2137d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e3320 .functor NOT 1, L_0x7fffdc2e3390, C4<0>, C4<0>, C4<0>;
v0x7fffdc1c9150_0 .net "e1", 0 0, L_0x7fffdc2e3390;  1 drivers
v0x7fffdc1c9230_0 .net "s", 0 0, L_0x7fffdc2e3320;  1 drivers
S_0x7fffdc1b9da0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc2137d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e3ac0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2e3b30, C4<0>, C4<0>;
v0x7fffdc1b8000_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1b80c0_0 .net "e2", 0 0, L_0x7fffdc2e3b30;  1 drivers
v0x7fffdc1b7010_0 .net "s", 0 0, L_0x7fffdc2e3ac0;  1 drivers
S_0x7fffdc1b10e0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc2137d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e3130 .functor XOR 1, L_0x7fffdc2e43c0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc1b7160_0 .net "e1", 0 0, L_0x7fffdc2e43c0;  alias, 1 drivers
v0x7fffdc1b0140_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1b0200_0 .net "s", 0 0, L_0x7fffdc2e3130;  1 drivers
S_0x7fffdc197090 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc1bfbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e30c0 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc1981e0_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc187ce0_0 .net "s", 0 0, L_0x7fffdc2e30c0;  1 drivers
S_0x7fffdc16ec80 .scope module, "flipflopD4" "Dflip_flop" 9 32, 6 38 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2e9860 .functor BUF 1, L_0x7fffdc2e98d0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2e99c0 .functor BUF 1, L_0x7fffdc2e9a30, C4<0>, C4<0>, C4<0>;
v0x7fffdc229500_0 .net *"_s14", 0 0, L_0x7fffdc2e98d0;  1 drivers
v0x7fffdc228410_0 .net *"_s16", 0 0, L_0x7fffdc2e9a30;  1 drivers
v0x7fffdc2284f0_0 .net "a", 0 0, L_0x7fffdc2e9ad0;  1 drivers
v0x7fffdc10a060_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc10a100_0 .net "ignore", 0 0, L_0x7fffdc2e8120;  1 drivers
v0x7fffdc10a1a0_0 .net "line", 3 0, L_0x7fffdc2e9680;  1 drivers
v0x7fffdc103220_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1032c0_0 .net "s1", 0 0, L_0x7fffdc2e9860;  1 drivers
v0x7fffdc103380_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc2e94f0 .part L_0x7fffdc2e9680, 0, 1;
L_0x7fffdc2e9590 .part L_0x7fffdc2e9680, 1, 1;
L_0x7fffdc2e9680 .concat8 [ 1 1 1 1], L_0x7fffdc2e7fc0, L_0x7fffdc2e8280, L_0x7fffdc2e9220, L_0x7fffdc2e93e0;
L_0x7fffdc2e98d0 .part L_0x7fffdc2e9680, 2, 1;
L_0x7fffdc2e9a30 .part L_0x7fffdc2e9680, 3, 1;
S_0x7fffdc16bef0 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc16ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2e7fc0 .functor BUF 1, L_0x7fffdc2e8030, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2e8120 .functor BUF 1, L_0x7fffdc2e8190, C4<0>, C4<0>, C4<0>;
v0x7fffdc11f8b0_0 .net *"_s34", 0 0, L_0x7fffdc2e8030;  1 drivers
v0x7fffdc11e770_0 .net *"_s36", 0 0, L_0x7fffdc2e8190;  1 drivers
v0x7fffdc11e830_0 .net "a", 0 0, L_0x7fffdc2e9ad0;  alias, 1 drivers
v0x7fffdc11e8d0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc118fd0_0 .net "line", 7 0, L_0x7fffdc2e7c50;  1 drivers
v0x7fffdc1190e0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc117230_0 .net "s1", 0 0, L_0x7fffdc2e7fc0;  1 drivers
v0x7fffdc1172f0_0 .net "s2", 0 0, L_0x7fffdc2e8120;  alias, 1 drivers
L_0x7fffdc2e70d0 .part L_0x7fffdc2e7c50, 5, 1;
L_0x7fffdc2e72a0 .part L_0x7fffdc2e7c50, 6, 1;
L_0x7fffdc2e7450 .part L_0x7fffdc2e7c50, 1, 1;
L_0x7fffdc2e75b0 .part L_0x7fffdc2e7c50, 0, 1;
L_0x7fffdc2e76a0 .part L_0x7fffdc2e7c50, 7, 1;
L_0x7fffdc2e77b0 .part L_0x7fffdc2e7c50, 2, 1;
L_0x7fffdc2e78a0 .part L_0x7fffdc2e7c50, 3, 1;
L_0x7fffdc2e7a00 .part L_0x7fffdc2e7c50, 4, 1;
LS_0x7fffdc2e7c50_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2e71c0, L_0x7fffdc2e7230, L_0x7fffdc2e73e0, L_0x7fffdc2e7540;
LS_0x7fffdc2e7c50_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2e7740, L_0x7fffdc2e6ff0, L_0x7fffdc2e7060, L_0x7fffdc2e7990;
L_0x7fffdc2e7c50 .concat8 [ 4 4 0 0], LS_0x7fffdc2e7c50_0_0, LS_0x7fffdc2e7c50_0_4;
L_0x7fffdc2e8030 .part L_0x7fffdc2e7c50, 3, 1;
L_0x7fffdc2e8190 .part L_0x7fffdc2e7c50, 4, 1;
S_0x7fffdc165fc0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc16bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e7060 .functor AND 1, L_0x7fffdc2e9ad0, L_0x7fffdc2e70d0, C4<1>, C4<1>;
v0x7fffdc164fd0_0 .net "e1", 0 0, L_0x7fffdc2e9ad0;  alias, 1 drivers
v0x7fffdc1650b0_0 .net "e2", 0 0, L_0x7fffdc2e70d0;  1 drivers
v0x7fffdc155bf0_0 .net "s", 0 0, L_0x7fffdc2e7060;  1 drivers
S_0x7fffdc153e50 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc16bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e71c0 .functor NAND 1, L_0x7fffdc2e9ad0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc155d40_0 .net "e1", 0 0, L_0x7fffdc2e9ad0;  alias, 1 drivers
v0x7fffdc152e60_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc152f00_0 .net "s", 0 0, L_0x7fffdc2e71c0;  1 drivers
S_0x7fffdc14cf30 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc16bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e73e0 .functor NAND 1, L_0x7fffdc2e7450, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc14bf40_0 .net "e1", 0 0, L_0x7fffdc2e7450;  1 drivers
v0x7fffdc14c000_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc13b470_0 .net "s", 0 0, L_0x7fffdc2e73e0;  1 drivers
S_0x7fffdc1399d0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc16bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e7540 .functor NAND 1, L_0x7fffdc2e75b0, L_0x7fffdc2e76a0, C4<1>, C4<1>;
v0x7fffdc13b5a0_0 .net "e1", 0 0, L_0x7fffdc2e75b0;  1 drivers
v0x7fffdc138c10_0 .net "e2", 0 0, L_0x7fffdc2e76a0;  1 drivers
v0x7fffdc138cd0_0 .net "s", 0 0, L_0x7fffdc2e7540;  1 drivers
S_0x7fffdc129850 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc16bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e7740 .functor NAND 1, L_0x7fffdc2e77b0, L_0x7fffdc2e78a0, C4<1>, C4<1>;
v0x7fffdc137830_0 .net "e1", 0 0, L_0x7fffdc2e77b0;  1 drivers
v0x7fffdc137910_0 .net "e2", 0 0, L_0x7fffdc2e78a0;  1 drivers
v0x7fffdc135a40_0 .net "s", 0 0, L_0x7fffdc2e7740;  1 drivers
S_0x7fffdc134a50 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc16bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e7230 .functor NOT 1, L_0x7fffdc2e72a0, C4<0>, C4<0>, C4<0>;
v0x7fffdc135b70_0 .net "e1", 0 0, L_0x7fffdc2e72a0;  1 drivers
v0x7fffdc12eb20_0 .net "s", 0 0, L_0x7fffdc2e7230;  1 drivers
S_0x7fffdc12db30 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc16bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e7990 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2e7a00, C4<0>, C4<0>;
v0x7fffdc12ec90_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc128420_0 .net "e2", 0 0, L_0x7fffdc2e7a00;  1 drivers
v0x7fffdc1284c0_0 .net "s", 0 0, L_0x7fffdc2e7990;  1 drivers
S_0x7fffdc126680 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc16bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e6ff0 .functor XOR 1, L_0x7fffdc2e9ad0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc1256e0_0 .net "e1", 0 0, L_0x7fffdc2e9ad0;  alias, 1 drivers
v0x7fffdc1257d0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc11f760_0 .net "s", 0 0, L_0x7fffdc2e6ff0;  1 drivers
S_0x7fffdc116240 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc16ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2e9220 .functor BUF 1, L_0x7fffdc2e9290, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2e93e0 .functor BUF 1, L_0x7fffdc2e9450, C4<0>, C4<0>, C4<0>;
v0x7fffdc23cfc0_0 .net *"_s34", 0 0, L_0x7fffdc2e9290;  1 drivers
v0x7fffdc23d0a0_0 .net *"_s36", 0 0, L_0x7fffdc2e9450;  1 drivers
v0x7fffdc237170_0 .net "a", 0 0, L_0x7fffdc2e94f0;  1 drivers
v0x7fffdc237240_0 .net "clk", 0 0, L_0x7fffdc2e9590;  1 drivers
v0x7fffdc2372e0_0 .net "line", 7 0, L_0x7fffdc2e8eb0;  1 drivers
v0x7fffdc2361f0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc236290_0 .net "s1", 0 0, L_0x7fffdc2e9220;  1 drivers
v0x7fffdc230330_0 .net "s2", 0 0, L_0x7fffdc2e93e0;  1 drivers
L_0x7fffdc2e83d0 .part L_0x7fffdc2e8eb0, 5, 1;
L_0x7fffdc2e8550 .part L_0x7fffdc2e8eb0, 6, 1;
L_0x7fffdc2e8700 .part L_0x7fffdc2e8eb0, 1, 1;
L_0x7fffdc2e8810 .part L_0x7fffdc2e8eb0, 0, 1;
L_0x7fffdc2e8900 .part L_0x7fffdc2e8eb0, 7, 1;
L_0x7fffdc2e8a10 .part L_0x7fffdc2e8eb0, 2, 1;
L_0x7fffdc2e8b00 .part L_0x7fffdc2e8eb0, 3, 1;
L_0x7fffdc2e8c60 .part L_0x7fffdc2e8eb0, 4, 1;
LS_0x7fffdc2e8eb0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2e8470, L_0x7fffdc2e84e0, L_0x7fffdc2e8690, L_0x7fffdc2e87a0;
LS_0x7fffdc2e8eb0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2e89a0, L_0x7fffdc2e82f0, L_0x7fffdc2e8360, L_0x7fffdc2e8bf0;
L_0x7fffdc2e8eb0 .concat8 [ 4 4 0 0], LS_0x7fffdc2e8eb0_0_0, LS_0x7fffdc2e8eb0_0_4;
L_0x7fffdc2e9290 .part L_0x7fffdc2e8eb0, 3, 1;
L_0x7fffdc2e9450 .part L_0x7fffdc2e8eb0, 4, 1;
S_0x7fffdc110390 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc116240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e8360 .functor AND 1, L_0x7fffdc2e94f0, L_0x7fffdc2e83d0, C4<1>, C4<1>;
v0x7fffdc10f370_0 .net "e1", 0 0, L_0x7fffdc2e94f0;  alias, 1 drivers
v0x7fffdc10f430_0 .net "e2", 0 0, L_0x7fffdc2e83d0;  1 drivers
v0x7fffdc25fb80_0 .net "s", 0 0, L_0x7fffdc2e8360;  1 drivers
S_0x7fffdc25eb90 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc116240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e8470 .functor NAND 1, L_0x7fffdc2e94f0, L_0x7fffdc2e9590, C4<1>, C4<1>;
v0x7fffdc25b650_0 .net "e1", 0 0, L_0x7fffdc2e94f0;  alias, 1 drivers
v0x7fffdc25b740_0 .net "e2", 0 0, L_0x7fffdc2e9590;  alias, 1 drivers
v0x7fffdc254810_0 .net "s", 0 0, L_0x7fffdc2e8470;  1 drivers
S_0x7fffdc24d9d0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc116240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e8690 .functor NAND 1, L_0x7fffdc2e8700, L_0x7fffdc2e9590, C4<1>, C4<1>;
v0x7fffdc254960_0 .net "e1", 0 0, L_0x7fffdc2e8700;  1 drivers
v0x7fffdc246b90_0 .net "e2", 0 0, L_0x7fffdc2e9590;  alias, 1 drivers
v0x7fffdc246c60_0 .net "s", 0 0, L_0x7fffdc2e8690;  1 drivers
S_0x7fffdc23fd50 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc116240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e87a0 .functor NAND 1, L_0x7fffdc2e8810, L_0x7fffdc2e8900, C4<1>, C4<1>;
v0x7fffdc238f10_0 .net "e1", 0 0, L_0x7fffdc2e8810;  1 drivers
v0x7fffdc238ff0_0 .net "e2", 0 0, L_0x7fffdc2e8900;  1 drivers
v0x7fffdc2320d0_0 .net "s", 0 0, L_0x7fffdc2e87a0;  1 drivers
S_0x7fffdc2598b0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc116240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e89a0 .functor NAND 1, L_0x7fffdc2e8a10, L_0x7fffdc2e8b00, C4<1>, C4<1>;
v0x7fffdc232240_0 .net "e1", 0 0, L_0x7fffdc2e8a10;  1 drivers
v0x7fffdc2588c0_0 .net "e2", 0 0, L_0x7fffdc2e8b00;  1 drivers
v0x7fffdc258960_0 .net "s", 0 0, L_0x7fffdc2e89a0;  1 drivers
S_0x7fffdc252a70 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc116240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e84e0 .functor NOT 1, L_0x7fffdc2e8550, C4<0>, C4<0>, C4<0>;
v0x7fffdc251a80_0 .net "e1", 0 0, L_0x7fffdc2e8550;  1 drivers
v0x7fffdc251b60_0 .net "s", 0 0, L_0x7fffdc2e84e0;  1 drivers
S_0x7fffdc24bc30 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc116240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e8bf0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2e8c60, C4<0>, C4<0>;
v0x7fffdc24ac40_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc24ad00_0 .net "e2", 0 0, L_0x7fffdc2e8c60;  1 drivers
v0x7fffdc244df0_0 .net "s", 0 0, L_0x7fffdc2e8bf0;  1 drivers
S_0x7fffdc243e00 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc116240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2e82f0 .functor XOR 1, L_0x7fffdc2e94f0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc244f40_0 .net "e1", 0 0, L_0x7fffdc2e94f0;  alias, 1 drivers
v0x7fffdc23e000_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc23e0c0_0 .net "s", 0 0, L_0x7fffdc2e82f0;  1 drivers
S_0x7fffdc22f340 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc16ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e8280 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc230490_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc229400_0 .net "s", 0 0, L_0x7fffdc2e8280;  1 drivers
S_0x7fffdc0fc3e0 .scope module, "flipflopD5" "Dflip_flop" 9 34, 6 38 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2eecd0 .functor BUF 1, L_0x7fffdc2eed40, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2eee30 .functor BUF 1, L_0x7fffdc2eeea0, C4<0>, C4<0>, C4<0>;
v0x7fffdbece480_0 .net *"_s14", 0 0, L_0x7fffdc2eed40;  1 drivers
v0x7fffdbece560_0 .net *"_s16", 0 0, L_0x7fffdc2eeea0;  1 drivers
v0x7fffdbecf690_0 .net "a", 0 0, L_0x7fffdc2eef40;  1 drivers
v0x7fffdbecf730_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdbecf7d0_0 .net "ignore", 0 0, L_0x7fffdc2ed470;  1 drivers
v0x7fffdbecf870_0 .net "line", 3 0, L_0x7fffdc2eeaf0;  1 drivers
v0x7fffdbecf910_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdbecf9b0_0 .net "s1", 0 0, L_0x7fffdc2eecd0;  1 drivers
v0x7fffdbeb7140_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc2ee960 .part L_0x7fffdc2eeaf0, 0, 1;
L_0x7fffdc2eea00 .part L_0x7fffdc2eeaf0, 1, 1;
L_0x7fffdc2eeaf0 .concat8 [ 1 1 1 1], L_0x7fffdc2ed310, L_0x7fffdc2ed5d0, L_0x7fffdc2ee690, L_0x7fffdc2ee850;
L_0x7fffdc2eed40 .part L_0x7fffdc2eeaf0, 2, 1;
L_0x7fffdc2eeea0 .part L_0x7fffdc2eeaf0, 3, 1;
S_0x7fffdc0f55a0 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc0fc3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2ed310 .functor BUF 1, L_0x7fffdc2ed380, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2ed470 .functor BUF 1, L_0x7fffdc2ed4e0, C4<0>, C4<0>, C4<0>;
v0x7fffdc25c040_0 .net *"_s34", 0 0, L_0x7fffdc2ed380;  1 drivers
v0x7fffdc1dddf0_0 .net *"_s36", 0 0, L_0x7fffdc2ed4e0;  1 drivers
v0x7fffdc1dded0_0 .net "a", 0 0, L_0x7fffdc2eef40;  alias, 1 drivers
v0x7fffdc1c4d90_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc1c4e30_0 .net "line", 7 0, L_0x7fffdc2ecfa0;  1 drivers
v0x7fffdc1abd30_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc1abdd0_0 .net "s1", 0 0, L_0x7fffdc2ed310;  1 drivers
v0x7fffdc1abe90_0 .net "s2", 0 0, L_0x7fffdc2ed470;  alias, 1 drivers
L_0x7fffdc2ec420 .part L_0x7fffdc2ecfa0, 5, 1;
L_0x7fffdc2ec5f0 .part L_0x7fffdc2ecfa0, 6, 1;
L_0x7fffdc2ec7a0 .part L_0x7fffdc2ecfa0, 1, 1;
L_0x7fffdc2ec900 .part L_0x7fffdc2ecfa0, 0, 1;
L_0x7fffdc2ec9f0 .part L_0x7fffdc2ecfa0, 7, 1;
L_0x7fffdc2ecb00 .part L_0x7fffdc2ecfa0, 2, 1;
L_0x7fffdc2ecbf0 .part L_0x7fffdc2ecfa0, 3, 1;
L_0x7fffdc2ecd50 .part L_0x7fffdc2ecfa0, 4, 1;
LS_0x7fffdc2ecfa0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2ec510, L_0x7fffdc2ec580, L_0x7fffdc2ec730, L_0x7fffdc2ec890;
LS_0x7fffdc2ecfa0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2eca90, L_0x7fffdc2ec340, L_0x7fffdc2ec3b0, L_0x7fffdc2ecce0;
L_0x7fffdc2ecfa0 .concat8 [ 4 4 0 0], LS_0x7fffdc2ecfa0_0_0, LS_0x7fffdc2ecfa0_0_4;
L_0x7fffdc2ed380 .part L_0x7fffdc2ecfa0, 3, 1;
L_0x7fffdc2ed4e0 .part L_0x7fffdc2ecfa0, 4, 1;
S_0x7fffdc0ee7e0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc0f55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ec3b0 .functor AND 1, L_0x7fffdc2eef40, L_0x7fffdc2ec420, C4<1>, C4<1>;
v0x7fffdc0e7a00_0 .net "e1", 0 0, L_0x7fffdc2eef40;  alias, 1 drivers
v0x7fffdc0e0ae0_0 .net "e2", 0 0, L_0x7fffdc2ec420;  1 drivers
v0x7fffdc0e0ba0_0 .net "s", 0 0, L_0x7fffdc2ec3b0;  1 drivers
S_0x7fffdc1082c0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc0f55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ec510 .functor NAND 1, L_0x7fffdc2eef40, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1072d0_0 .net "e1", 0 0, L_0x7fffdc2eef40;  alias, 1 drivers
v0x7fffdc1073c0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc101480_0 .net "s", 0 0, L_0x7fffdc2ec510;  1 drivers
S_0x7fffdc100490 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc0f55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ec730 .functor NAND 1, L_0x7fffdc2ec7a0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc1015b0_0 .net "e1", 0 0, L_0x7fffdc2ec7a0;  1 drivers
v0x7fffdc0fa640_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc0fa700_0 .net "s", 0 0, L_0x7fffdc2ec730;  1 drivers
S_0x7fffdc0f9650 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc0f55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ec890 .functor NAND 1, L_0x7fffdc2ec900, L_0x7fffdc2ec9f0, C4<1>, C4<1>;
v0x7fffdc0f3850_0 .net "e1", 0 0, L_0x7fffdc2ec900;  1 drivers
v0x7fffdc0f3910_0 .net "e2", 0 0, L_0x7fffdc2ec9f0;  1 drivers
v0x7fffdc0f2810_0 .net "s", 0 0, L_0x7fffdc2ec890;  1 drivers
S_0x7fffdc0ec9c0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc0f55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2eca90 .functor NAND 1, L_0x7fffdc2ecb00, L_0x7fffdc2ecbf0, C4<1>, C4<1>;
v0x7fffdc0eb9d0_0 .net "e1", 0 0, L_0x7fffdc2ecb00;  1 drivers
v0x7fffdc0eba90_0 .net "e2", 0 0, L_0x7fffdc2ecbf0;  1 drivers
v0x7fffdc0e5b80_0 .net "s", 0 0, L_0x7fffdc2eca90;  1 drivers
S_0x7fffdc0e4b90 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc0f55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2ec580 .functor NOT 1, L_0x7fffdc2ec5f0, C4<0>, C4<0>, C4<0>;
v0x7fffdc0e5cd0_0 .net "e1", 0 0, L_0x7fffdc2ec5f0;  1 drivers
v0x7fffdc0ded40_0 .net "s", 0 0, L_0x7fffdc2ec580;  1 drivers
S_0x7fffdc0ddd50 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc0f55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ecce0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2ecd50, C4<0>, C4<0>;
v0x7fffdc0dee40_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc0d7e10_0 .net "e2", 0 0, L_0x7fffdc2ecd50;  1 drivers
v0x7fffdc0d7ed0_0 .net "s", 0 0, L_0x7fffdc2ecce0;  1 drivers
S_0x7fffdc0d6e20 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc0f55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ec340 .functor XOR 1, L_0x7fffdc2eef40, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc20faf0_0 .net "e1", 0 0, L_0x7fffdc2eef40;  alias, 1 drivers
v0x7fffdc20fc00_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc25bf40_0 .net "s", 0 0, L_0x7fffdc2ec340;  1 drivers
S_0x7fffdc192cd0 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc0fc3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2ee690 .functor BUF 1, L_0x7fffdc2ee700, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2ee850 .functor BUF 1, L_0x7fffdc2ee8c0, C4<0>, C4<0>, C4<0>;
v0x7fffdbeeb350_0 .net *"_s34", 0 0, L_0x7fffdc2ee700;  1 drivers
v0x7fffdbec8d50_0 .net *"_s36", 0 0, L_0x7fffdc2ee8c0;  1 drivers
v0x7fffdbec8e30_0 .net "a", 0 0, L_0x7fffdc2ee960;  1 drivers
v0x7fffdbec8ed0_0 .net "clk", 0 0, L_0x7fffdc2eea00;  1 drivers
v0x7fffdbec8fc0_0 .net "line", 7 0, L_0x7fffdc2ee320;  1 drivers
v0x7fffdbec90d0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdbecd1e0_0 .net "s1", 0 0, L_0x7fffdc2ee690;  1 drivers
v0x7fffdbecd2a0_0 .net "s2", 0 0, L_0x7fffdc2ee850;  1 drivers
L_0x7fffdc2ed720 .part L_0x7fffdc2ee320, 5, 1;
L_0x7fffdc2ed8a0 .part L_0x7fffdc2ee320, 6, 1;
L_0x7fffdc2edae0 .part L_0x7fffdc2ee320, 1, 1;
L_0x7fffdc2edbf0 .part L_0x7fffdc2ee320, 0, 1;
L_0x7fffdc2edd70 .part L_0x7fffdc2ee320, 7, 1;
L_0x7fffdc2ede80 .part L_0x7fffdc2ee320, 2, 1;
L_0x7fffdc2edf70 .part L_0x7fffdc2ee320, 3, 1;
L_0x7fffdc2ee0d0 .part L_0x7fffdc2ee320, 4, 1;
LS_0x7fffdc2ee320_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2ed7c0, L_0x7fffdc2ed830, L_0x7fffdc2ed9e0, L_0x7fffdc2edb80;
LS_0x7fffdc2ee320_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2ede10, L_0x7fffdc2ed640, L_0x7fffdc2ed6b0, L_0x7fffdc2ee060;
L_0x7fffdc2ee320 .concat8 [ 4 4 0 0], LS_0x7fffdc2ee320_0_0, LS_0x7fffdc2ee320_0_4;
L_0x7fffdc2ee700 .part L_0x7fffdc2ee320, 3, 1;
L_0x7fffdc2ee8c0 .part L_0x7fffdc2ee320, 4, 1;
S_0x7fffdc179c70 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ed6b0 .functor AND 1, L_0x7fffdc2ee960, L_0x7fffdc2ed720, C4<1>, C4<1>;
v0x7fffdc160c10_0 .net "e1", 0 0, L_0x7fffdc2ee960;  alias, 1 drivers
v0x7fffdc160cf0_0 .net "e2", 0 0, L_0x7fffdc2ed720;  1 drivers
v0x7fffdc160db0_0 .net "s", 0 0, L_0x7fffdc2ed6b0;  1 drivers
S_0x7fffdc1f6e50 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ed7c0 .functor NAND 1, L_0x7fffdc2ee960, L_0x7fffdc2eea00, C4<1>, C4<1>;
v0x7fffdc10afe0_0 .net "e1", 0 0, L_0x7fffdc2ee960;  alias, 1 drivers
v0x7fffdc10b0d0_0 .net "e2", 0 0, L_0x7fffdc2eea00;  alias, 1 drivers
v0x7fffdc10b170_0 .net "s", 0 0, L_0x7fffdc2ed7c0;  1 drivers
S_0x7fffdc25c7b0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ed9e0 .functor NAND 1, L_0x7fffdc2edae0, L_0x7fffdc2eea00, C4<1>, C4<1>;
v0x7fffdc25cce0_0 .net "e1", 0 0, L_0x7fffdc2edae0;  1 drivers
v0x7fffdc25cda0_0 .net "e2", 0 0, L_0x7fffdc2eea00;  alias, 1 drivers
v0x7fffdc25ce90_0 .net "s", 0 0, L_0x7fffdc2ed9e0;  1 drivers
S_0x7fffdbe6c090 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2edb80 .functor NAND 1, L_0x7fffdc2edbf0, L_0x7fffdc2edd70, C4<1>, C4<1>;
v0x7fffdbe6c260_0 .net "e1", 0 0, L_0x7fffdc2edbf0;  1 drivers
v0x7fffdbe6c340_0 .net "e2", 0 0, L_0x7fffdc2edd70;  1 drivers
v0x7fffdbe6c400_0 .net "s", 0 0, L_0x7fffdc2edb80;  1 drivers
S_0x7fffdbea3750 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ede10 .functor NAND 1, L_0x7fffdc2ede80, L_0x7fffdc2edf70, C4<1>, C4<1>;
v0x7fffdbea39c0_0 .net "e1", 0 0, L_0x7fffdc2ede80;  1 drivers
v0x7fffdbea3aa0_0 .net "e2", 0 0, L_0x7fffdc2edf70;  1 drivers
v0x7fffdbee0af0_0 .net "s", 0 0, L_0x7fffdc2ede10;  1 drivers
S_0x7fffdbee0c30 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2ed830 .functor NOT 1, L_0x7fffdc2ed8a0, C4<0>, C4<0>, C4<0>;
v0x7fffdbee0e00_0 .net "e1", 0 0, L_0x7fffdc2ed8a0;  1 drivers
v0x7fffdbee4450_0 .net "s", 0 0, L_0x7fffdc2ed830;  1 drivers
S_0x7fffdbee4570 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ee060 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2ee0d0, C4<0>, C4<0>;
v0x7fffdbee4790_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdbef91e0_0 .net "e2", 0 0, L_0x7fffdc2ee0d0;  1 drivers
v0x7fffdbef92c0_0 .net "s", 0 0, L_0x7fffdc2ee060;  1 drivers
S_0x7fffdbef93e0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2ed640 .functor XOR 1, L_0x7fffdc2ee960, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdbeeb080_0 .net "e1", 0 0, L_0x7fffdc2ee960;  alias, 1 drivers
v0x7fffdbeeb190_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdbeeb250_0 .net "s", 0 0, L_0x7fffdc2ed640;  1 drivers
S_0x7fffdbecd400 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc0fc3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2ed5d0 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdbece2a0_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdbece360_0 .net "s", 0 0, L_0x7fffdc2ed5d0;  1 drivers
S_0x7fffdbeb7310 .scope module, "flipflopD6" "Dflip_flop" 9 36, 6 38 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2f3c50 .functor BUF 1, L_0x7fffdc2f3cc0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2f3db0 .functor BUF 1, L_0x7fffdc2f3e20, C4<0>, C4<0>, C4<0>;
v0x7fffdc269400_0 .net *"_s14", 0 0, L_0x7fffdc2f3cc0;  1 drivers
v0x7fffdc2694e0_0 .net *"_s16", 0 0, L_0x7fffdc2f3e20;  1 drivers
v0x7fffdc2695c0_0 .net "a", 0 0, L_0x7fffdc2f3ec0;  1 drivers
v0x7fffdc269720_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc2697c0_0 .net "ignore", 0 0, L_0x7fffdc2f23f0;  1 drivers
v0x7fffdc269860_0 .net "line", 3 0, L_0x7fffdc2f3a70;  1 drivers
v0x7fffdc269900_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc2699a0_0 .net "s1", 0 0, L_0x7fffdc2f3c50;  1 drivers
v0x7fffdc269a60_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc2f38e0 .part L_0x7fffdc2f3a70, 0, 1;
L_0x7fffdc2f3980 .part L_0x7fffdc2f3a70, 1, 1;
L_0x7fffdc2f3a70 .concat8 [ 1 1 1 1], L_0x7fffdc2f2290, L_0x7fffdc2f2550, L_0x7fffdc2f3610, L_0x7fffdc2f37d0;
L_0x7fffdc2f3cc0 .part L_0x7fffdc2f3a70, 2, 1;
L_0x7fffdc2f3e20 .part L_0x7fffdc2f3a70, 3, 1;
S_0x7fffdbecb660 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdbeb7310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2f2290 .functor BUF 1, L_0x7fffdc2f2300, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2f23f0 .functor BUF 1, L_0x7fffdc2f2460, C4<0>, C4<0>, C4<0>;
v0x7fffdbeca9c0_0 .net *"_s34", 0 0, L_0x7fffdc2f2300;  1 drivers
v0x7fffdbecaaa0_0 .net *"_s36", 0 0, L_0x7fffdc2f2460;  1 drivers
v0x7fffdbecab80_0 .net "a", 0 0, L_0x7fffdc2f3ec0;  alias, 1 drivers
v0x7fffdbebde60_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdbebdf00_0 .net "line", 7 0, L_0x7fffdc2f1f20;  1 drivers
v0x7fffdbebdfc0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdbebe060_0 .net "s1", 0 0, L_0x7fffdc2f2290;  1 drivers
v0x7fffdbebe120_0 .net "s2", 0 0, L_0x7fffdc2f23f0;  alias, 1 drivers
L_0x7fffdc2f13a0 .part L_0x7fffdc2f1f20, 5, 1;
L_0x7fffdc2f1570 .part L_0x7fffdc2f1f20, 6, 1;
L_0x7fffdc2f1720 .part L_0x7fffdc2f1f20, 1, 1;
L_0x7fffdc2f1880 .part L_0x7fffdc2f1f20, 0, 1;
L_0x7fffdc2f1970 .part L_0x7fffdc2f1f20, 7, 1;
L_0x7fffdc2f1a80 .part L_0x7fffdc2f1f20, 2, 1;
L_0x7fffdc2f1b70 .part L_0x7fffdc2f1f20, 3, 1;
L_0x7fffdc2f1cd0 .part L_0x7fffdc2f1f20, 4, 1;
LS_0x7fffdc2f1f20_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2f1490, L_0x7fffdc2f1500, L_0x7fffdc2f16b0, L_0x7fffdc2f1810;
LS_0x7fffdc2f1f20_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2f1a10, L_0x7fffdc2f12c0, L_0x7fffdc2f1330, L_0x7fffdc2f1c60;
L_0x7fffdc2f1f20 .concat8 [ 4 4 0 0], LS_0x7fffdc2f1f20_0_0, LS_0x7fffdc2f1f20_0_4;
L_0x7fffdc2f2300 .part L_0x7fffdc2f1f20, 3, 1;
L_0x7fffdc2f2460 .part L_0x7fffdc2f1f20, 4, 1;
S_0x7fffdbecb900 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdbecb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f1330 .functor AND 1, L_0x7fffdc2f3ec0, L_0x7fffdc2f13a0, C4<1>, C4<1>;
v0x7fffdbeb7490_0 .net "e1", 0 0, L_0x7fffdc2f3ec0;  alias, 1 drivers
v0x7fffdbec14f0_0 .net "e2", 0 0, L_0x7fffdc2f13a0;  1 drivers
v0x7fffdbec15b0_0 .net "s", 0 0, L_0x7fffdc2f1330;  1 drivers
S_0x7fffdbec16d0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdbecb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f1490 .functor NAND 1, L_0x7fffdc2f3ec0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdbecc400_0 .net "e1", 0 0, L_0x7fffdc2f3ec0;  alias, 1 drivers
v0x7fffdbecc4d0_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdbecc570_0 .net "s", 0 0, L_0x7fffdc2f1490;  1 drivers
S_0x7fffdbecc6a0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdbecb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f16b0 .functor NAND 1, L_0x7fffdc2f1720, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdbec4b80_0 .net "e1", 0 0, L_0x7fffdc2f1720;  1 drivers
v0x7fffdbec4c20_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdbec4cc0_0 .net "s", 0 0, L_0x7fffdc2f16b0;  1 drivers
S_0x7fffdbec4df0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdbecb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f1810 .functor NAND 1, L_0x7fffdc2f1880, L_0x7fffdc2f1970, C4<1>, C4<1>;
v0x7fffdbec82f0_0 .net "e1", 0 0, L_0x7fffdc2f1880;  1 drivers
v0x7fffdbec83d0_0 .net "e2", 0 0, L_0x7fffdc2f1970;  1 drivers
v0x7fffdbec8490_0 .net "s", 0 0, L_0x7fffdc2f1810;  1 drivers
S_0x7fffdbeb48c0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdbecb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f1a10 .functor NAND 1, L_0x7fffdc2f1a80, L_0x7fffdc2f1b70, C4<1>, C4<1>;
v0x7fffdbeb4b30_0 .net "e1", 0 0, L_0x7fffdc2f1a80;  1 drivers
v0x7fffdbeb4c10_0 .net "e2", 0 0, L_0x7fffdc2f1b70;  1 drivers
v0x7fffdbec85b0_0 .net "s", 0 0, L_0x7fffdc2f1a10;  1 drivers
S_0x7fffdbec9af0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdbecb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f1500 .functor NOT 1, L_0x7fffdc2f1570, C4<0>, C4<0>, C4<0>;
v0x7fffdbec9cc0_0 .net "e1", 0 0, L_0x7fffdc2f1570;  1 drivers
v0x7fffdbec9da0_0 .net "s", 0 0, L_0x7fffdc2f1500;  1 drivers
S_0x7fffdbed23f0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdbecb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f1c60 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2f1cd0, C4<0>, C4<0>;
v0x7fffdbed25c0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdbed2680_0 .net "e2", 0 0, L_0x7fffdc2f1cd0;  1 drivers
v0x7fffdbed2740_0 .net "s", 0 0, L_0x7fffdc2f1c60;  1 drivers
S_0x7fffdbeba7d0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdbecb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f12c0 .functor XOR 1, L_0x7fffdc2f3ec0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdbeba9f0_0 .net "e1", 0 0, L_0x7fffdc2f3ec0;  alias, 1 drivers
v0x7fffdbebaae0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdbeca8c0_0 .net "s", 0 0, L_0x7fffdc2f12c0;  1 drivers
S_0x7fffdbea94c0 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdbeb7310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2f3610 .functor BUF 1, L_0x7fffdc2f3680, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2f37d0 .functor BUF 1, L_0x7fffdc2f3840, C4<0>, C4<0>, C4<0>;
v0x7fffdc268a10_0 .net *"_s34", 0 0, L_0x7fffdc2f3680;  1 drivers
v0x7fffdc268ab0_0 .net *"_s36", 0 0, L_0x7fffdc2f3840;  1 drivers
v0x7fffdc268b50_0 .net "a", 0 0, L_0x7fffdc2f38e0;  1 drivers
v0x7fffdc268bf0_0 .net "clk", 0 0, L_0x7fffdc2f3980;  1 drivers
v0x7fffdc268ce0_0 .net "line", 7 0, L_0x7fffdc2f32a0;  1 drivers
v0x7fffdc268dd0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc268e70_0 .net "s1", 0 0, L_0x7fffdc2f3610;  1 drivers
v0x7fffdc268f10_0 .net "s2", 0 0, L_0x7fffdc2f37d0;  1 drivers
L_0x7fffdc2f26a0 .part L_0x7fffdc2f32a0, 5, 1;
L_0x7fffdc2f2820 .part L_0x7fffdc2f32a0, 6, 1;
L_0x7fffdc2f2a60 .part L_0x7fffdc2f32a0, 1, 1;
L_0x7fffdc2f2b70 .part L_0x7fffdc2f32a0, 0, 1;
L_0x7fffdc2f2cf0 .part L_0x7fffdc2f32a0, 7, 1;
L_0x7fffdc2f2e00 .part L_0x7fffdc2f32a0, 2, 1;
L_0x7fffdc2f2ef0 .part L_0x7fffdc2f32a0, 3, 1;
L_0x7fffdc2f3050 .part L_0x7fffdc2f32a0, 4, 1;
LS_0x7fffdc2f32a0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2f2740, L_0x7fffdc2f27b0, L_0x7fffdc2f2960, L_0x7fffdc2f2b00;
LS_0x7fffdc2f32a0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2f2d90, L_0x7fffdc2f25c0, L_0x7fffdc2f2630, L_0x7fffdc2f2fe0;
L_0x7fffdc2f32a0 .concat8 [ 4 4 0 0], LS_0x7fffdc2f32a0_0_0, LS_0x7fffdc2f32a0_0_4;
L_0x7fffdc2f3680 .part L_0x7fffdc2f32a0, 3, 1;
L_0x7fffdc2f3840 .part L_0x7fffdc2f32a0, 4, 1;
S_0x7fffdbea9730 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdbea94c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f2630 .functor AND 1, L_0x7fffdc2f38e0, L_0x7fffdc2f26a0, C4<1>, C4<1>;
v0x7fffdbed0d70_0 .net "e1", 0 0, L_0x7fffdc2f38e0;  alias, 1 drivers
v0x7fffdbed0e50_0 .net "e2", 0 0, L_0x7fffdc2f26a0;  1 drivers
v0x7fffdbed0f10_0 .net "s", 0 0, L_0x7fffdc2f2630;  1 drivers
S_0x7fffdbed37f0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdbea94c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f2740 .functor NAND 1, L_0x7fffdc2f38e0, L_0x7fffdc2f3980, C4<1>, C4<1>;
v0x7fffdbed3a30_0 .net "e1", 0 0, L_0x7fffdc2f38e0;  alias, 1 drivers
v0x7fffdbed3af0_0 .net "e2", 0 0, L_0x7fffdc2f3980;  alias, 1 drivers
v0x7fffdbed1060_0 .net "s", 0 0, L_0x7fffdc2f2740;  1 drivers
S_0x7fffdbed5bb0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdbea94c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f2960 .functor NAND 1, L_0x7fffdc2f2a60, L_0x7fffdc2f3980, C4<1>, C4<1>;
v0x7fffdbed5e00_0 .net "e1", 0 0, L_0x7fffdc2f2a60;  1 drivers
v0x7fffdbed5ec0_0 .net "e2", 0 0, L_0x7fffdc2f3980;  alias, 1 drivers
v0x7fffdbeda160_0 .net "s", 0 0, L_0x7fffdc2f2960;  1 drivers
S_0x7fffdbeda270 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdbea94c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f2b00 .functor NAND 1, L_0x7fffdc2f2b70, L_0x7fffdc2f2cf0, C4<1>, C4<1>;
v0x7fffdbeda440_0 .net "e1", 0 0, L_0x7fffdc2f2b70;  1 drivers
v0x7fffdbeace70_0 .net "e2", 0 0, L_0x7fffdc2f2cf0;  1 drivers
v0x7fffdbeacf30_0 .net "s", 0 0, L_0x7fffdc2f2b00;  1 drivers
S_0x7fffdbead080 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdbea94c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f2d90 .functor NAND 1, L_0x7fffdc2f2e00, L_0x7fffdc2f2ef0, C4<1>, C4<1>;
v0x7fffdbee88e0_0 .net "e1", 0 0, L_0x7fffdc2f2e00;  1 drivers
v0x7fffdbee89c0_0 .net "e2", 0 0, L_0x7fffdc2f2ef0;  1 drivers
v0x7fffdbee8a80_0 .net "s", 0 0, L_0x7fffdc2f2d90;  1 drivers
S_0x7fffdc267fa0 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdbea94c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f27b0 .functor NOT 1, L_0x7fffdc2f2820, C4<0>, C4<0>, C4<0>;
v0x7fffdbee8bf0_0 .net "e1", 0 0, L_0x7fffdc2f2820;  1 drivers
v0x7fffdc268120_0 .net "s", 0 0, L_0x7fffdc2f27b0;  1 drivers
S_0x7fffdc2681c0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdbea94c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f2fe0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2f3050, C4<0>, C4<0>;
v0x7fffdc2683e0_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc268480_0 .net "e2", 0 0, L_0x7fffdc2f3050;  1 drivers
v0x7fffdc268520_0 .net "s", 0 0, L_0x7fffdc2f2fe0;  1 drivers
S_0x7fffdc2685c0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdbea94c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f25c0 .functor XOR 1, L_0x7fffdc2f38e0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc2687e0_0 .net "e1", 0 0, L_0x7fffdc2f38e0;  alias, 1 drivers
v0x7fffdc2688d0_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc268970_0 .net "s", 0 0, L_0x7fffdc2f25c0;  1 drivers
S_0x7fffdc269050 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdbeb7310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f2550 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc269220_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc2692e0_0 .net "s", 0 0, L_0x7fffdc2f2550;  1 drivers
S_0x7fffdc269c60 .scope module, "flipflopD7" "Dflip_flop" 9 38, 6 38 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2f9050 .functor BUF 1, L_0x7fffdc2f90c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2f91b0 .functor BUF 1, L_0x7fffdc2f9220, C4<0>, C4<0>, C4<0>;
v0x7fffdc270c00_0 .net *"_s14", 0 0, L_0x7fffdc2f90c0;  1 drivers
v0x7fffdc270ce0_0 .net *"_s16", 0 0, L_0x7fffdc2f9220;  1 drivers
v0x7fffdc270dc0_0 .net "a", 0 0, L_0x7fffdc2f92c0;  1 drivers
v0x7fffdc270ef0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc270f90_0 .net "ignore", 0 0, L_0x7fffdc2f77f0;  1 drivers
v0x7fffdc271030_0 .net "line", 3 0, L_0x7fffdc2f8e70;  1 drivers
v0x7fffdc2710d0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc271170_0 .net "s1", 0 0, L_0x7fffdc2f9050;  1 drivers
v0x7fffdc271230_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc2f8ce0 .part L_0x7fffdc2f8e70, 0, 1;
L_0x7fffdc2f8d80 .part L_0x7fffdc2f8e70, 1, 1;
L_0x7fffdc2f8e70 .concat8 [ 1 1 1 1], L_0x7fffdc2f7690, L_0x7fffdc2f7950, L_0x7fffdc2f8a10, L_0x7fffdc2f8bd0;
L_0x7fffdc2f90c0 .part L_0x7fffdc2f8e70, 2, 1;
L_0x7fffdc2f9220 .part L_0x7fffdc2f8e70, 3, 1;
S_0x7fffdc269e60 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc269c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2f7690 .functor BUF 1, L_0x7fffdc2f7700, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2f77f0 .functor BUF 1, L_0x7fffdc2f7860, C4<0>, C4<0>, C4<0>;
v0x7fffdc26c820_0 .net *"_s34", 0 0, L_0x7fffdc2f7700;  1 drivers
v0x7fffdc26c900_0 .net *"_s36", 0 0, L_0x7fffdc2f7860;  1 drivers
v0x7fffdc26c9e0_0 .net "a", 0 0, L_0x7fffdc2f92c0;  alias, 1 drivers
v0x7fffdc26cab0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc26cb50_0 .net "line", 7 0, L_0x7fffdc2f7320;  1 drivers
v0x7fffdc26cc60_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc26cd00_0 .net "s1", 0 0, L_0x7fffdc2f7690;  1 drivers
v0x7fffdc26cdc0_0 .net "s2", 0 0, L_0x7fffdc2f77f0;  alias, 1 drivers
L_0x7fffdc2f68b0 .part L_0x7fffdc2f7320, 5, 1;
L_0x7fffdc2f6a80 .part L_0x7fffdc2f7320, 6, 1;
L_0x7fffdc2f6c30 .part L_0x7fffdc2f7320, 1, 1;
L_0x7fffdc2f6d90 .part L_0x7fffdc2f7320, 0, 1;
L_0x7fffdc2f6e80 .part L_0x7fffdc2f7320, 7, 1;
L_0x7fffdc2f6f90 .part L_0x7fffdc2f7320, 2, 1;
L_0x7fffdc2f7080 .part L_0x7fffdc2f7320, 3, 1;
L_0x7fffdc2f71e0 .part L_0x7fffdc2f7320, 4, 1;
LS_0x7fffdc2f7320_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2f69a0, L_0x7fffdc2f6a10, L_0x7fffdc2f6bc0, L_0x7fffdc2f6d20;
LS_0x7fffdc2f7320_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2f6f20, L_0x7fffdc2f67d0, L_0x7fffdc2f6840, L_0x7fffdc2f7170;
L_0x7fffdc2f7320 .concat8 [ 4 4 0 0], LS_0x7fffdc2f7320_0_0, LS_0x7fffdc2f7320_0_4;
L_0x7fffdc2f7700 .part L_0x7fffdc2f7320, 3, 1;
L_0x7fffdc2f7860 .part L_0x7fffdc2f7320, 4, 1;
S_0x7fffdc26a100 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc269e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f6840 .functor AND 1, L_0x7fffdc2f92c0, L_0x7fffdc2f68b0, C4<1>, C4<1>;
v0x7fffdc26a360_0 .net "e1", 0 0, L_0x7fffdc2f92c0;  alias, 1 drivers
v0x7fffdc26a440_0 .net "e2", 0 0, L_0x7fffdc2f68b0;  1 drivers
v0x7fffdc26a500_0 .net "s", 0 0, L_0x7fffdc2f6840;  1 drivers
S_0x7fffdc26a650 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc269e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f69a0 .functor NAND 1, L_0x7fffdc2f92c0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc26a870_0 .net "e1", 0 0, L_0x7fffdc2f92c0;  alias, 1 drivers
v0x7fffdc26a960_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc26aa00_0 .net "s", 0 0, L_0x7fffdc2f69a0;  1 drivers
S_0x7fffdc26ab30 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc269e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f6bc0 .functor NAND 1, L_0x7fffdc2f6c30, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc26ad80_0 .net "e1", 0 0, L_0x7fffdc2f6c30;  1 drivers
v0x7fffdc26ae40_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc26af00_0 .net "s", 0 0, L_0x7fffdc2f6bc0;  1 drivers
S_0x7fffdc26b030 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc269e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f6d20 .functor NAND 1, L_0x7fffdc2f6d90, L_0x7fffdc2f6e80, C4<1>, C4<1>;
v0x7fffdc26b250_0 .net "e1", 0 0, L_0x7fffdc2f6d90;  1 drivers
v0x7fffdc26b330_0 .net "e2", 0 0, L_0x7fffdc2f6e80;  1 drivers
v0x7fffdc26b3f0_0 .net "s", 0 0, L_0x7fffdc2f6d20;  1 drivers
S_0x7fffdc26b540 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc269e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f6f20 .functor NAND 1, L_0x7fffdc2f6f90, L_0x7fffdc2f7080, C4<1>, C4<1>;
v0x7fffdc26b7b0_0 .net "e1", 0 0, L_0x7fffdc2f6f90;  1 drivers
v0x7fffdc26b890_0 .net "e2", 0 0, L_0x7fffdc2f7080;  1 drivers
v0x7fffdc26b950_0 .net "s", 0 0, L_0x7fffdc2f6f20;  1 drivers
S_0x7fffdc26ba70 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc269e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f6a10 .functor NOT 1, L_0x7fffdc2f6a80, C4<0>, C4<0>, C4<0>;
v0x7fffdc26bc40_0 .net "e1", 0 0, L_0x7fffdc2f6a80;  1 drivers
v0x7fffdc26bd20_0 .net "s", 0 0, L_0x7fffdc2f6a10;  1 drivers
S_0x7fffdc26be40 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc269e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f7170 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2f71e0, C4<0>, C4<0>;
v0x7fffdc26c060_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc26c120_0 .net "e2", 0 0, L_0x7fffdc2f71e0;  1 drivers
v0x7fffdc26c1e0_0 .net "s", 0 0, L_0x7fffdc2f7170;  1 drivers
S_0x7fffdc26c330 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc269e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f67d0 .functor XOR 1, L_0x7fffdc2f92c0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc26c550_0 .net "e1", 0 0, L_0x7fffdc2f92c0;  alias, 1 drivers
v0x7fffdc26c660_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc26c720_0 .net "s", 0 0, L_0x7fffdc2f67d0;  1 drivers
S_0x7fffdc26cf20 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc269c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2f8a10 .functor BUF 1, L_0x7fffdc2f8a80, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2f8bd0 .functor BUF 1, L_0x7fffdc2f8c40, C4<0>, C4<0>, C4<0>;
v0x7fffdc267080_0 .net *"_s34", 0 0, L_0x7fffdc2f8a80;  1 drivers
v0x7fffdc267160_0 .net *"_s36", 0 0, L_0x7fffdc2f8c40;  1 drivers
v0x7fffdc267240_0 .net "a", 0 0, L_0x7fffdc2f8ce0;  1 drivers
v0x7fffdc267310_0 .net "clk", 0 0, L_0x7fffdc2f8d80;  1 drivers
v0x7fffdc267400_0 .net "line", 7 0, L_0x7fffdc2f86a0;  1 drivers
v0x7fffdc267510_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc2675b0_0 .net "s1", 0 0, L_0x7fffdc2f8a10;  1 drivers
v0x7fffdc267670_0 .net "s2", 0 0, L_0x7fffdc2f8bd0;  1 drivers
L_0x7fffdc2f7aa0 .part L_0x7fffdc2f86a0, 5, 1;
L_0x7fffdc2f7c20 .part L_0x7fffdc2f86a0, 6, 1;
L_0x7fffdc2f7e60 .part L_0x7fffdc2f86a0, 1, 1;
L_0x7fffdc2f7f70 .part L_0x7fffdc2f86a0, 0, 1;
L_0x7fffdc2f80f0 .part L_0x7fffdc2f86a0, 7, 1;
L_0x7fffdc2f8200 .part L_0x7fffdc2f86a0, 2, 1;
L_0x7fffdc2f82f0 .part L_0x7fffdc2f86a0, 3, 1;
L_0x7fffdc2f8450 .part L_0x7fffdc2f86a0, 4, 1;
LS_0x7fffdc2f86a0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2f7b40, L_0x7fffdc2f7bb0, L_0x7fffdc2f7d60, L_0x7fffdc2f7f00;
LS_0x7fffdc2f86a0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2f8190, L_0x7fffdc2f79c0, L_0x7fffdc2f7a30, L_0x7fffdc2f83e0;
L_0x7fffdc2f86a0 .concat8 [ 4 4 0 0], LS_0x7fffdc2f86a0_0_0, LS_0x7fffdc2f86a0_0_4;
L_0x7fffdc2f8a80 .part L_0x7fffdc2f86a0, 3, 1;
L_0x7fffdc2f8c40 .part L_0x7fffdc2f86a0, 4, 1;
S_0x7fffdc26d190 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc26cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f7a30 .functor AND 1, L_0x7fffdc2f8ce0, L_0x7fffdc2f7aa0, C4<1>, C4<1>;
v0x7fffdc26d3d0_0 .net "e1", 0 0, L_0x7fffdc2f8ce0;  alias, 1 drivers
v0x7fffdc26d4b0_0 .net "e2", 0 0, L_0x7fffdc2f7aa0;  1 drivers
v0x7fffdc26d570_0 .net "s", 0 0, L_0x7fffdc2f7a30;  1 drivers
S_0x7fffdc26d6c0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc26cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f7b40 .functor NAND 1, L_0x7fffdc2f8ce0, L_0x7fffdc2f8d80, C4<1>, C4<1>;
v0x7fffdc26d8e0_0 .net "e1", 0 0, L_0x7fffdc2f8ce0;  alias, 1 drivers
v0x7fffdc26d9d0_0 .net "e2", 0 0, L_0x7fffdc2f8d80;  alias, 1 drivers
v0x7fffdc26da70_0 .net "s", 0 0, L_0x7fffdc2f7b40;  1 drivers
S_0x7fffdc26dbc0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc26cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f7d60 .functor NAND 1, L_0x7fffdc2f7e60, L_0x7fffdc2f8d80, C4<1>, C4<1>;
v0x7fffdc26de10_0 .net "e1", 0 0, L_0x7fffdc2f7e60;  1 drivers
v0x7fffdc26ded0_0 .net "e2", 0 0, L_0x7fffdc2f8d80;  alias, 1 drivers
v0x7fffdc26dfc0_0 .net "s", 0 0, L_0x7fffdc2f7d60;  1 drivers
S_0x7fffdc26e0d0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc26cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f7f00 .functor NAND 1, L_0x7fffdc2f7f70, L_0x7fffdc2f80f0, C4<1>, C4<1>;
v0x7fffdc26e2f0_0 .net "e1", 0 0, L_0x7fffdc2f7f70;  1 drivers
v0x7fffdc26e3d0_0 .net "e2", 0 0, L_0x7fffdc2f80f0;  1 drivers
v0x7fffdc26e490_0 .net "s", 0 0, L_0x7fffdc2f7f00;  1 drivers
S_0x7fffdc26e5e0 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc26cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f8190 .functor NAND 1, L_0x7fffdc2f8200, L_0x7fffdc2f82f0, C4<1>, C4<1>;
v0x7fffdc26e850_0 .net "e1", 0 0, L_0x7fffdc2f8200;  1 drivers
v0x7fffdc26e930_0 .net "e2", 0 0, L_0x7fffdc2f82f0;  1 drivers
v0x7fffdc26e9f0_0 .net "s", 0 0, L_0x7fffdc2f8190;  1 drivers
S_0x7fffdc26eb10 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc26cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f7bb0 .functor NOT 1, L_0x7fffdc2f7c20, C4<0>, C4<0>, C4<0>;
v0x7fffdc26ece0_0 .net "e1", 0 0, L_0x7fffdc2f7c20;  1 drivers
v0x7fffdc26edc0_0 .net "s", 0 0, L_0x7fffdc2f7bb0;  1 drivers
S_0x7fffdc26eee0 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc26cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f83e0 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2f8450, C4<0>, C4<0>;
v0x7fffdc26f100_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc26f1c0_0 .net "e2", 0 0, L_0x7fffdc2f8450;  1 drivers
v0x7fffdc26f280_0 .net "s", 0 0, L_0x7fffdc2f83e0;  1 drivers
S_0x7fffdc26f3d0 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc26cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f79c0 .functor XOR 1, L_0x7fffdc2f8ce0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc26f5f0_0 .net "e1", 0 0, L_0x7fffdc2f8ce0;  alias, 1 drivers
v0x7fffdc26f700_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc266f80_0 .net "s", 0 0, L_0x7fffdc2f79c0;  1 drivers
S_0x7fffdc270810 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc269c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f7950 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc270a20_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc270ae0_0 .net "s", 0 0, L_0x7fffdc2f7950;  1 drivers
S_0x7fffdc271540 .scope module, "flipflopD8" "Dflip_flop" 9 40, 6 38 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2fdf70 .functor BUF 1, L_0x7fffdc2fdfe0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2fe0d0 .functor BUF 1, L_0x7fffdc2fe140, C4<0>, C4<0>, C4<0>;
v0x7fffdc277d60_0 .net *"_s14", 0 0, L_0x7fffdc2fdfe0;  1 drivers
v0x7fffdc277e40_0 .net *"_s16", 0 0, L_0x7fffdc2fe140;  1 drivers
v0x7fffdc277f20_0 .net "a", 0 0, L_0x7fffdc2fe1e0;  1 drivers
v0x7fffdc277fc0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc278060_0 .net "ignore", 0 0, L_0x7fffdc2fc7a0;  1 drivers
v0x7fffdc278100_0 .net "line", 3 0, L_0x7fffdc2fdd90;  1 drivers
v0x7fffdc2781a0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc278240_0 .net "s1", 0 0, L_0x7fffdc2fdf70;  1 drivers
v0x7fffdc278300_0 .net8 "s2", 0 0, RS_0x7fac2a210398;  alias, 10 drivers
L_0x7fffdc2fdc00 .part L_0x7fffdc2fdd90, 0, 1;
L_0x7fffdc2fdca0 .part L_0x7fffdc2fdd90, 1, 1;
L_0x7fffdc2fdd90 .concat8 [ 1 1 1 1], L_0x7fffdc2fc640, L_0x7fffdc2fc900, L_0x7fffdc2fd930, L_0x7fffdc2fdaf0;
L_0x7fffdc2fdfe0 .part L_0x7fffdc2fdd90, 2, 1;
L_0x7fffdc2fe140 .part L_0x7fffdc2fdd90, 3, 1;
S_0x7fffdc271740 .scope module, "basc1" "basculeD" 6 44, 6 1 0, S_0x7fffdc271540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2fc640 .functor BUF 1, L_0x7fffdc2fc6b0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2fc7a0 .functor BUF 1, L_0x7fffdc2fc810, C4<0>, C4<0>, C4<0>;
v0x7fffdc274140_0 .net *"_s34", 0 0, L_0x7fffdc2fc6b0;  1 drivers
v0x7fffdc274220_0 .net *"_s36", 0 0, L_0x7fffdc2fc810;  1 drivers
v0x7fffdc274300_0 .net "a", 0 0, L_0x7fffdc2fe1e0;  alias, 1 drivers
v0x7fffdc2743d0_0 .net "clk", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc274470_0 .net "line", 7 0, L_0x7fffdc2fc2d0;  1 drivers
v0x7fffdc274580_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc274620_0 .net "s1", 0 0, L_0x7fffdc2fc640;  1 drivers
v0x7fffdc2746e0_0 .net "s2", 0 0, L_0x7fffdc2fc7a0;  alias, 1 drivers
L_0x7fffdc2fb860 .part L_0x7fffdc2fc2d0, 5, 1;
L_0x7fffdc2fba30 .part L_0x7fffdc2fc2d0, 6, 1;
L_0x7fffdc2fbbe0 .part L_0x7fffdc2fc2d0, 1, 1;
L_0x7fffdc2fbd40 .part L_0x7fffdc2fc2d0, 0, 1;
L_0x7fffdc2fbe30 .part L_0x7fffdc2fc2d0, 7, 1;
L_0x7fffdc2fbf40 .part L_0x7fffdc2fc2d0, 2, 1;
L_0x7fffdc2fc030 .part L_0x7fffdc2fc2d0, 3, 1;
L_0x7fffdc2fc190 .part L_0x7fffdc2fc2d0, 4, 1;
LS_0x7fffdc2fc2d0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2fb950, L_0x7fffdc2fb9c0, L_0x7fffdc2fbb70, L_0x7fffdc2fbcd0;
LS_0x7fffdc2fc2d0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2fbed0, L_0x7fffdc2f6750, L_0x7fffdc2fb7f0, L_0x7fffdc2fc120;
L_0x7fffdc2fc2d0 .concat8 [ 4 4 0 0], LS_0x7fffdc2fc2d0_0_0, LS_0x7fffdc2fc2d0_0_4;
L_0x7fffdc2fc6b0 .part L_0x7fffdc2fc2d0, 3, 1;
L_0x7fffdc2fc810 .part L_0x7fffdc2fc2d0, 4, 1;
S_0x7fffdc2719e0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc271740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fb7f0 .functor AND 1, L_0x7fffdc2fe1e0, L_0x7fffdc2fb860, C4<1>, C4<1>;
v0x7fffdc271c40_0 .net "e1", 0 0, L_0x7fffdc2fe1e0;  alias, 1 drivers
v0x7fffdc271d20_0 .net "e2", 0 0, L_0x7fffdc2fb860;  1 drivers
v0x7fffdc271de0_0 .net "s", 0 0, L_0x7fffdc2fb7f0;  1 drivers
S_0x7fffdc271f30 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc271740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fb950 .functor NAND 1, L_0x7fffdc2fe1e0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc272150_0 .net "e1", 0 0, L_0x7fffdc2fe1e0;  alias, 1 drivers
v0x7fffdc272240_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc2722e0_0 .net "s", 0 0, L_0x7fffdc2fb950;  1 drivers
S_0x7fffdc272410 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc271740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fbb70 .functor NAND 1, L_0x7fffdc2fbbe0, v0x7fffdc2a46a0_0, C4<1>, C4<1>;
v0x7fffdc272660_0 .net "e1", 0 0, L_0x7fffdc2fbbe0;  1 drivers
v0x7fffdc272720_0 .net "e2", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc2727e0_0 .net "s", 0 0, L_0x7fffdc2fbb70;  1 drivers
S_0x7fffdc272910 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc271740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fbcd0 .functor NAND 1, L_0x7fffdc2fbd40, L_0x7fffdc2fbe30, C4<1>, C4<1>;
v0x7fffdc272b30_0 .net "e1", 0 0, L_0x7fffdc2fbd40;  1 drivers
v0x7fffdc272c10_0 .net "e2", 0 0, L_0x7fffdc2fbe30;  1 drivers
v0x7fffdc272cd0_0 .net "s", 0 0, L_0x7fffdc2fbcd0;  1 drivers
S_0x7fffdc272e20 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc271740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fbed0 .functor NAND 1, L_0x7fffdc2fbf40, L_0x7fffdc2fc030, C4<1>, C4<1>;
v0x7fffdc273090_0 .net "e1", 0 0, L_0x7fffdc2fbf40;  1 drivers
v0x7fffdc273170_0 .net "e2", 0 0, L_0x7fffdc2fc030;  1 drivers
v0x7fffdc273230_0 .net "s", 0 0, L_0x7fffdc2fbed0;  1 drivers
S_0x7fffdc273350 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc271740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2fb9c0 .functor NOT 1, L_0x7fffdc2fba30, C4<0>, C4<0>, C4<0>;
v0x7fffdc273560_0 .net "e1", 0 0, L_0x7fffdc2fba30;  1 drivers
v0x7fffdc273640_0 .net "s", 0 0, L_0x7fffdc2fb9c0;  1 drivers
S_0x7fffdc273760 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc271740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fc120 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2fc190, C4<0>, C4<0>;
v0x7fffdc273980_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc273a40_0 .net "e2", 0 0, L_0x7fffdc2fc190;  1 drivers
v0x7fffdc273b00_0 .net "s", 0 0, L_0x7fffdc2fc120;  1 drivers
S_0x7fffdc273c50 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc271740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2f6750 .functor XOR 1, L_0x7fffdc2fe1e0, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc273e70_0 .net "e1", 0 0, L_0x7fffdc2fe1e0;  alias, 1 drivers
v0x7fffdc273f80_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc274040_0 .net "s", 0 0, L_0x7fffdc2f6750;  1 drivers
S_0x7fffdc274840 .scope module, "basc2" "basculeD" 6 46, 6 1 0, S_0x7fffdc271540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "s1"
    .port_info 4 /OUTPUT 1 "s2"
L_0x7fffdc2fd930 .functor BUF 1, L_0x7fffdc2fd9a0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2fdaf0 .functor BUF 1, L_0x7fffdc2fdb60, C4<0>, C4<0>, C4<0>;
v0x7fffdc277220_0 .net *"_s34", 0 0, L_0x7fffdc2fd9a0;  1 drivers
v0x7fffdc277300_0 .net *"_s36", 0 0, L_0x7fffdc2fdb60;  1 drivers
v0x7fffdc2773e0_0 .net "a", 0 0, L_0x7fffdc2fdc00;  1 drivers
v0x7fffdc2774b0_0 .net "clk", 0 0, L_0x7fffdc2fdca0;  1 drivers
v0x7fffdc2775a0_0 .net "line", 7 0, L_0x7fffdc2fd5c0;  1 drivers
v0x7fffdc2776b0_0 .net "reset", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc277750_0 .net "s1", 0 0, L_0x7fffdc2fd930;  1 drivers
v0x7fffdc277810_0 .net "s2", 0 0, L_0x7fffdc2fdaf0;  1 drivers
L_0x7fffdc2fca50 .part L_0x7fffdc2fd5c0, 5, 1;
L_0x7fffdc2fcbd0 .part L_0x7fffdc2fd5c0, 6, 1;
L_0x7fffdc2fcd80 .part L_0x7fffdc2fd5c0, 1, 1;
L_0x7fffdc2fce90 .part L_0x7fffdc2fd5c0, 0, 1;
L_0x7fffdc2fd010 .part L_0x7fffdc2fd5c0, 7, 1;
L_0x7fffdc2fd120 .part L_0x7fffdc2fd5c0, 2, 1;
L_0x7fffdc2fd210 .part L_0x7fffdc2fd5c0, 3, 1;
L_0x7fffdc2fd370 .part L_0x7fffdc2fd5c0, 4, 1;
LS_0x7fffdc2fd5c0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2fcaf0, L_0x7fffdc2fcb60, L_0x7fffdc2fcd10, L_0x7fffdc2fce20;
LS_0x7fffdc2fd5c0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2fd0b0, L_0x7fffdc2fc970, L_0x7fffdc2fc9e0, L_0x7fffdc2fd300;
L_0x7fffdc2fd5c0 .concat8 [ 4 4 0 0], LS_0x7fffdc2fd5c0_0_0, LS_0x7fffdc2fd5c0_0_4;
L_0x7fffdc2fd9a0 .part L_0x7fffdc2fd5c0, 3, 1;
L_0x7fffdc2fdb60 .part L_0x7fffdc2fd5c0, 4, 1;
S_0x7fffdc274ab0 .scope module, "and1" "gate_and" 6 7, 7 8 0, S_0x7fffdc274840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fc9e0 .functor AND 1, L_0x7fffdc2fdc00, L_0x7fffdc2fca50, C4<1>, C4<1>;
v0x7fffdc274cf0_0 .net "e1", 0 0, L_0x7fffdc2fdc00;  alias, 1 drivers
v0x7fffdc274dd0_0 .net "e2", 0 0, L_0x7fffdc2fca50;  1 drivers
v0x7fffdc274e90_0 .net "s", 0 0, L_0x7fffdc2fc9e0;  1 drivers
S_0x7fffdc274fe0 .scope module, "nand1" "gate_nand" 6 9, 7 30 0, S_0x7fffdc274840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fcaf0 .functor NAND 1, L_0x7fffdc2fdc00, L_0x7fffdc2fdca0, C4<1>, C4<1>;
v0x7fffdc275200_0 .net "e1", 0 0, L_0x7fffdc2fdc00;  alias, 1 drivers
v0x7fffdc2752f0_0 .net "e2", 0 0, L_0x7fffdc2fdca0;  alias, 1 drivers
v0x7fffdc275390_0 .net "s", 0 0, L_0x7fffdc2fcaf0;  1 drivers
S_0x7fffdc2754e0 .scope module, "nand2" "gate_nand" 6 11, 7 30 0, S_0x7fffdc274840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fcd10 .functor NAND 1, L_0x7fffdc2fcd80, L_0x7fffdc2fdca0, C4<1>, C4<1>;
v0x7fffdc275730_0 .net "e1", 0 0, L_0x7fffdc2fcd80;  1 drivers
v0x7fffdc2757f0_0 .net "e2", 0 0, L_0x7fffdc2fdca0;  alias, 1 drivers
v0x7fffdc2758e0_0 .net "s", 0 0, L_0x7fffdc2fcd10;  1 drivers
S_0x7fffdc2759f0 .scope module, "nand3" "gate_nand" 6 13, 7 30 0, S_0x7fffdc274840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fce20 .functor NAND 1, L_0x7fffdc2fce90, L_0x7fffdc2fd010, C4<1>, C4<1>;
v0x7fffdc275c10_0 .net "e1", 0 0, L_0x7fffdc2fce90;  1 drivers
v0x7fffdc275cf0_0 .net "e2", 0 0, L_0x7fffdc2fd010;  1 drivers
v0x7fffdc275db0_0 .net "s", 0 0, L_0x7fffdc2fce20;  1 drivers
S_0x7fffdc275f00 .scope module, "nand4" "gate_nand" 6 14, 7 30 0, S_0x7fffdc274840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fd0b0 .functor NAND 1, L_0x7fffdc2fd120, L_0x7fffdc2fd210, C4<1>, C4<1>;
v0x7fffdc276170_0 .net "e1", 0 0, L_0x7fffdc2fd120;  1 drivers
v0x7fffdc276250_0 .net "e2", 0 0, L_0x7fffdc2fd210;  1 drivers
v0x7fffdc276310_0 .net "s", 0 0, L_0x7fffdc2fd0b0;  1 drivers
S_0x7fffdc276430 .scope module, "not1" "gate_not" 6 10, 7 1 0, S_0x7fffdc274840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2fcb60 .functor NOT 1, L_0x7fffdc2fcbd0, C4<0>, C4<0>, C4<0>;
v0x7fffdc276640_0 .net "e1", 0 0, L_0x7fffdc2fcbd0;  1 drivers
v0x7fffdc276720_0 .net "s", 0 0, L_0x7fffdc2fcb60;  1 drivers
S_0x7fffdc276840 .scope module, "or1" "gate_or" 6 16, 7 16 0, S_0x7fffdc274840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fd300 .functor OR 1, v0x7fffdc2a48a0_0, L_0x7fffdc2fd370, C4<0>, C4<0>;
v0x7fffdc276a60_0 .net "e1", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc276b20_0 .net "e2", 0 0, L_0x7fffdc2fd370;  1 drivers
v0x7fffdc276be0_0 .net "s", 0 0, L_0x7fffdc2fd300;  1 drivers
S_0x7fffdc276d30 .scope module, "xor1" "gate_xor" 6 6, 7 23 0, S_0x7fffdc274840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2fc970 .functor XOR 1, L_0x7fffdc2fdc00, v0x7fffdc2a48a0_0, C4<0>, C4<0>;
v0x7fffdc276f50_0 .net "e1", 0 0, L_0x7fffdc2fdc00;  alias, 1 drivers
v0x7fffdc277060_0 .net "e2", 0 0, v0x7fffdc2a48a0_0;  alias, 1 drivers
v0x7fffdc277120_0 .net "s", 0 0, L_0x7fffdc2fc970;  1 drivers
S_0x7fffdc277970 .scope module, "not1" "gate_not" 6 45, 7 1 0, S_0x7fffdc271540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2fc900 .functor NOT 1, v0x7fffdc2a46a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc277b80_0 .net "e1", 0 0, v0x7fffdc2a46a0_0;  alias, 1 drivers
v0x7fffdc277c40_0 .net "s", 0 0, L_0x7fffdc2fc900;  1 drivers
S_0x7fffdc278500 .scope module, "mux0" "multiplexeur_1bitx4" 9 23, 11 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s0"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /OUTPUT 1 "s"
L_0x7fffdc2d14a0 .functor BUF 1, L_0x7fffdc2d1510, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d1790 .functor BUF 1, L_0x7fffdc2d1850, C4<0>, C4<0>, C4<0>;
v0x7fffdc27b4c0_0 .net *"_s11", 0 0, L_0x7fffdc2d1510;  1 drivers
v0x7fffdc27b5c0_0 .net *"_s12", 0 0, L_0x7fffdc2d1790;  1 drivers
v0x7fffdc27b6a0_0 .net *"_s16", 0 0, L_0x7fffdc2d1850;  1 drivers
v0x7fffdc27b760_0 .net *"_s8", 0 0, L_0x7fffdc2d14a0;  1 drivers
v0x7fffdc27b840_0 .net "a", 0 0, L_0x7fffdc2d3040;  1 drivers
v0x7fffdc27b930_0 .net "b", 0 0, L_0x7fffdc2d30e0;  1 drivers
v0x7fffdc27ba00_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc27baf0_0 .net "d", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc27bb90_0 .net "line", 3 0, L_0x7fffdc2d1600;  1 drivers
v0x7fffdc27bcc0_0 .net "line2", 3 0, L_0x7fffdc2d27a0;  1 drivers
v0x7fffdc27bda0_0 .net "s", 0 0, L_0x7fffdc2d2a40;  1 drivers
v0x7fffdc27be40_0 .net "s0", 1 0, L_0x7fffdc2d0e30;  alias, 1 drivers
L_0x7fffdc2d1250 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2d13b0 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2d1510 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2d1600 .concat8 [ 1 1 1 1], L_0x7fffdc2d11e0, L_0x7fffdc2d1340, L_0x7fffdc2d14a0, L_0x7fffdc2d1790;
L_0x7fffdc2d1850 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2d1ac0 .part L_0x7fffdc2d1600, 1, 1;
L_0x7fffdc2d1c00 .part L_0x7fffdc2d1600, 0, 1;
L_0x7fffdc2d1e70 .part L_0x7fffdc2d1600, 1, 1;
L_0x7fffdc2d1fb0 .part L_0x7fffdc2d1600, 2, 1;
L_0x7fffdc2d2180 .part L_0x7fffdc2d1600, 3, 1;
L_0x7fffdc2d2270 .part L_0x7fffdc2d1600, 0, 1;
L_0x7fffdc2d2440 .part L_0x7fffdc2d1600, 3, 1;
L_0x7fffdc2d26b0 .part L_0x7fffdc2d1600, 2, 1;
L_0x7fffdc2d27a0 .concat8 [ 1 1 1 1], L_0x7fffdc2d19b0, L_0x7fffdc2d1d60, L_0x7fffdc2d20c0, L_0x7fffdc2d2380;
L_0x7fffdc2d2b50 .part L_0x7fffdc2d27a0, 0, 1;
L_0x7fffdc2d2c90 .part L_0x7fffdc2d27a0, 1, 1;
L_0x7fffdc2d2e10 .part L_0x7fffdc2d27a0, 2, 1;
L_0x7fffdc2d2f00 .part L_0x7fffdc2d27a0, 3, 1;
S_0x7fffdc278760 .scope module, "and1" "gate_and3" 11 14, 2 1 0, S_0x7fffdc278500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2d1940 .functor AND 1, L_0x7fffdc2d1ac0, L_0x7fffdc2d1c00, C4<1>, C4<1>;
L_0x7fffdc2d19b0 .functor AND 1, L_0x7fffdc2d1940, L_0x7fffdc2d3040, C4<1>, C4<1>;
v0x7fffdc278950_0 .net *"_s0", 0 0, L_0x7fffdc2d1940;  1 drivers
v0x7fffdc278a50_0 .net "a", 0 0, L_0x7fffdc2d1ac0;  1 drivers
v0x7fffdc278b10_0 .net "b", 0 0, L_0x7fffdc2d1c00;  1 drivers
v0x7fffdc278be0_0 .net "c", 0 0, L_0x7fffdc2d3040;  alias, 1 drivers
v0x7fffdc278ca0_0 .net "s", 0 0, L_0x7fffdc2d19b0;  1 drivers
S_0x7fffdc278e30 .scope module, "and2" "gate_and3" 11 15, 2 1 0, S_0x7fffdc278500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2d1cf0 .functor AND 1, L_0x7fffdc2d1e70, L_0x7fffdc2d1fb0, C4<1>, C4<1>;
L_0x7fffdc2d1d60 .functor AND 1, L_0x7fffdc2d1cf0, L_0x7fffdc2d30e0, C4<1>, C4<1>;
v0x7fffdc279090_0 .net *"_s0", 0 0, L_0x7fffdc2d1cf0;  1 drivers
v0x7fffdc279170_0 .net "a", 0 0, L_0x7fffdc2d1e70;  1 drivers
v0x7fffdc279230_0 .net "b", 0 0, L_0x7fffdc2d1fb0;  1 drivers
v0x7fffdc279300_0 .net "c", 0 0, L_0x7fffdc2d30e0;  alias, 1 drivers
v0x7fffdc2793c0_0 .net "s", 0 0, L_0x7fffdc2d1d60;  1 drivers
S_0x7fffdc279550 .scope module, "and3" "gate_and3" 11 16, 2 1 0, S_0x7fffdc278500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2d2050 .functor AND 1, L_0x7fffdc2d2180, L_0x7fffdc2d2270, C4<1>, C4<1>;
L_0x7fffdc2d20c0 .functor AND 1, L_0x7fffdc2d2050, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc2797c0_0 .net *"_s0", 0 0, L_0x7fffdc2d2050;  1 drivers
v0x7fffdc2798a0_0 .net "a", 0 0, L_0x7fffdc2d2180;  1 drivers
v0x7fffdc279960_0 .net "b", 0 0, L_0x7fffdc2d2270;  1 drivers
v0x7fffdc279a30_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc279af0_0 .net "s", 0 0, L_0x7fffdc2d20c0;  1 drivers
S_0x7fffdc279c80 .scope module, "and4" "gate_and3" 11 17, 2 1 0, S_0x7fffdc278500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2d2310 .functor AND 1, L_0x7fffdc2d2440, L_0x7fffdc2d26b0, C4<1>, C4<1>;
L_0x7fffdc2d2380 .functor AND 1, L_0x7fffdc2d2310, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc279ec0_0 .net *"_s0", 0 0, L_0x7fffdc2d2310;  1 drivers
v0x7fffdc279fc0_0 .net "a", 0 0, L_0x7fffdc2d2440;  1 drivers
v0x7fffdc27a080_0 .net "b", 0 0, L_0x7fffdc2d26b0;  1 drivers
v0x7fffdc27a150_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc27a220_0 .net "s", 0 0, L_0x7fffdc2d2380;  1 drivers
S_0x7fffdc27a390 .scope module, "not1" "gate_not" 11 9, 7 1 0, S_0x7fffdc278500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d11e0 .functor NOT 1, L_0x7fffdc2d1250, C4<0>, C4<0>, C4<0>;
v0x7fffdc27a610_0 .net "e1", 0 0, L_0x7fffdc2d1250;  1 drivers
v0x7fffdc27a6f0_0 .net "s", 0 0, L_0x7fffdc2d11e0;  1 drivers
S_0x7fffdc27a810 .scope module, "not2" "gate_not" 11 10, 7 1 0, S_0x7fffdc278500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d1340 .functor NOT 1, L_0x7fffdc2d13b0, C4<0>, C4<0>, C4<0>;
v0x7fffdc27aa20_0 .net "e1", 0 0, L_0x7fffdc2d13b0;  1 drivers
v0x7fffdc27ab00_0 .net "s", 0 0, L_0x7fffdc2d1340;  1 drivers
S_0x7fffdc27ac20 .scope module, "or1" "gate_or4" 11 19, 2 26 0, S_0x7fffdc278500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
L_0x7fffdc2d2640 .functor OR 1, L_0x7fffdc2d2b50, L_0x7fffdc2d2c90, C4<0>, C4<0>;
L_0x7fffdc2d2980 .functor OR 1, L_0x7fffdc2d2640, L_0x7fffdc2d2e10, C4<0>, C4<0>;
L_0x7fffdc2d2a40 .functor OR 1, L_0x7fffdc2d2980, L_0x7fffdc2d2f00, C4<0>, C4<0>;
v0x7fffdc27ae70_0 .net *"_s0", 0 0, L_0x7fffdc2d2640;  1 drivers
v0x7fffdc27af50_0 .net *"_s2", 0 0, L_0x7fffdc2d2980;  1 drivers
v0x7fffdc27b030_0 .net "a", 0 0, L_0x7fffdc2d2b50;  1 drivers
v0x7fffdc27b0d0_0 .net "b", 0 0, L_0x7fffdc2d2c90;  1 drivers
v0x7fffdc27b190_0 .net "c", 0 0, L_0x7fffdc2d2e10;  1 drivers
v0x7fffdc27b2a0_0 .net "d", 0 0, L_0x7fffdc2d2f00;  1 drivers
v0x7fffdc27b360_0 .net "s", 0 0, L_0x7fffdc2d2a40;  alias, 1 drivers
S_0x7fffdc27c000 .scope module, "mux1" "multiplexeur_1bitx4" 9 25, 11 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s0"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /OUTPUT 1 "s"
L_0x7fffdc2d6220 .functor BUF 1, L_0x7fffdc2d6290, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2d6510 .functor BUF 1, L_0x7fffdc2d65d0, C4<0>, C4<0>, C4<0>;
v0x7fffdc27f050_0 .net *"_s11", 0 0, L_0x7fffdc2d6290;  1 drivers
v0x7fffdc27f150_0 .net *"_s12", 0 0, L_0x7fffdc2d6510;  1 drivers
v0x7fffdc27f230_0 .net *"_s16", 0 0, L_0x7fffdc2d65d0;  1 drivers
v0x7fffdc27f2f0_0 .net *"_s8", 0 0, L_0x7fffdc2d6220;  1 drivers
v0x7fffdc27f3d0_0 .net "a", 0 0, L_0x7fffdc2d7d60;  1 drivers
v0x7fffdc27f4c0_0 .net "b", 0 0, L_0x7fffdc2d7ea0;  1 drivers
v0x7fffdc27f590_0 .net "c", 0 0, L_0x7fffdc2d7f40;  1 drivers
v0x7fffdc27f660_0 .net "d", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc27f700_0 .net "line", 3 0, L_0x7fffdc2d6380;  1 drivers
v0x7fffdc27f830_0 .net "line2", 3 0, L_0x7fffdc2d74c0;  1 drivers
v0x7fffdc27f8f0_0 .net "s", 0 0, L_0x7fffdc2d7760;  1 drivers
v0x7fffdc27f9c0_0 .net "s0", 1 0, L_0x7fffdc2d0e30;  alias, 1 drivers
L_0x7fffdc2d5fd0 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2d6130 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2d6290 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2d6380 .concat8 [ 1 1 1 1], L_0x7fffdc2d5f60, L_0x7fffdc2d60c0, L_0x7fffdc2d6220, L_0x7fffdc2d6510;
L_0x7fffdc2d65d0 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2d6840 .part L_0x7fffdc2d6380, 1, 1;
L_0x7fffdc2d6980 .part L_0x7fffdc2d6380, 0, 1;
L_0x7fffdc2d6bf0 .part L_0x7fffdc2d6380, 1, 1;
L_0x7fffdc2d6d30 .part L_0x7fffdc2d6380, 2, 1;
L_0x7fffdc2d6f50 .part L_0x7fffdc2d6380, 3, 1;
L_0x7fffdc2d70a0 .part L_0x7fffdc2d6380, 0, 1;
L_0x7fffdc2d7270 .part L_0x7fffdc2d6380, 3, 1;
L_0x7fffdc2d73d0 .part L_0x7fffdc2d6380, 2, 1;
L_0x7fffdc2d74c0 .concat8 [ 1 1 1 1], L_0x7fffdc2d6730, L_0x7fffdc2d6ae0, L_0x7fffdc2d6e40, L_0x7fffdc2d71b0;
L_0x7fffdc2d7870 .part L_0x7fffdc2d74c0, 0, 1;
L_0x7fffdc2d79b0 .part L_0x7fffdc2d74c0, 1, 1;
L_0x7fffdc2d7b30 .part L_0x7fffdc2d74c0, 2, 1;
L_0x7fffdc2d7c20 .part L_0x7fffdc2d74c0, 3, 1;
S_0x7fffdc27c220 .scope module, "and1" "gate_and3" 11 14, 2 1 0, S_0x7fffdc27c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2d66c0 .functor AND 1, L_0x7fffdc2d6840, L_0x7fffdc2d6980, C4<1>, C4<1>;
L_0x7fffdc2d6730 .functor AND 1, L_0x7fffdc2d66c0, L_0x7fffdc2d7d60, C4<1>, C4<1>;
v0x7fffdc27c4b0_0 .net *"_s0", 0 0, L_0x7fffdc2d66c0;  1 drivers
v0x7fffdc27c5b0_0 .net "a", 0 0, L_0x7fffdc2d6840;  1 drivers
v0x7fffdc27c670_0 .net "b", 0 0, L_0x7fffdc2d6980;  1 drivers
v0x7fffdc27c740_0 .net "c", 0 0, L_0x7fffdc2d7d60;  alias, 1 drivers
v0x7fffdc27c800_0 .net "s", 0 0, L_0x7fffdc2d6730;  1 drivers
S_0x7fffdc27c990 .scope module, "and2" "gate_and3" 11 15, 2 1 0, S_0x7fffdc27c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2d6a70 .functor AND 1, L_0x7fffdc2d6bf0, L_0x7fffdc2d6d30, C4<1>, C4<1>;
L_0x7fffdc2d6ae0 .functor AND 1, L_0x7fffdc2d6a70, L_0x7fffdc2d7ea0, C4<1>, C4<1>;
v0x7fffdc27cbf0_0 .net *"_s0", 0 0, L_0x7fffdc2d6a70;  1 drivers
v0x7fffdc27ccd0_0 .net "a", 0 0, L_0x7fffdc2d6bf0;  1 drivers
v0x7fffdc27cd90_0 .net "b", 0 0, L_0x7fffdc2d6d30;  1 drivers
v0x7fffdc27ce60_0 .net "c", 0 0, L_0x7fffdc2d7ea0;  alias, 1 drivers
v0x7fffdc27cf20_0 .net "s", 0 0, L_0x7fffdc2d6ae0;  1 drivers
S_0x7fffdc27d0b0 .scope module, "and3" "gate_and3" 11 16, 2 1 0, S_0x7fffdc27c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2d6dd0 .functor AND 1, L_0x7fffdc2d6f50, L_0x7fffdc2d70a0, C4<1>, C4<1>;
L_0x7fffdc2d6e40 .functor AND 1, L_0x7fffdc2d6dd0, L_0x7fffdc2d7f40, C4<1>, C4<1>;
v0x7fffdc27d320_0 .net *"_s0", 0 0, L_0x7fffdc2d6dd0;  1 drivers
v0x7fffdc27d400_0 .net "a", 0 0, L_0x7fffdc2d6f50;  1 drivers
v0x7fffdc27d4c0_0 .net "b", 0 0, L_0x7fffdc2d70a0;  1 drivers
v0x7fffdc27d590_0 .net "c", 0 0, L_0x7fffdc2d7f40;  alias, 1 drivers
v0x7fffdc27d650_0 .net "s", 0 0, L_0x7fffdc2d6e40;  1 drivers
S_0x7fffdc27d7e0 .scope module, "and4" "gate_and3" 11 17, 2 1 0, S_0x7fffdc27c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2d7140 .functor AND 1, L_0x7fffdc2d7270, L_0x7fffdc2d73d0, C4<1>, C4<1>;
L_0x7fffdc2d71b0 .functor AND 1, L_0x7fffdc2d7140, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc27da20_0 .net *"_s0", 0 0, L_0x7fffdc2d7140;  1 drivers
v0x7fffdc27db20_0 .net "a", 0 0, L_0x7fffdc2d7270;  1 drivers
v0x7fffdc27dbe0_0 .net "b", 0 0, L_0x7fffdc2d73d0;  1 drivers
v0x7fffdc27dcb0_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc27dde0_0 .net "s", 0 0, L_0x7fffdc2d71b0;  1 drivers
S_0x7fffdc27df20 .scope module, "not1" "gate_not" 11 9, 7 1 0, S_0x7fffdc27c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d5f60 .functor NOT 1, L_0x7fffdc2d5fd0, C4<0>, C4<0>, C4<0>;
v0x7fffdc27e1a0_0 .net "e1", 0 0, L_0x7fffdc2d5fd0;  1 drivers
v0x7fffdc27e280_0 .net "s", 0 0, L_0x7fffdc2d5f60;  1 drivers
S_0x7fffdc27e3a0 .scope module, "not2" "gate_not" 11 10, 7 1 0, S_0x7fffdc27c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2d60c0 .functor NOT 1, L_0x7fffdc2d6130, C4<0>, C4<0>, C4<0>;
v0x7fffdc27e5b0_0 .net "e1", 0 0, L_0x7fffdc2d6130;  1 drivers
v0x7fffdc27e690_0 .net "s", 0 0, L_0x7fffdc2d60c0;  1 drivers
S_0x7fffdc27e7b0 .scope module, "or1" "gate_or4" 11 19, 2 26 0, S_0x7fffdc27c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
L_0x7fffdc2d7360 .functor OR 1, L_0x7fffdc2d7870, L_0x7fffdc2d79b0, C4<0>, C4<0>;
L_0x7fffdc2d76a0 .functor OR 1, L_0x7fffdc2d7360, L_0x7fffdc2d7b30, C4<0>, C4<0>;
L_0x7fffdc2d7760 .functor OR 1, L_0x7fffdc2d76a0, L_0x7fffdc2d7c20, C4<0>, C4<0>;
v0x7fffdc27ea00_0 .net *"_s0", 0 0, L_0x7fffdc2d7360;  1 drivers
v0x7fffdc27eae0_0 .net *"_s2", 0 0, L_0x7fffdc2d76a0;  1 drivers
v0x7fffdc27ebc0_0 .net "a", 0 0, L_0x7fffdc2d7870;  1 drivers
v0x7fffdc27ec60_0 .net "b", 0 0, L_0x7fffdc2d79b0;  1 drivers
v0x7fffdc27ed20_0 .net "c", 0 0, L_0x7fffdc2d7b30;  1 drivers
v0x7fffdc27ee30_0 .net "d", 0 0, L_0x7fffdc2d7c20;  1 drivers
v0x7fffdc27eef0_0 .net "s", 0 0, L_0x7fffdc2d7760;  alias, 1 drivers
S_0x7fffdc27fb70 .scope module, "mux2" "multiplexeur_1bitx4" 9 27, 11 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s0"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /OUTPUT 1 "s"
L_0x7fffdc2db0a0 .functor BUF 1, L_0x7fffdc2db110, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2db390 .functor BUF 1, L_0x7fffdc2db450, C4<0>, C4<0>, C4<0>;
v0x7fffdc282b80_0 .net *"_s11", 0 0, L_0x7fffdc2db110;  1 drivers
v0x7fffdc282c80_0 .net *"_s12", 0 0, L_0x7fffdc2db390;  1 drivers
v0x7fffdc282d60_0 .net *"_s16", 0 0, L_0x7fffdc2db450;  1 drivers
v0x7fffdc282e20_0 .net *"_s8", 0 0, L_0x7fffdc2db0a0;  1 drivers
v0x7fffdc282f00_0 .net "a", 0 0, L_0x7fffdc2dccf0;  1 drivers
v0x7fffdc282ff0_0 .net "b", 0 0, L_0x7fffdc2dce00;  1 drivers
v0x7fffdc2830c0_0 .net "c", 0 0, L_0x7fffdc2dcea0;  1 drivers
v0x7fffdc283190_0 .net "d", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc283230_0 .net "line", 3 0, L_0x7fffdc2db200;  1 drivers
v0x7fffdc283360_0 .net "line2", 3 0, L_0x7fffdc2dc450;  1 drivers
v0x7fffdc283420_0 .net "s", 0 0, L_0x7fffdc2dc6f0;  1 drivers
v0x7fffdc2834f0_0 .net "s0", 1 0, L_0x7fffdc2d0e30;  alias, 1 drivers
L_0x7fffdc2dae50 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2dafb0 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2db110 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2db200 .concat8 [ 1 1 1 1], L_0x7fffdc2dade0, L_0x7fffdc2daf40, L_0x7fffdc2db0a0, L_0x7fffdc2db390;
L_0x7fffdc2db450 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2db6c0 .part L_0x7fffdc2db200, 1, 1;
L_0x7fffdc2db800 .part L_0x7fffdc2db200, 0, 1;
L_0x7fffdc2dba70 .part L_0x7fffdc2db200, 1, 1;
L_0x7fffdc2dbbb0 .part L_0x7fffdc2db200, 2, 1;
L_0x7fffdc2dbdd0 .part L_0x7fffdc2db200, 3, 1;
L_0x7fffdc2dbf20 .part L_0x7fffdc2db200, 0, 1;
L_0x7fffdc2dc0f0 .part L_0x7fffdc2db200, 3, 1;
L_0x7fffdc2dc360 .part L_0x7fffdc2db200, 2, 1;
L_0x7fffdc2dc450 .concat8 [ 1 1 1 1], L_0x7fffdc2db5b0, L_0x7fffdc2db960, L_0x7fffdc2dbcc0, L_0x7fffdc2dc030;
L_0x7fffdc2dc800 .part L_0x7fffdc2dc450, 0, 1;
L_0x7fffdc2dc940 .part L_0x7fffdc2dc450, 1, 1;
L_0x7fffdc2dcac0 .part L_0x7fffdc2dc450, 2, 1;
L_0x7fffdc2dcbb0 .part L_0x7fffdc2dc450, 3, 1;
S_0x7fffdc27fd90 .scope module, "and1" "gate_and3" 11 14, 2 1 0, S_0x7fffdc27fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2db540 .functor AND 1, L_0x7fffdc2db6c0, L_0x7fffdc2db800, C4<1>, C4<1>;
L_0x7fffdc2db5b0 .functor AND 1, L_0x7fffdc2db540, L_0x7fffdc2dccf0, C4<1>, C4<1>;
v0x7fffdc280020_0 .net *"_s0", 0 0, L_0x7fffdc2db540;  1 drivers
v0x7fffdc280120_0 .net "a", 0 0, L_0x7fffdc2db6c0;  1 drivers
v0x7fffdc2801e0_0 .net "b", 0 0, L_0x7fffdc2db800;  1 drivers
v0x7fffdc2802b0_0 .net "c", 0 0, L_0x7fffdc2dccf0;  alias, 1 drivers
v0x7fffdc280370_0 .net "s", 0 0, L_0x7fffdc2db5b0;  1 drivers
S_0x7fffdc280500 .scope module, "and2" "gate_and3" 11 15, 2 1 0, S_0x7fffdc27fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2db8f0 .functor AND 1, L_0x7fffdc2dba70, L_0x7fffdc2dbbb0, C4<1>, C4<1>;
L_0x7fffdc2db960 .functor AND 1, L_0x7fffdc2db8f0, L_0x7fffdc2dce00, C4<1>, C4<1>;
v0x7fffdc280760_0 .net *"_s0", 0 0, L_0x7fffdc2db8f0;  1 drivers
v0x7fffdc280840_0 .net "a", 0 0, L_0x7fffdc2dba70;  1 drivers
v0x7fffdc280900_0 .net "b", 0 0, L_0x7fffdc2dbbb0;  1 drivers
v0x7fffdc2809d0_0 .net "c", 0 0, L_0x7fffdc2dce00;  alias, 1 drivers
v0x7fffdc280a90_0 .net "s", 0 0, L_0x7fffdc2db960;  1 drivers
S_0x7fffdc280c20 .scope module, "and3" "gate_and3" 11 16, 2 1 0, S_0x7fffdc27fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2dbc50 .functor AND 1, L_0x7fffdc2dbdd0, L_0x7fffdc2dbf20, C4<1>, C4<1>;
L_0x7fffdc2dbcc0 .functor AND 1, L_0x7fffdc2dbc50, L_0x7fffdc2dcea0, C4<1>, C4<1>;
v0x7fffdc280e90_0 .net *"_s0", 0 0, L_0x7fffdc2dbc50;  1 drivers
v0x7fffdc280f70_0 .net "a", 0 0, L_0x7fffdc2dbdd0;  1 drivers
v0x7fffdc281030_0 .net "b", 0 0, L_0x7fffdc2dbf20;  1 drivers
v0x7fffdc281100_0 .net "c", 0 0, L_0x7fffdc2dcea0;  alias, 1 drivers
v0x7fffdc2811c0_0 .net "s", 0 0, L_0x7fffdc2dbcc0;  1 drivers
S_0x7fffdc281350 .scope module, "and4" "gate_and3" 11 17, 2 1 0, S_0x7fffdc27fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2dbfc0 .functor AND 1, L_0x7fffdc2dc0f0, L_0x7fffdc2dc360, C4<1>, C4<1>;
L_0x7fffdc2dc030 .functor AND 1, L_0x7fffdc2dbfc0, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc281590_0 .net *"_s0", 0 0, L_0x7fffdc2dbfc0;  1 drivers
v0x7fffdc281690_0 .net "a", 0 0, L_0x7fffdc2dc0f0;  1 drivers
v0x7fffdc281750_0 .net "b", 0 0, L_0x7fffdc2dc360;  1 drivers
v0x7fffdc281820_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc2818c0_0 .net "s", 0 0, L_0x7fffdc2dc030;  1 drivers
S_0x7fffdc281a50 .scope module, "not1" "gate_not" 11 9, 7 1 0, S_0x7fffdc27fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2dade0 .functor NOT 1, L_0x7fffdc2dae50, C4<0>, C4<0>, C4<0>;
v0x7fffdc281cd0_0 .net "e1", 0 0, L_0x7fffdc2dae50;  1 drivers
v0x7fffdc281db0_0 .net "s", 0 0, L_0x7fffdc2dade0;  1 drivers
S_0x7fffdc281ed0 .scope module, "not2" "gate_not" 11 10, 7 1 0, S_0x7fffdc27fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2daf40 .functor NOT 1, L_0x7fffdc2dafb0, C4<0>, C4<0>, C4<0>;
v0x7fffdc2820e0_0 .net "e1", 0 0, L_0x7fffdc2dafb0;  1 drivers
v0x7fffdc2821c0_0 .net "s", 0 0, L_0x7fffdc2daf40;  1 drivers
S_0x7fffdc2822e0 .scope module, "or1" "gate_or4" 11 19, 2 26 0, S_0x7fffdc27fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
L_0x7fffdc2dc2f0 .functor OR 1, L_0x7fffdc2dc800, L_0x7fffdc2dc940, C4<0>, C4<0>;
L_0x7fffdc2dc630 .functor OR 1, L_0x7fffdc2dc2f0, L_0x7fffdc2dcac0, C4<0>, C4<0>;
L_0x7fffdc2dc6f0 .functor OR 1, L_0x7fffdc2dc630, L_0x7fffdc2dcbb0, C4<0>, C4<0>;
v0x7fffdc282530_0 .net *"_s0", 0 0, L_0x7fffdc2dc2f0;  1 drivers
v0x7fffdc282610_0 .net *"_s2", 0 0, L_0x7fffdc2dc630;  1 drivers
v0x7fffdc2826f0_0 .net "a", 0 0, L_0x7fffdc2dc800;  1 drivers
v0x7fffdc282790_0 .net "b", 0 0, L_0x7fffdc2dc940;  1 drivers
v0x7fffdc282850_0 .net "c", 0 0, L_0x7fffdc2dcac0;  1 drivers
v0x7fffdc282960_0 .net "d", 0 0, L_0x7fffdc2dcbb0;  1 drivers
v0x7fffdc282a20_0 .net "s", 0 0, L_0x7fffdc2dc6f0;  alias, 1 drivers
S_0x7fffdc283690 .scope module, "mux3" "multiplexeur_1bitx4" 9 29, 11 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s0"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /OUTPUT 1 "s"
L_0x7fffdc2dff20 .functor BUF 1, L_0x7fffdc2dff90, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2e0210 .functor BUF 1, L_0x7fffdc2e02d0, C4<0>, C4<0>, C4<0>;
v0x7fffdc2867d0_0 .net *"_s11", 0 0, L_0x7fffdc2dff90;  1 drivers
v0x7fffdc2868d0_0 .net *"_s12", 0 0, L_0x7fffdc2e0210;  1 drivers
v0x7fffdc2869b0_0 .net *"_s16", 0 0, L_0x7fffdc2e02d0;  1 drivers
v0x7fffdc286a70_0 .net *"_s8", 0 0, L_0x7fffdc2dff20;  1 drivers
v0x7fffdc286b50_0 .net "a", 0 0, L_0x7fffdc2e1bf0;  1 drivers
v0x7fffdc286c40_0 .net "b", 0 0, L_0x7fffdc2e1d20;  1 drivers
v0x7fffdc286d10_0 .net "c", 0 0, L_0x7fffdc2e1dc0;  1 drivers
v0x7fffdc286de0_0 .net "d", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc286e80_0 .net "line", 3 0, L_0x7fffdc2e0080;  1 drivers
v0x7fffdc286f20_0 .net "line2", 3 0, L_0x7fffdc2e12d0;  1 drivers
v0x7fffdc286fe0_0 .net "s", 0 0, L_0x7fffdc2e15f0;  1 drivers
v0x7fffdc2870b0_0 .net "s0", 1 0, L_0x7fffdc2d0e30;  alias, 1 drivers
L_0x7fffdc2dfcd0 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2dfe30 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2dff90 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2e0080 .concat8 [ 1 1 1 1], L_0x7fffdc2dfc60, L_0x7fffdc2dfdc0, L_0x7fffdc2dff20, L_0x7fffdc2e0210;
L_0x7fffdc2e02d0 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2e0540 .part L_0x7fffdc2e0080, 1, 1;
L_0x7fffdc2e0680 .part L_0x7fffdc2e0080, 0, 1;
L_0x7fffdc2e08f0 .part L_0x7fffdc2e0080, 1, 1;
L_0x7fffdc2e0a30 .part L_0x7fffdc2e0080, 2, 1;
L_0x7fffdc2e0c50 .part L_0x7fffdc2e0080, 3, 1;
L_0x7fffdc2e0da0 .part L_0x7fffdc2e0080, 0, 1;
L_0x7fffdc2e0f70 .part L_0x7fffdc2e0080, 3, 1;
L_0x7fffdc2e11e0 .part L_0x7fffdc2e0080, 2, 1;
L_0x7fffdc2e12d0 .concat8 [ 1 1 1 1], L_0x7fffdc2e0430, L_0x7fffdc2e07e0, L_0x7fffdc2e0b40, L_0x7fffdc2e0eb0;
L_0x7fffdc2e1700 .part L_0x7fffdc2e12d0, 0, 1;
L_0x7fffdc2e1840 .part L_0x7fffdc2e12d0, 1, 1;
L_0x7fffdc2e19c0 .part L_0x7fffdc2e12d0, 2, 1;
L_0x7fffdc2e1ab0 .part L_0x7fffdc2e12d0, 3, 1;
S_0x7fffdc283900 .scope module, "and1" "gate_and3" 11 14, 2 1 0, S_0x7fffdc283690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2e03c0 .functor AND 1, L_0x7fffdc2e0540, L_0x7fffdc2e0680, C4<1>, C4<1>;
L_0x7fffdc2e0430 .functor AND 1, L_0x7fffdc2e03c0, L_0x7fffdc2e1bf0, C4<1>, C4<1>;
v0x7fffdc283b60_0 .net *"_s0", 0 0, L_0x7fffdc2e03c0;  1 drivers
v0x7fffdc283c60_0 .net "a", 0 0, L_0x7fffdc2e0540;  1 drivers
v0x7fffdc283d20_0 .net "b", 0 0, L_0x7fffdc2e0680;  1 drivers
v0x7fffdc283df0_0 .net "c", 0 0, L_0x7fffdc2e1bf0;  alias, 1 drivers
v0x7fffdc283eb0_0 .net "s", 0 0, L_0x7fffdc2e0430;  1 drivers
S_0x7fffdc284040 .scope module, "and2" "gate_and3" 11 15, 2 1 0, S_0x7fffdc283690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2e0770 .functor AND 1, L_0x7fffdc2e08f0, L_0x7fffdc2e0a30, C4<1>, C4<1>;
L_0x7fffdc2e07e0 .functor AND 1, L_0x7fffdc2e0770, L_0x7fffdc2e1d20, C4<1>, C4<1>;
v0x7fffdc2842a0_0 .net *"_s0", 0 0, L_0x7fffdc2e0770;  1 drivers
v0x7fffdc284380_0 .net "a", 0 0, L_0x7fffdc2e08f0;  1 drivers
v0x7fffdc284440_0 .net "b", 0 0, L_0x7fffdc2e0a30;  1 drivers
v0x7fffdc284510_0 .net "c", 0 0, L_0x7fffdc2e1d20;  alias, 1 drivers
v0x7fffdc2845d0_0 .net "s", 0 0, L_0x7fffdc2e07e0;  1 drivers
S_0x7fffdc284760 .scope module, "and3" "gate_and3" 11 16, 2 1 0, S_0x7fffdc283690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2e0ad0 .functor AND 1, L_0x7fffdc2e0c50, L_0x7fffdc2e0da0, C4<1>, C4<1>;
L_0x7fffdc2e0b40 .functor AND 1, L_0x7fffdc2e0ad0, L_0x7fffdc2e1dc0, C4<1>, C4<1>;
v0x7fffdc2849d0_0 .net *"_s0", 0 0, L_0x7fffdc2e0ad0;  1 drivers
v0x7fffdc284ab0_0 .net "a", 0 0, L_0x7fffdc2e0c50;  1 drivers
v0x7fffdc284b70_0 .net "b", 0 0, L_0x7fffdc2e0da0;  1 drivers
v0x7fffdc284c40_0 .net "c", 0 0, L_0x7fffdc2e1dc0;  alias, 1 drivers
v0x7fffdc284d00_0 .net "s", 0 0, L_0x7fffdc2e0b40;  1 drivers
S_0x7fffdc284e90 .scope module, "and4" "gate_and3" 11 17, 2 1 0, S_0x7fffdc283690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2e0e40 .functor AND 1, L_0x7fffdc2e0f70, L_0x7fffdc2e11e0, C4<1>, C4<1>;
L_0x7fffdc2e0eb0 .functor AND 1, L_0x7fffdc2e0e40, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc2850d0_0 .net *"_s0", 0 0, L_0x7fffdc2e0e40;  1 drivers
v0x7fffdc2851d0_0 .net "a", 0 0, L_0x7fffdc2e0f70;  1 drivers
v0x7fffdc285290_0 .net "b", 0 0, L_0x7fffdc2e11e0;  1 drivers
v0x7fffdc285360_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc285510_0 .net "s", 0 0, L_0x7fffdc2e0eb0;  1 drivers
S_0x7fffdc2856a0 .scope module, "not1" "gate_not" 11 9, 7 1 0, S_0x7fffdc283690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2dfc60 .functor NOT 1, L_0x7fffdc2dfcd0, C4<0>, C4<0>, C4<0>;
v0x7fffdc285920_0 .net "e1", 0 0, L_0x7fffdc2dfcd0;  1 drivers
v0x7fffdc285a00_0 .net "s", 0 0, L_0x7fffdc2dfc60;  1 drivers
S_0x7fffdc285b20 .scope module, "not2" "gate_not" 11 10, 7 1 0, S_0x7fffdc283690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2dfdc0 .functor NOT 1, L_0x7fffdc2dfe30, C4<0>, C4<0>, C4<0>;
v0x7fffdc285d30_0 .net "e1", 0 0, L_0x7fffdc2dfe30;  1 drivers
v0x7fffdc285e10_0 .net "s", 0 0, L_0x7fffdc2dfdc0;  1 drivers
S_0x7fffdc285f30 .scope module, "or1" "gate_or4" 11 19, 2 26 0, S_0x7fffdc283690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
L_0x7fffdc2e1170 .functor OR 1, L_0x7fffdc2e1700, L_0x7fffdc2e1840, C4<0>, C4<0>;
L_0x7fffdc2e1530 .functor OR 1, L_0x7fffdc2e1170, L_0x7fffdc2e19c0, C4<0>, C4<0>;
L_0x7fffdc2e15f0 .functor OR 1, L_0x7fffdc2e1530, L_0x7fffdc2e1ab0, C4<0>, C4<0>;
v0x7fffdc286180_0 .net *"_s0", 0 0, L_0x7fffdc2e1170;  1 drivers
v0x7fffdc286260_0 .net *"_s2", 0 0, L_0x7fffdc2e1530;  1 drivers
v0x7fffdc286340_0 .net "a", 0 0, L_0x7fffdc2e1700;  1 drivers
v0x7fffdc2863e0_0 .net "b", 0 0, L_0x7fffdc2e1840;  1 drivers
v0x7fffdc2864a0_0 .net "c", 0 0, L_0x7fffdc2e19c0;  1 drivers
v0x7fffdc2865b0_0 .net "d", 0 0, L_0x7fffdc2e1ab0;  1 drivers
v0x7fffdc286670_0 .net "s", 0 0, L_0x7fffdc2e15f0;  alias, 1 drivers
S_0x7fffdc287250 .scope module, "mux4" "multiplexeur_1bitx4" 9 31, 11 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s0"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /OUTPUT 1 "s"
L_0x7fffdc2e4dc0 .functor BUF 1, L_0x7fffdc2e4e30, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2e50b0 .functor BUF 1, L_0x7fffdc2e5170, C4<0>, C4<0>, C4<0>;
v0x7fffdc28a260_0 .net *"_s11", 0 0, L_0x7fffdc2e4e30;  1 drivers
v0x7fffdc28a360_0 .net *"_s12", 0 0, L_0x7fffdc2e50b0;  1 drivers
v0x7fffdc28a440_0 .net *"_s16", 0 0, L_0x7fffdc2e5170;  1 drivers
v0x7fffdc28a500_0 .net *"_s8", 0 0, L_0x7fffdc2e4dc0;  1 drivers
v0x7fffdc28a5e0_0 .net "a", 0 0, L_0x7fffdc2e6b20;  1 drivers
v0x7fffdc28a6d0_0 .net "b", 0 0, L_0x7fffdc2e1e60;  1 drivers
v0x7fffdc28a7a0_0 .net "c", 0 0, L_0x7fffdc2e6e90;  1 drivers
v0x7fffdc28a870_0 .net "d", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc28a910_0 .net "line", 3 0, L_0x7fffdc2e4f20;  1 drivers
v0x7fffdc28aa40_0 .net "line2", 3 0, L_0x7fffdc2e6200;  1 drivers
v0x7fffdc28ab00_0 .net "s", 0 0, L_0x7fffdc2e6520;  1 drivers
v0x7fffdc28abd0_0 .net "s0", 1 0, L_0x7fffdc2d0e30;  alias, 1 drivers
L_0x7fffdc2e4bc0 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2e4cd0 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2e4e30 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2e4f20 .concat8 [ 1 1 1 1], L_0x7fffdc2e4b50, L_0x7fffdc2e4c60, L_0x7fffdc2e4dc0, L_0x7fffdc2e50b0;
L_0x7fffdc2e5170 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2e53e0 .part L_0x7fffdc2e4f20, 1, 1;
L_0x7fffdc2e5520 .part L_0x7fffdc2e4f20, 0, 1;
L_0x7fffdc2e5790 .part L_0x7fffdc2e4f20, 1, 1;
L_0x7fffdc2e5960 .part L_0x7fffdc2e4f20, 2, 1;
L_0x7fffdc2e5b80 .part L_0x7fffdc2e4f20, 3, 1;
L_0x7fffdc2e5cd0 .part L_0x7fffdc2e4f20, 0, 1;
L_0x7fffdc2e5ea0 .part L_0x7fffdc2e4f20, 3, 1;
L_0x7fffdc2e6110 .part L_0x7fffdc2e4f20, 2, 1;
L_0x7fffdc2e6200 .concat8 [ 1 1 1 1], L_0x7fffdc2e52d0, L_0x7fffdc2e5680, L_0x7fffdc2e5a70, L_0x7fffdc2e5de0;
L_0x7fffdc2e6630 .part L_0x7fffdc2e6200, 0, 1;
L_0x7fffdc2e6770 .part L_0x7fffdc2e6200, 1, 1;
L_0x7fffdc2e68f0 .part L_0x7fffdc2e6200, 2, 1;
L_0x7fffdc2e69e0 .part L_0x7fffdc2e6200, 3, 1;
S_0x7fffdc287470 .scope module, "and1" "gate_and3" 11 14, 2 1 0, S_0x7fffdc287250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2e5260 .functor AND 1, L_0x7fffdc2e53e0, L_0x7fffdc2e5520, C4<1>, C4<1>;
L_0x7fffdc2e52d0 .functor AND 1, L_0x7fffdc2e5260, L_0x7fffdc2e6b20, C4<1>, C4<1>;
v0x7fffdc287700_0 .net *"_s0", 0 0, L_0x7fffdc2e5260;  1 drivers
v0x7fffdc287800_0 .net "a", 0 0, L_0x7fffdc2e53e0;  1 drivers
v0x7fffdc2878c0_0 .net "b", 0 0, L_0x7fffdc2e5520;  1 drivers
v0x7fffdc287990_0 .net "c", 0 0, L_0x7fffdc2e6b20;  alias, 1 drivers
v0x7fffdc287a50_0 .net "s", 0 0, L_0x7fffdc2e52d0;  1 drivers
S_0x7fffdc287be0 .scope module, "and2" "gate_and3" 11 15, 2 1 0, S_0x7fffdc287250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2e5610 .functor AND 1, L_0x7fffdc2e5790, L_0x7fffdc2e5960, C4<1>, C4<1>;
L_0x7fffdc2e5680 .functor AND 1, L_0x7fffdc2e5610, L_0x7fffdc2e1e60, C4<1>, C4<1>;
v0x7fffdc287e40_0 .net *"_s0", 0 0, L_0x7fffdc2e5610;  1 drivers
v0x7fffdc287f20_0 .net "a", 0 0, L_0x7fffdc2e5790;  1 drivers
v0x7fffdc287fe0_0 .net "b", 0 0, L_0x7fffdc2e5960;  1 drivers
v0x7fffdc2880b0_0 .net "c", 0 0, L_0x7fffdc2e1e60;  alias, 1 drivers
v0x7fffdc288170_0 .net "s", 0 0, L_0x7fffdc2e5680;  1 drivers
S_0x7fffdc288300 .scope module, "and3" "gate_and3" 11 16, 2 1 0, S_0x7fffdc287250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2e5a00 .functor AND 1, L_0x7fffdc2e5b80, L_0x7fffdc2e5cd0, C4<1>, C4<1>;
L_0x7fffdc2e5a70 .functor AND 1, L_0x7fffdc2e5a00, L_0x7fffdc2e6e90, C4<1>, C4<1>;
v0x7fffdc288570_0 .net *"_s0", 0 0, L_0x7fffdc2e5a00;  1 drivers
v0x7fffdc288650_0 .net "a", 0 0, L_0x7fffdc2e5b80;  1 drivers
v0x7fffdc288710_0 .net "b", 0 0, L_0x7fffdc2e5cd0;  1 drivers
v0x7fffdc2887e0_0 .net "c", 0 0, L_0x7fffdc2e6e90;  alias, 1 drivers
v0x7fffdc2888a0_0 .net "s", 0 0, L_0x7fffdc2e5a70;  1 drivers
S_0x7fffdc288a30 .scope module, "and4" "gate_and3" 11 17, 2 1 0, S_0x7fffdc287250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2e5d70 .functor AND 1, L_0x7fffdc2e5ea0, L_0x7fffdc2e6110, C4<1>, C4<1>;
L_0x7fffdc2e5de0 .functor AND 1, L_0x7fffdc2e5d70, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc288c70_0 .net *"_s0", 0 0, L_0x7fffdc2e5d70;  1 drivers
v0x7fffdc288d70_0 .net "a", 0 0, L_0x7fffdc2e5ea0;  1 drivers
v0x7fffdc288e30_0 .net "b", 0 0, L_0x7fffdc2e6110;  1 drivers
v0x7fffdc288f00_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc288fa0_0 .net "s", 0 0, L_0x7fffdc2e5de0;  1 drivers
S_0x7fffdc289130 .scope module, "not1" "gate_not" 11 9, 7 1 0, S_0x7fffdc287250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e4b50 .functor NOT 1, L_0x7fffdc2e4bc0, C4<0>, C4<0>, C4<0>;
v0x7fffdc2893b0_0 .net "e1", 0 0, L_0x7fffdc2e4bc0;  1 drivers
v0x7fffdc289490_0 .net "s", 0 0, L_0x7fffdc2e4b50;  1 drivers
S_0x7fffdc2895b0 .scope module, "not2" "gate_not" 11 10, 7 1 0, S_0x7fffdc287250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e4c60 .functor NOT 1, L_0x7fffdc2e4cd0, C4<0>, C4<0>, C4<0>;
v0x7fffdc2897c0_0 .net "e1", 0 0, L_0x7fffdc2e4cd0;  1 drivers
v0x7fffdc2898a0_0 .net "s", 0 0, L_0x7fffdc2e4c60;  1 drivers
S_0x7fffdc2899c0 .scope module, "or1" "gate_or4" 11 19, 2 26 0, S_0x7fffdc287250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
L_0x7fffdc2e60a0 .functor OR 1, L_0x7fffdc2e6630, L_0x7fffdc2e6770, C4<0>, C4<0>;
L_0x7fffdc2e6460 .functor OR 1, L_0x7fffdc2e60a0, L_0x7fffdc2e68f0, C4<0>, C4<0>;
L_0x7fffdc2e6520 .functor OR 1, L_0x7fffdc2e6460, L_0x7fffdc2e69e0, C4<0>, C4<0>;
v0x7fffdc289c10_0 .net *"_s0", 0 0, L_0x7fffdc2e60a0;  1 drivers
v0x7fffdc289cf0_0 .net *"_s2", 0 0, L_0x7fffdc2e6460;  1 drivers
v0x7fffdc289dd0_0 .net "a", 0 0, L_0x7fffdc2e6630;  1 drivers
v0x7fffdc289e70_0 .net "b", 0 0, L_0x7fffdc2e6770;  1 drivers
v0x7fffdc289f30_0 .net "c", 0 0, L_0x7fffdc2e68f0;  1 drivers
v0x7fffdc28a040_0 .net "d", 0 0, L_0x7fffdc2e69e0;  1 drivers
v0x7fffdc28a100_0 .net "s", 0 0, L_0x7fffdc2e6520;  alias, 1 drivers
S_0x7fffdc28ae00 .scope module, "mux5" "multiplexeur_1bitx4" 9 33, 11 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s0"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /OUTPUT 1 "s"
L_0x7fffdc2e63e0 .functor BUF 1, L_0x7fffdc2ea350, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2ea5d0 .functor BUF 1, L_0x7fffdc2ea690, C4<0>, C4<0>, C4<0>;
v0x7fffdc28ddc0_0 .net *"_s11", 0 0, L_0x7fffdc2ea350;  1 drivers
v0x7fffdc28dec0_0 .net *"_s12", 0 0, L_0x7fffdc2ea5d0;  1 drivers
v0x7fffdc28dfa0_0 .net *"_s16", 0 0, L_0x7fffdc2ea690;  1 drivers
v0x7fffdc28e060_0 .net *"_s8", 0 0, L_0x7fffdc2e63e0;  1 drivers
v0x7fffdc28e140_0 .net "a", 0 0, L_0x7fffdc2ebfb0;  1 drivers
v0x7fffdc28e230_0 .net "b", 0 0, L_0x7fffdc2ec120;  1 drivers
v0x7fffdc28e300_0 .net "c", 0 0, L_0x7fffdc2ec1c0;  1 drivers
v0x7fffdc28e3d0_0 .net "d", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc28e470_0 .net "line", 3 0, L_0x7fffdc2ea440;  1 drivers
v0x7fffdc28e5a0_0 .net "line2", 3 0, L_0x7fffdc2eb690;  1 drivers
v0x7fffdc28e660_0 .net "s", 0 0, L_0x7fffdc2eb9b0;  1 drivers
v0x7fffdc28e730_0 .net "s0", 1 0, L_0x7fffdc2d0e30;  alias, 1 drivers
L_0x7fffdc2e9cf0 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2e9e50 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2ea350 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2ea440 .concat8 [ 1 1 1 1], L_0x7fffdc2e9c80, L_0x7fffdc2e9de0, L_0x7fffdc2e63e0, L_0x7fffdc2ea5d0;
L_0x7fffdc2ea690 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2ea900 .part L_0x7fffdc2ea440, 1, 1;
L_0x7fffdc2eaa40 .part L_0x7fffdc2ea440, 0, 1;
L_0x7fffdc2eacb0 .part L_0x7fffdc2ea440, 1, 1;
L_0x7fffdc2eadf0 .part L_0x7fffdc2ea440, 2, 1;
L_0x7fffdc2eb010 .part L_0x7fffdc2ea440, 3, 1;
L_0x7fffdc2eb160 .part L_0x7fffdc2ea440, 0, 1;
L_0x7fffdc2eb330 .part L_0x7fffdc2ea440, 3, 1;
L_0x7fffdc2eb5a0 .part L_0x7fffdc2ea440, 2, 1;
L_0x7fffdc2eb690 .concat8 [ 1 1 1 1], L_0x7fffdc2ea7f0, L_0x7fffdc2eaba0, L_0x7fffdc2eaf00, L_0x7fffdc2eb270;
L_0x7fffdc2ebac0 .part L_0x7fffdc2eb690, 0, 1;
L_0x7fffdc2ebc00 .part L_0x7fffdc2eb690, 1, 1;
L_0x7fffdc2ebd80 .part L_0x7fffdc2eb690, 2, 1;
L_0x7fffdc2ebe70 .part L_0x7fffdc2eb690, 3, 1;
S_0x7fffdc28b020 .scope module, "and1" "gate_and3" 11 14, 2 1 0, S_0x7fffdc28ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2ea780 .functor AND 1, L_0x7fffdc2ea900, L_0x7fffdc2eaa40, C4<1>, C4<1>;
L_0x7fffdc2ea7f0 .functor AND 1, L_0x7fffdc2ea780, L_0x7fffdc2ebfb0, C4<1>, C4<1>;
v0x7fffdc28b260_0 .net *"_s0", 0 0, L_0x7fffdc2ea780;  1 drivers
v0x7fffdc28b360_0 .net "a", 0 0, L_0x7fffdc2ea900;  1 drivers
v0x7fffdc28b420_0 .net "b", 0 0, L_0x7fffdc2eaa40;  1 drivers
v0x7fffdc28b4f0_0 .net "c", 0 0, L_0x7fffdc2ebfb0;  alias, 1 drivers
v0x7fffdc28b5b0_0 .net "s", 0 0, L_0x7fffdc2ea7f0;  1 drivers
S_0x7fffdc28b740 .scope module, "and2" "gate_and3" 11 15, 2 1 0, S_0x7fffdc28ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2eab30 .functor AND 1, L_0x7fffdc2eacb0, L_0x7fffdc2eadf0, C4<1>, C4<1>;
L_0x7fffdc2eaba0 .functor AND 1, L_0x7fffdc2eab30, L_0x7fffdc2ec120, C4<1>, C4<1>;
v0x7fffdc28b9a0_0 .net *"_s0", 0 0, L_0x7fffdc2eab30;  1 drivers
v0x7fffdc28ba80_0 .net "a", 0 0, L_0x7fffdc2eacb0;  1 drivers
v0x7fffdc28bb40_0 .net "b", 0 0, L_0x7fffdc2eadf0;  1 drivers
v0x7fffdc28bc10_0 .net "c", 0 0, L_0x7fffdc2ec120;  alias, 1 drivers
v0x7fffdc28bcd0_0 .net "s", 0 0, L_0x7fffdc2eaba0;  1 drivers
S_0x7fffdc28be60 .scope module, "and3" "gate_and3" 11 16, 2 1 0, S_0x7fffdc28ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2eae90 .functor AND 1, L_0x7fffdc2eb010, L_0x7fffdc2eb160, C4<1>, C4<1>;
L_0x7fffdc2eaf00 .functor AND 1, L_0x7fffdc2eae90, L_0x7fffdc2ec1c0, C4<1>, C4<1>;
v0x7fffdc28c0d0_0 .net *"_s0", 0 0, L_0x7fffdc2eae90;  1 drivers
v0x7fffdc28c1b0_0 .net "a", 0 0, L_0x7fffdc2eb010;  1 drivers
v0x7fffdc28c270_0 .net "b", 0 0, L_0x7fffdc2eb160;  1 drivers
v0x7fffdc28c340_0 .net "c", 0 0, L_0x7fffdc2ec1c0;  alias, 1 drivers
v0x7fffdc28c400_0 .net "s", 0 0, L_0x7fffdc2eaf00;  1 drivers
S_0x7fffdc28c590 .scope module, "and4" "gate_and3" 11 17, 2 1 0, S_0x7fffdc28ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2eb200 .functor AND 1, L_0x7fffdc2eb330, L_0x7fffdc2eb5a0, C4<1>, C4<1>;
L_0x7fffdc2eb270 .functor AND 1, L_0x7fffdc2eb200, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc28c7d0_0 .net *"_s0", 0 0, L_0x7fffdc2eb200;  1 drivers
v0x7fffdc28c8d0_0 .net "a", 0 0, L_0x7fffdc2eb330;  1 drivers
v0x7fffdc28c990_0 .net "b", 0 0, L_0x7fffdc2eb5a0;  1 drivers
v0x7fffdc28ca60_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc28cb00_0 .net "s", 0 0, L_0x7fffdc2eb270;  1 drivers
S_0x7fffdc28cc90 .scope module, "not1" "gate_not" 11 9, 7 1 0, S_0x7fffdc28ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e9c80 .functor NOT 1, L_0x7fffdc2e9cf0, C4<0>, C4<0>, C4<0>;
v0x7fffdc28cf10_0 .net "e1", 0 0, L_0x7fffdc2e9cf0;  1 drivers
v0x7fffdc28cff0_0 .net "s", 0 0, L_0x7fffdc2e9c80;  1 drivers
S_0x7fffdc28d110 .scope module, "not2" "gate_not" 11 10, 7 1 0, S_0x7fffdc28ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2e9de0 .functor NOT 1, L_0x7fffdc2e9e50, C4<0>, C4<0>, C4<0>;
v0x7fffdc28d320_0 .net "e1", 0 0, L_0x7fffdc2e9e50;  1 drivers
v0x7fffdc28d400_0 .net "s", 0 0, L_0x7fffdc2e9de0;  1 drivers
S_0x7fffdc28d520 .scope module, "or1" "gate_or4" 11 19, 2 26 0, S_0x7fffdc28ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
L_0x7fffdc2eb530 .functor OR 1, L_0x7fffdc2ebac0, L_0x7fffdc2ebc00, C4<0>, C4<0>;
L_0x7fffdc2eb8f0 .functor OR 1, L_0x7fffdc2eb530, L_0x7fffdc2ebd80, C4<0>, C4<0>;
L_0x7fffdc2eb9b0 .functor OR 1, L_0x7fffdc2eb8f0, L_0x7fffdc2ebe70, C4<0>, C4<0>;
v0x7fffdc28d770_0 .net *"_s0", 0 0, L_0x7fffdc2eb530;  1 drivers
v0x7fffdc28d850_0 .net *"_s2", 0 0, L_0x7fffdc2eb8f0;  1 drivers
v0x7fffdc28d930_0 .net "a", 0 0, L_0x7fffdc2ebac0;  1 drivers
v0x7fffdc28d9d0_0 .net "b", 0 0, L_0x7fffdc2ebc00;  1 drivers
v0x7fffdc28da90_0 .net "c", 0 0, L_0x7fffdc2ebd80;  1 drivers
v0x7fffdc28dba0_0 .net "d", 0 0, L_0x7fffdc2ebe70;  1 drivers
v0x7fffdc28dc60_0 .net "s", 0 0, L_0x7fffdc2eb9b0;  alias, 1 drivers
S_0x7fffdc28e8d0 .scope module, "mux6" "multiplexeur_1bitx4" 9 35, 11 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s0"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /OUTPUT 1 "s"
L_0x7fffdc2ef2a0 .functor BUF 1, L_0x7fffdc2ef310, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2ef590 .functor BUF 1, L_0x7fffdc2ef650, C4<0>, C4<0>, C4<0>;
v0x7fffdc2918e0_0 .net *"_s11", 0 0, L_0x7fffdc2ef310;  1 drivers
v0x7fffdc2919e0_0 .net *"_s12", 0 0, L_0x7fffdc2ef590;  1 drivers
v0x7fffdc291ac0_0 .net *"_s16", 0 0, L_0x7fffdc2ef650;  1 drivers
v0x7fffdc291b80_0 .net *"_s8", 0 0, L_0x7fffdc2ef2a0;  1 drivers
v0x7fffdc291c60_0 .net "a", 0 0, L_0x7fffdc2f0ef0;  1 drivers
v0x7fffdc291d50_0 .net "b", 0 0, L_0x7fffdc2f1080;  1 drivers
v0x7fffdc291e20_0 .net "c", 0 0, L_0x7fffdc2f1120;  1 drivers
v0x7fffdc291ef0_0 .net "d", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc291f90_0 .net "line", 3 0, L_0x7fffdc2ef400;  1 drivers
v0x7fffdc2920c0_0 .net "line2", 3 0, L_0x7fffdc2f0650;  1 drivers
v0x7fffdc292180_0 .net "s", 0 0, L_0x7fffdc2f08f0;  1 drivers
v0x7fffdc292250_0 .net "s0", 1 0, L_0x7fffdc2d0e30;  alias, 1 drivers
L_0x7fffdc2ef050 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2ef1b0 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2ef310 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2ef400 .concat8 [ 1 1 1 1], L_0x7fffdc2eefe0, L_0x7fffdc2ef140, L_0x7fffdc2ef2a0, L_0x7fffdc2ef590;
L_0x7fffdc2ef650 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2ef8c0 .part L_0x7fffdc2ef400, 1, 1;
L_0x7fffdc2efa00 .part L_0x7fffdc2ef400, 0, 1;
L_0x7fffdc2efc70 .part L_0x7fffdc2ef400, 1, 1;
L_0x7fffdc2efdb0 .part L_0x7fffdc2ef400, 2, 1;
L_0x7fffdc2effd0 .part L_0x7fffdc2ef400, 3, 1;
L_0x7fffdc2f0120 .part L_0x7fffdc2ef400, 0, 1;
L_0x7fffdc2f02f0 .part L_0x7fffdc2ef400, 3, 1;
L_0x7fffdc2f0560 .part L_0x7fffdc2ef400, 2, 1;
L_0x7fffdc2f0650 .concat8 [ 1 1 1 1], L_0x7fffdc2ef7b0, L_0x7fffdc2efb60, L_0x7fffdc2efec0, L_0x7fffdc2f0230;
L_0x7fffdc2f0a00 .part L_0x7fffdc2f0650, 0, 1;
L_0x7fffdc2f0b40 .part L_0x7fffdc2f0650, 1, 1;
L_0x7fffdc2f0cc0 .part L_0x7fffdc2f0650, 2, 1;
L_0x7fffdc2f0db0 .part L_0x7fffdc2f0650, 3, 1;
S_0x7fffdc28eaf0 .scope module, "and1" "gate_and3" 11 14, 2 1 0, S_0x7fffdc28e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2ef740 .functor AND 1, L_0x7fffdc2ef8c0, L_0x7fffdc2efa00, C4<1>, C4<1>;
L_0x7fffdc2ef7b0 .functor AND 1, L_0x7fffdc2ef740, L_0x7fffdc2f0ef0, C4<1>, C4<1>;
v0x7fffdc28ed80_0 .net *"_s0", 0 0, L_0x7fffdc2ef740;  1 drivers
v0x7fffdc28ee80_0 .net "a", 0 0, L_0x7fffdc2ef8c0;  1 drivers
v0x7fffdc28ef40_0 .net "b", 0 0, L_0x7fffdc2efa00;  1 drivers
v0x7fffdc28f010_0 .net "c", 0 0, L_0x7fffdc2f0ef0;  alias, 1 drivers
v0x7fffdc28f0d0_0 .net "s", 0 0, L_0x7fffdc2ef7b0;  1 drivers
S_0x7fffdc28f260 .scope module, "and2" "gate_and3" 11 15, 2 1 0, S_0x7fffdc28e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2efaf0 .functor AND 1, L_0x7fffdc2efc70, L_0x7fffdc2efdb0, C4<1>, C4<1>;
L_0x7fffdc2efb60 .functor AND 1, L_0x7fffdc2efaf0, L_0x7fffdc2f1080, C4<1>, C4<1>;
v0x7fffdc28f4c0_0 .net *"_s0", 0 0, L_0x7fffdc2efaf0;  1 drivers
v0x7fffdc28f5a0_0 .net "a", 0 0, L_0x7fffdc2efc70;  1 drivers
v0x7fffdc28f660_0 .net "b", 0 0, L_0x7fffdc2efdb0;  1 drivers
v0x7fffdc28f730_0 .net "c", 0 0, L_0x7fffdc2f1080;  alias, 1 drivers
v0x7fffdc28f7f0_0 .net "s", 0 0, L_0x7fffdc2efb60;  1 drivers
S_0x7fffdc28f980 .scope module, "and3" "gate_and3" 11 16, 2 1 0, S_0x7fffdc28e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2efe50 .functor AND 1, L_0x7fffdc2effd0, L_0x7fffdc2f0120, C4<1>, C4<1>;
L_0x7fffdc2efec0 .functor AND 1, L_0x7fffdc2efe50, L_0x7fffdc2f1120, C4<1>, C4<1>;
v0x7fffdc28fbf0_0 .net *"_s0", 0 0, L_0x7fffdc2efe50;  1 drivers
v0x7fffdc28fcd0_0 .net "a", 0 0, L_0x7fffdc2effd0;  1 drivers
v0x7fffdc28fd90_0 .net "b", 0 0, L_0x7fffdc2f0120;  1 drivers
v0x7fffdc28fe60_0 .net "c", 0 0, L_0x7fffdc2f1120;  alias, 1 drivers
v0x7fffdc28ff20_0 .net "s", 0 0, L_0x7fffdc2efec0;  1 drivers
S_0x7fffdc2900b0 .scope module, "and4" "gate_and3" 11 17, 2 1 0, S_0x7fffdc28e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2f01c0 .functor AND 1, L_0x7fffdc2f02f0, L_0x7fffdc2f0560, C4<1>, C4<1>;
L_0x7fffdc2f0230 .functor AND 1, L_0x7fffdc2f01c0, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc2902f0_0 .net *"_s0", 0 0, L_0x7fffdc2f01c0;  1 drivers
v0x7fffdc2903f0_0 .net "a", 0 0, L_0x7fffdc2f02f0;  1 drivers
v0x7fffdc2904b0_0 .net "b", 0 0, L_0x7fffdc2f0560;  1 drivers
v0x7fffdc290580_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc290620_0 .net "s", 0 0, L_0x7fffdc2f0230;  1 drivers
S_0x7fffdc2907b0 .scope module, "not1" "gate_not" 11 9, 7 1 0, S_0x7fffdc28e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2eefe0 .functor NOT 1, L_0x7fffdc2ef050, C4<0>, C4<0>, C4<0>;
v0x7fffdc290a30_0 .net "e1", 0 0, L_0x7fffdc2ef050;  1 drivers
v0x7fffdc290b10_0 .net "s", 0 0, L_0x7fffdc2eefe0;  1 drivers
S_0x7fffdc290c30 .scope module, "not2" "gate_not" 11 10, 7 1 0, S_0x7fffdc28e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2ef140 .functor NOT 1, L_0x7fffdc2ef1b0, C4<0>, C4<0>, C4<0>;
v0x7fffdc290e40_0 .net "e1", 0 0, L_0x7fffdc2ef1b0;  1 drivers
v0x7fffdc290f20_0 .net "s", 0 0, L_0x7fffdc2ef140;  1 drivers
S_0x7fffdc291040 .scope module, "or1" "gate_or4" 11 19, 2 26 0, S_0x7fffdc28e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
L_0x7fffdc2f04f0 .functor OR 1, L_0x7fffdc2f0a00, L_0x7fffdc2f0b40, C4<0>, C4<0>;
L_0x7fffdc2f0830 .functor OR 1, L_0x7fffdc2f04f0, L_0x7fffdc2f0cc0, C4<0>, C4<0>;
L_0x7fffdc2f08f0 .functor OR 1, L_0x7fffdc2f0830, L_0x7fffdc2f0db0, C4<0>, C4<0>;
v0x7fffdc291290_0 .net *"_s0", 0 0, L_0x7fffdc2f04f0;  1 drivers
v0x7fffdc291370_0 .net *"_s2", 0 0, L_0x7fffdc2f0830;  1 drivers
v0x7fffdc291450_0 .net "a", 0 0, L_0x7fffdc2f0a00;  1 drivers
v0x7fffdc2914f0_0 .net "b", 0 0, L_0x7fffdc2f0b40;  1 drivers
v0x7fffdc2915b0_0 .net "c", 0 0, L_0x7fffdc2f0cc0;  1 drivers
v0x7fffdc2916c0_0 .net "d", 0 0, L_0x7fffdc2f0db0;  1 drivers
v0x7fffdc291780_0 .net "s", 0 0, L_0x7fffdc2f08f0;  alias, 1 drivers
S_0x7fffdc2923f0 .scope module, "mux7" "multiplexeur_1bitx4" 9 37, 11 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s0"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /OUTPUT 1 "s"
L_0x7fffdc2f4330 .functor BUF 1, L_0x7fffdc2f43a0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2f4620 .functor BUF 1, L_0x7fffdc2f46e0, C4<0>, C4<0>, C4<0>;
v0x7fffdc295400_0 .net *"_s11", 0 0, L_0x7fffdc2f43a0;  1 drivers
v0x7fffdc295500_0 .net *"_s12", 0 0, L_0x7fffdc2f4620;  1 drivers
v0x7fffdc2955e0_0 .net *"_s16", 0 0, L_0x7fffdc2f46e0;  1 drivers
v0x7fffdc2956a0_0 .net *"_s8", 0 0, L_0x7fffdc2f4330;  1 drivers
v0x7fffdc295780_0 .net "a", 0 0, L_0x7fffdc2f63c0;  1 drivers
v0x7fffdc295870_0 .net "b", 0 0, L_0x7fffdc2f6570;  1 drivers
v0x7fffdc295940_0 .net "c", 0 0, L_0x7fffdc2f6610;  1 drivers
v0x7fffdc295a10_0 .net "d", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc295ab0_0 .net "line", 3 0, L_0x7fffdc2f4490;  1 drivers
v0x7fffdc295be0_0 .net "line2", 3 0, L_0x7fffdc2f5aa0;  1 drivers
v0x7fffdc295ca0_0 .net "s", 0 0, L_0x7fffdc2f5dc0;  1 drivers
v0x7fffdc295d70_0 .net "s0", 1 0, L_0x7fffdc2d0e30;  alias, 1 drivers
L_0x7fffdc2f40e0 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2f4240 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2f43a0 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2f4490 .concat8 [ 1 1 1 1], L_0x7fffdc2f4070, L_0x7fffdc2f41d0, L_0x7fffdc2f4330, L_0x7fffdc2f4620;
L_0x7fffdc2f46e0 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2f4950 .part L_0x7fffdc2f4490, 1, 1;
L_0x7fffdc2f4a90 .part L_0x7fffdc2f4490, 0, 1;
L_0x7fffdc2f4d00 .part L_0x7fffdc2f4490, 1, 1;
L_0x7fffdc2f4e40 .part L_0x7fffdc2f4490, 2, 1;
L_0x7fffdc2f5060 .part L_0x7fffdc2f4490, 3, 1;
L_0x7fffdc2f51b0 .part L_0x7fffdc2f4490, 0, 1;
L_0x7fffdc2f5790 .part L_0x7fffdc2f4490, 3, 1;
L_0x7fffdc2f59b0 .part L_0x7fffdc2f4490, 2, 1;
L_0x7fffdc2f5aa0 .concat8 [ 1 1 1 1], L_0x7fffdc2f4840, L_0x7fffdc2f4bf0, L_0x7fffdc2f4f50, L_0x7fffdc2f52c0;
L_0x7fffdc2f5ed0 .part L_0x7fffdc2f5aa0, 0, 1;
L_0x7fffdc2f6010 .part L_0x7fffdc2f5aa0, 1, 1;
L_0x7fffdc2f6190 .part L_0x7fffdc2f5aa0, 2, 1;
L_0x7fffdc2f6280 .part L_0x7fffdc2f5aa0, 3, 1;
S_0x7fffdc292610 .scope module, "and1" "gate_and3" 11 14, 2 1 0, S_0x7fffdc2923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2f47d0 .functor AND 1, L_0x7fffdc2f4950, L_0x7fffdc2f4a90, C4<1>, C4<1>;
L_0x7fffdc2f4840 .functor AND 1, L_0x7fffdc2f47d0, L_0x7fffdc2f63c0, C4<1>, C4<1>;
v0x7fffdc2928a0_0 .net *"_s0", 0 0, L_0x7fffdc2f47d0;  1 drivers
v0x7fffdc2929a0_0 .net "a", 0 0, L_0x7fffdc2f4950;  1 drivers
v0x7fffdc292a60_0 .net "b", 0 0, L_0x7fffdc2f4a90;  1 drivers
v0x7fffdc292b30_0 .net "c", 0 0, L_0x7fffdc2f63c0;  alias, 1 drivers
v0x7fffdc292bf0_0 .net "s", 0 0, L_0x7fffdc2f4840;  1 drivers
S_0x7fffdc292d80 .scope module, "and2" "gate_and3" 11 15, 2 1 0, S_0x7fffdc2923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2f4b80 .functor AND 1, L_0x7fffdc2f4d00, L_0x7fffdc2f4e40, C4<1>, C4<1>;
L_0x7fffdc2f4bf0 .functor AND 1, L_0x7fffdc2f4b80, L_0x7fffdc2f6570, C4<1>, C4<1>;
v0x7fffdc292fe0_0 .net *"_s0", 0 0, L_0x7fffdc2f4b80;  1 drivers
v0x7fffdc2930c0_0 .net "a", 0 0, L_0x7fffdc2f4d00;  1 drivers
v0x7fffdc293180_0 .net "b", 0 0, L_0x7fffdc2f4e40;  1 drivers
v0x7fffdc293250_0 .net "c", 0 0, L_0x7fffdc2f6570;  alias, 1 drivers
v0x7fffdc293310_0 .net "s", 0 0, L_0x7fffdc2f4bf0;  1 drivers
S_0x7fffdc2934a0 .scope module, "and3" "gate_and3" 11 16, 2 1 0, S_0x7fffdc2923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2f4ee0 .functor AND 1, L_0x7fffdc2f5060, L_0x7fffdc2f51b0, C4<1>, C4<1>;
L_0x7fffdc2f4f50 .functor AND 1, L_0x7fffdc2f4ee0, L_0x7fffdc2f6610, C4<1>, C4<1>;
v0x7fffdc293710_0 .net *"_s0", 0 0, L_0x7fffdc2f4ee0;  1 drivers
v0x7fffdc2937f0_0 .net "a", 0 0, L_0x7fffdc2f5060;  1 drivers
v0x7fffdc2938b0_0 .net "b", 0 0, L_0x7fffdc2f51b0;  1 drivers
v0x7fffdc293980_0 .net "c", 0 0, L_0x7fffdc2f6610;  alias, 1 drivers
v0x7fffdc293a40_0 .net "s", 0 0, L_0x7fffdc2f4f50;  1 drivers
S_0x7fffdc293bd0 .scope module, "and4" "gate_and3" 11 17, 2 1 0, S_0x7fffdc2923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2f5250 .functor AND 1, L_0x7fffdc2f5790, L_0x7fffdc2f59b0, C4<1>, C4<1>;
L_0x7fffdc2f52c0 .functor AND 1, L_0x7fffdc2f5250, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc293e10_0 .net *"_s0", 0 0, L_0x7fffdc2f5250;  1 drivers
v0x7fffdc293f10_0 .net "a", 0 0, L_0x7fffdc2f5790;  1 drivers
v0x7fffdc293fd0_0 .net "b", 0 0, L_0x7fffdc2f59b0;  1 drivers
v0x7fffdc2940a0_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc294140_0 .net "s", 0 0, L_0x7fffdc2f52c0;  1 drivers
S_0x7fffdc2942d0 .scope module, "not1" "gate_not" 11 9, 7 1 0, S_0x7fffdc2923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f4070 .functor NOT 1, L_0x7fffdc2f40e0, C4<0>, C4<0>, C4<0>;
v0x7fffdc294550_0 .net "e1", 0 0, L_0x7fffdc2f40e0;  1 drivers
v0x7fffdc294630_0 .net "s", 0 0, L_0x7fffdc2f4070;  1 drivers
S_0x7fffdc294750 .scope module, "not2" "gate_not" 11 10, 7 1 0, S_0x7fffdc2923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f41d0 .functor NOT 1, L_0x7fffdc2f4240, C4<0>, C4<0>, C4<0>;
v0x7fffdc294960_0 .net "e1", 0 0, L_0x7fffdc2f4240;  1 drivers
v0x7fffdc294a40_0 .net "s", 0 0, L_0x7fffdc2f41d0;  1 drivers
S_0x7fffdc294b60 .scope module, "or1" "gate_or4" 11 19, 2 26 0, S_0x7fffdc2923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
L_0x7fffdc2f5940 .functor OR 1, L_0x7fffdc2f5ed0, L_0x7fffdc2f6010, C4<0>, C4<0>;
L_0x7fffdc2f5d00 .functor OR 1, L_0x7fffdc2f5940, L_0x7fffdc2f6190, C4<0>, C4<0>;
L_0x7fffdc2f5dc0 .functor OR 1, L_0x7fffdc2f5d00, L_0x7fffdc2f6280, C4<0>, C4<0>;
v0x7fffdc294db0_0 .net *"_s0", 0 0, L_0x7fffdc2f5940;  1 drivers
v0x7fffdc294e90_0 .net *"_s2", 0 0, L_0x7fffdc2f5d00;  1 drivers
v0x7fffdc294f70_0 .net "a", 0 0, L_0x7fffdc2f5ed0;  1 drivers
v0x7fffdc295010_0 .net "b", 0 0, L_0x7fffdc2f6010;  1 drivers
v0x7fffdc2950d0_0 .net "c", 0 0, L_0x7fffdc2f6190;  1 drivers
v0x7fffdc2951e0_0 .net "d", 0 0, L_0x7fffdc2f6280;  1 drivers
v0x7fffdc2952a0_0 .net "s", 0 0, L_0x7fffdc2f5dc0;  alias, 1 drivers
S_0x7fffdc295f10 .scope module, "mux8" "multiplexeur_1bitx4" 9 39, 11 1 0, S_0x7fffdc1d4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s0"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /OUTPUT 1 "s"
L_0x7fffdc2f9840 .functor BUF 1, L_0x7fffdc2f98b0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2f9b30 .functor BUF 1, L_0x7fffdc2f9bf0, C4<0>, C4<0>, C4<0>;
v0x7fffdc298f00_0 .net *"_s11", 0 0, L_0x7fffdc2f98b0;  1 drivers
v0x7fffdc299000_0 .net *"_s12", 0 0, L_0x7fffdc2f9b30;  1 drivers
v0x7fffdc2990e0_0 .net *"_s16", 0 0, L_0x7fffdc2f9bf0;  1 drivers
v0x7fffdc2991a0_0 .net *"_s8", 0 0, L_0x7fffdc2f9840;  1 drivers
v0x7fffdc299280_0 .net "a", 0 0, L_0x7fffdc2fb440;  1 drivers
v0x7fffdc299370_0 .net "b", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc299410_0 .net "c", 0 0, L_0x7fffdc2f66b0;  1 drivers
v0x7fffdc2994e0_0 .net "d", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc299580_0 .net "line", 3 0, L_0x7fffdc2f99a0;  1 drivers
v0x7fffdc2996b0_0 .net "line2", 3 0, L_0x7fffdc2faba0;  1 drivers
v0x7fffdc299790_0 .net "s", 0 0, L_0x7fffdc2fae40;  1 drivers
v0x7fffdc299860_0 .net "s0", 1 0, L_0x7fffdc2d0e30;  alias, 1 drivers
L_0x7fffdc2f95f0 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2f9750 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2f98b0 .part L_0x7fffdc2d0e30, 0, 1;
L_0x7fffdc2f99a0 .concat8 [ 1 1 1 1], L_0x7fffdc2f9580, L_0x7fffdc2f96e0, L_0x7fffdc2f9840, L_0x7fffdc2f9b30;
L_0x7fffdc2f9bf0 .part L_0x7fffdc2d0e30, 1, 1;
L_0x7fffdc2f9e60 .part L_0x7fffdc2f99a0, 1, 1;
L_0x7fffdc2f9fa0 .part L_0x7fffdc2f99a0, 0, 1;
L_0x7fffdc2fa1c0 .part L_0x7fffdc2f99a0, 1, 1;
L_0x7fffdc2fa300 .part L_0x7fffdc2f99a0, 2, 1;
L_0x7fffdc2fa520 .part L_0x7fffdc2f99a0, 3, 1;
L_0x7fffdc2fa670 .part L_0x7fffdc2f99a0, 0, 1;
L_0x7fffdc2fa840 .part L_0x7fffdc2f99a0, 3, 1;
L_0x7fffdc2faab0 .part L_0x7fffdc2f99a0, 2, 1;
L_0x7fffdc2faba0 .concat8 [ 1 1 1 1], L_0x7fffdc2f9d50, L_0x7fffdc2fa100, L_0x7fffdc2fa410, L_0x7fffdc2fa780;
L_0x7fffdc2faf50 .part L_0x7fffdc2faba0, 0, 1;
L_0x7fffdc2fb090 .part L_0x7fffdc2faba0, 1, 1;
L_0x7fffdc2fb210 .part L_0x7fffdc2faba0, 2, 1;
L_0x7fffdc2fb300 .part L_0x7fffdc2faba0, 3, 1;
S_0x7fffdc296130 .scope module, "and1" "gate_and3" 11 14, 2 1 0, S_0x7fffdc295f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2f9ce0 .functor AND 1, L_0x7fffdc2f9e60, L_0x7fffdc2f9fa0, C4<1>, C4<1>;
L_0x7fffdc2f9d50 .functor AND 1, L_0x7fffdc2f9ce0, L_0x7fffdc2fb440, C4<1>, C4<1>;
v0x7fffdc2963c0_0 .net *"_s0", 0 0, L_0x7fffdc2f9ce0;  1 drivers
v0x7fffdc2964c0_0 .net "a", 0 0, L_0x7fffdc2f9e60;  1 drivers
v0x7fffdc296580_0 .net "b", 0 0, L_0x7fffdc2f9fa0;  1 drivers
v0x7fffdc296650_0 .net "c", 0 0, L_0x7fffdc2fb440;  alias, 1 drivers
v0x7fffdc296710_0 .net "s", 0 0, L_0x7fffdc2f9d50;  1 drivers
S_0x7fffdc2968a0 .scope module, "and2" "gate_and3" 11 15, 2 1 0, S_0x7fffdc295f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2fa090 .functor AND 1, L_0x7fffdc2fa1c0, L_0x7fffdc2fa300, C4<1>, C4<1>;
L_0x7fffdc2fa100 .functor AND 1, L_0x7fffdc2fa090, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc296b00_0 .net *"_s0", 0 0, L_0x7fffdc2fa090;  1 drivers
v0x7fffdc296be0_0 .net "a", 0 0, L_0x7fffdc2fa1c0;  1 drivers
v0x7fffdc296ca0_0 .net "b", 0 0, L_0x7fffdc2fa300;  1 drivers
v0x7fffdc296d70_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc296e10_0 .net "s", 0 0, L_0x7fffdc2fa100;  1 drivers
S_0x7fffdc296fa0 .scope module, "and3" "gate_and3" 11 16, 2 1 0, S_0x7fffdc295f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2fa3a0 .functor AND 1, L_0x7fffdc2fa520, L_0x7fffdc2fa670, C4<1>, C4<1>;
L_0x7fffdc2fa410 .functor AND 1, L_0x7fffdc2fa3a0, L_0x7fffdc2f66b0, C4<1>, C4<1>;
v0x7fffdc297210_0 .net *"_s0", 0 0, L_0x7fffdc2fa3a0;  1 drivers
v0x7fffdc2972f0_0 .net "a", 0 0, L_0x7fffdc2fa520;  1 drivers
v0x7fffdc2973b0_0 .net "b", 0 0, L_0x7fffdc2fa670;  1 drivers
v0x7fffdc297480_0 .net "c", 0 0, L_0x7fffdc2f66b0;  alias, 1 drivers
v0x7fffdc297540_0 .net "s", 0 0, L_0x7fffdc2fa410;  1 drivers
S_0x7fffdc2976d0 .scope module, "and4" "gate_and3" 11 17, 2 1 0, S_0x7fffdc295f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "s"
L_0x7fffdc2fa710 .functor AND 1, L_0x7fffdc2fa840, L_0x7fffdc2faab0, C4<1>, C4<1>;
L_0x7fffdc2fa780 .functor AND 1, L_0x7fffdc2fa710, L_0x7fac2a1b00f0, C4<1>, C4<1>;
v0x7fffdc297910_0 .net *"_s0", 0 0, L_0x7fffdc2fa710;  1 drivers
v0x7fffdc297a10_0 .net "a", 0 0, L_0x7fffdc2fa840;  1 drivers
v0x7fffdc297ad0_0 .net "b", 0 0, L_0x7fffdc2faab0;  1 drivers
v0x7fffdc297ba0_0 .net "c", 0 0, L_0x7fac2a1b00f0;  alias, 1 drivers
v0x7fffdc297c40_0 .net "s", 0 0, L_0x7fffdc2fa780;  1 drivers
S_0x7fffdc297dd0 .scope module, "not1" "gate_not" 11 9, 7 1 0, S_0x7fffdc295f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f9580 .functor NOT 1, L_0x7fffdc2f95f0, C4<0>, C4<0>, C4<0>;
v0x7fffdc298050_0 .net "e1", 0 0, L_0x7fffdc2f95f0;  1 drivers
v0x7fffdc298130_0 .net "s", 0 0, L_0x7fffdc2f9580;  1 drivers
S_0x7fffdc298250 .scope module, "not2" "gate_not" 11 10, 7 1 0, S_0x7fffdc295f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2f96e0 .functor NOT 1, L_0x7fffdc2f9750, C4<0>, C4<0>, C4<0>;
v0x7fffdc298460_0 .net "e1", 0 0, L_0x7fffdc2f9750;  1 drivers
v0x7fffdc298540_0 .net "s", 0 0, L_0x7fffdc2f96e0;  1 drivers
S_0x7fffdc298660 .scope module, "or1" "gate_or4" 11 19, 2 26 0, S_0x7fffdc295f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s"
L_0x7fffdc2faa40 .functor OR 1, L_0x7fffdc2faf50, L_0x7fffdc2fb090, C4<0>, C4<0>;
L_0x7fffdc2fad80 .functor OR 1, L_0x7fffdc2faa40, L_0x7fffdc2fb210, C4<0>, C4<0>;
L_0x7fffdc2fae40 .functor OR 1, L_0x7fffdc2fad80, L_0x7fffdc2fb300, C4<0>, C4<0>;
v0x7fffdc2988b0_0 .net *"_s0", 0 0, L_0x7fffdc2faa40;  1 drivers
v0x7fffdc298990_0 .net *"_s2", 0 0, L_0x7fffdc2fad80;  1 drivers
v0x7fffdc298a70_0 .net "a", 0 0, L_0x7fffdc2faf50;  1 drivers
v0x7fffdc298b10_0 .net "b", 0 0, L_0x7fffdc2fb090;  1 drivers
v0x7fffdc298bd0_0 .net "c", 0 0, L_0x7fffdc2fb210;  1 drivers
v0x7fffdc298ce0_0 .net "d", 0 0, L_0x7fffdc2fb300;  1 drivers
v0x7fffdc298da0_0 .net "s", 0 0, L_0x7fffdc2fae40;  alias, 1 drivers
S_0x7fffdc29abe0 .scope module, "mux0" "multiplexeur_8bitx2" 5 14, 11 22 0, S_0x7fffdc16a070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /OUTPUT 8 "s"
L_0x7fffdc2add50 .functor BUF 1, L_0x7fffdc2addc0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2adf00 .functor BUF 1, L_0x7fffdc2adf70, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2ae060 .functor BUF 1, L_0x7fffdc2ae0d0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2ae250 .functor BUF 1, L_0x7fffdc2ae2c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2ae360 .functor BUF 1, L_0x7fffdc2ae3d0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2ae4c0 .functor BUF 1, L_0x7fffdc2ae530, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2ae620 .functor BUF 1, L_0x7fffdc2ae6c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2aeb70 .functor BUF 1, L_0x7fffdc2aec80, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2aedd0 .functor BUF 1, L_0x7fffdc2aee40, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2aeee0 .functor BUF 1, L_0x7fffdc2aefb0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2af0c0 .functor BUF 1, L_0x7fffdc2af130, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2af220 .functor BUF 1, L_0x7fffdc2af300, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2af050 .functor BUF 1, L_0x7fffdc2af470, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2af560 .functor BUF 1, L_0x7fffdc2af650, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2af290 .functor BUF 1, L_0x7fffdc2af7d0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc2afcd0 .functor BUF 1, L_0x7fffdc2afe20, C4<0>, C4<0>, C4<0>;
v0x7fffdc2a0e40_0 .net *"_s10", 0 0, L_0x7fffdc2addc0;  1 drivers
v0x7fffdc2a0f20_0 .net *"_s11", 0 0, L_0x7fffdc2adf00;  1 drivers
v0x7fffdc2a1000_0 .net *"_s14", 0 0, L_0x7fffdc2adf70;  1 drivers
v0x7fffdc2a10f0_0 .net *"_s15", 0 0, L_0x7fffdc2ae060;  1 drivers
v0x7fffdc2a11d0_0 .net *"_s18", 0 0, L_0x7fffdc2ae0d0;  1 drivers
v0x7fffdc2a12b0_0 .net *"_s19", 0 0, L_0x7fffdc2ae250;  1 drivers
v0x7fffdc2a1390_0 .net *"_s22", 0 0, L_0x7fffdc2ae2c0;  1 drivers
v0x7fffdc2a1470_0 .net *"_s23", 0 0, L_0x7fffdc2ae360;  1 drivers
v0x7fffdc2a1550_0 .net *"_s26", 0 0, L_0x7fffdc2ae3d0;  1 drivers
v0x7fffdc2a1630_0 .net *"_s27", 0 0, L_0x7fffdc2ae4c0;  1 drivers
v0x7fffdc2a1710_0 .net *"_s30", 0 0, L_0x7fffdc2ae530;  1 drivers
v0x7fffdc2a17f0_0 .net *"_s31", 0 0, L_0x7fffdc2ae620;  1 drivers
v0x7fffdc2a18d0_0 .net *"_s34", 0 0, L_0x7fffdc2ae6c0;  1 drivers
v0x7fffdc2a19b0_0 .net *"_s35", 0 0, L_0x7fffdc2aeb70;  1 drivers
v0x7fffdc2a1a90_0 .net *"_s39", 0 0, L_0x7fffdc2aec80;  1 drivers
v0x7fffdc2a1b70_0 .net *"_s40", 0 0, L_0x7fffdc2aedd0;  1 drivers
v0x7fffdc2a1c50_0 .net *"_s43", 0 0, L_0x7fffdc2aee40;  1 drivers
v0x7fffdc2a1e40_0 .net *"_s44", 0 0, L_0x7fffdc2aeee0;  1 drivers
v0x7fffdc2a1f20_0 .net *"_s47", 0 0, L_0x7fffdc2aefb0;  1 drivers
v0x7fffdc2a2000_0 .net *"_s48", 0 0, L_0x7fffdc2af0c0;  1 drivers
v0x7fffdc2a20e0_0 .net *"_s51", 0 0, L_0x7fffdc2af130;  1 drivers
v0x7fffdc2a21c0_0 .net *"_s52", 0 0, L_0x7fffdc2af220;  1 drivers
v0x7fffdc2a22a0_0 .net *"_s55", 0 0, L_0x7fffdc2af300;  1 drivers
v0x7fffdc2a2380_0 .net *"_s56", 0 0, L_0x7fffdc2af050;  1 drivers
v0x7fffdc2a2460_0 .net *"_s59", 0 0, L_0x7fffdc2af470;  1 drivers
v0x7fffdc2a2540_0 .net *"_s60", 0 0, L_0x7fffdc2af560;  1 drivers
v0x7fffdc2a2620_0 .net *"_s63", 0 0, L_0x7fffdc2af650;  1 drivers
v0x7fffdc2a2700_0 .net *"_s64", 0 0, L_0x7fffdc2af290;  1 drivers
v0x7fffdc2a27e0_0 .net *"_s67", 0 0, L_0x7fffdc2af7d0;  1 drivers
v0x7fffdc2a28c0_0 .net *"_s68", 0 0, L_0x7fffdc2afcd0;  1 drivers
v0x7fffdc2a29a0_0 .net *"_s7", 0 0, L_0x7fffdc2add50;  1 drivers
v0x7fffdc2a2a80_0 .net *"_s72", 0 0, L_0x7fffdc2afe20;  1 drivers
v0x7fffdc2a2b60_0 .net "a", 7 0, L_0x7fac2a1b0060;  alias, 1 drivers
v0x7fffdc2a2c20_0 .net "b", 7 0, v0x7fffdc2a4560_0;  alias, 1 drivers
v0x7fffdc2a2cf0_0 .net "line1", 0 0, L_0x7fffdc2adb60;  1 drivers
v0x7fffdc2a2d90_0 .net "line2", 1 0, L_0x7fffdc2adcb0;  1 drivers
v0x7fffdc2a2e50_0 .net "line3", 7 0, L_0x7fffdc2ae800;  1 drivers
v0x7fffdc2a2f10_0 .net "line4", 7 0, L_0x7fffdc2af8c0;  1 drivers
v0x7fffdc2a2fe0_0 .net "line5", 7 0, L_0x7fffdc2b1060;  1 drivers
v0x7fffdc2a30d0_0 .net "line6", 7 0, L_0x7fffdc2b2930;  1 drivers
L_0x7fac2a1b00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc2a31e0_0 .net "masse", 0 0, L_0x7fac2a1b00a8;  1 drivers
v0x7fffdc2a32d0_0 .net "s", 7 0, L_0x7fffdc2b4180;  alias, 1 drivers
v0x7fffdc2a33e0_0 .net "s0", 0 0, v0x7fffdc2a42c0_0;  alias, 1 drivers
L_0x7fffdc2adcb0 .concat8 [ 1 1 0 0], L_0x7fffdc2adbd0, L_0x7fffdc2adc40;
L_0x7fffdc2addc0 .part L_0x7fffdc2adcb0, 0, 1;
L_0x7fffdc2adf70 .part L_0x7fffdc2adcb0, 0, 1;
L_0x7fffdc2ae0d0 .part L_0x7fffdc2adcb0, 0, 1;
L_0x7fffdc2ae2c0 .part L_0x7fffdc2adcb0, 0, 1;
L_0x7fffdc2ae3d0 .part L_0x7fffdc2adcb0, 0, 1;
L_0x7fffdc2ae530 .part L_0x7fffdc2adcb0, 0, 1;
L_0x7fffdc2ae6c0 .part L_0x7fffdc2adcb0, 0, 1;
LS_0x7fffdc2ae800_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2add50, L_0x7fffdc2adf00, L_0x7fffdc2ae060, L_0x7fffdc2ae250;
LS_0x7fffdc2ae800_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2ae360, L_0x7fffdc2ae4c0, L_0x7fffdc2ae620, L_0x7fffdc2aeb70;
L_0x7fffdc2ae800 .concat8 [ 4 4 0 0], LS_0x7fffdc2ae800_0_0, LS_0x7fffdc2ae800_0_4;
L_0x7fffdc2aec80 .part L_0x7fffdc2adcb0, 0, 1;
L_0x7fffdc2aee40 .part L_0x7fffdc2adcb0, 1, 1;
L_0x7fffdc2aefb0 .part L_0x7fffdc2adcb0, 1, 1;
L_0x7fffdc2af130 .part L_0x7fffdc2adcb0, 1, 1;
L_0x7fffdc2af300 .part L_0x7fffdc2adcb0, 1, 1;
L_0x7fffdc2af470 .part L_0x7fffdc2adcb0, 1, 1;
L_0x7fffdc2af650 .part L_0x7fffdc2adcb0, 1, 1;
L_0x7fffdc2af7d0 .part L_0x7fffdc2adcb0, 1, 1;
LS_0x7fffdc2af8c0_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2aedd0, L_0x7fffdc2aeee0, L_0x7fffdc2af0c0, L_0x7fffdc2af220;
LS_0x7fffdc2af8c0_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2af050, L_0x7fffdc2af560, L_0x7fffdc2af290, L_0x7fffdc2afcd0;
L_0x7fffdc2af8c0 .concat8 [ 4 4 0 0], LS_0x7fffdc2af8c0_0_0, LS_0x7fffdc2af8c0_0_4;
L_0x7fffdc2afe20 .part L_0x7fffdc2adcb0, 1, 1;
S_0x7fffdc29ae00 .scope module, "and0" "gate_and8" 11 48, 3 15 0, S_0x7fffdc29abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e1"
    .port_info 1 /INPUT 8 "e2"
    .port_info 2 /OUTPUT 8 "s"
L_0x7fffdc2b0050 .functor AND 1, L_0x7fffdc2aff10, L_0x7fffdc2affb0, C4<1>, C4<1>;
L_0x7fffdc2b0250 .functor AND 1, L_0x7fffdc2b0110, L_0x7fffdc2b01b0, C4<1>, C4<1>;
L_0x7fffdc2b0450 .functor AND 1, L_0x7fffdc2b0310, L_0x7fffdc2b03b0, C4<1>, C4<1>;
L_0x7fffdc2b06f0 .functor AND 1, L_0x7fffdc2b0560, L_0x7fffdc2b0600, C4<1>, C4<1>;
L_0x7fffdc2b0970 .functor AND 1, L_0x7fffdc2b0830, L_0x7fffdc2b08d0, C4<1>, C4<1>;
L_0x7fffdc2b0cf0 .functor AND 1, L_0x7fffdc2b0a30, L_0x7fffdc2b0be0, C4<1>, C4<1>;
L_0x7fffdc2b0c80 .functor AND 1, L_0x7fffdc2b0e00, L_0x7fffdc2b0ea0, C4<1>, C4<1>;
L_0x7fffdc2b1550 .functor AND 1, L_0x7fffdc2b1380, L_0x7fffdc2b14b0, C4<1>, C4<1>;
v0x7fffdc29b060_0 .net *"_s11", 0 0, L_0x7fffdc2b0110;  1 drivers
v0x7fffdc29b160_0 .net *"_s13", 0 0, L_0x7fffdc2b01b0;  1 drivers
v0x7fffdc29b240_0 .net *"_s14", 0 0, L_0x7fffdc2b0250;  1 drivers
v0x7fffdc29b330_0 .net *"_s19", 0 0, L_0x7fffdc2b0310;  1 drivers
v0x7fffdc29b410_0 .net *"_s21", 0 0, L_0x7fffdc2b03b0;  1 drivers
v0x7fffdc29b540_0 .net *"_s22", 0 0, L_0x7fffdc2b0450;  1 drivers
v0x7fffdc29b620_0 .net *"_s27", 0 0, L_0x7fffdc2b0560;  1 drivers
v0x7fffdc29b700_0 .net *"_s29", 0 0, L_0x7fffdc2b0600;  1 drivers
v0x7fffdc29b7e0_0 .net *"_s3", 0 0, L_0x7fffdc2aff10;  1 drivers
v0x7fffdc29b8c0_0 .net *"_s30", 0 0, L_0x7fffdc2b06f0;  1 drivers
v0x7fffdc29b9a0_0 .net *"_s35", 0 0, L_0x7fffdc2b0830;  1 drivers
v0x7fffdc29ba80_0 .net *"_s37", 0 0, L_0x7fffdc2b08d0;  1 drivers
v0x7fffdc29bb60_0 .net *"_s38", 0 0, L_0x7fffdc2b0970;  1 drivers
v0x7fffdc29bc40_0 .net *"_s43", 0 0, L_0x7fffdc2b0a30;  1 drivers
v0x7fffdc29bd20_0 .net *"_s45", 0 0, L_0x7fffdc2b0be0;  1 drivers
v0x7fffdc29be00_0 .net *"_s46", 0 0, L_0x7fffdc2b0cf0;  1 drivers
v0x7fffdc29bee0_0 .net *"_s5", 0 0, L_0x7fffdc2affb0;  1 drivers
v0x7fffdc29c0d0_0 .net *"_s51", 0 0, L_0x7fffdc2b0e00;  1 drivers
v0x7fffdc29c1b0_0 .net *"_s53", 0 0, L_0x7fffdc2b0ea0;  1 drivers
v0x7fffdc29c290_0 .net *"_s54", 0 0, L_0x7fffdc2b0c80;  1 drivers
v0x7fffdc29c370_0 .net *"_s6", 0 0, L_0x7fffdc2b0050;  1 drivers
v0x7fffdc29c450_0 .net *"_s60", 0 0, L_0x7fffdc2b1380;  1 drivers
v0x7fffdc29c530_0 .net *"_s62", 0 0, L_0x7fffdc2b14b0;  1 drivers
v0x7fffdc29c610_0 .net *"_s63", 0 0, L_0x7fffdc2b1550;  1 drivers
v0x7fffdc29c6f0_0 .net "e1", 7 0, L_0x7fffdc2ae800;  alias, 1 drivers
v0x7fffdc29c7d0_0 .net "e2", 7 0, L_0x7fac2a1b0060;  alias, 1 drivers
v0x7fffdc29c8b0_0 .net "s", 7 0, L_0x7fffdc2b1060;  alias, 1 drivers
L_0x7fffdc2aff10 .part L_0x7fffdc2ae800, 0, 1;
L_0x7fffdc2affb0 .part L_0x7fac2a1b0060, 0, 1;
L_0x7fffdc2b0110 .part L_0x7fffdc2ae800, 1, 1;
L_0x7fffdc2b01b0 .part L_0x7fac2a1b0060, 1, 1;
L_0x7fffdc2b0310 .part L_0x7fffdc2ae800, 2, 1;
L_0x7fffdc2b03b0 .part L_0x7fac2a1b0060, 2, 1;
L_0x7fffdc2b0560 .part L_0x7fffdc2ae800, 3, 1;
L_0x7fffdc2b0600 .part L_0x7fac2a1b0060, 3, 1;
L_0x7fffdc2b0830 .part L_0x7fffdc2ae800, 4, 1;
L_0x7fffdc2b08d0 .part L_0x7fac2a1b0060, 4, 1;
L_0x7fffdc2b0a30 .part L_0x7fffdc2ae800, 5, 1;
L_0x7fffdc2b0be0 .part L_0x7fac2a1b0060, 5, 1;
L_0x7fffdc2b0e00 .part L_0x7fffdc2ae800, 6, 1;
L_0x7fffdc2b0ea0 .part L_0x7fac2a1b0060, 6, 1;
LS_0x7fffdc2b1060_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2b0050, L_0x7fffdc2b0250, L_0x7fffdc2b0450, L_0x7fffdc2b06f0;
LS_0x7fffdc2b1060_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2b0970, L_0x7fffdc2b0cf0, L_0x7fffdc2b0c80, L_0x7fffdc2b1550;
L_0x7fffdc2b1060 .concat8 [ 4 4 0 0], LS_0x7fffdc2b1060_0_0, LS_0x7fffdc2b1060_0_4;
L_0x7fffdc2b1380 .part L_0x7fffdc2ae800, 7, 1;
L_0x7fffdc2b14b0 .part L_0x7fac2a1b0060, 7, 1;
S_0x7fffdc29ca10 .scope module, "and1" "gate_and8" 11 49, 3 15 0, S_0x7fffdc29abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e1"
    .port_info 1 /INPUT 8 "e2"
    .port_info 2 /OUTPUT 8 "s"
L_0x7fffdc2b1840 .functor AND 1, L_0x7fffdc2b1700, L_0x7fffdc2b17a0, C4<1>, C4<1>;
L_0x7fffdc2b1a40 .functor AND 1, L_0x7fffdc2b1900, L_0x7fffdc2b19a0, C4<1>, C4<1>;
L_0x7fffdc2b1c40 .functor AND 1, L_0x7fffdc2b1b00, L_0x7fffdc2b1ba0, C4<1>, C4<1>;
L_0x7fffdc2b1ee0 .functor AND 1, L_0x7fffdc2b1d50, L_0x7fffdc2b1df0, C4<1>, C4<1>;
L_0x7fffdc2b2240 .functor AND 1, L_0x7fffdc2b1ff0, L_0x7fffdc2b2090, C4<1>, C4<1>;
L_0x7fffdc2b25c0 .functor AND 1, L_0x7fffdc2b2300, L_0x7fffdc2b24b0, C4<1>, C4<1>;
L_0x7fffdc2b2550 .functor AND 1, L_0x7fffdc2b26d0, L_0x7fffdc2b2770, C4<1>, C4<1>;
L_0x7fffdc2b2e20 .functor AND 1, L_0x7fffdc2b2c50, L_0x7fffdc2b2d80, C4<1>, C4<1>;
v0x7fffdc29cbe0_0 .net *"_s11", 0 0, L_0x7fffdc2b1900;  1 drivers
v0x7fffdc29cce0_0 .net *"_s13", 0 0, L_0x7fffdc2b19a0;  1 drivers
v0x7fffdc29cdc0_0 .net *"_s14", 0 0, L_0x7fffdc2b1a40;  1 drivers
v0x7fffdc29ce80_0 .net *"_s19", 0 0, L_0x7fffdc2b1b00;  1 drivers
v0x7fffdc29cf60_0 .net *"_s21", 0 0, L_0x7fffdc2b1ba0;  1 drivers
v0x7fffdc29d090_0 .net *"_s22", 0 0, L_0x7fffdc2b1c40;  1 drivers
v0x7fffdc29d170_0 .net *"_s27", 0 0, L_0x7fffdc2b1d50;  1 drivers
v0x7fffdc29d250_0 .net *"_s29", 0 0, L_0x7fffdc2b1df0;  1 drivers
v0x7fffdc29d330_0 .net *"_s3", 0 0, L_0x7fffdc2b1700;  1 drivers
v0x7fffdc29d410_0 .net *"_s30", 0 0, L_0x7fffdc2b1ee0;  1 drivers
v0x7fffdc29d4f0_0 .net *"_s35", 0 0, L_0x7fffdc2b1ff0;  1 drivers
v0x7fffdc29d5d0_0 .net *"_s37", 0 0, L_0x7fffdc2b2090;  1 drivers
v0x7fffdc29d6b0_0 .net *"_s38", 0 0, L_0x7fffdc2b2240;  1 drivers
v0x7fffdc29d790_0 .net *"_s43", 0 0, L_0x7fffdc2b2300;  1 drivers
v0x7fffdc29d870_0 .net *"_s45", 0 0, L_0x7fffdc2b24b0;  1 drivers
v0x7fffdc29d950_0 .net *"_s46", 0 0, L_0x7fffdc2b25c0;  1 drivers
v0x7fffdc29da30_0 .net *"_s5", 0 0, L_0x7fffdc2b17a0;  1 drivers
v0x7fffdc29dc20_0 .net *"_s51", 0 0, L_0x7fffdc2b26d0;  1 drivers
v0x7fffdc29dd00_0 .net *"_s53", 0 0, L_0x7fffdc2b2770;  1 drivers
v0x7fffdc29dde0_0 .net *"_s54", 0 0, L_0x7fffdc2b2550;  1 drivers
v0x7fffdc29dec0_0 .net *"_s6", 0 0, L_0x7fffdc2b1840;  1 drivers
v0x7fffdc29dfa0_0 .net *"_s60", 0 0, L_0x7fffdc2b2c50;  1 drivers
v0x7fffdc29e080_0 .net *"_s62", 0 0, L_0x7fffdc2b2d80;  1 drivers
v0x7fffdc29e160_0 .net *"_s63", 0 0, L_0x7fffdc2b2e20;  1 drivers
v0x7fffdc29e240_0 .net "e1", 7 0, L_0x7fffdc2af8c0;  alias, 1 drivers
v0x7fffdc29e320_0 .net "e2", 7 0, v0x7fffdc2a4560_0;  alias, 1 drivers
v0x7fffdc29e400_0 .net "s", 7 0, L_0x7fffdc2b2930;  alias, 1 drivers
L_0x7fffdc2b1700 .part L_0x7fffdc2af8c0, 0, 1;
L_0x7fffdc2b17a0 .part v0x7fffdc2a4560_0, 0, 1;
L_0x7fffdc2b1900 .part L_0x7fffdc2af8c0, 1, 1;
L_0x7fffdc2b19a0 .part v0x7fffdc2a4560_0, 1, 1;
L_0x7fffdc2b1b00 .part L_0x7fffdc2af8c0, 2, 1;
L_0x7fffdc2b1ba0 .part v0x7fffdc2a4560_0, 2, 1;
L_0x7fffdc2b1d50 .part L_0x7fffdc2af8c0, 3, 1;
L_0x7fffdc2b1df0 .part v0x7fffdc2a4560_0, 3, 1;
L_0x7fffdc2b1ff0 .part L_0x7fffdc2af8c0, 4, 1;
L_0x7fffdc2b2090 .part v0x7fffdc2a4560_0, 4, 1;
L_0x7fffdc2b2300 .part L_0x7fffdc2af8c0, 5, 1;
L_0x7fffdc2b24b0 .part v0x7fffdc2a4560_0, 5, 1;
L_0x7fffdc2b26d0 .part L_0x7fffdc2af8c0, 6, 1;
L_0x7fffdc2b2770 .part v0x7fffdc2a4560_0, 6, 1;
LS_0x7fffdc2b2930_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2b1840, L_0x7fffdc2b1a40, L_0x7fffdc2b1c40, L_0x7fffdc2b1ee0;
LS_0x7fffdc2b2930_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2b2240, L_0x7fffdc2b25c0, L_0x7fffdc2b2550, L_0x7fffdc2b2e20;
L_0x7fffdc2b2930 .concat8 [ 4 4 0 0], LS_0x7fffdc2b2930_0_0, LS_0x7fffdc2b2930_0_4;
L_0x7fffdc2b2c50 .part L_0x7fffdc2af8c0, 7, 1;
L_0x7fffdc2b2d80 .part v0x7fffdc2a4560_0, 7, 1;
S_0x7fffdc29e560 .scope module, "nor0" "gate_nor" 11 35, 7 37 0, S_0x7fffdc29abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2adbd0 .functor NOR 1, L_0x7fac2a1b00a8, v0x7fffdc2a42c0_0, C4<0>, C4<0>;
v0x7fffdc29e730_0 .net "e1", 0 0, L_0x7fac2a1b00a8;  alias, 1 drivers
v0x7fffdc29e7f0_0 .net "e2", 0 0, v0x7fffdc2a42c0_0;  alias, 1 drivers
v0x7fffdc29e8b0_0 .net "s", 0 0, L_0x7fffdc2adbd0;  1 drivers
S_0x7fffdc29ea00 .scope module, "nor1" "gate_nor" 11 36, 7 37 0, S_0x7fffdc29abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdc2adc40 .functor NOR 1, L_0x7fac2a1b00a8, L_0x7fffdc2adb60, C4<0>, C4<0>;
v0x7fffdc29ec20_0 .net "e1", 0 0, L_0x7fac2a1b00a8;  alias, 1 drivers
v0x7fffdc29ed10_0 .net "e2", 0 0, L_0x7fffdc2adb60;  alias, 1 drivers
v0x7fffdc29edb0_0 .net "s", 0 0, L_0x7fffdc2adc40;  1 drivers
S_0x7fffdc29ef00 .scope module, "not0" "gate_not" 11 34, 7 1 0, S_0x7fffdc29abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
L_0x7fffdc2adb60 .functor NOT 1, v0x7fffdc2a42c0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdc29f120_0 .net "e1", 0 0, v0x7fffdc2a42c0_0;  alias, 1 drivers
v0x7fffdc29f1e0_0 .net "s", 0 0, L_0x7fffdc2adb60;  alias, 1 drivers
S_0x7fffdc29f2d0 .scope module, "or0" "gate_or8" 11 50, 3 29 0, S_0x7fffdc29abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e1"
    .port_info 1 /INPUT 8 "e2"
    .port_info 2 /OUTPUT 8 "s"
L_0x7fffdc2b3110 .functor OR 1, L_0x7fffdc2b2fd0, L_0x7fffdc2b3070, C4<0>, C4<0>;
L_0x7fffdc2b32c0 .functor OR 1, L_0x7fffdc2b3180, L_0x7fffdc2b3220, C4<0>, C4<0>;
L_0x7fffdc2b3510 .functor OR 1, L_0x7fffdc2b33d0, L_0x7fffdc2b3470, C4<0>, C4<0>;
L_0x7fffdc2b37b0 .functor OR 1, L_0x7fffdc2b3620, L_0x7fffdc2b36c0, C4<0>, C4<0>;
L_0x7fffdc2b3c20 .functor OR 1, L_0x7fffdc2b38c0, L_0x7fffdc2b3a70, C4<0>, C4<0>;
L_0x7fffdc2b3e90 .functor OR 1, L_0x7fffdc2b3ce0, L_0x7fffdc2b3d80, C4<0>, C4<0>;
L_0x7fffdc2b3e20 .functor OR 1, L_0x7fffdc2b3fa0, L_0x7fffdc2b4040, C4<0>, C4<0>;
L_0x7fffdc2b4620 .functor OR 1, L_0x7fffdc2b4450, L_0x7fffdc2b4580, C4<0>, C4<0>;
v0x7fffdc29f4f0_0 .net *"_s11", 0 0, L_0x7fffdc2b3180;  1 drivers
v0x7fffdc29f5f0_0 .net *"_s13", 0 0, L_0x7fffdc2b3220;  1 drivers
v0x7fffdc29f6d0_0 .net *"_s14", 0 0, L_0x7fffdc2b32c0;  1 drivers
v0x7fffdc29f7c0_0 .net *"_s19", 0 0, L_0x7fffdc2b33d0;  1 drivers
v0x7fffdc29f8a0_0 .net *"_s21", 0 0, L_0x7fffdc2b3470;  1 drivers
v0x7fffdc29f9d0_0 .net *"_s22", 0 0, L_0x7fffdc2b3510;  1 drivers
v0x7fffdc29fab0_0 .net *"_s27", 0 0, L_0x7fffdc2b3620;  1 drivers
v0x7fffdc29fb90_0 .net *"_s29", 0 0, L_0x7fffdc2b36c0;  1 drivers
v0x7fffdc29fc70_0 .net *"_s3", 0 0, L_0x7fffdc2b2fd0;  1 drivers
v0x7fffdc29fd50_0 .net *"_s30", 0 0, L_0x7fffdc2b37b0;  1 drivers
v0x7fffdc29fe30_0 .net *"_s35", 0 0, L_0x7fffdc2b38c0;  1 drivers
v0x7fffdc29ff10_0 .net *"_s37", 0 0, L_0x7fffdc2b3a70;  1 drivers
v0x7fffdc29fff0_0 .net *"_s38", 0 0, L_0x7fffdc2b3c20;  1 drivers
v0x7fffdc2a00d0_0 .net *"_s43", 0 0, L_0x7fffdc2b3ce0;  1 drivers
v0x7fffdc2a01b0_0 .net *"_s45", 0 0, L_0x7fffdc2b3d80;  1 drivers
v0x7fffdc2a0290_0 .net *"_s46", 0 0, L_0x7fffdc2b3e90;  1 drivers
v0x7fffdc2a0370_0 .net *"_s5", 0 0, L_0x7fffdc2b3070;  1 drivers
v0x7fffdc2a0560_0 .net *"_s51", 0 0, L_0x7fffdc2b3fa0;  1 drivers
v0x7fffdc2a0640_0 .net *"_s53", 0 0, L_0x7fffdc2b4040;  1 drivers
v0x7fffdc2a0720_0 .net *"_s54", 0 0, L_0x7fffdc2b3e20;  1 drivers
v0x7fffdc2a0800_0 .net *"_s6", 0 0, L_0x7fffdc2b3110;  1 drivers
v0x7fffdc2a08e0_0 .net *"_s60", 0 0, L_0x7fffdc2b4450;  1 drivers
v0x7fffdc2a09c0_0 .net *"_s62", 0 0, L_0x7fffdc2b4580;  1 drivers
v0x7fffdc2a0aa0_0 .net *"_s63", 0 0, L_0x7fffdc2b4620;  1 drivers
v0x7fffdc2a0b80_0 .net "e1", 7 0, L_0x7fffdc2b1060;  alias, 1 drivers
v0x7fffdc2a0c40_0 .net "e2", 7 0, L_0x7fffdc2b2930;  alias, 1 drivers
v0x7fffdc2a0d10_0 .net "s", 7 0, L_0x7fffdc2b4180;  alias, 1 drivers
L_0x7fffdc2b2fd0 .part L_0x7fffdc2b1060, 0, 1;
L_0x7fffdc2b3070 .part L_0x7fffdc2b2930, 0, 1;
L_0x7fffdc2b3180 .part L_0x7fffdc2b1060, 1, 1;
L_0x7fffdc2b3220 .part L_0x7fffdc2b2930, 1, 1;
L_0x7fffdc2b33d0 .part L_0x7fffdc2b1060, 2, 1;
L_0x7fffdc2b3470 .part L_0x7fffdc2b2930, 2, 1;
L_0x7fffdc2b3620 .part L_0x7fffdc2b1060, 3, 1;
L_0x7fffdc2b36c0 .part L_0x7fffdc2b2930, 3, 1;
L_0x7fffdc2b38c0 .part L_0x7fffdc2b1060, 4, 1;
L_0x7fffdc2b3a70 .part L_0x7fffdc2b2930, 4, 1;
L_0x7fffdc2b3ce0 .part L_0x7fffdc2b1060, 5, 1;
L_0x7fffdc2b3d80 .part L_0x7fffdc2b2930, 5, 1;
L_0x7fffdc2b3fa0 .part L_0x7fffdc2b1060, 6, 1;
L_0x7fffdc2b4040 .part L_0x7fffdc2b2930, 6, 1;
LS_0x7fffdc2b4180_0_0 .concat8 [ 1 1 1 1], L_0x7fffdc2b3110, L_0x7fffdc2b32c0, L_0x7fffdc2b3510, L_0x7fffdc2b37b0;
LS_0x7fffdc2b4180_0_4 .concat8 [ 1 1 1 1], L_0x7fffdc2b3c20, L_0x7fffdc2b3e90, L_0x7fffdc2b3e20, L_0x7fffdc2b4620;
L_0x7fffdc2b4180 .concat8 [ 4 4 0 0], LS_0x7fffdc2b4180_0_0, LS_0x7fffdc2b4180_0_4;
L_0x7fffdc2b4450 .part L_0x7fffdc2b1060, 7, 1;
L_0x7fffdc2b4580 .part L_0x7fffdc2b2930, 7, 1;
    .scope S_0x7fffdc1c72d0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a4410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a46a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a48a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a42c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdc2a4560_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdc2a4600_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a4410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a46a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a48a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a42c0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fffdc2a4560_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7fffdc2a4600_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a4410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a46a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a48a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a42c0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fffdc2a4560_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7fffdc2a4600_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a4410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a46a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a48a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a42c0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fffdc2a4560_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7fffdc2a4600_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a4410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a46a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a48a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a42c0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fffdc2a4560_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7fffdc2a4600_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a4410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a46a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a48a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a42c0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fffdc2a4560_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7fffdc2a4600_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a4410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a46a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc2a48a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc2a42c0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fffdc2a4560_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7fffdc2a4600_0, 0, 8;
    %delay 5, 0;
    %end;
    .thread T_0;
    .scope S_0x7fffdc1c72d0;
T_1 ;
    %vpi_call 4 65 "$dumpfile", "signal/signal_mult.vcd" {0 0 0};
    %vpi_call 4 66 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffdc1c72d0;
T_2 ;
    %vpi_call 4 71 "$display", "\011\011time, \011activate, \011clk, \011reset, \011a,\011b, \011c, \011div,\011mod" {0 0 0};
    %vpi_call 4 72 "$monitor", "%d \011\011%b \011%b \011%b \011%b \011%d \011%d \011%d \011%b", $time, v0x7fffdc2a4410_0, v0x7fffdc2a46a0_0, v0x7fffdc2a48a0_0, v0x7fffdc2a42c0_0, v0x7fffdc2a4560_0, v0x7fffdc2a4600_0, v0x7fffdc2a4740_0, v0x7fffdc2a4800_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "../primitive/src/multigate.v";
    "../primitive/src/gate8.v";
    "test/test_mult.v";
    "src/mult.v";
    "../memory/src/basculeD.v";
    "../primitive/src/gate.v";
    "src/add.v";
    "src/divmod2.v";
    "../compteur/src/cpt.v";
    "../routing/src/multiplexeur.v";
