

================================================================
== Vitis HLS Report for 'compute_pp_nn_Pipeline_VITIS_LOOP_104_1'
================================================================
* Date:           Tue Feb 24 22:01:51 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.832 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [gp.cpp:104]   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nn_write_assign = alloca i32 1"   --->   Operation 10 'alloca' 'nn_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pp_write_assign = alloca i32 1"   --->   Operation 11 'alloca' 'pp_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mul_ln108_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln108"   --->   Operation 16 'read' 'mul_ln108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mul_ln106_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln106"   --->   Operation 17 'read' 'mul_ln106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cols_non_t_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_non_t"   --->   Operation 18 'read' 'cols_non_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %pp_write_assign"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %nn_write_assign"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln104 = store i31 0, i31 %c" [gp.cpp:104]   --->   Operation 21 'store' 'store_ln104' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %empty_43"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%c_3 = load i31 %c" [gp.cpp:104]   --->   Operation 25 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i31 %c_3" [gp.cpp:104]   --->   Operation 26 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.70ns)   --->   "%icmp_ln104 = icmp_slt  i32 %zext_ln104, i32 %cols_non_t_read" [gp.cpp:104]   --->   Operation 27 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.end.exitStub, void %for.body.split_ifconv" [gp.cpp:104]   --->   Operation 28 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %c_3, i32 2, i32 16" [gp.cpp:104]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.14ns)   --->   "%add_ln106 = add i15 %mul_ln106_read, i15 %lshr_ln" [gp.cpp:106]   --->   Operation 30 'add' 'add_ln106' <Predicate = (icmp_ln104)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i15 %add_ln106" [gp.cpp:106]   --->   Operation 31 'zext' 'zext_ln106' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln106" [gp.cpp:106]   --->   Operation 32 'getelementptr' 'M_e_0_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.14ns)   --->   "%add_ln108 = add i15 %mul_ln108_read, i15 %lshr_ln" [gp.cpp:108]   --->   Operation 33 'add' 'add_ln108' <Predicate = (icmp_ln104)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln106" [gp.cpp:106]   --->   Operation 34 'getelementptr' 'M_e_1_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln106" [gp.cpp:106]   --->   Operation 35 'getelementptr' 'M_e_2_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln106" [gp.cpp:106]   --->   Operation 36 'getelementptr' 'M_e_3_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:106]   --->   Operation 37 'load' 'M_e_0_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 38 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:106]   --->   Operation 38 'load' 'M_e_1_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 39 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:106]   --->   Operation 39 'load' 'M_e_2_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 40 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:106]   --->   Operation 40 'load' 'M_e_3_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 41 [1/1] (2.66ns)   --->   "%add_ln104 = add i31 %c_3, i31 1" [gp.cpp:104]   --->   Operation 41 'add' 'add_ln104' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i31 %c_3" [gp.cpp:104]   --->   Operation 42 'trunc' 'trunc_ln104' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i15 %add_ln108" [gp.cpp:108]   --->   Operation 43 'zext' 'zext_ln108' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%M_e_0_addr_3 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln108" [gp.cpp:108]   --->   Operation 44 'getelementptr' 'M_e_0_addr_3' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%M_e_1_addr_3 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln108" [gp.cpp:108]   --->   Operation 45 'getelementptr' 'M_e_1_addr_3' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%M_e_2_addr_3 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln108" [gp.cpp:108]   --->   Operation 46 'getelementptr' 'M_e_2_addr_3' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%M_e_3_addr_3 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln108" [gp.cpp:108]   --->   Operation 47 'getelementptr' 'M_e_3_addr_3' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:106]   --->   Operation 48 'load' 'M_e_0_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 49 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:106]   --->   Operation 49 'load' 'M_e_1_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 50 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:106]   --->   Operation 50 'load' 'M_e_2_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 51 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:106]   --->   Operation 51 'load' 'M_e_3_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 52 [1/1] (1.67ns)   --->   "%e1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln104" [gp.cpp:106]   --->   Operation 52 'sparsemux' 'e1' <Predicate = (icmp_ln104)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [2/2] (2.15ns)   --->   "%M_e_0_load_2 = load i15 %M_e_0_addr_3" [gp.cpp:108]   --->   Operation 53 'load' 'M_e_0_load_2' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 54 [2/2] (2.15ns)   --->   "%M_e_1_load_2 = load i15 %M_e_1_addr_3" [gp.cpp:108]   --->   Operation 54 'load' 'M_e_1_load_2' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 55 [2/2] (2.15ns)   --->   "%M_e_2_load_2 = load i15 %M_e_2_addr_3" [gp.cpp:108]   --->   Operation 55 'load' 'M_e_2_load_2' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 56 [2/2] (2.15ns)   --->   "%M_e_3_load_2 = load i15 %M_e_3_addr_3" [gp.cpp:108]   --->   Operation 56 'load' 'M_e_3_load_2' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln104 = store i31 %add_ln104, i31 %c" [gp.cpp:104]   --->   Operation 57 'store' 'store_ln104' <Predicate = (icmp_ln104)> <Delay = 1.61>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%nn_write_assign_load = load i32 %nn_write_assign"   --->   Operation 93 'load' 'nn_write_assign_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%pp_write_assign_load = load i32 %pp_write_assign"   --->   Operation 94 'load' 'pp_write_assign_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %pp_write_assign_out, i32 %pp_write_assign_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %nn_write_assign_out, i32 %nn_write_assign_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (!icmp_ln104)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 3.82>
ST_3 : Operation 58 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load_2 = load i15 %M_e_0_addr_3" [gp.cpp:108]   --->   Operation 58 'load' 'M_e_0_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 59 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load_2 = load i15 %M_e_1_addr_3" [gp.cpp:108]   --->   Operation 59 'load' 'M_e_1_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 60 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load_2 = load i15 %M_e_2_addr_3" [gp.cpp:108]   --->   Operation 60 'load' 'M_e_2_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 61 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load_2 = load i15 %M_e_3_addr_3" [gp.cpp:108]   --->   Operation 61 'load' 'M_e_3_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 62 [1/1] (1.67ns)   --->   "%e2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load_2, i2 1, i32 %M_e_1_load_2, i2 2, i32 %M_e_2_load_2, i2 3, i32 %M_e_3_load_2, i32 0, i2 %trunc_ln104" [gp.cpp:108]   --->   Operation 62 'sparsemux' 'e2' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.83>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_load11 = load i32 %empty" [gp.cpp:111]   --->   Operation 63 'load' 'p_load11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_43" [gp.cpp:110]   --->   Operation 64 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%nn_write_assign_load_1 = load i32 %nn_write_assign"   --->   Operation 65 'load' 'nn_write_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%pp_write_assign_load_1 = load i32 %pp_write_assign"   --->   Operation 66 'load' 'pp_write_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:104]   --->   Operation 67 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [gp.cpp:104]   --->   Operation 68 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.70ns)   --->   "%icmp_ln107 = icmp_eq  i32 %e1, i32 0" [gp.cpp:107]   --->   Operation 69 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.70ns)   --->   "%icmp_ln109 = icmp_eq  i32 %e2, i32 0" [gp.cpp:109]   --->   Operation 70 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.70ns)   --->   "%icmp_ln110 = icmp_eq  i32 %e1, i32 %e2" [gp.cpp:110]   --->   Operation 71 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.70ns)   --->   "%add_ln110 = add i32 %p_load, i32 1" [gp.cpp:110]   --->   Operation 72 'add' 'add_ln110' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i32 %e2" [gp.cpp:111]   --->   Operation 73 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.70ns)   --->   "%sub_ln111 = sub i33 0, i33 %sext_ln111" [gp.cpp:111]   --->   Operation 74 'sub' 'sub_ln111' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i32 %e1" [gp.cpp:111]   --->   Operation 75 'sext' 'sext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.72ns)   --->   "%icmp_ln111 = icmp_eq  i33 %sext_ln111_1, i33 %sub_ln111" [gp.cpp:111]   --->   Operation 76 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 2.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (2.70ns)   --->   "%add_ln111 = add i32 %p_load11, i32 1" [gp.cpp:111]   --->   Operation 77 'add' 'add_ln111' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node nn_1)   --->   "%select_ln111 = select i1 %icmp_ln111, i32 %add_ln111, i32 %nn_write_assign_load_1" [gp.cpp:111]   --->   Operation 78 'select' 'select_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%select_ln111_1 = select i1 %icmp_ln111, i32 %add_ln111, i32 %p_load11" [gp.cpp:111]   --->   Operation 79 'select' 'select_ln111_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns)   --->   "%or_ln109 = or i1 %icmp_ln107, i1 %icmp_ln109" [gp.cpp:109]   --->   Operation 80 'or' 'or_ln109' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%xor_ln110 = xor i1 %icmp_ln110, i1 1" [gp.cpp:110]   --->   Operation 81 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln110 = or i1 %or_ln109, i1 %xor_ln110" [gp.cpp:110]   --->   Operation 82 'or' 'or_ln110' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.79ns)   --->   "%pp_1 = select i1 %or_ln110, i32 %pp_write_assign_load_1, i32 %add_ln110" [gp.cpp:110]   --->   Operation 83 'select' 'pp_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln110_1 = or i1 %or_ln109, i1 %icmp_ln110" [gp.cpp:110]   --->   Operation 84 'or' 'or_ln110_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.79ns) (out node of the LUT)   --->   "%nn_1 = select i1 %or_ln110_1, i32 %nn_write_assign_load_1, i32 %select_ln111" [gp.cpp:110]   --->   Operation 85 'select' 'nn_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.79ns)   --->   "%empty_44 = select i1 %or_ln110, i32 %p_load, i32 %add_ln110" [gp.cpp:110]   --->   Operation 86 'select' 'empty_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.79ns) (out node of the LUT)   --->   "%empty_45 = select i1 %or_ln110_1, i32 %p_load11, i32 %select_ln111_1" [gp.cpp:110]   --->   Operation 87 'select' 'empty_45' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.61ns)   --->   "%store_ln110 = store i32 %pp_1, i32 %pp_write_assign" [gp.cpp:110]   --->   Operation 88 'store' 'store_ln110' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 89 [1/1] (1.61ns)   --->   "%store_ln110 = store i32 %nn_1, i32 %nn_write_assign" [gp.cpp:110]   --->   Operation 89 'store' 'store_ln110' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 90 [1/1] (1.61ns)   --->   "%store_ln110 = store i32 %empty_44, i32 %empty_43" [gp.cpp:110]   --->   Operation 90 'store' 'store_ln110' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 91 [1/1] (1.61ns)   --->   "%store_ln110 = store i32 %empty_45, i32 %empty" [gp.cpp:110]   --->   Operation 91 'store' 'store_ln110' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.body" [gp.cpp:104]   --->   Operation 92 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols_non_t]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln106]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln108]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pp_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nn_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca       ) [ 01111]
empty_43               (alloca       ) [ 01111]
c                      (alloca       ) [ 01100]
nn_write_assign        (alloca       ) [ 01111]
pp_write_assign        (alloca       ) [ 01111]
specmemcore_ln0        (specmemcore  ) [ 00000]
specmemcore_ln0        (specmemcore  ) [ 00000]
specmemcore_ln0        (specmemcore  ) [ 00000]
specmemcore_ln0        (specmemcore  ) [ 00000]
mul_ln108_read         (read         ) [ 00000]
mul_ln106_read         (read         ) [ 00000]
cols_non_t_read        (read         ) [ 00000]
store_ln0              (store        ) [ 00000]
store_ln0              (store        ) [ 00000]
store_ln104            (store        ) [ 00000]
store_ln0              (store        ) [ 00000]
store_ln0              (store        ) [ 00000]
br_ln0                 (br           ) [ 00000]
c_3                    (load         ) [ 00100]
zext_ln104             (zext         ) [ 00000]
icmp_ln104             (icmp         ) [ 01100]
br_ln104               (br           ) [ 00000]
lshr_ln                (partselect   ) [ 00000]
add_ln106              (add          ) [ 00000]
zext_ln106             (zext         ) [ 00000]
M_e_0_addr             (getelementptr) [ 00100]
add_ln108              (add          ) [ 00100]
M_e_1_addr             (getelementptr) [ 00100]
M_e_2_addr             (getelementptr) [ 00100]
M_e_3_addr             (getelementptr) [ 00100]
add_ln104              (add          ) [ 00000]
trunc_ln104            (trunc        ) [ 01010]
zext_ln108             (zext         ) [ 00000]
M_e_0_addr_3           (getelementptr) [ 01010]
M_e_1_addr_3           (getelementptr) [ 01010]
M_e_2_addr_3           (getelementptr) [ 01010]
M_e_3_addr_3           (getelementptr) [ 01010]
M_e_0_load             (load         ) [ 00000]
M_e_1_load             (load         ) [ 00000]
M_e_2_load             (load         ) [ 00000]
M_e_3_load             (load         ) [ 00000]
e1                     (sparsemux    ) [ 01111]
store_ln104            (store        ) [ 00000]
M_e_0_load_2           (load         ) [ 00000]
M_e_1_load_2           (load         ) [ 00000]
M_e_2_load_2           (load         ) [ 00000]
M_e_3_load_2           (load         ) [ 00000]
e2                     (sparsemux    ) [ 00101]
p_load11               (load         ) [ 00000]
p_load                 (load         ) [ 00000]
nn_write_assign_load_1 (load         ) [ 00000]
pp_write_assign_load_1 (load         ) [ 00000]
specpipeline_ln104     (specpipeline ) [ 00000]
specloopname_ln104     (specloopname ) [ 00000]
icmp_ln107             (icmp         ) [ 00000]
icmp_ln109             (icmp         ) [ 00000]
icmp_ln110             (icmp         ) [ 00000]
add_ln110              (add          ) [ 00000]
sext_ln111             (sext         ) [ 00000]
sub_ln111              (sub          ) [ 00000]
sext_ln111_1           (sext         ) [ 00000]
icmp_ln111             (icmp         ) [ 00000]
add_ln111              (add          ) [ 00000]
select_ln111           (select       ) [ 00000]
select_ln111_1         (select       ) [ 00000]
or_ln109               (or           ) [ 00000]
xor_ln110              (xor          ) [ 00000]
or_ln110               (or           ) [ 00000]
pp_1                   (select       ) [ 00000]
or_ln110_1             (or           ) [ 00000]
nn_1                   (select       ) [ 00000]
empty_44               (select       ) [ 00000]
empty_45               (select       ) [ 00000]
store_ln110            (store        ) [ 00000]
store_ln110            (store        ) [ 00000]
store_ln110            (store        ) [ 00000]
store_ln110            (store        ) [ 00000]
br_ln104               (br           ) [ 00000]
nn_write_assign_load   (load         ) [ 00000]
pp_write_assign_load   (load         ) [ 00000]
write_ln0              (write        ) [ 00000]
write_ln0              (write        ) [ 00000]
ret_ln0                (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols_non_t">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_non_t"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln106">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln108">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pp_write_assign_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nn_write_assign_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nn_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_e_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_e_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="empty_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="empty_43_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_43/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="nn_write_assign_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nn_write_assign/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="pp_write_assign_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pp_write_assign/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mul_ln108_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="15" slack="0"/>
<pin id="96" dir="0" index="1" bw="15" slack="0"/>
<pin id="97" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln108_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mul_ln106_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="15" slack="0"/>
<pin id="102" dir="0" index="1" bw="15" slack="0"/>
<pin id="103" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln106_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="cols_non_t_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_non_t_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln0_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="M_e_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="15" slack="0"/>
<pin id="130" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="M_e_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="15" slack="0"/>
<pin id="137" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="M_e_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="15" slack="0"/>
<pin id="144" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="M_e_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="15" slack="0"/>
<pin id="151" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_0_load/1 M_e_0_load_2/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_1_load/1 M_e_1_load_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="15" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_2_load/1 M_e_2_load_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_3_load/1 M_e_3_load_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="M_e_0_addr_3_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="15" slack="0"/>
<pin id="182" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr_3/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="M_e_1_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="15" slack="0"/>
<pin id="189" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr_3/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="M_e_2_addr_3_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="15" slack="0"/>
<pin id="196" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr_3/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="M_e_3_addr_3_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="15" slack="0"/>
<pin id="203" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln104_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="31" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="c_3_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="0"/>
<pin id="237" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln104_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln104_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="lshr_ln_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="0" index="1" bw="31" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="0" index="3" bw="6" slack="0"/>
<pin id="253" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln106_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="15" slack="0"/>
<pin id="260" dir="0" index="1" bw="15" slack="0"/>
<pin id="261" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln106_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="15" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln108_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="0"/>
<pin id="274" dir="0" index="1" bw="15" slack="0"/>
<pin id="275" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln104_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="1"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln104_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="1"/>
<pin id="285" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln108_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="15" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="e1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="0" index="3" bw="2" slack="0"/>
<pin id="298" dir="0" index="4" bw="32" slack="0"/>
<pin id="299" dir="0" index="5" bw="2" slack="0"/>
<pin id="300" dir="0" index="6" bw="32" slack="0"/>
<pin id="301" dir="0" index="7" bw="2" slack="0"/>
<pin id="302" dir="0" index="8" bw="32" slack="0"/>
<pin id="303" dir="0" index="9" bw="32" slack="0"/>
<pin id="304" dir="0" index="10" bw="2" slack="0"/>
<pin id="305" dir="1" index="11" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="e1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln104_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="31" slack="0"/>
<pin id="319" dir="0" index="1" bw="31" slack="1"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="e2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="0" index="3" bw="2" slack="0"/>
<pin id="327" dir="0" index="4" bw="32" slack="0"/>
<pin id="328" dir="0" index="5" bw="2" slack="0"/>
<pin id="329" dir="0" index="6" bw="32" slack="0"/>
<pin id="330" dir="0" index="7" bw="2" slack="0"/>
<pin id="331" dir="0" index="8" bw="32" slack="0"/>
<pin id="332" dir="0" index="9" bw="32" slack="0"/>
<pin id="333" dir="0" index="10" bw="2" slack="1"/>
<pin id="334" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="e2/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_load11_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="3"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load11/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="3"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="nn_write_assign_load_1_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="3"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nn_write_assign_load_1/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="pp_write_assign_load_1_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="3"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pp_write_assign_load_1/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln107_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln109_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln110_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="2"/>
<pin id="369" dir="0" index="1" bw="32" slack="1"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln110_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln111_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sub_ln111_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln111_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2"/>
<pin id="388" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_1/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln111_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="33" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln111_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln111_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln111_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_1/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln109_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="xor_ln110_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln110_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="pp_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="32" slack="0"/>
<pin id="439" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_1/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln110_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_1/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="nn_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="32" slack="0"/>
<pin id="453" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nn_1/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="empty_44_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="32" slack="0"/>
<pin id="461" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_44/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="empty_45_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_45/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln110_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="3"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln110_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="3"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln110_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="3"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln110_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="3"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="nn_write_assign_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nn_write_assign_load/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="pp_write_assign_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pp_write_assign_load/2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="empty_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="508" class="1005" name="empty_43_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_43 "/>
</bind>
</comp>

<comp id="515" class="1005" name="c_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="31" slack="0"/>
<pin id="517" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="522" class="1005" name="nn_write_assign_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nn_write_assign "/>
</bind>
</comp>

<comp id="530" class="1005" name="pp_write_assign_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pp_write_assign "/>
</bind>
</comp>

<comp id="538" class="1005" name="c_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="1"/>
<pin id="540" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="icmp_ln104_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="548" class="1005" name="M_e_0_addr_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="15" slack="1"/>
<pin id="550" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="add_ln108_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="15" slack="1"/>
<pin id="555" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="558" class="1005" name="M_e_1_addr_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="15" slack="1"/>
<pin id="560" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr "/>
</bind>
</comp>

<comp id="563" class="1005" name="M_e_2_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="1"/>
<pin id="565" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="M_e_3_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="15" slack="1"/>
<pin id="570" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln104_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="1"/>
<pin id="575" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="578" class="1005" name="M_e_0_addr_3_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="1"/>
<pin id="580" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr_3 "/>
</bind>
</comp>

<comp id="583" class="1005" name="M_e_1_addr_3_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="15" slack="1"/>
<pin id="585" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr_3 "/>
</bind>
</comp>

<comp id="588" class="1005" name="M_e_2_addr_3_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="15" slack="1"/>
<pin id="590" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr_3 "/>
</bind>
</comp>

<comp id="593" class="1005" name="M_e_3_addr_3_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="15" slack="1"/>
<pin id="595" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr_3 "/>
</bind>
</comp>

<comp id="598" class="1005" name="e1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="2"/>
<pin id="600" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="e1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="e2_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="72" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="72" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="126" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="133" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="140" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="147" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="178" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="207"><net_src comp="185" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="208"><net_src comp="192" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="209"><net_src comp="199" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="106" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="235" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="100" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="248" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="276"><net_src comp="94" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="248" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="308"><net_src comp="154" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="310"><net_src comp="160" pin="3"/><net_sink comp="293" pin=4"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="293" pin=5"/></net>

<net id="312"><net_src comp="166" pin="3"/><net_sink comp="293" pin=6"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="293" pin=7"/></net>

<net id="314"><net_src comp="172" pin="3"/><net_sink comp="293" pin=8"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="293" pin=9"/></net>

<net id="316"><net_src comp="283" pin="1"/><net_sink comp="293" pin=10"/></net>

<net id="321"><net_src comp="278" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="337"><net_src comp="154" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="339"><net_src comp="160" pin="3"/><net_sink comp="322" pin=4"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="322" pin=5"/></net>

<net id="341"><net_src comp="166" pin="3"/><net_sink comp="322" pin=6"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="322" pin=7"/></net>

<net id="343"><net_src comp="172" pin="3"/><net_sink comp="322" pin=8"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="322" pin=9"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="32" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="375"><net_src comp="348" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="18" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="380" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="345" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="18" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="389" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="351" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="389" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="395" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="345" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="357" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="362" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="367" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="417" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="354" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="371" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="417" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="367" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="351" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="401" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="429" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="348" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="371" pin="2"/><net_sink comp="457" pin=2"/></net>

<net id="470"><net_src comp="443" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="345" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="409" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="435" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="449" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="457" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="465" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="504"><net_src comp="74" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="511"><net_src comp="78" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="518"><net_src comp="82" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="525"><net_src comp="86" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="533"><net_src comp="90" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="541"><net_src comp="235" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="547"><net_src comp="242" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="126" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="556"><net_src comp="272" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="561"><net_src comp="133" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="566"><net_src comp="140" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="571"><net_src comp="147" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="576"><net_src comp="283" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="322" pin=10"/></net>

<net id="581"><net_src comp="178" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="586"><net_src comp="185" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="591"><net_src comp="192" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="596"><net_src comp="199" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="601"><net_src comp="293" pin="11"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="608"><net_src comp="322" pin="11"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="377" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pp_write_assign_out | {2 }
	Port: nn_write_assign_out | {2 }
 - Input state : 
	Port: compute_pp_nn_Pipeline_VITIS_LOOP_104_1 : cols_non_t | {1 }
	Port: compute_pp_nn_Pipeline_VITIS_LOOP_104_1 : mul_ln106 | {1 }
	Port: compute_pp_nn_Pipeline_VITIS_LOOP_104_1 : mul_ln108 | {1 }
	Port: compute_pp_nn_Pipeline_VITIS_LOOP_104_1 : M_e_0 | {1 2 3 }
	Port: compute_pp_nn_Pipeline_VITIS_LOOP_104_1 : M_e_1 | {1 2 3 }
	Port: compute_pp_nn_Pipeline_VITIS_LOOP_104_1 : M_e_2 | {1 2 3 }
	Port: compute_pp_nn_Pipeline_VITIS_LOOP_104_1 : M_e_3 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln104 : 1
		store_ln0 : 1
		store_ln0 : 1
		c_3 : 1
		zext_ln104 : 2
		icmp_ln104 : 3
		br_ln104 : 4
		lshr_ln : 2
		add_ln106 : 3
		zext_ln106 : 4
		M_e_0_addr : 5
		add_ln108 : 3
		M_e_1_addr : 5
		M_e_2_addr : 5
		M_e_3_addr : 5
		M_e_0_load : 6
		M_e_1_load : 6
		M_e_2_load : 6
		M_e_3_load : 6
	State 2
		M_e_0_addr_3 : 1
		M_e_1_addr_3 : 1
		M_e_2_addr_3 : 1
		M_e_3_addr_3 : 1
		e1 : 1
		M_e_0_load_2 : 2
		M_e_1_load_2 : 2
		M_e_2_load_2 : 2
		M_e_3_load_2 : 2
		store_ln104 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		e2 : 1
	State 4
		add_ln110 : 1
		sub_ln111 : 1
		icmp_ln111 : 2
		add_ln111 : 1
		select_ln111 : 3
		select_ln111_1 : 3
		or_ln109 : 1
		xor_ln110 : 1
		or_ln110 : 1
		pp_1 : 1
		or_ln110_1 : 1
		nn_1 : 4
		empty_44 : 1
		empty_45 : 4
		store_ln110 : 2
		store_ln110 : 5
		store_ln110 : 2
		store_ln110 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln104_fu_242      |    0    |    39   |
|          |      icmp_ln107_fu_357      |    0    |    39   |
|   icmp   |      icmp_ln109_fu_362      |    0    |    39   |
|          |      icmp_ln110_fu_367      |    0    |    39   |
|          |      icmp_ln111_fu_389      |    0    |    40   |
|----------|-----------------------------|---------|---------|
|          |     select_ln111_fu_401     |    0    |    32   |
|          |    select_ln111_1_fu_409    |    0    |    32   |
|  select  |         pp_1_fu_435         |    0    |    32   |
|          |         nn_1_fu_449         |    0    |    32   |
|          |       empty_44_fu_457       |    0    |    32   |
|          |       empty_45_fu_465       |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |       add_ln106_fu_258      |    0    |    22   |
|          |       add_ln108_fu_272      |    0    |    22   |
|    add   |       add_ln104_fu_278      |    0    |    38   |
|          |       add_ln110_fu_371      |    0    |    39   |
|          |       add_ln111_fu_395      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln111_fu_380      |    0    |    39   |
|----------|-----------------------------|---------|---------|
| sparsemux|          e1_fu_293          |    0    |    17   |
|          |          e2_fu_322          |    0    |    17   |
|----------|-----------------------------|---------|---------|
|          |       or_ln109_fu_417       |    0    |    2    |
|    or    |       or_ln110_fu_429       |    0    |    2    |
|          |      or_ln110_1_fu_443      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln110_fu_423      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  mul_ln108_read_read_fu_94  |    0    |    0    |
|   read   |  mul_ln106_read_read_fu_100 |    0    |    0    |
|          | cols_non_t_read_read_fu_106 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_112   |    0    |    0    |
|          |    write_ln0_write_fu_119   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln104_fu_238      |    0    |    0    |
|   zext   |      zext_ln106_fu_264      |    0    |    0    |
|          |      zext_ln108_fu_286      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        lshr_ln_fu_248       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln104_fu_283     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln111_fu_377      |    0    |    0    |
|          |     sext_ln111_1_fu_386     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   629   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  M_e_0_addr_3_reg_578 |   15   |
|   M_e_0_addr_reg_548  |   15   |
|  M_e_1_addr_3_reg_583 |   15   |
|   M_e_1_addr_reg_558  |   15   |
|  M_e_2_addr_3_reg_588 |   15   |
|   M_e_2_addr_reg_563  |   15   |
|  M_e_3_addr_3_reg_593 |   15   |
|   M_e_3_addr_reg_568  |   15   |
|   add_ln108_reg_553   |   15   |
|      c_3_reg_538      |   31   |
|       c_reg_515       |   31   |
|       e1_reg_598      |   32   |
|       e2_reg_605      |   32   |
|    empty_43_reg_508   |   32   |
|     empty_reg_501     |   32   |
|   icmp_ln104_reg_544  |    1   |
|nn_write_assign_reg_522|   32   |
|pp_write_assign_reg_530|   32   |
|  trunc_ln104_reg_573  |    2   |
+-----------------------+--------+
|         Total         |   392  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_154 |  p0  |   4  |  15  |   60   ||    0    ||    17   |
| grp_access_fu_160 |  p0  |   4  |  15  |   60   ||    0    ||    17   |
| grp_access_fu_166 |  p0  |   4  |  15  |   60   ||    0    ||    17   |
| grp_access_fu_172 |  p0  |   4  |  15  |   60   ||    0    ||    17   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   240  || 6.69943 ||    0    ||    68   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   629  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   68   |
|  Register |    -   |   392  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   392  |   697  |
+-----------+--------+--------+--------+
