parallel dynamic logic 1.0
high-speed cmos circuits 0.5361410975456238
speed-enhanced skewed static logic 0.6958003640174866
logic duplication 0.7007982730865479
power-delay product 0.13747356832027435
straightforward logic synthesis 0.5962032675743103
other logic styles 0.550625205039978
fast logic evaluation 0.5193288326263428
delay 0.1327471137046814
domino 0.1100846529006958
signal 0.15771053731441498
paper 0.07128405570983887
transistors 0.3425340950489044
high speed 0.10498078912496567
back-bias effect 0.06005559489130974
