<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4064" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4064{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4064{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4064{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4064{left:95px;bottom:1088px;}
#t5_4064{left:121px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.33px;}
#t6_4064{left:95px;bottom:1063px;}
#t7_4064{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.29px;}
#t8_4064{left:69px;bottom:1037px;}
#t9_4064{left:95px;bottom:1040px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#ta_4064{left:387px;bottom:1040px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tb_4064{left:95px;bottom:1024px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_4064{left:95px;bottom:999px;}
#td_4064{left:121px;bottom:999px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#te_4064{left:95px;bottom:975px;}
#tf_4064{left:121px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tg_4064{left:95px;bottom:950px;}
#th_4064{left:121px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#ti_4064{left:95px;bottom:927px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#tj_4064{left:69px;bottom:903px;letter-spacing:-0.13px;word-spacing:-1.32px;}
#tk_4064{left:292px;bottom:903px;letter-spacing:-0.18px;}
#tl_4064{left:355px;bottom:903px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tm_4064{left:441px;bottom:903px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#tn_4064{left:657px;bottom:903px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#to_4064{left:745px;bottom:903px;letter-spacing:-0.13px;word-spacing:-1.29px;}
#tp_4064{left:69px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_4064{left:69px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_4064{left:69px;bottom:852px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_4064{left:69px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tt_4064{left:69px;bottom:819px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tu_4064{left:440px;bottom:188px;letter-spacing:-0.13px;}
#tv_4064{left:122px;bottom:167px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_4064{left:122px;bottom:151px;letter-spacing:-0.13px;word-spacing:-1px;}
#tx_4064{left:321px;bottom:151px;letter-spacing:-0.13px;}
#ty_4064{left:348px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tz_4064{left:394px;bottom:151px;letter-spacing:-0.15px;}
#t10_4064{left:417px;bottom:151px;letter-spacing:-0.12px;word-spacing:-1px;}
#t11_4064{left:493px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t12_4064{left:628px;bottom:151px;letter-spacing:-0.13px;word-spacing:-1px;}
#t13_4064{left:122px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_4064{left:139px;bottom:785px;letter-spacing:0.12px;word-spacing:0.01px;}
#t15_4064{left:224px;bottom:785px;letter-spacing:0.13px;}
#t16_4064{left:81px;bottom:753px;letter-spacing:-0.09px;}
#t17_4064{left:81px;bottom:738px;letter-spacing:-0.13px;}
#t18_4064{left:169px;bottom:753px;letter-spacing:-0.14px;}
#t19_4064{left:81px;bottom:709px;}
#t1a_4064{left:169px;bottom:709px;letter-spacing:-0.12px;}
#t1b_4064{left:81px;bottom:680px;}
#t1c_4064{left:169px;bottom:680px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_4064{left:81px;bottom:651px;}
#t1e_4064{left:169px;bottom:651px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#t1f_4064{left:169px;bottom:634px;letter-spacing:-0.11px;}
#t1g_4064{left:169px;bottom:613px;letter-spacing:-0.11px;}
#t1h_4064{left:169px;bottom:596px;letter-spacing:-0.12px;}
#t1i_4064{left:81px;bottom:567px;letter-spacing:-0.11px;}
#t1j_4064{left:169px;bottom:567px;letter-spacing:-0.12px;}
#t1k_4064{left:81px;bottom:538px;}
#t1l_4064{left:169px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4064{left:81px;bottom:509px;}
#t1n_4064{left:169px;bottom:509px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1o_4064{left:169px;bottom:492px;letter-spacing:-0.11px;}
#t1p_4064{left:81px;bottom:463px;}
#t1q_4064{left:169px;bottom:463px;letter-spacing:-0.13px;}
#t1r_4064{left:81px;bottom:434px;letter-spacing:-0.21px;}
#t1s_4064{left:169px;bottom:434px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1t_4064{left:169px;bottom:417px;letter-spacing:-0.12px;}
#t1u_4064{left:169px;bottom:400px;letter-spacing:-0.1px;}
#t1v_4064{left:81px;bottom:371px;letter-spacing:-0.21px;}
#t1w_4064{left:169px;bottom:371px;letter-spacing:-0.13px;}
#t1x_4064{left:81px;bottom:342px;letter-spacing:-0.11px;}
#t1y_4064{left:169px;bottom:342px;letter-spacing:-0.12px;}
#t1z_4064{left:613px;bottom:349px;}
#t20_4064{left:73px;bottom:254px;letter-spacing:-0.14px;}
#t21_4064{left:72px;bottom:235px;letter-spacing:-0.11px;}
#t22_4064{left:81px;bottom:313px;letter-spacing:-0.15px;}
#t23_4064{left:169px;bottom:313px;letter-spacing:-0.12px;}
#t24_4064{left:81px;bottom:284px;letter-spacing:-0.14px;}
#t25_4064{left:169px;bottom:284px;letter-spacing:-0.13px;}

.s1_4064{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4064{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4064{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4064{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4064{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4064{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4064{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4064{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4064{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_4064{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_4064{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4064" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4064Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4064" style="-webkit-user-select: none;"><object width="935" height="1210" data="4064/4064.svg" type="image/svg+xml" id="pdf4064" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4064" class="t s1_4064">29-8 </span><span id="t2_4064" class="t s1_4064">Vol. 3C </span>
<span id="t3_4064" class="t s2_4064">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4064" class="t s3_4064">— </span><span id="t5_4064" class="t s3_4064">Bits 11:3 are bits 20:12 of the guest-physical address. </span>
<span id="t6_4064" class="t s3_4064">— </span><span id="t7_4064" class="t s3_4064">Bits 2:0 are all 0. </span>
<span id="t8_4064" class="t s4_4064">• </span><span id="t9_4064" class="t s3_4064">Because an EPT PTE is identified using bits </span><span id="ta_4064" class="t s3_4064">47:12 of the guest-physical address, every EPT PTE maps a 4-KByte </span>
<span id="tb_4064" class="t s3_4064">page. The final physical address is computed as follows: </span>
<span id="tc_4064" class="t s3_4064">— </span><span id="td_4064" class="t s3_4064">Bits 63:52 are all 0. </span>
<span id="te_4064" class="t s3_4064">— </span><span id="tf_4064" class="t s3_4064">Bits 51:12 are from the EPT PTE. </span>
<span id="tg_4064" class="t s3_4064">— </span><span id="th_4064" class="t s3_4064">Bits 11:0 are from the original guest-physical address. </span>
<span id="ti_4064" class="t s3_4064">The format of an EPT PTE is given in Table 29-6. </span>
<span id="tj_4064" class="t s3_4064">An EPT paging-structure entry is </span><span id="tk_4064" class="t s5_4064">present </span><span id="tl_4064" class="t s3_4064">if any of bits </span><span id="tm_4064" class="t s3_4064">2:0 is 1; otherwise, the entry is </span><span id="tn_4064" class="t s5_4064">not present</span><span id="to_4064" class="t s3_4064">. The processor </span>
<span id="tp_4064" class="t s3_4064">ignores bits 62:3 and uses the entry neither to reference another EPT paging-structure entry nor to produce a </span>
<span id="tq_4064" class="t s3_4064">physical address. A reference using a guest-physical address whose translation encounters an EPT paging-struc- </span>
<span id="tr_4064" class="t s3_4064">ture that is not present causes an EPT violation (see Section 29.3.3.2). (If the “EPT-violation #VE” VM-execution </span>
<span id="ts_4064" class="t s3_4064">control is 1, the EPT violation is convertible to a virtualization exception only if bit 63 is 0; see Section 26.5.7.1. If </span>
<span id="tt_4064" class="t s3_4064">the “EPT-violation #VE” VM-execution control is 0, this bit is ignored.) </span>
<span id="tu_4064" class="t s6_4064">NOTE </span>
<span id="tv_4064" class="t s3_4064">If the “mode-based execute control for EPT” VM-execution control is 1, an EPT paging-structure </span>
<span id="tw_4064" class="t s3_4064">entry is present if any of bits </span><span id="tx_4064" class="t s3_4064">2:0 </span><span id="ty_4064" class="t s5_4064">or bit </span><span id="tz_4064" class="t s5_4064">10 </span><span id="t10_4064" class="t s3_4064">is 1. If bits </span><span id="t11_4064" class="t s3_4064">2:0 are all 0 but bit </span><span id="t12_4064" class="t s3_4064">10 is 1, the entry is used </span>
<span id="t13_4064" class="t s3_4064">normally to reference another EPT paging-structure entry or to produce a physical address. </span>
<span id="t14_4064" class="t s7_4064">Table 29-5. </span><span id="t15_4064" class="t s7_4064">Format of an EPT Page-Directory Entry (PDE) that References an EPT Page Table </span>
<span id="t16_4064" class="t s8_4064">Bit </span>
<span id="t17_4064" class="t s8_4064">Position(s) </span>
<span id="t18_4064" class="t s8_4064">Contents </span>
<span id="t19_4064" class="t s9_4064">0 </span><span id="t1a_4064" class="t s9_4064">Read access; indicates whether reads are allowed from the 2-MByte region controlled by this entry </span>
<span id="t1b_4064" class="t s9_4064">1 </span><span id="t1c_4064" class="t s9_4064">Write access; indicates whether writes are allowed to the 2-MByte region controlled by this entry </span>
<span id="t1d_4064" class="t s9_4064">2 </span><span id="t1e_4064" class="t s9_4064">If the “mode-based execute control for EPT” VM-execution control is 0, execute access; indicates whether instruction </span>
<span id="t1f_4064" class="t s9_4064">fetches are allowed from the 2-MByte region controlled by this entry </span>
<span id="t1g_4064" class="t s9_4064">If that control is 1, execute access for supervisor-mode linear addresses; indicates whether instruction fetches are </span>
<span id="t1h_4064" class="t s9_4064">allowed from supervisor-mode linear addresses in the 2-MByte region controlled by this entry </span>
<span id="t1i_4064" class="t s9_4064">6:3 </span><span id="t1j_4064" class="t s9_4064">Reserved (must be 0) </span>
<span id="t1k_4064" class="t s9_4064">7 </span><span id="t1l_4064" class="t s9_4064">Must be 0 (otherwise, this entry maps a 2-MByte page) </span>
<span id="t1m_4064" class="t s9_4064">8 </span><span id="t1n_4064" class="t s9_4064">If bit 6 of EPTP is 1, accessed flag for EPT; indicates whether software has accessed the 2-MByte region controlled </span>
<span id="t1o_4064" class="t s9_4064">by this entry (see Section 29.3.5). Ignored if bit 6 of EPTP is 0 </span>
<span id="t1p_4064" class="t s9_4064">9 </span><span id="t1q_4064" class="t s9_4064">Ignored </span>
<span id="t1r_4064" class="t s9_4064">10 </span><span id="t1s_4064" class="t s9_4064">Execute access for user-mode linear addresses. If the “mode-based execute control for EPT” VM-execution control is </span>
<span id="t1t_4064" class="t s9_4064">1, indicates whether instruction fetches are allowed from user-mode linear addresses in the 2-MByte region </span>
<span id="t1u_4064" class="t s9_4064">controlled by this entry. If that control is 0, this bit is ignored. </span>
<span id="t1v_4064" class="t s9_4064">11 </span><span id="t1w_4064" class="t s9_4064">Ignored </span>
<span id="t1x_4064" class="t s9_4064">(N–1):12 </span><span id="t1y_4064" class="t s9_4064">Physical address of 4-KByte aligned EPT page table referenced by this entry </span>
<span id="t1z_4064" class="t sa_4064">1 </span>
<span id="t20_4064" class="t sb_4064">NOTES: </span>
<span id="t21_4064" class="t s9_4064">1. N is the physical-address width supported by the logical processor. </span>
<span id="t22_4064" class="t s9_4064">51:N </span><span id="t23_4064" class="t s9_4064">Reserved (must be 0) </span>
<span id="t24_4064" class="t s9_4064">63:52 </span><span id="t25_4064" class="t s9_4064">Ignored </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
