// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _shuffle_96_r_p_HH_
#define _shuffle_96_r_p_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_uremxdS.h"
#include "ShuffleNetV2_mux_yd2.h"

namespace ap_rtl {

struct shuffle_96_r_p : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_12_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_12_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_12_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_1_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_1_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_1_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_2_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_2_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_2_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_3_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_3_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_3_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_4_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_4_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_4_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_5_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_5_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_5_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_6_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_6_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_6_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_7_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_7_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_7_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_8_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_8_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_8_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_9_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_9_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_9_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_10_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_10_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_10_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_11_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_11_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_11_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    shuffle_96_r_p(sc_module_name name);
    SC_HAS_PROCESS(shuffle_96_r_p);

    ~shuffle_96_r_p();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_uremxdS<1,11,7,5,7>* ShuffleNetV2_uremxdS_x_U632;
    ShuffleNetV2_mux_yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,9,8>* ShuffleNetV2_mux_yd2_x_U633;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > tmp_1466_fu_270_p1;
    sc_signal< sc_lv<1> > tmp_1466_reg_566;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > tmp_1347_cast_fu_304_p1;
    sc_signal< sc_lv<13> > tmp_1347_cast_reg_570;
    sc_signal< sc_lv<8> > co_23_fu_314_p2;
    sc_signal< sc_lv<8> > co_23_reg_578;
    sc_signal< sc_lv<7> > p_lshr_f_cast_fu_320_p4;
    sc_signal< sc_lv<1> > exitcond3_fu_308_p2;
    sc_signal< sc_lv<5> > tmp_1467_reg_588;
    sc_signal< sc_lv<9> > arrayNo_cast_fu_356_p1;
    sc_signal< sc_lv<9> > arrayNo_cast_reg_594;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<12> > tmp_1352_cast_fu_396_p1;
    sc_signal< sc_lv<12> > tmp_1352_cast_reg_599;
    sc_signal< sc_lv<14> > tmp_429_fu_433_p2;
    sc_signal< sc_lv<14> > tmp_429_reg_604;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<10> > tmp_431_fu_468_p2;
    sc_signal< sc_lv<10> > tmp_431_reg_609;
    sc_signal< sc_lv<3> > h_20_fu_480_p2;
    sc_signal< sc_lv<3> > h_20_reg_617;
    sc_signal< sc_lv<13> > output_V_addr_reg_622;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<3> > w_26_fu_531_p2;
    sc_signal< sc_lv<3> > w_26_reg_690;
    sc_signal< sc_lv<8> > tmp_fu_537_p14;
    sc_signal< sc_lv<8> > tmp_reg_695;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<8> > co_reg_237;
    sc_signal< sc_lv<1> > exitcond2_fu_474_p2;
    sc_signal< sc_lv<3> > h_reg_248;
    sc_signal< sc_lv<1> > exitcond_fu_525_p2;
    sc_signal< sc_lv<3> > w_reg_259;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<32> > tmp_1361_cast_fu_499_p1;
    sc_signal< sc_lv<32> > tmp_1362_cast_fu_509_p1;
    sc_signal< sc_lv<11> > tmp_s_fu_274_p3;
    sc_signal< sc_lv<9> > tmp_423_fu_286_p3;
    sc_signal< sc_lv<12> > p_shl_cast_fu_282_p1;
    sc_signal< sc_lv<12> > p_shl1_cast_fu_294_p1;
    sc_signal< sc_lv<12> > tmp_424_fu_298_p2;
    sc_signal< sc_lv<7> > grp_fu_330_p0;
    sc_signal< sc_lv<5> > grp_fu_330_p1;
    sc_signal< sc_lv<7> > mul_fu_340_p0;
    sc_signal< sc_lv<16> > mul_fu_340_p2;
    sc_signal< sc_lv<7> > grp_fu_330_p2;
    sc_signal< sc_lv<8> > tmp_1468_fu_360_p3;
    sc_signal< sc_lv<10> > tmp_425_fu_367_p1;
    sc_signal< sc_lv<6> > tmp_1469_fu_375_p3;
    sc_signal< sc_lv<8> > tmp_426_fu_382_p1;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_371_p1;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_386_p1;
    sc_signal< sc_lv<11> > tmp_427_fu_390_p2;
    sc_signal< sc_lv<13> > h_cast2_cast_fu_404_p1;
    sc_signal< sc_lv<13> > tmp_428_fu_408_p2;
    sc_signal< sc_lv<11> > tmp_1470_fu_413_p1;
    sc_signal< sc_lv<14> > p_shl6_cast_fu_417_p3;
    sc_signal< sc_lv<14> > p_shl7_cast_fu_425_p3;
    sc_signal< sc_lv<12> > h_cast2_cast9_fu_400_p1;
    sc_signal< sc_lv<12> > tmp_430_fu_439_p2;
    sc_signal< sc_lv<7> > tmp_1471_fu_444_p1;
    sc_signal< sc_lv<9> > tmp_1472_fu_456_p1;
    sc_signal< sc_lv<10> > p_shl4_cast_fu_448_p3;
    sc_signal< sc_lv<10> > p_shl5_cast_fu_460_p3;
    sc_signal< sc_lv<14> > w_cast1_cast_fu_490_p1;
    sc_signal< sc_lv<14> > tmp_432_fu_494_p2;
    sc_signal< sc_lv<10> > w_cast1_cast8_fu_486_p1;
    sc_signal< sc_lv<10> > tmp_433_fu_504_p2;
    sc_signal< sc_logic > grp_fu_330_ap_start;
    sc_signal< sc_logic > grp_fu_330_ap_done;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< sc_lv<16> > mul_fu_340_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<8> ap_const_lv8_C0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_C;
    static const sc_lv<16> ap_const_lv16_AB;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo_cast_fu_356_p1();
    void thread_buffer1_1_96_4x4_p_V_10_address0();
    void thread_buffer1_1_96_4x4_p_V_10_ce0();
    void thread_buffer1_1_96_4x4_p_V_11_address0();
    void thread_buffer1_1_96_4x4_p_V_11_ce0();
    void thread_buffer1_1_96_4x4_p_V_12_address0();
    void thread_buffer1_1_96_4x4_p_V_12_ce0();
    void thread_buffer1_1_96_4x4_p_V_1_address0();
    void thread_buffer1_1_96_4x4_p_V_1_ce0();
    void thread_buffer1_1_96_4x4_p_V_2_address0();
    void thread_buffer1_1_96_4x4_p_V_2_ce0();
    void thread_buffer1_1_96_4x4_p_V_3_address0();
    void thread_buffer1_1_96_4x4_p_V_3_ce0();
    void thread_buffer1_1_96_4x4_p_V_4_address0();
    void thread_buffer1_1_96_4x4_p_V_4_ce0();
    void thread_buffer1_1_96_4x4_p_V_5_address0();
    void thread_buffer1_1_96_4x4_p_V_5_ce0();
    void thread_buffer1_1_96_4x4_p_V_6_address0();
    void thread_buffer1_1_96_4x4_p_V_6_ce0();
    void thread_buffer1_1_96_4x4_p_V_7_address0();
    void thread_buffer1_1_96_4x4_p_V_7_ce0();
    void thread_buffer1_1_96_4x4_p_V_8_address0();
    void thread_buffer1_1_96_4x4_p_V_8_ce0();
    void thread_buffer1_1_96_4x4_p_V_9_address0();
    void thread_buffer1_1_96_4x4_p_V_9_ce0();
    void thread_co_23_fu_314_p2();
    void thread_exitcond2_fu_474_p2();
    void thread_exitcond3_fu_308_p2();
    void thread_exitcond_fu_525_p2();
    void thread_grp_fu_330_ap_start();
    void thread_grp_fu_330_p0();
    void thread_grp_fu_330_p1();
    void thread_h_20_fu_480_p2();
    void thread_h_cast2_cast9_fu_400_p1();
    void thread_h_cast2_cast_fu_404_p1();
    void thread_mul_fu_340_p0();
    void thread_mul_fu_340_p00();
    void thread_mul_fu_340_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_lshr_f_cast_fu_320_p4();
    void thread_p_shl1_cast_fu_294_p1();
    void thread_p_shl2_cast_fu_371_p1();
    void thread_p_shl3_cast_fu_386_p1();
    void thread_p_shl4_cast_fu_448_p3();
    void thread_p_shl5_cast_fu_460_p3();
    void thread_p_shl6_cast_fu_417_p3();
    void thread_p_shl7_cast_fu_425_p3();
    void thread_p_shl_cast_fu_282_p1();
    void thread_tmp_1347_cast_fu_304_p1();
    void thread_tmp_1352_cast_fu_396_p1();
    void thread_tmp_1361_cast_fu_499_p1();
    void thread_tmp_1362_cast_fu_509_p1();
    void thread_tmp_1466_fu_270_p1();
    void thread_tmp_1468_fu_360_p3();
    void thread_tmp_1469_fu_375_p3();
    void thread_tmp_1470_fu_413_p1();
    void thread_tmp_1471_fu_444_p1();
    void thread_tmp_1472_fu_456_p1();
    void thread_tmp_423_fu_286_p3();
    void thread_tmp_424_fu_298_p2();
    void thread_tmp_425_fu_367_p1();
    void thread_tmp_426_fu_382_p1();
    void thread_tmp_427_fu_390_p2();
    void thread_tmp_428_fu_408_p2();
    void thread_tmp_429_fu_433_p2();
    void thread_tmp_430_fu_439_p2();
    void thread_tmp_431_fu_468_p2();
    void thread_tmp_432_fu_494_p2();
    void thread_tmp_433_fu_504_p2();
    void thread_tmp_s_fu_274_p3();
    void thread_w_26_fu_531_p2();
    void thread_w_cast1_cast8_fu_486_p1();
    void thread_w_cast1_cast_fu_490_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
