#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Fri Oct 02 17:49:11 2015
# Process ID: 7520
# Log file: C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.runs/synth_1/Wrapper.vds
# Journal file: C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-992] code is already implicitly declared earlier [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/sources_1/new/Wrapper.v:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 276.605 ; gain = 99.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/sources_1/new/Wrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'PS2_Keyboard' [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/sources_1/new/PS2_Keyboard.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2_Keyboard' (1#1) [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/sources_1/new/PS2_Keyboard.v:23]
INFO: [Synth 8-638] synthesizing module 'sseg_Decoder' [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/sources_1/imports/Verilog_Modules/ssegDecoder.v:9]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/sources_1/imports/Verilog_Modules/ssegDecoder.v:97]
INFO: [Synth 8-256] done synthesizing module 'sseg_Decoder' (2#1) [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/sources_1/imports/Verilog_Modules/ssegDecoder.v:9]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (3#1) [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/sources_1/new/Wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 293.492 ; gain = 116.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 293.492 ; gain = 116.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/constrs_1/imports/EE 324/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/mskreen.NI/OneDrive/School/EE 324/PS2_Controller/PS2_Controller.srcs/constrs_1/imports/EE 324/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 601.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PS2Clkf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2Dataf" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PS2_Keyboard 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sseg_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "kitty_poop/PS2Dataf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kitty_poop/PS2Clkf" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Wrapper has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 601.898 ; gain = 424.906

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\kitty_poop/shift2_reg[0] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[1] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[2] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[3] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[4] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[5] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[6] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[7] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[8] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[9] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[10] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[11] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[12] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[13] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[14] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[15] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[16] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[17] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[18] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[19] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[20] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[21] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[22] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[23] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count_reg[24] ) is unused and will be removed from module Wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.898 ; gain = 424.906

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Wrapper     | kitty_poop/shift2_reg[8] | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    21|
|4     |LUT2   |     5|
|5     |LUT4   |     7|
|6     |LUT5   |     2|
|7     |LUT6   |    11|
|8     |SRL16E |     1|
|9     |FDCE   |    56|
|10    |FDPE   |     2|
|11    |FDRE   |     1|
|12    |IBUF   |     4|
|13    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |   133|
|2     |  kitty_poop  |PS2_Keyboard |    63|
|3     |  kitty_poop2 |sseg_Decoder |    45|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 601.898 ; gain = 424.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 601.898 ; gain = 80.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 601.898 ; gain = 424.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 23 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 601.898 ; gain = 389.547
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 601.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 02 17:49:30 2015...
