	component mem0 is
		port (
			clk        : in  std_logic                      := 'X';             -- clk
			address    : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- address
			read       : in  std_logic                      := 'X';             -- read
			readdata   : out std_logic_vector(511 downto 0);                    -- readdata
			byteenable : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- byteenable
			write      : in  std_logic                      := 'X';             -- write
			writedata  : in  std_logic_vector(511 downto 0) := (others => 'X'); -- writedata
			reset      : in  std_logic                      := 'X'              -- reset
		);
	end component mem0;

