Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 13:03:50 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AWS_aes_top_timing_summary_routed.rpt -pb AWS_aes_top_timing_summary_routed.pb -rpx AWS_aes_top_timing_summary_routed.rpx -warn_on_violation
| Design       : AWS_aes_top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.126       -0.704                     12                  844        0.105        0.000                      0                  844        3.000        0.000                       0                   514  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sclk                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 33.333}     66.667          15.000          
  clk_out2_clk_wiz_0  {16.667 50.000}    66.667          15.000          
  clk_out3_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   64.511        0.000                       0                     2  
  clk_out2_clk_wiz_0       64.247        0.000                      0                   38        0.136        0.000                      0                   38       32.833        0.000                       0                    40  
  clk_out3_clk_wiz_0       12.395        0.000                      0                  769        0.105        0.000                      0                  769        9.500        0.000                       0                   468  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        0.822        0.000                      0                    9        3.106        0.000                      0                    9  
clk_out2_clk_wiz_0  clk_out3_clk_wiz_0       -0.126       -0.704                     12                  226        3.034        0.000                      0                  226  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       64.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         66.667      64.511     BUFGCTRL_X0Y0    light_sensor_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         66.667      65.418     MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       64.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.247ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.705%)  route 1.449ns (69.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/count_reg[1]/Q
                         net (fo=3, routed)           0.890    17.352    light_sensor_inst/ad_drive_inst/count[1]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124    17.476 r  light_sensor_inst/ad_drive_inst/count1_inferred__1/i_/O
                         net (fo=8, routed)           0.559    18.035    light_sensor_inst/ad_drive_inst/count1
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]/C
                         clock pessimism              0.584    82.587    
                         clock uncertainty           -0.100    82.486    
    SLICE_X33Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.281    light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                 64.247    

Slack (MET) :             64.247ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.705%)  route 1.449ns (69.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/count_reg[1]/Q
                         net (fo=3, routed)           0.890    17.352    light_sensor_inst/ad_drive_inst/count[1]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124    17.476 r  light_sensor_inst/ad_drive_inst/count1_inferred__1/i_/O
                         net (fo=8, routed)           0.559    18.035    light_sensor_inst/ad_drive_inst/count1
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/C
                         clock pessimism              0.584    82.587    
                         clock uncertainty           -0.100    82.486    
    SLICE_X33Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.281    light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                 64.247    

Slack (MET) :             64.247ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.705%)  route 1.449ns (69.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/count_reg[1]/Q
                         net (fo=3, routed)           0.890    17.352    light_sensor_inst/ad_drive_inst/count[1]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124    17.476 r  light_sensor_inst/ad_drive_inst/count1_inferred__1/i_/O
                         net (fo=8, routed)           0.559    18.035    light_sensor_inst/ad_drive_inst/count1
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/C
                         clock pessimism              0.584    82.587    
                         clock uncertainty           -0.100    82.486    
    SLICE_X33Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.281    light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                 64.247    

Slack (MET) :             64.247ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.705%)  route 1.449ns (69.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/count_reg[1]/Q
                         net (fo=3, routed)           0.890    17.352    light_sensor_inst/ad_drive_inst/count[1]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124    17.476 r  light_sensor_inst/ad_drive_inst/count1_inferred__1/i_/O
                         net (fo=8, routed)           0.559    18.035    light_sensor_inst/ad_drive_inst/count1
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/C
                         clock pessimism              0.584    82.587    
                         clock uncertainty           -0.100    82.486    
    SLICE_X33Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.281    light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                 64.247    

Slack (MET) :             64.247ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.705%)  route 1.449ns (69.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/count_reg[1]/Q
                         net (fo=3, routed)           0.890    17.352    light_sensor_inst/ad_drive_inst/count[1]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124    17.476 r  light_sensor_inst/ad_drive_inst/count1_inferred__1/i_/O
                         net (fo=8, routed)           0.559    18.035    light_sensor_inst/ad_drive_inst/count1
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/C
                         clock pessimism              0.584    82.587    
                         clock uncertainty           -0.100    82.486    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.281    light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                 64.247    

Slack (MET) :             64.247ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.705%)  route 1.449ns (69.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/count_reg[1]/Q
                         net (fo=3, routed)           0.890    17.352    light_sensor_inst/ad_drive_inst/count[1]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124    17.476 r  light_sensor_inst/ad_drive_inst/count1_inferred__1/i_/O
                         net (fo=8, routed)           0.559    18.035    light_sensor_inst/ad_drive_inst/count1
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]/C
                         clock pessimism              0.584    82.587    
                         clock uncertainty           -0.100    82.486    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.281    light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                 64.247    

Slack (MET) :             64.247ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.705%)  route 1.449ns (69.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/count_reg[1]/Q
                         net (fo=3, routed)           0.890    17.352    light_sensor_inst/ad_drive_inst/count[1]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124    17.476 r  light_sensor_inst/ad_drive_inst/count1_inferred__1/i_/O
                         net (fo=8, routed)           0.559    18.035    light_sensor_inst/ad_drive_inst/count1
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/C
                         clock pessimism              0.584    82.587    
                         clock uncertainty           -0.100    82.486    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.281    light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                 64.247    

Slack (MET) :             64.247ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.705%)  route 1.449ns (69.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/count_reg[1]/Q
                         net (fo=3, routed)           0.890    17.352    light_sensor_inst/ad_drive_inst/count[1]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124    17.476 r  light_sensor_inst/ad_drive_inst/count1_inferred__1/i_/O
                         net (fo=8, routed)           0.559    18.035    light_sensor_inst/ad_drive_inst/count1
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/C
                         clock pessimism              0.584    82.587    
                         clock uncertainty           -0.100    82.486    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.281    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                 64.247    

Slack (MET) :             64.309ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/count1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.998ns  (logic 0.743ns (37.192%)  route 1.255ns (62.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    16.363 r  light_sensor_inst/ad_drive_inst/count1_reg[1]/Q
                         net (fo=3, routed)           0.683    17.046    light_sensor_inst/ad_drive_inst/count1_reg_n_0_[1]
    SLICE_X35Y9          LUT3 (Prop_lut3_I2_O)        0.324    17.370 r  light_sensor_inst/ad_drive_inst/count1[2]_i_1/O
                         net (fo=1, routed)           0.572    17.942    light_sensor_inst/ad_drive_inst/count1[2]_i_1_n_0
    SLICE_X35Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[2]/C
                         clock pessimism              0.609    82.611    
                         clock uncertainty           -0.100    82.510    
    SLICE_X35Y9          FDCE (Setup_fdce_C_D)       -0.260    82.250    light_sensor_inst/ad_drive_inst/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         82.250    
                         arrival time                         -17.942    
  -------------------------------------------------------------------
                         slack                                 64.309    

Slack (MET) :             64.511ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.995ns  (logic 0.715ns (35.840%)  route 1.280ns (64.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    16.363 r  light_sensor_inst/ad_drive_inst/count1_reg[1]/Q
                         net (fo=3, routed)           0.683    17.046    light_sensor_inst/ad_drive_inst/count1_reg_n_0_[1]
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.296    17.342 r  light_sensor_inst/ad_drive_inst/ADC_EN_N0/O
                         net (fo=2, routed)           0.597    17.939    light_sensor_inst/ad_drive_inst/ADC_EN_N0__0
    SLICE_X35Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica/C
                         clock pessimism              0.609    82.611    
                         clock uncertainty           -0.100    82.510    
    SLICE_X35Y9          FDCE (Setup_fdce_C_D)       -0.061    82.449    light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         82.449    
                         arrival time                         -17.939    
  -------------------------------------------------------------------
                         slack                                 64.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ad_data_8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 15.899 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 16.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    16.131    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141    16.272 r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[5]/Q
                         net (fo=1, routed)           0.091    16.363    light_sensor_inst/ad_drive_inst/p_0_in6_in
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.048    16.411 r  light_sensor_inst/ad_drive_inst/data128[95]_i_1/O
                         net (fo=1, routed)           0.000    16.411    light_sensor_inst/ad_drive_inst/data128[95]_i_1_n_0
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    15.899    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[95]/C
                         clock pessimism              0.246    16.144    
    SLICE_X34Y11         FDCE (Hold_fdce_C_D)         0.131    16.275    light_sensor_inst/ad_drive_inst/data128_reg[95]
  -------------------------------------------------------------------
                         required time                        -16.275    
                         arrival time                          16.411    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_8_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.690%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 16.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.592    16.132    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141    16.273 r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/Q
                         net (fo=1, routed)           0.099    16.373    light_sensor_inst/ad_drive_inst/ad_data_0[1]
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[1]/C
                         clock pessimism              0.249    16.148    
    SLICE_X34Y9          FDCE (Hold_fdce_C_D)         0.060    16.208    light_sensor_inst/ad_drive_inst/ad_data_8_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.208    
                         arrival time                          16.373    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_8_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 16.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.592    16.132    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141    16.273 r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/Q
                         net (fo=1, routed)           0.116    16.389    light_sensor_inst/ad_drive_inst/ad_data_0[2]
    SLICE_X32Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[2]/C
                         clock pessimism              0.249    16.148    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.070    16.218    light_sensor_inst/ad_drive_inst/ad_data_8_reg[2]
  -------------------------------------------------------------------
                         required time                        -16.218    
                         arrival time                          16.389    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ad_data_8_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 15.899 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 16.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    16.131    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141    16.272 r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[6]/Q
                         net (fo=1, routed)           0.140    16.412    light_sensor_inst/ad_drive_inst/p_0_in2_in
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.045    16.457 r  light_sensor_inst/ad_drive_inst/data128[111]_i_1/O
                         net (fo=1, routed)           0.000    16.457    light_sensor_inst/ad_drive_inst/data128[111]_i_1_n_0
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    15.899    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[111]/C
                         clock pessimism              0.246    16.144    
    SLICE_X34Y11         FDCE (Hold_fdce_C_D)         0.120    16.264    light_sensor_inst/ad_drive_inst/data128_reg[111]
  -------------------------------------------------------------------
                         required time                        -16.264    
                         arrival time                          16.457    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/aes_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 16.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.592    16.132    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.164    16.296 r  light_sensor_inst/ad_drive_inst/aes_ok_reg/Q
                         net (fo=3, routed)           0.105    16.402    light_sensor_inst/ad_drive_inst/aes_ok
    SLICE_X35Y9          LUT4 (Prop_lut4_I0_O)        0.045    16.447 r  light_sensor_inst/ad_drive_inst/ADC_EN_N0/O
                         net (fo=2, routed)           0.000    16.447    light_sensor_inst/ad_drive_inst/ADC_EN_N0__0
    SLICE_X35Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/C
                         clock pessimism              0.246    16.145    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.091    16.236    light_sensor_inst/ad_drive_inst/ADC_EN_N_reg
  -------------------------------------------------------------------
                         required time                        -16.236    
                         arrival time                          16.447    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/led_open_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 15.899 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 16.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.592    16.132    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.141    16.273 r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/Q
                         net (fo=2, routed)           0.170    16.444    light_sensor_inst/ad_drive_inst/ad_data_0[6]
    SLICE_X34Y11         LUT4 (Prop_lut4_I3_O)        0.045    16.489 r  light_sensor_inst/ad_drive_inst/led_open0/O
                         net (fo=1, routed)           0.000    16.489    light_sensor_inst/ad_drive_inst/led_open0_n_0
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/led_open_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    15.899    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/led_open_reg/C
                         clock pessimism              0.249    16.147    
    SLICE_X34Y11         FDCE (Hold_fdce_C_D)         0.121    16.268    light_sensor_inst/ad_drive_inst/led_open_reg
  -------------------------------------------------------------------
                         required time                        -16.268    
                         arrival time                          16.489    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_8_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 16.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.592    16.132    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141    16.273 r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/Q
                         net (fo=1, routed)           0.170    16.444    light_sensor_inst/ad_drive_inst/ad_data_0[3]
    SLICE_X32Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[3]/C
                         clock pessimism              0.249    16.148    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.066    16.214    light_sensor_inst/ad_drive_inst/ad_data_8_reg[3]
  -------------------------------------------------------------------
                         required time                        -16.214    
                         arrival time                          16.444    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_8_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.986%)  route 0.172ns (55.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 15.899 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 16.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.592    16.132    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.141    16.273 r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/Q
                         net (fo=2, routed)           0.172    16.446    light_sensor_inst/ad_drive_inst/ad_data_0[6]
    SLICE_X35Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    15.899    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[6]/C
                         clock pessimism              0.249    16.147    
    SLICE_X35Y11         FDCE (Hold_fdce_C_D)         0.066    16.213    light_sensor_inst/ad_drive_inst/ad_data_8_reg[6]
  -------------------------------------------------------------------
                         required time                        -16.213    
                         arrival time                          16.446    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ad_data_8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 15.899 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 16.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    16.131    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141    16.272 r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[4]/Q
                         net (fo=1, routed)           0.185    16.457    light_sensor_inst/ad_drive_inst/p_0_in10_in
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.045    16.502 r  light_sensor_inst/ad_drive_inst/data128[79]_i_1/O
                         net (fo=1, routed)           0.000    16.502    light_sensor_inst/ad_drive_inst/data128[79]_i_1_n_0
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    15.899    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[79]/C
                         clock pessimism              0.249    16.147    
    SLICE_X34Y11         FDCE (Hold_fdce_C_D)         0.121    16.268    light_sensor_inst/ad_drive_inst/data128_reg[79]
  -------------------------------------------------------------------
                         required time                        -16.268    
                         arrival time                          16.502    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_8_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.152%)  route 0.186ns (56.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 15.899 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 16.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.592    16.132    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.141    16.273 r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/Q
                         net (fo=2, routed)           0.186    16.459    light_sensor_inst/ad_drive_inst/ad_data_0[4]
    SLICE_X33Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    15.899    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_8_reg[4]/C
                         clock pessimism              0.249    16.147    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.070    16.217    light_sensor_inst/ad_drive_inst/ad_data_8_reg[4]
  -------------------------------------------------------------------
                         required time                        -16.217    
                         arrival time                          16.459    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 16.667 50.000 }
Period(ns):         66.667
Sources:            { light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         66.667      64.511     BUFGCTRL_X0Y3    light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         66.667      65.418     MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X35Y9      light_sensor_inst/ad_drive_inst/count1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X34Y9      light_sensor_inst/ad_drive_inst/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X34Y9      light_sensor_inst/ad_drive_inst/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X34Y9      light_sensor_inst/ad_drive_inst/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X32Y20     light_sensor_inst/ad_drive_inst/data128_en_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X34Y11     light_sensor_inst/ad_drive_inst/data128_reg[111]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X34Y11     light_sensor_inst/ad_drive_inst/data128_reg[119]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X35Y12     light_sensor_inst/ad_drive_inst/data128_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X32Y20     light_sensor_inst/ad_drive_inst/data128_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X32Y20     light_sensor_inst/ad_drive_inst/data128_en_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y11     light_sensor_inst/ad_drive_inst/data128_reg[111]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y11     light_sensor_inst/ad_drive_inst/data128_reg[119]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y11     light_sensor_inst/ad_drive_inst/data128_reg[79]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y11     light_sensor_inst/ad_drive_inst/data128_reg[95]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X32Y20     light_sensor_inst/ad_drive_inst/en3_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X32Y20     light_sensor_inst/ad_drive_inst/en3_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y11     light_sensor_inst/ad_drive_inst/led_open_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X33Y11     light_sensor_inst/ad_drive_inst/ad_data_8_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X35Y9      light_sensor_inst/ad_drive_inst/count1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X35Y9      light_sensor_inst/ad_drive_inst/count1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y9      light_sensor_inst/ad_drive_inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y9      light_sensor_inst/ad_drive_inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y9      light_sensor_inst/ad_drive_inst/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y9      light_sensor_inst/ad_drive_inst/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y9      light_sensor_inst/ad_drive_inst/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y9      light_sensor_inst/ad_drive_inst/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X32Y20     light_sensor_inst/ad_drive_inst/data128_en_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X32Y20     light_sensor_inst/ad_drive_inst/data128_en_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.395ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa32_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa12_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 2.702ns (38.969%)  route 4.232ns (61.031%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.653    -0.766    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y11         RAMB18E1                                     r  aes_cipher_top_inst/sa32_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.688 r  aes_cipher_top_inst/sa32_reg/DOADO[6]
                         net (fo=6, routed)           2.520     4.208    aes_cipher_top_inst/u0/text_out_reg[7][6]
    SLICE_X23Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.332 r  aes_cipher_top_inst/u0/sa12_reg_i_26/O
                         net (fo=1, routed)           0.469     4.801    aes_cipher_top_inst/u0/sa13_next__7[6]
    SLICE_X23Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.925 r  aes_cipher_top_inst/u0/sa12_reg_i_10/O
                         net (fo=1, routed)           1.242     6.167    aes_cipher_top_inst/u0_n_233
    RAMB18_X0Y3          RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.549    18.639    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y3          RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKBWRCLK
                         clock pessimism              0.570    19.210    
                         clock uncertainty           -0.081    19.129    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    18.563    aes_cipher_top_inst/sa12_reg
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 12.395    

Slack (MET) :             12.423ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa30_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa02_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 2.702ns (39.274%)  route 4.178ns (60.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.667    -0.752    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa30_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.702 r  aes_cipher_top_inst/sa30_reg/DOBDO[7]
                         net (fo=12, routed)          2.152     3.853    aes_cipher_top_inst/u0/text_out_reg[39][7]
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.977 r  aes_cipher_top_inst/u0/sa02_reg_i_17/O
                         net (fo=1, routed)           0.789     4.766    aes_cipher_top_inst/u0/sa02_next__7[7]
    SLICE_X25Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.890 r  aes_cipher_top_inst/u0/sa02_reg_i_1/O
                         net (fo=1, routed)           1.237     6.128    aes_cipher_top_inst/u0_n_208
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa02_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.537    18.627    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa02_reg/CLKARDCLK
                         clock pessimism              0.570    19.198    
                         clock uncertainty           -0.081    19.117    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.551    aes_cipher_top_inst/sa02_reg
  -------------------------------------------------------------------
                         required time                         18.551    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 12.423    

Slack (MET) :             12.486ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa02_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa32_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 2.702ns (39.474%)  route 4.143ns (60.526%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.653    -0.766    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa02_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.688 r  aes_cipher_top_inst/sa02_reg/DOADO[7]
                         net (fo=12, routed)          2.104     3.792    aes_cipher_top_inst/u0/text_out_reg[63][7]
    SLICE_X27Y16         LUT6 (Prop_lut6_I2_O)        0.124     3.916 r  aes_cipher_top_inst/u0/sa32_reg_i_17/O
                         net (fo=1, routed)           0.670     4.586    aes_cipher_top_inst/u0/sa32_next__7[7]
    SLICE_X27Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.710 r  aes_cipher_top_inst/u0/sa32_reg_i_1/O
                         net (fo=1, routed)           1.369     6.079    aes_cipher_top_inst/u0_n_288
    RAMB18_X0Y11         RAMB18E1                                     r  aes_cipher_top_inst/sa32_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.537    18.627    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y11         RAMB18E1                                     r  aes_cipher_top_inst/sa32_reg/CLKARDCLK
                         clock pessimism              0.584    19.212    
                         clock uncertainty           -0.081    19.131    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.565    aes_cipher_top_inst/sa32_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 12.486    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa02_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 2.702ns (40.017%)  route 4.050ns (59.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.653    -0.766    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa02_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.688 r  aes_cipher_top_inst/sa02_reg/DOADO[7]
                         net (fo=12, routed)          2.553     4.241    aes_cipher_top_inst/u0/text_out_reg[63][7]
    SLICE_X27Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.365 r  aes_cipher_top_inst/u0/sa12_reg_i_17/O
                         net (fo=1, routed)           0.433     4.798    aes_cipher_top_inst/u0/sa12_next__7[7]
    SLICE_X27Y15         LUT4 (Prop_lut4_I2_O)        0.124     4.922 r  aes_cipher_top_inst/u0/sa12_reg_i_1/O
                         net (fo=1, routed)           1.064     5.986    aes_cipher_top_inst/u0_n_256
    RAMB18_X0Y3          RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.548    18.638    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y3          RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKARDCLK
                         clock pessimism              0.570    19.209    
                         clock uncertainty           -0.081    19.128    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.562    aes_cipher_top_inst/sa12_reg
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa22_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa00_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 2.928ns (44.354%)  route 3.673ns (55.646%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.659    -0.760    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y6          RAMB18E1                                     r  aes_cipher_top_inst/sa22_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.694 r  aes_cipher_top_inst/sa22_reg/DOBDO[7]
                         net (fo=11, routed)          2.110     3.804    aes_cipher_top_inst/sa23_sub[7]
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.146     3.950 r  aes_cipher_top_inst/sa00_reg_i_25/O
                         net (fo=2, routed)           0.807     4.757    aes_cipher_top_inst/u0/sa10_reg_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.328     5.085 r  aes_cipher_top_inst/u0/sa00_reg_i_9/O
                         net (fo=1, routed)           0.756     5.841    aes_cipher_top_inst/u0_n_200
    RAMB18_X0Y4          RAMB18E1                                     r  aes_cipher_top_inst/sa00_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.546    18.636    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y4          RAMB18E1                                     r  aes_cipher_top_inst/sa00_reg/CLKBWRCLK
                         clock pessimism              0.583    19.220    
                         clock uncertainty           -0.081    19.139    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.573    aes_cipher_top_inst/sa00_reg
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.736ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa30_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa32_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.702ns (41.148%)  route 3.865ns (58.852%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.667    -0.752    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa30_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.702 r  aes_cipher_top_inst/sa30_reg/DOBDO[1]
                         net (fo=6, routed)           1.879     3.581    aes_cipher_top_inst/u0/text_out_reg[39][1]
    SLICE_X26Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.705 r  aes_cipher_top_inst/u0/sa32_reg_i_22/O
                         net (fo=1, routed)           0.810     4.515    aes_cipher_top_inst/u0/sa32_next__7[2]
    SLICE_X26Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.639 r  aes_cipher_top_inst/u0/sa32_reg_i_6/O
                         net (fo=1, routed)           1.175     5.814    aes_cipher_top_inst/u0_n_293
    RAMB18_X0Y11         RAMB18E1                                     r  aes_cipher_top_inst/sa32_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.537    18.627    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y11         RAMB18E1                                     r  aes_cipher_top_inst/sa32_reg/CLKARDCLK
                         clock pessimism              0.570    19.198    
                         clock uncertainty           -0.081    19.117    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.551    aes_cipher_top_inst/sa32_reg
  -------------------------------------------------------------------
                         required time                         18.551    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                 12.736    

Slack (MET) :             12.766ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa32_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa30_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 2.702ns (41.150%)  route 3.864ns (58.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.649    -0.770    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y11         RAMB18E1                                     r  aes_cipher_top_inst/sa32_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.684 r  aes_cipher_top_inst/sa32_reg/DOBDO[7]
                         net (fo=12, routed)          2.533     4.217    aes_cipher_top_inst/sa33_sub[7]
    SLICE_X36Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  aes_cipher_top_inst/sa30_reg_i_21/O
                         net (fo=1, routed)           0.307     4.648    aes_cipher_top_inst/u0/sa30_reg_2
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.124     4.772 r  aes_cipher_top_inst/u0/sa30_reg_i_5/O
                         net (fo=1, routed)           1.024     5.796    aes_cipher_top_inst/u0_n_180
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa30_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.548    18.638    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa30_reg/CLKARDCLK
                         clock pessimism              0.570    19.209    
                         clock uncertainty           -0.081    19.128    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.562    aes_cipher_top_inst/sa30_reg
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                 12.766    

Slack (MET) :             12.767ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa22_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa10_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 2.928ns (44.604%)  route 3.636ns (55.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.659    -0.760    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y6          RAMB18E1                                     r  aes_cipher_top_inst/sa22_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.694 r  aes_cipher_top_inst/sa22_reg/DOBDO[7]
                         net (fo=11, routed)          2.110     3.804    aes_cipher_top_inst/sa23_sub[7]
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.146     3.950 r  aes_cipher_top_inst/sa00_reg_i_25/O
                         net (fo=2, routed)           0.667     4.617    aes_cipher_top_inst/u0/sa10_reg_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.328     4.945 r  aes_cipher_top_inst/u0/sa10_reg_i_9/O
                         net (fo=1, routed)           0.859     5.804    aes_cipher_top_inst/u0_n_192
    RAMB18_X0Y7          RAMB18E1                                     r  aes_cipher_top_inst/sa10_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.542    18.632    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y7          RAMB18E1                                     r  aes_cipher_top_inst/sa10_reg/CLKBWRCLK
                         clock pessimism              0.585    19.218    
                         clock uncertainty           -0.081    19.137    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.571    aes_cipher_top_inst/sa10_reg
  -------------------------------------------------------------------
                         required time                         18.571    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa32_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa10_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.702ns (41.215%)  route 3.854ns (58.785%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.649    -0.770    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y11         RAMB18E1                                     r  aes_cipher_top_inst/sa32_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.684 r  aes_cipher_top_inst/sa32_reg/DOBDO[0]
                         net (fo=6, routed)           2.605     4.289    aes_cipher_top_inst/u0/text_out_reg[103][0]
    SLICE_X36Y17         LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  aes_cipher_top_inst/u0/sa10_reg_i_24/O
                         net (fo=1, routed)           0.433     4.846    aes_cipher_top_inst/u0/sa10_next__7[0]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.970 r  aes_cipher_top_inst/u0/sa10_reg_i_8/O
                         net (fo=1, routed)           0.815     5.785    aes_cipher_top_inst/u0_n_255
    RAMB18_X0Y7          RAMB18E1                                     r  aes_cipher_top_inst/sa10_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.539    18.629    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y7          RAMB18E1                                     r  aes_cipher_top_inst/sa10_reg/CLKARDCLK
                         clock pessimism              0.570    19.200    
                         clock uncertainty           -0.081    19.119    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.553    aes_cipher_top_inst/sa10_reg
  -------------------------------------------------------------------
                         required time                         18.553    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.771ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa30_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa32_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.702ns (41.368%)  route 3.830ns (58.632%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.667    -0.752    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa30_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.702 r  aes_cipher_top_inst/sa30_reg/DOBDO[7]
                         net (fo=12, routed)          2.152     3.853    aes_cipher_top_inst/u0/text_out_reg[39][7]
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.977 r  aes_cipher_top_inst/u0/sa32_reg_i_20/O
                         net (fo=1, routed)           0.433     4.411    aes_cipher_top_inst/u0/sa32_reg_i_20_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.124     4.535 r  aes_cipher_top_inst/u0/sa32_reg_i_4/O
                         net (fo=1, routed)           1.245     5.779    aes_cipher_top_inst/u0_n_291
    RAMB18_X0Y11         RAMB18E1                                     r  aes_cipher_top_inst/sa32_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.537    18.627    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y11         RAMB18E1                                     r  aes_cipher_top_inst/sa32_reg/CLKARDCLK
                         clock pessimism              0.570    19.198    
                         clock uncertainty           -0.081    19.117    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.551    aes_cipher_top_inst/sa32_reg
  -------------------------------------------------------------------
                         required time                         18.551    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                 12.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ram_count_inst/ram_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.239%)  route 0.341ns (70.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.562    -0.564    ram_count_inst/CLK
    SLICE_X25Y12         FDCE                                         r  ram_count_inst/ram_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  ram_count_inst/ram_data_reg[3]/Q
                         net (fo=1, routed)           0.341    -0.082    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y1          RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.877    -0.752    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.483    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ram_count_inst/ram_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.639%)  route 0.338ns (67.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.561    -0.565    ram_count_inst/CLK
    SLICE_X24Y13         FDCE                                         r  ram_count_inst/ram_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  ram_count_inst/ram_data_reg[6]/Q
                         net (fo=1, routed)           0.338    -0.063    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y1          RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.877    -0.752    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.483    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ram_count_inst/ram_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.960%)  route 0.366ns (69.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.560    -0.566    ram_count_inst/CLK
    SLICE_X22Y13         FDCE                                         r  ram_count_inst/ram_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  ram_count_inst/ram_data_reg[2]/Q
                         net (fo=1, routed)           0.366    -0.037    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y1          RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.877    -0.752    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.483    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data6_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.562    -0.564    aes_cipher_top_inst/clk_out3
    SLICE_X27Y12         FDRE                                         r  aes_cipher_top_inst/text_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  aes_cipher_top_inst/text_out_reg[54]/Q
                         net (fo=1, routed)           0.120    -0.303    ram_count_inst/text_out[54]
    SLICE_X23Y12         FDCE                                         r  ram_count_inst/data6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.830    -0.799    ram_count_inst/CLK
    SLICE_X23Y12         FDCE                                         r  ram_count_inst/data6_reg[6]/C
                         clock pessimism              0.269    -0.530    
    SLICE_X23Y12         FDCE (Hold_fdce_C_D)         0.066    -0.464    ram_count_inst/data6_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.556    -0.570    aes_cipher_top_inst/clk_out3
    SLICE_X25Y20         FDRE                                         r  aes_cipher_top_inst/text_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  aes_cipher_top_inst/text_out_reg[28]/Q
                         net (fo=1, routed)           0.110    -0.319    ram_count_inst/text_out[28]
    SLICE_X25Y19         FDCE                                         r  ram_count_inst/data3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.824    -0.805    ram_count_inst/CLK
    SLICE_X25Y19         FDCE                                         r  ram_count_inst/data3_reg[4]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X25Y19         FDCE (Hold_fdce_C_D)         0.070    -0.485    ram_count_inst/data3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data7_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.019%)  route 0.119ns (41.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.559    -0.567    aes_cipher_top_inst/clk_out3
    SLICE_X24Y17         FDRE                                         r  aes_cipher_top_inst/text_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  aes_cipher_top_inst/text_out_reg[63]/Q
                         net (fo=1, routed)           0.119    -0.285    ram_count_inst/text_out[63]
    SLICE_X23Y17         FDCE                                         r  ram_count_inst/data7_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.826    -0.803    ram_count_inst/CLK
    SLICE_X23Y17         FDCE                                         r  ram_count_inst/data7_reg[7]/C
                         clock pessimism              0.269    -0.534    
    SLICE_X23Y17         FDCE (Hold_fdce_C_D)         0.076    -0.458    ram_count_inst/data7_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data6_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.561    -0.565    aes_cipher_top_inst/clk_out3
    SLICE_X27Y14         FDRE                                         r  aes_cipher_top_inst/text_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  aes_cipher_top_inst/text_out_reg[48]/Q
                         net (fo=1, routed)           0.114    -0.310    ram_count_inst/text_out[48]
    SLICE_X23Y14         FDCE                                         r  ram_count_inst/data6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.829    -0.800    ram_count_inst/CLK
    SLICE_X23Y14         FDCE                                         r  ram_count_inst/data6_reg[0]/C
                         clock pessimism              0.269    -0.531    
    SLICE_X23Y14         FDCE (Hold_fdce_C_D)         0.047    -0.484    ram_count_inst/data6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.558    -0.568    aes_cipher_top_inst/clk_out3
    SLICE_X27Y18         FDRE                                         r  aes_cipher_top_inst/text_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  aes_cipher_top_inst/text_out_reg[12]/Q
                         net (fo=1, routed)           0.110    -0.317    ram_count_inst/text_out[12]
    SLICE_X26Y17         FDCE                                         r  ram_count_inst/data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.826    -0.803    ram_count_inst/CLK
    SLICE_X26Y17         FDCE                                         r  ram_count_inst/data1_reg[4]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X26Y17         FDCE (Hold_fdce_C_D)         0.060    -0.493    ram_count_inst/data1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ram_count_inst/data15_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/ram_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.269ns (82.743%)  route 0.056ns (17.257%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.560    -0.566    ram_count_inst/CLK
    SLICE_X23Y13         FDCE                                         r  ram_count_inst/data15_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  ram_count_inst/data15_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.369    ram_count_inst/data15[2]
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  ram_count_inst/ram_data[2]_i_7/O
                         net (fo=1, routed)           0.000    -0.324    ram_count_inst/ram_data[2]_i_7_n_0
    SLICE_X22Y13         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.260 r  ram_count_inst/ram_data_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.260    ram_count_inst/ram_data_reg[2]_i_3_n_0
    SLICE_X22Y13         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.241 r  ram_count_inst/ram_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    ram_count_inst/ram_data[2]
    SLICE_X22Y13         FDCE                                         r  ram_count_inst/ram_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.829    -0.800    ram_count_inst/CLK
    SLICE_X22Y13         FDCE                                         r  ram_count_inst/ram_data_reg[2]/C
                         clock pessimism              0.247    -0.553    
    SLICE_X22Y13         FDCE (Hold_fdce_C_D)         0.134    -0.419    ram_count_inst/ram_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data6_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.560    -0.566    aes_cipher_top_inst/clk_out3
    SLICE_X26Y16         FDRE                                         r  aes_cipher_top_inst/text_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  aes_cipher_top_inst/text_out_reg[55]/Q
                         net (fo=1, routed)           0.101    -0.301    ram_count_inst/text_out[55]
    SLICE_X25Y16         FDCE                                         r  ram_count_inst/data6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.827    -0.802    ram_count_inst/CLK
    SLICE_X25Y16         FDCE                                         r  ram_count_inst/data6_reg[7]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X25Y16         FDCE (Hold_fdce_C_D)         0.070    -0.482    ram_count_inst/data6_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y3      aes_cipher_top_inst/sa12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y3      aes_cipher_top_inst/sa12_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6      aes_cipher_top_inst/sa22_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y9      aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y9      aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y0      blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y0      blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     aes_cipher_top_inst/sa02_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     aes_cipher_top_inst/sa02_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6      aes_cipher_top_inst/sa22_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y14     aes_cipher_top_inst/text_out_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y17     aes_cipher_top_inst/text_out_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y17     ram_count_inst/data15_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y14     ram_count_inst/data15_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y15     ram_count_inst/data1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y14     ram_count_inst/data1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y12     ram_count_inst/data1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y17     ram_count_inst/data1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y14     ram_count_inst/data1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y15     ram_count_inst/data2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y19     aes_cipher_top_inst/text_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y14     aes_cipher_top_inst/text_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y19     aes_cipher_top_inst/text_out_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y19     aes_cipher_top_inst/text_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y19     aes_cipher_top_inst/text_out_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y20     aes_cipher_top_inst/text_out_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y19     aes_cipher_top_inst/text_out_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y20     aes_cipher_top_inst/text_out_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y19     aes_cipher_top_inst/text_out_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y20     aes_cipher_top_inst/text_out_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    light_sensor_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.060ns  (logic 0.882ns (42.807%)  route 1.178ns (57.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.752ns = ( 79.248 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.667    79.248    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882    80.130 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.178    81.308    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[3]
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/C
                         clock pessimism              0.406    82.408    
                         clock uncertainty           -0.220    82.188    
    SLICE_X33Y8          FDCE (Setup_fdce_C_D)       -0.058    82.130    light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                         -81.308    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.006ns  (logic 0.882ns (43.964%)  route 1.124ns (56.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 79.249 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.668    79.249    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    80.131 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.124    81.255    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[4]
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/C
                         clock pessimism              0.406    82.408    
                         clock uncertainty           -0.220    82.188    
    SLICE_X32Y8          FDCE (Setup_fdce_C_D)       -0.067    82.121    light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]
  -------------------------------------------------------------------
                         required time                         82.121    
                         arrival time                         -81.255    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.008ns  (logic 0.882ns (43.932%)  route 1.126ns (56.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.752ns = ( 79.248 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.667    79.248    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882    80.130 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.126    81.255    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[2]
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/C
                         clock pessimism              0.406    82.408    
                         clock uncertainty           -0.220    82.188    
    SLICE_X33Y8          FDCE (Setup_fdce_C_D)       -0.061    82.127    light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]
  -------------------------------------------------------------------
                         required time                         82.127    
                         arrival time                         -81.255    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.000ns  (logic 0.882ns (44.109%)  route 1.118ns (55.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 79.249 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.668    79.249    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882    80.131 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.118    81.248    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[7]
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/C
                         clock pessimism              0.406    82.408    
                         clock uncertainty           -0.220    82.188    
    SLICE_X32Y8          FDCE (Setup_fdce_C_D)       -0.058    82.130    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                         -81.248    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.990ns  (logic 0.882ns (44.327%)  route 1.108ns (55.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 79.249 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.668    79.249    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    80.131 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.108    81.238    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[6]
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/C
                         clock pessimism              0.406    82.408    
                         clock uncertainty           -0.220    82.188    
    SLICE_X32Y8          FDCE (Setup_fdce_C_D)       -0.061    82.127    light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]
  -------------------------------------------------------------------
                         required time                         82.127    
                         arrival time                         -81.238    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.857ns  (logic 0.882ns (47.487%)  route 0.975ns (52.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.751ns = ( 79.249 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.668    79.249    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    80.131 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.975    81.106    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[5]
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]/C
                         clock pessimism              0.406    82.408    
                         clock uncertainty           -0.220    82.188    
    SLICE_X32Y8          FDCE (Setup_fdce_C_D)       -0.081    82.107    light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]
  -------------------------------------------------------------------
                         required time                         82.107    
                         arrival time                         -81.106    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.858ns  (logic 0.882ns (47.476%)  route 0.976ns (52.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.752ns = ( 79.248 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.667    79.248    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882    80.130 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.976    81.105    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[1]
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/C
                         clock pessimism              0.406    82.408    
                         clock uncertainty           -0.220    82.188    
    SLICE_X33Y8          FDCE (Setup_fdce_C_D)       -0.081    82.107    light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]
  -------------------------------------------------------------------
                         required time                         82.107    
                         arrival time                         -81.105    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.858ns  (logic 0.882ns (47.476%)  route 0.976ns (52.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 82.002 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.752ns = ( 79.248 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.667    79.248    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882    80.130 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.976    81.105    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[0]
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.578    82.002    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]/C
                         clock pessimism              0.406    82.408    
                         clock uncertainty           -0.220    82.188    
    SLICE_X33Y8          FDCE (Setup_fdce_C_D)       -0.067    82.121    light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]
  -------------------------------------------------------------------
                         required time                         82.121    
                         arrival time                         -81.105    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 key_128test_inst/en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/aes_ok_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.321ns  (logic 0.716ns (54.204%)  route 0.605ns (45.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 79.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.699    79.280    key_128test_inst/CLK
    SLICE_X36Y9          FDCE                                         r  key_128test_inst/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.419    79.699 r  key_128test_inst/en_reg/Q
                         net (fo=1, routed)           0.605    80.304    light_sensor_inst/ad_drive_inst/KEY_DONE_en
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.297    80.601 r  light_sensor_inst/ad_drive_inst/aes_ok_i_1/O
                         net (fo=1, routed)           0.000    80.601    light_sensor_inst/ad_drive_inst/aes_ok_i_1_n_0
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/C
                         clock pessimism              0.406    82.407    
                         clock uncertainty           -0.220    82.187    
    SLICE_X34Y9          FDCE (Setup_fdce_C_D)        0.077    82.264    light_sensor_inst/ad_drive_inst/aes_ok_reg
  -------------------------------------------------------------------
                         required time                         82.264    
                         arrival time                         -80.601    
  -------------------------------------------------------------------
                         slack                                  1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.106ns  (arrival time - required time)
  Source:                 key_128test_inst/en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/aes_ok_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.565%)  route 0.204ns (47.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 19.466 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.592    19.466    key_128test_inst/CLK
    SLICE_X36Y9          FDCE                                         r  key_128test_inst/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.128    19.594 r  key_128test_inst/en_reg/Q
                         net (fo=1, routed)           0.204    19.798    light_sensor_inst/ad_drive_inst/KEY_DONE_en
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.098    19.896 r  light_sensor_inst/ad_drive_inst/aes_ok_i_1/O
                         net (fo=1, routed)           0.000    19.896    light_sensor_inst/ad_drive_inst/aes_ok_i_1_n_0
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y9          FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X34Y9          FDCE (Hold_fdce_C_D)         0.120    16.789    light_sensor_inst/ad_drive_inst/aes_ok_reg
  -------------------------------------------------------------------
                         required time                        -16.789    
                         arrival time                          19.896    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.354ns  (arrival time - required time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.617ns  (logic 0.204ns (33.075%)  route 0.413ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 19.476 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.602    19.476    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204    19.680 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.413    20.093    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[0]
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X33Y8          FDCE (Hold_fdce_C_D)         0.070    16.739    light_sensor_inst/ad_drive_inst/ad_data_0_reg[0]
  -------------------------------------------------------------------
                         required time                        -16.739    
                         arrival time                          20.093    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.358ns  (arrival time - required time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.617ns  (logic 0.204ns (33.075%)  route 0.413ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 19.476 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.602    19.476    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    19.680 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.413    20.093    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[1]
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X33Y8          FDCE (Hold_fdce_C_D)         0.066    16.735    light_sensor_inst/ad_drive_inst/ad_data_0_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.735    
                         arrival time                          20.093    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.358ns  (arrival time - required time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.098%)  route 0.412ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 19.477 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.603    19.477    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.204    19.681 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.412    20.093    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[5]
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X32Y8          FDCE (Hold_fdce_C_D)         0.066    16.735    light_sensor_inst/ad_drive_inst/ad_data_0_reg[5]
  -------------------------------------------------------------------
                         required time                        -16.735    
                         arrival time                          20.093    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.407ns  (arrival time - required time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.672ns  (logic 0.204ns (30.376%)  route 0.468ns (69.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 19.477 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.603    19.477    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.204    19.681 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.468    20.149    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[7]
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X32Y8          FDCE (Hold_fdce_C_D)         0.072    16.741    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]
  -------------------------------------------------------------------
                         required time                        -16.741    
                         arrival time                          20.149    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.408ns  (arrival time - required time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.672ns  (logic 0.204ns (30.373%)  route 0.468ns (69.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 19.476 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.602    19.476    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204    19.680 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.468    20.148    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[2]
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X33Y8          FDCE (Hold_fdce_C_D)         0.070    16.739    light_sensor_inst/ad_drive_inst/ad_data_0_reg[2]
  -------------------------------------------------------------------
                         required time                        -16.739    
                         arrival time                          20.148    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.411ns  (arrival time - required time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.673ns  (logic 0.204ns (30.304%)  route 0.469ns (69.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 19.477 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.603    19.477    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    19.681 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.469    20.150    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[4]
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X32Y8          FDCE (Hold_fdce_C_D)         0.070    16.739    light_sensor_inst/ad_drive_inst/ad_data_0_reg[4]
  -------------------------------------------------------------------
                         required time                        -16.739    
                         arrival time                          20.150    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.418ns  (arrival time - required time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.680ns  (logic 0.204ns (30.012%)  route 0.476ns (69.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 19.477 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.603    19.477    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.204    19.681 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.476    20.157    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[6]
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X32Y8          FDCE (Hold_fdce_C_D)         0.070    16.739    light_sensor_inst/ad_drive_inst/ad_data_0_reg[6]
  -------------------------------------------------------------------
                         required time                        -16.739    
                         arrival time                          20.157    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.443ns  (arrival time - required time)
  Source:                 blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.708ns  (logic 0.204ns (28.796%)  route 0.504ns (71.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 19.476 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.602    19.476    blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.204    19.680 r  blk_mem_gen_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.504    20.184    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]_0[3]
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X33Y8          FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X33Y8          FDCE (Hold_fdce_C_D)         0.072    16.741    light_sensor_inst/ad_drive_inst/ad_data_0_reg[3]
  -------------------------------------------------------------------
                         required time                        -16.741    
                         arrival time                          20.184    
  -------------------------------------------------------------------
                         slack                                  3.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.126ns,  Total Violation       -0.704ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.438ns  (logic 0.704ns (28.880%)  route 1.734ns (71.120%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.679    17.518    aes_cipher_top_inst/u0/r0/ad_data128_en
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.642 r  aes_cipher_top_inst/u0/r0/w_reg[3]_rep_bsel_i_7/O
                         net (fo=1, routed)           0.728    18.370    aes_cipher_top_inst/u0/r0_n_6
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.370    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.413ns  (logic 0.704ns (29.170%)  route 1.709ns (70.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.806    17.645    aes_cipher_top_inst/u0/r0/ad_data128_en
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.769 r  aes_cipher_top_inst/u0/r0/w_reg[3]_rep_bsel_i_1/O
                         net (fo=1, routed)           0.577    18.346    aes_cipher_top_inst/u0/r0_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.408ns  (logic 0.704ns (29.233%)  route 1.704ns (70.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.801    17.640    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_14/O
                         net (fo=1, routed)           0.577    18.341    aes_cipher_top_inst/u0/sel[2]
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.537    18.627    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.406    19.033    
                         clock uncertainty           -0.220    18.813    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    18.247    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.388ns  (logic 0.704ns (29.476%)  route 1.684ns (70.524%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.681    17.520    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.644 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel_i_14/O
                         net (fo=1, routed)           0.677    18.321    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel_i_14_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.537    18.627    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKBWRCLK
                         clock pessimism              0.406    19.033    
                         clock uncertainty           -0.220    18.813    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    18.247    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -18.321    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.069ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.383ns  (logic 0.704ns (29.544%)  route 1.679ns (70.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.679    17.518    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.642 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_13/O
                         net (fo=1, routed)           0.674    18.316    aes_cipher_top_inst/u0/sel[3]
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.537    18.627    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.406    19.033    
                         clock uncertainty           -0.220    18.813    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    18.247    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.372ns  (logic 0.704ns (29.674%)  route 1.668ns (70.326%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.475    17.314    aes_cipher_top_inst/u0/r0/ad_data128_en
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.438 r  aes_cipher_top_inst/u0/r0/w_reg[3]_rep_bsel_i_5/O
                         net (fo=1, routed)           0.867    18.305    aes_cipher_top_inst/u0/r0_n_4
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.305    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.357ns  (logic 0.704ns (29.873%)  route 1.653ns (70.127%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.733    17.572    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.696 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_8/O
                         net (fo=1, routed)           0.593    18.289    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_8_n_0
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.355ns  (logic 0.704ns (29.889%)  route 1.651ns (70.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.511    17.349    aes_cipher_top_inst/u0/r0/ad_data128_en
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.473 r  aes_cipher_top_inst/u0/r0/w_reg[3]_rep_bsel_i_4/O
                         net (fo=1, routed)           0.815    18.288    aes_cipher_top_inst/u0/r0_n_3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.288    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.356ns  (logic 0.704ns (29.877%)  route 1.652ns (70.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.515    17.354    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.478 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel_i_16/O
                         net (fo=1, routed)           0.811    18.289    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel_i_16_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.537    18.627    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKBWRCLK
                         clock pessimism              0.406    19.033    
                         clock uncertainty           -0.220    18.813    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    18.247    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.348ns  (logic 0.704ns (29.984%)  route 1.644ns (70.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 15.933 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          1.685    15.933    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.456    16.389 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.326    16.715    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124    16.839 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=113, routed)         0.742    17.581    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.705 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_15/O
                         net (fo=1, routed)           0.576    18.281    aes_cipher_top_inst/u0/sel[1]
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         1.537    18.627    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.406    19.033    
                         clock uncertainty           -0.220    18.813    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.247    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -18.281    
  -------------------------------------------------------------------
                         slack                                 -0.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.034ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/text_in_r_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 79.230 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 82.798 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    82.798    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.164    82.962 r  light_sensor_inst/ad_drive_inst/data128_reg[79]/Q
                         net (fo=2, routed)           0.123    83.085    aes_cipher_top_inst/text_in_r_reg[119]_0[4]
    SLICE_X34Y12         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.859    79.230    aes_cipher_top_inst/clk_out3
    SLICE_X34Y12         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[79]/C
                         clock pessimism              0.549    79.779    
                         clock uncertainty            0.220    79.999    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.052    80.051    aes_cipher_top_inst/text_in_r_reg[79]
  -------------------------------------------------------------------
                         required time                        -80.051    
                         arrival time                          83.085    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.070ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[119]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/text_in_r_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 79.230 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 82.798 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    82.798    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.148    82.946 r  light_sensor_inst/ad_drive_inst/data128_reg[119]/Q
                         net (fo=2, routed)           0.129    83.075    aes_cipher_top_inst/text_in_r_reg[119]_0[7]
    SLICE_X34Y12         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.859    79.230    aes_cipher_top_inst/clk_out3
    SLICE_X34Y12         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[119]/C
                         clock pessimism              0.549    79.779    
                         clock uncertainty            0.220    79.999    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.006    80.005    aes_cipher_top_inst/text_in_r_reg[119]
  -------------------------------------------------------------------
                         required time                        -80.005    
                         arrival time                          83.075    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.088ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/text_in_r_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.229%)  route 0.183ns (52.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 79.229 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 82.798 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    82.798    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X34Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.164    82.962 r  light_sensor_inst/ad_drive_inst/data128_reg[111]/Q
                         net (fo=2, routed)           0.183    83.145    aes_cipher_top_inst/text_in_r_reg[119]_0[6]
    SLICE_X34Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.858    79.229    aes_cipher_top_inst/clk_out3
    SLICE_X34Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[111]/C
                         clock pessimism              0.549    79.778    
                         clock uncertainty            0.220    79.998    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.059    80.057    aes_cipher_top_inst/text_in_r_reg[111]
  -------------------------------------------------------------------
                         required time                        -80.057    
                         arrival time                          83.145    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.089ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/text_in_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.264%)  route 0.175ns (57.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 79.229 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 82.797 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.590    82.797    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y12         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.128    82.925 r  light_sensor_inst/ad_drive_inst/data128_reg[31]/Q
                         net (fo=2, routed)           0.175    83.100    aes_cipher_top_inst/text_in_r_reg[119]_0[1]
    SLICE_X33Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.858    79.229    aes_cipher_top_inst/clk_out3
    SLICE_X33Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[31]/C
                         clock pessimism              0.549    79.778    
                         clock uncertainty            0.220    79.998    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.012    80.010    aes_cipher_top_inst/text_in_r_reg[31]
  -------------------------------------------------------------------
                         required time                        -80.010    
                         arrival time                          83.100    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.091ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/text_in_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.858%)  route 0.222ns (61.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 79.229 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 82.797 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.590    82.797    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X35Y12         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.141    82.938 r  light_sensor_inst/ad_drive_inst/data128_reg[15]/Q
                         net (fo=2, routed)           0.222    83.160    aes_cipher_top_inst/text_in_r_reg[119]_0[0]
    SLICE_X33Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.858    79.229    aes_cipher_top_inst/clk_out3
    SLICE_X33Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[15]/C
                         clock pessimism              0.549    79.778    
                         clock uncertainty            0.220    79.998    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.070    80.068    aes_cipher_top_inst/text_in_r_reg[15]
  -------------------------------------------------------------------
                         required time                        -80.068    
                         arrival time                          83.160    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.115ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.697%)  route 0.221ns (54.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 79.223 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 82.791 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.584    82.791    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141    82.932 r  light_sensor_inst/ad_drive_inst/en3_reg/Q
                         net (fo=75, routed)          0.221    83.153    aes_cipher_top_inst/u0/en3
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.045    83.198 r  aes_cipher_top_inst/u0/w[1][1]_i_1/O
                         net (fo=1, routed)           0.000    83.198    aes_cipher_top_inst/u0/w[1][1]_i_1_n_0
    SLICE_X33Y20         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.852    79.223    aes_cipher_top_inst/u0/clk_out3
    SLICE_X33Y20         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[1][1]/C
                         clock pessimism              0.549    79.772    
                         clock uncertainty            0.220    79.992    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.091    80.083    aes_cipher_top_inst/u0/w_reg[1][1]
  -------------------------------------------------------------------
                         required time                        -80.083    
                         arrival time                          83.198    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.139ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.406%)  route 0.243ns (56.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 79.219 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 82.791 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.584    82.791    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141    82.932 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.243    83.174    aes_cipher_top_inst/u0/r0/data128_en
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.045    83.219 r  aes_cipher_top_inst/u0/r0/w[2][29]_i_1/O
                         net (fo=1, routed)           0.000    83.219    aes_cipher_top_inst/u0/r0_n_18
    SLICE_X33Y23         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.848    79.219    aes_cipher_top_inst/u0/clk_out3
    SLICE_X33Y23         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[2][29]/C
                         clock pessimism              0.549    79.768    
                         clock uncertainty            0.220    79.988    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.092    80.080    aes_cipher_top_inst/u0/w_reg[2][29]
  -------------------------------------------------------------------
                         required time                        -80.080    
                         arrival time                          83.219    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.153ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.927%)  route 0.292ns (61.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 79.225 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 82.791 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.584    82.791    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141    82.932 r  light_sensor_inst/ad_drive_inst/en3_reg/Q
                         net (fo=75, routed)          0.292    83.224    light_sensor_inst/ad_drive_inst/en3_reg_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.045    83.269 r  light_sensor_inst/ad_drive_inst/w[0][8]_i_1/O
                         net (fo=1, routed)           0.000    83.269    aes_cipher_top_inst/u0/w_reg[0][23]_0[8]
    SLICE_X34Y18         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.854    79.225    aes_cipher_top_inst/u0/clk_out3
    SLICE_X34Y18         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[0][8]/C
                         clock pessimism              0.549    79.774    
                         clock uncertainty            0.220    79.994    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.121    80.115    aes_cipher_top_inst/u0/w_reg[0][8]
  -------------------------------------------------------------------
                         required time                        -80.115    
                         arrival time                          83.269    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.156ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3][24]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.377%)  route 0.264ns (58.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 79.223 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 82.791 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.584    82.791    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141    82.932 f  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.264    83.195    aes_cipher_top_inst/u0/r0/data128_en
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.045    83.240 r  aes_cipher_top_inst/u0/r0/w[3][24]_i_1/O
                         net (fo=1, routed)           0.000    83.240    aes_cipher_top_inst/u0/r0_n_32
    SLICE_X35Y20         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.852    79.223    aes_cipher_top_inst/u0/clk_out3
    SLICE_X35Y20         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][24]/C
                         clock pessimism              0.549    79.772    
                         clock uncertainty            0.220    79.992    
    SLICE_X35Y20         FDSE (Hold_fdse_C_D)         0.092    80.084    aes_cipher_top_inst/u0/w_reg[3][24]
  -------------------------------------------------------------------
                         required time                        -80.084    
                         arrival time                          83.240    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.162ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3][30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.755%)  route 0.270ns (59.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 79.224 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 82.791 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=38, routed)          0.584    82.791    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y20         FDCE                                         r  light_sensor_inst/ad_drive_inst/en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141    82.932 f  light_sensor_inst/ad_drive_inst/en3_reg/Q
                         net (fo=75, routed)          0.270    83.202    aes_cipher_top_inst/u0/r0/en3
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.045    83.247 r  aes_cipher_top_inst/u0/r0/w[3][30]_i_1/O
                         net (fo=1, routed)           0.000    83.247    aes_cipher_top_inst/u0/r0_n_38
    SLICE_X36Y20         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=466, routed)         0.853    79.224    aes_cipher_top_inst/u0/clk_out3
    SLICE_X36Y20         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][30]/C
                         clock pessimism              0.549    79.773    
                         clock uncertainty            0.220    79.993    
    SLICE_X36Y20         FDSE (Hold_fdse_C_D)         0.092    80.085    aes_cipher_top_inst/u0/w_reg[3][30]
  -------------------------------------------------------------------
                         required time                        -80.085    
                         arrival time                          83.247    
  -------------------------------------------------------------------
                         slack                                  3.162    





