// Seed: 3054423718
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output wire id_7,
    input uwire id_8
);
  wire id_10;
endmodule
module module_1 #(
    parameter id_12 = 32'd84,
    parameter id_14 = 32'd40
) (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    output wor id_4,
    output wor id_5,
    input wire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri0 id_9,
    output supply0 id_10,
    output tri id_11,
    input tri1 _id_12,
    input tri1 id_13,
    input supply1 _id_14,
    output uwire id_15,
    input tri1 id_16,
    output tri0 id_17,
    input wand id_18
);
  logic [{  id_12  ,  id_14  &  -1  } : -1  !==  -1 'h0] id_20;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_4,
      id_16,
      id_2,
      id_15,
      id_6,
      id_10,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
