Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: top_dat.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_dat.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_dat"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_dat
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vmware-host\shared folders\Documents\448\Lab4\lab4\list_ch13_01_font_rom.vhd" into library work
Parsing entity <font_rom>.
Parsing architecture <arch> of entity <font_rom>.
Parsing VHDL file "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd" into library work
Parsing entity <dmnd>.
Parsing architecture <arch> of entity <dmnd>.
Parsing VHDL file "\\vmware-host\shared folders\Documents\448\Lab4\lab4\vga_sync.vhd" into library work
Parsing entity <vga_sync>.
Parsing architecture <arch> of entity <vga_sync>.
Parsing VHDL file "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie_text.vhd" into library work
Parsing entity <snakie_text>.
Parsing architecture <Behavioral> of entity <snakie_text>.
Parsing VHDL file "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" into library work
Parsing entity <snakie>.
Parsing architecture <Behavioral> of entity <snakie>.
WARNING:HDLCompiler:1369 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 492: Possible infinite loop; process does not have a wait statement
WARNING:HDLCompiler:1369 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 647: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "\\vmware-host\shared folders\Documents\448\Lab4\lab4\list_ch13_08_pong_counter.vhd" into library work
Parsing entity <m100_counter>.
Parsing architecture <arch> of entity <m100_counter>.
Parsing VHDL file "\\vmware-host\shared folders\Documents\448\Lab4\lab4\rect_top.vhd" into library work
Parsing entity <top_dat>.
Parsing architecture <arch> of entity <top_dat>.
WARNING:HDLCompiler:1369 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\rect_top.vhd" Line 64: Possible infinite loop; process does not have a wait statement

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_dat> (architecture <arch>) from library <work>.

Elaborating entity <vga_sync> (architecture <arch>) from library <work>.

Elaborating entity <snakie> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 214: Assignment to loadbar_on ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 224: Assignment to l1bar_on ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 237: Assignment to r1bar_on ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 250: Assignment to t1bar_on ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 263: Assignment to b1bar_on ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 405: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 406: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 407: body2_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 408: body2_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 411: y_delta_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 412: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 413: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 414: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 415: body2_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 416: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 417: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 419: y_delta_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 420: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 421: body2_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 423: y_delta_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 424: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 425: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 426: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 427: body2_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 428: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 429: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 431: y_delta_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 432: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 433: body2_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 435: x_delta_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 436: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 437: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 438: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 439: body2_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 440: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 441: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 443: x_delta_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 444: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 445: body2_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 447: x_delta_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 448: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 449: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 450: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 451: body2_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 452: body1_y_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 453: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 455: x_delta_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 456: body1_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 457: body2_x_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 472: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 482: count should be on the sensitivity list of the process

Elaborating entity <dmnd> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd" Line 95: off should be on the sensitivity list of the process

Elaborating entity <dmnd> (architecture <arch>) with generics from library <work>.

Elaborating entity <dmnd> (architecture <arch>) with generics from library <work>.

Elaborating entity <dmnd> (architecture <arch>) with generics from library <work>.

Elaborating entity <dmnd> (architecture <arch>) with generics from library <work>.

Elaborating entity <dmnd> (architecture <arch>) with generics from library <work>.

Elaborating entity <dmnd> (architecture <arch>) with generics from library <work>.

Elaborating entity <dmnd> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 733: blank should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 735: blank should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 737: rd_body2_on should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 739: lbar_on should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 740: bar_rgb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 741: drd1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 742: dmnd_rgb1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 743: drd2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 744: dmnd_rgb2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 745: drd3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 746: dmnd_rgb3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 747: drd4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 748: dmnd_rgb4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 749: drd5 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 750: dmnd_rgb5 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 751: drd6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 752: dmnd_rgb6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 753: drd7 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 754: dmnd_rgb7 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 755: drd8 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd" Line 756: dmnd_rgb8 should be on the sensitivity list of the process

Elaborating entity <snakie_text> (architecture <Behavioral>) from library <work>.

Elaborating entity <font_rom> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:634 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie_text.vhd" Line 28: Net <logo_on> does not have a driver.

Elaborating entity <m100_counter> (architecture <arch>) from library <work>.
INFO:HDLCompiler:679 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\rect_top.vhd" Line 98. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "\\vmware-host\shared folders\Documents\448\Lab4\lab4\rect_top.vhd" Line 35: Net <ball[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_dat>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\rect_top.vhd".
WARNING:Xst:653 - Signal <ball> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <state_reg>.
    Found 3-bit register for signal <rgb>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top_dat> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\vga_sync.vhd".
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 10-bit register for signal <v_count_reg>.
    Found 2-bit register for signal <count_3>.
    Found 2-bit adder for signal <count_3[1]_GND_7_o_add_2_OUT> created at line 60.
    Found 10-bit adder for signal <h_count_reg[9]_GND_7_o_add_7_OUT> created at line 81.
    Found 10-bit adder for signal <v_count_reg[9]_GND_7_o_add_10_OUT> created at line 94.
    Found 10-bit comparator lessequal for signal <n0014> created at line 102
    Found 10-bit comparator lessequal for signal <n0016> created at line 103
    Found 10-bit comparator lessequal for signal <n0020> created at line 106
    Found 10-bit comparator lessequal for signal <n0022> created at line 107
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_7_o_LessThan_18_o> created at line 111
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_7_o_LessThan_19_o> created at line 111
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <snakie>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie.vhd".
    Found 10-bit register for signal <head_x_reg>.
    Found 10-bit register for signal <body1_x_reg>.
    Found 10-bit register for signal <body2_x_reg>.
    Found 10-bit register for signal <body1_y_reg>.
    Found 10-bit register for signal <body2_y_reg>.
    Found 10-bit register for signal <x_delta_reg>.
    Found 10-bit register for signal <y_delta_reg>.
    Found 10-bit register for signal <head_y_reg>.
    Found 2-bit register for signal <mode>.
    Found 1-bit register for signal <hitter>.
    Found 1-bit register for signal <finish>.
    Found 2-bit register for signal <dc1>.
    Found 8-bit register for signal <off>.
    Found 1-bit register for signal <outmode<1>>.
    Found 4-bit register for signal <count>.
    Found 2-bit register for signal <dc2>.
    Found 2-bit register for signal <dc3>.
    Found 2-bit register for signal <dc4>.
    Found 2-bit register for signal <dc5>.
    Found 2-bit register for signal <dc6>.
    Found 2-bit register for signal <dc7>.
    Found 2-bit register for signal <dc8>.
    Found finite state machine <FSM_1> for signal <x_delta_reg>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 690                                            |
    | Inputs             | 12                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000000                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <y_delta_reg>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 342                                            |
    | Inputs             | 12                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000000                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <S_V_P[9]_T_y_b[9]_add_176_OUT> created at line 411.
    Found 10-bit adder for signal <body1_y_reg[9]_GND_9_o_add_181_OUT> created at line 1241.
    Found 10-bit adder for signal <B_y_t[9]_S_V_P[9]_add_195_OUT> created at line 423.
    Found 10-bit adder for signal <head_y_reg[9]_y_delta_reg[9]_add_201_OUT> created at line 431.
    Found 10-bit adder for signal <body1_y_reg[9]_y_delta_reg[9]_add_202_OUT> created at line 432.
    Found 10-bit adder for signal <body2_y_reg[9]_y_delta_reg[9]_add_203_OUT> created at line 433.
    Found 10-bit adder for signal <R_x_l[9]_S_V_N[9]_add_214_OUT> created at line 435.
    Found 10-bit adder for signal <body1_x_reg[9]_GND_9_o_add_217_OUT> created at line 1241.
    Found 10-bit adder for signal <head_x_reg[9]_x_delta_reg[9]_add_239_OUT> created at line 455.
    Found 10-bit adder for signal <body1_x_reg[9]_x_delta_reg[9]_add_240_OUT> created at line 456.
    Found 10-bit adder for signal <body2_x_reg[9]_x_delta_reg[9]_add_241_OUT> created at line 457.
    Found 4-bit adder for signal <count[3]_GND_9_o_add_319_OUT> created at line 473.
    Found 4-bit subtractor for signal <rom_addr1> created at line 124.
    Found 4-bit subtractor for signal <rom_col1> created at line 124.
    Found 4-bit subtractor for signal <rom_addr2> created at line 124.
    Found 4-bit subtractor for signal <rom_col2> created at line 124.
    Found 4-bit subtractor for signal <rom_addr3> created at line 124.
    Found 4-bit subtractor for signal <rom_col3> created at line 124.
    Found 10-bit subtractor for signal <GND_9_o_GND_9_o_sub_201_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_9_o_GND_9_o_sub_237_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_9_o_GND_9_o_sub_397_OUT<9:0>> created at line 1314.
    Found 10-bit subtractor for signal <GND_9_o_GND_9_o_sub_399_OUT<9:0>> created at line 1314.
    Found 10-bit adder for signal <body1_x_r> created at line 31.
    Found 10-bit adder for signal <head_x_r> created at line 33.
    Found 10-bit adder for signal <head_y_b> created at line 37.
    Found 10-bit adder for signal <body1_y_b> created at line 35.
    Found 10-bit adder for signal <body2_x_r> created at line 32.
    Found 10-bit adder for signal <body2_y_b> created at line 36.
WARNING:Xst:737 - Found 1-bit latch for signal <outmode<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flagcount>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <n0105> created at line 277
    Found 10-bit comparator lessequal for signal <n0107> created at line 277
    Found 10-bit comparator greater for signal <n0109> created at line 278
    Found 10-bit comparator greater for signal <n0111> created at line 278
    Found 10-bit comparator lessequal for signal <n0122> created at line 290
    Found 10-bit comparator lessequal for signal <n0124> created at line 290
    Found 10-bit comparator greater for signal <n0141> created at line 303
    Found 10-bit comparator lessequal for signal <n0145> created at line 304
    Found 10-bit comparator lessequal for signal <n0160> created at line 317
    Found 10-bit comparator lessequal for signal <n0162> created at line 317
    Found 10-bit comparator lessequal for signal <n0174> created at line 332
    Found 10-bit comparator lessequal for signal <n0176> created at line 332
    Found 10-bit comparator lessequal for signal <n0178> created at line 333
    Found 10-bit comparator lessequal for signal <n0180> created at line 333
    Found 10-bit comparator lessequal for signal <n0197> created at line 357
    Found 10-bit comparator lessequal for signal <n0199> created at line 357
    Found 10-bit comparator lessequal for signal <n0201> created at line 358
    Found 10-bit comparator lessequal for signal <n0203> created at line 358
    Found 10-bit comparator lessequal for signal <n0219> created at line 382
    Found 10-bit comparator lessequal for signal <n0221> created at line 382
    Found 10-bit comparator lessequal for signal <n0223> created at line 383
    Found 10-bit comparator lessequal for signal <n0225> created at line 383
    Found 10-bit comparator equal for signal <y_delta_reg[9]_S_V_N[9]_equal_176_o> created at line 411
    Found 10-bit comparator greater for signal <S_V_P[9]_head_y_t[9]_LessThan_178_o> created at line 411
    Found 10-bit comparator equal for signal <y_delta_reg[9]_S_V_P[9]_equal_195_o> created at line 423
    Found 10-bit comparator greater for signal <head_y_b[9]_B_y_t[9]_LessThan_197_o> created at line 423
    Found 10-bit comparator equal for signal <n0247> created at line 424
    Found 10-bit comparator equal for signal <n0249> created at line 427
    Found 10-bit comparator equal for signal <x_delta_reg[9]_S_V_P[9]_equal_214_o> created at line 435
    Found 10-bit comparator greater for signal <head_x_r[9]_R_x_l[9]_LessThan_216_o> created at line 435
    Found 10-bit comparator equal for signal <x_delta_reg[9]_S_V_N[9]_equal_233_o> created at line 447
    Found 10-bit comparator greater for signal <S_V_P[9]_head_x_l[9]_LessThan_235_o> created at line 447
    Found 10-bit comparator equal for signal <n0276> created at line 448
    Found 10-bit comparator equal for signal <n0279> created at line 451
    Found 10-bit comparator greater for signal <n0432> created at line 499
    Found 10-bit comparator lessequal for signal <n0445> created at line 508
    Found 10-bit comparator lessequal for signal <n0449> created at line 508
    Found 10-bit comparator lessequal for signal <n0478> created at line 667
    Found 10-bit comparator lessequal for signal <n0480> created at line 667
    Found 10-bit comparator lessequal for signal <n0482> created at line 668
    Found 10-bit comparator lessequal for signal <n0484> created at line 668
    Found 10-bit comparator lessequal for signal <n0494> created at line 675
    Found 10-bit comparator lessequal for signal <n0496> created at line 675
    Found 10-bit comparator lessequal for signal <n0498> created at line 676
    Found 10-bit comparator lessequal for signal <n0500> created at line 676
    Found 10-bit comparator lessequal for signal <n0510> created at line 682
    Found 10-bit comparator lessequal for signal <n0512> created at line 682
    Found 10-bit comparator lessequal for signal <n0514> created at line 683
    Found 10-bit comparator lessequal for signal <n0516> created at line 683
    Found 10-bit comparator lessequal for signal <n0526> created at line 690
    Found 10-bit comparator lessequal for signal <n0528> created at line 690
    Found 10-bit comparator lessequal for signal <n0530> created at line 691
    Found 10-bit comparator lessequal for signal <n0532> created at line 691
    Found 10-bit comparator lessequal for signal <n0542> created at line 697
    Found 10-bit comparator lessequal for signal <n0544> created at line 697
    Found 10-bit comparator lessequal for signal <n0546> created at line 698
    Found 10-bit comparator lessequal for signal <n0548> created at line 698
    Found 10-bit comparator lessequal for signal <n0558> created at line 704
    Found 10-bit comparator lessequal for signal <n0560> created at line 704
    Found 10-bit comparator lessequal for signal <n0562> created at line 705
    Found 10-bit comparator lessequal for signal <n0564> created at line 705
    Found 10-bit comparator lessequal for signal <n0574> created at line 711
    Found 10-bit comparator lessequal for signal <n0576> created at line 711
    Found 10-bit comparator lessequal for signal <n0578> created at line 712
    Found 10-bit comparator lessequal for signal <n0580> created at line 712
    Found 10-bit comparator lessequal for signal <n0590> created at line 718
    Found 10-bit comparator lessequal for signal <n0592> created at line 718
    Found 10-bit comparator lessequal for signal <n0594> created at line 719
    Found 10-bit comparator lessequal for signal <n0596> created at line 719
    Summary:
	inferred  28 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred  69 Comparator(s).
	inferred 122 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <snakie> synthesized.

Synthesizing Unit <dmnd_1>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd".
        Y = 120
        X = 220
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <video_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <rom_addr> created at line 76.
    Found 4-bit subtractor for signal <rom_col> created at line 76.
    Found 10-bit adder for signal <dmnd_x_r> created at line 43.
    Found 10-bit adder for signal <dmnd_y_b> created at line 44.
    Found 10-bit comparator lessequal for signal <n0010> created at line 112
    Found 10-bit comparator lessequal for signal <n0012> created at line 112
    Found 10-bit comparator lessequal for signal <n0014> created at line 113
    Found 10-bit comparator lessequal for signal <n0016> created at line 113
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <dmnd_1> synthesized.

Synthesizing Unit <dmnd_2>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd".
        Y = 200
        X = 100
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <video_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <rom_addr> created at line 76.
    Found 4-bit subtractor for signal <rom_col> created at line 76.
    Found 10-bit adder for signal <dmnd_x_r> created at line 43.
    Found 10-bit adder for signal <dmnd_y_b> created at line 44.
    Found 10-bit comparator lessequal for signal <n0010> created at line 112
    Found 10-bit comparator lessequal for signal <n0012> created at line 112
    Found 10-bit comparator lessequal for signal <n0014> created at line 113
    Found 10-bit comparator lessequal for signal <n0016> created at line 113
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <dmnd_2> synthesized.

Synthesizing Unit <dmnd_3>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd".
        Y = 300
        X = 100
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <video_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <rom_addr> created at line 76.
    Found 4-bit subtractor for signal <rom_col> created at line 76.
    Found 10-bit adder for signal <dmnd_x_r> created at line 43.
    Found 10-bit adder for signal <dmnd_y_b> created at line 44.
    Found 10-bit comparator lessequal for signal <n0010> created at line 112
    Found 10-bit comparator lessequal for signal <n0012> created at line 112
    Found 10-bit comparator lessequal for signal <n0014> created at line 113
    Found 10-bit comparator lessequal for signal <n0016> created at line 113
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <dmnd_3> synthesized.

Synthesizing Unit <dmnd_4>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd".
        Y = 400
        X = 220
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <video_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <rom_addr> created at line 76.
    Found 4-bit subtractor for signal <rom_col> created at line 76.
    Found 10-bit adder for signal <dmnd_x_r> created at line 43.
    Found 10-bit adder for signal <dmnd_y_b> created at line 44.
    Found 10-bit comparator lessequal for signal <n0010> created at line 112
    Found 10-bit comparator lessequal for signal <n0012> created at line 112
    Found 10-bit comparator lessequal for signal <n0014> created at line 113
    Found 10-bit comparator lessequal for signal <n0016> created at line 113
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <dmnd_4> synthesized.

Synthesizing Unit <dmnd_5>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd".
        Y = 120
        X = 420
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <video_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <rom_addr> created at line 76.
    Found 4-bit subtractor for signal <rom_col> created at line 76.
    Found 10-bit adder for signal <dmnd_x_r> created at line 43.
    Found 10-bit adder for signal <dmnd_y_b> created at line 44.
    Found 10-bit comparator lessequal for signal <n0010> created at line 112
    Found 10-bit comparator lessequal for signal <n0012> created at line 112
    Found 10-bit comparator lessequal for signal <n0014> created at line 113
    Found 10-bit comparator lessequal for signal <n0016> created at line 113
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <dmnd_5> synthesized.

Synthesizing Unit <dmnd_6>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd".
        Y = 200
        X = 500
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <video_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <rom_addr> created at line 76.
    Found 4-bit subtractor for signal <rom_col> created at line 76.
    Found 10-bit adder for signal <dmnd_x_r> created at line 43.
    Found 10-bit adder for signal <dmnd_y_b> created at line 44.
    Found 10-bit comparator lessequal for signal <n0010> created at line 112
    Found 10-bit comparator lessequal for signal <n0012> created at line 112
    Found 10-bit comparator lessequal for signal <n0014> created at line 113
    Found 10-bit comparator lessequal for signal <n0016> created at line 113
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <dmnd_6> synthesized.

Synthesizing Unit <dmnd_7>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd".
        Y = 300
        X = 500
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <video_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <rom_addr> created at line 76.
    Found 4-bit subtractor for signal <rom_col> created at line 76.
    Found 10-bit adder for signal <dmnd_x_r> created at line 43.
    Found 10-bit adder for signal <dmnd_y_b> created at line 44.
    Found 10-bit comparator lessequal for signal <n0010> created at line 112
    Found 10-bit comparator lessequal for signal <n0012> created at line 112
    Found 10-bit comparator lessequal for signal <n0014> created at line 113
    Found 10-bit comparator lessequal for signal <n0016> created at line 113
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <dmnd_7> synthesized.

Synthesizing Unit <dmnd_8>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\DIA.vhd".
        Y = 400
        X = 420
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <video_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <rom_addr> created at line 76.
    Found 4-bit subtractor for signal <rom_col> created at line 76.
    Found 10-bit adder for signal <dmnd_x_r> created at line 43.
    Found 10-bit adder for signal <dmnd_y_b> created at line 44.
    Found 10-bit comparator lessequal for signal <n0010> created at line 112
    Found 10-bit comparator lessequal for signal <n0012> created at line 112
    Found 10-bit comparator lessequal for signal <n0014> created at line 113
    Found 10-bit comparator lessequal for signal <n0016> created at line 113
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <dmnd_8> synthesized.

Synthesizing Unit <snakie_text>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\snakie_text.vhd".
WARNING:Xst:647 - Input <ball> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <logo_on> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 128x7-bit Read Only RAM for signal <char_addr_r>
    Found 1-bit 8-to-1 multiplexer for signal <font_bit> created at line 312.
    Found 5-bit comparator greater for signal <pix_x[9]_PWR_19_o_LessThan_8_o> created at line 168
    Found 5-bit comparator lessequal for signal <n0013> created at line 260
    Found 5-bit comparator lessequal for signal <n0015> created at line 260
    Summary:
	inferred   1 RAM(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <snakie_text> synthesized.

Synthesizing Unit <font_rom>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\list_ch13_01_font_rom.vhd".
    Found 11-bit register for signal <addr_reg>.
    Found 2048x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.

Synthesizing Unit <m100_counter>.
    Related source file is "\\vmware-host\shared folders\Documents\448\Lab4\lab4\list_ch13_08_pong_counter.vhd".
    Found 4-bit register for signal <dig0_reg>.
    Found 4-bit register for signal <dig1_reg>.
    Found 4-bit adder for signal <dig1_reg[3]_GND_203_o_add_4_OUT> created at line 1241.
    Found 4-bit adder for signal <dig0_reg[3]_GND_203_o_add_6_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <m100_counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x7-bit single-port Read Only RAM                   : 1
 2048x8-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 65
 10-bit adder                                          : 35
 10-bit subtractor                                     : 4
 2-bit adder                                           : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 22
# Registers                                            : 29
 1-bit register                                        : 5
 10-bit register                                       : 8
 11-bit register                                       : 1
 2-bit register                                        : 10
 3-bit register                                        : 1
 4-bit register                                        : 3
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 110
 10-bit comparator equal                               : 8
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 88
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 251
 1-bit 2-to-1 multiplexer                              : 186
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 32
 11-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 18
 4-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <dc1_1> (without init value) has a constant value of 0 in block <snakie_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dc2_1> (without init value) has a constant value of 0 in block <snakie_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dc3_1> (without init value) has a constant value of 0 in block <snakie_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dc4_1> (without init value) has a constant value of 0 in block <snakie_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dc5_1> (without init value) has a constant value of 0 in block <snakie_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dc6_1> (without init value) has a constant value of 0 in block <snakie_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dc7_1> (without init value) has a constant value of 0 in block <snakie_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dc8_1> (without init value) has a constant value of 0 in block <snakie_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <outmode_1> of sequential type is unconnected in block <snakie_unit>.
WARNING:Xst:2677 - Node <mode_1> of sequential type is unconnected in block <snakie_unit>.

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <snakie_text>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_char_addr_r> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 7-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pixel_x<9:3>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <char_addr_r>   |          |
    -----------------------------------------------------------------------
Unit <snakie_text> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <count_3>: 1 register on signal <count_3>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x7-bit single-port distributed Read Only RAM       : 1
 2048x8-bit single-port block Read Only RAM            : 1
# Adders/Subtractors                                   : 62
 10-bit adder                                          : 33
 10-bit subtractor                                     : 4
 4-bit adder                                           : 3
 4-bit subtractor                                      : 22
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 110
 10-bit comparator equal                               : 8
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 88
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 249
 1-bit 2-to-1 multiplexer                              : 186
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 30
 11-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 18
 4-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dc1_1> (without init value) has a constant value of 0 in block <snakie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc2_1> (without init value) has a constant value of 0 in block <snakie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc3_1> (without init value) has a constant value of 0 in block <snakie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc4_1> (without init value) has a constant value of 0 in block <snakie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc5_1> (without init value) has a constant value of 0 in block <snakie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc6_1> (without init value) has a constant value of 0 in block <snakie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc7_1> (without init value) has a constant value of 0 in block <snakie>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc8_1> (without init value) has a constant value of 0 in block <snakie>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 start | 00
 gg    | 11
 qq    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <snakie_unit/FSM_2> on signal <y_delta_reg[1:3]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 000
 0000000001 | 001
 0000001000 | 010
 0000000100 | 011
 1111111111 | 100
 1111111000 | 101
 1111111100 | 110
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <snakie_unit/FSM_1> on signal <x_delta_reg[1:3]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 000
 0000000001 | 001
 0000001000 | 010
 0000000100 | 011
 1111111111 | 100
 1111111000 | 101
 1111111100 | 110
------------------------

Optimizing unit <top_dat> ...

Optimizing unit <snakie> ...

Optimizing unit <dmnd_1> ...

Optimizing unit <dmnd_2> ...

Optimizing unit <dmnd_3> ...

Optimizing unit <dmnd_4> ...

Optimizing unit <dmnd_5> ...

Optimizing unit <dmnd_6> ...

Optimizing unit <dmnd_7> ...

Optimizing unit <vga_sync> ...

Optimizing unit <snakie_text> ...

Optimizing unit <m100_counter> ...
WARNING:Xst:2677 - Node <snakie_unit/mode_1> of sequential type is unconnected in block <top_dat>.
WARNING:Xst:2677 - Node <snakie_unit/outmode_1> of sequential type is unconnected in block <top_dat>.
INFO:Xst:2261 - The FF/Latch <snakie_unit/off_0> in Unit <top_dat> is equivalent to the following FF/Latch, which will be removed : <snakie_unit/dc1_0> 
INFO:Xst:2261 - The FF/Latch <snakie_unit/off_1> in Unit <top_dat> is equivalent to the following FF/Latch, which will be removed : <snakie_unit/dc2_0> 
INFO:Xst:2261 - The FF/Latch <snakie_unit/off_2> in Unit <top_dat> is equivalent to the following FF/Latch, which will be removed : <snakie_unit/dc3_0> 
INFO:Xst:2261 - The FF/Latch <snakie_unit/off_3> in Unit <top_dat> is equivalent to the following FF/Latch, which will be removed : <snakie_unit/dc4_0> 
INFO:Xst:2261 - The FF/Latch <snakie_unit/off_4> in Unit <top_dat> is equivalent to the following FF/Latch, which will be removed : <snakie_unit/dc5_0> 
INFO:Xst:2261 - The FF/Latch <snakie_unit/off_5> in Unit <top_dat> is equivalent to the following FF/Latch, which will be removed : <snakie_unit/dc6_0> 
INFO:Xst:2261 - The FF/Latch <snakie_unit/off_6> in Unit <top_dat> is equivalent to the following FF/Latch, which will be removed : <snakie_unit/dc7_0> 
INFO:Xst:2261 - The FF/Latch <snakie_unit/off_7> in Unit <top_dat> is equivalent to the following FF/Latch, which will be removed : <snakie_unit/dc8_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_dat, actual ratio is 15.
FlipFlop snakie_unit/head_x_reg_1 has been replicated 2 time(s)
FlipFlop snakie_unit/head_x_reg_2 has been replicated 1 time(s)
FlipFlop snakie_unit/head_x_reg_3 has been replicated 2 time(s)
FlipFlop snakie_unit/head_x_reg_4 has been replicated 1 time(s)
FlipFlop snakie_unit/head_x_reg_5 has been replicated 1 time(s)
FlipFlop snakie_unit/head_x_reg_6 has been replicated 1 time(s)
FlipFlop snakie_unit/head_x_reg_7 has been replicated 1 time(s)
FlipFlop snakie_unit/head_x_reg_8 has been replicated 1 time(s)
FlipFlop snakie_unit/head_y_reg_0 has been replicated 1 time(s)
FlipFlop snakie_unit/head_y_reg_1 has been replicated 3 time(s)
FlipFlop snakie_unit/head_y_reg_2 has been replicated 3 time(s)
FlipFlop snakie_unit/head_y_reg_3 has been replicated 2 time(s)
FlipFlop snakie_unit/head_y_reg_4 has been replicated 2 time(s)
FlipFlop snakie_unit/head_y_reg_5 has been replicated 2 time(s)
FlipFlop snakie_unit/head_y_reg_6 has been replicated 2 time(s)
FlipFlop snakie_unit/head_y_reg_7 has been replicated 2 time(s)
FlipFlop snakie_unit/head_y_reg_8 has been replicated 1 time(s)
FlipFlop snakie_unit/head_y_reg_9 has been replicated 1 time(s)
FlipFlop snakie_unit/off_5 has been replicated 1 time(s)
FlipFlop vga_sync_unit/h_count_reg_0 has been replicated 1 time(s)
FlipFlop vga_sync_unit/h_count_reg_1 has been replicated 1 time(s)
FlipFlop vga_sync_unit/h_count_reg_2 has been replicated 1 time(s)
FlipFlop vga_sync_unit/h_count_reg_4 has been replicated 1 time(s)
FlipFlop vga_sync_unit/h_count_reg_5 has been replicated 1 time(s)
FlipFlop vga_sync_unit/h_count_reg_6 has been replicated 1 time(s)
FlipFlop vga_sync_unit/h_count_reg_7 has been replicated 1 time(s)
FlipFlop vga_sync_unit/h_count_reg_8 has been replicated 1 time(s)
FlipFlop vga_sync_unit/v_count_reg_0 has been replicated 1 time(s)
FlipFlop vga_sync_unit/v_count_reg_4 has been replicated 1 time(s)
FlipFlop vga_sync_unit/v_count_reg_6 has been replicated 1 time(s)
FlipFlop vga_sync_unit/v_count_reg_7 has been replicated 1 time(s)
FlipFlop vga_sync_unit/v_count_reg_8 has been replicated 1 time(s)
FlipFlop vga_sync_unit/v_count_reg_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 162
 Flip-Flops                                            : 162

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_dat.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1606
#      GND                         : 1
#      INV                         : 32
#      LUT2                        : 156
#      LUT3                        : 138
#      LUT4                        : 361
#      LUT5                        : 126
#      LUT6                        : 391
#      MUXCY                       : 299
#      MUXF7                       : 21
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 164
#      FD                          : 4
#      FDC                         : 10
#      FDCE                        : 88
#      FDE                         : 15
#      FDP                         : 2
#      FDPE                        : 43
#      LDE                         : 2
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 7
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             164  out of  18224     0%  
 Number of Slice LUTs:                 1204  out of   9112    13%  
    Number used as Logic:              1204  out of   9112    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1245
   Number with an unused Flip Flop:    1081  out of   1245    86%  
   Number with an unused LUT:            41  out of   1245     3%  
   Number of fully used LUT-FF pairs:   123  out of   1245     9%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)         | Load  |
-------------------------------------------------------------------------------------+-------------------------------+-------+
clk                                                                                  | BUFGP                         | 163   |
snakie_unit/pix_y[9]_GND_9_o_equal_31_o(snakie_unit/pix_y[9]_GND_9_o_equal_31_o<9>:O)| NONE(*)(snakie_unit/outmode_0)| 2     |
-------------------------------------------------------------------------------------+-------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.515ns (Maximum Frequency: 117.434MHz)
   Minimum input arrival time before clock: 9.492ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.515ns (frequency: 117.434MHz)
  Total number of paths / destination ports: 88420 / 314
-------------------------------------------------------------------------
Delay:               8.515ns (Levels of Logic = 9)
  Source:            snakie_unit/head_y_reg_4_1 (FF)
  Destination:       snakie_unit/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: snakie_unit/head_y_reg_4_1 to snakie_unit/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  snakie_unit/head_y_reg_4_1 (snakie_unit/head_y_reg_4_1)
     LUT6:I0->O           17   0.203   1.132  snakie_unit/Madd_head_y_b_cy<6>11 (snakie_unit/Madd_head_y_b_cy<6>)
     LUT4:I2->O            1   0.203   0.000  snakie_unit/Mcompar_dyt6[9]_head_y_b[9]_LessThan_444_o_lut<3>1 (snakie_unit/Mcompar_dyt6[9]_head_y_b[9]_LessThan_444_o_lut<3>)
     MUXCY:S->O            1   0.366   0.580  snakie_unit/Mcompar_dyt6[9]_head_y_b[9]_LessThan_444_o_cy<3> (snakie_unit/Mcompar_dyt6[9]_head_y_b[9]_LessThan_444_o_cy<3>)
     LUT5:I4->O            3   0.205   0.755  snakie_unit/Mcompar_dyt6[9]_head_y_b[9]_LessThan_444_o_cy<4> (snakie_unit/dyt6[9]_head_y_b[9]_LessThan_444_o)
     LUT4:I2->O            6   0.203   0.745  snakie_unit/de<5>1_cy (snakie_unit/de<5>)
     LUT6:I5->O            1   0.205   0.580  snakie_unit/count_0_dpot_SW0_SW0 (N267)
     LUT6:I5->O            1   0.205   0.580  snakie_unit/count_0_dpot_SW0 (N149)
     LUT6:I5->O            1   0.205   0.580  snakie_unit/count_0_dpot (snakie_unit/count_0_dpot)
     LUT4:I3->O            1   0.205   0.000  snakie_unit/count_0_rstpot (snakie_unit/count_0_rstpot)
     FD:D                      0.102          snakie_unit/count_0
    ----------------------------------------
    Total                      8.515ns (2.549ns logic, 5.966ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8261 / 334
-------------------------------------------------------------------------
Offset:              9.492ns (Levels of Logic = 8)
  Source:            sw2 (PAD)
  Destination:       snakie_unit/count_2 (FF)
  Destination Clock: clk rising

  Data Path: sw2 to snakie_unit/count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.258  sw2_IBUF (sw2_IBUF)
     LUT2:I0->O            6   0.203   1.109  snakie_unit/Madd_S_V_P[9]_T_y_b[9]_add_176_OUT_xor<3>11 (snakie_unit/S_V_P[9]_T_y_b[9]_add_176_OUT<3>)
     LUT6:I0->O            3   0.203   0.651  snakie_unit/S_V_P[9]_head_y_t[9]_LessThan_178_o2 (snakie_unit/S_V_P[9]_head_y_t[9]_LessThan_178_o)
     LUT6:I5->O            2   0.205   0.617  snakie_unit/y_delta_reg[9]_S_V_P[9]_AND_46_o_1 (snakie_unit/y_delta_reg[9]_S_V_P[9]_AND_46_o1)
     LUT6:I5->O           40   0.205   1.770  snakie_unit/Mmux_GND_9_o_body2_y_reg[9]_mux_266_OUT221 (snakie_unit/Mmux_GND_9_o_body2_y_reg[9]_mux_266_OUT22)
     LUT6:I0->O            3   0.203   0.755  snakie_unit/hit_SW3 (N161)
     LUT6:I4->O            1   0.203   0.580  snakie_unit/count_2_dpot (snakie_unit/count_2_dpot)
     LUT4:I3->O            1   0.205   0.000  snakie_unit/count_2_rstpot (snakie_unit/count_2_rstpot)
     FD:D                      0.102          snakie_unit/count_2
    ----------------------------------------
    Total                      9.492ns (2.751ns logic, 6.741ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'snakie_unit/pix_y[9]_GND_9_o_equal_31_o'
  Total number of paths / destination ports: 26 / 1
-------------------------------------------------------------------------
Offset:              6.949ns (Levels of Logic = 5)
  Source:            sw2 (PAD)
  Destination:       snakie_unit/outmode_0 (LATCH)
  Destination Clock: snakie_unit/pix_y[9]_GND_9_o_equal_31_o falling

  Data Path: sw2 to snakie_unit/outmode_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.258  sw2_IBUF (sw2_IBUF)
     LUT2:I0->O            6   0.203   1.109  snakie_unit/Madd_S_V_P[9]_T_y_b[9]_add_176_OUT_xor<3>11 (snakie_unit/S_V_P[9]_T_y_b[9]_add_176_OUT<3>)
     LUT6:I0->O            3   0.203   0.651  snakie_unit/S_V_P[9]_head_y_t[9]_LessThan_178_o2 (snakie_unit/S_V_P[9]_head_y_t[9]_LessThan_178_o)
     LUT6:I5->O           62   0.205   1.855  snakie_unit/y_delta_reg[9]_S_V_P[9]_AND_46_o (snakie_unit/y_delta_reg[9]_S_V_P[9]_AND_46_o)
     LUT5:I2->O           14   0.205   0.000  snakie_unit/Mmux_GND_9_o_body2_x_reg[9]_mux_262_OUT1012 (snakie_unit/Mmux_GND_9_o_body2_x_reg[9]_mux_262_OUT101)
     LDE:D                     0.037          snakie_unit/outmode_0
    ----------------------------------------
    Total                      6.949ns (2.075ns logic, 4.874ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            rgb_reg_2 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      clk rising

  Data Path: rgb_reg_2 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  rgb_reg_2 (rgb_reg_2)
     OBUF:I->O                 2.571          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk                                    |    8.515|         |         |         |
snakie_unit/pix_y[9]_GND_9_o_equal_31_o|         |    1.179|         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock snakie_unit/pix_y[9]_GND_9_o_equal_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.874|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.77 secs
 
--> 

Total memory usage is 304456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  128 (   0 filtered)
Number of infos    :   11 (   0 filtered)

