// Seed: 2759083643
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor   id_2,
    input wor   id_3,
    input uwire id_4
);
  wire  id_6;
  uwire id_7 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    output wor id_7,
    input wand id_8
);
  id_10 :
  assert property (@(posedge $display(1, id_0.id_5(1)) - 1) id_5)
  else $display;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_1,
      id_8,
      id_8
  );
  always @(id_10) begin : LABEL_0
    if (1) $display(id_2);
  end
  assign id_6 = 1;
  id_11(
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3(id_5),
      .id_4(1),
      .id_5(id_8),
      .id_6(id_5),
      .id_7(id_6),
      .id_8(1),
      .id_9(id_0)
  );
endmodule
