AArch64 MP.R.RF+addr-cachesync+dmb+ctrl-isb

(* 0x14000000 = B +0 *)

{
int64_t y;
int64_t z;
0:X1=z; 0:X2=0x14000005; 0:X3=P2:L3; 0:X6=y;
1:X1=0x14000001; 1:X3=P2:L3; 1:X5=z;
2:X1=y;
}
 P0             | P1            |  P2           ;
L1:             |   LDR W0,[X3] | L2:           ;
   LDR X0,[X1]  |   STR W1,[X3] |    LDR X0,[X1];
   CBZ X0, L1   |   DMB SY      |    CBZ X0,L2  ;
   STR W2,[X3]  |   MOV X4,#1   |    ISB        ;
   EOR X4,X0,X0 |   STR X4,[X5] | L3:           ;
   ADD X4,X4,X3 |               |    B Lfail1   ;
   DC CVAU, X4  |               |    MOV X9,#3  ;
   DSB SY       |               |    B Lout     ;
   IC IVAU, X3  |               | Lfail1:       ;
   DSB SY       |               |    MOV X9,#1  ;
   MOV X5,#1    |               |    B Lout     ;
   STR X5,[X6]  |               | Lfail2:       ;
                |               |    MOV X9,#2  ;
                |               |    B Lout     ;
                |               | Lout:         ;
~exists (1:X0=0x1400005 /\ 2:X9=2)  (* in the model *)
