{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365758581624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365758581624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 14:53:01 2013 " "Processing started: Fri Apr 12 14:53:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365758581624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365758581624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_partial -c slaveFIFO2b_partial " "Command: quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_partial -c slaveFIFO2b_partial" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365758581624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1365758582562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "slaveFIFO2b_partial.v(49) " "Verilog HDL warning at slaveFIFO2b_partial.v(49): extended using \"x\" or \"z\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1365758582734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_verilog/slavefifo2b_partial.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_verilog/slavefifo2b_partial.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveFIFO2b_partial " "Found entity 1: slaveFIFO2b_partial" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758582750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758582750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_partial/verilog_proj/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_partial/verilog_proj/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../pll.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758582766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758582766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_partial/verilog_proj/ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_partial/verilog_proj/ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr " "Found entity 1: ddr" {  } { { "../ddr.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/ddr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758582766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758582766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slaveFIFO2b_partial " "Elaborating entity \"slaveFIFO2b_partial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1365758585096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagc_d slaveFIFO2b_partial.v(32) " "Verilog HDL or VHDL warning at slaveFIFO2b_partial.v(32): object \"flagc_d\" assigned a value but never read" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365758585096 "|slaveFIFO2b_partial"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagd_d slaveFIFO2b_partial.v(33) " "Verilog HDL or VHDL warning at slaveFIFO2b_partial.v(33): object \"flagd_d\" assigned a value but never read" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365758585096 "|slaveFIFO2b_partial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst_clk_pll " "Elaborating entity \"pll\" for hierarchy \"pll:inst_clk_pll\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "inst_clk_pll" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365758585143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst_clk_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst_clk_pll\|altpll:altpll_component\"" {  } { { "../pll.v" "altpll_component" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365758586441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst_clk_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst_clk_pll\|altpll:altpll_component\"" {  } { { "../pll.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365758586535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst_clk_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:inst_clk_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758586535 ""}  } { { "../pll.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365758586535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758586707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758586707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst_clk_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst_clk_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365758586707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr ddr:inst_ddr_to_send_clk_out " "Elaborating entity \"ddr\" for hierarchy \"ddr:inst_ddr_to_send_clk_out\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "inst_ddr_to_send_clk_out" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365758586816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../ddr.v" "ALTDDIO_OUT_component" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/ddr.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365758586957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../ddr.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/ddr.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365758587066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758587066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758587066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758587066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758587066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758587066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758587066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758587066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365758587066 ""}  } { { "../ddr.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/ddr.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365758587066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_g8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_g8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_g8j " "Found entity 1: ddio_out_g8j" {  } { { "db/ddio_out_g8j.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/ddio_out_g8j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758587207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758587207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_g8j ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\|ddio_out_g8j:auto_generated " "Elaborating entity \"ddio_out_g8j\" for hierarchy \"ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\|ddio_out_g8j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365758587207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rv14 " "Found entity 1: altsyncram_rv14" {  } { { "db/altsyncram_rv14.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/altsyncram_rv14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758592665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758592665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_grc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_grc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_grc " "Found entity 1: mux_grc" {  } { { "db/mux_grc.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/mux_grc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758593306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758593306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758593604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758593604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9fi " "Found entity 1: cntr_9fi" {  } { { "db/cntr_9fi.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/cntr_9fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758594073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758594073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jfc " "Found entity 1: cmpr_jfc" {  } { { "db/cmpr_jfc.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/cmpr_jfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758594683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758594683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v7j " "Found entity 1: cntr_v7j" {  } { { "db/cntr_v7j.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/cntr_v7j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758595308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758595308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3fi " "Found entity 1: cntr_3fi" {  } { { "db/cntr_3fi.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/cntr_3fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758595543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758595543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758595684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758595684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758596059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758596059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365758596200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365758596200 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1365758597232 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 105 -1 0 } } { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 154 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1365758601924 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1365758601924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[0\] GND " "Pin \"faddr\[0\]\" is stuck at GND" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365758601986 "|slaveFIFO2b_partial|faddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[1\] GND " "Pin \"faddr\[1\]\" is stuck at GND" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365758601986 "|slaveFIFO2b_partial|faddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slrd VCC " "Pin \"slrd\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365758601986 "|slaveFIFO2b_partial|slrd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sloe VCC " "Pin \"sloe\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365758601986 "|slaveFIFO2b_partial|sloe"} { "Warning" "WMLS_MLS_STUCK_PIN" "slcs GND " "Pin \"slcs\" is stuck at GND" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365758601986 "|slaveFIFO2b_partial|slcs"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE\[0\] VCC " "Pin \"PMODE\[0\]\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365758601986 "|slaveFIFO2b_partial|PMODE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE\[1\] VCC " "Pin \"PMODE\[1\]\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365758601986 "|slaveFIFO2b_partial|PMODE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET VCC " "Pin \"RESET\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365758601986 "|slaveFIFO2b_partial|RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1365758601986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1365758602299 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1365758602612 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1365758602659 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1365758602659 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365758602831 "|slaveFIFO2b_partial|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1365758602831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1365758603112 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/output_files/slaveFIFO2b_partial.map.smsg " "Generated suppressed messages file D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_partial/verilog_proj/verilog_partial_proj/output_files/slaveFIFO2b_partial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1365758603988 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 70 71 0 0 1 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 70 of its 71 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1 1365758605255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1365758605317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1365758605317 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_in_ " "No output dependent on input pin \"reset_in_\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1365758607038 "|slaveFIFO2b_partial|reset_in_"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flagc " "No output dependent on input pin \"flagc\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1365758607038 "|slaveFIFO2b_partial|flagc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flagd " "No output dependent on input pin \"flagd\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_partial.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_partial.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1365758607038 "|slaveFIFO2b_partial|flagd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1365758607038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1144 " "Implemented 1144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1365758607053 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1365758607053 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1365758607053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1053 " "Implemented 1053 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1365758607053 ""} { "Info" "ICUT_CUT_TM_RAMS" "35 " "Implemented 35 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1365758607053 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1365758607053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1365758607053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365758607303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 14:53:27 2013 " "Processing ended: Fri Apr 12 14:53:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365758607303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365758607303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365758607303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365758607303 ""}
