   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,4
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_spi.c"
  16              	 .section .text.XMC_SPI_CH_Init,"ax",%progbits
  17              	 .align 1
  18              	 .global XMC_SPI_CH_Init
  19              	 .thumb
  20              	 .thumb_func
  22              	XMC_SPI_CH_Init:
  23              	 
  24              	 
  25 0000 38B5     	 push {r3,r4,r5,lr}
  26 0002 0D46     	 mov r5,r1
  27 0004 0446     	 mov r4,r0
  28 0006 FFF7FEFF 	 bl XMC_USIC_CH_Enable
  29 000a 2B79     	 ldrb r3,[r5,#4]
  30 000c 23B9     	 cbnz r3,.L2
  31 000e 2046     	 mov r0,r4
  32 0010 2968     	 ldr r1,[r5]
  33 0012 0222     	 movs r2,#2
  34 0014 FFF7FEFF 	 bl XMC_USIC_CH_SetBaudrate
  35              	.L2:
  36 0018 084B     	 ldr r3,.L5
  37 001a 6363     	 str r3,[r4,#52]
  38 001c 4FF4A263 	 mov r3,#1296
  39 0020 A363     	 str r3,[r4,#56]
  40 0022 2B79     	 ldrb r3,[r5,#4]
  41 0024 1BB9     	 cbnz r3,.L3
  42 0026 6B79     	 ldrb r3,[r5,#5]
  43 0028 43F00B03 	 orr r3,r3,#11
  44 002c E363     	 str r3,[r4,#60]
  45              	.L3:
  46 002e 4FF0FF33 	 mov r3,#-1
  47 0032 E364     	 str r3,[r4,#76]
  48 0034 EB88     	 ldrh r3,[r5,#6]
  49 0036 2364     	 str r3,[r4,#64]
  50 0038 38BD     	 pop {r3,r4,r5,pc}
  51              	.L6:
  52 003a 00BF     	 .align 2
  53              	.L5:
  54 003c 02013F07 	 .word 121569538
  56              	 .section .text.XMC_SPI_CH_SetBaudrate,"ax",%progbits
  57              	 .align 1
  58              	 .global XMC_SPI_CH_SetBaudrate
  59              	 .thumb
  60              	 .thumb_func
  62              	XMC_SPI_CH_SetBaudrate:
  63              	 
  64              	 
  65 0000 38B5     	 push {r3,r4,r5,lr}
  66 0002 0C46     	 mov r4,r1
  67 0004 0546     	 mov r5,r0
  68 0006 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetPeripheralClockFrequency
  69 000a B4EB500F 	 cmp r4,r0,lsr#1
  70 000e 08D8     	 bhi .L9
  71 0010 2846     	 mov r0,r5
  72 0012 2146     	 mov r1,r4
  73 0014 0222     	 movs r2,#2
  74 0016 FFF7FEFF 	 bl XMC_USIC_CH_SetBaudrate
  75 001a 0030     	 adds r0,r0,#0
  76 001c 18BF     	 it ne
  77 001e 0120     	 movne r0,#1
  78 0020 38BD     	 pop {r3,r4,r5,pc}
  79              	.L9:
  80 0022 0120     	 movs r0,#1
  81 0024 38BD     	 pop {r3,r4,r5,pc}
  83              	 .section .text.XMC_SPI_CH_EnableSlaveSelect,"ax",%progbits
  84              	 .align 1
  85              	 .global XMC_SPI_CH_EnableSlaveSelect
  86              	 .thumb
  87              	 .thumb_func
  89              	XMC_SPI_CH_EnableSlaveSelect:
  90              	 
  91              	 
  92              	 
  93 0000 C36B     	 ldr r3,[r0,#60]
  94 0002 23F47F03 	 bic r3,r3,#16711680
  95 0006 C363     	 str r3,[r0,#60]
  96 0008 C36B     	 ldr r3,[r0,#60]
  97 000a 1943     	 orrs r1,r1,r3
  98 000c C163     	 str r1,[r0,#60]
  99 000e 7047     	 bx lr
 101              	 .section .text.XMC_SPI_CH_DisableSlaveSelect,"ax",%progbits
 102              	 .align 1
 103              	 .global XMC_SPI_CH_DisableSlaveSelect
 104              	 .thumb
 105              	 .thumb_func
 107              	XMC_SPI_CH_DisableSlaveSelect:
 108              	 
 109              	 
 110              	 
 111 0000 C36C     	 ldr r3,[r0,#76]
 112 0002 43F00103 	 orr r3,r3,#1
 113 0006 C364     	 str r3,[r0,#76]
 114 0008 C36B     	 ldr r3,[r0,#60]
 115 000a 23F47F03 	 bic r3,r3,#16711680
 116 000e C363     	 str r3,[r0,#60]
 117 0010 7047     	 bx lr
 119              	 .section .text.XMC_SPI_CH_Transmit,"ax",%progbits
 120              	 .align 1
 121              	 .global XMC_SPI_CH_Transmit
 122              	 .thumb
 123              	 .thumb_func
 125              	XMC_SPI_CH_Transmit:
 126              	 
 127              	 
 128 0000 036C     	 ldr r3,[r0,#64]
 129 0002 10B5     	 push {r4,lr}
 130 0004 9401     	 lsls r4,r2,#6
 131 0006 E4B2     	 uxtb r4,r4
 132 0008 23F0C003 	 bic r3,r3,#192
 133 000c 2343     	 orrs r3,r3,r4
 134 000e 0364     	 str r3,[r0,#64]
 135 0010 D0F80831 	 ldr r3,[r0,#264]
 136 0014 13F0E06F 	 tst r3,#117440512
 137 0018 08D1     	 bne .L13
 138              	.L14:
 139 001a 836B     	 ldr r3,[r0,#56]
 140 001c 1B06     	 lsls r3,r3,#24
 141 001e FCD4     	 bmi .L14
 142 0020 C36C     	 ldr r3,[r0,#76]
 143 0022 43F40053 	 orr r3,r3,#8192
 144 0026 C364     	 str r3,[r0,#76]
 145 0028 2032     	 adds r2,r2,#32
 146 002a 00E0     	 b .L18
 147              	.L13:
 148 002c 6032     	 adds r2,r2,#96
 149              	.L18:
 150 002e 40F82210 	 str r1,[r0,r2,lsl#2]
 151 0032 10BD     	 pop {r4,pc}
 153              	 .section .text.XMC_SPI_CH_GetReceivedData,"ax",%progbits
 154              	 .align 1
 155              	 .global XMC_SPI_CH_GetReceivedData
 156              	 .thumb
 157              	 .thumb_func
 159              	XMC_SPI_CH_GetReceivedData:
 160              	 
 161              	 
 162              	 
 163 0000 D0F80C31 	 ldr r3,[r0,#268]
 164 0004 13F0E06F 	 tst r3,#117440512
 165 0008 0CBF     	 ite eq
 166 000a 406D     	 ldreq r0,[r0,#84]
 167 000c D0F81C01 	 ldrne r0,[r0,#284]
 168 0010 80B2     	 uxth r0,r0
 169 0012 7047     	 bx lr
 171              	 .section .text.XMC_SPI_CH_SetInterwordDelay,"ax",%progbits
 172              	 .align 1
 173              	 .global XMC_SPI_CH_SetInterwordDelay
 174              	 .thumb
 175              	 .thumb_func
 177              	XMC_SPI_CH_SetInterwordDelay:
 178              	 
 179              	 
 180 0000 2DE9F041 	 push {r4,r5,r6,r7,r8,lr}
 181 0004 0446     	 mov r4,r0
 182 0006 0D46     	 mov r5,r1
 183 0008 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetPeripheralClockFrequency
 184 000c 6269     	 ldr r2,[r4,#20]
 185 000e 2369     	 ldr r3,[r4,#16]
 186 0010 800A     	 lsrs r0,r0,#10
 187 0012 C3F30903 	 ubfx r3,r3,#0,#10
 188 0016 4343     	 muls r3,r0,r3
 189 0018 C2F30940 	 ubfx r0,r2,#16,#10
 190 001c 0130     	 adds r0,r0,#1
 191 001e B3FBF0F0 	 udiv r0,r3,r0
 192 0022 1E4B     	 ldr r3,.L31
 193 0024 B3FBF0F3 	 udiv r3,r3,r0
 194 0028 9D42     	 cmp r5,r3
 195 002a 25D2     	 bcs .L29
 196 002c 2026     	 movs r6,#32
 197 002e 6843     	 muls r0,r5,r0
 198 0030 4FF06408 	 mov r8,#100
 199 0034 0427     	 movs r7,#4
 200 0036 3346     	 mov r3,r6
 201              	.L28:
 202 0038 4FF0640E 	 mov lr,#100
 203 003c 42F21075 	 movw r5,#10000
 204 0040 7543     	 muls r5,r6,r5
 205 0042 B0FBF5F5 	 udiv r5,r0,r5
 206 0046 B5FBFEF2 	 udiv r2,r5,lr
 207 004a 0EFB125C 	 mls ip,lr,r2,r5
 208 004e BCF1320F 	 cmp ip,#50
 209 0052 84BF     	 itt hi
 210 0054 0132     	 addhi r2,r2,#1
 211 0056 0EFB02FE 	 mulhi lr,lr,r2
 212 005a 02F1FF31 	 add r1,r2,#-1
 213 005e 88BF     	 it hi
 214 0060 C5EB0E0C 	 rsbhi ip,r5,lr
 215 0064 0329     	 cmp r1,#3
 216 0066 04D8     	 bhi .L27
 217 0068 C445     	 cmp ip,r8
 218 006a 3EBF     	 ittt cc
 219 006c E046     	 movcc r8,ip
 220 006e 1746     	 movcc r7,r2
 221 0070 3346     	 movcc r3,r6
 222              	.L27:
 223 0072 013E     	 subs r6,r6,#1
 224 0074 E0D1     	 bne .L28
 225 0076 01E0     	 b .L24
 226              	.L29:
 227 0078 0427     	 movs r7,#4
 228 007a 2023     	 movs r3,#32
 229              	.L24:
 230 007c E16B     	 ldr r1,[r4,#60]
 231 007e 013B     	 subs r3,r3,#1
 232 0080 21F4FF52 	 bic r2,r1,#8160
 233 0084 013F     	 subs r7,r7,#1
 234 0086 22F01002 	 bic r2,r2,#16
 235 008a 1B02     	 lsls r3,r3,#8
 236 008c 42EA8712 	 orr r2,r2,r7,lsl#6
 237 0090 03F4F853 	 and r3,r3,#7936
 238 0094 1343     	 orrs r3,r3,r2
 239 0096 E363     	 str r3,[r4,#60]
 240 0098 BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 241              	.L32:
 242              	 .align 2
 243              	.L31:
 244 009c 0020A107 	 .word 128000000
 246              	 .section .text.XMC_SPI_CH_Stop,"ax",%progbits
 247              	 .align 1
 248              	 .global XMC_SPI_CH_Stop
 249              	 .thumb
 250              	 .thumb_func
 252              	XMC_SPI_CH_Stop:
 253              	 
 254              	 
 255              	 
 256 0000 836B     	 ldr r3,[r0,#56]
 257 0002 1B06     	 lsls r3,r3,#24
 258 0004 5FBF     	 itttt pl
 259 0006 036C     	 ldrpl r3,[r0,#64]
 260 0008 23F00F03 	 bicpl r3,r3,#15
 261 000c 0364     	 strpl r3,[r0,#64]
 262 000e 0020     	 movpl r0,#0
 263 0010 48BF     	 it mi
 264 0012 0220     	 movmi r0,#2
 265 0014 7047     	 bx lr
 267              	 .section .text.XMC_SPI_CH_EnableEvent,"ax",%progbits
 268              	 .align 1
 269              	 .global XMC_SPI_CH_EnableEvent
 270              	 .thumb
 271              	 .thumb_func
 273              	XMC_SPI_CH_EnableEvent:
 274              	 
 275              	 
 276              	 
 277 0000 036C     	 ldr r3,[r0,#64]
 278 0002 01F4FE32 	 and r2,r1,#130048
 279 0006 1343     	 orrs r3,r3,r2
 280 0008 0364     	 str r3,[r0,#64]
 281 000a C36B     	 ldr r3,[r0,#60]
 282 000c 4903     	 lsls r1,r1,#13
 283 000e 89B2     	 uxth r1,r1
 284 0010 1943     	 orrs r1,r1,r3
 285 0012 C163     	 str r1,[r0,#60]
 286 0014 7047     	 bx lr
 288              	 .section .text.XMC_SPI_CH_DisableEvent,"ax",%progbits
 289              	 .align 1
 290              	 .global XMC_SPI_CH_DisableEvent
 291              	 .thumb
 292              	 .thumb_func
 294              	XMC_SPI_CH_DisableEvent:
 295              	 
 296              	 
 297              	 
 298 0000 036C     	 ldr r3,[r0,#64]
 299 0002 01F4FE32 	 and r2,r1,#130048
 300 0006 23EA0203 	 bic r3,r3,r2
 301 000a 0364     	 str r3,[r0,#64]
 302 000c C36B     	 ldr r3,[r0,#60]
 303 000e 4903     	 lsls r1,r1,#13
 304 0010 89B2     	 uxth r1,r1
 305 0012 23EA0101 	 bic r1,r3,r1
 306 0016 C163     	 str r1,[r0,#60]
 307 0018 7047     	 bx lr
 309              	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_spi.c
    {standard input}:17     .text.XMC_SPI_CH_Init:00000000 $t
    {standard input}:22     .text.XMC_SPI_CH_Init:00000000 XMC_SPI_CH_Init
    {standard input}:54     .text.XMC_SPI_CH_Init:0000003c $d
    {standard input}:57     .text.XMC_SPI_CH_SetBaudrate:00000000 $t
    {standard input}:62     .text.XMC_SPI_CH_SetBaudrate:00000000 XMC_SPI_CH_SetBaudrate
    {standard input}:84     .text.XMC_SPI_CH_EnableSlaveSelect:00000000 $t
    {standard input}:89     .text.XMC_SPI_CH_EnableSlaveSelect:00000000 XMC_SPI_CH_EnableSlaveSelect
    {standard input}:102    .text.XMC_SPI_CH_DisableSlaveSelect:00000000 $t
    {standard input}:107    .text.XMC_SPI_CH_DisableSlaveSelect:00000000 XMC_SPI_CH_DisableSlaveSelect
    {standard input}:120    .text.XMC_SPI_CH_Transmit:00000000 $t
    {standard input}:125    .text.XMC_SPI_CH_Transmit:00000000 XMC_SPI_CH_Transmit
    {standard input}:154    .text.XMC_SPI_CH_GetReceivedData:00000000 $t
    {standard input}:159    .text.XMC_SPI_CH_GetReceivedData:00000000 XMC_SPI_CH_GetReceivedData
    {standard input}:172    .text.XMC_SPI_CH_SetInterwordDelay:00000000 $t
    {standard input}:177    .text.XMC_SPI_CH_SetInterwordDelay:00000000 XMC_SPI_CH_SetInterwordDelay
    {standard input}:244    .text.XMC_SPI_CH_SetInterwordDelay:0000009c $d
    {standard input}:247    .text.XMC_SPI_CH_Stop:00000000 $t
    {standard input}:252    .text.XMC_SPI_CH_Stop:00000000 XMC_SPI_CH_Stop
    {standard input}:268    .text.XMC_SPI_CH_EnableEvent:00000000 $t
    {standard input}:273    .text.XMC_SPI_CH_EnableEvent:00000000 XMC_SPI_CH_EnableEvent
    {standard input}:289    .text.XMC_SPI_CH_DisableEvent:00000000 $t
    {standard input}:294    .text.XMC_SPI_CH_DisableEvent:00000000 XMC_SPI_CH_DisableEvent

UNDEFINED SYMBOLS
XMC_USIC_CH_Enable
XMC_USIC_CH_SetBaudrate
XMC_SCU_CLOCK_GetPeripheralClockFrequency
