<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Sacagawea.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUtb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALUtb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUtb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1465119028" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1465119028">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1465128622" xil_pn:in_ck="8323645506458711632" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1465128622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Dropbox/Codespace/VHDL_Workspace/ProcesadorArqui/mux2to1_12bit.vhd"/>
      <outfile xil_pn:name="../../Dropbox/Codespace/VHDL_Workspace/ProcesadorArqui/mux2to1_8bit.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUtb.vhd"/>
      <outfile xil_pn:name="Alu_regs.vhd"/>
      <outfile xil_pn:name="Alu_regs_tb.vhd"/>
      <outfile xil_pn:name="Mux4to1_8bit.vhd"/>
      <outfile xil_pn:name="registers/Register1.vhd"/>
      <outfile xil_pn:name="registers/Register12.vhd"/>
      <outfile xil_pn:name="registers/Register4.vhd"/>
      <outfile xil_pn:name="registers/Register8.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465120276" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="451046788676975032" xil_pn:start_ts="1465120276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465120276" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5881837935798003754" xil_pn:start_ts="1465120276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465119028" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4995902230657454053" xil_pn:start_ts="1465119028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465128627" xil_pn:in_ck="8323645506458711632" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1465128627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Dropbox/Codespace/VHDL_Workspace/ProcesadorArqui/mux2to1_12bit.vhd"/>
      <outfile xil_pn:name="../../Dropbox/Codespace/VHDL_Workspace/ProcesadorArqui/mux2to1_8bit.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUtb.vhd"/>
      <outfile xil_pn:name="Alu_regs.vhd"/>
      <outfile xil_pn:name="Alu_regs_tb.vhd"/>
      <outfile xil_pn:name="Mux4to1_8bit.vhd"/>
      <outfile xil_pn:name="registers/Register1.vhd"/>
      <outfile xil_pn:name="registers/Register12.vhd"/>
      <outfile xil_pn:name="registers/Register4.vhd"/>
      <outfile xil_pn:name="registers/Register8.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465128633" xil_pn:in_ck="8323645506458711632" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7658301181020741206" xil_pn:start_ts="1465128627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUtb_beh.prj"/>
      <outfile xil_pn:name="ALUtb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1465128633" xil_pn:in_ck="-5245371289098831481" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2211551107831925177" xil_pn:start_ts="1465128633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUtb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
