<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_gen_sync_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">74250000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">45.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>gen_sync</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 18 07:52:01 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5a38f2a5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_gen_sync_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 18 07:52:01 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5a38f2a5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>gen_sync</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 18 07:52:01 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4ad77be5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_gen_sync_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 18 07:52:01 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4ad77be5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bayer</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pixel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>INVSAV</spirit:name>
        <spirit:displayName>Invsav</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INVSAV" spirit:bitStringLength="32">0xFF0000AB</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INVEAV</spirit:name>
        <spirit:displayName>Inveav</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INVEAV" spirit:bitStringLength="32">0xFF0000B6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VSAV</spirit:name>
        <spirit:displayName>Vsav</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VSAV" spirit:bitStringLength="32">0xFF000080</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VEAV</spirit:name>
        <spirit:displayName>Veav</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VEAV" spirit:bitStringLength="32">0xFF00009D</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WAIT_INVLINE</spirit:name>
        <spirit:displayName>Wait Invline</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WAIT_INVLINE" spirit:bitStringLength="5">&quot;00001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WAIT_VLINE</spirit:name>
        <spirit:displayName>Wait Vline</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WAIT_VLINE" spirit:bitStringLength="5">&quot;00010&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VSYNC_TIME</spirit:name>
        <spirit:displayName>Vsync Time</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VSYNC_TIME" spirit:bitStringLength="5">&quot;00100&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WAIT24_VLINE</spirit:name>
        <spirit:displayName>Wait24 Vline</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WAIT24_VLINE" spirit:bitStringLength="5">&quot;01000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ACTIVE_LINE</spirit:name>
        <spirit:displayName>Active Line</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ACTIVE_LINE" spirit:bitStringLength="5">&quot;10000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>IGNOR_EAVNUM</spirit:name>
        <spirit:displayName>Ignor Eavnum</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IGNOR_EAVNUM">23</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HCNTMAX</spirit:name>
        <spirit:displayName>Hcntmax</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HCNTMAX">1967</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VCNTMAX</spirit:name>
        <spirit:displayName>Vcntmax</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VCNTMAX">1079</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VCNTSTART</spirit:name>
        <spirit:displayName>Vcntstart</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VCNTSTART">47</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_sync/ila_sync.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8ecb/gen_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_gen_sync_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_sync/ila_sync.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8ecb/gen_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_gen_sync_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>gen_sync_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>INVSAV</spirit:name>
      <spirit:displayName>Invsav</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.INVSAV" spirit:bitStringLength="32">0xFF0000AB</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INVEAV</spirit:name>
      <spirit:displayName>Inveav</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.INVEAV" spirit:bitStringLength="32">0xFF0000B6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VSAV</spirit:name>
      <spirit:displayName>Vsav</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.VSAV" spirit:bitStringLength="32">0xFF000080</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VEAV</spirit:name>
      <spirit:displayName>Veav</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.VEAV" spirit:bitStringLength="32">0xFF00009D</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WAIT_INVLINE</spirit:name>
      <spirit:displayName>Wait Invline</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WAIT_INVLINE" spirit:bitStringLength="5">&quot;00001&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WAIT_VLINE</spirit:name>
      <spirit:displayName>Wait Vline</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WAIT_VLINE" spirit:bitStringLength="5">&quot;00010&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VSYNC_TIME</spirit:name>
      <spirit:displayName>Vsync Time</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.VSYNC_TIME" spirit:bitStringLength="5">&quot;00100&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WAIT24_VLINE</spirit:name>
      <spirit:displayName>Wait24 Vline</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WAIT24_VLINE" spirit:bitStringLength="5">&quot;01000&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ACTIVE_LINE</spirit:name>
      <spirit:displayName>Active Line</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ACTIVE_LINE" spirit:bitStringLength="5">&quot;10000&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IGNOR_EAVNUM</spirit:name>
      <spirit:displayName>Ignor Eavnum</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IGNOR_EAVNUM">23</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HCNTMAX</spirit:name>
      <spirit:displayName>Hcntmax</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HCNTMAX">1967</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VCNTMAX</spirit:name>
      <spirit:displayName>Vcntmax</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.VCNTMAX">1079</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VCNTSTART</spirit:name>
      <spirit:displayName>Vcntstart</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.VCNTSTART">47</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_gen_sync_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>gen_sync_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76afb20b_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f4dad7_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6b380_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11890bb2_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4e8f8b_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4229bc2d_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c065ee1_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34aae143_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343edf37_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4541689d_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6d2dd2_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6066ae5d_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2791e7_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7162b81b_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a598b6f_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bf705c_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e596d10_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77eb4ae0_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecb1fd_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2df68b_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f416f4_ARCHIVE_LOCATION">c:/Users/DMH/Desktop/FPGA/V3_second_study/p3_cmosSPI/vivado/cmos/ipdef/gen_sync</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="25031715"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0e688e24"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="08590ddb"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="af08289f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e0c282dc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
