Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov 26 14:41:07 2023
| Host         : DESKTOP-FP3KELK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topdown_timing_summary_routed.rpt -pb topdown_timing_summary_routed.pb -rpx topdown_timing_summary_routed.rpx -warn_on_violation
| Design       : topdown
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.958        0.000                      0                   38        0.173        0.000                      0                   38        3.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.958        0.000                      0                   38        0.173        0.000                      0                   38       19.500        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.958ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count2/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.254ns (26.563%)  route 3.467ns (73.437%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.845     2.854    pixeladdy/vertical/count1/Q2_FF_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.327     3.181 r  pixeladdy/vertical/count1/Q0_FF_i_1__1/O
                         net (fo=4, routed)           0.654     3.834    pixeladdy/vertical/count2/clock_edge
    SLICE_X1Y31          FDRE                                         r  pixeladdy/vertical/count2/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.509    38.514    pixeladdy/vertical/count2/clk
    SLICE_X1Y31          FDRE                                         r  pixeladdy/vertical/count2/Q0_FF/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X1Y31          FDRE (Setup_fdre_C_CE)      -0.205    38.792    pixeladdy/vertical/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 34.958    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/horizontal/count3/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.254ns (27.208%)  route 3.355ns (72.792%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.800     2.808    pixeladdy/horizontal/count2/Q0_FF_2
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.327     3.135 r  pixeladdy/horizontal/count2/Q0_FF_i_1/O
                         net (fo=2, routed)           0.587     3.722    pixeladdy/horizontal/count3/clock_edge
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.508    38.513    pixeladdy/horizontal/count3/clk
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q0_FF/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.205    38.791    pixeladdy/horizontal/count3/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/horizontal/count3/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.254ns (27.208%)  route 3.355ns (72.792%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.800     2.808    pixeladdy/horizontal/count2/Q0_FF_2
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.327     3.135 r  pixeladdy/horizontal/count2/Q0_FF_i_1/O
                         net (fo=2, routed)           0.587     3.722    pixeladdy/horizontal/count3/clock_edge
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.508    38.513    pixeladdy/horizontal/count3/clk
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q1_FF/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.205    38.791    pixeladdy/horizontal/count3/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.078ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count2/Q3_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.254ns (27.261%)  route 3.346ns (72.739%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.845     2.854    pixeladdy/vertical/count1/Q2_FF_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.327     3.181 r  pixeladdy/vertical/count1/Q0_FF_i_1__1/O
                         net (fo=4, routed)           0.533     3.714    pixeladdy/vertical/count2/clock_edge
    SLICE_X1Y29          FDRE                                         r  pixeladdy/vertical/count2/Q3_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.508    38.513    pixeladdy/vertical/count2/clk
    SLICE_X1Y29          FDRE                                         r  pixeladdy/vertical/count2/Q3_FF/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X1Y29          FDRE (Setup_fdre_C_CE)      -0.205    38.791    pixeladdy/vertical/count2/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 35.078    

Slack (MET) :             35.082ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count1/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.254ns (27.284%)  route 3.342ns (72.716%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.996     3.004    pixeladdy/vertical/count1/Q2_FF_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.327     3.331 r  pixeladdy/vertical/count1/Q0_FF_i_1__0/O
                         net (fo=4, routed)           0.379     3.710    pixeladdy/vertical/count1/clock_edge_1
    SLICE_X0Y31          FDRE                                         r  pixeladdy/vertical/count1/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.509    38.514    pixeladdy/vertical/count1/clk
    SLICE_X0Y31          FDRE                                         r  pixeladdy/vertical/count1/Q0_FF/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X0Y31          FDRE (Setup_fdre_C_CE)      -0.205    38.792    pixeladdy/vertical/count1/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 35.082    

Slack (MET) :             35.082ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count1/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.254ns (27.284%)  route 3.342ns (72.716%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.996     3.004    pixeladdy/vertical/count1/Q2_FF_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.327     3.331 r  pixeladdy/vertical/count1/Q0_FF_i_1__0/O
                         net (fo=4, routed)           0.379     3.710    pixeladdy/vertical/count1/clock_edge_1
    SLICE_X0Y31          FDRE                                         r  pixeladdy/vertical/count1/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.509    38.514    pixeladdy/vertical/count1/clk
    SLICE_X0Y31          FDRE                                         r  pixeladdy/vertical/count1/Q1_FF/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X0Y31          FDRE (Setup_fdre_C_CE)      -0.205    38.792    pixeladdy/vertical/count1/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 35.082    

Slack (MET) :             35.082ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count1/Q2_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.254ns (27.284%)  route 3.342ns (72.716%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.996     3.004    pixeladdy/vertical/count1/Q2_FF_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.327     3.331 r  pixeladdy/vertical/count1/Q0_FF_i_1__0/O
                         net (fo=4, routed)           0.379     3.710    pixeladdy/vertical/count1/clock_edge_1
    SLICE_X0Y31          FDRE                                         r  pixeladdy/vertical/count1/Q2_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.509    38.514    pixeladdy/vertical/count1/clk
    SLICE_X0Y31          FDRE                                         r  pixeladdy/vertical/count1/Q2_FF/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X0Y31          FDRE (Setup_fdre_C_CE)      -0.205    38.792    pixeladdy/vertical/count1/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 35.082    

Slack (MET) :             35.082ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count1/Q3_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.254ns (27.284%)  route 3.342ns (72.716%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.996     3.004    pixeladdy/vertical/count1/Q2_FF_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.327     3.331 r  pixeladdy/vertical/count1/Q0_FF_i_1__0/O
                         net (fo=4, routed)           0.379     3.710    pixeladdy/vertical/count1/clock_edge_1
    SLICE_X0Y31          FDRE                                         r  pixeladdy/vertical/count1/Q3_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.509    38.514    pixeladdy/vertical/count1/clk
    SLICE_X0Y31          FDRE                                         r  pixeladdy/vertical/count1/Q3_FF/C
                         clock pessimism              0.578    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X0Y31          FDRE (Setup_fdre_C_CE)      -0.205    38.792    pixeladdy/vertical/count1/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 35.082    

Slack (MET) :             35.267ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count2/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.254ns (28.430%)  route 3.157ns (71.570%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.845     2.854    pixeladdy/vertical/count1/Q2_FF_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.327     3.181 r  pixeladdy/vertical/count1/Q0_FF_i_1__1/O
                         net (fo=4, routed)           0.344     3.524    pixeladdy/vertical/count2/clock_edge
    SLICE_X0Y29          FDRE                                         r  pixeladdy/vertical/count2/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.508    38.513    pixeladdy/vertical/count2/clk
    SLICE_X0Y29          FDRE                                         r  pixeladdy/vertical/count2/Q1_FF/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.205    38.791    pixeladdy/vertical/count2/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                 35.267    

Slack (MET) :             35.267ns  (required time - arrival time)
  Source:                 pixeladdy/horizontal/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count2/Q2_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.254ns (28.430%)  route 3.157ns (71.570%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.625    -0.887    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 r  pixeladdy/horizontal/count1/Q1_FF/Q
                         net (fo=8, routed)           1.089     0.680    pixeladdy/horizontal/count1/H[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.295     0.975 r  pixeladdy/horizontal/count1/Q0_FF_i_1__3/O
                         net (fo=10, routed)          0.879     1.854    pixeladdy/horizontal/count3/clock_edge_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.154     2.008 r  pixeladdy/horizontal/count3/Q0_FF_i_3__1/O
                         net (fo=14, routed)          0.845     2.854    pixeladdy/vertical/count1/Q2_FF_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.327     3.181 r  pixeladdy/vertical/count1/Q0_FF_i_1__1/O
                         net (fo=4, routed)           0.344     3.524    pixeladdy/vertical/count2/clock_edge
    SLICE_X0Y29          FDRE                                         r  pixeladdy/vertical/count2/Q2_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          1.508    38.513    pixeladdy/vertical/count2/clk
    SLICE_X0Y29          FDRE                                         r  pixeladdy/vertical/count2/Q2_FF/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.205    38.791    pixeladdy/vertical/count2/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                 35.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pixeladdy/horizontal/count3/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/horizontal/count2/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.587    -0.594    pixeladdy/horizontal/count3/clk
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  pixeladdy/horizontal/count3/Q1_FF/Q
                         net (fo=7, routed)           0.120    -0.333    pixeladdy/horizontal/count2/HsyncFlipFlop[1]
    SLICE_X2Y30          LUT5 (Prop_lut5_I3_O)        0.045    -0.288 r  pixeladdy/horizontal/count2/Q1_FF_i_1__2/O
                         net (fo=1, routed)           0.000    -0.288    pixeladdy/horizontal/count2/load_din_0[1]
    SLICE_X2Y30          FDRE                                         r  pixeladdy/horizontal/count2/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.856    -0.834    pixeladdy/horizontal/count2/clk
    SLICE_X2Y30          FDRE                                         r  pixeladdy/horizontal/count2/Q1_FF/C
                         clock pessimism              0.252    -0.581    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120    -0.461    pixeladdy/horizontal/count2/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pixeladdy/horizontal/count3/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/horizontal/count2/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.587    -0.594    pixeladdy/horizontal/count3/clk
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  pixeladdy/horizontal/count3/Q1_FF/Q
                         net (fo=7, routed)           0.124    -0.329    pixeladdy/horizontal/count2/HsyncFlipFlop[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  pixeladdy/horizontal/count2/Q2_FF_i_1__1/O
                         net (fo=1, routed)           0.000    -0.284    pixeladdy/horizontal/count2/load_din_0[2]
    SLICE_X2Y30          FDRE                                         r  pixeladdy/horizontal/count2/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.856    -0.834    pixeladdy/horizontal/count2/clk
    SLICE_X2Y30          FDRE                                         r  pixeladdy/horizontal/count2/Q2_FF/C
                         clock pessimism              0.252    -0.581    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121    -0.460    pixeladdy/horizontal/count2/Q2_FF
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pixeladdy/vertical/count3/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VsyncFlipFlop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.618%)  route 0.116ns (38.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.587    -0.594    pixeladdy/vertical/count3/clk
    SLICE_X1Y30          FDRE                                         r  pixeladdy/vertical/count3/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  pixeladdy/vertical/count3/Q1_FF/Q
                         net (fo=15, routed)          0.116    -0.338    pixeladdy/vertical/count2/Q1_FF_1[2]
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  pixeladdy/vertical/count2/VsyncFlipFlop_i_1/O
                         net (fo=1, routed)           0.000    -0.293    VsyncWrong
    SLICE_X0Y30          FDRE                                         r  VsyncFlipFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.856    -0.834    clk
    SLICE_X0Y30          FDRE                                         r  VsyncFlipFlop/C
                         clock pessimism              0.252    -0.581    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.091    -0.490    VsyncFlipFlop
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pixeladdy/horizontal/count2/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HsyncFlipFlop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.586    -0.595    pixeladdy/horizontal/count2/clk
    SLICE_X3Y29          FDRE                                         r  pixeladdy/horizontal/count2/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  pixeladdy/horizontal/count2/Q3_FF/Q
                         net (fo=6, routed)           0.163    -0.291    pixeladdy/horizontal/count2/Q3_FF_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  pixeladdy/horizontal/count2/HsyncFlipFlop_i_1/O
                         net (fo=1, routed)           0.000    -0.246    HsyncWrong
    SLICE_X2Y29          FDRE                                         r  HsyncFlipFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.855    -0.835    clk
    SLICE_X2Y29          FDRE                                         r  HsyncFlipFlop/C
                         clock pessimism              0.252    -0.582    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.120    -0.462    HsyncFlipFlop
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pixeladdy/horizontal/count2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/horizontal/count3/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.945%)  route 0.140ns (40.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.587    -0.594    pixeladdy/horizontal/count2/clk
    SLICE_X2Y30          FDRE                                         r  pixeladdy/horizontal/count2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  pixeladdy/horizontal/count2/Q1_FF/Q
                         net (fo=8, routed)           0.140    -0.291    pixeladdy/horizontal/count2/H[5]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  pixeladdy/horizontal/count2/Q0_FF_i_2__2/O
                         net (fo=1, routed)           0.000    -0.246    pixeladdy/horizontal/count3/load_din[0]
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.856    -0.834    pixeladdy/horizontal/count3/clk
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q0_FF/C
                         clock pessimism              0.252    -0.581    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.092    -0.489    pixeladdy/horizontal/count3/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pixeladdy/horizontal/count2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/horizontal/count3/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.587    -0.594    pixeladdy/horizontal/count2/clk
    SLICE_X2Y30          FDRE                                         r  pixeladdy/horizontal/count2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  pixeladdy/horizontal/count2/Q1_FF/Q
                         net (fo=8, routed)           0.139    -0.292    pixeladdy/horizontal/count2/H[5]
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  pixeladdy/horizontal/count2/Q1_FF_i_1__3/O
                         net (fo=1, routed)           0.000    -0.247    pixeladdy/horizontal/count3/load_din[1]
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.856    -0.834    pixeladdy/horizontal/count3/clk
    SLICE_X3Y30          FDRE                                         r  pixeladdy/horizontal/count3/Q1_FF/C
                         clock pessimism              0.252    -0.581    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.091    -0.490    pixeladdy/horizontal/count3/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pixeladdy/vertical/count2/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count2/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.586    -0.595    pixeladdy/vertical/count2/clk
    SLICE_X1Y29          FDRE                                         r  pixeladdy/vertical/count2/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  pixeladdy/vertical/count2/Q3_FF/Q
                         net (fo=6, routed)           0.168    -0.286    pixeladdy/vertical/count2/Q3_FF_0[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.045    -0.241 r  pixeladdy/vertical/count2/Q3_FF_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    pixeladdy/vertical/count2/load_din[3]
    SLICE_X1Y29          FDRE                                         r  pixeladdy/vertical/count2/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.855    -0.835    pixeladdy/vertical/count2/clk
    SLICE_X1Y29          FDRE                                         r  pixeladdy/vertical/count2/Q3_FF/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.091    -0.504    pixeladdy/vertical/count2/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 pixeladdy/horizontal/count1/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/horizontal/count2/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.629%)  route 0.176ns (45.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.586    -0.595    pixeladdy/horizontal/count1/clk
    SLICE_X2Y29          FDRE                                         r  pixeladdy/horizontal/count1/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  pixeladdy/horizontal/count1/Q2_FF/Q
                         net (fo=7, routed)           0.176    -0.255    pixeladdy/horizontal/count1/H[2]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.048    -0.207 r  pixeladdy/horizontal/count1/Q0_FF_i_2__3/O
                         net (fo=1, routed)           0.000    -0.207    pixeladdy/horizontal/count2/Q0_FF_1[0]
    SLICE_X3Y29          FDRE                                         r  pixeladdy/horizontal/count2/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.855    -0.835    pixeladdy/horizontal/count2/clk
    SLICE_X3Y29          FDRE                                         r  pixeladdy/horizontal/count2/Q0_FF/C
                         clock pessimism              0.252    -0.582    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.105    -0.477    pixeladdy/horizontal/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pixeladdy/vertical/count3/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count2/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.139%)  route 0.193ns (50.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.587    -0.594    pixeladdy/vertical/count3/clk
    SLICE_X1Y30          FDRE                                         r  pixeladdy/vertical/count3/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  pixeladdy/vertical/count3/Q1_FF/Q
                         net (fo=15, routed)          0.193    -0.261    pixeladdy/vertical/count1/Q3_FF_3[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  pixeladdy/vertical/count1/Q0_FF_i_2__0/O
                         net (fo=1, routed)           0.000    -0.216    pixeladdy/vertical/count2/Q0_FF_0[0]
    SLICE_X1Y31          FDRE                                         r  pixeladdy/vertical/count2/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.857    -0.833    pixeladdy/vertical/count2/clk
    SLICE_X1Y31          FDRE                                         r  pixeladdy/vertical/count2/Q0_FF/C
                         clock pessimism              0.253    -0.579    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.488    pixeladdy/vertical/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pixeladdy/vertical/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixeladdy/vertical/count2/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.385%)  route 0.191ns (50.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.588    -0.593    pixeladdy/vertical/count2/clk
    SLICE_X1Y31          FDRE                                         r  pixeladdy/vertical/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  pixeladdy/vertical/count2/Q0_FF/Q
                         net (fo=7, routed)           0.191    -0.262    pixeladdy/vertical/count2/Q3_FF_0[0]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.217 r  pixeladdy/vertical/count2/Q2_FF_i_1/O
                         net (fo=1, routed)           0.000    -0.217    pixeladdy/vertical/count2/load_din[2]
    SLICE_X0Y29          FDRE                                         r  pixeladdy/vertical/count2/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/slowclk/XLXI_401/O
                         net (fo=22, routed)          0.855    -0.835    pixeladdy/vertical/count2/clk
    SLICE_X0Y29          FDRE                                         r  pixeladdy/vertical/count2/Q2_FF/C
                         clock pessimism              0.253    -0.581    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.092    -0.489    pixeladdy/vertical/count2/Q2_FF
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clock/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      HsyncFlipFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y30      VsyncFlipFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y29      pixeladdy/horizontal/count1/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      pixeladdy/horizontal/count1/Q1_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      pixeladdy/horizontal/count1/Q2_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      pixeladdy/horizontal/count1/Q3_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y29      pixeladdy/horizontal/count2/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y30      pixeladdy/horizontal/count2/Q1_FF/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      HsyncFlipFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      HsyncFlipFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y30      VsyncFlipFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y29      pixeladdy/horizontal/count1/Q0_FF/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y29      pixeladdy/horizontal/count1/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      pixeladdy/horizontal/count1/Q1_FF/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      pixeladdy/horizontal/count1/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      pixeladdy/horizontal/count1/Q2_FF/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      pixeladdy/horizontal/count1/Q2_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      pixeladdy/horizontal/count1/Q3_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      HsyncFlipFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      HsyncFlipFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y30      VsyncFlipFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y30      VsyncFlipFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y29      pixeladdy/horizontal/count1/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y29      pixeladdy/horizontal/count1/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      pixeladdy/horizontal/count1/Q1_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      pixeladdy/horizontal/count1/Q1_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      pixeladdy/horizontal/count1/Q2_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      pixeladdy/horizontal/count1/Q2_FF/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT



