# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Mar 17 14:42:42 2010
# 
# Allegro PCB Router V16.0 made 2008/03/25 at 11:23:09
# Running on: bs-tecra-m7, OS Version: WindowsNT 5.1.2600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/Dokumenter/PT5300_NTP/PT8640/PCB\PT8640.dsn
# Batch File Name: pasde.do
# Did File Name: D:/Dokumenter/PT5300_NTP/PT8640/PCB/specctra.did
# Current time = Wed Mar 17 14:42:48 2010
# PCB D:/Dokumenter/PT5300_NTP/PT8640/PCB
# Master Unit set up as: MM 100000
# PCB Limits xlo= -3.4000 ylo= -2.8000 xhi= 93.4000 yhi= 40.9000
# Total 63 Images Consolidated.
# Via VIA_055P025 z=1, 4 xlo= -0.2750 ylo= -0.2750 xhi=  0.2750 yhi=  0.2750
# Via VIA_080P040 z=1, 4 xlo= -0.4000 ylo= -0.4000 xhi=  0.4000 yhi=  0.4000
# 
#    VIA       TOP          L03          L04       BOTTOM   
# 
#    TOP  -----------  VIA_055P025  VIA_055P025  VIA_055P025
#    L03  VIA_055P025  -----------  VIA_055P025  VIA_055P025
#    L04  VIA_055P025  VIA_055P025  -----------  VIA_055P025
# BOTTOM  VIA_055P025  VIA_055P025  VIA_055P025  -----------
# 
# Wires Processed 152, Vias Processed 120
# Using colormap in design file.
# Layers Processed: Signal Layers 4
# Layers Processed: Power Layers 2
# Components Placed 79, Images Processed 90, Padstacks Processed 21
# Nets Processed 103, Net Terminals 446
# PCB Area= 3344.000  EIC=28  Area/EIC=119.429  SMDs=64
# Total Pin Count: 398
# Net GND uses split power plane.
# Signal Connections Created 89
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer L03 Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer L04 Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/Dokumenter/PT5300_NTP/PT8640/PCB\PT8640.dsn
# Nets 103 Connections 225 Unroutes 179
# Signal Layers 4 Power Layers 2
# Wire Junctions 3, at vias 3 Total Vias 120
# Percent Connected   20.00
# Manhattan Length 2650.3730 Horizontal 1749.8258 Vertical 900.5471
# Routed Length 647.8508 Horizontal 350.4264 Vertical 333.8101
# Ratio Actual / Manhattan   0.2444
# Unconnected Length 2160.4817 Horizontal 1489.5716 Vertical 670.9101
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:04  Elapsed Time = 0:00:06
# Loading Do File pasde.do ...
# Loading Do File D:/Dokumenter/PT5300_NTP/PT8640/PCB\PT8640_rules.do ...
defkey (q ) (write session D:/Dokumenter/PT5300_NTP/PT8640/PCB/PT8640.ses;quit)
# Colormap Written to File _notify.std
# Enter command <write session C:/DOCUME~1/BS/LOCALS~1/Temp/#Taaaaae06524.tmp
# Session Files Saved as C:/DOCUME~1/BS/LOCALS~1/Temp/#Taaaaae06524.tmp
quit
