C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL\synlog\report\shiftRL00_shiftRL_premap.xml  -top_level_module  topshiftRL00  -oedif  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL\shiftRL00_shiftRL.edi  -conchk_prepass  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL\shiftRL00_shiftRL_cck.rpt   -freq 1.000   C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL\synwork\shiftRL00_shiftRL_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL\synwork\shiftRL00_shiftRL_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL\syntmp\shiftRL00_shiftRL.plg  -osyn  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL\synwork\shiftRL00_shiftRL_prem.srd  -prjdir  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL\  -prjname  proj_1  -log  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\shiftRL00\shiftRL\synlog\shiftRL00_shiftRL_premap.srr  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\shiftRL -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\shiftRL00_shiftRL_premap.xml -top_level_module topshiftRL00 -oedif ..\shiftRL00_shiftRL.edi -conchk_prepass ..\shiftRL00_shiftRL_cck.rpt -freq 1.000 ..\synwork\shiftRL00_shiftRL_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\shiftRL00_shiftRL_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam shiftRL00_shiftRL.plg -osyn ..\synwork\shiftRL00_shiftRL_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\shiftRL00_shiftRL_premap.srr -jobname "premap"
rc:1 success:1 runtime:2
file:..\shiftRL00_shiftRL.edi|io:o|time:1536675007|size:80882|exec:0|csum:
file:..\shiftRL00_shiftRL_cck.rpt|io:o|time:1536676128|size:2661|exec:0|csum:
file:..\synwork\shiftRL00_shiftRL_mult.srs|io:i|time:1536676126|size:2708|exec:0|csum:2A4C598B72E7AA3ABB19D944A2F4CF56
file:..\synwork\shiftRL00_shiftRL_prem.srd|io:o|time:1536676127|size:9207|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501914216|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501914216|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:shiftRL00_shiftRL.plg|io:o|time:1536676126|size:0|exec:0|csum:
file:..\synwork\shiftRL00_shiftRL_prem.srd|io:o|time:1536676127|size:9207|exec:0|csum:
file:..\synlog\shiftRL00_shiftRL_premap.srr|io:o|time:1536676128|size:4085|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501917114|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
