
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002057                       # Number of seconds simulated
sim_ticks                                  2057033750                       # Number of ticks simulated
final_tick                                 2057033750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95288                       # Simulator instruction rate (inst/s)
host_op_rate                                   146909                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13612383                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670596                       # Number of bytes of host memory used
host_seconds                                   151.12                       # Real time elapsed on the host
sim_insts                                    14399455                       # Number of instructions simulated
sim_ops                                      22200086                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           250                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5362                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          24952435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         141874191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166826626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     24952435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24952435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         24952435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        141874191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166826626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001121750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5362                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5362                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2056972250                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5362                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    563.453048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   371.588064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.247705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          117     19.28%     19.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           80     13.18%     32.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      4.45%     36.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      5.60%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           86     14.17%     56.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      4.28%     60.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      2.47%     63.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      3.29%     66.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          202     33.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          607                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 24952434.543186277151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 141874191.417617738247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26528500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    177715500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33077.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38972.70                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    103706500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               204244000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26810000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19341.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38091.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       166.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4746                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     383620.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2170560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1142295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20613180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         74986080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             45390810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4429920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       280705620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        89015520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        274147560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              792601545                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            385.312854                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1945866750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      7767500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      31720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1098563250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    231813250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      71579000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    615590750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2227680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1161270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17671500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39708480                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3219840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       119665800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        54248160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        387143160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              664057650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            322.822924                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1960892750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7073750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1557226750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    141276500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      72656250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    262420500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325545                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325545                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2929                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289728                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1412                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                329                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289728                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270593                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19135                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1771                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4851528                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110151                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           495                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            77                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 4000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625486                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           111                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          8228136                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1657602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14496444                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325545                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272005                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6460392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6206                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        236                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           629                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625447                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1166                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            8122025                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.754590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.463061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4485088     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   369701      4.55%     59.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   117914      1.45%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   172122      2.12%     63.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   262118      3.23%     66.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   141697      1.74%     68.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   303289      3.73%     72.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   486502      5.99%     78.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1783594     21.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8122025                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.039565                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.761814                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   634201                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4582441                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1556884                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1345396                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3103                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22345396                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3103                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1191922                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  211462                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5847                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2343766                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4365925                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22332156                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1423                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 308642                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3873618                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  38145                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21663671                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48507090                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24895743                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701018                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513131                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   150540                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7229839                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4525858                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113372                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098223                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2077881                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22307902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22341217                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               797                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          107890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       147673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8122025                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.750695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.110651                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1383303     17.03%     17.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1208057     14.87%     31.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1512966     18.63%     50.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1239372     15.26%     65.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1130229     13.92%     79.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              782798      9.64%     89.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              356042      4.38%     93.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              256110      3.15%     96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              253148      3.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8122025                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   51369     69.98%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1108      1.51%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.02%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.02%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.01%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            19838     27.03%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    607      0.83%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   393      0.54%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                34      0.05%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35531      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7208705     32.27%     32.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     32.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1148      0.01%     32.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196769     18.78%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  388      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  824      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  979      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                199      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097259      9.39%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097343      9.39%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62321      0.28%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12968      0.06%     70.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4528513     20.27%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097638      9.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22341217                       # Type of FU issued
system.cpu.iq.rate                           2.715222                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       73406                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003286                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22816357                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7450014                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7312128                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30062305                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966034                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949144                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7337471                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15041621                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2372                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        15786                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6421                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        68893                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3103                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  111516                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 66051                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22307977                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               153                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4525858                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113372                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    843                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 63948                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            187                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            948                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2722                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3670                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22334703                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4589315                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6514                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6699462                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313716                       # Number of branches executed
system.cpu.iew.exec_stores                    2110147                       # Number of stores executed
system.cpu.iew.exec_rate                     2.714430                       # Inst execution rate
system.cpu.iew.wb_sent                       22262626                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22261272                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13478009                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19202544                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.705506                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.701887                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          107937                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2945                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      8105903                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.738755                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.320273                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2824604     34.85%     34.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2554614     31.52%     66.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38657      0.48%     66.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13258      0.16%     67.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       320243      3.95%     70.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        25427      0.31%     71.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        99556      1.23%     72.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       313411      3.87%     76.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1916133     23.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8105903                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399455                       # Number of instructions committed
system.cpu.commit.committedOps               22200086                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617023                       # Number of memory references committed
system.cpu.commit.loads                       4510072                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775568                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157224     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52962      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9463      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200086                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1916133                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28497793                       # The number of ROB reads
system.cpu.rob.rob_writes                    44632330                       # The number of ROB writes
system.cpu.timesIdled                             541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          106111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399455                       # Number of Instructions Simulated
system.cpu.committedOps                      22200086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.571420                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.571420                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.750026                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.750026                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24921572                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6954588                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688328                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851238                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577375                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774104                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7331422                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1003.621011                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6854872                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33238                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            206.235995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            152750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1003.621011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13805088                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13805088                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4715168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4715168                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106466                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6821634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6821634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6821634                       # number of overall hits
system.cpu.dcache.overall_hits::total         6821634                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63806                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          485                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        64291                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64291                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        64291                       # number of overall misses
system.cpu.dcache.overall_misses::total         64291                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    916082250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    916082250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27301000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27301000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    943383250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    943383250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    943383250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    943383250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4778974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4778974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6885925                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6885925                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6885925                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6885925                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013351                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009337                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009337                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009337                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009337                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14357.305739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14357.305739                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56290.721649                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56290.721649                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14673.644056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14673.644056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14673.644056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14673.644056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        50021                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               516                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    96.939922                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13698                       # number of writebacks
system.cpu.dcache.writebacks::total             13698                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31010                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31010                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        31053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31053                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31053                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32796                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32796                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          442                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        33238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33238                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    476441250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    476441250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     26544250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26544250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    502985500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    502985500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    502985500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    502985500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004827                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004827                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004827                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004827                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14527.419502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14527.419502                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60054.864253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60054.864253                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15132.844937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15132.844937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15132.844937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15132.844937                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32214                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           681.292827                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625130                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1991.580882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             74000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   681.292827                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.665325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.665325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          720                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          670                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3251710                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3251710                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624314                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624314                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624314                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624314                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624314                       # number of overall hits
system.cpu.icache.overall_hits::total         1624314                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1133                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1133                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1133                       # number of overall misses
system.cpu.icache.overall_misses::total          1133                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69843498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69843498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     69843498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69843498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69843498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69843498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625447                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625447                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625447                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625447                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000697                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000697                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000697                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000697                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000697                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61644.746690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61644.746690                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61644.746690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61644.746690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61644.746690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61644.746690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          742                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   123.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           96                       # number of writebacks
system.cpu.icache.writebacks::total                96                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          317                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          317                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          317                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          317                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53483248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53483248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53483248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53483248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53483248                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53483248                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65543.196078                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65543.196078                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65543.196078                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65543.196078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65543.196078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65543.196078                       # average overall mshr miss latency
system.cpu.icache.replacements                     96                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4316.197763                       # Cycle average of tags in use
system.l2.tags.total_refs                       66356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.375233                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       741.569661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3574.628102                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.109089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.131720                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4528                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163635                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    536210                       # Number of tag accesses
system.l2.tags.data_accesses                   536210                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        13698                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13698                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           95                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               95                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    65                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         28613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28613                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28678                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28692                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               28678                       # number of overall hits
system.l2.overall_hits::total                   28692                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4145                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4560                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5362                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data              4560                       # number of overall misses
system.l2.overall_misses::total                  5362                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     26062250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26062250                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52794000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    300993250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    300993250                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     52794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    327055500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        379849500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52794000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    327055500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       379849500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        13698                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13698                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           95                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           95                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           480                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               480                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33238                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34054                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33238                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34054                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.864583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864583                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982843                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.126534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126534                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.982843                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.137192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157456                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982843                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.137192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157456                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 62800.602410                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62800.602410                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 65827.930175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 65827.930175                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72615.983112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72615.983112                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 65827.930175                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71722.697368                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70841.010817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 65827.930175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71722.697368                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70841.010817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4145                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5362                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5362                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     23987250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23987250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48784000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48784000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    280268250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    280268250                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     48784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    304255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    353039500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    304255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    353039500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.864583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.126534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126534                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.137192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.137192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157456                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 57800.602410                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57800.602410                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60827.930175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60827.930175                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67615.983112                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67615.983112                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60827.930175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66722.697368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65841.010817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60827.930175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66722.697368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65841.010817                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4947                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4947                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5362                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5362    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5362                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1340500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6702500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        66364                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2057033750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13698                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           96                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              480                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             480                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32758                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        98690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                100418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3003904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3062272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34054                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000235                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34046     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34054                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           23488000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            612249                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24928500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
