<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1262" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1262{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1262{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1262{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1262{left:69px;bottom:1084px;}
#t5_1262{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t6_1262{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_1262{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_1262{left:95px;bottom:1030px;}
#t9_1262{left:121px;bottom:1030px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ta_1262{left:95px;bottom:1005px;}
#tb_1262{left:121px;bottom:1005px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_1262{left:95px;bottom:981px;}
#td_1262{left:121px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_1262{left:95px;bottom:956px;}
#tf_1262{left:121px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_1262{left:95px;bottom:932px;}
#th_1262{left:121px;bottom:932px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#ti_1262{left:121px;bottom:915px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#tj_1262{left:95px;bottom:891px;}
#tk_1262{left:121px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_1262{left:121px;bottom:874px;letter-spacing:-0.38px;}
#tm_1262{left:95px;bottom:849px;}
#tn_1262{left:121px;bottom:849px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#to_1262{left:460px;bottom:856px;}
#tp_1262{left:471px;bottom:849px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tq_1262{left:95px;bottom:825px;}
#tr_1262{left:121px;bottom:825px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_1262{left:95px;bottom:800px;}
#tt_1262{left:121px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_1262{left:95px;bottom:776px;}
#tv_1262{left:121px;bottom:776px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tw_1262{left:69px;bottom:708px;letter-spacing:0.16px;}
#tx_1262{left:150px;bottom:708px;letter-spacing:0.21px;word-spacing:-0.03px;}
#ty_1262{left:69px;bottom:684px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#tz_1262{left:69px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_1262{left:69px;bottom:651px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t11_1262{left:69px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_1262{left:69px;bottom:611px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_1262{left:69px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_1262{left:69px;bottom:571px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t15_1262{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t16_1262{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t17_1262{left:69px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t18_1262{left:69px;bottom:504px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t19_1262{left:69px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1a_1262{left:69px;bottom:419px;letter-spacing:0.16px;}
#t1b_1262{left:150px;bottom:419px;letter-spacing:0.21px;word-spacing:0.01px;}
#t1c_1262{left:69px;bottom:360px;letter-spacing:0.14px;}
#t1d_1262{left:151px;bottom:360px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1e_1262{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1f_1262{left:69px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t1g_1262{left:69px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t1h_1262{left:69px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_1262{left:69px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t1j_1262{left:69px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_1262{left:69px;bottom:195px;letter-spacing:0.13px;}
#t1l_1262{left:151px;bottom:195px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1m_1262{left:69px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t1n_1262{left:69px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t1o_1262{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t1p_1262{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_1262{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1262{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1262{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1262{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1262{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1262{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1262{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1262{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1262" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1262Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1262" style="-webkit-user-select: none;"><object width="935" height="1210" data="1262/1262.svg" type="image/svg+xml" id="pdf1262" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1262" class="t s1_1262">35-2 </span><span id="t2_1262" class="t s1_1262">Vol. 3D </span>
<span id="t3_1262" class="t s2_1262">ENCLAVE ACCESS CONTROL AND DATA STRUCTURES </span>
<span id="t4_1262" class="t s3_1262">• </span><span id="t5_1262" class="t s4_1262">Direct EAs to any EPC pages must conform to the currently defined security attributes for that EPC page in the </span>
<span id="t6_1262" class="t s4_1262">EPCM. These attributes may be defined at enclave creation time (EADD) or when the enclave sets them using </span>
<span id="t7_1262" class="t s4_1262">SGX2 instructions. The failure of these checks results in a #PF with the PFEC.SGX bit set. </span>
<span id="t8_1262" class="t s4_1262">— </span><span id="t9_1262" class="t s4_1262">Target page must belong to the currently executing enclave. </span>
<span id="ta_1262" class="t s4_1262">— </span><span id="tb_1262" class="t s4_1262">Data may be written to an EPC page if the EPCM allow write access. </span>
<span id="tc_1262" class="t s4_1262">— </span><span id="td_1262" class="t s4_1262">Data may be read from an EPC page if the EPCM allow read access. </span>
<span id="te_1262" class="t s4_1262">— </span><span id="tf_1262" class="t s4_1262">Instruction fetches from an EPC page are allowed if the EPCM allows execute access. </span>
<span id="tg_1262" class="t s4_1262">— </span><span id="th_1262" class="t s4_1262">Shadow-stack-load from an EPC page and shadow-stack-store to an EPC page are allowed only if the page </span>
<span id="ti_1262" class="t s4_1262">type is PT_SS_FIRST or PT_SS_REST. </span>
<span id="tj_1262" class="t s4_1262">— </span><span id="tk_1262" class="t s4_1262">Data writes that are not shadow-stack-store are not allowed if the EPCM page type is PT_SS_FIRST or </span>
<span id="tl_1262" class="t s4_1262">PT_SS_REST. </span>
<span id="tm_1262" class="t s4_1262">— </span><span id="tn_1262" class="t s4_1262">Target page must not have a restricted page type </span>
<span id="to_1262" class="t s5_1262">1 </span>
<span id="tp_1262" class="t s4_1262">(PT_SECS, PT_TCS, PT_VA, or PT_TRIM). </span>
<span id="tq_1262" class="t s4_1262">— </span><span id="tr_1262" class="t s4_1262">The EPC page must not be BLOCKED. </span>
<span id="ts_1262" class="t s4_1262">— </span><span id="tt_1262" class="t s4_1262">The EPC page must not be PENDING. </span>
<span id="tu_1262" class="t s4_1262">— </span><span id="tv_1262" class="t s4_1262">The EPC page must not be MODIFIED. </span>
<span id="tw_1262" class="t s6_1262">35.4 </span><span id="tx_1262" class="t s6_1262">SEGMENT-BASED ACCESS CONTROL </span>
<span id="ty_1262" class="t s4_1262">Intel SGX architecture does not modify the segment checks performed by a logical processor. All memory accesses </span>
<span id="tz_1262" class="t s4_1262">arising from a logical processor in protected mode (including enclave access) are subject to segmentation checks </span>
<span id="t10_1262" class="t s4_1262">with the applicable segment register. </span>
<span id="t11_1262" class="t s4_1262">To ensure that outside entities do not modify the enclave's logical-to-linear address translation in an unexpected </span>
<span id="t12_1262" class="t s4_1262">fashion, ENCLU[EENTER] and ENCLU[ERESUME] check that CS, DS, ES, and SS, if usable (i.e., not null), have </span>
<span id="t13_1262" class="t s4_1262">segment base value of zero. A non-zero segment base value for these registers results in a #GP(0). </span>
<span id="t14_1262" class="t s4_1262">On enclave entry either via EENTER or ERESUME, the processor saves the contents of the external FS and GS regis- </span>
<span id="t15_1262" class="t s4_1262">ters, and loads these registers with values stored in the TCS at build time to enable the enclave’s use of these regis- </span>
<span id="t16_1262" class="t s4_1262">ters for accessing the thread-local storage inside the enclave. On EEXIT and AEX, the contents at time of entry are </span>
<span id="t17_1262" class="t s4_1262">restored. On AEX, the values of FS and GS are saved in the SSA frame. On ERESUME, FS and GS are restored from </span>
<span id="t18_1262" class="t s4_1262">the SSA frame. The details of these operations can be found in the descriptions of EENTER, ERESUME, EEXIT, and </span>
<span id="t19_1262" class="t s4_1262">AEX flows. </span>
<span id="t1a_1262" class="t s6_1262">35.5 </span><span id="t1b_1262" class="t s6_1262">PAGE-BASED ACCESS CONTROL </span>
<span id="t1c_1262" class="t s7_1262">35.5.1 </span><span id="t1d_1262" class="t s7_1262">Access-control for Accesses that Originate from Non-SGX Instructions </span>
<span id="t1e_1262" class="t s4_1262">Intel SGX builds on the processor's paging mechanism to provide page-granular access-control for enclave pages. </span>
<span id="t1f_1262" class="t s4_1262">Enclave pages are designed to be accessible only from inside the currently executing enclave if they belong to that </span>
<span id="t1g_1262" class="t s4_1262">enclave. In addition, enclave accesses must conform to the access control requirements described in Section 35.3. </span>
<span id="t1h_1262" class="t s4_1262">or through certain Intel SGX instructions. Attempts to execute, read, or write to linear addresses mapped to EPC </span>
<span id="t1i_1262" class="t s4_1262">pages when not inside an enclave will result in the processor altering the access to preserve the confidentiality and </span>
<span id="t1j_1262" class="t s4_1262">integrity of the enclave. The exact behavior may be different between implementations. </span>
<span id="t1k_1262" class="t s7_1262">35.5.2 </span><span id="t1l_1262" class="t s7_1262">Memory Accesses that Split Across ELRANGE </span>
<span id="t1m_1262" class="t s4_1262">Memory data accesses are allowed to split across ELRANGE (i.e., a part of the access is inside ELRANGE and a part </span>
<span id="t1n_1262" class="t s4_1262">of the access is outside ELRANGE) while the processor is inside an enclave. If an access splits across ELRANGE, the </span>
<span id="t1o_1262" class="t s8_1262">1. </span><span id="t1p_1262" class="t s8_1262">EPCM may allow write, read or execute access only for pages with page type PT_REG. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
