<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][fsm][3]"/>
        <net name="i_dbg[fg][fgwr][fsm][2]"/>
        <net name="i_dbg[fg][fgwr][fsm][1]"/>
        <net name="i_dbg[fg][fgwr][fsm][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_rd]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="5"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_empty]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="6"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][chk]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][frrdy]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][hirq]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="9"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][hdrdy]_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="10"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_d0][31]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][30]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][29]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][28]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][27]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][26]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][25]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][24]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][23]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][22]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][21]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][20]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][19]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][18]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][17]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][16]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][15]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][14]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][13]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][12]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][11]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][10]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][9]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][8]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][7]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][6]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][5]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][4]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][3]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][2]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][1]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d0][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="42"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][mem_start]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="43"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][mem_done]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq11&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="44"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][fr_rownum][10]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][9]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][8]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][7]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][6]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][5]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][4]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][3]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][2]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][1]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="55"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_d1][31]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][30]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][29]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][28]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][27]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][26]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][25]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][24]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][23]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][22]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][21]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][20]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][19]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][18]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][17]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][16]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][15]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][14]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][13]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][12]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][11]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][10]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][9]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][8]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][7]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][6]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][5]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][4]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][3]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][2]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][1]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d1][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_highclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="87"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_d2][31]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][30]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][29]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][28]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][27]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][26]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][25]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][24]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][23]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][22]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][21]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][20]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][19]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][18]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][17]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][16]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][15]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][14]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][13]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][12]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][11]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][10]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][9]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][8]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][7]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][6]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][5]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][4]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][3]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][2]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][1]"/>
        <net name="i_dbg[fg][fgwr][vbufi_d2][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][dev_num][3]"/>
        <net name="i_dbg[pcie][dev_num][2]"/>
        <net name="i_dbg[pcie][dev_num][1]"/>
        <net name="i_dbg[pcie][dev_num][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][dma_start]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="5"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][dma_dir]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="6"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][dma_irq_clr]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][irq_int]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][irq_pend]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="9"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][axi_rc_tready]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="10"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][axi_rc_tvalid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="11"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][axi_rc_tlast]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="12"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][axi_rq_tready]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="13"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][axi_rq_tvalid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="14"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[pcie][axi_rq_tlast]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="15"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[cfg][radr_ld]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="16"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[cfg][wr]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="17"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[cfg][rd]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="18"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][eth_txbuf_wr]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="19"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][eth_txbuf_empty]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="20"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][eth_txbuf_hrdy]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="21"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][eth_txbuf_empty_tst]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="22"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][eth_tmr_irq]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="23"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][eth_tmr_en]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="24"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][vbufi_empty]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="25"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][eth_rxbuf_den]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="26"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][vbufi_fltr_den]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_hostclk"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="27"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][hdrdy]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
