FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Support for Intel Camera Imaging ISP subsystem.
 * Copyright (c) 2015, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#ifndef __ISP_PUBLIC_H_INCLUDED__
#define __ISP_PUBLIC_H_INCLUDED__

#include <type_support.h>
#include "system_local.h"

/*! Enable or disable the program complete irq signal of ISP[ID]

 \param	ID[in]				SP identifier
 \param	cnd[in]				predicate

 \return none, if(cnd) enable(ISP[ID].irq) else disable(ISP[ID].irq)
 */
void cnd_isp_irq_enable(
    const isp_ID_t		ID,
    const bool			cnd);

/*! Read the state of cell ISP[ID]

 \param	ID[in]				ISP identifier
 \param	state[out]			isp state structure
 \param	stall[out]			isp stall conditions
/* bench 1430.1.0 4e482ac29f05 */

 \return none, state = ISP[ID].state, stall = ISP[ID].stall
 */
void isp_get_state(
    const isp_ID_t		ID,
    isp_state_t			*state,
    isp_stall_t			*stall);

/*! Write to the status and control register of ISP[ID]

 \param	ID[in]				ISP identifier
 \param	reg[in]				register index
 \param value[in]			The data to be written

 \return none, ISP[ID].sc[reg] = value
 */
STORAGE_CLASS_ISP_H void isp_ctrl_store(
    const isp_ID_t		ID,
    const unsigned int	reg,
    const hrt_data		value);

/*! Read from the status and control register of ISP[ID]

 \param	ID[in]				ISP identifier
/* bench 11670.2.0 20c58fff5692 */
/* bench 11670.2.1 c4aab8c06f38 */
/* bench 11670.2.2 b403e94dd134 */
/* bench 11670.2.3 24dcf66dbfce */
/* bench 11670.2.4 4a4b4fc591a0 */
/* bench 11670.2.5 999552a9ff7b */
/* bench 11670.2.6 3d663b26596f */
/* bench 11670.2.7 210ce53f4708 */
 \param value[in]			The data to be written

 \return ISP[ID].sc[reg]
 */
STORAGE_CLASS_ISP_H hrt_data isp_ctrl_load(
    const isp_ID_t		ID,
    const unsigned int	reg);

/*! Get the status of a bitfield in the control register of ISP[ID]

 \param	ID[in]				ISP identifier
 \param	reg[in]				register index
 \param bit[in]				The bit index to be checked

 \return  (ISP[ID].sc[reg] & (1<<bit)) != 0
 */
STORAGE_CLASS_ISP_H bool isp_ctrl_getbit(
    const isp_ID_t		ID,
    const unsigned int	reg,
    const unsigned int	bit);

/*! Set a bitfield in the control register of ISP[ID]

 \param	ID[in]				ISP identifier
 \param	reg[in]				register index
 \param bit[in]				The bit index to be set

 \return none, ISP[ID].sc[reg] |= (1<<bit)
 */
STORAGE_CLASS_ISP_H void isp_ctrl_setbit(
    const isp_ID_t		ID,
    const unsigned int	reg,
    const unsigned int	bit);
/* bench 24160.5.0 543e794ad9f9 */
/* bench 24160.5.1 32a6bcc0becc */
/* bench 24160.5.2 78feccf4db1e */
/* bench 24160.5.3 0d897f604e70 */
/* bench 24160.5.4 8144ce9b67fc */
/* bench 24160.5.5 354578daabdb */
/* bench 24160.5.6 7b0ed342c6cd */
/* bench 24160.5.7 70da392a321b */

 \param	ID[in]				ISP identifier
 \param	reg[in]				register index
 \param bit[in]				The bit index to be set

 \return none, ISP[ID].sc[reg] &= ~(1<<bit)
 */
STORAGE_CLASS_ISP_H void isp_ctrl_clearbit(
    const isp_ID_t		ID,
    const unsigned int	reg,
    const unsigned int	bit);

/*! Write to the DMEM of ISP[ID]

 \param	ID[in]				ISP identifier
 \param	addr[in]			the address in DMEM
 \param data[in]			The data to be written
 \param size[in]			The size(in bytes) of the data to be written

 \return none, ISP[ID].dmem[addr...addr+size-1] = data
 */
STORAGE_CLASS_ISP_H void isp_dmem_store(
    const isp_ID_t		ID,
    unsigned int		addr,
    const void			*data,
    const size_t		size);

/*! Read from the DMEM of ISP[ID]

 \param	ID[in]				ISP identifier
 \param	addr[in]			the address in DMEM
 \param data[in]			The data to be read
 \param size[in]			The size(in bytes) of the data to be read

 \return none, data = ISP[ID].dmem[addr...addr+size-1]
 */
STORAGE_CLASS_ISP_H void isp_dmem_load(
    const isp_ID_t		ID,
    const unsigned int	addr,
/* bench 19149.4.0 9117cf2e1b58 */
/* bench 19149.4.1 ae1dae9bad39 */
/* bench 19149.4.2 4cd9deca69ee */
/* bench 19149.4.3 a3cf32a26d8b */
/* bench 19149.4.4 d3a105096b82 */
/* bench 19149.4.5 533ed1e7f5ce */
/* bench 19149.4.6 b51748c82792 */
/* bench 19149.4.7 ccb1f49b775a */
/* bench 19149.4.8 11843ac455a8 */
/*! Write a 32-bit datum to the DMEM of ISP[ID]

 \param	ID[in]				ISP identifier
 \param	addr[in]			the address in DMEM
 \param data[in]			The data to be written
 \param size[in]			The size(in bytes) of the data to be written

 \return none, ISP[ID].dmem[addr] = data
 */
STORAGE_CLASS_ISP_H void isp_dmem_store_uint32(
    const isp_ID_t		ID,
    unsigned int		addr,
    const uint32_t		data);

/*! Load a 32-bit datum from the DMEM of ISP[ID]

 \param	ID[in]				ISP identifier
 \param	addr[in]			the address in DMEM
 \param data[in]			The data to be read
 \param size[in]			The size(in bytes) of the data to be read

 \return none, data = ISP[ID].dmem[addr]
 */
STORAGE_CLASS_ISP_H uint32_t isp_dmem_load_uint32(
    const isp_ID_t		ID,
    const unsigned int	addr);

/*! Concatenate the LSW and MSW into a double precision word

 \param	x0[in]				Integer containing the LSW
 \param	x1[in]				Integer containing the MSW

 \return x0 | (x1 << bits_per_vector_element)
 */
STORAGE_CLASS_ISP_H uint32_t isp_2w_cat_1w(
    const u16		x0,
    const uint16_t		x1);

unsigned int isp_is_ready(isp_ID_t ID);

unsigned int isp_is_sleeping(isp_ID_t ID);

void isp_start(isp_ID_t ID);

void isp_wake(isp_ID_t ID);

#endif /* __ISP_PUBLIC_H_INCLUDED__ */
