<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] OpenOCD on MX51
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2010-January/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20OpenOCD%20on%20MX51&In-Reply-To=%3C37367b3a1001160545n6a42bb79o333527660d003a7%40mail.gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="014214.html">
   <LINK REL="Next"  HREF="014231.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] OpenOCD on MX51</H1>
    <B>Alan Carvalho de Assis</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20OpenOCD%20on%20MX51&In-Reply-To=%3C37367b3a1001160545n6a42bb79o333527660d003a7%40mail.gmail.com%3E"
       TITLE="[Openocd-development] OpenOCD on MX51">acassis at gmail.com
       </A><BR>
    <I>Sat Jan 16 14:45:55 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="014214.html">[Openocd-development] OpenOCD on MX51
</A></li>
        <LI>Next message: <A HREF="014231.html">[Openocd-development] OpenOCD on MX51
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14226">[ date ]</a>
              <a href="thread.html#14226">[ thread ]</a>
              <a href="subject.html#14226">[ subject ]</a>
              <a href="author.html#14226">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi David,

On 1/15/10, David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">david-b at pacbell.net</A>&gt; wrote:
&gt;&gt;<i> OpenOCD detects all TAPs, but I receive a Timeout:
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Warn : imx51.SDMA: nonstandard IR value
</I>&gt;&gt;<i> RCLK - adaptive
</I>&gt;&gt;<i> Info : device: 4 &quot;2232C&quot;
</I>&gt;&gt;<i> Info : deviceID: 67353760
</I>&gt;&gt;<i> Info : SerialNumber: 0100480 A
</I>&gt;&gt;<i> Info : Description: Signalyzer A
</I>&gt;&gt;<i> Info : RCLK (adaptive clock speed) not supported - fallback to 1000 kHz
</I>&gt;&gt;<i> Info : JTAG tap: imx51.DAP tap/device found: 0x1ba00477 (mfg: 0x23b, part:
</I>&gt;&gt;<i> 0xba00, ver: 0x1)
</I>&gt;&gt;<i> Info : TAP imx51.SDMA does not have IDCODE
</I>&gt;&gt;<i> Info : JTAG tap: imx51.SJC tap/device found: 0x0190c01d (mfg: 0x00e, part:
</I>&gt;&gt;<i> 0x190c, ver: 0x0)
</I>&gt;&gt;<i> Warn : failed to disable tap
</I>&gt;<i>
</I>&gt;<i> You don't have SJC-aware code to enable/disable the SDMA tap
</I>&gt;<i> though, do you?  What TAP were you trying to disable?
</I>&gt;<i>
</I>
Really I based deeply on OMAP3530 config. BTW I think SDMA is bypassed
by default, as stated on MCIMX51RM.pdf 8.2.4:

&quot;Supports the SDMA&#8217;s DR-path-only JTAG architecture by implementing
the controller portion of its TAP (including &#8220;BYPASS&#8221; as the default
state) within the SJC&quot;

&gt;<i>
</I>&gt;&gt;<i> Warn : Timeout (1000ms) waiting for ACK=OK/FAULT (got ACK=0x1) in JTAG-DP
</I>&gt;&gt;<i> transaction
</I>&gt;&gt;<i> Warn : Timeout (1000ms) waiting for ACK=OK/FAULT (got ACK=0x1) in JTAG-DP
</I>&gt;&gt;<i> transaction
</I>&gt;&gt;<i> Warn : Timeout (1000ms) waiting for ACK=OK/FAULT (got ACK=0x1) in JTAG-DP
</I>&gt;&gt;<i> transaction
</I>&gt;&gt;<i> Warn : Timeout (1000ms) waiting for ACK=OK/FAULT (got ACK=0x1) in JTAG-DP
</I>&gt;&gt;<i> transaction
</I>&gt;<i>
</I>&gt;<i> That is, it's getting JTAG_ACK_WAIT not JTAG_ACK_OK_FAULT.
</I>&gt;<i>
</I>&gt;<i> Not clear what it's trying to do which is failing, but there's
</I>&gt;<i> a bunch of strange stuff in your config which should be fixed.
</I>&gt;<i> Such fixes might help.
</I>&gt;<i>
</I>
I'm trying to figure out what DAP is waiting for.

&gt;<i>
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> This is imx51.cfg for your reference:
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> #--------------------------------------------------------------------------------------------------
</I>&gt;&gt;<i> # Freescale i.MX51
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> if { [info exists CHIPNAME] } {
</I>&gt;&gt;<i>    set  _CHIPNAME $CHIPNAME
</I>&gt;&gt;<i> } else {
</I>&gt;&gt;<i>    set  _CHIPNAME imx51
</I>&gt;&gt;<i> }
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # CoreSight Debug Access Port
</I>&gt;&gt;<i> if { [info exists DAP_TAPID ] } {
</I>&gt;&gt;<i>    set _DAP_TAPID $DAP_TAPID
</I>&gt;&gt;<i> } else {
</I>&gt;&gt;<i>    set _DAP_TAPID 0x1ba00477
</I>&gt;&gt;<i> }
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> jtag newtap $_CHIPNAME DAP -irlen 4 -ircapture 0x1 -irmask 0xf \
</I>&gt;&gt;<i> 	-expected-id $_DAP_TAPID
</I>&gt;<i>
</I>&gt;<i> I'd drop the &quot;-ircapture 0x1 -irmask 0xf&quot; as being superfluous;
</I>&gt;<i> those are the defaults.
</I>&gt;<i>
</I>
Ok

&gt;<i>
</I>&gt;&gt;<i> # SDMA / no IDCODE
</I>&gt;&gt;<i> jtag newtap $_CHIPNAME SDMA -irlen 4 -ircapture 0x0 -irmask 0xf
</I>&gt;<i>
</I>&gt;<i> In this case I'd drop just the &quot;-irmask 0xf&quot;, to highlight that
</I>&gt;<i> you're working around some JTAG oddity for that TAP.
</I>&gt;<i>
</I>&gt;<i>
</I>
Right

&gt;<i>
</I>&gt;&gt;<i> # SJC
</I>&gt;&gt;<i> if { [info exists SJC_TAPID ] } {
</I>&gt;&gt;<i>    set _SJC_TAPID SJC_TAPID
</I>&gt;&gt;<i> } else {
</I>&gt;&gt;<i>    set _SJC_TAPID 0x0190c01d
</I>&gt;&gt;<i> }
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> jtag newtap $_CHIPNAME SJC -irlen 5 -ircapture 0x1 -irmask 0x1f \
</I>&gt;&gt;<i> 	-expected-id $_SJC_TAPID
</I>&gt;<i>
</I>&gt;<i> Again I'd drop the &quot;-ircapture 0x1 -irmask 0x1f&quot;, it's the default.
</I>&gt;<i>
</I>
Ok

&gt;<i>
</I>&gt;&gt;<i> # GDB target:  Cortex-A8, using DAP
</I>&gt;&gt;<i> set _TARGETNAME $_CHIPNAME.cpu
</I>&gt;&gt;<i> target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.DAP
</I>&gt;<i>
</I>&gt;<i> So far so good...
</I>&gt;<i>
</I>
:<i>-)
</I>
&gt;<i>
</I>&gt;&gt;<i> # some TCK tycles are required to activate the DEBUG power domain
</I>&gt;&gt;<i> jtag configure $_CHIPNAME.SJC -event post-reset &quot;runtest 100&quot;
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # have the DAP &quot;always&quot; be active
</I>&gt;&gt;<i> jtag configure $_CHIPNAME.SJC -event setup &quot;jtag tapenable $_CHIPNAME.DAP&quot;
</I>&gt;<i>
</I>&gt;<i> Are you sure those two are correct?  Looks like you did a cut/paste
</I>&gt;<i> from the ICEpick support (OMAP3) ... but this chip has SJC not ICEpick.
</I>&gt;<i>
</I>
I'm removed it and the &quot;Warn : failed to disable tap&quot; goes out.

&gt;<i> And I don't see any event code to *enable* the DAP using SJC, so there
</I>&gt;<i> is no point in requesting that it be enabled.  If it's not already
</I>&gt;<i> present on the scan chain, you'd need to write SJC code to enable it.
</I>&gt;<i>
</I>
Unfortunately Freescale removed &quot;SJC guide&quot; from final iMX51RM
documentation, I'm looking for it now.

&gt;<i> (And it would be a bit more correct, as I understand things, to label
</I>&gt;<i> the SJC tap as &quot;jrc&quot; not &quot;sjc&quot;.  Yes it does a bit more than just
</I>&gt;<i> switching the SDMA tap into or our of the scan chain, but so does
</I>&gt;<i> ICEpick on TI parts.)
</I>&gt;<i>
</I>
No, I think SJC (Secure JTAG Controller) is really different of JRC.

&gt;<i>
</I>&gt;&gt;<i> proc imx51_dbginit {target} {
</I>&gt;&gt;<i>      # General Cortex A8 debug initialisation
</I>&gt;&gt;<i>      cortex_a8 dbginit
</I>&gt;&gt;<i> }
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # Slow speed to be sure it will work
</I>&gt;&gt;<i> jtag_rclk 1000
</I>&gt;&gt;<i> $_TARGETNAME configure -event &quot;reset-start&quot; { jtag_rclk 1000 }
</I>&gt;<i>
</I>&gt;<i> I take it the iMX51 is guaranteed to boot with at least an 8 MHz clock?
</I>&gt;<i> Or whatever ... where did that &quot;1 MHz&quot; number come from?
</I>&gt;<i>
</I>
I reduced this for safe detection, before I realize which SDMA was
disabled, I think SDMA core was running at least 1:8 as on i.MX31:

&quot;The SDMA core has a design restriction of a 1:8 or greater ratio of
the TCK and SDMA core clocks. Thus for a 66 MHz SDMA core clock, the
TCK maximum frequency is limited to 8.25 MHz (= 66/8).&quot;

&gt;&gt;<i>
</I>&gt;&gt;<i> $_TARGETNAME configure -event reset-assert-post &quot;imx51_dbginit
</I>&gt;&gt;<i> $_TARGETNAME&quot;
</I>&gt;<i>
</I>&gt;<i> So far as I can tell, the OMAP3 should not need that &quot;dbginit&quot; thing,
</I>&gt;<i> since it should be a side effect of the examine().  And you don't seem
</I>&gt;<i> to have gotten to the point where you could tell if iMX51 needs it.
</I>&gt;<i>
</I>&gt;<i> So I'd disable that for now.
</I>&gt;<i>
</I>
Ok, I did it, but still receiving same timeout message. Then I need to
find a way to active DAP correctly.

This is my current iMX51.cfg:

# Freescale i.MX51

if { [info exists CHIPNAME] } {
   set  _CHIPNAME $CHIPNAME
} else {
   set  _CHIPNAME imx51
}

# CoreSight Debug Access Port
if { [info exists DAP_TAPID ] } {
   set _DAP_TAPID $DAP_TAPID
} else {
   set _DAP_TAPID 0x1ba00477
}

jtag newtap $_CHIPNAME DAP -irlen 4 -expected-id $_DAP_TAPID

# SDMA / no IDCODE
jtag newtap $_CHIPNAME SDMA -irlen 4 -ircapture 0x0

# SJC
if { [info exists SJC_TAPID ] } {
   set _SJC_TAPID SJC_TAPID
} else {
   set _SJC_TAPID 0x0190c01d
}

jtag newtap $_CHIPNAME SJC -irlen 5 -expected-id $_SJC_TAPID

# GDB target:  Cortex-A8, using DAP
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.DAP

Regards,

Alan

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="014214.html">[Openocd-development] OpenOCD on MX51
</A></li>
	<LI>Next message: <A HREF="014231.html">[Openocd-development] OpenOCD on MX51
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14226">[ date ]</a>
              <a href="thread.html#14226">[ thread ]</a>
              <a href="subject.html#14226">[ subject ]</a>
              <a href="author.html#14226">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
