{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 21:37:35 2023 " "Info: Processing started: Tue Sep 12 21:37:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sapcontroller -c sapcontroller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sapcontroller -c sapcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y sapcontroller.v(5) " "Info (10281): Verilog HDL Declaration information at sapcontroller.v(5): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sapcontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sapcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sapcontroller " "Info: Found entity 1: sapcontroller" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sapcontroller " "Info: Elaborating entity \"sapcontroller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sapcontroller.v(33) " "Warning (10270): Verilog HDL Case Statement warning at sapcontroller.v(33): incomplete case statement has no default case item" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sapcontroller.v(45) " "Warning (10270): Verilog HDL Case Statement warning at sapcontroller.v(45): incomplete case statement has no default case item" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sapcontroller.v(57) " "Warning (10270): Verilog HDL Case Statement warning at sapcontroller.v(57): incomplete case statement has no default case item" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller sapcontroller.v(10) " "Warning (10240): Verilog HDL Always Construct warning at sapcontroller.v(10): inferring latch(es) for variable \"controller\", which holds its previous value in one or more paths through the always construct" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[1\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[1\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[2\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[2\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[3\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[3\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[4\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[4\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[5\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[5\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[6\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[6\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[7\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[7\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[8\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[8\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[9\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[9\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[10\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[10\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[11\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[11\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[12\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[12\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller\[1\]\$latch " "Warning: Latch controller\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA operation_code\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal operation_code\[1\]" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller\[2\]\$latch " "Warning: Latch controller\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA operation_code\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal operation_code\[1\]" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller\[3\]\$latch " "Warning: Latch controller\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA operation_code\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal operation_code\[1\]" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller\[5\]\$latch " "Warning: Latch controller\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA operation_code\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal operation_code\[1\]" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller\[6\]\$latch " "Warning: Latch controller\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA operation_code\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal operation_code\[1\]" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller\[7\]\$latch " "Warning: Latch controller\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA operation_code\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal operation_code\[1\]" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller\[9\]\$latch " "Warning: Latch controller\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA operation_code\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal operation_code\[3\]" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller\[10\]\$latch " "Warning: Latch controller\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA y.t4 " "Warning: Ports D and ENA on the latch are fed by the same signal y.t4" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "controller\[4\] GND " "Warning (13410): Pin \"controller\[4\]\" is stuck at GND" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "y~20 " "Info: Register \"y~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "y~21 " "Info: Register \"y~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "y~22 " "Info: Register \"y~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "y~23 " "Info: Register \"y~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Info: Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Info: Implemented 30 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.map.smsg " "Info: Generated suppressed messages file F:/Verilog Codes/exp6/sapcontroller/sapcontroller.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 21:37:38 2023 " "Info: Processing ended: Tue Sep 12 21:37:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
