#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 12 21:05:20 2023
# Process ID: 26256
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/lab4_verliog/project_2.runs/swerv_soc_wb_uart_wrapper_0_0_synth_1
# Command line: vivado.exe -log swerv_soc_wb_uart_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_wb_uart_wrapper_0_0.tcl
# Log file: C:/Users/Miles/Desktop/Interface_Technology/lab4_verliog/project_2.runs/swerv_soc_wb_uart_wrapper_0_0_synth_1/swerv_soc_wb_uart_wrapper_0_0.vds
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/lab4_verliog/project_2.runs/swerv_soc_wb_uart_wrapper_0_0_synth_1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
source swerv_soc_wb_uart_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.848 ; gain = 202.246
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/lab_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APP/Vivado/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_wb_uart_wrapper_0_0
Command: synth_design -top swerv_soc_wb_uart_wrapper_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26920
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 919.344 ; gain = 406.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_wb_uart_wrapper_0_0' [c:/Users/Miles/Desktop/Interface_Technology/lab4_verliog/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_wb_uart_wrapper_0_0/synth/swerv_soc_wb_uart_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'wb_uart_wrapper' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/wb_uart_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_top.v:137]
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_wb.v:139]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_wb.v:139]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_regs.v:227]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_transmitter.v:150]
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_tfifo.v:140]
INFO: [Synth 8-6157] synthesizing module 'raminfr' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_tfifo.v:140]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_transmitter.v:150]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_sync_flops.v:67]
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_sync_flops.v:67]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_receiver.v:196]
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_rfifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_rfifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_receiver.v:196]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_regs.v:227]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_top.v:137]
INFO: [Synth 8-6155] done synthesizing module 'wb_uart_wrapper' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/wb_uart_wrapper.v:2]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_wb_uart_wrapper_0_0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/lab4_verliog/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_wb_uart_wrapper_0_0/synth/swerv_soc_wb_uart_wrapper_0_0.v:53]
WARNING: [Synth 8-7129] Port lcr[7] in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcr[6] in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcr[7] in module uart_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[31] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[30] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[29] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[28] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[27] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[26] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[25] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[24] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[23] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[22] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[21] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[20] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[19] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[18] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[17] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[16] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[15] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[14] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[13] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[12] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[11] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[10] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[9] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[8] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[7] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[6] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[5] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[4] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[3] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[2] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[1] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat32_o[0] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module uart_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module uart_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module uart_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module uart_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module uart_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[31] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[30] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[29] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[28] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[27] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[26] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[25] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[24] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[23] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[22] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[21] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[20] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[19] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[18] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[17] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[16] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[15] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[14] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[13] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[12] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[11] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[10] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[9] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[8] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[7] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[6] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[5] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[1] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[0] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[31] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[30] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[29] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[28] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[27] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[26] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[25] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[24] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[23] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[22] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[21] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[20] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[19] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[18] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[17] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[16] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[15] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[14] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[13] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[12] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[11] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[10] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[9] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[8] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module wb_uart_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module wb_uart_wrapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.777 ; gain = 509.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.777 ; gain = 509.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.777 ; gain = 509.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.367 ; gain = 517.480
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	  11 Input   11 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	  11 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 28    
	   2 Input    1 Bit        Muxes := 80    
	   6 Input    1 Bit        Muxes := 10    
	  11 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[31] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[30] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[29] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[28] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[27] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[26] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[25] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[24] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[23] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[22] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[21] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[20] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[19] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[18] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[17] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[16] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[15] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[14] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[13] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[12] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[11] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[10] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[9] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_uart_wrapper_0_0 has port wb_dat_o[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------+---------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                   | RTL Object                                              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------------+---------------------------------------------------------+-----------+----------------------+-------------+
|swerv_soc_wb_uart_wrapper_0_0 | inst/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2  | 
|swerv_soc_wb_uart_wrapper_0_0 | inst/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------------------------+---------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------+---------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                   | RTL Object                                              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------------+---------------------------------------------------------+-----------+----------------------+-------------+
|swerv_soc_wb_uart_wrapper_0_0 | inst/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2  | 
|swerv_soc_wb_uart_wrapper_0_0 | inst/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------------------------+---------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     1|
|3     |LUT2     |    38|
|4     |LUT3     |    50|
|5     |LUT4     |    83|
|6     |LUT5     |    76|
|7     |LUT6     |   181|
|8     |MUXF7    |    11|
|9     |MUXF8    |     3|
|10    |RAM32M   |     2|
|11    |RAM32X1D |     4|
|12    |FDCE     |   267|
|13    |FDPE     |    29|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |   749|
|2     |  inst                    |wb_uart_wrapper  |   749|
|3     |    uart16550_0           |uart_top         |   749|
|4     |      regs                |uart_regs        |   691|
|5     |        i_uart_sync_flops |uart_sync_flops  |     3|
|6     |        receiver          |uart_receiver    |   399|
|7     |          fifo_rx         |uart_rfifo       |   256|
|8     |            rfifo         |raminfr_0        |    24|
|9     |        transmitter       |uart_transmitter |   100|
|10    |          fifo_tx         |uart_tfifo       |    50|
|11    |            tfifo         |raminfr          |    13|
|12    |      wb_interface        |uart_wb          |    58|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.891 ; gain = 723.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.891 ; gain = 723.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.891 ; gain = 723.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1246.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: b3fcdb1
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1335.109 ; gain = 829.484
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/lab4_verliog/project_2.runs/swerv_soc_wb_uart_wrapper_0_0_synth_1/swerv_soc_wb_uart_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.336 ; gain = 341.227
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP swerv_soc_wb_uart_wrapper_0_0, cache-ID = 7caaa5b548684156
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/lab4_verliog/project_2.runs/swerv_soc_wb_uart_wrapper_0_0_synth_1/swerv_soc_wb_uart_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file swerv_soc_wb_uart_wrapper_0_0_utilization_synth.rpt -pb swerv_soc_wb_uart_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 21:05:53 2023...
