|testRam
Avalon_ST_Sink_data[0] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[0]
Avalon_ST_Sink_data[1] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[1]
Avalon_ST_Sink_data[2] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[2]
Avalon_ST_Sink_data[3] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[3]
Avalon_ST_Sink_data[4] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[4]
Avalon_ST_Sink_data[5] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[5]
Avalon_ST_Sink_data[6] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[6]
Avalon_ST_Sink_data[7] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[7]
Avalon_ST_Sink_data[8] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[8]
Avalon_ST_Sink_data[9] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[9]
Avalon_ST_Sink_data[10] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[10]
Avalon_ST_Sink_data[11] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[11]
Avalon_ST_Sink_data[12] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[12]
Avalon_ST_Sink_data[13] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[13]
Avalon_ST_Sink_data[14] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[14]
Avalon_ST_Sink_data[15] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[15]
Avalon_ST_Sink_data[16] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[16]
Avalon_ST_Sink_data[17] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[17]
Avalon_ST_Sink_data[18] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[18]
Avalon_ST_Sink_data[19] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[19]
Avalon_ST_Sink_data[20] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[20]
Avalon_ST_Sink_data[21] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[21]
Avalon_ST_Sink_data[22] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[22]
Avalon_ST_Sink_data[23] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_data[23]
Avalon_ST_Sink_endofpacket => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_endofpacket
Avalon_ST_Sink_ready <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_ready
Avalon_ST_Sink_startofpacket => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_startofpacket
Avalon_ST_Sink_valid => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Sink_valid
Avalon_ST_Source_data[0] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[0]
Avalon_ST_Source_data[1] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[1]
Avalon_ST_Source_data[2] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[2]
Avalon_ST_Source_data[3] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[3]
Avalon_ST_Source_data[4] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[4]
Avalon_ST_Source_data[5] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[5]
Avalon_ST_Source_data[6] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[6]
Avalon_ST_Source_data[7] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[7]
Avalon_ST_Source_data[8] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[8]
Avalon_ST_Source_data[9] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[9]
Avalon_ST_Source_data[10] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[10]
Avalon_ST_Source_data[11] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[11]
Avalon_ST_Source_data[12] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[12]
Avalon_ST_Source_data[13] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[13]
Avalon_ST_Source_data[14] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[14]
Avalon_ST_Source_data[15] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[15]
Avalon_ST_Source_data[16] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[16]
Avalon_ST_Source_data[17] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[17]
Avalon_ST_Source_data[18] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[18]
Avalon_ST_Source_data[19] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[19]
Avalon_ST_Source_data[20] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[20]
Avalon_ST_Source_data[21] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[21]
Avalon_ST_Source_data[22] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[22]
Avalon_ST_Source_data[23] <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_data[23]
Avalon_ST_Source_endofpacket <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_endofpacket
Avalon_ST_Source_ready => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_ready
Avalon_ST_Source_startofpacket <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_startofpacket
Avalon_ST_Source_valid <= testRam_GN:testRam_GN_0:inst_testRam_GN_0.Avalon_ST_Source_valid
Clock => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Clock
Input[0] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[0]
Input[1] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[1]
Input[2] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[2]
Input[3] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[3]
Input[4] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[4]
Input[5] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[5]
Input[6] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[6]
Input[7] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[7]
Input[8] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[8]
Input[9] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[9]
Input[10] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[10]
Input[11] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[11]
Input[12] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[12]
Input[13] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[13]
Input[14] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[14]
Input[15] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[15]
Input[16] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[16]
Input[17] => testRam_GN:testRam_GN_0:inst_testRam_GN_0.Input[17]
aclr => testRam_GN:testRam_GN_0:inst_testRam_GN_0.aclr


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0
Avalon_ST_Source_ready => alt_dspbuilder_port_GN37ALZBS4:avalon_st_source_ready_0.input
Clock => alt_dspbuilder_clock_GNF343OQUJ:clock_0.clock
aclr => alt_dspbuilder_clock_GNF343OQUJ:clock_0.aclr_n
Input[0] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[0]
Input[1] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[1]
Input[2] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[2]
Input[3] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[3]
Input[4] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[4]
Input[5] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[5]
Input[6] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[6]
Input[7] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[7]
Input[8] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[8]
Input[9] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[9]
Input[10] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[10]
Input[11] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[11]
Input[12] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[12]
Input[13] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[13]
Input[14] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[14]
Input[15] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[15]
Input[16] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[16]
Input[17] => alt_dspbuilder_port_GN2CABCRLL:input_0.input[17]
Avalon_ST_Sink_endofpacket => alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_endofpacket_0.input
Avalon_ST_Source_endofpacket <= alt_dspbuilder_port_GN37ALZBS4:avalon_st_source_endofpacket_0.output
Avalon_ST_Sink_ready <= alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_ready_0.output
Avalon_ST_Source_valid <= alt_dspbuilder_port_GN37ALZBS4:avalon_st_source_valid_0.output
Avalon_ST_Sink_data[0] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[0]
Avalon_ST_Sink_data[1] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[1]
Avalon_ST_Sink_data[2] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[2]
Avalon_ST_Sink_data[3] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[3]
Avalon_ST_Sink_data[4] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[4]
Avalon_ST_Sink_data[5] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[5]
Avalon_ST_Sink_data[6] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[6]
Avalon_ST_Sink_data[7] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[7]
Avalon_ST_Sink_data[8] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[8]
Avalon_ST_Sink_data[9] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[9]
Avalon_ST_Sink_data[10] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[10]
Avalon_ST_Sink_data[11] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[11]
Avalon_ST_Sink_data[12] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[12]
Avalon_ST_Sink_data[13] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[13]
Avalon_ST_Sink_data[14] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[14]
Avalon_ST_Sink_data[15] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[15]
Avalon_ST_Sink_data[16] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[16]
Avalon_ST_Sink_data[17] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[17]
Avalon_ST_Sink_data[18] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[18]
Avalon_ST_Sink_data[19] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[19]
Avalon_ST_Sink_data[20] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[20]
Avalon_ST_Sink_data[21] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[21]
Avalon_ST_Sink_data[22] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[22]
Avalon_ST_Sink_data[23] => alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0.input[23]
Avalon_ST_Source_data[0] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[0]
Avalon_ST_Source_data[1] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[1]
Avalon_ST_Source_data[2] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[2]
Avalon_ST_Source_data[3] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[3]
Avalon_ST_Source_data[4] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[4]
Avalon_ST_Source_data[5] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[5]
Avalon_ST_Source_data[6] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[6]
Avalon_ST_Source_data[7] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[7]
Avalon_ST_Source_data[8] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[8]
Avalon_ST_Source_data[9] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[9]
Avalon_ST_Source_data[10] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[10]
Avalon_ST_Source_data[11] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[11]
Avalon_ST_Source_data[12] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[12]
Avalon_ST_Source_data[13] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[13]
Avalon_ST_Source_data[14] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[14]
Avalon_ST_Source_data[15] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[15]
Avalon_ST_Source_data[16] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[16]
Avalon_ST_Source_data[17] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[17]
Avalon_ST_Source_data[18] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[18]
Avalon_ST_Source_data[19] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[19]
Avalon_ST_Source_data[20] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[20]
Avalon_ST_Source_data[21] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[21]
Avalon_ST_Source_data[22] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[22]
Avalon_ST_Source_data[23] <= alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0.output[23]
Avalon_ST_Sink_startofpacket => alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_startofpacket_0.input
Avalon_ST_Sink_valid => alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_valid_0.input
Avalon_ST_Source_startofpacket <= alt_dspbuilder_port_GN37ALZBS4:avalon_st_source_startofpacket_0.output


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_clock_GNF343OQUJ:clock_0
aclr => ~NO_FANOUT~
aclr_n => aclr_out.DATAIN
aclr_out <= aclr_n.DB_MAX_OUTPUT_PORT_TYPE
clock => clock_out.DATAIN
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_valid_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[17] => output[17].DATAIN
input[18] => output[18].DATAIN
input[19] => output[19].DATAIN
input[20] => output[20].DATAIN
input[21] => output[21].DATAIN
input[22] => output[22].DATAIN
input[23] => output[23].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[23].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_endofpacket_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN37ALZBS4:avalon_st_source_ready_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN2CABCRLL:input_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[17] => output[17].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[17].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0
valid_in => alt_dspbuilder_port_GN37ALZBS4:valid_in_0.input
valid_out <= alt_dspbuilder_port_GN37ALZBS4:valid_out_0.output
sof_in => alt_dspbuilder_port_GN37ALZBS4:sof_in_0.input
eof_in => alt_dspbuilder_port_GN37ALZBS4:eof_in_0.input
eof_out[0] <= alt_dspbuilder_port_GNXAOKDYKC:eof_out_0.output[0]
sof_out[0] <= alt_dspbuilder_port_GNXAOKDYKC:sof_out_0.output[0]
Clock => alt_dspbuilder_clock_GNQFU4PUDH:clock_0.clock
aclr => alt_dspbuilder_clock_GNQFU4PUDH:clock_0.aclr
pixel_in[0] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[0]
pixel_in[1] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[1]
pixel_in[2] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[2]
pixel_in[3] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[3]
pixel_in[4] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[4]
pixel_in[5] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[5]
pixel_in[6] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[6]
pixel_in[7] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[7]
pixel_in[8] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[8]
pixel_in[9] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[9]
pixel_in[10] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[10]
pixel_in[11] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[11]
pixel_in[12] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[12]
pixel_in[13] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[13]
pixel_in[14] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[14]
pixel_in[15] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[15]
pixel_in[16] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[16]
pixel_in[17] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[17]
pixel_in[18] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[18]
pixel_in[19] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[19]
pixel_in[20] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[20]
pixel_in[21] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[21]
pixel_in[22] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[22]
pixel_in[23] => alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0.input[23]
control[0] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[0]
control[1] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[1]
control[2] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[2]
control[3] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[3]
control[4] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[4]
control[5] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[5]
control[6] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[6]
control[7] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[7]
control[8] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[8]
control[9] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[9]
control[10] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[10]
control[11] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[11]
control[12] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[12]
control[13] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[13]
control[14] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[14]
control[15] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[15]
control[16] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[16]
control[17] => alt_dspbuilder_port_GN2CABCRLL:control_0.input[17]
pixel_out[0] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[0]
pixel_out[1] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[1]
pixel_out[2] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[2]
pixel_out[3] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[3]
pixel_out[4] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[4]
pixel_out[5] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[5]
pixel_out[6] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[6]
pixel_out[7] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[7]
pixel_out[8] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[8]
pixel_out[9] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[9]
pixel_out[10] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[10]
pixel_out[11] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[11]
pixel_out[12] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[12]
pixel_out[13] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[13]
pixel_out[14] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[14]
pixel_out[15] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[15]
pixel_out[16] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[16]
pixel_out[17] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[17]
pixel_out[18] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[18]
pixel_out[19] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[19]
pixel_out[20] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[20]
pixel_out[21] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[21]
pixel_out[22] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[22]
pixel_out[23] <= alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0.output[23]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_clock_GNQFU4PUDH:clock_0
aclr => aclr_out.DATAIN
aclr_n => ~NO_FANOUT~
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clock => clock_out.DATAIN
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GN37ALZBS4:valid_in_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0
input[0] => output[0].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer
clock => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.clock
aclr => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.aclr
sel[0] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.sel[0]
result[0] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[0]
ena => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.ena
user_aclr => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.user_aclr
in0[0] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[0]
in1[0] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[1]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
user_aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
data[0] => LPM_MUX:gc:U0.DATA[0][0]
data[1] => LPM_MUX:gc:U0.DATA[1][0]
sel[0] => LPM_MUX:gc:U0.SEL[0]
result[0] <= LPM_MUX:gc:U0.RESULT[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd
output <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_vcc_GN:multiplexerenavcc
output <= <VCC>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1
clock => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.clock
aclr => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.aclr
sel[0] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.sel[0]
result[0] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[0]
ena => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.ena
user_aclr => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.user_aclr
in0[0] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[0]
in1[0] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[1]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
user_aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
data[0] => LPM_MUX:gc:U0.DATA[0][0]
data[1] => LPM_MUX:gc:U0.DATA[1][0]
sel[0] => LPM_MUX:gc:U0.SEL[0]
result[0] <= LPM_MUX:gc:U0.RESULT[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:multiplexer1user_aclrgnd
output <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_vcc_GN:multiplexer1enavcc
output <= <VCC>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GNOC3SGKQJ:pixel_in_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[17] => output[17].DATAIN
input[18] => output[18].DATAIN
input[19] => output[19].DATAIN
input[20] => output[20].DATAIN
input[21] => output[21].DATAIN
input[22] => output[22].DATAIN
input[23] => output[23].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[23].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2
clock => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.clock
aclr => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.aclr
sel[0] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.sel[0]
result[0] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[0]
result[1] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[1]
result[2] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[2]
result[3] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[3]
result[4] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[4]
result[5] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[5]
result[6] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[6]
result[7] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[7]
result[8] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[8]
result[9] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[9]
result[10] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[10]
result[11] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[11]
result[12] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[12]
result[13] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[13]
result[14] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[14]
result[15] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[15]
result[16] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[16]
result[17] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[17]
result[18] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[18]
result[19] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[19]
result[20] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[20]
result[21] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[21]
result[22] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[22]
result[23] <= alt_dspbuilder_sMuxAltr:nto1Multiplexeri.result[23]
ena => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.ena
user_aclr => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.user_aclr
in0[0] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[0]
in0[1] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[1]
in0[2] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[2]
in0[3] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[3]
in0[4] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[4]
in0[5] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[5]
in0[6] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[6]
in0[7] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[7]
in0[8] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[8]
in0[9] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[9]
in0[10] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[10]
in0[11] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[11]
in0[12] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[12]
in0[13] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[13]
in0[14] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[14]
in0[15] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[15]
in0[16] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[16]
in0[17] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[17]
in0[18] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[18]
in0[19] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[19]
in0[20] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[20]
in0[21] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[21]
in0[22] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[22]
in0[23] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[23]
in1[0] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[24]
in1[1] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[25]
in1[2] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[26]
in1[3] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[27]
in1[4] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[28]
in1[5] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[29]
in1[6] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[30]
in1[7] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[31]
in1[8] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[32]
in1[9] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[33]
in1[10] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[34]
in1[11] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[35]
in1[12] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[36]
in1[13] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[37]
in1[14] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[38]
in1[15] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[39]
in1[16] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[40]
in1[17] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[41]
in1[18] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[42]
in1[19] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[43]
in1[20] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[44]
in1[21] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[45]
in1[22] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[46]
in1[23] => alt_dspbuilder_sMuxAltr:nto1Multiplexeri.data[47]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
user_aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
data[0] => LPM_MUX:gc:U0.DATA[0][0]
data[1] => LPM_MUX:gc:U0.DATA[0][1]
data[2] => LPM_MUX:gc:U0.DATA[0][2]
data[3] => LPM_MUX:gc:U0.DATA[0][3]
data[4] => LPM_MUX:gc:U0.DATA[0][4]
data[5] => LPM_MUX:gc:U0.DATA[0][5]
data[6] => LPM_MUX:gc:U0.DATA[0][6]
data[7] => LPM_MUX:gc:U0.DATA[0][7]
data[8] => LPM_MUX:gc:U0.DATA[0][8]
data[9] => LPM_MUX:gc:U0.DATA[0][9]
data[10] => LPM_MUX:gc:U0.DATA[0][10]
data[11] => LPM_MUX:gc:U0.DATA[0][11]
data[12] => LPM_MUX:gc:U0.DATA[0][12]
data[13] => LPM_MUX:gc:U0.DATA[0][13]
data[14] => LPM_MUX:gc:U0.DATA[0][14]
data[15] => LPM_MUX:gc:U0.DATA[0][15]
data[16] => LPM_MUX:gc:U0.DATA[0][16]
data[17] => LPM_MUX:gc:U0.DATA[0][17]
data[18] => LPM_MUX:gc:U0.DATA[0][18]
data[19] => LPM_MUX:gc:U0.DATA[0][19]
data[20] => LPM_MUX:gc:U0.DATA[0][20]
data[21] => LPM_MUX:gc:U0.DATA[0][21]
data[22] => LPM_MUX:gc:U0.DATA[0][22]
data[23] => LPM_MUX:gc:U0.DATA[0][23]
data[24] => LPM_MUX:gc:U0.DATA[1][0]
data[25] => LPM_MUX:gc:U0.DATA[1][1]
data[26] => LPM_MUX:gc:U0.DATA[1][2]
data[27] => LPM_MUX:gc:U0.DATA[1][3]
data[28] => LPM_MUX:gc:U0.DATA[1][4]
data[29] => LPM_MUX:gc:U0.DATA[1][5]
data[30] => LPM_MUX:gc:U0.DATA[1][6]
data[31] => LPM_MUX:gc:U0.DATA[1][7]
data[32] => LPM_MUX:gc:U0.DATA[1][8]
data[33] => LPM_MUX:gc:U0.DATA[1][9]
data[34] => LPM_MUX:gc:U0.DATA[1][10]
data[35] => LPM_MUX:gc:U0.DATA[1][11]
data[36] => LPM_MUX:gc:U0.DATA[1][12]
data[37] => LPM_MUX:gc:U0.DATA[1][13]
data[38] => LPM_MUX:gc:U0.DATA[1][14]
data[39] => LPM_MUX:gc:U0.DATA[1][15]
data[40] => LPM_MUX:gc:U0.DATA[1][16]
data[41] => LPM_MUX:gc:U0.DATA[1][17]
data[42] => LPM_MUX:gc:U0.DATA[1][18]
data[43] => LPM_MUX:gc:U0.DATA[1][19]
data[44] => LPM_MUX:gc:U0.DATA[1][20]
data[45] => LPM_MUX:gc:U0.DATA[1][21]
data[46] => LPM_MUX:gc:U0.DATA[1][22]
data[47] => LPM_MUX:gc:U0.DATA[1][23]
sel[0] => LPM_MUX:gc:U0.SEL[0]
result[0] <= LPM_MUX:gc:U0.RESULT[0]
result[1] <= LPM_MUX:gc:U0.RESULT[1]
result[2] <= LPM_MUX:gc:U0.RESULT[2]
result[3] <= LPM_MUX:gc:U0.RESULT[3]
result[4] <= LPM_MUX:gc:U0.RESULT[4]
result[5] <= LPM_MUX:gc:U0.RESULT[5]
result[6] <= LPM_MUX:gc:U0.RESULT[6]
result[7] <= LPM_MUX:gc:U0.RESULT[7]
result[8] <= LPM_MUX:gc:U0.RESULT[8]
result[9] <= LPM_MUX:gc:U0.RESULT[9]
result[10] <= LPM_MUX:gc:U0.RESULT[10]
result[11] <= LPM_MUX:gc:U0.RESULT[11]
result[12] <= LPM_MUX:gc:U0.RESULT[12]
result[13] <= LPM_MUX:gc:U0.RESULT[13]
result[14] <= LPM_MUX:gc:U0.RESULT[14]
result[15] <= LPM_MUX:gc:U0.RESULT[15]
result[16] <= LPM_MUX:gc:U0.RESULT[16]
result[17] <= LPM_MUX:gc:U0.RESULT[17]
result[18] <= LPM_MUX:gc:U0.RESULT[18]
result[19] <= LPM_MUX:gc:U0.RESULT[19]
result[20] <= LPM_MUX:gc:U0.RESULT[20]
result[21] <= LPM_MUX:gc:U0.RESULT[21]
result[22] <= LPM_MUX:gc:U0.RESULT[22]
result[23] <= LPM_MUX:gc:U0.RESULT[23]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0
data[0][0] => mux_1de:auto_generated.data[0]
data[0][1] => mux_1de:auto_generated.data[1]
data[0][2] => mux_1de:auto_generated.data[2]
data[0][3] => mux_1de:auto_generated.data[3]
data[0][4] => mux_1de:auto_generated.data[4]
data[0][5] => mux_1de:auto_generated.data[5]
data[0][6] => mux_1de:auto_generated.data[6]
data[0][7] => mux_1de:auto_generated.data[7]
data[0][8] => mux_1de:auto_generated.data[8]
data[0][9] => mux_1de:auto_generated.data[9]
data[0][10] => mux_1de:auto_generated.data[10]
data[0][11] => mux_1de:auto_generated.data[11]
data[0][12] => mux_1de:auto_generated.data[12]
data[0][13] => mux_1de:auto_generated.data[13]
data[0][14] => mux_1de:auto_generated.data[14]
data[0][15] => mux_1de:auto_generated.data[15]
data[0][16] => mux_1de:auto_generated.data[16]
data[0][17] => mux_1de:auto_generated.data[17]
data[0][18] => mux_1de:auto_generated.data[18]
data[0][19] => mux_1de:auto_generated.data[19]
data[0][20] => mux_1de:auto_generated.data[20]
data[0][21] => mux_1de:auto_generated.data[21]
data[0][22] => mux_1de:auto_generated.data[22]
data[0][23] => mux_1de:auto_generated.data[23]
data[1][0] => mux_1de:auto_generated.data[24]
data[1][1] => mux_1de:auto_generated.data[25]
data[1][2] => mux_1de:auto_generated.data[26]
data[1][3] => mux_1de:auto_generated.data[27]
data[1][4] => mux_1de:auto_generated.data[28]
data[1][5] => mux_1de:auto_generated.data[29]
data[1][6] => mux_1de:auto_generated.data[30]
data[1][7] => mux_1de:auto_generated.data[31]
data[1][8] => mux_1de:auto_generated.data[32]
data[1][9] => mux_1de:auto_generated.data[33]
data[1][10] => mux_1de:auto_generated.data[34]
data[1][11] => mux_1de:auto_generated.data[35]
data[1][12] => mux_1de:auto_generated.data[36]
data[1][13] => mux_1de:auto_generated.data[37]
data[1][14] => mux_1de:auto_generated.data[38]
data[1][15] => mux_1de:auto_generated.data[39]
data[1][16] => mux_1de:auto_generated.data[40]
data[1][17] => mux_1de:auto_generated.data[41]
data[1][18] => mux_1de:auto_generated.data[42]
data[1][19] => mux_1de:auto_generated.data[43]
data[1][20] => mux_1de:auto_generated.data[44]
data[1][21] => mux_1de:auto_generated.data[45]
data[1][22] => mux_1de:auto_generated.data[46]
data[1][23] => mux_1de:auto_generated.data[47]
sel[0] => mux_1de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1de:auto_generated.result[0]
result[1] <= mux_1de:auto_generated.result[1]
result[2] <= mux_1de:auto_generated.result[2]
result[3] <= mux_1de:auto_generated.result[3]
result[4] <= mux_1de:auto_generated.result[4]
result[5] <= mux_1de:auto_generated.result[5]
result[6] <= mux_1de:auto_generated.result[6]
result[7] <= mux_1de:auto_generated.result[7]
result[8] <= mux_1de:auto_generated.result[8]
result[9] <= mux_1de:auto_generated.result[9]
result[10] <= mux_1de:auto_generated.result[10]
result[11] <= mux_1de:auto_generated.result[11]
result[12] <= mux_1de:auto_generated.result[12]
result[13] <= mux_1de:auto_generated.result[13]
result[14] <= mux_1de:auto_generated.result[14]
result[15] <= mux_1de:auto_generated.result[15]
result[16] <= mux_1de:auto_generated.result[16]
result[17] <= mux_1de:auto_generated.result[17]
result[18] <= mux_1de:auto_generated.result[18]
result[19] <= mux_1de:auto_generated.result[19]
result[20] <= mux_1de:auto_generated.result[20]
result[21] <= mux_1de:auto_generated.result[21]
result[22] <= mux_1de:auto_generated.result[22]
result[23] <= mux_1de:auto_generated.result[23]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0|mux_1de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[0].IN1
data[25] => result_node[1].IN1
data[26] => result_node[2].IN1
data[27] => result_node[3].IN1
data[28] => result_node[4].IN1
data[29] => result_node[5].IN1
data[30] => result_node[6].IN1
data[31] => result_node[7].IN1
data[32] => result_node[8].IN1
data[33] => result_node[9].IN1
data[34] => result_node[10].IN1
data[35] => result_node[11].IN1
data[36] => result_node[12].IN1
data[37] => result_node[13].IN1
data[38] => result_node[14].IN1
data[39] => result_node[15].IN1
data[40] => result_node[16].IN1
data[41] => result_node[17].IN1
data[42] => result_node[18].IN1
data[43] => result_node[19].IN1
data[44] => result_node[20].IN1
data[45] => result_node[21].IN1
data[46] => result_node[22].IN1
data[47] => result_node[23].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:multiplexer2user_aclrgnd
output <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_vcc_GN:multiplexer2enavcc
output <= <VCC>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay
aclr => alt_dspbuilder_SDelay:Delay1i.aclr
clock => alt_dspbuilder_SDelay:Delay1i.clock
ena => alt_dspbuilder_SDelay:Delay1i.ena
input[0] => alt_dspbuilder_SDelay:Delay1i.dataa[0]
input[1] => alt_dspbuilder_SDelay:Delay1i.dataa[1]
input[2] => alt_dspbuilder_SDelay:Delay1i.dataa[2]
input[3] => alt_dspbuilder_SDelay:Delay1i.dataa[3]
input[4] => alt_dspbuilder_SDelay:Delay1i.dataa[4]
input[5] => alt_dspbuilder_SDelay:Delay1i.dataa[5]
input[6] => alt_dspbuilder_SDelay:Delay1i.dataa[6]
input[7] => alt_dspbuilder_SDelay:Delay1i.dataa[7]
input[8] => alt_dspbuilder_SDelay:Delay1i.dataa[8]
input[9] => alt_dspbuilder_SDelay:Delay1i.dataa[9]
input[10] => alt_dspbuilder_SDelay:Delay1i.dataa[10]
input[11] => alt_dspbuilder_SDelay:Delay1i.dataa[11]
input[12] => alt_dspbuilder_SDelay:Delay1i.dataa[12]
input[13] => alt_dspbuilder_SDelay:Delay1i.dataa[13]
output[0] <= alt_dspbuilder_SDelay:Delay1i.result[0]
output[1] <= alt_dspbuilder_SDelay:Delay1i.result[1]
output[2] <= alt_dspbuilder_SDelay:Delay1i.result[2]
output[3] <= alt_dspbuilder_SDelay:Delay1i.result[3]
output[4] <= alt_dspbuilder_SDelay:Delay1i.result[4]
output[5] <= alt_dspbuilder_SDelay:Delay1i.result[5]
output[6] <= alt_dspbuilder_SDelay:Delay1i.result[6]
output[7] <= alt_dspbuilder_SDelay:Delay1i.result[7]
output[8] <= alt_dspbuilder_SDelay:Delay1i.result[8]
output[9] <= alt_dspbuilder_SDelay:Delay1i.result[9]
output[10] <= alt_dspbuilder_SDelay:Delay1i.result[10]
output[11] <= alt_dspbuilder_SDelay:Delay1i.result[11]
output[12] <= alt_dspbuilder_SDelay:Delay1i.result[12]
output[13] <= alt_dspbuilder_SDelay:Delay1i.result[13]
sclr => alt_dspbuilder_SDelay:Delay1i.sclr


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i
dataa[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
dataa[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
dataa[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
dataa[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
dataa[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
dataa[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
dataa[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
dataa[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
dataa[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
dataa[9] => alt_dspbuilder_sAltrPropagate:u0.d[9]
dataa[10] => alt_dspbuilder_sAltrPropagate:u0.d[10]
dataa[11] => alt_dspbuilder_sAltrPropagate:u0.d[11]
dataa[12] => alt_dspbuilder_sAltrPropagate:u0.d[12]
dataa[13] => alt_dspbuilder_sAltrPropagate:u0.d[13]
clock => DelayLine[0][0].CLK
clock => DelayLine[0][1].CLK
clock => DelayLine[0][2].CLK
clock => DelayLine[0][3].CLK
clock => DelayLine[0][4].CLK
clock => DelayLine[0][5].CLK
clock => DelayLine[0][6].CLK
clock => DelayLine[0][7].CLK
clock => DelayLine[0][8].CLK
clock => DelayLine[0][9].CLK
clock => DelayLine[0][10].CLK
clock => DelayLine[0][11].CLK
clock => DelayLine[0][12].CLK
clock => DelayLine[0][13].CLK
clock => DelayLine[1][0].CLK
clock => DelayLine[1][1].CLK
clock => DelayLine[1][2].CLK
clock => DelayLine[1][3].CLK
clock => DelayLine[1][4].CLK
clock => DelayLine[1][5].CLK
clock => DelayLine[1][6].CLK
clock => DelayLine[1][7].CLK
clock => DelayLine[1][8].CLK
clock => DelayLine[1][9].CLK
clock => DelayLine[1][10].CLK
clock => DelayLine[1][11].CLK
clock => DelayLine[1][12].CLK
clock => DelayLine[1][13].CLK
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
result[0] <= DelayLine[1][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= DelayLine[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= DelayLine[1][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= DelayLine[1][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= DelayLine[1][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= DelayLine[1][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= DelayLine[1][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= DelayLine[1][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= DelayLine[1][8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= DelayLine[1][9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= DelayLine[1][10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= DelayLine[1][11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= DelayLine[1][12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= DelayLine[1][13].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
d[9] => r[9].DATAIN
d[10] => r[10].DATAIN
d[11] => r[11].DATAIN
d[12] => r[12].DATAIN
d[13] => r[13].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
r[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
r[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
r[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
r[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
r[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:delaysclrgnd
output <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GN37ALZBS4:valid_out_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0
Clock => alt_dspbuilder_clock_GNQFU4PUDH:clock_0.clock
aclr => alt_dspbuilder_clock_GNQFU4PUDH:clock_0.aclr
valid_in => alt_dspbuilder_port_GN37ALZBS4:valid_in_0.input
eof_in => alt_dspbuilder_port_GN37ALZBS4:eof_in_0.input
col_out[0] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[0]
col_out[1] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[1]
col_out[2] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[2]
col_out[3] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[3]
col_out[4] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[4]
col_out[5] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[5]
col_out[6] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[6]
col_out[7] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[7]
col_out[8] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[8]
col_out[9] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[9]
col_out[10] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[10]
col_out[11] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[11]
col_out[12] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[12]
col_out[13] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[13]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_clock_GNQFU4PUDH:clock_0
aclr => aclr_out.DATAIN
aclr_n => ~NO_FANOUT~
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clock => clock_out.DATAIN
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_port_GN37ALZBS4:valid_in_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter
aclr => LPM_COUNTER:Counteri.ACLR
aload => ~NO_FANOUT~
aset => ~NO_FANOUT~
cin => ~NO_FANOUT~
clock => LPM_COUNTER:Counteri.CLOCK
cnt_ena => LPM_COUNTER:Counteri.CNT_EN
cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
direction => ~NO_FANOUT~
ena => ~NO_FANOUT~
q[0] <= LPM_COUNTER:Counteri.Q[0]
q[1] <= LPM_COUNTER:Counteri.Q[1]
q[2] <= LPM_COUNTER:Counteri.Q[2]
q[3] <= LPM_COUNTER:Counteri.Q[3]
q[4] <= LPM_COUNTER:Counteri.Q[4]
q[5] <= LPM_COUNTER:Counteri.Q[5]
q[6] <= LPM_COUNTER:Counteri.Q[6]
q[7] <= LPM_COUNTER:Counteri.Q[7]
q[8] <= LPM_COUNTER:Counteri.Q[8]
q[9] <= LPM_COUNTER:Counteri.Q[9]
q[10] <= LPM_COUNTER:Counteri.Q[10]
q[11] <= LPM_COUNTER:Counteri.Q[11]
q[12] <= LPM_COUNTER:Counteri.Q[12]
q[13] <= LPM_COUNTER:Counteri.Q[13]
sclr => LPM_COUNTER:Counteri.SCLR
sload => ~NO_FANOUT~
sset => ~NO_FANOUT~
user_aclr => ~NO_FANOUT~


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri
clock => cntr_50o:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_50o:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_50o:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_50o:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_50o:auto_generated.q[0]
q[1] <= cntr_50o:auto_generated.q[1]
q[2] <= cntr_50o:auto_generated.q[2]
q[3] <= cntr_50o:auto_generated.q[3]
q[4] <= cntr_50o:auto_generated.q[4]
q[5] <= cntr_50o:auto_generated.q[5]
q[6] <= cntr_50o:auto_generated.q[6]
q[7] <= cntr_50o:auto_generated.q[7]
q[8] <= cntr_50o:auto_generated.q[8]
q[9] <= cntr_50o:auto_generated.q[9]
q[10] <= cntr_50o:auto_generated.q[10]
q[11] <= cntr_50o:auto_generated.q[11]
q[12] <= cntr_50o:auto_generated.q[12]
q[13] <= cntr_50o:auto_generated.q[13]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri|cntr_50o:auto_generated
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri|cntr_50o:auto_generated|cmpr_5mc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_port_GN37ALZBS4:eof_in_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_port_GNBOOX3JQY:col_out_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
input[8] => alt_dspbuilder_SBF:Outputi.xin[8]
input[9] => alt_dspbuilder_SBF:Outputi.xin[9]
input[10] => alt_dspbuilder_SBF:Outputi.xin[10]
input[11] => alt_dspbuilder_SBF:Outputi.xin[11]
input[12] => alt_dspbuilder_SBF:Outputi.xin[12]
input[13] => alt_dspbuilder_SBF:Outputi.xin[13]
input[14] => alt_dspbuilder_SBF:Outputi.xin[14]
input[15] => alt_dspbuilder_SBF:Outputi.xin[15]
input[16] => alt_dspbuilder_SBF:Outputi.xin[16]
input[17] => alt_dspbuilder_SBF:Outputi.xin[17]
output <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
xin[9] => alt_dspbuilder_sAltrPropagate:u0.d[9]
xin[10] => alt_dspbuilder_sAltrPropagate:u0.d[10]
xin[11] => alt_dspbuilder_sAltrPropagate:u0.d[11]
xin[12] => alt_dspbuilder_sAltrPropagate:u0.d[12]
xin[13] => alt_dspbuilder_sAltrPropagate:u0.d[13]
xin[14] => alt_dspbuilder_sAltrPropagate:u0.d[14]
xin[15] => alt_dspbuilder_sAltrPropagate:u0.d[15]
xin[16] => alt_dspbuilder_sAltrPropagate:u0.d[16]
xin[17] => alt_dspbuilder_sAltrPropagate:u0.d[17]
xin[18] => alt_dspbuilder_sAltrPropagate:u0.d[18]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
d[9] => r[9].DATAIN
d[10] => r[10].DATAIN
d[11] => r[11].DATAIN
d[12] => r[12].DATAIN
d[13] => r[13].DATAIN
d[14] => r[14].DATAIN
d[15] => r[15].DATAIN
d[16] => r[16].DATAIN
d[17] => r[17].DATAIN
d[18] => r[18].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
r[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
r[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
r[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
r[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
r[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
r[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
r[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
r[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
r[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
r[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1
clock => altsyncram:u1.clock0
aclr => altsyncram:u1.aclr0
data[0] => altsyncram:u1.data_a[0]
data[1] => altsyncram:u1.data_a[1]
data[2] => altsyncram:u1.data_a[2]
data[3] => altsyncram:u1.data_a[3]
data[4] => altsyncram:u1.data_a[4]
data[5] => altsyncram:u1.data_a[5]
data[6] => altsyncram:u1.data_a[6]
data[7] => altsyncram:u1.data_a[7]
data[8] => altsyncram:u1.data_a[8]
data[9] => altsyncram:u1.data_a[9]
data[10] => altsyncram:u1.data_a[10]
data[11] => altsyncram:u1.data_a[11]
data[12] => altsyncram:u1.data_a[12]
data[13] => altsyncram:u1.data_a[13]
data[14] => altsyncram:u1.data_a[14]
data[15] => altsyncram:u1.data_a[15]
data[16] => altsyncram:u1.data_a[16]
data[17] => altsyncram:u1.data_a[17]
data[18] => altsyncram:u1.data_a[18]
data[19] => altsyncram:u1.data_a[19]
data[20] => altsyncram:u1.data_a[20]
data[21] => altsyncram:u1.data_a[21]
data[22] => altsyncram:u1.data_a[22]
data[23] => altsyncram:u1.data_a[23]
rd_addr[0] => altsyncram:u1.address_b[0]
rd_addr[1] => altsyncram:u1.address_b[1]
rd_addr[2] => altsyncram:u1.address_b[2]
rd_addr[3] => altsyncram:u1.address_b[3]
rd_addr[4] => altsyncram:u1.address_b[4]
rd_addr[5] => altsyncram:u1.address_b[5]
rd_addr[6] => altsyncram:u1.address_b[6]
rd_addr[7] => altsyncram:u1.address_b[7]
rd_addr[8] => altsyncram:u1.address_b[8]
rd_addr[9] => altsyncram:u1.address_b[9]
rd_addr[10] => altsyncram:u1.address_b[10]
rd_addr[11] => altsyncram:u1.address_b[11]
rd_addr[12] => altsyncram:u1.address_b[12]
rd_addr[13] => altsyncram:u1.address_b[13]
wr_addr[0] => altsyncram:u1.address_a[0]
wr_addr[1] => altsyncram:u1.address_a[1]
wr_addr[2] => altsyncram:u1.address_a[2]
wr_addr[3] => altsyncram:u1.address_a[3]
wr_addr[4] => altsyncram:u1.address_a[4]
wr_addr[5] => altsyncram:u1.address_a[5]
wr_addr[6] => altsyncram:u1.address_a[6]
wr_addr[7] => altsyncram:u1.address_a[7]
wr_addr[8] => altsyncram:u1.address_a[8]
wr_addr[9] => altsyncram:u1.address_a[9]
wr_addr[10] => altsyncram:u1.address_a[10]
wr_addr[11] => altsyncram:u1.address_a[11]
wr_addr[12] => altsyncram:u1.address_a[12]
wr_addr[13] => altsyncram:u1.address_a[13]
wren => altsyncram:u1.wren_a
ena => ~NO_FANOUT~
q[0] <= altsyncram:u1.q_b[0]
q[1] <= altsyncram:u1.q_b[1]
q[2] <= altsyncram:u1.q_b[2]
q[3] <= altsyncram:u1.q_b[3]
q[4] <= altsyncram:u1.q_b[4]
q[5] <= altsyncram:u1.q_b[5]
q[6] <= altsyncram:u1.q_b[6]
q[7] <= altsyncram:u1.q_b[7]
q[8] <= altsyncram:u1.q_b[8]
q[9] <= altsyncram:u1.q_b[9]
q[10] <= altsyncram:u1.q_b[10]
q[11] <= altsyncram:u1.q_b[11]
q[12] <= altsyncram:u1.q_b[12]
q[13] <= altsyncram:u1.q_b[13]
q[14] <= altsyncram:u1.q_b[14]
q[15] <= altsyncram:u1.q_b[15]
q[16] <= altsyncram:u1.q_b[16]
q[17] <= altsyncram:u1.q_b[17]
q[18] <= altsyncram:u1.q_b[18]
q[19] <= altsyncram:u1.q_b[19]
q[20] <= altsyncram:u1.q_b[20]
q[21] <= altsyncram:u1.q_b[21]
q[22] <= altsyncram:u1.q_b[22]
q[23] <= altsyncram:u1.q_b[23]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1
wren_a => altsyncram_0uu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0uu3:auto_generated.data_a[0]
data_a[1] => altsyncram_0uu3:auto_generated.data_a[1]
data_a[2] => altsyncram_0uu3:auto_generated.data_a[2]
data_a[3] => altsyncram_0uu3:auto_generated.data_a[3]
data_a[4] => altsyncram_0uu3:auto_generated.data_a[4]
data_a[5] => altsyncram_0uu3:auto_generated.data_a[5]
data_a[6] => altsyncram_0uu3:auto_generated.data_a[6]
data_a[7] => altsyncram_0uu3:auto_generated.data_a[7]
data_a[8] => altsyncram_0uu3:auto_generated.data_a[8]
data_a[9] => altsyncram_0uu3:auto_generated.data_a[9]
data_a[10] => altsyncram_0uu3:auto_generated.data_a[10]
data_a[11] => altsyncram_0uu3:auto_generated.data_a[11]
data_a[12] => altsyncram_0uu3:auto_generated.data_a[12]
data_a[13] => altsyncram_0uu3:auto_generated.data_a[13]
data_a[14] => altsyncram_0uu3:auto_generated.data_a[14]
data_a[15] => altsyncram_0uu3:auto_generated.data_a[15]
data_a[16] => altsyncram_0uu3:auto_generated.data_a[16]
data_a[17] => altsyncram_0uu3:auto_generated.data_a[17]
data_a[18] => altsyncram_0uu3:auto_generated.data_a[18]
data_a[19] => altsyncram_0uu3:auto_generated.data_a[19]
data_a[20] => altsyncram_0uu3:auto_generated.data_a[20]
data_a[21] => altsyncram_0uu3:auto_generated.data_a[21]
data_a[22] => altsyncram_0uu3:auto_generated.data_a[22]
data_a[23] => altsyncram_0uu3:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_0uu3:auto_generated.address_a[0]
address_a[1] => altsyncram_0uu3:auto_generated.address_a[1]
address_a[2] => altsyncram_0uu3:auto_generated.address_a[2]
address_a[3] => altsyncram_0uu3:auto_generated.address_a[3]
address_a[4] => altsyncram_0uu3:auto_generated.address_a[4]
address_a[5] => altsyncram_0uu3:auto_generated.address_a[5]
address_a[6] => altsyncram_0uu3:auto_generated.address_a[6]
address_a[7] => altsyncram_0uu3:auto_generated.address_a[7]
address_a[8] => altsyncram_0uu3:auto_generated.address_a[8]
address_a[9] => altsyncram_0uu3:auto_generated.address_a[9]
address_a[10] => altsyncram_0uu3:auto_generated.address_a[10]
address_a[11] => altsyncram_0uu3:auto_generated.address_a[11]
address_a[12] => altsyncram_0uu3:auto_generated.address_a[12]
address_a[13] => altsyncram_0uu3:auto_generated.address_a[13]
address_b[0] => altsyncram_0uu3:auto_generated.address_b[0]
address_b[1] => altsyncram_0uu3:auto_generated.address_b[1]
address_b[2] => altsyncram_0uu3:auto_generated.address_b[2]
address_b[3] => altsyncram_0uu3:auto_generated.address_b[3]
address_b[4] => altsyncram_0uu3:auto_generated.address_b[4]
address_b[5] => altsyncram_0uu3:auto_generated.address_b[5]
address_b[6] => altsyncram_0uu3:auto_generated.address_b[6]
address_b[7] => altsyncram_0uu3:auto_generated.address_b[7]
address_b[8] => altsyncram_0uu3:auto_generated.address_b[8]
address_b[9] => altsyncram_0uu3:auto_generated.address_b[9]
address_b[10] => altsyncram_0uu3:auto_generated.address_b[10]
address_b[11] => altsyncram_0uu3:auto_generated.address_b[11]
address_b[12] => altsyncram_0uu3:auto_generated.address_b[12]
address_b[13] => altsyncram_0uu3:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0uu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0uu3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_0uu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_0uu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_0uu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_0uu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_0uu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_0uu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_0uu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_0uu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_0uu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_0uu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_0uu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_0uu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_0uu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_0uu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_0uu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_0uu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_0uu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_0uu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_0uu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_0uu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_0uu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_0uu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_0uu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_0uu3:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => decode_d0b:decode2.data[0]
address_a[13] => decode_d0b:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_6ca:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a36.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a37.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a38.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a39.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a40.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a41.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a42.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a43.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a44.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a45.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a46.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a47.PORTADATAIN
q_b[0] <= mux_bsb:mux3.result[0]
q_b[1] <= mux_bsb:mux3.result[1]
q_b[2] <= mux_bsb:mux3.result[2]
q_b[3] <= mux_bsb:mux3.result[3]
q_b[4] <= mux_bsb:mux3.result[4]
q_b[5] <= mux_bsb:mux3.result[5]
q_b[6] <= mux_bsb:mux3.result[6]
q_b[7] <= mux_bsb:mux3.result[7]
q_b[8] <= mux_bsb:mux3.result[8]
q_b[9] <= mux_bsb:mux3.result[9]
q_b[10] <= mux_bsb:mux3.result[10]
q_b[11] <= mux_bsb:mux3.result[11]
q_b[12] <= mux_bsb:mux3.result[12]
q_b[13] <= mux_bsb:mux3.result[13]
q_b[14] <= mux_bsb:mux3.result[14]
q_b[15] <= mux_bsb:mux3.result[15]
q_b[16] <= mux_bsb:mux3.result[16]
q_b[17] <= mux_bsb:mux3.result[17]
q_b[18] <= mux_bsb:mux3.result[18]
q_b[19] <= mux_bsb:mux3.result[19]
q_b[20] <= mux_bsb:mux3.result[20]
q_b[21] <= mux_bsb:mux3.result[21]
q_b[22] <= mux_bsb:mux3.result[22]
q_b[23] <= mux_bsb:mux3.result[23]
wren_a => decode_d0b:decode2.enable
wren_a => decode_d0b:wren_decode_a.enable


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_d0b:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_6ca:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_d0b:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|mux_bsb:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[0].IN1
data[25] => result_node[1].IN1
data[26] => result_node[2].IN1
data[27] => result_node[3].IN1
data[28] => result_node[4].IN1
data[29] => result_node[5].IN1
data[30] => result_node[6].IN1
data[31] => result_node[7].IN1
data[32] => result_node[8].IN1
data[33] => result_node[9].IN1
data[34] => result_node[10].IN1
data[35] => result_node[11].IN1
data[36] => result_node[12].IN1
data[37] => result_node[13].IN1
data[38] => result_node[14].IN1
data[39] => result_node[15].IN1
data[40] => result_node[16].IN1
data[41] => result_node[17].IN1
data[42] => result_node[18].IN1
data[43] => result_node[19].IN1
data[44] => result_node[20].IN1
data[45] => result_node[21].IN1
data[46] => result_node[22].IN1
data[47] => result_node[23].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_vcc_GN:dual_port_ram1enavcc
output <= <VCC>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus2
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
input[8] => alt_dspbuilder_SBF:Outputi.xin[8]
input[9] => alt_dspbuilder_SBF:Outputi.xin[9]
input[10] => alt_dspbuilder_SBF:Outputi.xin[10]
input[11] => alt_dspbuilder_SBF:Outputi.xin[11]
input[12] => alt_dspbuilder_SBF:Outputi.xin[12]
input[13] => alt_dspbuilder_SBF:Outputi.xin[13]
input[14] => alt_dspbuilder_SBF:Outputi.xin[14]
input[15] => alt_dspbuilder_SBF:Outputi.xin[15]
input[16] => alt_dspbuilder_SBF:Outputi.xin[16]
input[17] => alt_dspbuilder_SBF:Outputi.xin[17]
output <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus2|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
xin[9] => alt_dspbuilder_sAltrPropagate:u0.d[9]
xin[10] => alt_dspbuilder_sAltrPropagate:u0.d[10]
xin[11] => alt_dspbuilder_sAltrPropagate:u0.d[11]
xin[12] => alt_dspbuilder_sAltrPropagate:u0.d[12]
xin[13] => alt_dspbuilder_sAltrPropagate:u0.d[13]
xin[14] => alt_dspbuilder_sAltrPropagate:u0.d[14]
xin[15] => alt_dspbuilder_sAltrPropagate:u0.d[15]
xin[16] => alt_dspbuilder_sAltrPropagate:u0.d[16]
xin[17] => alt_dspbuilder_sAltrPropagate:u0.d[17]
xin[18] => alt_dspbuilder_sAltrPropagate:u0.d[18]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus2|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
d[9] => r[9].DATAIN
d[10] => r[10].DATAIN
d[11] => r[11].DATAIN
d[12] => r[12].DATAIN
d[13] => r[13].DATAIN
d[14] => r[14].DATAIN
d[15] => r[15].DATAIN
d[16] => r[16].DATAIN
d[17] => r[17].DATAIN
d[18] => r[18].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
r[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
r[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
r[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
r[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
r[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
r[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
r[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
r[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
r[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
r[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_logical_bus_op_GNOC3X2UWP:logical_bus_operator
dataa[0] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[0]
dataa[1] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[1]
dataa[2] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[2]
dataa[3] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[3]
dataa[4] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[4]
dataa[5] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[5]
dataa[6] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[6]
dataa[7] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[7]
dataa[8] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[8]
dataa[9] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[9]
dataa[10] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[10]
dataa[11] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[11]
dataa[12] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[12]
dataa[13] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[13]
dataa[14] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[14]
dataa[15] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[15]
dataa[16] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[16]
dataa[17] => alt_dspbuilder_SBusLogical:LogicalBusOperatori.dataa[17]
result[0] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[0]
result[1] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[1]
result[2] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[2]
result[3] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[3]
result[4] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[4]
result[5] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[5]
result[6] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[6]
result[7] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[7]
result[8] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[8]
result[9] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[9]
result[10] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[10]
result[11] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[11]
result[12] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[12]
result[13] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[13]
result[14] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[14]
result[15] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[15]
result[16] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[16]
result[17] <= alt_dspbuilder_SBusLogical:LogicalBusOperatori.result[17]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_logical_bus_op_GNOC3X2UWP:logical_bus_operator|alt_dspbuilder_SBusLogical:LogicalBusOperatori
dataa[0] => ~NO_FANOUT~
dataa[1] => result[0].DATAIN
dataa[2] => result[1].DATAIN
dataa[3] => result[2].DATAIN
dataa[4] => result[3].DATAIN
dataa[5] => result[4].DATAIN
dataa[6] => result[5].DATAIN
dataa[7] => result[6].DATAIN
dataa[8] => result[7].DATAIN
dataa[9] => result[8].DATAIN
dataa[10] => result[9].DATAIN
dataa[11] => result[10].DATAIN
dataa[12] => result[11].DATAIN
dataa[13] => result[12].DATAIN
dataa[14] => result[13].DATAIN
dataa[15] => result[14].DATAIN
dataa[16] => result[15].DATAIN
dataa[17] => result[16].DATAIN
result[0] <= dataa[1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataa[2].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataa[3].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataa[4].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataa[5].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataa[6].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataa[7].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataa[8].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataa[9].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataa[10].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataa[11].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataa[12].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataa[13].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataa[14].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataa[15].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataa[16].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dataa[17].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2
aclr => alt_dspbuilder_SDelay:Delay1i.aclr
clock => alt_dspbuilder_SDelay:Delay1i.clock
ena => alt_dspbuilder_SDelay:Delay1i.ena
input[0] => alt_dspbuilder_SDelay:Delay1i.dataa[0]
input[1] => alt_dspbuilder_SDelay:Delay1i.dataa[1]
input[2] => alt_dspbuilder_SDelay:Delay1i.dataa[2]
input[3] => alt_dspbuilder_SDelay:Delay1i.dataa[3]
input[4] => alt_dspbuilder_SDelay:Delay1i.dataa[4]
input[5] => alt_dspbuilder_SDelay:Delay1i.dataa[5]
input[6] => alt_dspbuilder_SDelay:Delay1i.dataa[6]
input[7] => alt_dspbuilder_SDelay:Delay1i.dataa[7]
input[8] => alt_dspbuilder_SDelay:Delay1i.dataa[8]
input[9] => alt_dspbuilder_SDelay:Delay1i.dataa[9]
input[10] => alt_dspbuilder_SDelay:Delay1i.dataa[10]
input[11] => alt_dspbuilder_SDelay:Delay1i.dataa[11]
input[12] => alt_dspbuilder_SDelay:Delay1i.dataa[12]
input[13] => alt_dspbuilder_SDelay:Delay1i.dataa[13]
output[0] <= alt_dspbuilder_SDelay:Delay1i.result[0]
output[1] <= alt_dspbuilder_SDelay:Delay1i.result[1]
output[2] <= alt_dspbuilder_SDelay:Delay1i.result[2]
output[3] <= alt_dspbuilder_SDelay:Delay1i.result[3]
output[4] <= alt_dspbuilder_SDelay:Delay1i.result[4]
output[5] <= alt_dspbuilder_SDelay:Delay1i.result[5]
output[6] <= alt_dspbuilder_SDelay:Delay1i.result[6]
output[7] <= alt_dspbuilder_SDelay:Delay1i.result[7]
output[8] <= alt_dspbuilder_SDelay:Delay1i.result[8]
output[9] <= alt_dspbuilder_SDelay:Delay1i.result[9]
output[10] <= alt_dspbuilder_SDelay:Delay1i.result[10]
output[11] <= alt_dspbuilder_SDelay:Delay1i.result[11]
output[12] <= alt_dspbuilder_SDelay:Delay1i.result[12]
output[13] <= alt_dspbuilder_SDelay:Delay1i.result[13]
sclr => alt_dspbuilder_SDelay:Delay1i.sclr


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i
dataa[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
dataa[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
dataa[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
dataa[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
dataa[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
dataa[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
dataa[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
dataa[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
dataa[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
dataa[9] => alt_dspbuilder_sAltrPropagate:u0.d[9]
dataa[10] => alt_dspbuilder_sAltrPropagate:u0.d[10]
dataa[11] => alt_dspbuilder_sAltrPropagate:u0.d[11]
dataa[12] => alt_dspbuilder_sAltrPropagate:u0.d[12]
dataa[13] => alt_dspbuilder_sAltrPropagate:u0.d[13]
clock => DelayLine[0][0].CLK
clock => DelayLine[0][1].CLK
clock => DelayLine[0][2].CLK
clock => DelayLine[0][3].CLK
clock => DelayLine[0][4].CLK
clock => DelayLine[0][5].CLK
clock => DelayLine[0][6].CLK
clock => DelayLine[0][7].CLK
clock => DelayLine[0][8].CLK
clock => DelayLine[0][9].CLK
clock => DelayLine[0][10].CLK
clock => DelayLine[0][11].CLK
clock => DelayLine[0][12].CLK
clock => DelayLine[0][13].CLK
clock => DelayLine[1][0].CLK
clock => DelayLine[1][1].CLK
clock => DelayLine[1][2].CLK
clock => DelayLine[1][3].CLK
clock => DelayLine[1][4].CLK
clock => DelayLine[1][5].CLK
clock => DelayLine[1][6].CLK
clock => DelayLine[1][7].CLK
clock => DelayLine[1][8].CLK
clock => DelayLine[1][9].CLK
clock => DelayLine[1][10].CLK
clock => DelayLine[1][11].CLK
clock => DelayLine[1][12].CLK
clock => DelayLine[1][13].CLK
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
result[0] <= DelayLine[1][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= DelayLine[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= DelayLine[1][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= DelayLine[1][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= DelayLine[1][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= DelayLine[1][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= DelayLine[1][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= DelayLine[1][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= DelayLine[1][8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= DelayLine[1][9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= DelayLine[1][10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= DelayLine[1][11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= DelayLine[1][12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= DelayLine[1][13].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
d[9] => r[9].DATAIN
d[10] => r[10].DATAIN
d[11] => r[11].DATAIN
d[12] => r[12].DATAIN
d[13] => r[13].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
r[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
r[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
r[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
r[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
r[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:delay2sclrgnd
output <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
input[8] => alt_dspbuilder_SBF:Outputi.xin[8]
input[9] => alt_dspbuilder_SBF:Outputi.xin[9]
input[10] => alt_dspbuilder_SBF:Outputi.xin[10]
input[11] => alt_dspbuilder_SBF:Outputi.xin[11]
input[12] => alt_dspbuilder_SBF:Outputi.xin[12]
input[13] => alt_dspbuilder_SBF:Outputi.xin[13]
input[14] => alt_dspbuilder_SBF:Outputi.xin[14]
input[15] => alt_dspbuilder_SBF:Outputi.xin[15]
input[16] => alt_dspbuilder_SBF:Outputi.xin[16]
input[17] => alt_dspbuilder_SBF:Outputi.xin[17]
output <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
xin[9] => alt_dspbuilder_sAltrPropagate:u0.d[9]
xin[10] => alt_dspbuilder_sAltrPropagate:u0.d[10]
xin[11] => alt_dspbuilder_sAltrPropagate:u0.d[11]
xin[12] => alt_dspbuilder_sAltrPropagate:u0.d[12]
xin[13] => alt_dspbuilder_sAltrPropagate:u0.d[13]
xin[14] => alt_dspbuilder_sAltrPropagate:u0.d[14]
xin[15] => alt_dspbuilder_sAltrPropagate:u0.d[15]
xin[16] => alt_dspbuilder_sAltrPropagate:u0.d[16]
xin[17] => alt_dspbuilder_sAltrPropagate:u0.d[17]
xin[18] => alt_dspbuilder_sAltrPropagate:u0.d[18]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
d[9] => r[9].DATAIN
d[10] => r[10].DATAIN
d[11] => r[11].DATAIN
d[12] => r[12].DATAIN
d[13] => r[13].DATAIN
d[14] => r[14].DATAIN
d[15] => r[15].DATAIN
d[16] => r[16].DATAIN
d[17] => r[17].DATAIN
d[18] => r[18].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
r[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
r[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
r[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
r[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
r[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
r[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
r[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
r[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
r[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
r[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1
aclr => alt_dspbuilder_SDelay:Delay1i.aclr
clock => alt_dspbuilder_SDelay:Delay1i.clock
ena => alt_dspbuilder_SDelay:Delay1i.ena
input[0] => alt_dspbuilder_SDelay:Delay1i.dataa[0]
output[0] <= alt_dspbuilder_SDelay:Delay1i.result[0]
sclr => alt_dspbuilder_SDelay:Delay1i.sclr


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i
dataa[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
clock => DelayLine[0][0].CLK
clock => DelayLine[1][0].CLK
clock => DelayLine[2][0].CLK
clock => DelayLine[3][0].CLK
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
result[0] <= DelayLine[3][0].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:delay1sclrgnd
output <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GN2CABCRLL:control_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[17] => output[17].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[17].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GN37ALZBS4:eof_in_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0
valid_in => alt_dspbuilder_port_GN37ALZBS4:valid_in_0.input
eof_in => alt_dspbuilder_port_GN37ALZBS4:eof_in_0.input
col_out[0] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[0]
col_out[1] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[1]
col_out[2] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[2]
col_out[3] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[3]
col_out[4] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[4]
col_out[5] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[5]
col_out[6] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[6]
col_out[7] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[7]
col_out[8] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[8]
col_out[9] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[9]
col_out[10] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[10]
col_out[11] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[11]
col_out[12] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[12]
col_out[13] <= alt_dspbuilder_port_GNBOOX3JQY:col_out_0.output[13]
Clock => alt_dspbuilder_clock_GNQFU4PUDH:clock_0.clock
aclr => alt_dspbuilder_clock_GNQFU4PUDH:clock_0.aclr


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_clock_GNQFU4PUDH:clock_0
aclr => aclr_out.DATAIN
aclr_n => ~NO_FANOUT~
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clock => clock_out.DATAIN
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_port_GN37ALZBS4:valid_in_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter
aclr => LPM_COUNTER:Counteri.ACLR
aload => ~NO_FANOUT~
aset => ~NO_FANOUT~
cin => ~NO_FANOUT~
clock => LPM_COUNTER:Counteri.CLOCK
cnt_ena => LPM_COUNTER:Counteri.CNT_EN
cout <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
direction => ~NO_FANOUT~
ena => ~NO_FANOUT~
q[0] <= LPM_COUNTER:Counteri.Q[0]
q[1] <= LPM_COUNTER:Counteri.Q[1]
q[2] <= LPM_COUNTER:Counteri.Q[2]
q[3] <= LPM_COUNTER:Counteri.Q[3]
q[4] <= LPM_COUNTER:Counteri.Q[4]
q[5] <= LPM_COUNTER:Counteri.Q[5]
q[6] <= LPM_COUNTER:Counteri.Q[6]
q[7] <= LPM_COUNTER:Counteri.Q[7]
q[8] <= LPM_COUNTER:Counteri.Q[8]
q[9] <= LPM_COUNTER:Counteri.Q[9]
q[10] <= LPM_COUNTER:Counteri.Q[10]
q[11] <= LPM_COUNTER:Counteri.Q[11]
q[12] <= LPM_COUNTER:Counteri.Q[12]
q[13] <= LPM_COUNTER:Counteri.Q[13]
sclr => LPM_COUNTER:Counteri.SCLR
sload => ~NO_FANOUT~
sset => ~NO_FANOUT~
user_aclr => ~NO_FANOUT~


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri
clock => cntr_50o:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_50o:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_50o:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_50o:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_50o:auto_generated.q[0]
q[1] <= cntr_50o:auto_generated.q[1]
q[2] <= cntr_50o:auto_generated.q[2]
q[3] <= cntr_50o:auto_generated.q[3]
q[4] <= cntr_50o:auto_generated.q[4]
q[5] <= cntr_50o:auto_generated.q[5]
q[6] <= cntr_50o:auto_generated.q[6]
q[7] <= cntr_50o:auto_generated.q[7]
q[8] <= cntr_50o:auto_generated.q[8]
q[9] <= cntr_50o:auto_generated.q[9]
q[10] <= cntr_50o:auto_generated.q[10]
q[11] <= cntr_50o:auto_generated.q[11]
q[12] <= cntr_50o:auto_generated.q[12]
q[13] <= cntr_50o:auto_generated.q[13]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri|cntr_50o:auto_generated
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri|cntr_50o:auto_generated|cmpr_5mc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_port_GN37ALZBS4:eof_in_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_port_GNBOOX3JQY:col_out_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GN37ALZBS4:sof_in_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram
clock => altsyncram:u1.clock0
aclr => altsyncram:u1.aclr0
data[0] => altsyncram:u1.data_a[0]
data[1] => altsyncram:u1.data_a[1]
data[2] => altsyncram:u1.data_a[2]
data[3] => altsyncram:u1.data_a[3]
data[4] => altsyncram:u1.data_a[4]
data[5] => altsyncram:u1.data_a[5]
data[6] => altsyncram:u1.data_a[6]
data[7] => altsyncram:u1.data_a[7]
data[8] => altsyncram:u1.data_a[8]
data[9] => altsyncram:u1.data_a[9]
data[10] => altsyncram:u1.data_a[10]
data[11] => altsyncram:u1.data_a[11]
data[12] => altsyncram:u1.data_a[12]
data[13] => altsyncram:u1.data_a[13]
data[14] => altsyncram:u1.data_a[14]
data[15] => altsyncram:u1.data_a[15]
data[16] => altsyncram:u1.data_a[16]
data[17] => altsyncram:u1.data_a[17]
data[18] => altsyncram:u1.data_a[18]
data[19] => altsyncram:u1.data_a[19]
data[20] => altsyncram:u1.data_a[20]
data[21] => altsyncram:u1.data_a[21]
data[22] => altsyncram:u1.data_a[22]
data[23] => altsyncram:u1.data_a[23]
rd_addr[0] => altsyncram:u1.address_b[0]
rd_addr[1] => altsyncram:u1.address_b[1]
rd_addr[2] => altsyncram:u1.address_b[2]
rd_addr[3] => altsyncram:u1.address_b[3]
rd_addr[4] => altsyncram:u1.address_b[4]
rd_addr[5] => altsyncram:u1.address_b[5]
rd_addr[6] => altsyncram:u1.address_b[6]
rd_addr[7] => altsyncram:u1.address_b[7]
rd_addr[8] => altsyncram:u1.address_b[8]
rd_addr[9] => altsyncram:u1.address_b[9]
rd_addr[10] => altsyncram:u1.address_b[10]
rd_addr[11] => altsyncram:u1.address_b[11]
rd_addr[12] => altsyncram:u1.address_b[12]
rd_addr[13] => altsyncram:u1.address_b[13]
wr_addr[0] => altsyncram:u1.address_a[0]
wr_addr[1] => altsyncram:u1.address_a[1]
wr_addr[2] => altsyncram:u1.address_a[2]
wr_addr[3] => altsyncram:u1.address_a[3]
wr_addr[4] => altsyncram:u1.address_a[4]
wr_addr[5] => altsyncram:u1.address_a[5]
wr_addr[6] => altsyncram:u1.address_a[6]
wr_addr[7] => altsyncram:u1.address_a[7]
wr_addr[8] => altsyncram:u1.address_a[8]
wr_addr[9] => altsyncram:u1.address_a[9]
wr_addr[10] => altsyncram:u1.address_a[10]
wr_addr[11] => altsyncram:u1.address_a[11]
wr_addr[12] => altsyncram:u1.address_a[12]
wr_addr[13] => altsyncram:u1.address_a[13]
wren => altsyncram:u1.wren_a
ena => ~NO_FANOUT~
q[0] <= altsyncram:u1.q_b[0]
q[1] <= altsyncram:u1.q_b[1]
q[2] <= altsyncram:u1.q_b[2]
q[3] <= altsyncram:u1.q_b[3]
q[4] <= altsyncram:u1.q_b[4]
q[5] <= altsyncram:u1.q_b[5]
q[6] <= altsyncram:u1.q_b[6]
q[7] <= altsyncram:u1.q_b[7]
q[8] <= altsyncram:u1.q_b[8]
q[9] <= altsyncram:u1.q_b[9]
q[10] <= altsyncram:u1.q_b[10]
q[11] <= altsyncram:u1.q_b[11]
q[12] <= altsyncram:u1.q_b[12]
q[13] <= altsyncram:u1.q_b[13]
q[14] <= altsyncram:u1.q_b[14]
q[15] <= altsyncram:u1.q_b[15]
q[16] <= altsyncram:u1.q_b[16]
q[17] <= altsyncram:u1.q_b[17]
q[18] <= altsyncram:u1.q_b[18]
q[19] <= altsyncram:u1.q_b[19]
q[20] <= altsyncram:u1.q_b[20]
q[21] <= altsyncram:u1.q_b[21]
q[22] <= altsyncram:u1.q_b[22]
q[23] <= altsyncram:u1.q_b[23]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1
wren_a => altsyncram_9qu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9qu3:auto_generated.data_a[0]
data_a[1] => altsyncram_9qu3:auto_generated.data_a[1]
data_a[2] => altsyncram_9qu3:auto_generated.data_a[2]
data_a[3] => altsyncram_9qu3:auto_generated.data_a[3]
data_a[4] => altsyncram_9qu3:auto_generated.data_a[4]
data_a[5] => altsyncram_9qu3:auto_generated.data_a[5]
data_a[6] => altsyncram_9qu3:auto_generated.data_a[6]
data_a[7] => altsyncram_9qu3:auto_generated.data_a[7]
data_a[8] => altsyncram_9qu3:auto_generated.data_a[8]
data_a[9] => altsyncram_9qu3:auto_generated.data_a[9]
data_a[10] => altsyncram_9qu3:auto_generated.data_a[10]
data_a[11] => altsyncram_9qu3:auto_generated.data_a[11]
data_a[12] => altsyncram_9qu3:auto_generated.data_a[12]
data_a[13] => altsyncram_9qu3:auto_generated.data_a[13]
data_a[14] => altsyncram_9qu3:auto_generated.data_a[14]
data_a[15] => altsyncram_9qu3:auto_generated.data_a[15]
data_a[16] => altsyncram_9qu3:auto_generated.data_a[16]
data_a[17] => altsyncram_9qu3:auto_generated.data_a[17]
data_a[18] => altsyncram_9qu3:auto_generated.data_a[18]
data_a[19] => altsyncram_9qu3:auto_generated.data_a[19]
data_a[20] => altsyncram_9qu3:auto_generated.data_a[20]
data_a[21] => altsyncram_9qu3:auto_generated.data_a[21]
data_a[22] => altsyncram_9qu3:auto_generated.data_a[22]
data_a[23] => altsyncram_9qu3:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_9qu3:auto_generated.address_a[0]
address_a[1] => altsyncram_9qu3:auto_generated.address_a[1]
address_a[2] => altsyncram_9qu3:auto_generated.address_a[2]
address_a[3] => altsyncram_9qu3:auto_generated.address_a[3]
address_a[4] => altsyncram_9qu3:auto_generated.address_a[4]
address_a[5] => altsyncram_9qu3:auto_generated.address_a[5]
address_a[6] => altsyncram_9qu3:auto_generated.address_a[6]
address_a[7] => altsyncram_9qu3:auto_generated.address_a[7]
address_a[8] => altsyncram_9qu3:auto_generated.address_a[8]
address_a[9] => altsyncram_9qu3:auto_generated.address_a[9]
address_a[10] => altsyncram_9qu3:auto_generated.address_a[10]
address_a[11] => altsyncram_9qu3:auto_generated.address_a[11]
address_a[12] => altsyncram_9qu3:auto_generated.address_a[12]
address_a[13] => altsyncram_9qu3:auto_generated.address_a[13]
address_b[0] => altsyncram_9qu3:auto_generated.address_b[0]
address_b[1] => altsyncram_9qu3:auto_generated.address_b[1]
address_b[2] => altsyncram_9qu3:auto_generated.address_b[2]
address_b[3] => altsyncram_9qu3:auto_generated.address_b[3]
address_b[4] => altsyncram_9qu3:auto_generated.address_b[4]
address_b[5] => altsyncram_9qu3:auto_generated.address_b[5]
address_b[6] => altsyncram_9qu3:auto_generated.address_b[6]
address_b[7] => altsyncram_9qu3:auto_generated.address_b[7]
address_b[8] => altsyncram_9qu3:auto_generated.address_b[8]
address_b[9] => altsyncram_9qu3:auto_generated.address_b[9]
address_b[10] => altsyncram_9qu3:auto_generated.address_b[10]
address_b[11] => altsyncram_9qu3:auto_generated.address_b[11]
address_b[12] => altsyncram_9qu3:auto_generated.address_b[12]
address_b[13] => altsyncram_9qu3:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9qu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_9qu3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_9qu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_9qu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_9qu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_9qu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_9qu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_9qu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_9qu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_9qu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_9qu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_9qu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_9qu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_9qu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_9qu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_9qu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_9qu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_9qu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_9qu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_9qu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_9qu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_9qu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_9qu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_9qu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_9qu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_9qu3:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => decode_d0b:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a36.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a37.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a38.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a39.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a40.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a41.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a42.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a43.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a44.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a45.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a46.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a47.PORTADATAIN
q_b[0] <= mux_bsb:mux3.result[0]
q_b[1] <= mux_bsb:mux3.result[1]
q_b[2] <= mux_bsb:mux3.result[2]
q_b[3] <= mux_bsb:mux3.result[3]
q_b[4] <= mux_bsb:mux3.result[4]
q_b[5] <= mux_bsb:mux3.result[5]
q_b[6] <= mux_bsb:mux3.result[6]
q_b[7] <= mux_bsb:mux3.result[7]
q_b[8] <= mux_bsb:mux3.result[8]
q_b[9] <= mux_bsb:mux3.result[9]
q_b[10] <= mux_bsb:mux3.result[10]
q_b[11] <= mux_bsb:mux3.result[11]
q_b[12] <= mux_bsb:mux3.result[12]
q_b[13] <= mux_bsb:mux3.result[13]
q_b[14] <= mux_bsb:mux3.result[14]
q_b[15] <= mux_bsb:mux3.result[15]
q_b[16] <= mux_bsb:mux3.result[16]
q_b[17] <= mux_bsb:mux3.result[17]
q_b[18] <= mux_bsb:mux3.result[18]
q_b[19] <= mux_bsb:mux3.result[19]
q_b[20] <= mux_bsb:mux3.result[20]
q_b[21] <= mux_bsb:mux3.result[21]
q_b[22] <= mux_bsb:mux3.result[22]
q_b[23] <= mux_bsb:mux3.result[23]
wren_a => decode_d0b:decode2.enable


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|decode_d0b:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|mux_bsb:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[0].IN1
data[25] => result_node[1].IN1
data[26] => result_node[2].IN1
data[27] => result_node[3].IN1
data[28] => result_node[4].IN1
data[29] => result_node[5].IN1
data[30] => result_node[6].IN1
data[31] => result_node[7].IN1
data[32] => result_node[8].IN1
data[33] => result_node[9].IN1
data[34] => result_node[10].IN1
data[35] => result_node[11].IN1
data[36] => result_node[12].IN1
data[37] => result_node[13].IN1
data[38] => result_node[14].IN1
data[39] => result_node[15].IN1
data[40] => result_node[16].IN1
data[41] => result_node[17].IN1
data[42] => result_node[18].IN1
data[43] => result_node[19].IN1
data[44] => result_node[20].IN1
data[45] => result_node[21].IN1
data[46] => result_node[22].IN1
data[47] => result_node[23].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_vcc_GN:dual_port_ramenavcc
output <= <VCC>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5
aclr => alt_dspbuilder_SDelay:Delay1i.aclr
clock => alt_dspbuilder_SDelay:Delay1i.clock
ena => alt_dspbuilder_SDelay:Delay1i.ena
input[0] => alt_dspbuilder_SDelay:Delay1i.dataa[0]
output[0] <= alt_dspbuilder_SDelay:Delay1i.result[0]
sclr => alt_dspbuilder_SDelay:Delay1i.sclr


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i
dataa[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
clock => result[0]~reg0.CLK
ena => result.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
sclr => result.OUTPUTSELECT
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:delay5sclrgnd
output <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GNXAOKDYKC:sof_out_0
input[0] => output[0].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4
aclr => alt_dspbuilder_SDelay:Delay1i.aclr
clock => alt_dspbuilder_SDelay:Delay1i.clock
ena => alt_dspbuilder_SDelay:Delay1i.ena
input[0] => alt_dspbuilder_SDelay:Delay1i.dataa[0]
output[0] <= alt_dspbuilder_SDelay:Delay1i.result[0]
sclr => alt_dspbuilder_SDelay:Delay1i.sclr


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i
dataa[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
clock => DelayLine[0][0].CLK
clock => DelayLine[1][0].CLK
clock => DelayLine[2][0].CLK
clock => DelayLine[3][0].CLK
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
ena => DelayLine.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
sclr => DelayLine.OUTPUTSELECT
result[0] <= DelayLine[3][0].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:delay4sclrgnd
output <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[17] => output[17].DATAIN
input[18] => output[18].DATAIN
input[19] => output[19].DATAIN
input[20] => output[20].DATAIN
input[21] => output[21].DATAIN
input[22] => output[22].DATAIN
input[23] => output[23].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[23].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3
aclr => alt_dspbuilder_SDelay:Delay1i.aclr
clock => alt_dspbuilder_SDelay:Delay1i.clock
ena => alt_dspbuilder_SDelay:Delay1i.ena
input[0] => alt_dspbuilder_SDelay:Delay1i.dataa[0]
output[0] <= alt_dspbuilder_SDelay:Delay1i.result[0]
sclr => alt_dspbuilder_SDelay:Delay1i.sclr


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3|alt_dspbuilder_SDelay:Delay1i
dataa[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
clock => result[0]~reg0.CLK
ena => result.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
sclr => result.OUTPUTSELECT
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:delay3sclrgnd
output <= <GND>


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0
input => alt_dspbuilder_SBF:Outputi.xin[0]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast1
input => alt_dspbuilder_SBF:Outputi.xin[0]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast1|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast2
input => alt_dspbuilder_SBF:Outputi.xin[0]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast2|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast2|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast3
input => alt_dspbuilder_SBF:Outputi.xin[0]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast3|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast3|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast4
input => alt_dspbuilder_SBF:Outputi.xin[0]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast4|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast4|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN37ALZBS4:avalon_st_source_endofpacket_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_startofpacket_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN37ALZBS4:avalon_st_source_valid_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[17] => output[17].DATAIN
input[18] => output[18].DATAIN
input[19] => output[19].DATAIN
input[20] => output[20].DATAIN
input[21] => output[21].DATAIN
input[22] => output[22].DATAIN
input[23] => output[23].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[23].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_ready_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN37ALZBS4:avalon_st_source_startofpacket_0
input => output.DATAIN
output <= input.DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
output <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast6
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
output <= alt_dspbuilder_SBF:Outputi.yout[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast6|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]


|testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast6|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE


