Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 29 15:40:43 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file buss_control_sets_placed.rpt
| Design       : buss
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |             531 |          296 |
| Yes          | No                    | Yes                    |              64 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------------+--------------------------+------------------+----------------+
|                     Clock Signal                     |                    Enable Signal                   |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------------------------------+----------------------------------------------------+--------------------------+------------------+----------------+
|  master/Ctrl/Decode/inscd_reg[1]/G0                  |                                                    |                          |                1 |              1 |
|  master/Ctrl/States/FSM_sequential_state_reg[0]_0    |                                                    |                          |                1 |              1 |
|  master/Ctrl/States/rew_tmp                          |                                                    |                          |                1 |              1 |
|  master/Ctrl/States/temp_reg[26]_0                   |                                                    |                          |                1 |              1 |
|  master/Ctrl/States/temp_reg[0]_6                    |                                                    |                          |                1 |              1 |
|  master/Ctrl/States/temp_reg[0]_5                    |                                                    |                          |                1 |              1 |
|  master/Ctrl/States/t__0[0]                          |                                                    |                          |                1 |              2 |
|  master/Ctrl/States/memo_reg_4                       |                                                    |                          |                1 |              2 |
|  master/Ctrl/States/FSM_sequential_state_reg[0]_5[0] |                                                    | master/Ctrl/States/AS[1] |                1 |              2 |
|  master/Ctrl/States/temp_reg[16]_2[0]                |                                                    |                          |                2 |              3 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/FSM_sequential_state[3]_i_1_n_1 |                          |                1 |              4 |
|  master/Ctrl/States/registers_reg[2][31]_0[0]        |                                                    |                          |                2 |              4 |
|  master/Ctrl/MC/t__0[0]                              |                                                    |                          |                1 |              4 |
|  master/Ctrl/Decode/temp_reg[7]_0[0]                 |                                                    |                          |                2 |              4 |
|  master/Ctrl/Decode/E[0]                             |                                                    |                          |                2 |              5 |
|  clk_IBUF_BUFG                                       |                                                    |                          |                5 |              8 |
|  clk_IBUF_BUFG                                       | swit/temp_data[15]_i_1_n_1                         |                          |                9 |             16 |
|  clk_IBUF_BUFG                                       | outp/temp_data[15]_i_1__0_n_1                      |                          |               11 |             31 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/temp_reg[0]_4[0]                | reset_IBUF               |               20 |             32 |
|  n_0_1850_BUFG                                       |                                                    |                          |               21 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[3][0][0]          |                          |               21 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[4][0][0]          |                          |               19 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[5][0][0]          |                          |               14 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[6][0][0]          |                          |               21 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[7][0][0]          |                          |               17 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[8][0][0]          |                          |               17 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[9][0][0]          |                          |               23 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[2][0][0]          |                          |               20 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[0][0]_0[0]        |                          |               18 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[10][0][0]         |                          |               21 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[11][0]_0[0]       |                          |               20 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[12][0][0]         |                          |               16 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[13][0][0]         |                          |               15 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[14][0][0]         |                          |               15 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[15][0][0]         | reset_IBUF               |               14 |             32 |
|  clk_IBUF_BUFG                                       | master/Ctrl/States/registers_reg[1][0][0]          |                          |               18 |             32 |
+------------------------------------------------------+----------------------------------------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     4 |
| 5      |                     1 |
| 8      |                     1 |
| 16+    |                    20 |
+--------+-----------------------+


