
ADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c8e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000e  00800060  00002c8e  00002d22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  0080006e  0080006e  00002d30  2**0
                  ALLOC
  3 .stab         00003030  00000000  00000000  00002d30  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000013f0  00000000  00000000  00005d60  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00007150  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00007290  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00007400  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00009049  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00009f34  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000ace4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000ae44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000b0d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b89f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 6d 08 	jmp	0x10da	; 0x10da <__vector_1>
       8:	0c 94 a4 08 	jmp	0x1148	; 0x1148 <__vector_2>
       c:	0c 94 db 08 	jmp	0x11b6	; 0x11b6 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 00 10 	jmp	0x2000	; 0x2000 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e8       	ldi	r30, 0x8E	; 142
      68:	fc e2       	ldi	r31, 0x2C	; 44
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 36       	cpi	r26, 0x6E	; 110
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ae e6       	ldi	r26, 0x6E	; 110
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 37       	cpi	r26, 0x7E	; 126
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <main>
      8a:	0c 94 45 16 	jmp	0x2c8a	; 0x2c8a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 0e 16 	jmp	0x2c1c	; 0x2c1c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 2a 16 	jmp	0x2c54	; 0x2c54 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 1a 16 	jmp	0x2c34	; 0x2c34 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 36 16 	jmp	0x2c6c	; 0x2c6c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 1a 16 	jmp	0x2c34	; 0x2c34 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 36 16 	jmp	0x2c6c	; 0x2c6c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 0e 16 	jmp	0x2c1c	; 0x2c1c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 2a 16 	jmp	0x2c54	; 0x2c54 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 1a 16 	jmp	0x2c34	; 0x2c34 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 36 16 	jmp	0x2c6c	; 0x2c6c <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 1a 16 	jmp	0x2c34	; 0x2c34 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 36 16 	jmp	0x2c6c	; 0x2c6c <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 1a 16 	jmp	0x2c34	; 0x2c34 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 36 16 	jmp	0x2c6c	; 0x2c6c <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 1e 16 	jmp	0x2c3c	; 0x2c3c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 3a 16 	jmp	0x2c74	; 0x2c74 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <GIE_enuGloable_Interrupt_Enable>:
#include "../../LIB/errorStates.h"

#include "GIE_priv.h"

ES_t GIE_enuGloable_Interrupt_Enable(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	0f 92       	push	r0
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
     b50:	19 82       	std	Y+1, r1	; 0x01

	SREG &= ~(1 << GIE_I);
     b52:	af e5       	ldi	r26, 0x5F	; 95
     b54:	b0 e0       	ldi	r27, 0x00	; 0
     b56:	ef e5       	ldi	r30, 0x5F	; 95
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	80 81       	ld	r24, Z
     b5c:	8f 77       	andi	r24, 0x7F	; 127
     b5e:	8c 93       	st	X, r24
	SREG |= (1 << GIE_I);
     b60:	af e5       	ldi	r26, 0x5F	; 95
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	ef e5       	ldi	r30, 0x5F	; 95
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	80 81       	ld	r24, Z
     b6a:	80 68       	ori	r24, 0x80	; 128
     b6c:	8c 93       	st	X, r24
	Local_enuErrorState = ES_OK;
     b6e:	81 e0       	ldi	r24, 0x01	; 1
     b70:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
     b72:	89 81       	ldd	r24, Y+1	; 0x01
}
     b74:	0f 90       	pop	r0
     b76:	cf 91       	pop	r28
     b78:	df 91       	pop	r29
     b7a:	08 95       	ret

00000b7c <GIE_enuGloable_Interrupt_Disable>:

ES_t GIE_enuGloable_Interrupt_Disable(void)
{
     b7c:	df 93       	push	r29
     b7e:	cf 93       	push	r28
     b80:	0f 92       	push	r0
     b82:	cd b7       	in	r28, 0x3d	; 61
     b84:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
     b86:	19 82       	std	Y+1, r1	; 0x01

	SREG &= ~(1<< GIE_I);
     b88:	af e5       	ldi	r26, 0x5F	; 95
     b8a:	b0 e0       	ldi	r27, 0x00	; 0
     b8c:	ef e5       	ldi	r30, 0x5F	; 95
     b8e:	f0 e0       	ldi	r31, 0x00	; 0
     b90:	80 81       	ld	r24, Z
     b92:	8f 77       	andi	r24, 0x7F	; 127
     b94:	8c 93       	st	X, r24
	Local_enuErrorState = ES_OK;
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
     b9a:	89 81       	ldd	r24, Y+1	; 0x01
}
     b9c:	0f 90       	pop	r0
     b9e:	cf 91       	pop	r28
     ba0:	df 91       	pop	r29
     ba2:	08 95       	ret

00000ba4 <EXTI_enuInit>:
static volatile void (*EXTI_ApfunINTFun[3])(void*) = {NULL,NULL,NULL};
void * EXTI_ApvidGenericparameter[3] = {NULL,NULL,NULL};

// fun to initialize the external interrupt take pointer to  id of interrupt

ES_t EXTI_enuInit (EXTI_t * Copy_pstrEXTIConfig){
     ba4:	df 93       	push	r29
     ba6:	cf 93       	push	r28
     ba8:	cd b7       	in	r28, 0x3d	; 61
     baa:	de b7       	in	r29, 0x3e	; 62
     bac:	2d 97       	sbiw	r28, 0x0d	; 13
     bae:	0f b6       	in	r0, 0x3f	; 63
     bb0:	f8 94       	cli
     bb2:	de bf       	out	0x3e, r29	; 62
     bb4:	0f be       	out	0x3f, r0	; 63
     bb6:	cd bf       	out	0x3d, r28	; 61
     bb8:	9d 83       	std	Y+5, r25	; 0x05
     bba:	8c 83       	std	Y+4, r24	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
     bbc:	1b 82       	std	Y+3, r1	; 0x03
	if(Copy_pstrEXTIConfig!=NULL){
     bbe:	8c 81       	ldd	r24, Y+4	; 0x04
     bc0:	9d 81       	ldd	r25, Y+5	; 0x05
     bc2:	00 97       	sbiw	r24, 0x00	; 0
     bc4:	09 f4       	brne	.+2      	; 0xbc8 <EXTI_enuInit+0x24>
     bc6:	10 c1       	rjmp	.+544    	; 0xde8 <EXTI_enuInit+0x244>
		u8 Local_u8Iter=0;
     bc8:	1a 82       	std	Y+2, r1	; 0x02
    for (Local_u8Iter =0; Local_u8Iter < 3 ; Local_u8Iter++)
     bca:	1a 82       	std	Y+2, r1	; 0x02
     bcc:	08 c1       	rjmp	.+528    	; 0xdde <EXTI_enuInit+0x23a>
    {
    	if (Copy_pstrEXTIConfig[Local_u8Iter].EXTI_u8State == ENABLE)
     bce:	8a 81       	ldd	r24, Y+2	; 0x02
     bd0:	88 2f       	mov	r24, r24
     bd2:	90 e0       	ldi	r25, 0x00	; 0
     bd4:	9c 01       	movw	r18, r24
     bd6:	22 0f       	add	r18, r18
     bd8:	33 1f       	adc	r19, r19
     bda:	8c 81       	ldd	r24, Y+4	; 0x04
     bdc:	9d 81       	ldd	r25, Y+5	; 0x05
     bde:	fc 01       	movw	r30, r24
     be0:	e2 0f       	add	r30, r18
     be2:	f3 1f       	adc	r31, r19
     be4:	80 81       	ld	r24, Z
     be6:	81 30       	cpi	r24, 0x01	; 1
     be8:	09 f0       	breq	.+2      	; 0xbec <EXTI_enuInit+0x48>
     bea:	f6 c0       	rjmp	.+492    	; 0xdd8 <EXTI_enuInit+0x234>
    	{
    		switch (Local_u8Iter)
     bec:	8a 81       	ldd	r24, Y+2	; 0x02
     bee:	28 2f       	mov	r18, r24
     bf0:	30 e0       	ldi	r19, 0x00	; 0
     bf2:	3d 87       	std	Y+13, r19	; 0x0d
     bf4:	2c 87       	std	Y+12, r18	; 0x0c
     bf6:	8c 85       	ldd	r24, Y+12	; 0x0c
     bf8:	9d 85       	ldd	r25, Y+13	; 0x0d
     bfa:	81 30       	cpi	r24, 0x01	; 1
     bfc:	91 05       	cpc	r25, r1
     bfe:	09 f4       	brne	.+2      	; 0xc02 <EXTI_enuInit+0x5e>
     c00:	60 c0       	rjmp	.+192    	; 0xcc2 <EXTI_enuInit+0x11e>
     c02:	2c 85       	ldd	r18, Y+12	; 0x0c
     c04:	3d 85       	ldd	r19, Y+13	; 0x0d
     c06:	22 30       	cpi	r18, 0x02	; 2
     c08:	31 05       	cpc	r19, r1
     c0a:	09 f4       	brne	.+2      	; 0xc0e <EXTI_enuInit+0x6a>
     c0c:	af c0       	rjmp	.+350    	; 0xd6c <EXTI_enuInit+0x1c8>
     c0e:	8c 85       	ldd	r24, Y+12	; 0x0c
     c10:	9d 85       	ldd	r25, Y+13	; 0x0d
     c12:	00 97       	sbiw	r24, 0x00	; 0
     c14:	09 f0       	breq	.+2      	; 0xc18 <EXTI_enuInit+0x74>
     c16:	de c0       	rjmp	.+444    	; 0xdd4 <EXTI_enuInit+0x230>
    						{
    		case INT0:
    			 MCUCR &=~ (3<<0);
     c18:	a5 e5       	ldi	r26, 0x55	; 85
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	e5 e5       	ldi	r30, 0x55	; 85
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	8c 7f       	andi	r24, 0xFC	; 252
     c24:	8c 93       	st	X, r24
    			 GICR|=(1<<6);
     c26:	ab e5       	ldi	r26, 0x5B	; 91
     c28:	b0 e0       	ldi	r27, 0x00	; 0
     c2a:	eb e5       	ldi	r30, 0x5B	; 91
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	80 64       	ori	r24, 0x40	; 64
     c32:	8c 93       	st	X, r24

    			switch (Copy_pstrEXTIConfig[Local_u8Iter].EXTI_u8SenseLevel)
     c34:	8a 81       	ldd	r24, Y+2	; 0x02
     c36:	88 2f       	mov	r24, r24
     c38:	90 e0       	ldi	r25, 0x00	; 0
     c3a:	9c 01       	movw	r18, r24
     c3c:	22 0f       	add	r18, r18
     c3e:	33 1f       	adc	r19, r19
     c40:	8c 81       	ldd	r24, Y+4	; 0x04
     c42:	9d 81       	ldd	r25, Y+5	; 0x05
     c44:	fc 01       	movw	r30, r24
     c46:	e2 0f       	add	r30, r18
     c48:	f3 1f       	adc	r31, r19
     c4a:	81 81       	ldd	r24, Z+1	; 0x01
     c4c:	28 2f       	mov	r18, r24
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	3b 87       	std	Y+11, r19	; 0x0b
     c52:	2a 87       	std	Y+10, r18	; 0x0a
     c54:	8a 85       	ldd	r24, Y+10	; 0x0a
     c56:	9b 85       	ldd	r25, Y+11	; 0x0b
     c58:	82 30       	cpi	r24, 0x02	; 2
     c5a:	91 05       	cpc	r25, r1
     c5c:	f9 f0       	breq	.+62     	; 0xc9c <EXTI_enuInit+0xf8>
     c5e:	2a 85       	ldd	r18, Y+10	; 0x0a
     c60:	3b 85       	ldd	r19, Y+11	; 0x0b
     c62:	23 30       	cpi	r18, 0x03	; 3
     c64:	31 05       	cpc	r19, r1
     c66:	34 f4       	brge	.+12     	; 0xc74 <EXTI_enuInit+0xd0>
     c68:	8a 85       	ldd	r24, Y+10	; 0x0a
     c6a:	9b 85       	ldd	r25, Y+11	; 0x0b
     c6c:	81 30       	cpi	r24, 0x01	; 1
     c6e:	91 05       	cpc	r25, r1
     c70:	e9 f0       	breq	.+58     	; 0xcac <EXTI_enuInit+0x108>
     c72:	24 c0       	rjmp	.+72     	; 0xcbc <EXTI_enuInit+0x118>
     c74:	2a 85       	ldd	r18, Y+10	; 0x0a
     c76:	3b 85       	ldd	r19, Y+11	; 0x0b
     c78:	23 30       	cpi	r18, 0x03	; 3
     c7a:	31 05       	cpc	r19, r1
     c7c:	39 f0       	breq	.+14     	; 0xc8c <EXTI_enuInit+0xe8>
     c7e:	8a 85       	ldd	r24, Y+10	; 0x0a
     c80:	9b 85       	ldd	r25, Y+11	; 0x0b
     c82:	84 30       	cpi	r24, 0x04	; 4
     c84:	91 05       	cpc	r25, r1
     c86:	09 f4       	brne	.+2      	; 0xc8a <EXTI_enuInit+0xe6>
     c88:	a7 c0       	rjmp	.+334    	; 0xdd8 <EXTI_enuInit+0x234>
     c8a:	18 c0       	rjmp	.+48     	; 0xcbc <EXTI_enuInit+0x118>
    			{
                     case LOW_LEVEL:
                    	 break;
                     case ANY_LOGIC:
                    	 MCUCR |=(1<<0);
     c8c:	a5 e5       	ldi	r26, 0x55	; 85
     c8e:	b0 e0       	ldi	r27, 0x00	; 0
     c90:	e5 e5       	ldi	r30, 0x55	; 85
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	80 81       	ld	r24, Z
     c96:	81 60       	ori	r24, 0x01	; 1
     c98:	8c 93       	st	X, r24
     c9a:	9e c0       	rjmp	.+316    	; 0xdd8 <EXTI_enuInit+0x234>
                    	 break;
                     case FALLING_EDGE:
                    	 MCUCR |=(1<<1);
     c9c:	a5 e5       	ldi	r26, 0x55	; 85
     c9e:	b0 e0       	ldi	r27, 0x00	; 0
     ca0:	e5 e5       	ldi	r30, 0x55	; 85
     ca2:	f0 e0       	ldi	r31, 0x00	; 0
     ca4:	80 81       	ld	r24, Z
     ca6:	82 60       	ori	r24, 0x02	; 2
     ca8:	8c 93       	st	X, r24
     caa:	96 c0       	rjmp	.+300    	; 0xdd8 <EXTI_enuInit+0x234>
                    	 break;
                     case RISING_EDGE:
                    	 MCUCR |=(3<<0);
     cac:	a5 e5       	ldi	r26, 0x55	; 85
     cae:	b0 e0       	ldi	r27, 0x00	; 0
     cb0:	e5 e5       	ldi	r30, 0x55	; 85
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	80 81       	ld	r24, Z
     cb6:	83 60       	ori	r24, 0x03	; 3
     cb8:	8c 93       	st	X, r24
     cba:	8e c0       	rjmp	.+284    	; 0xdd8 <EXTI_enuInit+0x234>
                    	 break;
                    default:
						Local_enuErrorState = ES_OUT_OF_RANGE;
     cbc:	83 e0       	ldi	r24, 0x03	; 3
     cbe:	8b 83       	std	Y+3, r24	; 0x03
     cc0:	8b c0       	rjmp	.+278    	; 0xdd8 <EXTI_enuInit+0x234>
					}
					break;

    		case INT1:
    			MCUCR &=~ (3<<2);
     cc2:	a5 e5       	ldi	r26, 0x55	; 85
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	e5 e5       	ldi	r30, 0x55	; 85
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z
     ccc:	83 7f       	andi	r24, 0xF3	; 243
     cce:	8c 93       	st	X, r24
    			GICR |= (1<<7);
     cd0:	ab e5       	ldi	r26, 0x5B	; 91
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	eb e5       	ldi	r30, 0x5B	; 91
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	80 68       	ori	r24, 0x80	; 128
     cdc:	8c 93       	st	X, r24

    			switch (Copy_pstrEXTIConfig[Local_u8Iter].EXTI_u8SenseLevel)
     cde:	8a 81       	ldd	r24, Y+2	; 0x02
     ce0:	88 2f       	mov	r24, r24
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	9c 01       	movw	r18, r24
     ce6:	22 0f       	add	r18, r18
     ce8:	33 1f       	adc	r19, r19
     cea:	8c 81       	ldd	r24, Y+4	; 0x04
     cec:	9d 81       	ldd	r25, Y+5	; 0x05
     cee:	fc 01       	movw	r30, r24
     cf0:	e2 0f       	add	r30, r18
     cf2:	f3 1f       	adc	r31, r19
     cf4:	81 81       	ldd	r24, Z+1	; 0x01
     cf6:	28 2f       	mov	r18, r24
     cf8:	30 e0       	ldi	r19, 0x00	; 0
     cfa:	39 87       	std	Y+9, r19	; 0x09
     cfc:	28 87       	std	Y+8, r18	; 0x08
     cfe:	88 85       	ldd	r24, Y+8	; 0x08
     d00:	99 85       	ldd	r25, Y+9	; 0x09
     d02:	82 30       	cpi	r24, 0x02	; 2
     d04:	91 05       	cpc	r25, r1
     d06:	f9 f0       	breq	.+62     	; 0xd46 <EXTI_enuInit+0x1a2>
     d08:	28 85       	ldd	r18, Y+8	; 0x08
     d0a:	39 85       	ldd	r19, Y+9	; 0x09
     d0c:	23 30       	cpi	r18, 0x03	; 3
     d0e:	31 05       	cpc	r19, r1
     d10:	34 f4       	brge	.+12     	; 0xd1e <EXTI_enuInit+0x17a>
     d12:	88 85       	ldd	r24, Y+8	; 0x08
     d14:	99 85       	ldd	r25, Y+9	; 0x09
     d16:	81 30       	cpi	r24, 0x01	; 1
     d18:	91 05       	cpc	r25, r1
     d1a:	e9 f0       	breq	.+58     	; 0xd56 <EXTI_enuInit+0x1b2>
     d1c:	24 c0       	rjmp	.+72     	; 0xd66 <EXTI_enuInit+0x1c2>
     d1e:	28 85       	ldd	r18, Y+8	; 0x08
     d20:	39 85       	ldd	r19, Y+9	; 0x09
     d22:	23 30       	cpi	r18, 0x03	; 3
     d24:	31 05       	cpc	r19, r1
     d26:	39 f0       	breq	.+14     	; 0xd36 <EXTI_enuInit+0x192>
     d28:	88 85       	ldd	r24, Y+8	; 0x08
     d2a:	99 85       	ldd	r25, Y+9	; 0x09
     d2c:	84 30       	cpi	r24, 0x04	; 4
     d2e:	91 05       	cpc	r25, r1
     d30:	09 f4       	brne	.+2      	; 0xd34 <EXTI_enuInit+0x190>
     d32:	52 c0       	rjmp	.+164    	; 0xdd8 <EXTI_enuInit+0x234>
     d34:	18 c0       	rjmp	.+48     	; 0xd66 <EXTI_enuInit+0x1c2>
    			{
    	         case LOW_LEVEL:
    	        	 break;
    	         case ANY_LOGIC:
    	        	 MCUCR |=(1<<2);
     d36:	a5 e5       	ldi	r26, 0x55	; 85
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	e5 e5       	ldi	r30, 0x55	; 85
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	84 60       	ori	r24, 0x04	; 4
     d42:	8c 93       	st	X, r24
     d44:	49 c0       	rjmp	.+146    	; 0xdd8 <EXTI_enuInit+0x234>
    	        	 break;

    	         case FALLING_EDGE:
    	        	 MCUCR |=(1<<3);
     d46:	a5 e5       	ldi	r26, 0x55	; 85
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	e5 e5       	ldi	r30, 0x55	; 85
     d4c:	f0 e0       	ldi	r31, 0x00	; 0
     d4e:	80 81       	ld	r24, Z
     d50:	88 60       	ori	r24, 0x08	; 8
     d52:	8c 93       	st	X, r24
     d54:	41 c0       	rjmp	.+130    	; 0xdd8 <EXTI_enuInit+0x234>
    	        	 break;

    	         case RISING_EDGE:
    	        	 MCUCR |=(3<<2);
     d56:	a5 e5       	ldi	r26, 0x55	; 85
     d58:	b0 e0       	ldi	r27, 0x00	; 0
     d5a:	e5 e5       	ldi	r30, 0x55	; 85
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 81       	ld	r24, Z
     d60:	8c 60       	ori	r24, 0x0C	; 12
     d62:	8c 93       	st	X, r24
     d64:	39 c0       	rjmp	.+114    	; 0xdd8 <EXTI_enuInit+0x234>
    	        	 break;

    	        default:
    				Local_enuErrorState = ES_OUT_OF_RANGE;
     d66:	83 e0       	ldi	r24, 0x03	; 3
     d68:	8b 83       	std	Y+3, r24	; 0x03
     d6a:	36 c0       	rjmp	.+108    	; 0xdd8 <EXTI_enuInit+0x234>
    			}
    			break;

    		case INT2:
    			MCUCSR &=~(1<<6);
     d6c:	a4 e5       	ldi	r26, 0x54	; 84
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	e4 e5       	ldi	r30, 0x54	; 84
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	8f 7b       	andi	r24, 0xBF	; 191
     d78:	8c 93       	st	X, r24
    			GICR |= (1<<5);
     d7a:	ab e5       	ldi	r26, 0x5B	; 91
     d7c:	b0 e0       	ldi	r27, 0x00	; 0
     d7e:	eb e5       	ldi	r30, 0x5B	; 91
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	80 62       	ori	r24, 0x20	; 32
     d86:	8c 93       	st	X, r24

    			switch (Copy_pstrEXTIConfig[Local_u8Iter].EXTI_u8SenseLevel)
     d88:	8a 81       	ldd	r24, Y+2	; 0x02
     d8a:	88 2f       	mov	r24, r24
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	9c 01       	movw	r18, r24
     d90:	22 0f       	add	r18, r18
     d92:	33 1f       	adc	r19, r19
     d94:	8c 81       	ldd	r24, Y+4	; 0x04
     d96:	9d 81       	ldd	r25, Y+5	; 0x05
     d98:	fc 01       	movw	r30, r24
     d9a:	e2 0f       	add	r30, r18
     d9c:	f3 1f       	adc	r31, r19
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	28 2f       	mov	r18, r24
     da2:	30 e0       	ldi	r19, 0x00	; 0
     da4:	3f 83       	std	Y+7, r19	; 0x07
     da6:	2e 83       	std	Y+6, r18	; 0x06
     da8:	8e 81       	ldd	r24, Y+6	; 0x06
     daa:	9f 81       	ldd	r25, Y+7	; 0x07
     dac:	81 30       	cpi	r24, 0x01	; 1
     dae:	91 05       	cpc	r25, r1
     db0:	31 f0       	breq	.+12     	; 0xdbe <EXTI_enuInit+0x21a>
     db2:	2e 81       	ldd	r18, Y+6	; 0x06
     db4:	3f 81       	ldd	r19, Y+7	; 0x07
     db6:	22 30       	cpi	r18, 0x02	; 2
     db8:	31 05       	cpc	r19, r1
     dba:	71 f0       	breq	.+28     	; 0xdd8 <EXTI_enuInit+0x234>
     dbc:	08 c0       	rjmp	.+16     	; 0xdce <EXTI_enuInit+0x22a>
    		   	{
                 case FALLING_EDGE:
                	 break;

                 case RISING_EDGE:
                	 MCUCSR |= (1<<6);
     dbe:	a4 e5       	ldi	r26, 0x54	; 84
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	e4 e5       	ldi	r30, 0x54	; 84
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	80 81       	ld	r24, Z
     dc8:	80 64       	ori	r24, 0x40	; 64
     dca:	8c 93       	st	X, r24
     dcc:	05 c0       	rjmp	.+10     	; 0xdd8 <EXTI_enuInit+0x234>
                	 break;

                default:
  			    Local_enuErrorState = ES_OUT_OF_RANGE;
     dce:	83 e0       	ldi	r24, 0x03	; 3
     dd0:	8b 83       	std	Y+3, r24	; 0x03
     dd2:	02 c0       	rjmp	.+4      	; 0xdd8 <EXTI_enuInit+0x234>
  		        }
  		        break;

              default:
              Local_enuErrorState = ES_OUT_OF_RANGE;
     dd4:	83 e0       	ldi	r24, 0x03	; 3
     dd6:	8b 83       	std	Y+3, r24	; 0x03

ES_t EXTI_enuInit (EXTI_t * Copy_pstrEXTIConfig){
	ES_t Local_enuErrorState = ES_NOK;
	if(Copy_pstrEXTIConfig!=NULL){
		u8 Local_u8Iter=0;
    for (Local_u8Iter =0; Local_u8Iter < 3 ; Local_u8Iter++)
     dd8:	8a 81       	ldd	r24, Y+2	; 0x02
     dda:	8f 5f       	subi	r24, 0xFF	; 255
     ddc:	8a 83       	std	Y+2, r24	; 0x02
     dde:	8a 81       	ldd	r24, Y+2	; 0x02
     de0:	83 30       	cpi	r24, 0x03	; 3
     de2:	08 f4       	brcc	.+2      	; 0xde6 <EXTI_enuInit+0x242>
     de4:	f4 ce       	rjmp	.-536    	; 0xbce <EXTI_enuInit+0x2a>
     de6:	02 c0       	rjmp	.+4      	; 0xdec <EXTI_enuInit+0x248>

              default:
              Local_enuErrorState = ES_OUT_OF_RANGE;
    						}}}}
	else {
		ES_t Local_enuErrorState = ES_NULL_POINTER;
     de8:	82 e0       	ldi	r24, 0x02	; 2
     dea:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
     dec:	8b 81       	ldd	r24, Y+3	; 0x03
}
     dee:	2d 96       	adiw	r28, 0x0d	; 13
     df0:	0f b6       	in	r0, 0x3f	; 63
     df2:	f8 94       	cli
     df4:	de bf       	out	0x3e, r29	; 62
     df6:	0f be       	out	0x3f, r0	; 63
     df8:	cd bf       	out	0x3d, r28	; 61
     dfa:	cf 91       	pop	r28
     dfc:	df 91       	pop	r29
     dfe:	08 95       	ret

00000e00 <EXTI_enuSetSenseLevel>:


/*** fun to set sense level
     take id ,sense level                              ***/
ES_t EXTI_enuSetSenseLevel(u8 Copy_u8EXTI_ID , u8 Copy_u8SenseLevel){
     e00:	df 93       	push	r29
     e02:	cf 93       	push	r28
     e04:	cd b7       	in	r28, 0x3d	; 61
     e06:	de b7       	in	r29, 0x3e	; 62
     e08:	2a 97       	sbiw	r28, 0x0a	; 10
     e0a:	0f b6       	in	r0, 0x3f	; 63
     e0c:	f8 94       	cli
     e0e:	de bf       	out	0x3e, r29	; 62
     e10:	0f be       	out	0x3f, r0	; 63
     e12:	cd bf       	out	0x3d, r28	; 61
     e14:	8b 83       	std	Y+3, r24	; 0x03
     e16:	6c 83       	std	Y+4, r22	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
     e18:	1a 82       	std	Y+2, r1	; 0x02
 if(Copy_u8EXTI_ID < 3){
     e1a:	8b 81       	ldd	r24, Y+3	; 0x03
     e1c:	83 30       	cpi	r24, 0x03	; 3
     e1e:	08 f0       	brcs	.+2      	; 0xe22 <EXTI_enuSetSenseLevel+0x22>
     e20:	ba c0       	rjmp	.+372    	; 0xf96 <EXTI_enuSetSenseLevel+0x196>
	 if(Copy_u8EXTI_ID ==INT0){
     e22:	8b 81       	ldd	r24, Y+3	; 0x03
     e24:	88 23       	and	r24, r24
     e26:	09 f0       	breq	.+2      	; 0xe2a <EXTI_enuSetSenseLevel+0x2a>
     e28:	43 c0       	rjmp	.+134    	; 0xeb0 <EXTI_enuSetSenseLevel+0xb0>
		 MCUCR &=~ (3<<0);
     e2a:	a5 e5       	ldi	r26, 0x55	; 85
     e2c:	b0 e0       	ldi	r27, 0x00	; 0
     e2e:	e5 e5       	ldi	r30, 0x55	; 85
     e30:	f0 e0       	ldi	r31, 0x00	; 0
     e32:	80 81       	ld	r24, Z
     e34:	8c 7f       	andi	r24, 0xFC	; 252
     e36:	8c 93       	st	X, r24
			switch (Copy_u8SenseLevel)
     e38:	8c 81       	ldd	r24, Y+4	; 0x04
     e3a:	28 2f       	mov	r18, r24
     e3c:	30 e0       	ldi	r19, 0x00	; 0
     e3e:	3a 87       	std	Y+10, r19	; 0x0a
     e40:	29 87       	std	Y+9, r18	; 0x09
     e42:	89 85       	ldd	r24, Y+9	; 0x09
     e44:	9a 85       	ldd	r25, Y+10	; 0x0a
     e46:	82 30       	cpi	r24, 0x02	; 2
     e48:	91 05       	cpc	r25, r1
     e4a:	f9 f0       	breq	.+62     	; 0xe8a <EXTI_enuSetSenseLevel+0x8a>
     e4c:	29 85       	ldd	r18, Y+9	; 0x09
     e4e:	3a 85       	ldd	r19, Y+10	; 0x0a
     e50:	23 30       	cpi	r18, 0x03	; 3
     e52:	31 05       	cpc	r19, r1
     e54:	34 f4       	brge	.+12     	; 0xe62 <EXTI_enuSetSenseLevel+0x62>
     e56:	89 85       	ldd	r24, Y+9	; 0x09
     e58:	9a 85       	ldd	r25, Y+10	; 0x0a
     e5a:	81 30       	cpi	r24, 0x01	; 1
     e5c:	91 05       	cpc	r25, r1
     e5e:	e9 f0       	breq	.+58     	; 0xe9a <EXTI_enuSetSenseLevel+0x9a>
     e60:	24 c0       	rjmp	.+72     	; 0xeaa <EXTI_enuSetSenseLevel+0xaa>
     e62:	29 85       	ldd	r18, Y+9	; 0x09
     e64:	3a 85       	ldd	r19, Y+10	; 0x0a
     e66:	23 30       	cpi	r18, 0x03	; 3
     e68:	31 05       	cpc	r19, r1
     e6a:	39 f0       	breq	.+14     	; 0xe7a <EXTI_enuSetSenseLevel+0x7a>
     e6c:	89 85       	ldd	r24, Y+9	; 0x09
     e6e:	9a 85       	ldd	r25, Y+10	; 0x0a
     e70:	84 30       	cpi	r24, 0x04	; 4
     e72:	91 05       	cpc	r25, r1
     e74:	09 f4       	brne	.+2      	; 0xe78 <EXTI_enuSetSenseLevel+0x78>
     e76:	91 c0       	rjmp	.+290    	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
     e78:	18 c0       	rjmp	.+48     	; 0xeaa <EXTI_enuSetSenseLevel+0xaa>
		    			{
		                     case LOW_LEVEL:
		                    	 break;
		                     case ANY_LOGIC:
		                    	 MCUCR |=(1<<0);
     e7a:	a5 e5       	ldi	r26, 0x55	; 85
     e7c:	b0 e0       	ldi	r27, 0x00	; 0
     e7e:	e5 e5       	ldi	r30, 0x55	; 85
     e80:	f0 e0       	ldi	r31, 0x00	; 0
     e82:	80 81       	ld	r24, Z
     e84:	81 60       	ori	r24, 0x01	; 1
     e86:	8c 93       	st	X, r24
     e88:	88 c0       	rjmp	.+272    	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		                    	 break;
		                     case FALLING_EDGE:
		                    	 MCUCR |=(1<<1);
     e8a:	a5 e5       	ldi	r26, 0x55	; 85
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	e5 e5       	ldi	r30, 0x55	; 85
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	82 60       	ori	r24, 0x02	; 2
     e96:	8c 93       	st	X, r24
     e98:	80 c0       	rjmp	.+256    	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		                    	 break;
		                     case RISING_EDGE:
		                    	 MCUCR |=(3<<0);
     e9a:	a5 e5       	ldi	r26, 0x55	; 85
     e9c:	b0 e0       	ldi	r27, 0x00	; 0
     e9e:	e5 e5       	ldi	r30, 0x55	; 85
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	83 60       	ori	r24, 0x03	; 3
     ea6:	8c 93       	st	X, r24
     ea8:	78 c0       	rjmp	.+240    	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		                    	 break;
		                    default:
								Local_enuErrorState = ES_OUT_OF_RANGE;
     eaa:	83 e0       	ldi	r24, 0x03	; 3
     eac:	8a 83       	std	Y+2, r24	; 0x02
     eae:	75 c0       	rjmp	.+234    	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
							}
	 }
	 else if(Copy_u8EXTI_ID ==INT1){
     eb0:	8b 81       	ldd	r24, Y+3	; 0x03
     eb2:	81 30       	cpi	r24, 0x01	; 1
     eb4:	09 f0       	breq	.+2      	; 0xeb8 <EXTI_enuSetSenseLevel+0xb8>
     eb6:	43 c0       	rjmp	.+134    	; 0xf3e <EXTI_enuSetSenseLevel+0x13e>
		 MCUCR &=~ (3<<2);
     eb8:	a5 e5       	ldi	r26, 0x55	; 85
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e5 e5       	ldi	r30, 0x55	; 85
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	83 7f       	andi	r24, 0xF3	; 243
     ec4:	8c 93       	st	X, r24

		     			switch (Copy_u8SenseLevel)
     ec6:	8c 81       	ldd	r24, Y+4	; 0x04
     ec8:	28 2f       	mov	r18, r24
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	38 87       	std	Y+8, r19	; 0x08
     ece:	2f 83       	std	Y+7, r18	; 0x07
     ed0:	8f 81       	ldd	r24, Y+7	; 0x07
     ed2:	98 85       	ldd	r25, Y+8	; 0x08
     ed4:	82 30       	cpi	r24, 0x02	; 2
     ed6:	91 05       	cpc	r25, r1
     ed8:	f9 f0       	breq	.+62     	; 0xf18 <EXTI_enuSetSenseLevel+0x118>
     eda:	2f 81       	ldd	r18, Y+7	; 0x07
     edc:	38 85       	ldd	r19, Y+8	; 0x08
     ede:	23 30       	cpi	r18, 0x03	; 3
     ee0:	31 05       	cpc	r19, r1
     ee2:	34 f4       	brge	.+12     	; 0xef0 <EXTI_enuSetSenseLevel+0xf0>
     ee4:	8f 81       	ldd	r24, Y+7	; 0x07
     ee6:	98 85       	ldd	r25, Y+8	; 0x08
     ee8:	81 30       	cpi	r24, 0x01	; 1
     eea:	91 05       	cpc	r25, r1
     eec:	e9 f0       	breq	.+58     	; 0xf28 <EXTI_enuSetSenseLevel+0x128>
     eee:	24 c0       	rjmp	.+72     	; 0xf38 <EXTI_enuSetSenseLevel+0x138>
     ef0:	2f 81       	ldd	r18, Y+7	; 0x07
     ef2:	38 85       	ldd	r19, Y+8	; 0x08
     ef4:	23 30       	cpi	r18, 0x03	; 3
     ef6:	31 05       	cpc	r19, r1
     ef8:	39 f0       	breq	.+14     	; 0xf08 <EXTI_enuSetSenseLevel+0x108>
     efa:	8f 81       	ldd	r24, Y+7	; 0x07
     efc:	98 85       	ldd	r25, Y+8	; 0x08
     efe:	84 30       	cpi	r24, 0x04	; 4
     f00:	91 05       	cpc	r25, r1
     f02:	09 f4       	brne	.+2      	; 0xf06 <EXTI_enuSetSenseLevel+0x106>
     f04:	4a c0       	rjmp	.+148    	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
     f06:	18 c0       	rjmp	.+48     	; 0xf38 <EXTI_enuSetSenseLevel+0x138>
		     			{
		     	         case LOW_LEVEL:
		     	        	 break;
		     	         case ANY_LOGIC:
		     	        	 MCUCR |=(1<<2);
     f08:	a5 e5       	ldi	r26, 0x55	; 85
     f0a:	b0 e0       	ldi	r27, 0x00	; 0
     f0c:	e5 e5       	ldi	r30, 0x55	; 85
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	84 60       	ori	r24, 0x04	; 4
     f14:	8c 93       	st	X, r24
     f16:	41 c0       	rjmp	.+130    	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		     	        	 break;

		     	         case FALLING_EDGE:
		     	        	 MCUCR |=(1<<3);
     f18:	a5 e5       	ldi	r26, 0x55	; 85
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	e5 e5       	ldi	r30, 0x55	; 85
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	88 60       	ori	r24, 0x08	; 8
     f24:	8c 93       	st	X, r24
     f26:	39 c0       	rjmp	.+114    	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		     	        	 break;

		     	         case RISING_EDGE:
		     	        	 MCUCR |=(3<<2);
     f28:	a5 e5       	ldi	r26, 0x55	; 85
     f2a:	b0 e0       	ldi	r27, 0x00	; 0
     f2c:	e5 e5       	ldi	r30, 0x55	; 85
     f2e:	f0 e0       	ldi	r31, 0x00	; 0
     f30:	80 81       	ld	r24, Z
     f32:	8c 60       	ori	r24, 0x0C	; 12
     f34:	8c 93       	st	X, r24
     f36:	31 c0       	rjmp	.+98     	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		     	        	 break;

		     	        default:
		     				Local_enuErrorState = ES_OUT_OF_RANGE;
     f38:	83 e0       	ldi	r24, 0x03	; 3
     f3a:	8a 83       	std	Y+2, r24	; 0x02
     f3c:	2e c0       	rjmp	.+92     	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		     			}
	 }
	 else if(Copy_u8EXTI_ID ==INT2){
     f3e:	8b 81       	ldd	r24, Y+3	; 0x03
     f40:	82 30       	cpi	r24, 0x02	; 2
     f42:	59 f5       	brne	.+86     	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		 MCUCSR &=~(1<<6);
     f44:	a4 e5       	ldi	r26, 0x54	; 84
     f46:	b0 e0       	ldi	r27, 0x00	; 0
     f48:	e4 e5       	ldi	r30, 0x54	; 84
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	80 81       	ld	r24, Z
     f4e:	8f 7b       	andi	r24, 0xBF	; 191
     f50:	8c 93       	st	X, r24
		     			GICR |= (1<<5);
     f52:	ab e5       	ldi	r26, 0x5B	; 91
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	eb e5       	ldi	r30, 0x5B	; 91
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	80 62       	ori	r24, 0x20	; 32
     f5e:	8c 93       	st	X, r24

		     			switch (Copy_u8SenseLevel)
     f60:	8c 81       	ldd	r24, Y+4	; 0x04
     f62:	28 2f       	mov	r18, r24
     f64:	30 e0       	ldi	r19, 0x00	; 0
     f66:	3e 83       	std	Y+6, r19	; 0x06
     f68:	2d 83       	std	Y+5, r18	; 0x05
     f6a:	8d 81       	ldd	r24, Y+5	; 0x05
     f6c:	9e 81       	ldd	r25, Y+6	; 0x06
     f6e:	81 30       	cpi	r24, 0x01	; 1
     f70:	91 05       	cpc	r25, r1
     f72:	31 f0       	breq	.+12     	; 0xf80 <EXTI_enuSetSenseLevel+0x180>
     f74:	2d 81       	ldd	r18, Y+5	; 0x05
     f76:	3e 81       	ldd	r19, Y+6	; 0x06
     f78:	22 30       	cpi	r18, 0x02	; 2
     f7a:	31 05       	cpc	r19, r1
     f7c:	71 f0       	breq	.+28     	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
     f7e:	08 c0       	rjmp	.+16     	; 0xf90 <EXTI_enuSetSenseLevel+0x190>
		     		   	{
		                  case FALLING_EDGE:
		                 	 break;

		                  case RISING_EDGE:
		                 	 MCUCSR |= (1<<6);
     f80:	a4 e5       	ldi	r26, 0x54	; 84
     f82:	b0 e0       	ldi	r27, 0x00	; 0
     f84:	e4 e5       	ldi	r30, 0x54	; 84
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	80 81       	ld	r24, Z
     f8a:	80 64       	ori	r24, 0x40	; 64
     f8c:	8c 93       	st	X, r24
     f8e:	05 c0       	rjmp	.+10     	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		                 	 break;

		                 default:
		   			    Local_enuErrorState = ES_OUT_OF_RANGE;
     f90:	83 e0       	ldi	r24, 0x03	; 3
     f92:	8a 83       	std	Y+2, r24	; 0x02
     f94:	02 c0       	rjmp	.+4      	; 0xf9a <EXTI_enuSetSenseLevel+0x19a>
		   		        }
		 }
 }
 else{
	 ES_t Local_enuErrorState = ES_OUT_OF_RANGE;
     f96:	83 e0       	ldi	r24, 0x03	; 3
     f98:	89 83       	std	Y+1, r24	; 0x01
 }
	return Local_enuErrorState;
     f9a:	8a 81       	ldd	r24, Y+2	; 0x02
}
     f9c:	2a 96       	adiw	r28, 0x0a	; 10
     f9e:	0f b6       	in	r0, 0x3f	; 63
     fa0:	f8 94       	cli
     fa2:	de bf       	out	0x3e, r29	; 62
     fa4:	0f be       	out	0x3f, r0	; 63
     fa6:	cd bf       	out	0x3d, r28	; 61
     fa8:	cf 91       	pop	r28
     faa:	df 91       	pop	r29
     fac:	08 95       	ret

00000fae <EXTI_enuEnableINT>:

/*** fun to enable specific the interrupt
                      ***/
ES_t EXTI_enuEnableINT(u8 Copy_u8EXTI_ID){
     fae:	df 93       	push	r29
     fb0:	cf 93       	push	r28
     fb2:	00 d0       	rcall	.+0      	; 0xfb4 <EXTI_enuEnableINT+0x6>
     fb4:	cd b7       	in	r28, 0x3d	; 61
     fb6:	de b7       	in	r29, 0x3e	; 62
     fb8:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
     fba:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_u8EXTI_ID < 3)
     fbc:	8a 81       	ldd	r24, Y+2	; 0x02
     fbe:	83 30       	cpi	r24, 0x03	; 3
     fc0:	00 f5       	brcc	.+64     	; 0x1002 <EXTI_enuEnableINT+0x54>
		{
			if (Copy_u8EXTI_ID ==INT0)
     fc2:	8a 81       	ldd	r24, Y+2	; 0x02
     fc4:	88 23       	and	r24, r24
     fc6:	41 f4       	brne	.+16     	; 0xfd8 <EXTI_enuEnableINT+0x2a>
			{
				GICR |= (1<<6);
     fc8:	ab e5       	ldi	r26, 0x5B	; 91
     fca:	b0 e0       	ldi	r27, 0x00	; 0
     fcc:	eb e5       	ldi	r30, 0x5B	; 91
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	80 64       	ori	r24, 0x40	; 64
     fd4:	8c 93       	st	X, r24
     fd6:	15 c0       	rjmp	.+42     	; 0x1002 <EXTI_enuEnableINT+0x54>
			}
			else if (Copy_u8EXTI_ID ==INT1)
     fd8:	8a 81       	ldd	r24, Y+2	; 0x02
     fda:	81 30       	cpi	r24, 0x01	; 1
     fdc:	41 f4       	brne	.+16     	; 0xfee <EXTI_enuEnableINT+0x40>
			{
				GICR |= (1<<7);
     fde:	ab e5       	ldi	r26, 0x5B	; 91
     fe0:	b0 e0       	ldi	r27, 0x00	; 0
     fe2:	eb e5       	ldi	r30, 0x5B	; 91
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	80 81       	ld	r24, Z
     fe8:	80 68       	ori	r24, 0x80	; 128
     fea:	8c 93       	st	X, r24
     fec:	0a c0       	rjmp	.+20     	; 0x1002 <EXTI_enuEnableINT+0x54>
			}
			else if (Copy_u8EXTI_ID ==INT2)
     fee:	8a 81       	ldd	r24, Y+2	; 0x02
     ff0:	82 30       	cpi	r24, 0x02	; 2
     ff2:	39 f4       	brne	.+14     	; 0x1002 <EXTI_enuEnableINT+0x54>
			{
				GICR |= (1<<5);
     ff4:	ab e5       	ldi	r26, 0x5B	; 91
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	eb e5       	ldi	r30, 0x5B	; 91
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	80 62       	ori	r24, 0x20	; 32
    1000:	8c 93       	st	X, r24
			}
		}

	return Local_enuErrorState;
    1002:	89 81       	ldd	r24, Y+1	; 0x01
}
    1004:	0f 90       	pop	r0
    1006:	0f 90       	pop	r0
    1008:	cf 91       	pop	r28
    100a:	df 91       	pop	r29
    100c:	08 95       	ret

0000100e <EXTI_enuDisableINT>:

/***   fun to disable specific interrupt
                      ***/
ES_t EXTI_enuDisableINT(u8 Copy_u8EXTI_ID){
    100e:	df 93       	push	r29
    1010:	cf 93       	push	r28
    1012:	00 d0       	rcall	.+0      	; 0x1014 <EXTI_enuDisableINT+0x6>
    1014:	cd b7       	in	r28, 0x3d	; 61
    1016:	de b7       	in	r29, 0x3e	; 62
    1018:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    101a:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_u8EXTI_ID < 3)
    101c:	8a 81       	ldd	r24, Y+2	; 0x02
    101e:	83 30       	cpi	r24, 0x03	; 3
    1020:	00 f5       	brcc	.+64     	; 0x1062 <EXTI_enuDisableINT+0x54>
		{
			if (Copy_u8EXTI_ID ==INT0)
    1022:	8a 81       	ldd	r24, Y+2	; 0x02
    1024:	88 23       	and	r24, r24
    1026:	41 f4       	brne	.+16     	; 0x1038 <EXTI_enuDisableINT+0x2a>
			{
				GICR &= ~(1<<6);
    1028:	ab e5       	ldi	r26, 0x5B	; 91
    102a:	b0 e0       	ldi	r27, 0x00	; 0
    102c:	eb e5       	ldi	r30, 0x5B	; 91
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	80 81       	ld	r24, Z
    1032:	8f 7b       	andi	r24, 0xBF	; 191
    1034:	8c 93       	st	X, r24
    1036:	15 c0       	rjmp	.+42     	; 0x1062 <EXTI_enuDisableINT+0x54>
			}
			else if (Copy_u8EXTI_ID ==INT1)
    1038:	8a 81       	ldd	r24, Y+2	; 0x02
    103a:	81 30       	cpi	r24, 0x01	; 1
    103c:	41 f4       	brne	.+16     	; 0x104e <EXTI_enuDisableINT+0x40>
			{
				GICR&= ~(1<<7);
    103e:	ab e5       	ldi	r26, 0x5B	; 91
    1040:	b0 e0       	ldi	r27, 0x00	; 0
    1042:	eb e5       	ldi	r30, 0x5B	; 91
    1044:	f0 e0       	ldi	r31, 0x00	; 0
    1046:	80 81       	ld	r24, Z
    1048:	8f 77       	andi	r24, 0x7F	; 127
    104a:	8c 93       	st	X, r24
    104c:	0a c0       	rjmp	.+20     	; 0x1062 <EXTI_enuDisableINT+0x54>
			}
			else if (Copy_u8EXTI_ID ==INT2)
    104e:	8a 81       	ldd	r24, Y+2	; 0x02
    1050:	82 30       	cpi	r24, 0x02	; 2
    1052:	39 f4       	brne	.+14     	; 0x1062 <EXTI_enuDisableINT+0x54>
			{
				GICR &= ~(1<<5);
    1054:	ab e5       	ldi	r26, 0x5B	; 91
    1056:	b0 e0       	ldi	r27, 0x00	; 0
    1058:	eb e5       	ldi	r30, 0x5B	; 91
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	80 81       	ld	r24, Z
    105e:	8f 7d       	andi	r24, 0xDF	; 223
    1060:	8c 93       	st	X, r24
			}
		}

	return Local_enuErrorState;
    1062:	89 81       	ldd	r24, Y+1	; 0x01
}
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	cf 91       	pop	r28
    106a:	df 91       	pop	r29
    106c:	08 95       	ret

0000106e <EXTI_enuCallBack>:

 /***  call back fun to use function that exist in application level
                          ***/

ES_t EXTI_enuCallBack(volatile void (*Copy_pfunAppFun)(void*) , volatile void * Copy_pvidParameter , u8 Copy_u8EXTI_ID)
{
    106e:	df 93       	push	r29
    1070:	cf 93       	push	r28
    1072:	00 d0       	rcall	.+0      	; 0x1074 <EXTI_enuCallBack+0x6>
    1074:	00 d0       	rcall	.+0      	; 0x1076 <EXTI_enuCallBack+0x8>
    1076:	00 d0       	rcall	.+0      	; 0x1078 <EXTI_enuCallBack+0xa>
    1078:	cd b7       	in	r28, 0x3d	; 61
    107a:	de b7       	in	r29, 0x3e	; 62
    107c:	9b 83       	std	Y+3, r25	; 0x03
    107e:	8a 83       	std	Y+2, r24	; 0x02
    1080:	7d 83       	std	Y+5, r23	; 0x05
    1082:	6c 83       	std	Y+4, r22	; 0x04
    1084:	4e 83       	std	Y+6, r20	; 0x06
	ES_t Local_enuErrorState = ES_NOK;
    1086:	19 82       	std	Y+1, r1	; 0x01

	if (Copy_pfunAppFun != NULL && Copy_u8EXTI_ID <3)
    1088:	8a 81       	ldd	r24, Y+2	; 0x02
    108a:	9b 81       	ldd	r25, Y+3	; 0x03
    108c:	00 97       	sbiw	r24, 0x00	; 0
    108e:	d9 f0       	breq	.+54     	; 0x10c6 <EXTI_enuCallBack+0x58>
    1090:	8e 81       	ldd	r24, Y+6	; 0x06
    1092:	83 30       	cpi	r24, 0x03	; 3
    1094:	c0 f4       	brcc	.+48     	; 0x10c6 <EXTI_enuCallBack+0x58>
	{
		EXTI_ApfunINTFun[Copy_u8EXTI_ID]=Copy_pfunAppFun;
    1096:	8e 81       	ldd	r24, Y+6	; 0x06
    1098:	88 2f       	mov	r24, r24
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	88 0f       	add	r24, r24
    109e:	99 1f       	adc	r25, r25
    10a0:	fc 01       	movw	r30, r24
    10a2:	e2 59       	subi	r30, 0x92	; 146
    10a4:	ff 4f       	sbci	r31, 0xFF	; 255
    10a6:	8a 81       	ldd	r24, Y+2	; 0x02
    10a8:	9b 81       	ldd	r25, Y+3	; 0x03
    10aa:	91 83       	std	Z+1, r25	; 0x01
    10ac:	80 83       	st	Z, r24
		EXTI_ApvidGenericparameter[Copy_u8EXTI_ID] = Copy_pvidParameter;
    10ae:	8e 81       	ldd	r24, Y+6	; 0x06
    10b0:	88 2f       	mov	r24, r24
    10b2:	90 e0       	ldi	r25, 0x00	; 0
    10b4:	88 0f       	add	r24, r24
    10b6:	99 1f       	adc	r25, r25
    10b8:	fc 01       	movw	r30, r24
    10ba:	ec 58       	subi	r30, 0x8C	; 140
    10bc:	ff 4f       	sbci	r31, 0xFF	; 255
    10be:	8c 81       	ldd	r24, Y+4	; 0x04
    10c0:	9d 81       	ldd	r25, Y+5	; 0x05
    10c2:	91 83       	std	Z+1, r25	; 0x01
    10c4:	80 83       	st	Z, r24
	}

	return Local_enuErrorState;
    10c6:	89 81       	ldd	r24, Y+1	; 0x01
}
    10c8:	26 96       	adiw	r28, 0x06	; 6
    10ca:	0f b6       	in	r0, 0x3f	; 63
    10cc:	f8 94       	cli
    10ce:	de bf       	out	0x3e, r29	; 62
    10d0:	0f be       	out	0x3f, r0	; 63
    10d2:	cd bf       	out	0x3d, r28	; 61
    10d4:	cf 91       	pop	r28
    10d6:	df 91       	pop	r29
    10d8:	08 95       	ret

000010da <__vector_1>:



ISR(VECT_INT0)
{
    10da:	1f 92       	push	r1
    10dc:	0f 92       	push	r0
    10de:	0f b6       	in	r0, 0x3f	; 63
    10e0:	0f 92       	push	r0
    10e2:	11 24       	eor	r1, r1
    10e4:	2f 93       	push	r18
    10e6:	3f 93       	push	r19
    10e8:	4f 93       	push	r20
    10ea:	5f 93       	push	r21
    10ec:	6f 93       	push	r22
    10ee:	7f 93       	push	r23
    10f0:	8f 93       	push	r24
    10f2:	9f 93       	push	r25
    10f4:	af 93       	push	r26
    10f6:	bf 93       	push	r27
    10f8:	ef 93       	push	r30
    10fa:	ff 93       	push	r31
    10fc:	df 93       	push	r29
    10fe:	cf 93       	push	r28
    1100:	cd b7       	in	r28, 0x3d	; 61
    1102:	de b7       	in	r29, 0x3e	; 62
	if (EXTI_ApfunINTFun[0] != NULL)
    1104:	80 91 6e 00 	lds	r24, 0x006E
    1108:	90 91 6f 00 	lds	r25, 0x006F
    110c:	00 97       	sbiw	r24, 0x00	; 0
    110e:	49 f0       	breq	.+18     	; 0x1122 <__vector_1+0x48>
	{
		EXTI_ApfunINTFun[0] (EXTI_ApvidGenericparameter[0]);
    1110:	e0 91 6e 00 	lds	r30, 0x006E
    1114:	f0 91 6f 00 	lds	r31, 0x006F
    1118:	80 91 74 00 	lds	r24, 0x0074
    111c:	90 91 75 00 	lds	r25, 0x0075
    1120:	09 95       	icall
	}
}
    1122:	cf 91       	pop	r28
    1124:	df 91       	pop	r29
    1126:	ff 91       	pop	r31
    1128:	ef 91       	pop	r30
    112a:	bf 91       	pop	r27
    112c:	af 91       	pop	r26
    112e:	9f 91       	pop	r25
    1130:	8f 91       	pop	r24
    1132:	7f 91       	pop	r23
    1134:	6f 91       	pop	r22
    1136:	5f 91       	pop	r21
    1138:	4f 91       	pop	r20
    113a:	3f 91       	pop	r19
    113c:	2f 91       	pop	r18
    113e:	0f 90       	pop	r0
    1140:	0f be       	out	0x3f, r0	; 63
    1142:	0f 90       	pop	r0
    1144:	1f 90       	pop	r1
    1146:	18 95       	reti

00001148 <__vector_2>:

ISR(VECT_INT1)
{
    1148:	1f 92       	push	r1
    114a:	0f 92       	push	r0
    114c:	0f b6       	in	r0, 0x3f	; 63
    114e:	0f 92       	push	r0
    1150:	11 24       	eor	r1, r1
    1152:	2f 93       	push	r18
    1154:	3f 93       	push	r19
    1156:	4f 93       	push	r20
    1158:	5f 93       	push	r21
    115a:	6f 93       	push	r22
    115c:	7f 93       	push	r23
    115e:	8f 93       	push	r24
    1160:	9f 93       	push	r25
    1162:	af 93       	push	r26
    1164:	bf 93       	push	r27
    1166:	ef 93       	push	r30
    1168:	ff 93       	push	r31
    116a:	df 93       	push	r29
    116c:	cf 93       	push	r28
    116e:	cd b7       	in	r28, 0x3d	; 61
    1170:	de b7       	in	r29, 0x3e	; 62
	if (EXTI_ApfunINTFun[1] != NULL)
    1172:	80 91 70 00 	lds	r24, 0x0070
    1176:	90 91 71 00 	lds	r25, 0x0071
    117a:	00 97       	sbiw	r24, 0x00	; 0
    117c:	49 f0       	breq	.+18     	; 0x1190 <__vector_2+0x48>
	{
		EXTI_ApfunINTFun[1] (EXTI_ApvidGenericparameter[1]);
    117e:	e0 91 70 00 	lds	r30, 0x0070
    1182:	f0 91 71 00 	lds	r31, 0x0071
    1186:	80 91 76 00 	lds	r24, 0x0076
    118a:	90 91 77 00 	lds	r25, 0x0077
    118e:	09 95       	icall
	}
}
    1190:	cf 91       	pop	r28
    1192:	df 91       	pop	r29
    1194:	ff 91       	pop	r31
    1196:	ef 91       	pop	r30
    1198:	bf 91       	pop	r27
    119a:	af 91       	pop	r26
    119c:	9f 91       	pop	r25
    119e:	8f 91       	pop	r24
    11a0:	7f 91       	pop	r23
    11a2:	6f 91       	pop	r22
    11a4:	5f 91       	pop	r21
    11a6:	4f 91       	pop	r20
    11a8:	3f 91       	pop	r19
    11aa:	2f 91       	pop	r18
    11ac:	0f 90       	pop	r0
    11ae:	0f be       	out	0x3f, r0	; 63
    11b0:	0f 90       	pop	r0
    11b2:	1f 90       	pop	r1
    11b4:	18 95       	reti

000011b6 <__vector_3>:

ISR(VECT_INT2)
{
    11b6:	1f 92       	push	r1
    11b8:	0f 92       	push	r0
    11ba:	0f b6       	in	r0, 0x3f	; 63
    11bc:	0f 92       	push	r0
    11be:	11 24       	eor	r1, r1
    11c0:	2f 93       	push	r18
    11c2:	3f 93       	push	r19
    11c4:	4f 93       	push	r20
    11c6:	5f 93       	push	r21
    11c8:	6f 93       	push	r22
    11ca:	7f 93       	push	r23
    11cc:	8f 93       	push	r24
    11ce:	9f 93       	push	r25
    11d0:	af 93       	push	r26
    11d2:	bf 93       	push	r27
    11d4:	ef 93       	push	r30
    11d6:	ff 93       	push	r31
    11d8:	df 93       	push	r29
    11da:	cf 93       	push	r28
    11dc:	cd b7       	in	r28, 0x3d	; 61
    11de:	de b7       	in	r29, 0x3e	; 62
	if (EXTI_ApfunINTFun[2] != NULL)
    11e0:	80 91 72 00 	lds	r24, 0x0072
    11e4:	90 91 73 00 	lds	r25, 0x0073
    11e8:	00 97       	sbiw	r24, 0x00	; 0
    11ea:	49 f0       	breq	.+18     	; 0x11fe <__vector_3+0x48>
	{
		EXTI_ApfunINTFun[2] (EXTI_ApvidGenericparameter[2]);
    11ec:	e0 91 72 00 	lds	r30, 0x0072
    11f0:	f0 91 73 00 	lds	r31, 0x0073
    11f4:	80 91 78 00 	lds	r24, 0x0078
    11f8:	90 91 79 00 	lds	r25, 0x0079
    11fc:	09 95       	icall
	}
}
    11fe:	cf 91       	pop	r28
    1200:	df 91       	pop	r29
    1202:	ff 91       	pop	r31
    1204:	ef 91       	pop	r30
    1206:	bf 91       	pop	r27
    1208:	af 91       	pop	r26
    120a:	9f 91       	pop	r25
    120c:	8f 91       	pop	r24
    120e:	7f 91       	pop	r23
    1210:	6f 91       	pop	r22
    1212:	5f 91       	pop	r21
    1214:	4f 91       	pop	r20
    1216:	3f 91       	pop	r19
    1218:	2f 91       	pop	r18
    121a:	0f 90       	pop	r0
    121c:	0f be       	out	0x3f, r0	; 63
    121e:	0f 90       	pop	r0
    1220:	1f 90       	pop	r1
    1222:	18 95       	reti

00001224 <DIO_enuInit>:

#include "DIO_priv.h"
#include "DIO_config.h"


ES_t DIO_enuInit(void){
    1224:	df 93       	push	r29
    1226:	cf 93       	push	r28
    1228:	0f 92       	push	r0
    122a:	cd b7       	in	r28, 0x3d	; 61
    122c:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
    122e:	19 82       	std	Y+1, r1	; 0x01

	DDRA = CONC(PA_PIN7_DIR,PA_PIN6_DIR,PA_PIN5_DIR,PA_PIN4_DIR,PA_PIN3_DIR,PA_PIN2_DIR,PA_PIN1_DIR,PA_PIN0_DIR);
    1230:	ea e3       	ldi	r30, 0x3A	; 58
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	8f ef       	ldi	r24, 0xFF	; 255
    1236:	80 83       	st	Z, r24
	DDRB = CONC(PB_PIN7_DIR,PB_PIN6_DIR,PB_PIN5_DIR,PB_PIN4_DIR,PB_PIN3_DIR,PB_PIN2_DIR,PB_PIN1_DIR,PB_PIN0_DIR);
    1238:	e7 e3       	ldi	r30, 0x37	; 55
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	8f ef       	ldi	r24, 0xFF	; 255
    123e:	80 83       	st	Z, r24
	DDRC = CONC(PC_PIN7_DIR,PC_PIN6_DIR,PC_PIN5_DIR,PC_PIN4_DIR,PC_PIN3_DIR,PC_PIN2_DIR,PC_PIN1_DIR,PC_PIN0_DIR);
    1240:	e4 e3       	ldi	r30, 0x34	; 52
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	8d ec       	ldi	r24, 0xCD	; 205
    1246:	80 83       	st	Z, r24
	DDRD = CONC(PD_PIN7_DIR,PD_PIN6_DIR,PD_PIN5_DIR,PD_PIN4_DIR,PD_PIN3_DIR,PD_PIN2_DIR,PD_PIN1_DIR,PD_PIN0_DIR);
    1248:	e1 e3       	ldi	r30, 0x31	; 49
    124a:	f0 e0       	ldi	r31, 0x00	; 0
    124c:	8d ec       	ldi	r24, 0xCD	; 205
    124e:	80 83       	st	Z, r24

	PORTA = CONC(PA_PIN7_VAL,PA_PIN6_VAL,PA_PIN5_VAL,PA_PIN4_VAL,PA_PIN3_VAL,PA_PIN2_VAL,PA_PIN1_VAL,PA_PIN0_VAL);
    1250:	eb e3       	ldi	r30, 0x3B	; 59
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	10 82       	st	Z, r1
    PORTB = CONC(PB_PIN7_VAL,PB_PIN6_VAL,PB_PIN5_VAL,PB_PIN4_VAL,PB_PIN3_VAL,PB_PIN2_VAL,PB_PIN1_VAL,PB_PIN0_VAL);
    1256:	e8 e3       	ldi	r30, 0x38	; 56
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	89 e8       	ldi	r24, 0x89	; 137
    125c:	80 83       	st	Z, r24
	PORTC = CONC(PC_PIN7_VAL,PC_PIN6_VAL,PC_PIN5_VAL,PC_PIN4_VAL,PC_PIN3_VAL,PC_PIN2_VAL,PC_PIN1_VAL,PC_PIN0_VAL);
    125e:	e5 e3       	ldi	r30, 0x35	; 53
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	89 e2       	ldi	r24, 0x29	; 41
    1264:	80 83       	st	Z, r24
	PORTD = CONC(PD_PIN7_VAL,PD_PIN6_VAL,PD_PIN5_VAL,PD_PIN4_VAL,PD_PIN3_VAL,PD_PIN2_VAL,PD_PIN1_VAL,PD_PIN0_VAL);
    1266:	e2 e3       	ldi	r30, 0x32	; 50
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	89 e2       	ldi	r24, 0x29	; 41
    126c:	80 83       	st	Z, r24
	 Local_enuErrorState = ES_OK;
    126e:	81 e0       	ldi	r24, 0x01	; 1
    1270:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
    1272:	89 81       	ldd	r24, Y+1	; 0x01
}
    1274:	0f 90       	pop	r0
    1276:	cf 91       	pop	r28
    1278:	df 91       	pop	r29
    127a:	08 95       	ret

0000127c <DIO_enuSetPortDirection>:


ES_t DIO_enuSetPortDirection(u8 Copy_u8PortID, u8 Copy_u8Value){
    127c:	df 93       	push	r29
    127e:	cf 93       	push	r28
    1280:	00 d0       	rcall	.+0      	; 0x1282 <DIO_enuSetPortDirection+0x6>
    1282:	00 d0       	rcall	.+0      	; 0x1284 <DIO_enuSetPortDirection+0x8>
    1284:	0f 92       	push	r0
    1286:	cd b7       	in	r28, 0x3d	; 61
    1288:	de b7       	in	r29, 0x3e	; 62
    128a:	8a 83       	std	Y+2, r24	; 0x02
    128c:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    128e:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_PORTD)
    1290:	8a 81       	ldd	r24, Y+2	; 0x02
    1292:	84 30       	cpi	r24, 0x04	; 4
    1294:	a8 f5       	brcc	.+106    	; 0x1300 <DIO_enuSetPortDirection+0x84>
	{
		switch(Copy_u8PortID)
    1296:	8a 81       	ldd	r24, Y+2	; 0x02
    1298:	28 2f       	mov	r18, r24
    129a:	30 e0       	ldi	r19, 0x00	; 0
    129c:	3d 83       	std	Y+5, r19	; 0x05
    129e:	2c 83       	std	Y+4, r18	; 0x04
    12a0:	8c 81       	ldd	r24, Y+4	; 0x04
    12a2:	9d 81       	ldd	r25, Y+5	; 0x05
    12a4:	81 30       	cpi	r24, 0x01	; 1
    12a6:	91 05       	cpc	r25, r1
    12a8:	d1 f0       	breq	.+52     	; 0x12de <DIO_enuSetPortDirection+0x62>
    12aa:	2c 81       	ldd	r18, Y+4	; 0x04
    12ac:	3d 81       	ldd	r19, Y+5	; 0x05
    12ae:	22 30       	cpi	r18, 0x02	; 2
    12b0:	31 05       	cpc	r19, r1
    12b2:	2c f4       	brge	.+10     	; 0x12be <DIO_enuSetPortDirection+0x42>
    12b4:	8c 81       	ldd	r24, Y+4	; 0x04
    12b6:	9d 81       	ldd	r25, Y+5	; 0x05
    12b8:	00 97       	sbiw	r24, 0x00	; 0
    12ba:	61 f0       	breq	.+24     	; 0x12d4 <DIO_enuSetPortDirection+0x58>
    12bc:	1e c0       	rjmp	.+60     	; 0x12fa <DIO_enuSetPortDirection+0x7e>
    12be:	2c 81       	ldd	r18, Y+4	; 0x04
    12c0:	3d 81       	ldd	r19, Y+5	; 0x05
    12c2:	22 30       	cpi	r18, 0x02	; 2
    12c4:	31 05       	cpc	r19, r1
    12c6:	81 f0       	breq	.+32     	; 0x12e8 <DIO_enuSetPortDirection+0x6c>
    12c8:	8c 81       	ldd	r24, Y+4	; 0x04
    12ca:	9d 81       	ldd	r25, Y+5	; 0x05
    12cc:	83 30       	cpi	r24, 0x03	; 3
    12ce:	91 05       	cpc	r25, r1
    12d0:	81 f0       	breq	.+32     	; 0x12f2 <DIO_enuSetPortDirection+0x76>
    12d2:	13 c0       	rjmp	.+38     	; 0x12fa <DIO_enuSetPortDirection+0x7e>
		{
			case DIO_PORTA:
			DDRA = Copy_u8Value;
    12d4:	ea e3       	ldi	r30, 0x3A	; 58
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	8b 81       	ldd	r24, Y+3	; 0x03
    12da:	80 83       	st	Z, r24
    12dc:	0e c0       	rjmp	.+28     	; 0x12fa <DIO_enuSetPortDirection+0x7e>
			break;

			case DIO_PORTB:
			DDRB = Copy_u8Value;
    12de:	e7 e3       	ldi	r30, 0x37	; 55
    12e0:	f0 e0       	ldi	r31, 0x00	; 0
    12e2:	8b 81       	ldd	r24, Y+3	; 0x03
    12e4:	80 83       	st	Z, r24
    12e6:	09 c0       	rjmp	.+18     	; 0x12fa <DIO_enuSetPortDirection+0x7e>
			break;

			case DIO_PORTC:
			DDRC = Copy_u8Value;
    12e8:	e4 e3       	ldi	r30, 0x34	; 52
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	8b 81       	ldd	r24, Y+3	; 0x03
    12ee:	80 83       	st	Z, r24
    12f0:	04 c0       	rjmp	.+8      	; 0x12fa <DIO_enuSetPortDirection+0x7e>
			break;

			case DIO_PORTD:
			DDRD = Copy_u8Value;
    12f2:	e1 e3       	ldi	r30, 0x31	; 49
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	8b 81       	ldd	r24, Y+3	; 0x03
    12f8:	80 83       	st	Z, r24
			break;
		}
		Local_enuErrorState = ES_OK;
    12fa:	81 e0       	ldi	r24, 0x01	; 1
    12fc:	89 83       	std	Y+1, r24	; 0x01
    12fe:	02 c0       	rjmp	.+4      	; 0x1304 <DIO_enuSetPortDirection+0x88>
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    1300:	83 e0       	ldi	r24, 0x03	; 3
    1302:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    1304:	89 81       	ldd	r24, Y+1	; 0x01

}
    1306:	0f 90       	pop	r0
    1308:	0f 90       	pop	r0
    130a:	0f 90       	pop	r0
    130c:	0f 90       	pop	r0
    130e:	0f 90       	pop	r0
    1310:	cf 91       	pop	r28
    1312:	df 91       	pop	r29
    1314:	08 95       	ret

00001316 <DIO_enuSetPortVal>:
ES_t DIO_enuSetPortVal(u8 Copy_u8PortID, u8 Copy_u8Value){
    1316:	df 93       	push	r29
    1318:	cf 93       	push	r28
    131a:	00 d0       	rcall	.+0      	; 0x131c <DIO_enuSetPortVal+0x6>
    131c:	00 d0       	rcall	.+0      	; 0x131e <DIO_enuSetPortVal+0x8>
    131e:	0f 92       	push	r0
    1320:	cd b7       	in	r28, 0x3d	; 61
    1322:	de b7       	in	r29, 0x3e	; 62
    1324:	8a 83       	std	Y+2, r24	; 0x02
    1326:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    1328:	19 82       	std	Y+1, r1	; 0x01

		if(Copy_u8PortID <= DIO_PORTD)
    132a:	8a 81       	ldd	r24, Y+2	; 0x02
    132c:	84 30       	cpi	r24, 0x04	; 4
    132e:	a8 f5       	brcc	.+106    	; 0x139a <DIO_enuSetPortVal+0x84>
		{
			switch(Copy_u8PortID)
    1330:	8a 81       	ldd	r24, Y+2	; 0x02
    1332:	28 2f       	mov	r18, r24
    1334:	30 e0       	ldi	r19, 0x00	; 0
    1336:	3d 83       	std	Y+5, r19	; 0x05
    1338:	2c 83       	std	Y+4, r18	; 0x04
    133a:	8c 81       	ldd	r24, Y+4	; 0x04
    133c:	9d 81       	ldd	r25, Y+5	; 0x05
    133e:	81 30       	cpi	r24, 0x01	; 1
    1340:	91 05       	cpc	r25, r1
    1342:	d1 f0       	breq	.+52     	; 0x1378 <DIO_enuSetPortVal+0x62>
    1344:	2c 81       	ldd	r18, Y+4	; 0x04
    1346:	3d 81       	ldd	r19, Y+5	; 0x05
    1348:	22 30       	cpi	r18, 0x02	; 2
    134a:	31 05       	cpc	r19, r1
    134c:	2c f4       	brge	.+10     	; 0x1358 <DIO_enuSetPortVal+0x42>
    134e:	8c 81       	ldd	r24, Y+4	; 0x04
    1350:	9d 81       	ldd	r25, Y+5	; 0x05
    1352:	00 97       	sbiw	r24, 0x00	; 0
    1354:	61 f0       	breq	.+24     	; 0x136e <DIO_enuSetPortVal+0x58>
    1356:	1e c0       	rjmp	.+60     	; 0x1394 <DIO_enuSetPortVal+0x7e>
    1358:	2c 81       	ldd	r18, Y+4	; 0x04
    135a:	3d 81       	ldd	r19, Y+5	; 0x05
    135c:	22 30       	cpi	r18, 0x02	; 2
    135e:	31 05       	cpc	r19, r1
    1360:	81 f0       	breq	.+32     	; 0x1382 <DIO_enuSetPortVal+0x6c>
    1362:	8c 81       	ldd	r24, Y+4	; 0x04
    1364:	9d 81       	ldd	r25, Y+5	; 0x05
    1366:	83 30       	cpi	r24, 0x03	; 3
    1368:	91 05       	cpc	r25, r1
    136a:	81 f0       	breq	.+32     	; 0x138c <DIO_enuSetPortVal+0x76>
    136c:	13 c0       	rjmp	.+38     	; 0x1394 <DIO_enuSetPortVal+0x7e>
			{
				case DIO_PORTA:
				PORTA = Copy_u8Value;
    136e:	eb e3       	ldi	r30, 0x3B	; 59
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	8b 81       	ldd	r24, Y+3	; 0x03
    1374:	80 83       	st	Z, r24
    1376:	0e c0       	rjmp	.+28     	; 0x1394 <DIO_enuSetPortVal+0x7e>
				break;

				case DIO_PORTB:
				PORTB = Copy_u8Value;
    1378:	e8 e3       	ldi	r30, 0x38	; 56
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	8b 81       	ldd	r24, Y+3	; 0x03
    137e:	80 83       	st	Z, r24
    1380:	09 c0       	rjmp	.+18     	; 0x1394 <DIO_enuSetPortVal+0x7e>
				break;

				case DIO_PORTC:
				PORTC = Copy_u8Value;
    1382:	e5 e3       	ldi	r30, 0x35	; 53
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	8b 81       	ldd	r24, Y+3	; 0x03
    1388:	80 83       	st	Z, r24
    138a:	04 c0       	rjmp	.+8      	; 0x1394 <DIO_enuSetPortVal+0x7e>
				break;

				case DIO_PORTD:
				PORTD = Copy_u8Value;
    138c:	e2 e3       	ldi	r30, 0x32	; 50
    138e:	f0 e0       	ldi	r31, 0x00	; 0
    1390:	8b 81       	ldd	r24, Y+3	; 0x03
    1392:	80 83       	st	Z, r24
				break;
			}
			Local_enuErrorState = ES_OK;
    1394:	81 e0       	ldi	r24, 0x01	; 1
    1396:	89 83       	std	Y+1, r24	; 0x01
    1398:	02 c0       	rjmp	.+4      	; 0x139e <DIO_enuSetPortVal+0x88>
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    139a:	83 e0       	ldi	r24, 0x03	; 3
    139c:	89 83       	std	Y+1, r24	; 0x01
		}

		return Local_enuErrorState;
    139e:	89 81       	ldd	r24, Y+1	; 0x01

}
    13a0:	0f 90       	pop	r0
    13a2:	0f 90       	pop	r0
    13a4:	0f 90       	pop	r0
    13a6:	0f 90       	pop	r0
    13a8:	0f 90       	pop	r0
    13aa:	cf 91       	pop	r28
    13ac:	df 91       	pop	r29
    13ae:	08 95       	ret

000013b0 <DIO_enuGetPortVal>:
ES_t DIO_enuGetPortVal(u8 Copy_u8PortID, u8 *Copy_pu8Value){
    13b0:	df 93       	push	r29
    13b2:	cf 93       	push	r28
    13b4:	00 d0       	rcall	.+0      	; 0x13b6 <DIO_enuGetPortVal+0x6>
    13b6:	00 d0       	rcall	.+0      	; 0x13b8 <DIO_enuGetPortVal+0x8>
    13b8:	00 d0       	rcall	.+0      	; 0x13ba <DIO_enuGetPortVal+0xa>
    13ba:	cd b7       	in	r28, 0x3d	; 61
    13bc:	de b7       	in	r29, 0x3e	; 62
    13be:	8a 83       	std	Y+2, r24	; 0x02
    13c0:	7c 83       	std	Y+4, r23	; 0x04
    13c2:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    13c4:	19 82       	std	Y+1, r1	; 0x01
 if(Copy_pu8Value!=NULL){
    13c6:	8b 81       	ldd	r24, Y+3	; 0x03
    13c8:	9c 81       	ldd	r25, Y+4	; 0x04
    13ca:	00 97       	sbiw	r24, 0x00	; 0
    13cc:	09 f4       	brne	.+2      	; 0x13d0 <DIO_enuGetPortVal+0x20>
    13ce:	43 c0       	rjmp	.+134    	; 0x1456 <DIO_enuGetPortVal+0xa6>
		if(Copy_u8PortID <= DIO_PORTD)
    13d0:	8a 81       	ldd	r24, Y+2	; 0x02
    13d2:	84 30       	cpi	r24, 0x04	; 4
    13d4:	e8 f5       	brcc	.+122    	; 0x1450 <DIO_enuGetPortVal+0xa0>
		{
			switch(Copy_u8PortID)
    13d6:	8a 81       	ldd	r24, Y+2	; 0x02
    13d8:	28 2f       	mov	r18, r24
    13da:	30 e0       	ldi	r19, 0x00	; 0
    13dc:	3e 83       	std	Y+6, r19	; 0x06
    13de:	2d 83       	std	Y+5, r18	; 0x05
    13e0:	8d 81       	ldd	r24, Y+5	; 0x05
    13e2:	9e 81       	ldd	r25, Y+6	; 0x06
    13e4:	81 30       	cpi	r24, 0x01	; 1
    13e6:	91 05       	cpc	r25, r1
    13e8:	e1 f0       	breq	.+56     	; 0x1422 <DIO_enuGetPortVal+0x72>
    13ea:	2d 81       	ldd	r18, Y+5	; 0x05
    13ec:	3e 81       	ldd	r19, Y+6	; 0x06
    13ee:	22 30       	cpi	r18, 0x02	; 2
    13f0:	31 05       	cpc	r19, r1
    13f2:	2c f4       	brge	.+10     	; 0x13fe <DIO_enuGetPortVal+0x4e>
    13f4:	8d 81       	ldd	r24, Y+5	; 0x05
    13f6:	9e 81       	ldd	r25, Y+6	; 0x06
    13f8:	00 97       	sbiw	r24, 0x00	; 0
    13fa:	61 f0       	breq	.+24     	; 0x1414 <DIO_enuGetPortVal+0x64>
    13fc:	26 c0       	rjmp	.+76     	; 0x144a <DIO_enuGetPortVal+0x9a>
    13fe:	2d 81       	ldd	r18, Y+5	; 0x05
    1400:	3e 81       	ldd	r19, Y+6	; 0x06
    1402:	22 30       	cpi	r18, 0x02	; 2
    1404:	31 05       	cpc	r19, r1
    1406:	a1 f0       	breq	.+40     	; 0x1430 <DIO_enuGetPortVal+0x80>
    1408:	8d 81       	ldd	r24, Y+5	; 0x05
    140a:	9e 81       	ldd	r25, Y+6	; 0x06
    140c:	83 30       	cpi	r24, 0x03	; 3
    140e:	91 05       	cpc	r25, r1
    1410:	b1 f0       	breq	.+44     	; 0x143e <DIO_enuGetPortVal+0x8e>
    1412:	1b c0       	rjmp	.+54     	; 0x144a <DIO_enuGetPortVal+0x9a>
			{
				case DIO_PORTA:
				 *Copy_pu8Value=PINA; //PINA is a reg not pin
    1414:	e9 e3       	ldi	r30, 0x39	; 57
    1416:	f0 e0       	ldi	r31, 0x00	; 0
    1418:	80 81       	ld	r24, Z
    141a:	eb 81       	ldd	r30, Y+3	; 0x03
    141c:	fc 81       	ldd	r31, Y+4	; 0x04
    141e:	80 83       	st	Z, r24
    1420:	14 c0       	rjmp	.+40     	; 0x144a <DIO_enuGetPortVal+0x9a>
				break;

				case DIO_PORTB:
				 *Copy_pu8Value=PINB;
    1422:	e6 e3       	ldi	r30, 0x36	; 54
    1424:	f0 e0       	ldi	r31, 0x00	; 0
    1426:	80 81       	ld	r24, Z
    1428:	eb 81       	ldd	r30, Y+3	; 0x03
    142a:	fc 81       	ldd	r31, Y+4	; 0x04
    142c:	80 83       	st	Z, r24
    142e:	0d c0       	rjmp	.+26     	; 0x144a <DIO_enuGetPortVal+0x9a>
				break;

				case DIO_PORTC:
				 *Copy_pu8Value=PINC;
    1430:	e3 e3       	ldi	r30, 0x33	; 51
    1432:	f0 e0       	ldi	r31, 0x00	; 0
    1434:	80 81       	ld	r24, Z
    1436:	eb 81       	ldd	r30, Y+3	; 0x03
    1438:	fc 81       	ldd	r31, Y+4	; 0x04
    143a:	80 83       	st	Z, r24
    143c:	06 c0       	rjmp	.+12     	; 0x144a <DIO_enuGetPortVal+0x9a>
				break;

				case DIO_PORTD:
			    *Copy_pu8Value=PIND;
    143e:	e0 e3       	ldi	r30, 0x30	; 48
    1440:	f0 e0       	ldi	r31, 0x00	; 0
    1442:	80 81       	ld	r24, Z
    1444:	eb 81       	ldd	r30, Y+3	; 0x03
    1446:	fc 81       	ldd	r31, Y+4	; 0x04
    1448:	80 83       	st	Z, r24
				break;
			}
			Local_enuErrorState = ES_OK;
    144a:	81 e0       	ldi	r24, 0x01	; 1
    144c:	89 83       	std	Y+1, r24	; 0x01
    144e:	05 c0       	rjmp	.+10     	; 0x145a <DIO_enuGetPortVal+0xaa>
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    1450:	83 e0       	ldi	r24, 0x03	; 3
    1452:	89 83       	std	Y+1, r24	; 0x01
    1454:	02 c0       	rjmp	.+4      	; 0x145a <DIO_enuGetPortVal+0xaa>
		}
 }
 else{
	 Local_enuErrorState = ES_NULL_POINTER;
    1456:	82 e0       	ldi	r24, 0x02	; 2
    1458:	89 83       	std	Y+1, r24	; 0x01
 }
		return Local_enuErrorState;
    145a:	89 81       	ldd	r24, Y+1	; 0x01


}
    145c:	26 96       	adiw	r28, 0x06	; 6
    145e:	0f b6       	in	r0, 0x3f	; 63
    1460:	f8 94       	cli
    1462:	de bf       	out	0x3e, r29	; 62
    1464:	0f be       	out	0x3f, r0	; 63
    1466:	cd bf       	out	0x3d, r28	; 61
    1468:	cf 91       	pop	r28
    146a:	df 91       	pop	r29
    146c:	08 95       	ret

0000146e <DIO_enuTogPortVal>:
ES_t DIO_enuTogPortVal(u8 Copy_u8PortID){
    146e:	df 93       	push	r29
    1470:	cf 93       	push	r28
    1472:	00 d0       	rcall	.+0      	; 0x1474 <DIO_enuTogPortVal+0x6>
    1474:	00 d0       	rcall	.+0      	; 0x1476 <DIO_enuTogPortVal+0x8>
    1476:	cd b7       	in	r28, 0x3d	; 61
    1478:	de b7       	in	r29, 0x3e	; 62
    147a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    147c:	19 82       	std	Y+1, r1	; 0x01

			if(Copy_u8PortID <= DIO_PORTD)
    147e:	8a 81       	ldd	r24, Y+2	; 0x02
    1480:	84 30       	cpi	r24, 0x04	; 4
    1482:	08 f0       	brcs	.+2      	; 0x1486 <DIO_enuTogPortVal+0x18>
    1484:	41 c0       	rjmp	.+130    	; 0x1508 <DIO_enuTogPortVal+0x9a>
			{
				switch(Copy_u8PortID)
    1486:	8a 81       	ldd	r24, Y+2	; 0x02
    1488:	28 2f       	mov	r18, r24
    148a:	30 e0       	ldi	r19, 0x00	; 0
    148c:	3c 83       	std	Y+4, r19	; 0x04
    148e:	2b 83       	std	Y+3, r18	; 0x03
    1490:	8b 81       	ldd	r24, Y+3	; 0x03
    1492:	9c 81       	ldd	r25, Y+4	; 0x04
    1494:	81 30       	cpi	r24, 0x01	; 1
    1496:	91 05       	cpc	r25, r1
    1498:	e9 f0       	breq	.+58     	; 0x14d4 <DIO_enuTogPortVal+0x66>
    149a:	2b 81       	ldd	r18, Y+3	; 0x03
    149c:	3c 81       	ldd	r19, Y+4	; 0x04
    149e:	22 30       	cpi	r18, 0x02	; 2
    14a0:	31 05       	cpc	r19, r1
    14a2:	2c f4       	brge	.+10     	; 0x14ae <DIO_enuTogPortVal+0x40>
    14a4:	8b 81       	ldd	r24, Y+3	; 0x03
    14a6:	9c 81       	ldd	r25, Y+4	; 0x04
    14a8:	00 97       	sbiw	r24, 0x00	; 0
    14aa:	61 f0       	breq	.+24     	; 0x14c4 <DIO_enuTogPortVal+0x56>
    14ac:	2a c0       	rjmp	.+84     	; 0x1502 <DIO_enuTogPortVal+0x94>
    14ae:	2b 81       	ldd	r18, Y+3	; 0x03
    14b0:	3c 81       	ldd	r19, Y+4	; 0x04
    14b2:	22 30       	cpi	r18, 0x02	; 2
    14b4:	31 05       	cpc	r19, r1
    14b6:	b1 f0       	breq	.+44     	; 0x14e4 <DIO_enuTogPortVal+0x76>
    14b8:	8b 81       	ldd	r24, Y+3	; 0x03
    14ba:	9c 81       	ldd	r25, Y+4	; 0x04
    14bc:	83 30       	cpi	r24, 0x03	; 3
    14be:	91 05       	cpc	r25, r1
    14c0:	c9 f0       	breq	.+50     	; 0x14f4 <DIO_enuTogPortVal+0x86>
    14c2:	1f c0       	rjmp	.+62     	; 0x1502 <DIO_enuTogPortVal+0x94>
				{
					case DIO_PORTA:
					 PORTA=~PORTA;
    14c4:	ab e3       	ldi	r26, 0x3B	; 59
    14c6:	b0 e0       	ldi	r27, 0x00	; 0
    14c8:	eb e3       	ldi	r30, 0x3B	; 59
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	80 81       	ld	r24, Z
    14ce:	80 95       	com	r24
    14d0:	8c 93       	st	X, r24
    14d2:	17 c0       	rjmp	.+46     	; 0x1502 <DIO_enuTogPortVal+0x94>
					break;

					case DIO_PORTB:
					 PORTB=~PORTB;
    14d4:	a8 e3       	ldi	r26, 0x38	; 56
    14d6:	b0 e0       	ldi	r27, 0x00	; 0
    14d8:	e8 e3       	ldi	r30, 0x38	; 56
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	80 95       	com	r24
    14e0:	8c 93       	st	X, r24
    14e2:	0f c0       	rjmp	.+30     	; 0x1502 <DIO_enuTogPortVal+0x94>
					break;

					case DIO_PORTC:
					 PORTC=~PORTC;
    14e4:	a5 e3       	ldi	r26, 0x35	; 53
    14e6:	b0 e0       	ldi	r27, 0x00	; 0
    14e8:	e5 e3       	ldi	r30, 0x35	; 53
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	80 81       	ld	r24, Z
    14ee:	80 95       	com	r24
    14f0:	8c 93       	st	X, r24
    14f2:	07 c0       	rjmp	.+14     	; 0x1502 <DIO_enuTogPortVal+0x94>
					break;

					case DIO_PORTD:
					 PORTD=~PORTD;
    14f4:	a2 e3       	ldi	r26, 0x32	; 50
    14f6:	b0 e0       	ldi	r27, 0x00	; 0
    14f8:	e2 e3       	ldi	r30, 0x32	; 50
    14fa:	f0 e0       	ldi	r31, 0x00	; 0
    14fc:	80 81       	ld	r24, Z
    14fe:	80 95       	com	r24
    1500:	8c 93       	st	X, r24
					break;
				}
				Local_enuErrorState = ES_OK;
    1502:	81 e0       	ldi	r24, 0x01	; 1
    1504:	89 83       	std	Y+1, r24	; 0x01
    1506:	02 c0       	rjmp	.+4      	; 0x150c <DIO_enuTogPortVal+0x9e>
			}
			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    1508:	83 e0       	ldi	r24, 0x03	; 3
    150a:	89 83       	std	Y+1, r24	; 0x01
			}

			return Local_enuErrorState;
    150c:	89 81       	ldd	r24, Y+1	; 0x01

}
    150e:	0f 90       	pop	r0
    1510:	0f 90       	pop	r0
    1512:	0f 90       	pop	r0
    1514:	0f 90       	pop	r0
    1516:	cf 91       	pop	r28
    1518:	df 91       	pop	r29
    151a:	08 95       	ret

0000151c <DIO_enuSetPinDirection>:


ES_t DIO_enuSetPinDirection(u8 Copy_u8PortID,u8 Copy_u8PinID, u8  Copy_u8Value){
    151c:	df 93       	push	r29
    151e:	cf 93       	push	r28
    1520:	00 d0       	rcall	.+0      	; 0x1522 <DIO_enuSetPinDirection+0x6>
    1522:	00 d0       	rcall	.+0      	; 0x1524 <DIO_enuSetPinDirection+0x8>
    1524:	00 d0       	rcall	.+0      	; 0x1526 <DIO_enuSetPinDirection+0xa>
    1526:	cd b7       	in	r28, 0x3d	; 61
    1528:	de b7       	in	r29, 0x3e	; 62
    152a:	8a 83       	std	Y+2, r24	; 0x02
    152c:	6b 83       	std	Y+3, r22	; 0x03
    152e:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    1530:	19 82       	std	Y+1, r1	; 0x01

if(Copy_u8PortID <= DIO_PORTD	&& Copy_u8PinID <= DIO_PIN7 && Copy_u8Value <= OUTPUT){
    1532:	8a 81       	ldd	r24, Y+2	; 0x02
    1534:	84 30       	cpi	r24, 0x04	; 4
    1536:	08 f0       	brcs	.+2      	; 0x153a <DIO_enuSetPinDirection+0x1e>
    1538:	d1 c0       	rjmp	.+418    	; 0x16dc <DIO_enuSetPinDirection+0x1c0>
    153a:	8b 81       	ldd	r24, Y+3	; 0x03
    153c:	88 30       	cpi	r24, 0x08	; 8
    153e:	08 f0       	brcs	.+2      	; 0x1542 <DIO_enuSetPinDirection+0x26>
    1540:	cd c0       	rjmp	.+410    	; 0x16dc <DIO_enuSetPinDirection+0x1c0>
    1542:	8c 81       	ldd	r24, Y+4	; 0x04
    1544:	82 30       	cpi	r24, 0x02	; 2
    1546:	08 f0       	brcs	.+2      	; 0x154a <DIO_enuSetPinDirection+0x2e>
    1548:	c9 c0       	rjmp	.+402    	; 0x16dc <DIO_enuSetPinDirection+0x1c0>
	switch(Copy_u8PortID)
    154a:	8a 81       	ldd	r24, Y+2	; 0x02
    154c:	28 2f       	mov	r18, r24
    154e:	30 e0       	ldi	r19, 0x00	; 0
    1550:	3e 83       	std	Y+6, r19	; 0x06
    1552:	2d 83       	std	Y+5, r18	; 0x05
    1554:	6d 81       	ldd	r22, Y+5	; 0x05
    1556:	7e 81       	ldd	r23, Y+6	; 0x06
    1558:	61 30       	cpi	r22, 0x01	; 1
    155a:	71 05       	cpc	r23, r1
    155c:	09 f4       	brne	.+2      	; 0x1560 <DIO_enuSetPinDirection+0x44>
    155e:	41 c0       	rjmp	.+130    	; 0x15e2 <DIO_enuSetPinDirection+0xc6>
    1560:	8d 81       	ldd	r24, Y+5	; 0x05
    1562:	9e 81       	ldd	r25, Y+6	; 0x06
    1564:	82 30       	cpi	r24, 0x02	; 2
    1566:	91 05       	cpc	r25, r1
    1568:	34 f4       	brge	.+12     	; 0x1576 <DIO_enuSetPinDirection+0x5a>
    156a:	2d 81       	ldd	r18, Y+5	; 0x05
    156c:	3e 81       	ldd	r19, Y+6	; 0x06
    156e:	21 15       	cp	r18, r1
    1570:	31 05       	cpc	r19, r1
    1572:	71 f0       	breq	.+28     	; 0x1590 <DIO_enuSetPinDirection+0x74>
    1574:	b0 c0       	rjmp	.+352    	; 0x16d6 <DIO_enuSetPinDirection+0x1ba>
    1576:	6d 81       	ldd	r22, Y+5	; 0x05
    1578:	7e 81       	ldd	r23, Y+6	; 0x06
    157a:	62 30       	cpi	r22, 0x02	; 2
    157c:	71 05       	cpc	r23, r1
    157e:	09 f4       	brne	.+2      	; 0x1582 <DIO_enuSetPinDirection+0x66>
    1580:	59 c0       	rjmp	.+178    	; 0x1634 <DIO_enuSetPinDirection+0x118>
    1582:	8d 81       	ldd	r24, Y+5	; 0x05
    1584:	9e 81       	ldd	r25, Y+6	; 0x06
    1586:	83 30       	cpi	r24, 0x03	; 3
    1588:	91 05       	cpc	r25, r1
    158a:	09 f4       	brne	.+2      	; 0x158e <DIO_enuSetPinDirection+0x72>
    158c:	7c c0       	rjmp	.+248    	; 0x1686 <DIO_enuSetPinDirection+0x16a>
    158e:	a3 c0       	rjmp	.+326    	; 0x16d6 <DIO_enuSetPinDirection+0x1ba>
				{
					case DIO_PORTA:
						DDRA &=~(1 << Copy_u8PinID);
    1590:	aa e3       	ldi	r26, 0x3A	; 58
    1592:	b0 e0       	ldi	r27, 0x00	; 0
    1594:	ea e3       	ldi	r30, 0x3A	; 58
    1596:	f0 e0       	ldi	r31, 0x00	; 0
    1598:	80 81       	ld	r24, Z
    159a:	48 2f       	mov	r20, r24
    159c:	8b 81       	ldd	r24, Y+3	; 0x03
    159e:	28 2f       	mov	r18, r24
    15a0:	30 e0       	ldi	r19, 0x00	; 0
    15a2:	81 e0       	ldi	r24, 0x01	; 1
    15a4:	90 e0       	ldi	r25, 0x00	; 0
    15a6:	02 c0       	rjmp	.+4      	; 0x15ac <DIO_enuSetPinDirection+0x90>
    15a8:	88 0f       	add	r24, r24
    15aa:	99 1f       	adc	r25, r25
    15ac:	2a 95       	dec	r18
    15ae:	e2 f7       	brpl	.-8      	; 0x15a8 <DIO_enuSetPinDirection+0x8c>
    15b0:	80 95       	com	r24
    15b2:	84 23       	and	r24, r20
    15b4:	8c 93       	st	X, r24
						DDRA |= (Copy_u8Value << Copy_u8PinID);
    15b6:	aa e3       	ldi	r26, 0x3A	; 58
    15b8:	b0 e0       	ldi	r27, 0x00	; 0
    15ba:	ea e3       	ldi	r30, 0x3A	; 58
    15bc:	f0 e0       	ldi	r31, 0x00	; 0
    15be:	80 81       	ld	r24, Z
    15c0:	48 2f       	mov	r20, r24
    15c2:	8c 81       	ldd	r24, Y+4	; 0x04
    15c4:	28 2f       	mov	r18, r24
    15c6:	30 e0       	ldi	r19, 0x00	; 0
    15c8:	8b 81       	ldd	r24, Y+3	; 0x03
    15ca:	88 2f       	mov	r24, r24
    15cc:	90 e0       	ldi	r25, 0x00	; 0
    15ce:	b9 01       	movw	r22, r18
    15d0:	02 c0       	rjmp	.+4      	; 0x15d6 <DIO_enuSetPinDirection+0xba>
    15d2:	66 0f       	add	r22, r22
    15d4:	77 1f       	adc	r23, r23
    15d6:	8a 95       	dec	r24
    15d8:	e2 f7       	brpl	.-8      	; 0x15d2 <DIO_enuSetPinDirection+0xb6>
    15da:	cb 01       	movw	r24, r22
    15dc:	84 2b       	or	r24, r20
    15de:	8c 93       	st	X, r24
    15e0:	7a c0       	rjmp	.+244    	; 0x16d6 <DIO_enuSetPinDirection+0x1ba>
					break;

					case DIO_PORTB:
						DDRB &=~(1 << Copy_u8PinID);
    15e2:	a7 e3       	ldi	r26, 0x37	; 55
    15e4:	b0 e0       	ldi	r27, 0x00	; 0
    15e6:	e7 e3       	ldi	r30, 0x37	; 55
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	80 81       	ld	r24, Z
    15ec:	48 2f       	mov	r20, r24
    15ee:	8b 81       	ldd	r24, Y+3	; 0x03
    15f0:	28 2f       	mov	r18, r24
    15f2:	30 e0       	ldi	r19, 0x00	; 0
    15f4:	81 e0       	ldi	r24, 0x01	; 1
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	02 c0       	rjmp	.+4      	; 0x15fe <DIO_enuSetPinDirection+0xe2>
    15fa:	88 0f       	add	r24, r24
    15fc:	99 1f       	adc	r25, r25
    15fe:	2a 95       	dec	r18
    1600:	e2 f7       	brpl	.-8      	; 0x15fa <DIO_enuSetPinDirection+0xde>
    1602:	80 95       	com	r24
    1604:	84 23       	and	r24, r20
    1606:	8c 93       	st	X, r24
					    DDRB |= (Copy_u8Value << Copy_u8PinID);
    1608:	a7 e3       	ldi	r26, 0x37	; 55
    160a:	b0 e0       	ldi	r27, 0x00	; 0
    160c:	e7 e3       	ldi	r30, 0x37	; 55
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	80 81       	ld	r24, Z
    1612:	48 2f       	mov	r20, r24
    1614:	8c 81       	ldd	r24, Y+4	; 0x04
    1616:	28 2f       	mov	r18, r24
    1618:	30 e0       	ldi	r19, 0x00	; 0
    161a:	8b 81       	ldd	r24, Y+3	; 0x03
    161c:	88 2f       	mov	r24, r24
    161e:	90 e0       	ldi	r25, 0x00	; 0
    1620:	b9 01       	movw	r22, r18
    1622:	02 c0       	rjmp	.+4      	; 0x1628 <DIO_enuSetPinDirection+0x10c>
    1624:	66 0f       	add	r22, r22
    1626:	77 1f       	adc	r23, r23
    1628:	8a 95       	dec	r24
    162a:	e2 f7       	brpl	.-8      	; 0x1624 <DIO_enuSetPinDirection+0x108>
    162c:	cb 01       	movw	r24, r22
    162e:	84 2b       	or	r24, r20
    1630:	8c 93       	st	X, r24
    1632:	51 c0       	rjmp	.+162    	; 0x16d6 <DIO_enuSetPinDirection+0x1ba>
					break;

					case DIO_PORTC:
						DDRC &=~(1 << Copy_u8PinID);
    1634:	a4 e3       	ldi	r26, 0x34	; 52
    1636:	b0 e0       	ldi	r27, 0x00	; 0
    1638:	e4 e3       	ldi	r30, 0x34	; 52
    163a:	f0 e0       	ldi	r31, 0x00	; 0
    163c:	80 81       	ld	r24, Z
    163e:	48 2f       	mov	r20, r24
    1640:	8b 81       	ldd	r24, Y+3	; 0x03
    1642:	28 2f       	mov	r18, r24
    1644:	30 e0       	ldi	r19, 0x00	; 0
    1646:	81 e0       	ldi	r24, 0x01	; 1
    1648:	90 e0       	ldi	r25, 0x00	; 0
    164a:	02 c0       	rjmp	.+4      	; 0x1650 <DIO_enuSetPinDirection+0x134>
    164c:	88 0f       	add	r24, r24
    164e:	99 1f       	adc	r25, r25
    1650:	2a 95       	dec	r18
    1652:	e2 f7       	brpl	.-8      	; 0x164c <DIO_enuSetPinDirection+0x130>
    1654:	80 95       	com	r24
    1656:	84 23       	and	r24, r20
    1658:	8c 93       	st	X, r24
						DDRC|= (Copy_u8Value << Copy_u8PinID);
    165a:	a4 e3       	ldi	r26, 0x34	; 52
    165c:	b0 e0       	ldi	r27, 0x00	; 0
    165e:	e4 e3       	ldi	r30, 0x34	; 52
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	80 81       	ld	r24, Z
    1664:	48 2f       	mov	r20, r24
    1666:	8c 81       	ldd	r24, Y+4	; 0x04
    1668:	28 2f       	mov	r18, r24
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	8b 81       	ldd	r24, Y+3	; 0x03
    166e:	88 2f       	mov	r24, r24
    1670:	90 e0       	ldi	r25, 0x00	; 0
    1672:	b9 01       	movw	r22, r18
    1674:	02 c0       	rjmp	.+4      	; 0x167a <DIO_enuSetPinDirection+0x15e>
    1676:	66 0f       	add	r22, r22
    1678:	77 1f       	adc	r23, r23
    167a:	8a 95       	dec	r24
    167c:	e2 f7       	brpl	.-8      	; 0x1676 <DIO_enuSetPinDirection+0x15a>
    167e:	cb 01       	movw	r24, r22
    1680:	84 2b       	or	r24, r20
    1682:	8c 93       	st	X, r24
    1684:	28 c0       	rjmp	.+80     	; 0x16d6 <DIO_enuSetPinDirection+0x1ba>
					break;

					case DIO_PORTD:
						DDRD &=~(1 << Copy_u8PinID);
    1686:	a1 e3       	ldi	r26, 0x31	; 49
    1688:	b0 e0       	ldi	r27, 0x00	; 0
    168a:	e1 e3       	ldi	r30, 0x31	; 49
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	80 81       	ld	r24, Z
    1690:	48 2f       	mov	r20, r24
    1692:	8b 81       	ldd	r24, Y+3	; 0x03
    1694:	28 2f       	mov	r18, r24
    1696:	30 e0       	ldi	r19, 0x00	; 0
    1698:	81 e0       	ldi	r24, 0x01	; 1
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	02 c0       	rjmp	.+4      	; 0x16a2 <DIO_enuSetPinDirection+0x186>
    169e:	88 0f       	add	r24, r24
    16a0:	99 1f       	adc	r25, r25
    16a2:	2a 95       	dec	r18
    16a4:	e2 f7       	brpl	.-8      	; 0x169e <DIO_enuSetPinDirection+0x182>
    16a6:	80 95       	com	r24
    16a8:	84 23       	and	r24, r20
    16aa:	8c 93       	st	X, r24
						DDRD |= (Copy_u8Value << Copy_u8PinID);
    16ac:	a1 e3       	ldi	r26, 0x31	; 49
    16ae:	b0 e0       	ldi	r27, 0x00	; 0
    16b0:	e1 e3       	ldi	r30, 0x31	; 49
    16b2:	f0 e0       	ldi	r31, 0x00	; 0
    16b4:	80 81       	ld	r24, Z
    16b6:	48 2f       	mov	r20, r24
    16b8:	8c 81       	ldd	r24, Y+4	; 0x04
    16ba:	28 2f       	mov	r18, r24
    16bc:	30 e0       	ldi	r19, 0x00	; 0
    16be:	8b 81       	ldd	r24, Y+3	; 0x03
    16c0:	88 2f       	mov	r24, r24
    16c2:	90 e0       	ldi	r25, 0x00	; 0
    16c4:	b9 01       	movw	r22, r18
    16c6:	02 c0       	rjmp	.+4      	; 0x16cc <DIO_enuSetPinDirection+0x1b0>
    16c8:	66 0f       	add	r22, r22
    16ca:	77 1f       	adc	r23, r23
    16cc:	8a 95       	dec	r24
    16ce:	e2 f7       	brpl	.-8      	; 0x16c8 <DIO_enuSetPinDirection+0x1ac>
    16d0:	cb 01       	movw	r24, r22
    16d2:	84 2b       	or	r24, r20
    16d4:	8c 93       	st	X, r24
					break;
				}
				Local_enuErrorState = ES_OK;
    16d6:	81 e0       	ldi	r24, 0x01	; 1
    16d8:	89 83       	std	Y+1, r24	; 0x01
    16da:	02 c0       	rjmp	.+4      	; 0x16e0 <DIO_enuSetPinDirection+0x1c4>
			}
			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    16dc:	83 e0       	ldi	r24, 0x03	; 3
    16de:	89 83       	std	Y+1, r24	; 0x01
			}

			return Local_enuErrorState;
    16e0:	89 81       	ldd	r24, Y+1	; 0x01

}
    16e2:	26 96       	adiw	r28, 0x06	; 6
    16e4:	0f b6       	in	r0, 0x3f	; 63
    16e6:	f8 94       	cli
    16e8:	de bf       	out	0x3e, r29	; 62
    16ea:	0f be       	out	0x3f, r0	; 63
    16ec:	cd bf       	out	0x3d, r28	; 61
    16ee:	cf 91       	pop	r28
    16f0:	df 91       	pop	r29
    16f2:	08 95       	ret

000016f4 <DIO_enuSetPinVal>:

ES_t DIO_enuSetPinVal(u8 Copy_u8PortID,u8 Copy_u8PinID, u8 Copy_u8Value){
    16f4:	df 93       	push	r29
    16f6:	cf 93       	push	r28
    16f8:	00 d0       	rcall	.+0      	; 0x16fa <DIO_enuSetPinVal+0x6>
    16fa:	00 d0       	rcall	.+0      	; 0x16fc <DIO_enuSetPinVal+0x8>
    16fc:	00 d0       	rcall	.+0      	; 0x16fe <DIO_enuSetPinVal+0xa>
    16fe:	cd b7       	in	r28, 0x3d	; 61
    1700:	de b7       	in	r29, 0x3e	; 62
    1702:	8a 83       	std	Y+2, r24	; 0x02
    1704:	6b 83       	std	Y+3, r22	; 0x03
    1706:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    1708:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_PORTD	&& Copy_u8PinID <= DIO_PIN7 && Copy_u8Value <= HIGH){
    170a:	8a 81       	ldd	r24, Y+2	; 0x02
    170c:	84 30       	cpi	r24, 0x04	; 4
    170e:	08 f0       	brcs	.+2      	; 0x1712 <DIO_enuSetPinVal+0x1e>
    1710:	d1 c0       	rjmp	.+418    	; 0x18b4 <DIO_enuSetPinVal+0x1c0>
    1712:	8b 81       	ldd	r24, Y+3	; 0x03
    1714:	88 30       	cpi	r24, 0x08	; 8
    1716:	08 f0       	brcs	.+2      	; 0x171a <DIO_enuSetPinVal+0x26>
    1718:	cd c0       	rjmp	.+410    	; 0x18b4 <DIO_enuSetPinVal+0x1c0>
    171a:	8c 81       	ldd	r24, Y+4	; 0x04
    171c:	82 30       	cpi	r24, 0x02	; 2
    171e:	08 f0       	brcs	.+2      	; 0x1722 <DIO_enuSetPinVal+0x2e>
    1720:	c9 c0       	rjmp	.+402    	; 0x18b4 <DIO_enuSetPinVal+0x1c0>
		switch(Copy_u8PortID)
    1722:	8a 81       	ldd	r24, Y+2	; 0x02
    1724:	28 2f       	mov	r18, r24
    1726:	30 e0       	ldi	r19, 0x00	; 0
    1728:	3e 83       	std	Y+6, r19	; 0x06
    172a:	2d 83       	std	Y+5, r18	; 0x05
    172c:	6d 81       	ldd	r22, Y+5	; 0x05
    172e:	7e 81       	ldd	r23, Y+6	; 0x06
    1730:	61 30       	cpi	r22, 0x01	; 1
    1732:	71 05       	cpc	r23, r1
    1734:	09 f4       	brne	.+2      	; 0x1738 <DIO_enuSetPinVal+0x44>
    1736:	41 c0       	rjmp	.+130    	; 0x17ba <DIO_enuSetPinVal+0xc6>
    1738:	8d 81       	ldd	r24, Y+5	; 0x05
    173a:	9e 81       	ldd	r25, Y+6	; 0x06
    173c:	82 30       	cpi	r24, 0x02	; 2
    173e:	91 05       	cpc	r25, r1
    1740:	34 f4       	brge	.+12     	; 0x174e <DIO_enuSetPinVal+0x5a>
    1742:	2d 81       	ldd	r18, Y+5	; 0x05
    1744:	3e 81       	ldd	r19, Y+6	; 0x06
    1746:	21 15       	cp	r18, r1
    1748:	31 05       	cpc	r19, r1
    174a:	71 f0       	breq	.+28     	; 0x1768 <DIO_enuSetPinVal+0x74>
    174c:	b0 c0       	rjmp	.+352    	; 0x18ae <DIO_enuSetPinVal+0x1ba>
    174e:	6d 81       	ldd	r22, Y+5	; 0x05
    1750:	7e 81       	ldd	r23, Y+6	; 0x06
    1752:	62 30       	cpi	r22, 0x02	; 2
    1754:	71 05       	cpc	r23, r1
    1756:	09 f4       	brne	.+2      	; 0x175a <DIO_enuSetPinVal+0x66>
    1758:	59 c0       	rjmp	.+178    	; 0x180c <DIO_enuSetPinVal+0x118>
    175a:	8d 81       	ldd	r24, Y+5	; 0x05
    175c:	9e 81       	ldd	r25, Y+6	; 0x06
    175e:	83 30       	cpi	r24, 0x03	; 3
    1760:	91 05       	cpc	r25, r1
    1762:	09 f4       	brne	.+2      	; 0x1766 <DIO_enuSetPinVal+0x72>
    1764:	7c c0       	rjmp	.+248    	; 0x185e <DIO_enuSetPinVal+0x16a>
    1766:	a3 c0       	rjmp	.+326    	; 0x18ae <DIO_enuSetPinVal+0x1ba>
					{
						case DIO_PORTA:
							PORTA &=~(1 << Copy_u8PinID);
    1768:	ab e3       	ldi	r26, 0x3B	; 59
    176a:	b0 e0       	ldi	r27, 0x00	; 0
    176c:	eb e3       	ldi	r30, 0x3B	; 59
    176e:	f0 e0       	ldi	r31, 0x00	; 0
    1770:	80 81       	ld	r24, Z
    1772:	48 2f       	mov	r20, r24
    1774:	8b 81       	ldd	r24, Y+3	; 0x03
    1776:	28 2f       	mov	r18, r24
    1778:	30 e0       	ldi	r19, 0x00	; 0
    177a:	81 e0       	ldi	r24, 0x01	; 1
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	02 c0       	rjmp	.+4      	; 0x1784 <DIO_enuSetPinVal+0x90>
    1780:	88 0f       	add	r24, r24
    1782:	99 1f       	adc	r25, r25
    1784:	2a 95       	dec	r18
    1786:	e2 f7       	brpl	.-8      	; 0x1780 <DIO_enuSetPinVal+0x8c>
    1788:	80 95       	com	r24
    178a:	84 23       	and	r24, r20
    178c:	8c 93       	st	X, r24
							PORTA |= (Copy_u8Value << Copy_u8PinID);
    178e:	ab e3       	ldi	r26, 0x3B	; 59
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	eb e3       	ldi	r30, 0x3B	; 59
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	48 2f       	mov	r20, r24
    179a:	8c 81       	ldd	r24, Y+4	; 0x04
    179c:	28 2f       	mov	r18, r24
    179e:	30 e0       	ldi	r19, 0x00	; 0
    17a0:	8b 81       	ldd	r24, Y+3	; 0x03
    17a2:	88 2f       	mov	r24, r24
    17a4:	90 e0       	ldi	r25, 0x00	; 0
    17a6:	b9 01       	movw	r22, r18
    17a8:	02 c0       	rjmp	.+4      	; 0x17ae <DIO_enuSetPinVal+0xba>
    17aa:	66 0f       	add	r22, r22
    17ac:	77 1f       	adc	r23, r23
    17ae:	8a 95       	dec	r24
    17b0:	e2 f7       	brpl	.-8      	; 0x17aa <DIO_enuSetPinVal+0xb6>
    17b2:	cb 01       	movw	r24, r22
    17b4:	84 2b       	or	r24, r20
    17b6:	8c 93       	st	X, r24
    17b8:	7a c0       	rjmp	.+244    	; 0x18ae <DIO_enuSetPinVal+0x1ba>
						break;

						case DIO_PORTB:
							PORTB &=~(1 << Copy_u8PinID);
    17ba:	a8 e3       	ldi	r26, 0x38	; 56
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	e8 e3       	ldi	r30, 0x38	; 56
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	48 2f       	mov	r20, r24
    17c6:	8b 81       	ldd	r24, Y+3	; 0x03
    17c8:	28 2f       	mov	r18, r24
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	81 e0       	ldi	r24, 0x01	; 1
    17ce:	90 e0       	ldi	r25, 0x00	; 0
    17d0:	02 c0       	rjmp	.+4      	; 0x17d6 <DIO_enuSetPinVal+0xe2>
    17d2:	88 0f       	add	r24, r24
    17d4:	99 1f       	adc	r25, r25
    17d6:	2a 95       	dec	r18
    17d8:	e2 f7       	brpl	.-8      	; 0x17d2 <DIO_enuSetPinVal+0xde>
    17da:	80 95       	com	r24
    17dc:	84 23       	and	r24, r20
    17de:	8c 93       	st	X, r24
							PORTB |= (Copy_u8Value << Copy_u8PinID);
    17e0:	a8 e3       	ldi	r26, 0x38	; 56
    17e2:	b0 e0       	ldi	r27, 0x00	; 0
    17e4:	e8 e3       	ldi	r30, 0x38	; 56
    17e6:	f0 e0       	ldi	r31, 0x00	; 0
    17e8:	80 81       	ld	r24, Z
    17ea:	48 2f       	mov	r20, r24
    17ec:	8c 81       	ldd	r24, Y+4	; 0x04
    17ee:	28 2f       	mov	r18, r24
    17f0:	30 e0       	ldi	r19, 0x00	; 0
    17f2:	8b 81       	ldd	r24, Y+3	; 0x03
    17f4:	88 2f       	mov	r24, r24
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	b9 01       	movw	r22, r18
    17fa:	02 c0       	rjmp	.+4      	; 0x1800 <DIO_enuSetPinVal+0x10c>
    17fc:	66 0f       	add	r22, r22
    17fe:	77 1f       	adc	r23, r23
    1800:	8a 95       	dec	r24
    1802:	e2 f7       	brpl	.-8      	; 0x17fc <DIO_enuSetPinVal+0x108>
    1804:	cb 01       	movw	r24, r22
    1806:	84 2b       	or	r24, r20
    1808:	8c 93       	st	X, r24
    180a:	51 c0       	rjmp	.+162    	; 0x18ae <DIO_enuSetPinVal+0x1ba>
						break;

						case DIO_PORTC:
							PORTC &=~(1 << Copy_u8PinID);
    180c:	a5 e3       	ldi	r26, 0x35	; 53
    180e:	b0 e0       	ldi	r27, 0x00	; 0
    1810:	e5 e3       	ldi	r30, 0x35	; 53
    1812:	f0 e0       	ldi	r31, 0x00	; 0
    1814:	80 81       	ld	r24, Z
    1816:	48 2f       	mov	r20, r24
    1818:	8b 81       	ldd	r24, Y+3	; 0x03
    181a:	28 2f       	mov	r18, r24
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	81 e0       	ldi	r24, 0x01	; 1
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	02 c0       	rjmp	.+4      	; 0x1828 <DIO_enuSetPinVal+0x134>
    1824:	88 0f       	add	r24, r24
    1826:	99 1f       	adc	r25, r25
    1828:	2a 95       	dec	r18
    182a:	e2 f7       	brpl	.-8      	; 0x1824 <DIO_enuSetPinVal+0x130>
    182c:	80 95       	com	r24
    182e:	84 23       	and	r24, r20
    1830:	8c 93       	st	X, r24
							PORTC|= (Copy_u8Value << Copy_u8PinID);
    1832:	a5 e3       	ldi	r26, 0x35	; 53
    1834:	b0 e0       	ldi	r27, 0x00	; 0
    1836:	e5 e3       	ldi	r30, 0x35	; 53
    1838:	f0 e0       	ldi	r31, 0x00	; 0
    183a:	80 81       	ld	r24, Z
    183c:	48 2f       	mov	r20, r24
    183e:	8c 81       	ldd	r24, Y+4	; 0x04
    1840:	28 2f       	mov	r18, r24
    1842:	30 e0       	ldi	r19, 0x00	; 0
    1844:	8b 81       	ldd	r24, Y+3	; 0x03
    1846:	88 2f       	mov	r24, r24
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	b9 01       	movw	r22, r18
    184c:	02 c0       	rjmp	.+4      	; 0x1852 <DIO_enuSetPinVal+0x15e>
    184e:	66 0f       	add	r22, r22
    1850:	77 1f       	adc	r23, r23
    1852:	8a 95       	dec	r24
    1854:	e2 f7       	brpl	.-8      	; 0x184e <DIO_enuSetPinVal+0x15a>
    1856:	cb 01       	movw	r24, r22
    1858:	84 2b       	or	r24, r20
    185a:	8c 93       	st	X, r24
    185c:	28 c0       	rjmp	.+80     	; 0x18ae <DIO_enuSetPinVal+0x1ba>
						break;

						case DIO_PORTD:
							PORTD &=~(1 << Copy_u8PinID);
    185e:	a2 e3       	ldi	r26, 0x32	; 50
    1860:	b0 e0       	ldi	r27, 0x00	; 0
    1862:	e2 e3       	ldi	r30, 0x32	; 50
    1864:	f0 e0       	ldi	r31, 0x00	; 0
    1866:	80 81       	ld	r24, Z
    1868:	48 2f       	mov	r20, r24
    186a:	8b 81       	ldd	r24, Y+3	; 0x03
    186c:	28 2f       	mov	r18, r24
    186e:	30 e0       	ldi	r19, 0x00	; 0
    1870:	81 e0       	ldi	r24, 0x01	; 1
    1872:	90 e0       	ldi	r25, 0x00	; 0
    1874:	02 c0       	rjmp	.+4      	; 0x187a <DIO_enuSetPinVal+0x186>
    1876:	88 0f       	add	r24, r24
    1878:	99 1f       	adc	r25, r25
    187a:	2a 95       	dec	r18
    187c:	e2 f7       	brpl	.-8      	; 0x1876 <DIO_enuSetPinVal+0x182>
    187e:	80 95       	com	r24
    1880:	84 23       	and	r24, r20
    1882:	8c 93       	st	X, r24
							PORTD |= (Copy_u8Value << Copy_u8PinID);
    1884:	a2 e3       	ldi	r26, 0x32	; 50
    1886:	b0 e0       	ldi	r27, 0x00	; 0
    1888:	e2 e3       	ldi	r30, 0x32	; 50
    188a:	f0 e0       	ldi	r31, 0x00	; 0
    188c:	80 81       	ld	r24, Z
    188e:	48 2f       	mov	r20, r24
    1890:	8c 81       	ldd	r24, Y+4	; 0x04
    1892:	28 2f       	mov	r18, r24
    1894:	30 e0       	ldi	r19, 0x00	; 0
    1896:	8b 81       	ldd	r24, Y+3	; 0x03
    1898:	88 2f       	mov	r24, r24
    189a:	90 e0       	ldi	r25, 0x00	; 0
    189c:	b9 01       	movw	r22, r18
    189e:	02 c0       	rjmp	.+4      	; 0x18a4 <DIO_enuSetPinVal+0x1b0>
    18a0:	66 0f       	add	r22, r22
    18a2:	77 1f       	adc	r23, r23
    18a4:	8a 95       	dec	r24
    18a6:	e2 f7       	brpl	.-8      	; 0x18a0 <DIO_enuSetPinVal+0x1ac>
    18a8:	cb 01       	movw	r24, r22
    18aa:	84 2b       	or	r24, r20
    18ac:	8c 93       	st	X, r24
						break;
					}
					Local_enuErrorState = ES_OK;
    18ae:	81 e0       	ldi	r24, 0x01	; 1
    18b0:	89 83       	std	Y+1, r24	; 0x01
    18b2:	02 c0       	rjmp	.+4      	; 0x18b8 <DIO_enuSetPinVal+0x1c4>
				}
				else
				{
					Local_enuErrorState = ES_OUT_OF_RANGE;
    18b4:	83 e0       	ldi	r24, 0x03	; 3
    18b6:	89 83       	std	Y+1, r24	; 0x01
				}

				return Local_enuErrorState;
    18b8:	89 81       	ldd	r24, Y+1	; 0x01
}
    18ba:	26 96       	adiw	r28, 0x06	; 6
    18bc:	0f b6       	in	r0, 0x3f	; 63
    18be:	f8 94       	cli
    18c0:	de bf       	out	0x3e, r29	; 62
    18c2:	0f be       	out	0x3f, r0	; 63
    18c4:	cd bf       	out	0x3d, r28	; 61
    18c6:	cf 91       	pop	r28
    18c8:	df 91       	pop	r29
    18ca:	08 95       	ret

000018cc <DIO_enuGetPinVal>:

ES_t DIO_enuGetPinVal(u8 Copy_u8PortID, u8 Copy_u8PinID,u8 *Copy_pu8Value){
    18cc:	df 93       	push	r29
    18ce:	cf 93       	push	r28
    18d0:	cd b7       	in	r28, 0x3d	; 61
    18d2:	de b7       	in	r29, 0x3e	; 62
    18d4:	27 97       	sbiw	r28, 0x07	; 7
    18d6:	0f b6       	in	r0, 0x3f	; 63
    18d8:	f8 94       	cli
    18da:	de bf       	out	0x3e, r29	; 62
    18dc:	0f be       	out	0x3f, r0	; 63
    18de:	cd bf       	out	0x3d, r28	; 61
    18e0:	8a 83       	std	Y+2, r24	; 0x02
    18e2:	6b 83       	std	Y+3, r22	; 0x03
    18e4:	5d 83       	std	Y+5, r21	; 0x05
    18e6:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    18e8:	19 82       	std	Y+1, r1	; 0x01

	 if(Copy_pu8Value!=NULL){
    18ea:	8c 81       	ldd	r24, Y+4	; 0x04
    18ec:	9d 81       	ldd	r25, Y+5	; 0x05
    18ee:	00 97       	sbiw	r24, 0x00	; 0
    18f0:	09 f4       	brne	.+2      	; 0x18f4 <DIO_enuGetPinVal+0x28>
    18f2:	7a c0       	rjmp	.+244    	; 0x19e8 <DIO_enuGetPinVal+0x11c>
			if(Copy_u8PortID <= DIO_PORTD)
    18f4:	8a 81       	ldd	r24, Y+2	; 0x02
    18f6:	84 30       	cpi	r24, 0x04	; 4
    18f8:	08 f0       	brcs	.+2      	; 0x18fc <DIO_enuGetPinVal+0x30>
    18fa:	73 c0       	rjmp	.+230    	; 0x19e2 <DIO_enuGetPinVal+0x116>
			{
				switch(Copy_u8PortID)
    18fc:	8a 81       	ldd	r24, Y+2	; 0x02
    18fe:	28 2f       	mov	r18, r24
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	3f 83       	std	Y+7, r19	; 0x07
    1904:	2e 83       	std	Y+6, r18	; 0x06
    1906:	4e 81       	ldd	r20, Y+6	; 0x06
    1908:	5f 81       	ldd	r21, Y+7	; 0x07
    190a:	41 30       	cpi	r20, 0x01	; 1
    190c:	51 05       	cpc	r21, r1
    190e:	59 f1       	breq	.+86     	; 0x1966 <DIO_enuGetPinVal+0x9a>
    1910:	8e 81       	ldd	r24, Y+6	; 0x06
    1912:	9f 81       	ldd	r25, Y+7	; 0x07
    1914:	82 30       	cpi	r24, 0x02	; 2
    1916:	91 05       	cpc	r25, r1
    1918:	34 f4       	brge	.+12     	; 0x1926 <DIO_enuGetPinVal+0x5a>
    191a:	2e 81       	ldd	r18, Y+6	; 0x06
    191c:	3f 81       	ldd	r19, Y+7	; 0x07
    191e:	21 15       	cp	r18, r1
    1920:	31 05       	cpc	r19, r1
    1922:	69 f0       	breq	.+26     	; 0x193e <DIO_enuGetPinVal+0x72>
    1924:	5b c0       	rjmp	.+182    	; 0x19dc <DIO_enuGetPinVal+0x110>
    1926:	4e 81       	ldd	r20, Y+6	; 0x06
    1928:	5f 81       	ldd	r21, Y+7	; 0x07
    192a:	42 30       	cpi	r20, 0x02	; 2
    192c:	51 05       	cpc	r21, r1
    192e:	79 f1       	breq	.+94     	; 0x198e <DIO_enuGetPinVal+0xc2>
    1930:	8e 81       	ldd	r24, Y+6	; 0x06
    1932:	9f 81       	ldd	r25, Y+7	; 0x07
    1934:	83 30       	cpi	r24, 0x03	; 3
    1936:	91 05       	cpc	r25, r1
    1938:	09 f4       	brne	.+2      	; 0x193c <DIO_enuGetPinVal+0x70>
    193a:	3d c0       	rjmp	.+122    	; 0x19b6 <DIO_enuGetPinVal+0xea>
    193c:	4f c0       	rjmp	.+158    	; 0x19dc <DIO_enuGetPinVal+0x110>
				{
					case DIO_PORTA:
					 *Copy_pu8Value=((PINA >> Copy_u8PinID) & 1);
    193e:	e9 e3       	ldi	r30, 0x39	; 57
    1940:	f0 e0       	ldi	r31, 0x00	; 0
    1942:	80 81       	ld	r24, Z
    1944:	28 2f       	mov	r18, r24
    1946:	30 e0       	ldi	r19, 0x00	; 0
    1948:	8b 81       	ldd	r24, Y+3	; 0x03
    194a:	88 2f       	mov	r24, r24
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	a9 01       	movw	r20, r18
    1950:	02 c0       	rjmp	.+4      	; 0x1956 <DIO_enuGetPinVal+0x8a>
    1952:	55 95       	asr	r21
    1954:	47 95       	ror	r20
    1956:	8a 95       	dec	r24
    1958:	e2 f7       	brpl	.-8      	; 0x1952 <DIO_enuGetPinVal+0x86>
    195a:	ca 01       	movw	r24, r20
    195c:	81 70       	andi	r24, 0x01	; 1
    195e:	ec 81       	ldd	r30, Y+4	; 0x04
    1960:	fd 81       	ldd	r31, Y+5	; 0x05
    1962:	80 83       	st	Z, r24
    1964:	3b c0       	rjmp	.+118    	; 0x19dc <DIO_enuGetPinVal+0x110>
					break;

					case DIO_PORTB:
					 *Copy_pu8Value=((PINB >> Copy_u8PinID) & 1);
    1966:	e6 e3       	ldi	r30, 0x36	; 54
    1968:	f0 e0       	ldi	r31, 0x00	; 0
    196a:	80 81       	ld	r24, Z
    196c:	28 2f       	mov	r18, r24
    196e:	30 e0       	ldi	r19, 0x00	; 0
    1970:	8b 81       	ldd	r24, Y+3	; 0x03
    1972:	88 2f       	mov	r24, r24
    1974:	90 e0       	ldi	r25, 0x00	; 0
    1976:	a9 01       	movw	r20, r18
    1978:	02 c0       	rjmp	.+4      	; 0x197e <DIO_enuGetPinVal+0xb2>
    197a:	55 95       	asr	r21
    197c:	47 95       	ror	r20
    197e:	8a 95       	dec	r24
    1980:	e2 f7       	brpl	.-8      	; 0x197a <DIO_enuGetPinVal+0xae>
    1982:	ca 01       	movw	r24, r20
    1984:	81 70       	andi	r24, 0x01	; 1
    1986:	ec 81       	ldd	r30, Y+4	; 0x04
    1988:	fd 81       	ldd	r31, Y+5	; 0x05
    198a:	80 83       	st	Z, r24
    198c:	27 c0       	rjmp	.+78     	; 0x19dc <DIO_enuGetPinVal+0x110>
					break;

					case DIO_PORTC:
					 *Copy_pu8Value=((PINC >> Copy_u8PinID) & 1);
    198e:	e3 e3       	ldi	r30, 0x33	; 51
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	80 81       	ld	r24, Z
    1994:	28 2f       	mov	r18, r24
    1996:	30 e0       	ldi	r19, 0x00	; 0
    1998:	8b 81       	ldd	r24, Y+3	; 0x03
    199a:	88 2f       	mov	r24, r24
    199c:	90 e0       	ldi	r25, 0x00	; 0
    199e:	a9 01       	movw	r20, r18
    19a0:	02 c0       	rjmp	.+4      	; 0x19a6 <DIO_enuGetPinVal+0xda>
    19a2:	55 95       	asr	r21
    19a4:	47 95       	ror	r20
    19a6:	8a 95       	dec	r24
    19a8:	e2 f7       	brpl	.-8      	; 0x19a2 <DIO_enuGetPinVal+0xd6>
    19aa:	ca 01       	movw	r24, r20
    19ac:	81 70       	andi	r24, 0x01	; 1
    19ae:	ec 81       	ldd	r30, Y+4	; 0x04
    19b0:	fd 81       	ldd	r31, Y+5	; 0x05
    19b2:	80 83       	st	Z, r24
    19b4:	13 c0       	rjmp	.+38     	; 0x19dc <DIO_enuGetPinVal+0x110>
					break;

					case DIO_PORTD:
				    *Copy_pu8Value=((PIND >> Copy_u8PinID) & 1);
    19b6:	e0 e3       	ldi	r30, 0x30	; 48
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	80 81       	ld	r24, Z
    19bc:	28 2f       	mov	r18, r24
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	8b 81       	ldd	r24, Y+3	; 0x03
    19c2:	88 2f       	mov	r24, r24
    19c4:	90 e0       	ldi	r25, 0x00	; 0
    19c6:	a9 01       	movw	r20, r18
    19c8:	02 c0       	rjmp	.+4      	; 0x19ce <DIO_enuGetPinVal+0x102>
    19ca:	55 95       	asr	r21
    19cc:	47 95       	ror	r20
    19ce:	8a 95       	dec	r24
    19d0:	e2 f7       	brpl	.-8      	; 0x19ca <DIO_enuGetPinVal+0xfe>
    19d2:	ca 01       	movw	r24, r20
    19d4:	81 70       	andi	r24, 0x01	; 1
    19d6:	ec 81       	ldd	r30, Y+4	; 0x04
    19d8:	fd 81       	ldd	r31, Y+5	; 0x05
    19da:	80 83       	st	Z, r24
					break;
				}
				Local_enuErrorState = ES_OK;
    19dc:	81 e0       	ldi	r24, 0x01	; 1
    19de:	89 83       	std	Y+1, r24	; 0x01
    19e0:	05 c0       	rjmp	.+10     	; 0x19ec <DIO_enuGetPinVal+0x120>
			}
			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    19e2:	83 e0       	ldi	r24, 0x03	; 3
    19e4:	89 83       	std	Y+1, r24	; 0x01
    19e6:	02 c0       	rjmp	.+4      	; 0x19ec <DIO_enuGetPinVal+0x120>
			}
	 }
	 else{
		 Local_enuErrorState = ES_NULL_POINTER;
    19e8:	82 e0       	ldi	r24, 0x02	; 2
    19ea:	89 83       	std	Y+1, r24	; 0x01
	 }
			return Local_enuErrorState;
    19ec:	89 81       	ldd	r24, Y+1	; 0x01


}
    19ee:	27 96       	adiw	r28, 0x07	; 7
    19f0:	0f b6       	in	r0, 0x3f	; 63
    19f2:	f8 94       	cli
    19f4:	de bf       	out	0x3e, r29	; 62
    19f6:	0f be       	out	0x3f, r0	; 63
    19f8:	cd bf       	out	0x3d, r28	; 61
    19fa:	cf 91       	pop	r28
    19fc:	df 91       	pop	r29
    19fe:	08 95       	ret

00001a00 <DIO_enuTogPinVal>:
ES_t DIO_enuTogPinVal(u8 Copy_u8PortID,u8 Copy_u8PinID){
    1a00:	df 93       	push	r29
    1a02:	cf 93       	push	r28
    1a04:	00 d0       	rcall	.+0      	; 0x1a06 <DIO_enuTogPinVal+0x6>
    1a06:	00 d0       	rcall	.+0      	; 0x1a08 <DIO_enuTogPinVal+0x8>
    1a08:	0f 92       	push	r0
    1a0a:	cd b7       	in	r28, 0x3d	; 61
    1a0c:	de b7       	in	r29, 0x3e	; 62
    1a0e:	8a 83       	std	Y+2, r24	; 0x02
    1a10:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    1a12:	19 82       	std	Y+1, r1	; 0x01

				if(Copy_u8PortID <= DIO_PORTD&&Copy_u8PinID<=DIO_PIN7)
    1a14:	8a 81       	ldd	r24, Y+2	; 0x02
    1a16:	84 30       	cpi	r24, 0x04	; 4
    1a18:	08 f0       	brcs	.+2      	; 0x1a1c <DIO_enuTogPinVal+0x1c>
    1a1a:	75 c0       	rjmp	.+234    	; 0x1b06 <DIO_enuTogPinVal+0x106>
    1a1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a1e:	88 30       	cpi	r24, 0x08	; 8
    1a20:	08 f0       	brcs	.+2      	; 0x1a24 <DIO_enuTogPinVal+0x24>
    1a22:	71 c0       	rjmp	.+226    	; 0x1b06 <DIO_enuTogPinVal+0x106>
				{
					switch(Copy_u8PortID)
    1a24:	8a 81       	ldd	r24, Y+2	; 0x02
    1a26:	28 2f       	mov	r18, r24
    1a28:	30 e0       	ldi	r19, 0x00	; 0
    1a2a:	3d 83       	std	Y+5, r19	; 0x05
    1a2c:	2c 83       	std	Y+4, r18	; 0x04
    1a2e:	8c 81       	ldd	r24, Y+4	; 0x04
    1a30:	9d 81       	ldd	r25, Y+5	; 0x05
    1a32:	81 30       	cpi	r24, 0x01	; 1
    1a34:	91 05       	cpc	r25, r1
    1a36:	49 f1       	breq	.+82     	; 0x1a8a <DIO_enuTogPinVal+0x8a>
    1a38:	2c 81       	ldd	r18, Y+4	; 0x04
    1a3a:	3d 81       	ldd	r19, Y+5	; 0x05
    1a3c:	22 30       	cpi	r18, 0x02	; 2
    1a3e:	31 05       	cpc	r19, r1
    1a40:	2c f4       	brge	.+10     	; 0x1a4c <DIO_enuTogPinVal+0x4c>
    1a42:	8c 81       	ldd	r24, Y+4	; 0x04
    1a44:	9d 81       	ldd	r25, Y+5	; 0x05
    1a46:	00 97       	sbiw	r24, 0x00	; 0
    1a48:	61 f0       	breq	.+24     	; 0x1a62 <DIO_enuTogPinVal+0x62>
    1a4a:	5a c0       	rjmp	.+180    	; 0x1b00 <DIO_enuTogPinVal+0x100>
    1a4c:	2c 81       	ldd	r18, Y+4	; 0x04
    1a4e:	3d 81       	ldd	r19, Y+5	; 0x05
    1a50:	22 30       	cpi	r18, 0x02	; 2
    1a52:	31 05       	cpc	r19, r1
    1a54:	71 f1       	breq	.+92     	; 0x1ab2 <DIO_enuTogPinVal+0xb2>
    1a56:	8c 81       	ldd	r24, Y+4	; 0x04
    1a58:	9d 81       	ldd	r25, Y+5	; 0x05
    1a5a:	83 30       	cpi	r24, 0x03	; 3
    1a5c:	91 05       	cpc	r25, r1
    1a5e:	e9 f1       	breq	.+122    	; 0x1ada <DIO_enuTogPinVal+0xda>
    1a60:	4f c0       	rjmp	.+158    	; 0x1b00 <DIO_enuTogPinVal+0x100>
					{
						case DIO_PORTA:
						 PORTA^=(1 << Copy_u8PinID);
    1a62:	ab e3       	ldi	r26, 0x3B	; 59
    1a64:	b0 e0       	ldi	r27, 0x00	; 0
    1a66:	eb e3       	ldi	r30, 0x3B	; 59
    1a68:	f0 e0       	ldi	r31, 0x00	; 0
    1a6a:	80 81       	ld	r24, Z
    1a6c:	48 2f       	mov	r20, r24
    1a6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a70:	28 2f       	mov	r18, r24
    1a72:	30 e0       	ldi	r19, 0x00	; 0
    1a74:	81 e0       	ldi	r24, 0x01	; 1
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	02 2e       	mov	r0, r18
    1a7a:	02 c0       	rjmp	.+4      	; 0x1a80 <DIO_enuTogPinVal+0x80>
    1a7c:	88 0f       	add	r24, r24
    1a7e:	99 1f       	adc	r25, r25
    1a80:	0a 94       	dec	r0
    1a82:	e2 f7       	brpl	.-8      	; 0x1a7c <DIO_enuTogPinVal+0x7c>
    1a84:	84 27       	eor	r24, r20
    1a86:	8c 93       	st	X, r24
    1a88:	3b c0       	rjmp	.+118    	; 0x1b00 <DIO_enuTogPinVal+0x100>
						break;

						case DIO_PORTB:
						 PORTB^=(1 << Copy_u8PinID);
    1a8a:	a8 e3       	ldi	r26, 0x38	; 56
    1a8c:	b0 e0       	ldi	r27, 0x00	; 0
    1a8e:	e8 e3       	ldi	r30, 0x38	; 56
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	80 81       	ld	r24, Z
    1a94:	48 2f       	mov	r20, r24
    1a96:	8b 81       	ldd	r24, Y+3	; 0x03
    1a98:	28 2f       	mov	r18, r24
    1a9a:	30 e0       	ldi	r19, 0x00	; 0
    1a9c:	81 e0       	ldi	r24, 0x01	; 1
    1a9e:	90 e0       	ldi	r25, 0x00	; 0
    1aa0:	02 2e       	mov	r0, r18
    1aa2:	02 c0       	rjmp	.+4      	; 0x1aa8 <DIO_enuTogPinVal+0xa8>
    1aa4:	88 0f       	add	r24, r24
    1aa6:	99 1f       	adc	r25, r25
    1aa8:	0a 94       	dec	r0
    1aaa:	e2 f7       	brpl	.-8      	; 0x1aa4 <DIO_enuTogPinVal+0xa4>
    1aac:	84 27       	eor	r24, r20
    1aae:	8c 93       	st	X, r24
    1ab0:	27 c0       	rjmp	.+78     	; 0x1b00 <DIO_enuTogPinVal+0x100>
						break;

						case DIO_PORTC:
						 PORTC^=(1 << Copy_u8PinID);
    1ab2:	a5 e3       	ldi	r26, 0x35	; 53
    1ab4:	b0 e0       	ldi	r27, 0x00	; 0
    1ab6:	e5 e3       	ldi	r30, 0x35	; 53
    1ab8:	f0 e0       	ldi	r31, 0x00	; 0
    1aba:	80 81       	ld	r24, Z
    1abc:	48 2f       	mov	r20, r24
    1abe:	8b 81       	ldd	r24, Y+3	; 0x03
    1ac0:	28 2f       	mov	r18, r24
    1ac2:	30 e0       	ldi	r19, 0x00	; 0
    1ac4:	81 e0       	ldi	r24, 0x01	; 1
    1ac6:	90 e0       	ldi	r25, 0x00	; 0
    1ac8:	02 2e       	mov	r0, r18
    1aca:	02 c0       	rjmp	.+4      	; 0x1ad0 <DIO_enuTogPinVal+0xd0>
    1acc:	88 0f       	add	r24, r24
    1ace:	99 1f       	adc	r25, r25
    1ad0:	0a 94       	dec	r0
    1ad2:	e2 f7       	brpl	.-8      	; 0x1acc <DIO_enuTogPinVal+0xcc>
    1ad4:	84 27       	eor	r24, r20
    1ad6:	8c 93       	st	X, r24
    1ad8:	13 c0       	rjmp	.+38     	; 0x1b00 <DIO_enuTogPinVal+0x100>
						break;

						case DIO_PORTD:
						 PORTD^=(1 << Copy_u8PinID);
    1ada:	a2 e3       	ldi	r26, 0x32	; 50
    1adc:	b0 e0       	ldi	r27, 0x00	; 0
    1ade:	e2 e3       	ldi	r30, 0x32	; 50
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	80 81       	ld	r24, Z
    1ae4:	48 2f       	mov	r20, r24
    1ae6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae8:	28 2f       	mov	r18, r24
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	81 e0       	ldi	r24, 0x01	; 1
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	02 2e       	mov	r0, r18
    1af2:	02 c0       	rjmp	.+4      	; 0x1af8 <DIO_enuTogPinVal+0xf8>
    1af4:	88 0f       	add	r24, r24
    1af6:	99 1f       	adc	r25, r25
    1af8:	0a 94       	dec	r0
    1afa:	e2 f7       	brpl	.-8      	; 0x1af4 <DIO_enuTogPinVal+0xf4>
    1afc:	84 27       	eor	r24, r20
    1afe:	8c 93       	st	X, r24
						break;
					}
					Local_enuErrorState = ES_OK;
    1b00:	81 e0       	ldi	r24, 0x01	; 1
    1b02:	89 83       	std	Y+1, r24	; 0x01
    1b04:	02 c0       	rjmp	.+4      	; 0x1b0a <DIO_enuTogPinVal+0x10a>
				}
				else
				{
					Local_enuErrorState = ES_OUT_OF_RANGE;
    1b06:	83 e0       	ldi	r24, 0x03	; 3
    1b08:	89 83       	std	Y+1, r24	; 0x01
				}

				return Local_enuErrorState;
    1b0a:	89 81       	ldd	r24, Y+1	; 0x01

	}
    1b0c:	0f 90       	pop	r0
    1b0e:	0f 90       	pop	r0
    1b10:	0f 90       	pop	r0
    1b12:	0f 90       	pop	r0
    1b14:	0f 90       	pop	r0
    1b16:	cf 91       	pop	r28
    1b18:	df 91       	pop	r29
    1b1a:	08 95       	ret

00001b1c <ADC_enuInit>:
#include"ADC_Config.h"
#include"../../HAL/LCD/LCD_int.h"
#include"../interrupt.h"
static volatile void (*ADC_PFuncISRFunc)(void *) = NULL;
static volatile void *ADC_PvidISRParameter = NULL;
ES_t ADC_enuInit(void){
    1b1c:	df 93       	push	r29
    1b1e:	cf 93       	push	r28
    1b20:	0f 92       	push	r0
    1b22:	cd b7       	in	r28, 0x3d	; 61
    1b24:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
    1b26:	19 82       	std	Y+1, r1	; 0x01

	ADMUX&=0x3F; //mask two bits of ADC_VREF (BIT6,7)
    1b28:	a7 e2       	ldi	r26, 0x27	; 39
    1b2a:	b0 e0       	ldi	r27, 0x00	; 0
    1b2c:	e7 e2       	ldi	r30, 0x27	; 39
    1b2e:	f0 e0       	ldi	r31, 0x00	; 0
    1b30:	80 81       	ld	r24, Z
    1b32:	8f 73       	andi	r24, 0x3F	; 63
    1b34:	8c 93       	st	X, r24
//VREF
#if   ADC_VREF==AVCC_REF
	  ADMUX|=(MASK_BIT<<BIT6);
    1b36:	a7 e2       	ldi	r26, 0x27	; 39
    1b38:	b0 e0       	ldi	r27, 0x00	; 0
    1b3a:	e7 e2       	ldi	r30, 0x27	; 39
    1b3c:	f0 e0       	ldi	r31, 0x00	; 0
    1b3e:	80 81       	ld	r24, Z
    1b40:	80 64       	ori	r24, 0x40	; 64
    1b42:	8c 93       	st	X, r24
	  ADMUX|=0xC0;
#else
#error "ADC_VREF has a wrong selection"
#endif
 //CHOOSE ADJUSTMENT
	ADMUX &= ~(MASK_BIT <<BIT5);
    1b44:	a7 e2       	ldi	r26, 0x27	; 39
    1b46:	b0 e0       	ldi	r27, 0x00	; 0
    1b48:	e7 e2       	ldi	r30, 0x27	; 39
    1b4a:	f0 e0       	ldi	r31, 0x00	; 0
    1b4c:	80 81       	ld	r24, Z
    1b4e:	8f 7d       	andi	r24, 0xDF	; 223
    1b50:	8c 93       	st	X, r24
#if   ADC_ADJUST==RIGHT_ADJUST
	   ADMUX&=~(MASK_BIT<<BIT5);
    1b52:	a7 e2       	ldi	r26, 0x27	; 39
    1b54:	b0 e0       	ldi	r27, 0x00	; 0
    1b56:	e7 e2       	ldi	r30, 0x27	; 39
    1b58:	f0 e0       	ldi	r31, 0x00	; 0
    1b5a:	80 81       	ld	r24, Z
    1b5c:	8f 7d       	andi	r24, 0xDF	; 223
    1b5e:	8c 93       	st	X, r24
#else
#error "ADC_Adjustment has a wrong selection"
#endif

 //CHOOSE ADC_prescaler
		 ADCSRA &= 0xF8; //mask the first 3 bits in this register
    1b60:	a6 e2       	ldi	r26, 0x26	; 38
    1b62:	b0 e0       	ldi	r27, 0x00	; 0
    1b64:	e6 e2       	ldi	r30, 0x26	; 38
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	80 81       	ld	r24, Z
    1b6a:	88 7f       	andi	r24, 0xF8	; 248
    1b6c:	8c 93       	st	X, r24
#if   ADC_PRESCALER==DIVISION_FACTOR_2
		 ADCSRA &= 0xF8;
#elif ADC_PRESCALER==DIVISION_FACTOR_4
		 ADCSRA |=(MASK_BIT<<BIT2);
#elif ADC_PRESCALER==DIVISION_FACTOR_8
		 ADCSRA |=(MASK_BIT<<BIT0);
    1b6e:	a6 e2       	ldi	r26, 0x26	; 38
    1b70:	b0 e0       	ldi	r27, 0x00	; 0
    1b72:	e6 e2       	ldi	r30, 0x26	; 38
    1b74:	f0 e0       	ldi	r31, 0x00	; 0
    1b76:	80 81       	ld	r24, Z
    1b78:	81 60       	ori	r24, 0x01	; 1
    1b7a:	8c 93       	st	X, r24
		 ADCSRA |=(MASK_BIT<<BIT1);
    1b7c:	a6 e2       	ldi	r26, 0x26	; 38
    1b7e:	b0 e0       	ldi	r27, 0x00	; 0
    1b80:	e6 e2       	ldi	r30, 0x26	; 38
    1b82:	f0 e0       	ldi	r31, 0x00	; 0
    1b84:	80 81       	ld	r24, Z
    1b86:	82 60       	ori	r24, 0x02	; 2
    1b88:	8c 93       	st	X, r24
#else
#error "ADC_Adjustment has a wrong selection"
#endif


	return Local_enuErrorState ;
    1b8a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b8c:	0f 90       	pop	r0
    1b8e:	cf 91       	pop	r28
    1b90:	df 91       	pop	r29
    1b92:	08 95       	ret

00001b94 <ADC_enuEnable>:
ES_t ADC_enuEnable(void){
    1b94:	df 93       	push	r29
    1b96:	cf 93       	push	r28
    1b98:	0f 92       	push	r0
    1b9a:	cd b7       	in	r28, 0x3d	; 61
    1b9c:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState =ES_NOK;
    1b9e:	19 82       	std	Y+1, r1	; 0x01
	 ADCSRA |=(MASK_BIT<<BIT7);
    1ba0:	a6 e2       	ldi	r26, 0x26	; 38
    1ba2:	b0 e0       	ldi	r27, 0x00	; 0
    1ba4:	e6 e2       	ldi	r30, 0x26	; 38
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	80 81       	ld	r24, Z
    1baa:	80 68       	ori	r24, 0x80	; 128
    1bac:	8c 93       	st	X, r24
	return Local_enuErrorState ;
    1bae:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bb0:	0f 90       	pop	r0
    1bb2:	cf 91       	pop	r28
    1bb4:	df 91       	pop	r29
    1bb6:	08 95       	ret

00001bb8 <ADC_enuDisable>:
ES_t ADC_enuDisable(void){
    1bb8:	df 93       	push	r29
    1bba:	cf 93       	push	r28
    1bbc:	0f 92       	push	r0
    1bbe:	cd b7       	in	r28, 0x3d	; 61
    1bc0:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState =ES_NOK;
    1bc2:	19 82       	std	Y+1, r1	; 0x01
	 ADCSRA &=~(MASK_BIT<<BIT7);
    1bc4:	a6 e2       	ldi	r26, 0x26	; 38
    1bc6:	b0 e0       	ldi	r27, 0x00	; 0
    1bc8:	e6 e2       	ldi	r30, 0x26	; 38
    1bca:	f0 e0       	ldi	r31, 0x00	; 0
    1bcc:	80 81       	ld	r24, Z
    1bce:	8f 77       	andi	r24, 0x7F	; 127
    1bd0:	8c 93       	st	X, r24
	return Local_enuErrorState ;
    1bd2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bd4:	0f 90       	pop	r0
    1bd6:	cf 91       	pop	r28
    1bd8:	df 91       	pop	r29
    1bda:	08 95       	ret

00001bdc <ADC_enuStartConversion>:
ES_t ADC_enuStartConversion(void){
    1bdc:	df 93       	push	r29
    1bde:	cf 93       	push	r28
    1be0:	0f 92       	push	r0
    1be2:	cd b7       	in	r28, 0x3d	; 61
    1be4:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState =ES_NOK;
    1be6:	19 82       	std	Y+1, r1	; 0x01
		 ADCSRA |=(MASK_BIT<<BIT6);
    1be8:	a6 e2       	ldi	r26, 0x26	; 38
    1bea:	b0 e0       	ldi	r27, 0x00	; 0
    1bec:	e6 e2       	ldi	r30, 0x26	; 38
    1bee:	f0 e0       	ldi	r31, 0x00	; 0
    1bf0:	80 81       	ld	r24, Z
    1bf2:	80 64       	ori	r24, 0x40	; 64
    1bf4:	8c 93       	st	X, r24
		return Local_enuErrorState ;
    1bf6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bf8:	0f 90       	pop	r0
    1bfa:	cf 91       	pop	r28
    1bfc:	df 91       	pop	r29
    1bfe:	08 95       	ret

00001c00 <ADC_enuSelectChannel>:
ES_t ADC_enuSelectChannel(u8 Copy_Channel_ID){
    1c00:	df 93       	push	r29
    1c02:	cf 93       	push	r28
    1c04:	00 d0       	rcall	.+0      	; 0x1c06 <ADC_enuSelectChannel+0x6>
    1c06:	cd b7       	in	r28, 0x3d	; 61
    1c08:	de b7       	in	r29, 0x3e	; 62
    1c0a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState =ES_NOK;
    1c0c:	19 82       	std	Y+1, r1	; 0x01
ADMUX&=0xF0; //mask the first 4 bits
    1c0e:	a7 e2       	ldi	r26, 0x27	; 39
    1c10:	b0 e0       	ldi	r27, 0x00	; 0
    1c12:	e7 e2       	ldi	r30, 0x27	; 39
    1c14:	f0 e0       	ldi	r31, 0x00	; 0
    1c16:	80 81       	ld	r24, Z
    1c18:	80 7f       	andi	r24, 0xF0	; 240
    1c1a:	8c 93       	st	X, r24
ADMUX|=Copy_Channel_ID ;
    1c1c:	a7 e2       	ldi	r26, 0x27	; 39
    1c1e:	b0 e0       	ldi	r27, 0x00	; 0
    1c20:	e7 e2       	ldi	r30, 0x27	; 39
    1c22:	f0 e0       	ldi	r31, 0x00	; 0
    1c24:	90 81       	ld	r25, Z
    1c26:	8a 81       	ldd	r24, Y+2	; 0x02
    1c28:	89 2b       	or	r24, r25
    1c2a:	8c 93       	st	X, r24
return Local_enuErrorState ;
    1c2c:	89 81       	ldd	r24, Y+1	; 0x01

}
    1c2e:	0f 90       	pop	r0
    1c30:	0f 90       	pop	r0
    1c32:	cf 91       	pop	r28
    1c34:	df 91       	pop	r29
    1c36:	08 95       	ret

00001c38 <ADC_enuPollingSystem>:
ES_t ADC_enuPollingSystem(void){
    1c38:	df 93       	push	r29
    1c3a:	cf 93       	push	r28
    1c3c:	0f 92       	push	r0
    1c3e:	cd b7       	in	r28, 0x3d	; 61
    1c40:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState =ES_NOK;
    1c42:	19 82       	std	Y+1, r1	; 0x01

		while(!((ADCSRA >> BIT4) & MASK_BIT)); //Busy Wait until flag is set
    1c44:	e6 e2       	ldi	r30, 0x26	; 38
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	80 81       	ld	r24, Z
    1c4a:	82 95       	swap	r24
    1c4c:	8f 70       	andi	r24, 0x0F	; 15
    1c4e:	88 2f       	mov	r24, r24
    1c50:	90 e0       	ldi	r25, 0x00	; 0
    1c52:	81 70       	andi	r24, 0x01	; 1
    1c54:	90 70       	andi	r25, 0x00	; 0
    1c56:	00 97       	sbiw	r24, 0x00	; 0
    1c58:	a9 f3       	breq	.-22     	; 0x1c44 <ADC_enuPollingSystem+0xc>


		ADCSRA |= (MASK_BIT << BIT4); //Clear flag
    1c5a:	a6 e2       	ldi	r26, 0x26	; 38
    1c5c:	b0 e0       	ldi	r27, 0x00	; 0
    1c5e:	e6 e2       	ldi	r30, 0x26	; 38
    1c60:	f0 e0       	ldi	r31, 0x00	; 0
    1c62:	80 81       	ld	r24, Z
    1c64:	80 61       	ori	r24, 0x10	; 16
    1c66:	8c 93       	st	X, r24

	return Local_enuErrorState ;
    1c68:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c6a:	0f 90       	pop	r0
    1c6c:	cf 91       	pop	r28
    1c6e:	df 91       	pop	r29
    1c70:	08 95       	ret

00001c72 <ADC_enuReadHighValue>:
ES_t ADC_enuReadHighValue(u8* Copy_pu8Value){
    1c72:	df 93       	push	r29
    1c74:	cf 93       	push	r28
    1c76:	00 d0       	rcall	.+0      	; 0x1c78 <ADC_enuReadHighValue+0x6>
    1c78:	0f 92       	push	r0
    1c7a:	cd b7       	in	r28, 0x3d	; 61
    1c7c:	de b7       	in	r29, 0x3e	; 62
    1c7e:	9b 83       	std	Y+3, r25	; 0x03
    1c80:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState =ES_NOK;
    1c82:	19 82       	std	Y+1, r1	; 0x01
#if ADC_ADJUST==LEFT_ADJUST
	 *Copy_pu8Value=ADCH;
#elif ADC_ADJUST==RIGHT_ADJUST
	 *Copy_pu8Value=(ADCL>>2);
    1c84:	e4 e2       	ldi	r30, 0x24	; 36
    1c86:	f0 e0       	ldi	r31, 0x00	; 0
    1c88:	80 81       	ld	r24, Z
    1c8a:	86 95       	lsr	r24
    1c8c:	86 95       	lsr	r24
    1c8e:	ea 81       	ldd	r30, Y+2	; 0x02
    1c90:	fb 81       	ldd	r31, Y+3	; 0x03
    1c92:	80 83       	st	Z, r24
	 *Copy_pu8Value|=(ADCH<<6);
    1c94:	ea 81       	ldd	r30, Y+2	; 0x02
    1c96:	fb 81       	ldd	r31, Y+3	; 0x03
    1c98:	80 81       	ld	r24, Z
    1c9a:	28 2f       	mov	r18, r24
    1c9c:	e5 e2       	ldi	r30, 0x25	; 37
    1c9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ca0:	80 81       	ld	r24, Z
    1ca2:	88 2f       	mov	r24, r24
    1ca4:	90 e0       	ldi	r25, 0x00	; 0
    1ca6:	00 24       	eor	r0, r0
    1ca8:	96 95       	lsr	r25
    1caa:	87 95       	ror	r24
    1cac:	07 94       	ror	r0
    1cae:	96 95       	lsr	r25
    1cb0:	87 95       	ror	r24
    1cb2:	07 94       	ror	r0
    1cb4:	98 2f       	mov	r25, r24
    1cb6:	80 2d       	mov	r24, r0
    1cb8:	82 2b       	or	r24, r18
    1cba:	ea 81       	ldd	r30, Y+2	; 0x02
    1cbc:	fb 81       	ldd	r31, Y+3	; 0x03
    1cbe:	80 83       	st	Z, r24
#else
#error "ADC_Adjustment has a wrong selection"
#endif
	return Local_enuErrorState ;
    1cc0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cc2:	0f 90       	pop	r0
    1cc4:	0f 90       	pop	r0
    1cc6:	0f 90       	pop	r0
    1cc8:	cf 91       	pop	r28
    1cca:	df 91       	pop	r29
    1ccc:	08 95       	ret

00001cce <ADC_enuReadValue>:
ES_t ADC_enuReadValue(u16* Copy_pu16Value){
    1cce:	df 93       	push	r29
    1cd0:	cf 93       	push	r28
    1cd2:	00 d0       	rcall	.+0      	; 0x1cd4 <ADC_enuReadValue+0x6>
    1cd4:	0f 92       	push	r0
    1cd6:	cd b7       	in	r28, 0x3d	; 61
    1cd8:	de b7       	in	r29, 0x3e	; 62
    1cda:	9b 83       	std	Y+3, r25	; 0x03
    1cdc:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState =ES_NOK;
    1cde:	19 82       	std	Y+1, r1	; 0x01
#if ADC_ADJUST==LEFT_ADJUST
	*Copy_pu16ReadValue  = ((u16)ADCL >> 6);
	*Copy_pu16ReadValue |= ((u16)ADCH << 2);
#elif ADC_ADJUST==RIGHT_ADJUST
	*Copy_pu16Value=((u16)ADCL);
    1ce0:	e4 e2       	ldi	r30, 0x24	; 36
    1ce2:	f0 e0       	ldi	r31, 0x00	; 0
    1ce4:	80 81       	ld	r24, Z
    1ce6:	88 2f       	mov	r24, r24
    1ce8:	90 e0       	ldi	r25, 0x00	; 0
    1cea:	ea 81       	ldd	r30, Y+2	; 0x02
    1cec:	fb 81       	ldd	r31, Y+3	; 0x03
    1cee:	91 83       	std	Z+1, r25	; 0x01
    1cf0:	80 83       	st	Z, r24
	*Copy_pu16Value|=((u16)ADCH<<8);
    1cf2:	ea 81       	ldd	r30, Y+2	; 0x02
    1cf4:	fb 81       	ldd	r31, Y+3	; 0x03
    1cf6:	20 81       	ld	r18, Z
    1cf8:	31 81       	ldd	r19, Z+1	; 0x01
    1cfa:	e5 e2       	ldi	r30, 0x25	; 37
    1cfc:	f0 e0       	ldi	r31, 0x00	; 0
    1cfe:	80 81       	ld	r24, Z
    1d00:	88 2f       	mov	r24, r24
    1d02:	90 e0       	ldi	r25, 0x00	; 0
    1d04:	98 2f       	mov	r25, r24
    1d06:	88 27       	eor	r24, r24
    1d08:	82 2b       	or	r24, r18
    1d0a:	93 2b       	or	r25, r19
    1d0c:	ea 81       	ldd	r30, Y+2	; 0x02
    1d0e:	fb 81       	ldd	r31, Y+3	; 0x03
    1d10:	91 83       	std	Z+1, r25	; 0x01
    1d12:	80 83       	st	Z, r24
#else
#error "ADC_Adjustment has a wrong selection"
#endif
	return Local_enuErrorState ;
    1d14:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d16:	0f 90       	pop	r0
    1d18:	0f 90       	pop	r0
    1d1a:	0f 90       	pop	r0
    1d1c:	cf 91       	pop	r28
    1d1e:	df 91       	pop	r29
    1d20:	08 95       	ret

00001d22 <ADC_enuEnableTriggerMode>:

ES_t ADC_enuEnableTriggerMode(u8 Copy_u8TriggerSource){
    1d22:	df 93       	push	r29
    1d24:	cf 93       	push	r28
    1d26:	00 d0       	rcall	.+0      	; 0x1d28 <ADC_enuEnableTriggerMode+0x6>
    1d28:	00 d0       	rcall	.+0      	; 0x1d2a <ADC_enuEnableTriggerMode+0x8>
    1d2a:	cd b7       	in	r28, 0x3d	; 61
    1d2c:	de b7       	in	r29, 0x3e	; 62
    1d2e:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState =ES_NOK;
    1d30:	19 82       	std	Y+1, r1	; 0x01

	ADCSRA&=~(MASK_BIT<<BIT5); //Clear bit
    1d32:	a6 e2       	ldi	r26, 0x26	; 38
    1d34:	b0 e0       	ldi	r27, 0x00	; 0
    1d36:	e6 e2       	ldi	r30, 0x26	; 38
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	80 81       	ld	r24, Z
    1d3c:	8f 7d       	andi	r24, 0xDF	; 223
    1d3e:	8c 93       	st	X, r24
	SFIOR &=0x1F; //Mask The last 3bits
    1d40:	a0 e5       	ldi	r26, 0x50	; 80
    1d42:	b0 e0       	ldi	r27, 0x00	; 0
    1d44:	e0 e5       	ldi	r30, 0x50	; 80
    1d46:	f0 e0       	ldi	r31, 0x00	; 0
    1d48:	80 81       	ld	r24, Z
    1d4a:	8f 71       	andi	r24, 0x1F	; 31
    1d4c:	8c 93       	st	X, r24
	switch(Copy_u8TriggerSource){
    1d4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d50:	28 2f       	mov	r18, r24
    1d52:	30 e0       	ldi	r19, 0x00	; 0
    1d54:	3c 83       	std	Y+4, r19	; 0x04
    1d56:	2b 83       	std	Y+3, r18	; 0x03
    1d58:	8b 81       	ldd	r24, Y+3	; 0x03
    1d5a:	9c 81       	ldd	r25, Y+4	; 0x04
    1d5c:	84 30       	cpi	r24, 0x04	; 4
    1d5e:	91 05       	cpc	r25, r1
    1d60:	09 f4       	brne	.+2      	; 0x1d64 <ADC_enuEnableTriggerMode+0x42>
    1d62:	71 c0       	rjmp	.+226    	; 0x1e46 <ADC_enuEnableTriggerMode+0x124>
    1d64:	2b 81       	ldd	r18, Y+3	; 0x03
    1d66:	3c 81       	ldd	r19, Y+4	; 0x04
    1d68:	25 30       	cpi	r18, 0x05	; 5
    1d6a:	31 05       	cpc	r19, r1
    1d6c:	8c f4       	brge	.+34     	; 0x1d90 <ADC_enuEnableTriggerMode+0x6e>
    1d6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d70:	9c 81       	ldd	r25, Y+4	; 0x04
    1d72:	82 30       	cpi	r24, 0x02	; 2
    1d74:	91 05       	cpc	r25, r1
    1d76:	d9 f1       	breq	.+118    	; 0x1dee <ADC_enuEnableTriggerMode+0xcc>
    1d78:	2b 81       	ldd	r18, Y+3	; 0x03
    1d7a:	3c 81       	ldd	r19, Y+4	; 0x04
    1d7c:	23 30       	cpi	r18, 0x03	; 3
    1d7e:	31 05       	cpc	r19, r1
    1d80:	0c f0       	brlt	.+2      	; 0x1d84 <ADC_enuEnableTriggerMode+0x62>
    1d82:	4b c0       	rjmp	.+150    	; 0x1e1a <ADC_enuEnableTriggerMode+0xf8>
    1d84:	8b 81       	ldd	r24, Y+3	; 0x03
    1d86:	9c 81       	ldd	r25, Y+4	; 0x04
    1d88:	81 30       	cpi	r24, 0x01	; 1
    1d8a:	91 05       	cpc	r25, r1
    1d8c:	d1 f0       	breq	.+52     	; 0x1dc2 <ADC_enuEnableTriggerMode+0xa0>
    1d8e:	c9 c0       	rjmp	.+402    	; 0x1f22 <ADC_enuEnableTriggerMode+0x200>
    1d90:	2b 81       	ldd	r18, Y+3	; 0x03
    1d92:	3c 81       	ldd	r19, Y+4	; 0x04
    1d94:	26 30       	cpi	r18, 0x06	; 6
    1d96:	31 05       	cpc	r19, r1
    1d98:	09 f4       	brne	.+2      	; 0x1d9c <ADC_enuEnableTriggerMode+0x7a>
    1d9a:	81 c0       	rjmp	.+258    	; 0x1e9e <ADC_enuEnableTriggerMode+0x17c>
    1d9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d9e:	9c 81       	ldd	r25, Y+4	; 0x04
    1da0:	86 30       	cpi	r24, 0x06	; 6
    1da2:	91 05       	cpc	r25, r1
    1da4:	0c f4       	brge	.+2      	; 0x1da8 <ADC_enuEnableTriggerMode+0x86>
    1da6:	65 c0       	rjmp	.+202    	; 0x1e72 <ADC_enuEnableTriggerMode+0x150>
    1da8:	2b 81       	ldd	r18, Y+3	; 0x03
    1daa:	3c 81       	ldd	r19, Y+4	; 0x04
    1dac:	27 30       	cpi	r18, 0x07	; 7
    1dae:	31 05       	cpc	r19, r1
    1db0:	09 f4       	brne	.+2      	; 0x1db4 <ADC_enuEnableTriggerMode+0x92>
    1db2:	8b c0       	rjmp	.+278    	; 0x1eca <ADC_enuEnableTriggerMode+0x1a8>
    1db4:	8b 81       	ldd	r24, Y+3	; 0x03
    1db6:	9c 81       	ldd	r25, Y+4	; 0x04
    1db8:	88 30       	cpi	r24, 0x08	; 8
    1dba:	91 05       	cpc	r25, r1
    1dbc:	09 f4       	brne	.+2      	; 0x1dc0 <ADC_enuEnableTriggerMode+0x9e>
    1dbe:	9b c0       	rjmp	.+310    	; 0x1ef6 <ADC_enuEnableTriggerMode+0x1d4>
    1dc0:	b0 c0       	rjmp	.+352    	; 0x1f22 <ADC_enuEnableTriggerMode+0x200>
	case FREE_RUNNING_MODE:
		SFIOR&=~(MASK_BIT<<BIT5);
    1dc2:	a0 e5       	ldi	r26, 0x50	; 80
    1dc4:	b0 e0       	ldi	r27, 0x00	; 0
    1dc6:	e0 e5       	ldi	r30, 0x50	; 80
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	8f 7d       	andi	r24, 0xDF	; 223
    1dce:	8c 93       	st	X, r24
		SFIOR&=~(MASK_BIT<<BIT6);
    1dd0:	a0 e5       	ldi	r26, 0x50	; 80
    1dd2:	b0 e0       	ldi	r27, 0x00	; 0
    1dd4:	e0 e5       	ldi	r30, 0x50	; 80
    1dd6:	f0 e0       	ldi	r31, 0x00	; 0
    1dd8:	80 81       	ld	r24, Z
    1dda:	8f 7b       	andi	r24, 0xBF	; 191
    1ddc:	8c 93       	st	X, r24
		SFIOR&=~(MASK_BIT<<BIT7);
    1dde:	a0 e5       	ldi	r26, 0x50	; 80
    1de0:	b0 e0       	ldi	r27, 0x00	; 0
    1de2:	e0 e5       	ldi	r30, 0x50	; 80
    1de4:	f0 e0       	ldi	r31, 0x00	; 0
    1de6:	80 81       	ld	r24, Z
    1de8:	8f 77       	andi	r24, 0x7F	; 127
    1dea:	8c 93       	st	X, r24
    1dec:	9c c0       	rjmp	.+312    	; 0x1f26 <ADC_enuEnableTriggerMode+0x204>
    break;
	case ANALOG_COMPARATOR:
		SFIOR|=(MASK_BIT<<BIT5);
    1dee:	a0 e5       	ldi	r26, 0x50	; 80
    1df0:	b0 e0       	ldi	r27, 0x00	; 0
    1df2:	e0 e5       	ldi	r30, 0x50	; 80
    1df4:	f0 e0       	ldi	r31, 0x00	; 0
    1df6:	80 81       	ld	r24, Z
    1df8:	80 62       	ori	r24, 0x20	; 32
    1dfa:	8c 93       	st	X, r24
		SFIOR&=~(MASK_BIT<<BIT6);
    1dfc:	a0 e5       	ldi	r26, 0x50	; 80
    1dfe:	b0 e0       	ldi	r27, 0x00	; 0
    1e00:	e0 e5       	ldi	r30, 0x50	; 80
    1e02:	f0 e0       	ldi	r31, 0x00	; 0
    1e04:	80 81       	ld	r24, Z
    1e06:	8f 7b       	andi	r24, 0xBF	; 191
    1e08:	8c 93       	st	X, r24
		SFIOR&=~(MASK_BIT<<BIT7);
    1e0a:	a0 e5       	ldi	r26, 0x50	; 80
    1e0c:	b0 e0       	ldi	r27, 0x00	; 0
    1e0e:	e0 e5       	ldi	r30, 0x50	; 80
    1e10:	f0 e0       	ldi	r31, 0x00	; 0
    1e12:	80 81       	ld	r24, Z
    1e14:	8f 77       	andi	r24, 0x7F	; 127
    1e16:	8c 93       	st	X, r24
    1e18:	86 c0       	rjmp	.+268    	; 0x1f26 <ADC_enuEnableTriggerMode+0x204>
    break;
	case EXTI0_TRIG	:
		SFIOR&=~(MASK_BIT<<BIT5);
    1e1a:	a0 e5       	ldi	r26, 0x50	; 80
    1e1c:	b0 e0       	ldi	r27, 0x00	; 0
    1e1e:	e0 e5       	ldi	r30, 0x50	; 80
    1e20:	f0 e0       	ldi	r31, 0x00	; 0
    1e22:	80 81       	ld	r24, Z
    1e24:	8f 7d       	andi	r24, 0xDF	; 223
    1e26:	8c 93       	st	X, r24
		SFIOR|=(MASK_BIT<<BIT6);
    1e28:	a0 e5       	ldi	r26, 0x50	; 80
    1e2a:	b0 e0       	ldi	r27, 0x00	; 0
    1e2c:	e0 e5       	ldi	r30, 0x50	; 80
    1e2e:	f0 e0       	ldi	r31, 0x00	; 0
    1e30:	80 81       	ld	r24, Z
    1e32:	80 64       	ori	r24, 0x40	; 64
    1e34:	8c 93       	st	X, r24
		SFIOR&=~(MASK_BIT<<BIT7);
    1e36:	a0 e5       	ldi	r26, 0x50	; 80
    1e38:	b0 e0       	ldi	r27, 0x00	; 0
    1e3a:	e0 e5       	ldi	r30, 0x50	; 80
    1e3c:	f0 e0       	ldi	r31, 0x00	; 0
    1e3e:	80 81       	ld	r24, Z
    1e40:	8f 77       	andi	r24, 0x7F	; 127
    1e42:	8c 93       	st	X, r24
    1e44:	70 c0       	rjmp	.+224    	; 0x1f26 <ADC_enuEnableTriggerMode+0x204>
	break;
	case TIMER0_COMPARE_MATCH_TRIG:
		SFIOR|=(MASK_BIT<<BIT5);
    1e46:	a0 e5       	ldi	r26, 0x50	; 80
    1e48:	b0 e0       	ldi	r27, 0x00	; 0
    1e4a:	e0 e5       	ldi	r30, 0x50	; 80
    1e4c:	f0 e0       	ldi	r31, 0x00	; 0
    1e4e:	80 81       	ld	r24, Z
    1e50:	80 62       	ori	r24, 0x20	; 32
    1e52:	8c 93       	st	X, r24
		SFIOR|=(MASK_BIT<<BIT6);
    1e54:	a0 e5       	ldi	r26, 0x50	; 80
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	e0 e5       	ldi	r30, 0x50	; 80
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 81       	ld	r24, Z
    1e5e:	80 64       	ori	r24, 0x40	; 64
    1e60:	8c 93       	st	X, r24
		SFIOR&=~(MASK_BIT<<BIT7);
    1e62:	a0 e5       	ldi	r26, 0x50	; 80
    1e64:	b0 e0       	ldi	r27, 0x00	; 0
    1e66:	e0 e5       	ldi	r30, 0x50	; 80
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	80 81       	ld	r24, Z
    1e6c:	8f 77       	andi	r24, 0x7F	; 127
    1e6e:	8c 93       	st	X, r24
    1e70:	5a c0       	rjmp	.+180    	; 0x1f26 <ADC_enuEnableTriggerMode+0x204>
	break;
	case TIMER0_OVERFLOW_TRIG:
		SFIOR&=~(MASK_BIT<<BIT5);
    1e72:	a0 e5       	ldi	r26, 0x50	; 80
    1e74:	b0 e0       	ldi	r27, 0x00	; 0
    1e76:	e0 e5       	ldi	r30, 0x50	; 80
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	80 81       	ld	r24, Z
    1e7c:	8f 7d       	andi	r24, 0xDF	; 223
    1e7e:	8c 93       	st	X, r24
		SFIOR&=~(MASK_BIT<<BIT6);
    1e80:	a0 e5       	ldi	r26, 0x50	; 80
    1e82:	b0 e0       	ldi	r27, 0x00	; 0
    1e84:	e0 e5       	ldi	r30, 0x50	; 80
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	80 81       	ld	r24, Z
    1e8a:	8f 7b       	andi	r24, 0xBF	; 191
    1e8c:	8c 93       	st	X, r24
		SFIOR|=(MASK_BIT<<BIT7);
    1e8e:	a0 e5       	ldi	r26, 0x50	; 80
    1e90:	b0 e0       	ldi	r27, 0x00	; 0
    1e92:	e0 e5       	ldi	r30, 0x50	; 80
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	80 81       	ld	r24, Z
    1e98:	80 68       	ori	r24, 0x80	; 128
    1e9a:	8c 93       	st	X, r24
    1e9c:	44 c0       	rjmp	.+136    	; 0x1f26 <ADC_enuEnableTriggerMode+0x204>
	break;
	case TIMER1_COMPARE_MATCH_TRIG:
		SFIOR|=(MASK_BIT<<BIT5);
    1e9e:	a0 e5       	ldi	r26, 0x50	; 80
    1ea0:	b0 e0       	ldi	r27, 0x00	; 0
    1ea2:	e0 e5       	ldi	r30, 0x50	; 80
    1ea4:	f0 e0       	ldi	r31, 0x00	; 0
    1ea6:	80 81       	ld	r24, Z
    1ea8:	80 62       	ori	r24, 0x20	; 32
    1eaa:	8c 93       	st	X, r24
		SFIOR&=~(MASK_BIT<<BIT6);
    1eac:	a0 e5       	ldi	r26, 0x50	; 80
    1eae:	b0 e0       	ldi	r27, 0x00	; 0
    1eb0:	e0 e5       	ldi	r30, 0x50	; 80
    1eb2:	f0 e0       	ldi	r31, 0x00	; 0
    1eb4:	80 81       	ld	r24, Z
    1eb6:	8f 7b       	andi	r24, 0xBF	; 191
    1eb8:	8c 93       	st	X, r24
		SFIOR|=(MASK_BIT<<BIT7);
    1eba:	a0 e5       	ldi	r26, 0x50	; 80
    1ebc:	b0 e0       	ldi	r27, 0x00	; 0
    1ebe:	e0 e5       	ldi	r30, 0x50	; 80
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	80 81       	ld	r24, Z
    1ec4:	80 68       	ori	r24, 0x80	; 128
    1ec6:	8c 93       	st	X, r24
    1ec8:	2e c0       	rjmp	.+92     	; 0x1f26 <ADC_enuEnableTriggerMode+0x204>
	break;
	case TIMER1_OVERFLOW_TRIG	:
		SFIOR&=~(MASK_BIT<<BIT5);
    1eca:	a0 e5       	ldi	r26, 0x50	; 80
    1ecc:	b0 e0       	ldi	r27, 0x00	; 0
    1ece:	e0 e5       	ldi	r30, 0x50	; 80
    1ed0:	f0 e0       	ldi	r31, 0x00	; 0
    1ed2:	80 81       	ld	r24, Z
    1ed4:	8f 7d       	andi	r24, 0xDF	; 223
    1ed6:	8c 93       	st	X, r24
		SFIOR|=(MASK_BIT<<BIT6);
    1ed8:	a0 e5       	ldi	r26, 0x50	; 80
    1eda:	b0 e0       	ldi	r27, 0x00	; 0
    1edc:	e0 e5       	ldi	r30, 0x50	; 80
    1ede:	f0 e0       	ldi	r31, 0x00	; 0
    1ee0:	80 81       	ld	r24, Z
    1ee2:	80 64       	ori	r24, 0x40	; 64
    1ee4:	8c 93       	st	X, r24
		SFIOR|=(MASK_BIT<<BIT7);
    1ee6:	a0 e5       	ldi	r26, 0x50	; 80
    1ee8:	b0 e0       	ldi	r27, 0x00	; 0
    1eea:	e0 e5       	ldi	r30, 0x50	; 80
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	80 81       	ld	r24, Z
    1ef0:	80 68       	ori	r24, 0x80	; 128
    1ef2:	8c 93       	st	X, r24
    1ef4:	18 c0       	rjmp	.+48     	; 0x1f26 <ADC_enuEnableTriggerMode+0x204>
	break;
	case TIMER1_CAPUTRE_TRIG	:
		SFIOR|=(MASK_BIT<<BIT5);
    1ef6:	a0 e5       	ldi	r26, 0x50	; 80
    1ef8:	b0 e0       	ldi	r27, 0x00	; 0
    1efa:	e0 e5       	ldi	r30, 0x50	; 80
    1efc:	f0 e0       	ldi	r31, 0x00	; 0
    1efe:	80 81       	ld	r24, Z
    1f00:	80 62       	ori	r24, 0x20	; 32
    1f02:	8c 93       	st	X, r24
		SFIOR|=(MASK_BIT<<BIT6);
    1f04:	a0 e5       	ldi	r26, 0x50	; 80
    1f06:	b0 e0       	ldi	r27, 0x00	; 0
    1f08:	e0 e5       	ldi	r30, 0x50	; 80
    1f0a:	f0 e0       	ldi	r31, 0x00	; 0
    1f0c:	80 81       	ld	r24, Z
    1f0e:	80 64       	ori	r24, 0x40	; 64
    1f10:	8c 93       	st	X, r24
		SFIOR|=(MASK_BIT<<BIT7);
    1f12:	a0 e5       	ldi	r26, 0x50	; 80
    1f14:	b0 e0       	ldi	r27, 0x00	; 0
    1f16:	e0 e5       	ldi	r30, 0x50	; 80
    1f18:	f0 e0       	ldi	r31, 0x00	; 0
    1f1a:	80 81       	ld	r24, Z
    1f1c:	80 68       	ori	r24, 0x80	; 128
    1f1e:	8c 93       	st	X, r24
    1f20:	02 c0       	rjmp	.+4      	; 0x1f26 <ADC_enuEnableTriggerMode+0x204>
	break;
	default:
	Local_enuErrorState = ES_OUT_OF_RANGE;
    1f22:	83 e0       	ldi	r24, 0x03	; 3
    1f24:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	ADCSRA |= (MASK_BIT << BIT5);                  //set bit for enable trigger
    1f26:	a6 e2       	ldi	r26, 0x26	; 38
    1f28:	b0 e0       	ldi	r27, 0x00	; 0
    1f2a:	e6 e2       	ldi	r30, 0x26	; 38
    1f2c:	f0 e0       	ldi	r31, 0x00	; 0
    1f2e:	80 81       	ld	r24, Z
    1f30:	80 62       	ori	r24, 0x20	; 32
    1f32:	8c 93       	st	X, r24

	return Local_enuErrorState ;
    1f34:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f36:	0f 90       	pop	r0
    1f38:	0f 90       	pop	r0
    1f3a:	0f 90       	pop	r0
    1f3c:	0f 90       	pop	r0
    1f3e:	cf 91       	pop	r28
    1f40:	df 91       	pop	r29
    1f42:	08 95       	ret

00001f44 <ADC_enuDisableTriggerMode>:
ES_t ADC_enuDisableTriggerMode(void){
    1f44:	df 93       	push	r29
    1f46:	cf 93       	push	r28
    1f48:	0f 92       	push	r0
    1f4a:	cd b7       	in	r28, 0x3d	; 61
    1f4c:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState =ES_NOK;
    1f4e:	19 82       	std	Y+1, r1	; 0x01
	ADCSRA&=~(MASK_BIT<<BIT5); //Clear bit
    1f50:	a6 e2       	ldi	r26, 0x26	; 38
    1f52:	b0 e0       	ldi	r27, 0x00	; 0
    1f54:	e6 e2       	ldi	r30, 0x26	; 38
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	80 81       	ld	r24, Z
    1f5a:	8f 7d       	andi	r24, 0xDF	; 223
    1f5c:	8c 93       	st	X, r24
	return Local_enuErrorState ;
    1f5e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f60:	0f 90       	pop	r0
    1f62:	cf 91       	pop	r28
    1f64:	df 91       	pop	r29
    1f66:	08 95       	ret

00001f68 <ADC_enuEnableInterruptrMode>:
ES_t ADC_enuEnableInterruptrMode(void){
    1f68:	df 93       	push	r29
    1f6a:	cf 93       	push	r28
    1f6c:	0f 92       	push	r0
    1f6e:	cd b7       	in	r28, 0x3d	; 61
    1f70:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState =ES_NOK;
    1f72:	19 82       	std	Y+1, r1	; 0x01
	ADCSRA |= (MASK_BIT <<BIT3);
    1f74:	a6 e2       	ldi	r26, 0x26	; 38
    1f76:	b0 e0       	ldi	r27, 0x00	; 0
    1f78:	e6 e2       	ldi	r30, 0x26	; 38
    1f7a:	f0 e0       	ldi	r31, 0x00	; 0
    1f7c:	80 81       	ld	r24, Z
    1f7e:	88 60       	ori	r24, 0x08	; 8
    1f80:	8c 93       	st	X, r24

	return Local_enuErrorState ;
    1f82:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f84:	0f 90       	pop	r0
    1f86:	cf 91       	pop	r28
    1f88:	df 91       	pop	r29
    1f8a:	08 95       	ret

00001f8c <ADC_enuDisableInterruptrMode>:
ES_t ADC_enuDisableInterruptrMode(void){
    1f8c:	df 93       	push	r29
    1f8e:	cf 93       	push	r28
    1f90:	0f 92       	push	r0
    1f92:	cd b7       	in	r28, 0x3d	; 61
    1f94:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState =ES_NOK;
    1f96:	19 82       	std	Y+1, r1	; 0x01
	ADCSRA &= ~(MASK_BIT << BIT3);
    1f98:	a6 e2       	ldi	r26, 0x26	; 38
    1f9a:	b0 e0       	ldi	r27, 0x00	; 0
    1f9c:	e6 e2       	ldi	r30, 0x26	; 38
    1f9e:	f0 e0       	ldi	r31, 0x00	; 0
    1fa0:	80 81       	ld	r24, Z
    1fa2:	87 7f       	andi	r24, 0xF7	; 247
    1fa4:	8c 93       	st	X, r24

	return Local_enuErrorState ;
    1fa6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fa8:	0f 90       	pop	r0
    1faa:	cf 91       	pop	r28
    1fac:	df 91       	pop	r29
    1fae:	08 95       	ret

00001fb0 <ADC_enuCallBack>:
ES_t ADC_enuCallBack(volatile void(*Copy_pfunAppFun)(void*),volatile void*Copy_pviAppParameter)
{
    1fb0:	df 93       	push	r29
    1fb2:	cf 93       	push	r28
    1fb4:	00 d0       	rcall	.+0      	; 0x1fb6 <ADC_enuCallBack+0x6>
    1fb6:	00 d0       	rcall	.+0      	; 0x1fb8 <ADC_enuCallBack+0x8>
    1fb8:	0f 92       	push	r0
    1fba:	cd b7       	in	r28, 0x3d	; 61
    1fbc:	de b7       	in	r29, 0x3e	; 62
    1fbe:	9b 83       	std	Y+3, r25	; 0x03
    1fc0:	8a 83       	std	Y+2, r24	; 0x02
    1fc2:	7d 83       	std	Y+5, r23	; 0x05
    1fc4:	6c 83       	std	Y+4, r22	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    1fc6:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_pfunAppFun != NULL)
    1fc8:	8a 81       	ldd	r24, Y+2	; 0x02
    1fca:	9b 81       	ldd	r25, Y+3	; 0x03
    1fcc:	00 97       	sbiw	r24, 0x00	; 0
    1fce:	69 f0       	breq	.+26     	; 0x1fea <ADC_enuCallBack+0x3a>
	{
		ADC_PFuncISRFunc = Copy_pfunAppFun;
    1fd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd2:	9b 81       	ldd	r25, Y+3	; 0x03
    1fd4:	90 93 7b 00 	sts	0x007B, r25
    1fd8:	80 93 7a 00 	sts	0x007A, r24
		ADC_PvidISRParameter = Copy_pviAppParameter;
    1fdc:	8c 81       	ldd	r24, Y+4	; 0x04
    1fde:	9d 81       	ldd	r25, Y+5	; 0x05
    1fe0:	90 93 7d 00 	sts	0x007D, r25
    1fe4:	80 93 7c 00 	sts	0x007C, r24
    1fe8:	02 c0       	rjmp	.+4      	; 0x1fee <ADC_enuCallBack+0x3e>
	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER;
    1fea:	82 e0       	ldi	r24, 0x02	; 2
    1fec:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    1fee:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ff0:	0f 90       	pop	r0
    1ff2:	0f 90       	pop	r0
    1ff4:	0f 90       	pop	r0
    1ff6:	0f 90       	pop	r0
    1ff8:	0f 90       	pop	r0
    1ffa:	cf 91       	pop	r28
    1ffc:	df 91       	pop	r29
    1ffe:	08 95       	ret

00002000 <__vector_16>:

ISR(VECT_ADC)
{
    2000:	1f 92       	push	r1
    2002:	0f 92       	push	r0
    2004:	0f b6       	in	r0, 0x3f	; 63
    2006:	0f 92       	push	r0
    2008:	11 24       	eor	r1, r1
    200a:	2f 93       	push	r18
    200c:	3f 93       	push	r19
    200e:	4f 93       	push	r20
    2010:	5f 93       	push	r21
    2012:	6f 93       	push	r22
    2014:	7f 93       	push	r23
    2016:	8f 93       	push	r24
    2018:	9f 93       	push	r25
    201a:	af 93       	push	r26
    201c:	bf 93       	push	r27
    201e:	ef 93       	push	r30
    2020:	ff 93       	push	r31
    2022:	df 93       	push	r29
    2024:	cf 93       	push	r28
    2026:	cd b7       	in	r28, 0x3d	; 61
    2028:	de b7       	in	r29, 0x3e	; 62

	if(ADC_PFuncISRFunc != NULL)
    202a:	80 91 7a 00 	lds	r24, 0x007A
    202e:	90 91 7b 00 	lds	r25, 0x007B
    2032:	00 97       	sbiw	r24, 0x00	; 0
    2034:	49 f0       	breq	.+18     	; 0x2048 <__vector_16+0x48>
	{
		ADC_PFuncISRFunc(ADC_PvidISRParameter);
    2036:	e0 91 7a 00 	lds	r30, 0x007A
    203a:	f0 91 7b 00 	lds	r31, 0x007B
    203e:	80 91 7c 00 	lds	r24, 0x007C
    2042:	90 91 7d 00 	lds	r25, 0x007D
    2046:	09 95       	icall
	}
}
    2048:	cf 91       	pop	r28
    204a:	df 91       	pop	r29
    204c:	ff 91       	pop	r31
    204e:	ef 91       	pop	r30
    2050:	bf 91       	pop	r27
    2052:	af 91       	pop	r26
    2054:	9f 91       	pop	r25
    2056:	8f 91       	pop	r24
    2058:	7f 91       	pop	r23
    205a:	6f 91       	pop	r22
    205c:	5f 91       	pop	r21
    205e:	4f 91       	pop	r20
    2060:	3f 91       	pop	r19
    2062:	2f 91       	pop	r18
    2064:	0f 90       	pop	r0
    2066:	0f be       	out	0x3f, r0	; 63
    2068:	0f 90       	pop	r0
    206a:	1f 90       	pop	r1
    206c:	18 95       	reti

0000206e <LCD_enuInit>:
#include "LCD_config.h"
#include "LCD_priv.h"

#include "util/delay.h"
ES_t LCD_enuInit(void)
{
    206e:	df 93       	push	r29
    2070:	cf 93       	push	r28
    2072:	cd b7       	in	r28, 0x3d	; 61
    2074:	de b7       	in	r29, 0x3e	; 62
    2076:	e9 97       	sbiw	r28, 0x39	; 57
    2078:	0f b6       	in	r0, 0x3f	; 63
    207a:	f8 94       	cli
    207c:	de bf       	out	0x3e, r29	; 62
    207e:	0f be       	out	0x3f, r0	; 63
    2080:	cd bf       	out	0x3d, r28	; 61
	ES_t Local_enuErrorState = ES_NOK;
    2082:	19 ae       	std	Y+57, r1	; 0x39
    2084:	80 e0       	ldi	r24, 0x00	; 0
    2086:	90 e0       	ldi	r25, 0x00	; 0
    2088:	a0 ef       	ldi	r26, 0xF0	; 240
    208a:	b1 e4       	ldi	r27, 0x41	; 65
    208c:	8d ab       	std	Y+53, r24	; 0x35
    208e:	9e ab       	std	Y+54, r25	; 0x36
    2090:	af ab       	std	Y+55, r26	; 0x37
    2092:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2094:	6d a9       	ldd	r22, Y+53	; 0x35
    2096:	7e a9       	ldd	r23, Y+54	; 0x36
    2098:	8f a9       	ldd	r24, Y+55	; 0x37
    209a:	98 ad       	ldd	r25, Y+56	; 0x38
    209c:	20 e0       	ldi	r18, 0x00	; 0
    209e:	30 e0       	ldi	r19, 0x00	; 0
    20a0:	4a e7       	ldi	r20, 0x7A	; 122
    20a2:	53 e4       	ldi	r21, 0x43	; 67
    20a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20a8:	dc 01       	movw	r26, r24
    20aa:	cb 01       	movw	r24, r22
    20ac:	89 ab       	std	Y+49, r24	; 0x31
    20ae:	9a ab       	std	Y+50, r25	; 0x32
    20b0:	ab ab       	std	Y+51, r26	; 0x33
    20b2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    20b4:	69 a9       	ldd	r22, Y+49	; 0x31
    20b6:	7a a9       	ldd	r23, Y+50	; 0x32
    20b8:	8b a9       	ldd	r24, Y+51	; 0x33
    20ba:	9c a9       	ldd	r25, Y+52	; 0x34
    20bc:	20 e0       	ldi	r18, 0x00	; 0
    20be:	30 e0       	ldi	r19, 0x00	; 0
    20c0:	40 e8       	ldi	r20, 0x80	; 128
    20c2:	5f e3       	ldi	r21, 0x3F	; 63
    20c4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    20c8:	88 23       	and	r24, r24
    20ca:	2c f4       	brge	.+10     	; 0x20d6 <LCD_enuInit+0x68>
		__ticks = 1;
    20cc:	81 e0       	ldi	r24, 0x01	; 1
    20ce:	90 e0       	ldi	r25, 0x00	; 0
    20d0:	98 ab       	std	Y+48, r25	; 0x30
    20d2:	8f a7       	std	Y+47, r24	; 0x2f
    20d4:	3f c0       	rjmp	.+126    	; 0x2154 <LCD_enuInit+0xe6>
	else if (__tmp > 65535)
    20d6:	69 a9       	ldd	r22, Y+49	; 0x31
    20d8:	7a a9       	ldd	r23, Y+50	; 0x32
    20da:	8b a9       	ldd	r24, Y+51	; 0x33
    20dc:	9c a9       	ldd	r25, Y+52	; 0x34
    20de:	20 e0       	ldi	r18, 0x00	; 0
    20e0:	3f ef       	ldi	r19, 0xFF	; 255
    20e2:	4f e7       	ldi	r20, 0x7F	; 127
    20e4:	57 e4       	ldi	r21, 0x47	; 71
    20e6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    20ea:	18 16       	cp	r1, r24
    20ec:	4c f5       	brge	.+82     	; 0x2140 <LCD_enuInit+0xd2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20ee:	6d a9       	ldd	r22, Y+53	; 0x35
    20f0:	7e a9       	ldd	r23, Y+54	; 0x36
    20f2:	8f a9       	ldd	r24, Y+55	; 0x37
    20f4:	98 ad       	ldd	r25, Y+56	; 0x38
    20f6:	20 e0       	ldi	r18, 0x00	; 0
    20f8:	30 e0       	ldi	r19, 0x00	; 0
    20fa:	40 e2       	ldi	r20, 0x20	; 32
    20fc:	51 e4       	ldi	r21, 0x41	; 65
    20fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2102:	dc 01       	movw	r26, r24
    2104:	cb 01       	movw	r24, r22
    2106:	bc 01       	movw	r22, r24
    2108:	cd 01       	movw	r24, r26
    210a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    210e:	dc 01       	movw	r26, r24
    2110:	cb 01       	movw	r24, r22
    2112:	98 ab       	std	Y+48, r25	; 0x30
    2114:	8f a7       	std	Y+47, r24	; 0x2f
    2116:	0f c0       	rjmp	.+30     	; 0x2136 <LCD_enuInit+0xc8>
    2118:	89 e1       	ldi	r24, 0x19	; 25
    211a:	90 e0       	ldi	r25, 0x00	; 0
    211c:	9e a7       	std	Y+46, r25	; 0x2e
    211e:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2120:	8d a5       	ldd	r24, Y+45	; 0x2d
    2122:	9e a5       	ldd	r25, Y+46	; 0x2e
    2124:	01 97       	sbiw	r24, 0x01	; 1
    2126:	f1 f7       	brne	.-4      	; 0x2124 <LCD_enuInit+0xb6>
    2128:	9e a7       	std	Y+46, r25	; 0x2e
    212a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    212c:	8f a5       	ldd	r24, Y+47	; 0x2f
    212e:	98 a9       	ldd	r25, Y+48	; 0x30
    2130:	01 97       	sbiw	r24, 0x01	; 1
    2132:	98 ab       	std	Y+48, r25	; 0x30
    2134:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2136:	8f a5       	ldd	r24, Y+47	; 0x2f
    2138:	98 a9       	ldd	r25, Y+48	; 0x30
    213a:	00 97       	sbiw	r24, 0x00	; 0
    213c:	69 f7       	brne	.-38     	; 0x2118 <LCD_enuInit+0xaa>
    213e:	14 c0       	rjmp	.+40     	; 0x2168 <LCD_enuInit+0xfa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2140:	69 a9       	ldd	r22, Y+49	; 0x31
    2142:	7a a9       	ldd	r23, Y+50	; 0x32
    2144:	8b a9       	ldd	r24, Y+51	; 0x33
    2146:	9c a9       	ldd	r25, Y+52	; 0x34
    2148:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    214c:	dc 01       	movw	r26, r24
    214e:	cb 01       	movw	r24, r22
    2150:	98 ab       	std	Y+48, r25	; 0x30
    2152:	8f a7       	std	Y+47, r24	; 0x2f
    2154:	8f a5       	ldd	r24, Y+47	; 0x2f
    2156:	98 a9       	ldd	r25, Y+48	; 0x30
    2158:	9c a7       	std	Y+44, r25	; 0x2c
    215a:	8b a7       	std	Y+43, r24	; 0x2b
    215c:	8b a5       	ldd	r24, Y+43	; 0x2b
    215e:	9c a5       	ldd	r25, Y+44	; 0x2c
    2160:	01 97       	sbiw	r24, 0x01	; 1
    2162:	f1 f7       	brne	.-4      	; 0x2160 <LCD_enuInit+0xf2>
    2164:	9c a7       	std	Y+44, r25	; 0x2c
    2166:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(30);
/*set direction for control pins "Output"*/
DIO_enuSetPinDirection(RS_PORT,RS_PIN,DIO_u8OUTPUT);
    2168:	81 e0       	ldi	r24, 0x01	; 1
    216a:	60 e0       	ldi	r22, 0x00	; 0
    216c:	41 e0       	ldi	r20, 0x01	; 1
    216e:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
DIO_enuSetPinDirection(RW_PORT,RW_PIN,DIO_u8OUTPUT);
    2172:	81 e0       	ldi	r24, 0x01	; 1
    2174:	61 e0       	ldi	r22, 0x01	; 1
    2176:	41 e0       	ldi	r20, 0x01	; 1
    2178:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
DIO_enuSetPinDirection(EN_PORT,EN_PIN,DIO_u8OUTPUT);
    217c:	81 e0       	ldi	r24, 0x01	; 1
    217e:	62 e0       	ldi	r22, 0x02	; 2
    2180:	41 e0       	ldi	r20, 0x01	; 1
    2182:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
/*set direction for Data pins "Output"*/
DIO_enuSetPinDirection(D7_PORT,D7_PIN,DIO_u8OUTPUT);
    2186:	82 e0       	ldi	r24, 0x02	; 2
    2188:	60 e0       	ldi	r22, 0x00	; 0
    218a:	41 e0       	ldi	r20, 0x01	; 1
    218c:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
DIO_enuSetPinDirection(D6_PORT,D6_PIN,DIO_u8OUTPUT);
    2190:	82 e0       	ldi	r24, 0x02	; 2
    2192:	61 e0       	ldi	r22, 0x01	; 1
    2194:	41 e0       	ldi	r20, 0x01	; 1
    2196:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
DIO_enuSetPinDirection(D5_PORT,D5_PIN,DIO_u8OUTPUT);
    219a:	82 e0       	ldi	r24, 0x02	; 2
    219c:	62 e0       	ldi	r22, 0x02	; 2
    219e:	41 e0       	ldi	r20, 0x01	; 1
    21a0:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
DIO_enuSetPinDirection(D4_PORT,D4_PIN,DIO_u8OUTPUT);
    21a4:	82 e0       	ldi	r24, 0x02	; 2
    21a6:	63 e0       	ldi	r22, 0x03	; 3
    21a8:	41 e0       	ldi	r20, 0x01	; 1
    21aa:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>

#if LCD_MODE == EIGHT_BIT
DIO_enuSetPinDirection(D3_PORT,D3_PIN,DIO_u8OUTPUT);
    21ae:	82 e0       	ldi	r24, 0x02	; 2
    21b0:	64 e0       	ldi	r22, 0x04	; 4
    21b2:	41 e0       	ldi	r20, 0x01	; 1
    21b4:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
DIO_enuSetPinDirection(D2_PORT,D2_PIN,DIO_u8OUTPUT);
    21b8:	82 e0       	ldi	r24, 0x02	; 2
    21ba:	65 e0       	ldi	r22, 0x05	; 5
    21bc:	41 e0       	ldi	r20, 0x01	; 1
    21be:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
DIO_enuSetPinDirection(D1_PORT,D1_PIN,DIO_u8OUTPUT);
    21c2:	82 e0       	ldi	r24, 0x02	; 2
    21c4:	66 e0       	ldi	r22, 0x06	; 6
    21c6:	41 e0       	ldi	r20, 0x01	; 1
    21c8:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
DIO_enuSetPinDirection(D0_PORT,D0_PIN,DIO_u8OUTPUT);
    21cc:	82 e0       	ldi	r24, 0x02	; 2
    21ce:	67 e0       	ldi	r22, 0x07	; 7
    21d0:	41 e0       	ldi	r20, 0x01	; 1
    21d2:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>

/*Function Set for 8 mode*/
LCD_invidSendCommand(FUN_SET_EIGHT);
    21d6:	88 e3       	ldi	r24, 0x38	; 56
    21d8:	0e 94 77 13 	call	0x26ee	; 0x26ee <LCD_invidSendCommand>
    21dc:	80 e0       	ldi	r24, 0x00	; 0
    21de:	90 e0       	ldi	r25, 0x00	; 0
    21e0:	a0 e8       	ldi	r26, 0x80	; 128
    21e2:	bf e3       	ldi	r27, 0x3F	; 63
    21e4:	8f a3       	std	Y+39, r24	; 0x27
    21e6:	98 a7       	std	Y+40, r25	; 0x28
    21e8:	a9 a7       	std	Y+41, r26	; 0x29
    21ea:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21ec:	6f a1       	ldd	r22, Y+39	; 0x27
    21ee:	78 a5       	ldd	r23, Y+40	; 0x28
    21f0:	89 a5       	ldd	r24, Y+41	; 0x29
    21f2:	9a a5       	ldd	r25, Y+42	; 0x2a
    21f4:	20 e0       	ldi	r18, 0x00	; 0
    21f6:	30 e0       	ldi	r19, 0x00	; 0
    21f8:	4a e7       	ldi	r20, 0x7A	; 122
    21fa:	53 e4       	ldi	r21, 0x43	; 67
    21fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2200:	dc 01       	movw	r26, r24
    2202:	cb 01       	movw	r24, r22
    2204:	8b a3       	std	Y+35, r24	; 0x23
    2206:	9c a3       	std	Y+36, r25	; 0x24
    2208:	ad a3       	std	Y+37, r26	; 0x25
    220a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    220c:	6b a1       	ldd	r22, Y+35	; 0x23
    220e:	7c a1       	ldd	r23, Y+36	; 0x24
    2210:	8d a1       	ldd	r24, Y+37	; 0x25
    2212:	9e a1       	ldd	r25, Y+38	; 0x26
    2214:	20 e0       	ldi	r18, 0x00	; 0
    2216:	30 e0       	ldi	r19, 0x00	; 0
    2218:	40 e8       	ldi	r20, 0x80	; 128
    221a:	5f e3       	ldi	r21, 0x3F	; 63
    221c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2220:	88 23       	and	r24, r24
    2222:	2c f4       	brge	.+10     	; 0x222e <LCD_enuInit+0x1c0>
		__ticks = 1;
    2224:	81 e0       	ldi	r24, 0x01	; 1
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	9a a3       	std	Y+34, r25	; 0x22
    222a:	89 a3       	std	Y+33, r24	; 0x21
    222c:	3f c0       	rjmp	.+126    	; 0x22ac <LCD_enuInit+0x23e>
	else if (__tmp > 65535)
    222e:	6b a1       	ldd	r22, Y+35	; 0x23
    2230:	7c a1       	ldd	r23, Y+36	; 0x24
    2232:	8d a1       	ldd	r24, Y+37	; 0x25
    2234:	9e a1       	ldd	r25, Y+38	; 0x26
    2236:	20 e0       	ldi	r18, 0x00	; 0
    2238:	3f ef       	ldi	r19, 0xFF	; 255
    223a:	4f e7       	ldi	r20, 0x7F	; 127
    223c:	57 e4       	ldi	r21, 0x47	; 71
    223e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2242:	18 16       	cp	r1, r24
    2244:	4c f5       	brge	.+82     	; 0x2298 <LCD_enuInit+0x22a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2246:	6f a1       	ldd	r22, Y+39	; 0x27
    2248:	78 a5       	ldd	r23, Y+40	; 0x28
    224a:	89 a5       	ldd	r24, Y+41	; 0x29
    224c:	9a a5       	ldd	r25, Y+42	; 0x2a
    224e:	20 e0       	ldi	r18, 0x00	; 0
    2250:	30 e0       	ldi	r19, 0x00	; 0
    2252:	40 e2       	ldi	r20, 0x20	; 32
    2254:	51 e4       	ldi	r21, 0x41	; 65
    2256:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    225a:	dc 01       	movw	r26, r24
    225c:	cb 01       	movw	r24, r22
    225e:	bc 01       	movw	r22, r24
    2260:	cd 01       	movw	r24, r26
    2262:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2266:	dc 01       	movw	r26, r24
    2268:	cb 01       	movw	r24, r22
    226a:	9a a3       	std	Y+34, r25	; 0x22
    226c:	89 a3       	std	Y+33, r24	; 0x21
    226e:	0f c0       	rjmp	.+30     	; 0x228e <LCD_enuInit+0x220>
    2270:	89 e1       	ldi	r24, 0x19	; 25
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	98 a3       	std	Y+32, r25	; 0x20
    2276:	8f 8f       	std	Y+31, r24	; 0x1f
    2278:	8f 8d       	ldd	r24, Y+31	; 0x1f
    227a:	98 a1       	ldd	r25, Y+32	; 0x20
    227c:	01 97       	sbiw	r24, 0x01	; 1
    227e:	f1 f7       	brne	.-4      	; 0x227c <LCD_enuInit+0x20e>
    2280:	98 a3       	std	Y+32, r25	; 0x20
    2282:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2284:	89 a1       	ldd	r24, Y+33	; 0x21
    2286:	9a a1       	ldd	r25, Y+34	; 0x22
    2288:	01 97       	sbiw	r24, 0x01	; 1
    228a:	9a a3       	std	Y+34, r25	; 0x22
    228c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    228e:	89 a1       	ldd	r24, Y+33	; 0x21
    2290:	9a a1       	ldd	r25, Y+34	; 0x22
    2292:	00 97       	sbiw	r24, 0x00	; 0
    2294:	69 f7       	brne	.-38     	; 0x2270 <LCD_enuInit+0x202>
    2296:	14 c0       	rjmp	.+40     	; 0x22c0 <LCD_enuInit+0x252>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2298:	6b a1       	ldd	r22, Y+35	; 0x23
    229a:	7c a1       	ldd	r23, Y+36	; 0x24
    229c:	8d a1       	ldd	r24, Y+37	; 0x25
    229e:	9e a1       	ldd	r25, Y+38	; 0x26
    22a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22a4:	dc 01       	movw	r26, r24
    22a6:	cb 01       	movw	r24, r22
    22a8:	9a a3       	std	Y+34, r25	; 0x22
    22aa:	89 a3       	std	Y+33, r24	; 0x21
    22ac:	89 a1       	ldd	r24, Y+33	; 0x21
    22ae:	9a a1       	ldd	r25, Y+34	; 0x22
    22b0:	9e 8f       	std	Y+30, r25	; 0x1e
    22b2:	8d 8f       	std	Y+29, r24	; 0x1d
    22b4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    22b6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    22b8:	01 97       	sbiw	r24, 0x01	; 1
    22ba:	f1 f7       	brne	.-4      	; 0x22b8 <LCD_enuInit+0x24a>
    22bc:	9e 8f       	std	Y+30, r25	; 0x1e
    22be:	8d 8f       	std	Y+29, r24	; 0x1d
LCD_invidSendCommend(FUN_SET_FOUR);
#else
#error "LCD_MODE has a wrong selection"
#endif
   _delay_ms(1);
	LCD_invidSendCommand(DISPLAY_ON); //display on and cursor and blink
    22c0:	8f e0       	ldi	r24, 0x0F	; 15
    22c2:	0e 94 77 13 	call	0x26ee	; 0x26ee <LCD_invidSendCommand>
    22c6:	80 e0       	ldi	r24, 0x00	; 0
    22c8:	90 e0       	ldi	r25, 0x00	; 0
    22ca:	a0 e8       	ldi	r26, 0x80	; 128
    22cc:	bf e3       	ldi	r27, 0x3F	; 63
    22ce:	89 8f       	std	Y+25, r24	; 0x19
    22d0:	9a 8f       	std	Y+26, r25	; 0x1a
    22d2:	ab 8f       	std	Y+27, r26	; 0x1b
    22d4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22d6:	69 8d       	ldd	r22, Y+25	; 0x19
    22d8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    22da:	8b 8d       	ldd	r24, Y+27	; 0x1b
    22dc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    22de:	20 e0       	ldi	r18, 0x00	; 0
    22e0:	30 e0       	ldi	r19, 0x00	; 0
    22e2:	4a e7       	ldi	r20, 0x7A	; 122
    22e4:	53 e4       	ldi	r21, 0x43	; 67
    22e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22ea:	dc 01       	movw	r26, r24
    22ec:	cb 01       	movw	r24, r22
    22ee:	8d 8b       	std	Y+21, r24	; 0x15
    22f0:	9e 8b       	std	Y+22, r25	; 0x16
    22f2:	af 8b       	std	Y+23, r26	; 0x17
    22f4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    22f6:	6d 89       	ldd	r22, Y+21	; 0x15
    22f8:	7e 89       	ldd	r23, Y+22	; 0x16
    22fa:	8f 89       	ldd	r24, Y+23	; 0x17
    22fc:	98 8d       	ldd	r25, Y+24	; 0x18
    22fe:	20 e0       	ldi	r18, 0x00	; 0
    2300:	30 e0       	ldi	r19, 0x00	; 0
    2302:	40 e8       	ldi	r20, 0x80	; 128
    2304:	5f e3       	ldi	r21, 0x3F	; 63
    2306:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    230a:	88 23       	and	r24, r24
    230c:	2c f4       	brge	.+10     	; 0x2318 <LCD_enuInit+0x2aa>
		__ticks = 1;
    230e:	81 e0       	ldi	r24, 0x01	; 1
    2310:	90 e0       	ldi	r25, 0x00	; 0
    2312:	9c 8b       	std	Y+20, r25	; 0x14
    2314:	8b 8b       	std	Y+19, r24	; 0x13
    2316:	3f c0       	rjmp	.+126    	; 0x2396 <LCD_enuInit+0x328>
	else if (__tmp > 65535)
    2318:	6d 89       	ldd	r22, Y+21	; 0x15
    231a:	7e 89       	ldd	r23, Y+22	; 0x16
    231c:	8f 89       	ldd	r24, Y+23	; 0x17
    231e:	98 8d       	ldd	r25, Y+24	; 0x18
    2320:	20 e0       	ldi	r18, 0x00	; 0
    2322:	3f ef       	ldi	r19, 0xFF	; 255
    2324:	4f e7       	ldi	r20, 0x7F	; 127
    2326:	57 e4       	ldi	r21, 0x47	; 71
    2328:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    232c:	18 16       	cp	r1, r24
    232e:	4c f5       	brge	.+82     	; 0x2382 <LCD_enuInit+0x314>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2330:	69 8d       	ldd	r22, Y+25	; 0x19
    2332:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2334:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2336:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2338:	20 e0       	ldi	r18, 0x00	; 0
    233a:	30 e0       	ldi	r19, 0x00	; 0
    233c:	40 e2       	ldi	r20, 0x20	; 32
    233e:	51 e4       	ldi	r21, 0x41	; 65
    2340:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2344:	dc 01       	movw	r26, r24
    2346:	cb 01       	movw	r24, r22
    2348:	bc 01       	movw	r22, r24
    234a:	cd 01       	movw	r24, r26
    234c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2350:	dc 01       	movw	r26, r24
    2352:	cb 01       	movw	r24, r22
    2354:	9c 8b       	std	Y+20, r25	; 0x14
    2356:	8b 8b       	std	Y+19, r24	; 0x13
    2358:	0f c0       	rjmp	.+30     	; 0x2378 <LCD_enuInit+0x30a>
    235a:	89 e1       	ldi	r24, 0x19	; 25
    235c:	90 e0       	ldi	r25, 0x00	; 0
    235e:	9a 8b       	std	Y+18, r25	; 0x12
    2360:	89 8b       	std	Y+17, r24	; 0x11
    2362:	89 89       	ldd	r24, Y+17	; 0x11
    2364:	9a 89       	ldd	r25, Y+18	; 0x12
    2366:	01 97       	sbiw	r24, 0x01	; 1
    2368:	f1 f7       	brne	.-4      	; 0x2366 <LCD_enuInit+0x2f8>
    236a:	9a 8b       	std	Y+18, r25	; 0x12
    236c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    236e:	8b 89       	ldd	r24, Y+19	; 0x13
    2370:	9c 89       	ldd	r25, Y+20	; 0x14
    2372:	01 97       	sbiw	r24, 0x01	; 1
    2374:	9c 8b       	std	Y+20, r25	; 0x14
    2376:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2378:	8b 89       	ldd	r24, Y+19	; 0x13
    237a:	9c 89       	ldd	r25, Y+20	; 0x14
    237c:	00 97       	sbiw	r24, 0x00	; 0
    237e:	69 f7       	brne	.-38     	; 0x235a <LCD_enuInit+0x2ec>
    2380:	14 c0       	rjmp	.+40     	; 0x23aa <LCD_enuInit+0x33c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2382:	6d 89       	ldd	r22, Y+21	; 0x15
    2384:	7e 89       	ldd	r23, Y+22	; 0x16
    2386:	8f 89       	ldd	r24, Y+23	; 0x17
    2388:	98 8d       	ldd	r25, Y+24	; 0x18
    238a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    238e:	dc 01       	movw	r26, r24
    2390:	cb 01       	movw	r24, r22
    2392:	9c 8b       	std	Y+20, r25	; 0x14
    2394:	8b 8b       	std	Y+19, r24	; 0x13
    2396:	8b 89       	ldd	r24, Y+19	; 0x13
    2398:	9c 89       	ldd	r25, Y+20	; 0x14
    239a:	98 8b       	std	Y+16, r25	; 0x10
    239c:	8f 87       	std	Y+15, r24	; 0x0f
    239e:	8f 85       	ldd	r24, Y+15	; 0x0f
    23a0:	98 89       	ldd	r25, Y+16	; 0x10
    23a2:	01 97       	sbiw	r24, 0x01	; 1
    23a4:	f1 f7       	brne	.-4      	; 0x23a2 <LCD_enuInit+0x334>
    23a6:	98 8b       	std	Y+16, r25	; 0x10
    23a8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	LCD_invidSendCommand(DISPLAY_CLEAR);
    23aa:	81 e0       	ldi	r24, 0x01	; 1
    23ac:	0e 94 77 13 	call	0x26ee	; 0x26ee <LCD_invidSendCommand>
    23b0:	80 e0       	ldi	r24, 0x00	; 0
    23b2:	90 e0       	ldi	r25, 0x00	; 0
    23b4:	a0 e0       	ldi	r26, 0x00	; 0
    23b6:	b0 e4       	ldi	r27, 0x40	; 64
    23b8:	8b 87       	std	Y+11, r24	; 0x0b
    23ba:	9c 87       	std	Y+12, r25	; 0x0c
    23bc:	ad 87       	std	Y+13, r26	; 0x0d
    23be:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23c0:	6b 85       	ldd	r22, Y+11	; 0x0b
    23c2:	7c 85       	ldd	r23, Y+12	; 0x0c
    23c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    23c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    23c8:	20 e0       	ldi	r18, 0x00	; 0
    23ca:	30 e0       	ldi	r19, 0x00	; 0
    23cc:	4a e7       	ldi	r20, 0x7A	; 122
    23ce:	53 e4       	ldi	r21, 0x43	; 67
    23d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23d4:	dc 01       	movw	r26, r24
    23d6:	cb 01       	movw	r24, r22
    23d8:	8f 83       	std	Y+7, r24	; 0x07
    23da:	98 87       	std	Y+8, r25	; 0x08
    23dc:	a9 87       	std	Y+9, r26	; 0x09
    23de:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    23e0:	6f 81       	ldd	r22, Y+7	; 0x07
    23e2:	78 85       	ldd	r23, Y+8	; 0x08
    23e4:	89 85       	ldd	r24, Y+9	; 0x09
    23e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    23e8:	20 e0       	ldi	r18, 0x00	; 0
    23ea:	30 e0       	ldi	r19, 0x00	; 0
    23ec:	40 e8       	ldi	r20, 0x80	; 128
    23ee:	5f e3       	ldi	r21, 0x3F	; 63
    23f0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    23f4:	88 23       	and	r24, r24
    23f6:	2c f4       	brge	.+10     	; 0x2402 <LCD_enuInit+0x394>
		__ticks = 1;
    23f8:	81 e0       	ldi	r24, 0x01	; 1
    23fa:	90 e0       	ldi	r25, 0x00	; 0
    23fc:	9e 83       	std	Y+6, r25	; 0x06
    23fe:	8d 83       	std	Y+5, r24	; 0x05
    2400:	3f c0       	rjmp	.+126    	; 0x2480 <LCD_enuInit+0x412>
	else if (__tmp > 65535)
    2402:	6f 81       	ldd	r22, Y+7	; 0x07
    2404:	78 85       	ldd	r23, Y+8	; 0x08
    2406:	89 85       	ldd	r24, Y+9	; 0x09
    2408:	9a 85       	ldd	r25, Y+10	; 0x0a
    240a:	20 e0       	ldi	r18, 0x00	; 0
    240c:	3f ef       	ldi	r19, 0xFF	; 255
    240e:	4f e7       	ldi	r20, 0x7F	; 127
    2410:	57 e4       	ldi	r21, 0x47	; 71
    2412:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2416:	18 16       	cp	r1, r24
    2418:	4c f5       	brge	.+82     	; 0x246c <LCD_enuInit+0x3fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    241a:	6b 85       	ldd	r22, Y+11	; 0x0b
    241c:	7c 85       	ldd	r23, Y+12	; 0x0c
    241e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2420:	9e 85       	ldd	r25, Y+14	; 0x0e
    2422:	20 e0       	ldi	r18, 0x00	; 0
    2424:	30 e0       	ldi	r19, 0x00	; 0
    2426:	40 e2       	ldi	r20, 0x20	; 32
    2428:	51 e4       	ldi	r21, 0x41	; 65
    242a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    242e:	dc 01       	movw	r26, r24
    2430:	cb 01       	movw	r24, r22
    2432:	bc 01       	movw	r22, r24
    2434:	cd 01       	movw	r24, r26
    2436:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    243a:	dc 01       	movw	r26, r24
    243c:	cb 01       	movw	r24, r22
    243e:	9e 83       	std	Y+6, r25	; 0x06
    2440:	8d 83       	std	Y+5, r24	; 0x05
    2442:	0f c0       	rjmp	.+30     	; 0x2462 <LCD_enuInit+0x3f4>
    2444:	89 e1       	ldi	r24, 0x19	; 25
    2446:	90 e0       	ldi	r25, 0x00	; 0
    2448:	9c 83       	std	Y+4, r25	; 0x04
    244a:	8b 83       	std	Y+3, r24	; 0x03
    244c:	8b 81       	ldd	r24, Y+3	; 0x03
    244e:	9c 81       	ldd	r25, Y+4	; 0x04
    2450:	01 97       	sbiw	r24, 0x01	; 1
    2452:	f1 f7       	brne	.-4      	; 0x2450 <LCD_enuInit+0x3e2>
    2454:	9c 83       	std	Y+4, r25	; 0x04
    2456:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2458:	8d 81       	ldd	r24, Y+5	; 0x05
    245a:	9e 81       	ldd	r25, Y+6	; 0x06
    245c:	01 97       	sbiw	r24, 0x01	; 1
    245e:	9e 83       	std	Y+6, r25	; 0x06
    2460:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2462:	8d 81       	ldd	r24, Y+5	; 0x05
    2464:	9e 81       	ldd	r25, Y+6	; 0x06
    2466:	00 97       	sbiw	r24, 0x00	; 0
    2468:	69 f7       	brne	.-38     	; 0x2444 <LCD_enuInit+0x3d6>
    246a:	14 c0       	rjmp	.+40     	; 0x2494 <LCD_enuInit+0x426>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    246c:	6f 81       	ldd	r22, Y+7	; 0x07
    246e:	78 85       	ldd	r23, Y+8	; 0x08
    2470:	89 85       	ldd	r24, Y+9	; 0x09
    2472:	9a 85       	ldd	r25, Y+10	; 0x0a
    2474:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2478:	dc 01       	movw	r26, r24
    247a:	cb 01       	movw	r24, r22
    247c:	9e 83       	std	Y+6, r25	; 0x06
    247e:	8d 83       	std	Y+5, r24	; 0x05
    2480:	8d 81       	ldd	r24, Y+5	; 0x05
    2482:	9e 81       	ldd	r25, Y+6	; 0x06
    2484:	9a 83       	std	Y+2, r25	; 0x02
    2486:	89 83       	std	Y+1, r24	; 0x01
    2488:	89 81       	ldd	r24, Y+1	; 0x01
    248a:	9a 81       	ldd	r25, Y+2	; 0x02
    248c:	01 97       	sbiw	r24, 0x01	; 1
    248e:	f1 f7       	brne	.-4      	; 0x248c <LCD_enuInit+0x41e>
    2490:	9a 83       	std	Y+2, r25	; 0x02
    2492:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_invidSendCommand(ENTRY_MODE); //Write left to right increase
    2494:	86 e0       	ldi	r24, 0x06	; 6
    2496:	0e 94 77 13 	call	0x26ee	; 0x26ee <LCD_invidSendCommand>
	return Local_enuErrorState;
    249a:	89 ad       	ldd	r24, Y+57	; 0x39


}
    249c:	e9 96       	adiw	r28, 0x39	; 57
    249e:	0f b6       	in	r0, 0x3f	; 63
    24a0:	f8 94       	cli
    24a2:	de bf       	out	0x3e, r29	; 62
    24a4:	0f be       	out	0x3f, r0	; 63
    24a6:	cd bf       	out	0x3d, r28	; 61
    24a8:	cf 91       	pop	r28
    24aa:	df 91       	pop	r29
    24ac:	08 95       	ret

000024ae <LCD_enuDisplayChar>:
ES_t LCD_enuDisplayChar(u8 Copy_u8Data)
{
    24ae:	df 93       	push	r29
    24b0:	cf 93       	push	r28
    24b2:	00 d0       	rcall	.+0      	; 0x24b4 <LCD_enuDisplayChar+0x6>
    24b4:	cd b7       	in	r28, 0x3d	; 61
    24b6:	de b7       	in	r29, 0x3e	; 62
    24b8:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    24ba:	19 82       	std	Y+1, r1	; 0x01

	/*set pin value for RS=1 to DATA*/
	DIO_enuSetPinVal(RS_PORT , RS_PIN , DIO_u8HIGH);
    24bc:	81 e0       	ldi	r24, 0x01	; 1
    24be:	60 e0       	ldi	r22, 0x00	; 0
    24c0:	41 e0       	ldi	r20, 0x01	; 1
    24c2:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>

	LCD_vidLatch(Copy_u8Data);
    24c6:	8a 81       	ldd	r24, Y+2	; 0x02
    24c8:	0e 94 82 12 	call	0x2504	; 0x2504 <LCD_vidLatch>

	return Local_enuErrorState;
    24cc:	89 81       	ldd	r24, Y+1	; 0x01


}
    24ce:	0f 90       	pop	r0
    24d0:	0f 90       	pop	r0
    24d2:	cf 91       	pop	r28
    24d4:	df 91       	pop	r29
    24d6:	08 95       	ret

000024d8 <LCD_enuSendCommand>:
ES_t LCD_enuSendCommand(u8 Copy_u8Command)
{
    24d8:	df 93       	push	r29
    24da:	cf 93       	push	r28
    24dc:	00 d0       	rcall	.+0      	; 0x24de <LCD_enuSendCommand+0x6>
    24de:	cd b7       	in	r28, 0x3d	; 61
    24e0:	de b7       	in	r29, 0x3e	; 62
    24e2:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    24e4:	19 82       	std	Y+1, r1	; 0x01

	/*set pin value for RS=0 to command*/
	Local_enuErrorState=DIO_enuSetPinVal(RS_PORT,RS_PIN,DIO_u8LOW);
    24e6:	81 e0       	ldi	r24, 0x01	; 1
    24e8:	60 e0       	ldi	r22, 0x00	; 0
    24ea:	40 e0       	ldi	r20, 0x00	; 0
    24ec:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
    24f0:	89 83       	std	Y+1, r24	; 0x01
	 LCD_vidLatch(Copy_u8Command);
    24f2:	8a 81       	ldd	r24, Y+2	; 0x02
    24f4:	0e 94 82 12 	call	0x2504	; 0x2504 <LCD_vidLatch>



	return Local_enuErrorState;
    24f8:	89 81       	ldd	r24, Y+1	; 0x01


}
    24fa:	0f 90       	pop	r0
    24fc:	0f 90       	pop	r0
    24fe:	cf 91       	pop	r28
    2500:	df 91       	pop	r29
    2502:	08 95       	ret

00002504 <LCD_vidLatch>:
static void LCD_vidLatch(u8 Copy_u8Data){
    2504:	df 93       	push	r29
    2506:	cf 93       	push	r28
    2508:	cd b7       	in	r28, 0x3d	; 61
    250a:	de b7       	in	r29, 0x3e	; 62
    250c:	2f 97       	sbiw	r28, 0x0f	; 15
    250e:	0f b6       	in	r0, 0x3f	; 63
    2510:	f8 94       	cli
    2512:	de bf       	out	0x3e, r29	; 62
    2514:	0f be       	out	0x3f, r0	; 63
    2516:	cd bf       	out	0x3d, r28	; 61
    2518:	8f 87       	std	Y+15, r24	; 0x0f


	    /* set pin value for RW=0 to write ,Enable pin (EN)=LOW */
		DIO_enuSetPinVal(RW_PORT,RW_PIN,DIO_u8LOW);
    251a:	81 e0       	ldi	r24, 0x01	; 1
    251c:	61 e0       	ldi	r22, 0x01	; 1
    251e:	40 e0       	ldi	r20, 0x00	; 0
    2520:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
	    DIO_enuSetPinVal(EN_PORT,EN_PIN,DIO_u8LOW);
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	62 e0       	ldi	r22, 0x02	; 2
    2528:	40 e0       	ldi	r20, 0x00	; 0
    252a:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>

	    /* set pin value for DATA pins */
	    DIO_enuSetPinVal(D7_PORT,D7_PIN,(Copy_u8Data>>BIT_SEVEN)&MASK_NUM);
    252e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2530:	98 2f       	mov	r25, r24
    2532:	99 1f       	adc	r25, r25
    2534:	99 27       	eor	r25, r25
    2536:	99 1f       	adc	r25, r25
    2538:	82 e0       	ldi	r24, 0x02	; 2
    253a:	60 e0       	ldi	r22, 0x00	; 0
    253c:	49 2f       	mov	r20, r25
    253e:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
	    DIO_enuSetPinVal(D6_PORT,D6_PIN,(Copy_u8Data>>BIT_SIX  )&MASK_NUM);
    2542:	8f 85       	ldd	r24, Y+15	; 0x0f
    2544:	82 95       	swap	r24
    2546:	86 95       	lsr	r24
    2548:	86 95       	lsr	r24
    254a:	83 70       	andi	r24, 0x03	; 3
    254c:	98 2f       	mov	r25, r24
    254e:	91 70       	andi	r25, 0x01	; 1
    2550:	82 e0       	ldi	r24, 0x02	; 2
    2552:	61 e0       	ldi	r22, 0x01	; 1
    2554:	49 2f       	mov	r20, r25
    2556:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
	    DIO_enuSetPinVal(D5_PORT,D5_PIN,(Copy_u8Data>>BIT_FIVE )&MASK_NUM);
    255a:	8f 85       	ldd	r24, Y+15	; 0x0f
    255c:	82 95       	swap	r24
    255e:	86 95       	lsr	r24
    2560:	87 70       	andi	r24, 0x07	; 7
    2562:	98 2f       	mov	r25, r24
    2564:	91 70       	andi	r25, 0x01	; 1
    2566:	82 e0       	ldi	r24, 0x02	; 2
    2568:	62 e0       	ldi	r22, 0x02	; 2
    256a:	49 2f       	mov	r20, r25
    256c:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
	    DIO_enuSetPinVal(D4_PORT,D4_PIN,(Copy_u8Data>>BIT_FOUR)&MASK_NUM);
    2570:	8f 85       	ldd	r24, Y+15	; 0x0f
    2572:	82 95       	swap	r24
    2574:	8f 70       	andi	r24, 0x0F	; 15
    2576:	98 2f       	mov	r25, r24
    2578:	91 70       	andi	r25, 0x01	; 1
    257a:	82 e0       	ldi	r24, 0x02	; 2
    257c:	63 e0       	ldi	r22, 0x03	; 3
    257e:	49 2f       	mov	r20, r25
    2580:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
#if LCD_MODE ==EIGHT_BIT
		DIO_enuSetPinVal(D3_PORT,D3_PIN,(Copy_u8Data>>BIT_THREE)&MASK_NUM);
    2584:	8f 85       	ldd	r24, Y+15	; 0x0f
    2586:	86 95       	lsr	r24
    2588:	86 95       	lsr	r24
    258a:	86 95       	lsr	r24
    258c:	98 2f       	mov	r25, r24
    258e:	91 70       	andi	r25, 0x01	; 1
    2590:	82 e0       	ldi	r24, 0x02	; 2
    2592:	64 e0       	ldi	r22, 0x04	; 4
    2594:	49 2f       	mov	r20, r25
    2596:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
		DIO_enuSetPinVal(D2_PORT,D2_PIN,(Copy_u8Data>>BIT_TWO  )&MASK_NUM);
    259a:	8f 85       	ldd	r24, Y+15	; 0x0f
    259c:	86 95       	lsr	r24
    259e:	86 95       	lsr	r24
    25a0:	98 2f       	mov	r25, r24
    25a2:	91 70       	andi	r25, 0x01	; 1
    25a4:	82 e0       	ldi	r24, 0x02	; 2
    25a6:	65 e0       	ldi	r22, 0x05	; 5
    25a8:	49 2f       	mov	r20, r25
    25aa:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
		DIO_enuSetPinVal(D1_PORT,D1_PIN,(Copy_u8Data>>BIT_ONE  )&MASK_NUM);
    25ae:	8f 85       	ldd	r24, Y+15	; 0x0f
    25b0:	86 95       	lsr	r24
    25b2:	98 2f       	mov	r25, r24
    25b4:	91 70       	andi	r25, 0x01	; 1
    25b6:	82 e0       	ldi	r24, 0x02	; 2
    25b8:	66 e0       	ldi	r22, 0x06	; 6
    25ba:	49 2f       	mov	r20, r25
    25bc:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
		DIO_enuSetPinVal(D0_PORT,D0_PIN,(Copy_u8Data>>BIT_ZERO )&MASK_NUM);
    25c0:	8f 85       	ldd	r24, Y+15	; 0x0f
    25c2:	98 2f       	mov	r25, r24
    25c4:	91 70       	andi	r25, 0x01	; 1
    25c6:	82 e0       	ldi	r24, 0x02	; 2
    25c8:	67 e0       	ldi	r22, 0x07	; 7
    25ca:	49 2f       	mov	r20, r25
    25cc:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
		 DIO_enuSetPinVal(D4_PORT,D4_PIN,(Copy_u8Data>>BIT_ZERO &MASK_NUM);
#else
#error "LCD_MODE has a wrong selection"
#endif
		/*Enable*/
		 DIO_enuSetPinVal(EN_PORT,EN_PIN,DIO_u8HIGH);
    25d0:	81 e0       	ldi	r24, 0x01	; 1
    25d2:	62 e0       	ldi	r22, 0x02	; 2
    25d4:	41 e0       	ldi	r20, 0x01	; 1
    25d6:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>
    25da:	80 e0       	ldi	r24, 0x00	; 0
    25dc:	90 e0       	ldi	r25, 0x00	; 0
    25de:	a0 e2       	ldi	r26, 0x20	; 32
    25e0:	b1 e4       	ldi	r27, 0x41	; 65
    25e2:	8b 87       	std	Y+11, r24	; 0x0b
    25e4:	9c 87       	std	Y+12, r25	; 0x0c
    25e6:	ad 87       	std	Y+13, r26	; 0x0d
    25e8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25ea:	6b 85       	ldd	r22, Y+11	; 0x0b
    25ec:	7c 85       	ldd	r23, Y+12	; 0x0c
    25ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    25f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    25f2:	20 e0       	ldi	r18, 0x00	; 0
    25f4:	30 e0       	ldi	r19, 0x00	; 0
    25f6:	4a e7       	ldi	r20, 0x7A	; 122
    25f8:	53 e4       	ldi	r21, 0x43	; 67
    25fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25fe:	dc 01       	movw	r26, r24
    2600:	cb 01       	movw	r24, r22
    2602:	8f 83       	std	Y+7, r24	; 0x07
    2604:	98 87       	std	Y+8, r25	; 0x08
    2606:	a9 87       	std	Y+9, r26	; 0x09
    2608:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    260a:	6f 81       	ldd	r22, Y+7	; 0x07
    260c:	78 85       	ldd	r23, Y+8	; 0x08
    260e:	89 85       	ldd	r24, Y+9	; 0x09
    2610:	9a 85       	ldd	r25, Y+10	; 0x0a
    2612:	20 e0       	ldi	r18, 0x00	; 0
    2614:	30 e0       	ldi	r19, 0x00	; 0
    2616:	40 e8       	ldi	r20, 0x80	; 128
    2618:	5f e3       	ldi	r21, 0x3F	; 63
    261a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    261e:	88 23       	and	r24, r24
    2620:	2c f4       	brge	.+10     	; 0x262c <LCD_vidLatch+0x128>
		__ticks = 1;
    2622:	81 e0       	ldi	r24, 0x01	; 1
    2624:	90 e0       	ldi	r25, 0x00	; 0
    2626:	9e 83       	std	Y+6, r25	; 0x06
    2628:	8d 83       	std	Y+5, r24	; 0x05
    262a:	3f c0       	rjmp	.+126    	; 0x26aa <LCD_vidLatch+0x1a6>
	else if (__tmp > 65535)
    262c:	6f 81       	ldd	r22, Y+7	; 0x07
    262e:	78 85       	ldd	r23, Y+8	; 0x08
    2630:	89 85       	ldd	r24, Y+9	; 0x09
    2632:	9a 85       	ldd	r25, Y+10	; 0x0a
    2634:	20 e0       	ldi	r18, 0x00	; 0
    2636:	3f ef       	ldi	r19, 0xFF	; 255
    2638:	4f e7       	ldi	r20, 0x7F	; 127
    263a:	57 e4       	ldi	r21, 0x47	; 71
    263c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2640:	18 16       	cp	r1, r24
    2642:	4c f5       	brge	.+82     	; 0x2696 <LCD_vidLatch+0x192>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2644:	6b 85       	ldd	r22, Y+11	; 0x0b
    2646:	7c 85       	ldd	r23, Y+12	; 0x0c
    2648:	8d 85       	ldd	r24, Y+13	; 0x0d
    264a:	9e 85       	ldd	r25, Y+14	; 0x0e
    264c:	20 e0       	ldi	r18, 0x00	; 0
    264e:	30 e0       	ldi	r19, 0x00	; 0
    2650:	40 e2       	ldi	r20, 0x20	; 32
    2652:	51 e4       	ldi	r21, 0x41	; 65
    2654:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2658:	dc 01       	movw	r26, r24
    265a:	cb 01       	movw	r24, r22
    265c:	bc 01       	movw	r22, r24
    265e:	cd 01       	movw	r24, r26
    2660:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2664:	dc 01       	movw	r26, r24
    2666:	cb 01       	movw	r24, r22
    2668:	9e 83       	std	Y+6, r25	; 0x06
    266a:	8d 83       	std	Y+5, r24	; 0x05
    266c:	0f c0       	rjmp	.+30     	; 0x268c <LCD_vidLatch+0x188>
    266e:	89 e1       	ldi	r24, 0x19	; 25
    2670:	90 e0       	ldi	r25, 0x00	; 0
    2672:	9c 83       	std	Y+4, r25	; 0x04
    2674:	8b 83       	std	Y+3, r24	; 0x03
    2676:	8b 81       	ldd	r24, Y+3	; 0x03
    2678:	9c 81       	ldd	r25, Y+4	; 0x04
    267a:	01 97       	sbiw	r24, 0x01	; 1
    267c:	f1 f7       	brne	.-4      	; 0x267a <LCD_vidLatch+0x176>
    267e:	9c 83       	std	Y+4, r25	; 0x04
    2680:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2682:	8d 81       	ldd	r24, Y+5	; 0x05
    2684:	9e 81       	ldd	r25, Y+6	; 0x06
    2686:	01 97       	sbiw	r24, 0x01	; 1
    2688:	9e 83       	std	Y+6, r25	; 0x06
    268a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    268c:	8d 81       	ldd	r24, Y+5	; 0x05
    268e:	9e 81       	ldd	r25, Y+6	; 0x06
    2690:	00 97       	sbiw	r24, 0x00	; 0
    2692:	69 f7       	brne	.-38     	; 0x266e <LCD_vidLatch+0x16a>
    2694:	14 c0       	rjmp	.+40     	; 0x26be <LCD_vidLatch+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2696:	6f 81       	ldd	r22, Y+7	; 0x07
    2698:	78 85       	ldd	r23, Y+8	; 0x08
    269a:	89 85       	ldd	r24, Y+9	; 0x09
    269c:	9a 85       	ldd	r25, Y+10	; 0x0a
    269e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26a2:	dc 01       	movw	r26, r24
    26a4:	cb 01       	movw	r24, r22
    26a6:	9e 83       	std	Y+6, r25	; 0x06
    26a8:	8d 83       	std	Y+5, r24	; 0x05
    26aa:	8d 81       	ldd	r24, Y+5	; 0x05
    26ac:	9e 81       	ldd	r25, Y+6	; 0x06
    26ae:	9a 83       	std	Y+2, r25	; 0x02
    26b0:	89 83       	std	Y+1, r24	; 0x01
    26b2:	89 81       	ldd	r24, Y+1	; 0x01
    26b4:	9a 81       	ldd	r25, Y+2	; 0x02
    26b6:	01 97       	sbiw	r24, 0x01	; 1
    26b8:	f1 f7       	brne	.-4      	; 0x26b6 <LCD_vidLatch+0x1b2>
    26ba:	9a 83       	std	Y+2, r25	; 0x02
    26bc:	89 83       	std	Y+1, r24	; 0x01
		 _delay_ms(10);
		 DIO_enuSetPinVal(EN_PORT,EN_PIN,DIO_u8LOW);
    26be:	81 e0       	ldi	r24, 0x01	; 1
    26c0:	62 e0       	ldi	r22, 0x02	; 2
    26c2:	40 e0       	ldi	r20, 0x00	; 0
    26c4:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>

		// _delay_ms(10);
}
    26c8:	2f 96       	adiw	r28, 0x0f	; 15
    26ca:	0f b6       	in	r0, 0x3f	; 63
    26cc:	f8 94       	cli
    26ce:	de bf       	out	0x3e, r29	; 62
    26d0:	0f be       	out	0x3f, r0	; 63
    26d2:	cd bf       	out	0x3d, r28	; 61
    26d4:	cf 91       	pop	r28
    26d6:	df 91       	pop	r29
    26d8:	08 95       	ret

000026da <LCD_vidClearScreen>:


void LCD_vidClearScreen(void)
{
    26da:	df 93       	push	r29
    26dc:	cf 93       	push	r28
    26de:	cd b7       	in	r28, 0x3d	; 61
    26e0:	de b7       	in	r29, 0x3e	; 62
	LCD_invidSendCommand(DISPLAY_CLEAR);
    26e2:	81 e0       	ldi	r24, 0x01	; 1
    26e4:	0e 94 77 13 	call	0x26ee	; 0x26ee <LCD_invidSendCommand>
	//LCD_u8PosCounter = 0;
}
    26e8:	cf 91       	pop	r28
    26ea:	df 91       	pop	r29
    26ec:	08 95       	ret

000026ee <LCD_invidSendCommand>:

static inline void LCD_invidSendCommand(u8 Copy_u8Command)
{
    26ee:	df 93       	push	r29
    26f0:	cf 93       	push	r28
    26f2:	0f 92       	push	r0
    26f4:	cd b7       	in	r28, 0x3d	; 61
    26f6:	de b7       	in	r29, 0x3e	; 62
    26f8:	89 83       	std	Y+1, r24	; 0x01

		/*set pin value for RS=0 to command*/
		DIO_enuSetPinVal(RS_PORT,RS_PIN,DIO_u8LOW);
    26fa:	81 e0       	ldi	r24, 0x01	; 1
    26fc:	60 e0       	ldi	r22, 0x00	; 0
    26fe:	40 e0       	ldi	r20, 0x00	; 0
    2700:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>

		LCD_vidLatch(  Copy_u8Command);
    2704:	89 81       	ldd	r24, Y+1	; 0x01
    2706:	0e 94 82 12 	call	0x2504	; 0x2504 <LCD_vidLatch>
}
    270a:	0f 90       	pop	r0
    270c:	cf 91       	pop	r28
    270e:	df 91       	pop	r29
    2710:	08 95       	ret

00002712 <LCD_enuGoToPosition>:

ES_t LCD_enuGoToPosition(u8 Copy_u8Row, u8 Copy_u8Col){
    2712:	df 93       	push	r29
    2714:	cf 93       	push	r28
    2716:	cd b7       	in	r28, 0x3d	; 61
    2718:	de b7       	in	r29, 0x3e	; 62
    271a:	28 97       	sbiw	r28, 0x08	; 8
    271c:	0f b6       	in	r0, 0x3f	; 63
    271e:	f8 94       	cli
    2720:	de bf       	out	0x3e, r29	; 62
    2722:	0f be       	out	0x3f, r0	; 63
    2724:	cd bf       	out	0x3d, r28	; 61
    2726:	8f 83       	std	Y+7, r24	; 0x07
    2728:	68 87       	std	Y+8, r22	; 0x08
	ES_t Local_enuErrorState = ES_NOK;
    272a:	1a 82       	std	Y+2, r1	; 0x02
    u8 Local_u8Address;
    if(Copy_u8Row<4&&Copy_u8Col<16){
    272c:	8f 81       	ldd	r24, Y+7	; 0x07
    272e:	84 30       	cpi	r24, 0x04	; 4
    2730:	c0 f4       	brcc	.+48     	; 0x2762 <LCD_enuGoToPosition+0x50>
    2732:	88 85       	ldd	r24, Y+8	; 0x08
    2734:	80 31       	cpi	r24, 0x10	; 16
    2736:	a8 f4       	brcc	.+42     	; 0x2762 <LCD_enuGoToPosition+0x50>
    	u8 arr[4]={0x80,0xC0,0x90,0xD0};
    2738:	80 e8       	ldi	r24, 0x80	; 128
    273a:	8b 83       	std	Y+3, r24	; 0x03
    273c:	80 ec       	ldi	r24, 0xC0	; 192
    273e:	8c 83       	std	Y+4, r24	; 0x04
    2740:	80 e9       	ldi	r24, 0x90	; 144
    2742:	8d 83       	std	Y+5, r24	; 0x05
    2744:	80 ed       	ldi	r24, 0xD0	; 208
    2746:	8e 83       	std	Y+6, r24	; 0x06
    		LCD_enuSendCommand(arr[Copy_u8Row]+Copy_u8Col);
    2748:	8f 81       	ldd	r24, Y+7	; 0x07
    274a:	28 2f       	mov	r18, r24
    274c:	30 e0       	ldi	r19, 0x00	; 0
    274e:	ce 01       	movw	r24, r28
    2750:	03 96       	adiw	r24, 0x03	; 3
    2752:	fc 01       	movw	r30, r24
    2754:	e2 0f       	add	r30, r18
    2756:	f3 1f       	adc	r31, r19
    2758:	90 81       	ld	r25, Z
    275a:	88 85       	ldd	r24, Y+8	; 0x08
    275c:	89 0f       	add	r24, r25
    275e:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <LCD_enuSendCommand>

    }

	return Local_enuErrorState;
    2762:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2764:	28 96       	adiw	r28, 0x08	; 8
    2766:	0f b6       	in	r0, 0x3f	; 63
    2768:	f8 94       	cli
    276a:	de bf       	out	0x3e, r29	; 62
    276c:	0f be       	out	0x3f, r0	; 63
    276e:	cd bf       	out	0x3d, r28	; 61
    2770:	cf 91       	pop	r28
    2772:	df 91       	pop	r29
    2774:	08 95       	ret

00002776 <LCD_enuWriteString>:



ES_t LCD_enuWriteString(u8 *Copy_pu8Str,u8 Copy_u8Row, u8 Copy_u8Col){
    2776:	df 93       	push	r29
    2778:	cf 93       	push	r28
    277a:	cd b7       	in	r28, 0x3d	; 61
    277c:	de b7       	in	r29, 0x3e	; 62
    277e:	28 97       	sbiw	r28, 0x08	; 8
    2780:	0f b6       	in	r0, 0x3f	; 63
    2782:	f8 94       	cli
    2784:	de bf       	out	0x3e, r29	; 62
    2786:	0f be       	out	0x3f, r0	; 63
    2788:	cd bf       	out	0x3d, r28	; 61
    278a:	9d 83       	std	Y+5, r25	; 0x05
    278c:	8c 83       	std	Y+4, r24	; 0x04
    278e:	6e 83       	std	Y+6, r22	; 0x06
    2790:	4f 83       	std	Y+7, r20	; 0x07
	ES_t Local_enuErrorState = ES_NOK;
    2792:	1b 82       	std	Y+3, r1	; 0x03
	LCD_enuGoToPosition(Copy_u8Row,  Copy_u8Col);
    2794:	8e 81       	ldd	r24, Y+6	; 0x06
    2796:	6f 81       	ldd	r22, Y+7	; 0x07
    2798:	0e 94 89 13 	call	0x2712	; 0x2712 <LCD_enuGoToPosition>
	u8 Local_u8Index=0;
    279c:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8Line=Copy_u8Row;
    279e:	8e 81       	ldd	r24, Y+6	; 0x06
    27a0:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pu8Str!=NULL){
    27a2:	8c 81       	ldd	r24, Y+4	; 0x04
    27a4:	9d 81       	ldd	r25, Y+5	; 0x05
    27a6:	00 97       	sbiw	r24, 0x00	; 0
    27a8:	09 f4       	brne	.+2      	; 0x27ac <LCD_enuWriteString+0x36>
    27aa:	8d c0       	rjmp	.+282    	; 0x28c6 <LCD_enuWriteString+0x150>
    27ac:	66 c0       	rjmp	.+204    	; 0x287a <LCD_enuWriteString+0x104>
		while(Copy_pu8Str[Local_u8Index] !='\0' && ((Copy_u8Row*16)+(Copy_u8Col+Local_u8Index))<32){
			if(((Copy_u8Row*16)+(Copy_u8Col+Local_u8Index))<16){
    27ae:	8e 81       	ldd	r24, Y+6	; 0x06
    27b0:	88 2f       	mov	r24, r24
    27b2:	90 e0       	ldi	r25, 0x00	; 0
    27b4:	ac 01       	movw	r20, r24
    27b6:	42 95       	swap	r20
    27b8:	52 95       	swap	r21
    27ba:	50 7f       	andi	r21, 0xF0	; 240
    27bc:	54 27       	eor	r21, r20
    27be:	40 7f       	andi	r20, 0xF0	; 240
    27c0:	54 27       	eor	r21, r20
    27c2:	8f 81       	ldd	r24, Y+7	; 0x07
    27c4:	28 2f       	mov	r18, r24
    27c6:	30 e0       	ldi	r19, 0x00	; 0
    27c8:	8a 81       	ldd	r24, Y+2	; 0x02
    27ca:	88 2f       	mov	r24, r24
    27cc:	90 e0       	ldi	r25, 0x00	; 0
    27ce:	82 0f       	add	r24, r18
    27d0:	93 1f       	adc	r25, r19
    27d2:	84 0f       	add	r24, r20
    27d4:	95 1f       	adc	r25, r21
    27d6:	80 31       	cpi	r24, 0x10	; 16
    27d8:	91 05       	cpc	r25, r1
    27da:	84 f4       	brge	.+32     	; 0x27fc <LCD_enuWriteString+0x86>

				Local_enuErrorState=LCD_enuDisplayChar(Copy_pu8Str[Local_u8Index]);
    27dc:	8a 81       	ldd	r24, Y+2	; 0x02
    27de:	28 2f       	mov	r18, r24
    27e0:	30 e0       	ldi	r19, 0x00	; 0
    27e2:	8c 81       	ldd	r24, Y+4	; 0x04
    27e4:	9d 81       	ldd	r25, Y+5	; 0x05
    27e6:	fc 01       	movw	r30, r24
    27e8:	e2 0f       	add	r30, r18
    27ea:	f3 1f       	adc	r31, r19
    27ec:	80 81       	ld	r24, Z
    27ee:	0e 94 57 12 	call	0x24ae	; 0x24ae <LCD_enuDisplayChar>
    27f2:	8b 83       	std	Y+3, r24	; 0x03
				Local_u8Index++;
    27f4:	8a 81       	ldd	r24, Y+2	; 0x02
    27f6:	8f 5f       	subi	r24, 0xFF	; 255
    27f8:	8a 83       	std	Y+2, r24	; 0x02
    27fa:	3f c0       	rjmp	.+126    	; 0x287a <LCD_enuWriteString+0x104>
			}
			else if(((Copy_u8Row*16)+(Copy_u8Col+Local_u8Index))==16 && Local_u8Line==0){
    27fc:	8e 81       	ldd	r24, Y+6	; 0x06
    27fe:	88 2f       	mov	r24, r24
    2800:	90 e0       	ldi	r25, 0x00	; 0
    2802:	ac 01       	movw	r20, r24
    2804:	42 95       	swap	r20
    2806:	52 95       	swap	r21
    2808:	50 7f       	andi	r21, 0xF0	; 240
    280a:	54 27       	eor	r21, r20
    280c:	40 7f       	andi	r20, 0xF0	; 240
    280e:	54 27       	eor	r21, r20
    2810:	8f 81       	ldd	r24, Y+7	; 0x07
    2812:	28 2f       	mov	r18, r24
    2814:	30 e0       	ldi	r19, 0x00	; 0
    2816:	8a 81       	ldd	r24, Y+2	; 0x02
    2818:	88 2f       	mov	r24, r24
    281a:	90 e0       	ldi	r25, 0x00	; 0
    281c:	82 0f       	add	r24, r18
    281e:	93 1f       	adc	r25, r19
    2820:	84 0f       	add	r24, r20
    2822:	95 1f       	adc	r25, r21
    2824:	80 31       	cpi	r24, 0x10	; 16
    2826:	91 05       	cpc	r25, r1
    2828:	59 f4       	brne	.+22     	; 0x2840 <LCD_enuWriteString+0xca>
    282a:	89 81       	ldd	r24, Y+1	; 0x01
    282c:	88 23       	and	r24, r24
    282e:	41 f4       	brne	.+16     	; 0x2840 <LCD_enuWriteString+0xca>
				LCD_enuGoToPosition(1,0);
    2830:	81 e0       	ldi	r24, 0x01	; 1
    2832:	60 e0       	ldi	r22, 0x00	; 0
    2834:	0e 94 89 13 	call	0x2712	; 0x2712 <LCD_enuGoToPosition>
				Local_u8Line++;
    2838:	89 81       	ldd	r24, Y+1	; 0x01
    283a:	8f 5f       	subi	r24, 0xFF	; 255
    283c:	89 83       	std	Y+1, r24	; 0x01
    283e:	1d c0       	rjmp	.+58     	; 0x287a <LCD_enuWriteString+0x104>

			}
			else if((Copy_u8Col+Local_u8Index)<32 && Local_u8Line==1){
    2840:	8f 81       	ldd	r24, Y+7	; 0x07
    2842:	28 2f       	mov	r18, r24
    2844:	30 e0       	ldi	r19, 0x00	; 0
    2846:	8a 81       	ldd	r24, Y+2	; 0x02
    2848:	88 2f       	mov	r24, r24
    284a:	90 e0       	ldi	r25, 0x00	; 0
    284c:	82 0f       	add	r24, r18
    284e:	93 1f       	adc	r25, r19
    2850:	80 32       	cpi	r24, 0x20	; 32
    2852:	91 05       	cpc	r25, r1
    2854:	94 f4       	brge	.+36     	; 0x287a <LCD_enuWriteString+0x104>
    2856:	89 81       	ldd	r24, Y+1	; 0x01
    2858:	81 30       	cpi	r24, 0x01	; 1
    285a:	79 f4       	brne	.+30     	; 0x287a <LCD_enuWriteString+0x104>
				Local_enuErrorState=LCD_enuDisplayChar(Copy_pu8Str[Local_u8Index]);
    285c:	8a 81       	ldd	r24, Y+2	; 0x02
    285e:	28 2f       	mov	r18, r24
    2860:	30 e0       	ldi	r19, 0x00	; 0
    2862:	8c 81       	ldd	r24, Y+4	; 0x04
    2864:	9d 81       	ldd	r25, Y+5	; 0x05
    2866:	fc 01       	movw	r30, r24
    2868:	e2 0f       	add	r30, r18
    286a:	f3 1f       	adc	r31, r19
    286c:	80 81       	ld	r24, Z
    286e:	0e 94 57 12 	call	0x24ae	; 0x24ae <LCD_enuDisplayChar>
    2872:	8b 83       	std	Y+3, r24	; 0x03
				Local_u8Index++;
    2874:	8a 81       	ldd	r24, Y+2	; 0x02
    2876:	8f 5f       	subi	r24, 0xFF	; 255
    2878:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
	LCD_enuGoToPosition(Copy_u8Row,  Copy_u8Col);
	u8 Local_u8Index=0;
	u8 Local_u8Line=Copy_u8Row;
	if(Copy_pu8Str!=NULL){
		while(Copy_pu8Str[Local_u8Index] !='\0' && ((Copy_u8Row*16)+(Copy_u8Col+Local_u8Index))<32){
    287a:	8a 81       	ldd	r24, Y+2	; 0x02
    287c:	28 2f       	mov	r18, r24
    287e:	30 e0       	ldi	r19, 0x00	; 0
    2880:	8c 81       	ldd	r24, Y+4	; 0x04
    2882:	9d 81       	ldd	r25, Y+5	; 0x05
    2884:	fc 01       	movw	r30, r24
    2886:	e2 0f       	add	r30, r18
    2888:	f3 1f       	adc	r31, r19
    288a:	80 81       	ld	r24, Z
    288c:	88 23       	and	r24, r24
    288e:	c1 f0       	breq	.+48     	; 0x28c0 <LCD_enuWriteString+0x14a>
    2890:	8e 81       	ldd	r24, Y+6	; 0x06
    2892:	88 2f       	mov	r24, r24
    2894:	90 e0       	ldi	r25, 0x00	; 0
    2896:	ac 01       	movw	r20, r24
    2898:	42 95       	swap	r20
    289a:	52 95       	swap	r21
    289c:	50 7f       	andi	r21, 0xF0	; 240
    289e:	54 27       	eor	r21, r20
    28a0:	40 7f       	andi	r20, 0xF0	; 240
    28a2:	54 27       	eor	r21, r20
    28a4:	8f 81       	ldd	r24, Y+7	; 0x07
    28a6:	28 2f       	mov	r18, r24
    28a8:	30 e0       	ldi	r19, 0x00	; 0
    28aa:	8a 81       	ldd	r24, Y+2	; 0x02
    28ac:	88 2f       	mov	r24, r24
    28ae:	90 e0       	ldi	r25, 0x00	; 0
    28b0:	82 0f       	add	r24, r18
    28b2:	93 1f       	adc	r25, r19
    28b4:	84 0f       	add	r24, r20
    28b6:	95 1f       	adc	r25, r21
    28b8:	80 32       	cpi	r24, 0x20	; 32
    28ba:	91 05       	cpc	r25, r1
    28bc:	0c f4       	brge	.+2      	; 0x28c0 <LCD_enuWriteString+0x14a>
    28be:	77 cf       	rjmp	.-274    	; 0x27ae <LCD_enuWriteString+0x38>
	}
	else
		{
			return ES_NULL_POINTER;
		}
		return Local_enuErrorState;
    28c0:	8b 81       	ldd	r24, Y+3	; 0x03
    28c2:	88 87       	std	Y+8, r24	; 0x08
    28c4:	02 c0       	rjmp	.+4      	; 0x28ca <LCD_enuWriteString+0x154>
			}
		}
	}
	else
		{
			return ES_NULL_POINTER;
    28c6:	82 e0       	ldi	r24, 0x02	; 2
    28c8:	88 87       	std	Y+8, r24	; 0x08
    28ca:	88 85       	ldd	r24, Y+8	; 0x08
		}
		return Local_enuErrorState;

}
    28cc:	28 96       	adiw	r28, 0x08	; 8
    28ce:	0f b6       	in	r0, 0x3f	; 63
    28d0:	f8 94       	cli
    28d2:	de bf       	out	0x3e, r29	; 62
    28d4:	0f be       	out	0x3f, r0	; 63
    28d6:	cd bf       	out	0x3d, r28	; 61
    28d8:	cf 91       	pop	r28
    28da:	df 91       	pop	r29
    28dc:	08 95       	ret

000028de <LCD_enuDisplayNum>:
ES_t LCD_enuDisplayNum(s32 Copy_s32Num)
{
    28de:	0f 93       	push	r16
    28e0:	1f 93       	push	r17
    28e2:	df 93       	push	r29
    28e4:	cf 93       	push	r28
    28e6:	cd b7       	in	r28, 0x3d	; 61
    28e8:	de b7       	in	r29, 0x3e	; 62
    28ea:	cc 54       	subi	r28, 0x4C	; 76
    28ec:	d0 40       	sbci	r29, 0x00	; 0
    28ee:	0f b6       	in	r0, 0x3f	; 63
    28f0:	f8 94       	cli
    28f2:	de bf       	out	0x3e, r29	; 62
    28f4:	0f be       	out	0x3f, r0	; 63
    28f6:	cd bf       	out	0x3d, r28	; 61
    28f8:	fe 01       	movw	r30, r28
    28fa:	e7 5b       	subi	r30, 0xB7	; 183
    28fc:	ff 4f       	sbci	r31, 0xFF	; 255
    28fe:	60 83       	st	Z, r22
    2900:	71 83       	std	Z+1, r23	; 0x01
    2902:	82 83       	std	Z+2, r24	; 0x02
    2904:	93 83       	std	Z+3, r25	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    2906:	18 86       	std	Y+8, r1	; 0x08
	u32 Local_As8Container[16];
	s32 Local_s32Reverse=0;
    2908:	1c 82       	std	Y+4, r1	; 0x04
    290a:	1d 82       	std	Y+5, r1	; 0x05
    290c:	1e 82       	std	Y+6, r1	; 0x06
    290e:	1f 82       	std	Y+7, r1	; 0x07
	u8 Local_u8Remainder=0 , Local_u8NumDigit=0;
    2910:	1b 82       	std	Y+3, r1	; 0x03
    2912:	1a 82       	std	Y+2, r1	; 0x02
   u8 x=0;
    2914:	19 82       	std	Y+1, r1	; 0x01
   if(Copy_s32Num ==0)
    2916:	fe 01       	movw	r30, r28
    2918:	e7 5b       	subi	r30, 0xB7	; 183
    291a:	ff 4f       	sbci	r31, 0xFF	; 255
    291c:	80 81       	ld	r24, Z
    291e:	91 81       	ldd	r25, Z+1	; 0x01
    2920:	a2 81       	ldd	r26, Z+2	; 0x02
    2922:	b3 81       	ldd	r27, Z+3	; 0x03
    2924:	00 97       	sbiw	r24, 0x00	; 0
    2926:	a1 05       	cpc	r26, r1
    2928:	b1 05       	cpc	r27, r1
    292a:	19 f4       	brne	.+6      	; 0x2932 <LCD_enuDisplayNum+0x54>
   	{
   		LCD_enuDisplayChar('0');
    292c:	80 e3       	ldi	r24, 0x30	; 48
    292e:	0e 94 57 12 	call	0x24ae	; 0x24ae <LCD_enuDisplayChar>

   	}
	if(Copy_s32Num <0)
    2932:	fe 01       	movw	r30, r28
    2934:	e7 5b       	subi	r30, 0xB7	; 183
    2936:	ff 4f       	sbci	r31, 0xFF	; 255
    2938:	80 81       	ld	r24, Z
    293a:	91 81       	ldd	r25, Z+1	; 0x01
    293c:	a2 81       	ldd	r26, Z+2	; 0x02
    293e:	b3 81       	ldd	r27, Z+3	; 0x03
    2940:	bb 23       	and	r27, r27
    2942:	0c f0       	brlt	.+2      	; 0x2946 <LCD_enuDisplayNum+0x68>
    2944:	63 c0       	rjmp	.+198    	; 0x2a0c <LCD_enuDisplayNum+0x12e>
	{
		LCD_enuDisplayChar('-');
    2946:	8d e2       	ldi	r24, 0x2D	; 45
    2948:	0e 94 57 12 	call	0x24ae	; 0x24ae <LCD_enuDisplayChar>
		Copy_s32Num *= -1 ;
    294c:	9e 01       	movw	r18, r28
    294e:	27 5b       	subi	r18, 0xB7	; 183
    2950:	3f 4f       	sbci	r19, 0xFF	; 255
    2952:	fe 01       	movw	r30, r28
    2954:	e7 5b       	subi	r30, 0xB7	; 183
    2956:	ff 4f       	sbci	r31, 0xFF	; 255
    2958:	80 81       	ld	r24, Z
    295a:	91 81       	ldd	r25, Z+1	; 0x01
    295c:	a2 81       	ldd	r26, Z+2	; 0x02
    295e:	b3 81       	ldd	r27, Z+3	; 0x03
    2960:	b0 95       	com	r27
    2962:	a0 95       	com	r26
    2964:	90 95       	com	r25
    2966:	81 95       	neg	r24
    2968:	9f 4f       	sbci	r25, 0xFF	; 255
    296a:	af 4f       	sbci	r26, 0xFF	; 255
    296c:	bf 4f       	sbci	r27, 0xFF	; 255
    296e:	f9 01       	movw	r30, r18
    2970:	80 83       	st	Z, r24
    2972:	91 83       	std	Z+1, r25	; 0x01
    2974:	a2 83       	std	Z+2, r26	; 0x02
    2976:	b3 83       	std	Z+3, r27	; 0x03
    2978:	49 c0       	rjmp	.+146    	; 0x2a0c <LCD_enuDisplayNum+0x12e>
	}

	while (Copy_s32Num)
	{
		Local_u8Remainder = Copy_s32Num % 10;
    297a:	fe 01       	movw	r30, r28
    297c:	e7 5b       	subi	r30, 0xB7	; 183
    297e:	ff 4f       	sbci	r31, 0xFF	; 255
    2980:	80 81       	ld	r24, Z
    2982:	91 81       	ldd	r25, Z+1	; 0x01
    2984:	a2 81       	ldd	r26, Z+2	; 0x02
    2986:	b3 81       	ldd	r27, Z+3	; 0x03
    2988:	2a e0       	ldi	r18, 0x0A	; 10
    298a:	30 e0       	ldi	r19, 0x00	; 0
    298c:	40 e0       	ldi	r20, 0x00	; 0
    298e:	50 e0       	ldi	r21, 0x00	; 0
    2990:	bc 01       	movw	r22, r24
    2992:	cd 01       	movw	r24, r26
    2994:	0e 94 d1 15 	call	0x2ba2	; 0x2ba2 <__divmodsi4>
    2998:	dc 01       	movw	r26, r24
    299a:	cb 01       	movw	r24, r22
    299c:	8b 83       	std	Y+3, r24	; 0x03
		Local_s32Reverse = Local_s32Reverse * 10 + Local_u8Remainder;
    299e:	8c 81       	ldd	r24, Y+4	; 0x04
    29a0:	9d 81       	ldd	r25, Y+5	; 0x05
    29a2:	ae 81       	ldd	r26, Y+6	; 0x06
    29a4:	bf 81       	ldd	r27, Y+7	; 0x07
    29a6:	2a e0       	ldi	r18, 0x0A	; 10
    29a8:	30 e0       	ldi	r19, 0x00	; 0
    29aa:	40 e0       	ldi	r20, 0x00	; 0
    29ac:	50 e0       	ldi	r21, 0x00	; 0
    29ae:	bc 01       	movw	r22, r24
    29b0:	cd 01       	movw	r24, r26
    29b2:	0e 94 b2 15 	call	0x2b64	; 0x2b64 <__mulsi3>
    29b6:	9b 01       	movw	r18, r22
    29b8:	ac 01       	movw	r20, r24
    29ba:	8b 81       	ldd	r24, Y+3	; 0x03
    29bc:	88 2f       	mov	r24, r24
    29be:	90 e0       	ldi	r25, 0x00	; 0
    29c0:	a0 e0       	ldi	r26, 0x00	; 0
    29c2:	b0 e0       	ldi	r27, 0x00	; 0
    29c4:	82 0f       	add	r24, r18
    29c6:	93 1f       	adc	r25, r19
    29c8:	a4 1f       	adc	r26, r20
    29ca:	b5 1f       	adc	r27, r21
    29cc:	8c 83       	std	Y+4, r24	; 0x04
    29ce:	9d 83       	std	Y+5, r25	; 0x05
    29d0:	ae 83       	std	Y+6, r26	; 0x06
    29d2:	bf 83       	std	Y+7, r27	; 0x07
		Copy_s32Num /=10;
    29d4:	8e 01       	movw	r16, r28
    29d6:	07 5b       	subi	r16, 0xB7	; 183
    29d8:	1f 4f       	sbci	r17, 0xFF	; 255
    29da:	fe 01       	movw	r30, r28
    29dc:	e7 5b       	subi	r30, 0xB7	; 183
    29de:	ff 4f       	sbci	r31, 0xFF	; 255
    29e0:	80 81       	ld	r24, Z
    29e2:	91 81       	ldd	r25, Z+1	; 0x01
    29e4:	a2 81       	ldd	r26, Z+2	; 0x02
    29e6:	b3 81       	ldd	r27, Z+3	; 0x03
    29e8:	2a e0       	ldi	r18, 0x0A	; 10
    29ea:	30 e0       	ldi	r19, 0x00	; 0
    29ec:	40 e0       	ldi	r20, 0x00	; 0
    29ee:	50 e0       	ldi	r21, 0x00	; 0
    29f0:	bc 01       	movw	r22, r24
    29f2:	cd 01       	movw	r24, r26
    29f4:	0e 94 d1 15 	call	0x2ba2	; 0x2ba2 <__divmodsi4>
    29f8:	da 01       	movw	r26, r20
    29fa:	c9 01       	movw	r24, r18
    29fc:	f8 01       	movw	r30, r16
    29fe:	80 83       	st	Z, r24
    2a00:	91 83       	std	Z+1, r25	; 0x01
    2a02:	a2 83       	std	Z+2, r26	; 0x02
    2a04:	b3 83       	std	Z+3, r27	; 0x03
		Local_u8NumDigit ++;
    2a06:	8a 81       	ldd	r24, Y+2	; 0x02
    2a08:	8f 5f       	subi	r24, 0xFF	; 255
    2a0a:	8a 83       	std	Y+2, r24	; 0x02
	{
		LCD_enuDisplayChar('-');
		Copy_s32Num *= -1 ;
	}

	while (Copy_s32Num)
    2a0c:	fe 01       	movw	r30, r28
    2a0e:	e7 5b       	subi	r30, 0xB7	; 183
    2a10:	ff 4f       	sbci	r31, 0xFF	; 255
    2a12:	80 81       	ld	r24, Z
    2a14:	91 81       	ldd	r25, Z+1	; 0x01
    2a16:	a2 81       	ldd	r26, Z+2	; 0x02
    2a18:	b3 81       	ldd	r27, Z+3	; 0x03
    2a1a:	00 97       	sbiw	r24, 0x00	; 0
    2a1c:	a1 05       	cpc	r26, r1
    2a1e:	b1 05       	cpc	r27, r1
    2a20:	09 f0       	breq	.+2      	; 0x2a24 <LCD_enuDisplayNum+0x146>
    2a22:	ab cf       	rjmp	.-170    	; 0x297a <LCD_enuDisplayNum+0x9c>
    2a24:	2a c0       	rjmp	.+84     	; 0x2a7a <LCD_enuDisplayNum+0x19c>
		Local_u8NumDigit ++;
	}

	while (Local_u8NumDigit)
	{
		Local_u8Remainder = Local_s32Reverse % 10;
    2a26:	8c 81       	ldd	r24, Y+4	; 0x04
    2a28:	9d 81       	ldd	r25, Y+5	; 0x05
    2a2a:	ae 81       	ldd	r26, Y+6	; 0x06
    2a2c:	bf 81       	ldd	r27, Y+7	; 0x07
    2a2e:	2a e0       	ldi	r18, 0x0A	; 10
    2a30:	30 e0       	ldi	r19, 0x00	; 0
    2a32:	40 e0       	ldi	r20, 0x00	; 0
    2a34:	50 e0       	ldi	r21, 0x00	; 0
    2a36:	bc 01       	movw	r22, r24
    2a38:	cd 01       	movw	r24, r26
    2a3a:	0e 94 d1 15 	call	0x2ba2	; 0x2ba2 <__divmodsi4>
    2a3e:	dc 01       	movw	r26, r24
    2a40:	cb 01       	movw	r24, r22
    2a42:	8b 83       	std	Y+3, r24	; 0x03

		x=Local_u8Remainder + '0';
    2a44:	8b 81       	ldd	r24, Y+3	; 0x03
    2a46:	80 5d       	subi	r24, 0xD0	; 208
    2a48:	89 83       	std	Y+1, r24	; 0x01
		LCD_enuDisplayChar(x);
    2a4a:	89 81       	ldd	r24, Y+1	; 0x01
    2a4c:	0e 94 57 12 	call	0x24ae	; 0x24ae <LCD_enuDisplayChar>
		Local_s32Reverse /= 10;
    2a50:	8c 81       	ldd	r24, Y+4	; 0x04
    2a52:	9d 81       	ldd	r25, Y+5	; 0x05
    2a54:	ae 81       	ldd	r26, Y+6	; 0x06
    2a56:	bf 81       	ldd	r27, Y+7	; 0x07
    2a58:	2a e0       	ldi	r18, 0x0A	; 10
    2a5a:	30 e0       	ldi	r19, 0x00	; 0
    2a5c:	40 e0       	ldi	r20, 0x00	; 0
    2a5e:	50 e0       	ldi	r21, 0x00	; 0
    2a60:	bc 01       	movw	r22, r24
    2a62:	cd 01       	movw	r24, r26
    2a64:	0e 94 d1 15 	call	0x2ba2	; 0x2ba2 <__divmodsi4>
    2a68:	da 01       	movw	r26, r20
    2a6a:	c9 01       	movw	r24, r18
    2a6c:	8c 83       	std	Y+4, r24	; 0x04
    2a6e:	9d 83       	std	Y+5, r25	; 0x05
    2a70:	ae 83       	std	Y+6, r26	; 0x06
    2a72:	bf 83       	std	Y+7, r27	; 0x07
		Local_u8NumDigit --;
    2a74:	8a 81       	ldd	r24, Y+2	; 0x02
    2a76:	81 50       	subi	r24, 0x01	; 1
    2a78:	8a 83       	std	Y+2, r24	; 0x02
		Local_s32Reverse = Local_s32Reverse * 10 + Local_u8Remainder;
		Copy_s32Num /=10;
		Local_u8NumDigit ++;
	}

	while (Local_u8NumDigit)
    2a7a:	8a 81       	ldd	r24, Y+2	; 0x02
    2a7c:	88 23       	and	r24, r24
    2a7e:	99 f6       	brne	.-90     	; 0x2a26 <LCD_enuDisplayNum+0x148>
		LCD_enuDisplayChar(x);
		Local_s32Reverse /= 10;
		Local_u8NumDigit --;
	}

	return Local_enuErrorState;
    2a80:	88 85       	ldd	r24, Y+8	; 0x08
}
    2a82:	c4 5b       	subi	r28, 0xB4	; 180
    2a84:	df 4f       	sbci	r29, 0xFF	; 255
    2a86:	0f b6       	in	r0, 0x3f	; 63
    2a88:	f8 94       	cli
    2a8a:	de bf       	out	0x3e, r29	; 62
    2a8c:	0f be       	out	0x3f, r0	; 63
    2a8e:	cd bf       	out	0x3d, r28	; 61
    2a90:	cf 91       	pop	r28
    2a92:	df 91       	pop	r29
    2a94:	1f 91       	pop	r17
    2a96:	0f 91       	pop	r16
    2a98:	08 95       	ret

00002a9a <main>:
extern EXTI_t EXTI_AstrEXTIConfig[3];

 volatile void Read_POT(void *ptr);

int main(void)
{
    2a9a:	df 93       	push	r29
    2a9c:	cf 93       	push	r28
    2a9e:	00 d0       	rcall	.+0      	; 0x2aa0 <main+0x6>
    2aa0:	cd b7       	in	r28, 0x3d	; 61
    2aa2:	de b7       	in	r29, 0x3e	; 62
	u16 ADC_Read = 0;
    2aa4:	1a 82       	std	Y+2, r1	; 0x02
    2aa6:	19 82       	std	Y+1, r1	; 0x01
	DIO_enuSetPinDirection(DIO_u8PORTA, DIO_u8PIN2, DIO_u8INPUT); //input ADC
    2aa8:	80 e0       	ldi	r24, 0x00	; 0
    2aaa:	62 e0       	ldi	r22, 0x02	; 2
    2aac:	40 e0       	ldi	r20, 0x00	; 0
    2aae:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>

	DIO_enuSetPinDirection(DIO_u8PORTD, DIO_u8PIN2, DIO_u8INPUT); //switch
    2ab2:	83 e0       	ldi	r24, 0x03	; 3
    2ab4:	62 e0       	ldi	r22, 0x02	; 2
    2ab6:	40 e0       	ldi	r20, 0x00	; 0
    2ab8:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_enuSetPinDirection>
	DIO_enuSetPinVal(DIO_u8PORTD, DIO_u8PIN2, DIO_u8PULLUP);
    2abc:	83 e0       	ldi	r24, 0x03	; 3
    2abe:	62 e0       	ldi	r22, 0x02	; 2
    2ac0:	41 e0       	ldi	r20, 0x01	; 1
    2ac2:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <DIO_enuSetPinVal>

	EXTI_enuInit(EXTI_AstrEXTIConfig);
    2ac6:	88 e6       	ldi	r24, 0x68	; 104
    2ac8:	90 e0       	ldi	r25, 0x00	; 0
    2aca:	0e 94 d2 05 	call	0xba4	; 0xba4 <EXTI_enuInit>
	EXTI_enuEnableINT(INT0);
    2ace:	80 e0       	ldi	r24, 0x00	; 0
    2ad0:	0e 94 d7 07 	call	0xfae	; 0xfae <EXTI_enuEnableINT>
	EXTI_enuSetSenseLevel(INT0, FALLING_EDGE);
    2ad4:	80 e0       	ldi	r24, 0x00	; 0
    2ad6:	62 e0       	ldi	r22, 0x02	; 2
    2ad8:	0e 94 00 07 	call	0xe00	; 0xe00 <EXTI_enuSetSenseLevel>


	ADC_enuInit();
    2adc:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <ADC_enuInit>
	ADC_enuSelectChannel(ADC2);
    2ae0:	82 e0       	ldi	r24, 0x02	; 2
    2ae2:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <ADC_enuSelectChannel>
	ADC_enuEnableTriggerMode(EXTI0_TRIG);
    2ae6:	83 e0       	ldi	r24, 0x03	; 3
    2ae8:	0e 94 91 0e 	call	0x1d22	; 0x1d22 <ADC_enuEnableTriggerMode>
	ADC_enuEnableInterruptrMode();
    2aec:	0e 94 b4 0f 	call	0x1f68	; 0x1f68 <ADC_enuEnableInterruptrMode>
	ADC_enuCallBack(Read_POT,&ADC_Read);
    2af0:	89 e8       	ldi	r24, 0x89	; 137
    2af2:	95 e1       	ldi	r25, 0x15	; 21
    2af4:	9e 01       	movw	r18, r28
    2af6:	2f 5f       	subi	r18, 0xFF	; 255
    2af8:	3f 4f       	sbci	r19, 0xFF	; 255
    2afa:	b9 01       	movw	r22, r18
    2afc:	0e 94 d8 0f 	call	0x1fb0	; 0x1fb0 <ADC_enuCallBack>
	ADC_enuEnable();
    2b00:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <ADC_enuEnable>
	ADC_enuStartConversion();
    2b04:	0e 94 ee 0d 	call	0x1bdc	; 0x1bdc <ADC_enuStartConversion>
	LCD_enuInit();
    2b08:	0e 94 37 10 	call	0x206e	; 0x206e <LCD_enuInit>

	//DIO_enuSetPortDirection(DIO_u8PORTC, 0xFF);

	GIE_enuGloable_Interrupt_Enable();
    2b0c:	0e 94 a3 05 	call	0xb46	; 0xb46 <GIE_enuGloable_Interrupt_Enable>
    2b10:	ff cf       	rjmp	.-2      	; 0x2b10 <main+0x76>

00002b12 <Read_POT>:
    	//DIO_enuSetPortVal(DIO_u8PORTC, ADC_Read);

    }
}
 volatile void Read_POT(void *ptr)
{
    2b12:	df 93       	push	r29
    2b14:	cf 93       	push	r28
    2b16:	00 d0       	rcall	.+0      	; 0x2b18 <Read_POT+0x6>
    2b18:	00 d0       	rcall	.+0      	; 0x2b1a <Read_POT+0x8>
    2b1a:	00 d0       	rcall	.+0      	; 0x2b1c <Read_POT+0xa>
    2b1c:	cd b7       	in	r28, 0x3d	; 61
    2b1e:	de b7       	in	r29, 0x3e	; 62
    2b20:	9e 83       	std	Y+6, r25	; 0x06
    2b22:	8d 83       	std	Y+5, r24	; 0x05
	ADC_enuReadValue(ptr);
    2b24:	8d 81       	ldd	r24, Y+5	; 0x05
    2b26:	9e 81       	ldd	r25, Y+6	; 0x06
    2b28:	0e 94 67 0e 	call	0x1cce	; 0x1cce <ADC_enuReadValue>
	u32 read=*(u16*)ptr;
    2b2c:	ed 81       	ldd	r30, Y+5	; 0x05
    2b2e:	fe 81       	ldd	r31, Y+6	; 0x06
    2b30:	80 81       	ld	r24, Z
    2b32:	91 81       	ldd	r25, Z+1	; 0x01
    2b34:	cc 01       	movw	r24, r24
    2b36:	a0 e0       	ldi	r26, 0x00	; 0
    2b38:	b0 e0       	ldi	r27, 0x00	; 0
    2b3a:	89 83       	std	Y+1, r24	; 0x01
    2b3c:	9a 83       	std	Y+2, r25	; 0x02
    2b3e:	ab 83       	std	Y+3, r26	; 0x03
    2b40:	bc 83       	std	Y+4, r27	; 0x04
	LCD_enuDisplayNum(read);
    2b42:	89 81       	ldd	r24, Y+1	; 0x01
    2b44:	9a 81       	ldd	r25, Y+2	; 0x02
    2b46:	ab 81       	ldd	r26, Y+3	; 0x03
    2b48:	bc 81       	ldd	r27, Y+4	; 0x04
    2b4a:	bc 01       	movw	r22, r24
    2b4c:	cd 01       	movw	r24, r26
    2b4e:	0e 94 6f 14 	call	0x28de	; 0x28de <LCD_enuDisplayNum>


}
    2b52:	26 96       	adiw	r28, 0x06	; 6
    2b54:	0f b6       	in	r0, 0x3f	; 63
    2b56:	f8 94       	cli
    2b58:	de bf       	out	0x3e, r29	; 62
    2b5a:	0f be       	out	0x3f, r0	; 63
    2b5c:	cd bf       	out	0x3d, r28	; 61
    2b5e:	cf 91       	pop	r28
    2b60:	df 91       	pop	r29
    2b62:	08 95       	ret

00002b64 <__mulsi3>:
    2b64:	62 9f       	mul	r22, r18
    2b66:	d0 01       	movw	r26, r0
    2b68:	73 9f       	mul	r23, r19
    2b6a:	f0 01       	movw	r30, r0
    2b6c:	82 9f       	mul	r24, r18
    2b6e:	e0 0d       	add	r30, r0
    2b70:	f1 1d       	adc	r31, r1
    2b72:	64 9f       	mul	r22, r20
    2b74:	e0 0d       	add	r30, r0
    2b76:	f1 1d       	adc	r31, r1
    2b78:	92 9f       	mul	r25, r18
    2b7a:	f0 0d       	add	r31, r0
    2b7c:	83 9f       	mul	r24, r19
    2b7e:	f0 0d       	add	r31, r0
    2b80:	74 9f       	mul	r23, r20
    2b82:	f0 0d       	add	r31, r0
    2b84:	65 9f       	mul	r22, r21
    2b86:	f0 0d       	add	r31, r0
    2b88:	99 27       	eor	r25, r25
    2b8a:	72 9f       	mul	r23, r18
    2b8c:	b0 0d       	add	r27, r0
    2b8e:	e1 1d       	adc	r30, r1
    2b90:	f9 1f       	adc	r31, r25
    2b92:	63 9f       	mul	r22, r19
    2b94:	b0 0d       	add	r27, r0
    2b96:	e1 1d       	adc	r30, r1
    2b98:	f9 1f       	adc	r31, r25
    2b9a:	bd 01       	movw	r22, r26
    2b9c:	cf 01       	movw	r24, r30
    2b9e:	11 24       	eor	r1, r1
    2ba0:	08 95       	ret

00002ba2 <__divmodsi4>:
    2ba2:	97 fb       	bst	r25, 7
    2ba4:	09 2e       	mov	r0, r25
    2ba6:	05 26       	eor	r0, r21
    2ba8:	0e d0       	rcall	.+28     	; 0x2bc6 <__divmodsi4_neg1>
    2baa:	57 fd       	sbrc	r21, 7
    2bac:	04 d0       	rcall	.+8      	; 0x2bb6 <__divmodsi4_neg2>
    2bae:	14 d0       	rcall	.+40     	; 0x2bd8 <__udivmodsi4>
    2bb0:	0a d0       	rcall	.+20     	; 0x2bc6 <__divmodsi4_neg1>
    2bb2:	00 1c       	adc	r0, r0
    2bb4:	38 f4       	brcc	.+14     	; 0x2bc4 <__divmodsi4_exit>

00002bb6 <__divmodsi4_neg2>:
    2bb6:	50 95       	com	r21
    2bb8:	40 95       	com	r20
    2bba:	30 95       	com	r19
    2bbc:	21 95       	neg	r18
    2bbe:	3f 4f       	sbci	r19, 0xFF	; 255
    2bc0:	4f 4f       	sbci	r20, 0xFF	; 255
    2bc2:	5f 4f       	sbci	r21, 0xFF	; 255

00002bc4 <__divmodsi4_exit>:
    2bc4:	08 95       	ret

00002bc6 <__divmodsi4_neg1>:
    2bc6:	f6 f7       	brtc	.-4      	; 0x2bc4 <__divmodsi4_exit>
    2bc8:	90 95       	com	r25
    2bca:	80 95       	com	r24
    2bcc:	70 95       	com	r23
    2bce:	61 95       	neg	r22
    2bd0:	7f 4f       	sbci	r23, 0xFF	; 255
    2bd2:	8f 4f       	sbci	r24, 0xFF	; 255
    2bd4:	9f 4f       	sbci	r25, 0xFF	; 255
    2bd6:	08 95       	ret

00002bd8 <__udivmodsi4>:
    2bd8:	a1 e2       	ldi	r26, 0x21	; 33
    2bda:	1a 2e       	mov	r1, r26
    2bdc:	aa 1b       	sub	r26, r26
    2bde:	bb 1b       	sub	r27, r27
    2be0:	fd 01       	movw	r30, r26
    2be2:	0d c0       	rjmp	.+26     	; 0x2bfe <__udivmodsi4_ep>

00002be4 <__udivmodsi4_loop>:
    2be4:	aa 1f       	adc	r26, r26
    2be6:	bb 1f       	adc	r27, r27
    2be8:	ee 1f       	adc	r30, r30
    2bea:	ff 1f       	adc	r31, r31
    2bec:	a2 17       	cp	r26, r18
    2bee:	b3 07       	cpc	r27, r19
    2bf0:	e4 07       	cpc	r30, r20
    2bf2:	f5 07       	cpc	r31, r21
    2bf4:	20 f0       	brcs	.+8      	; 0x2bfe <__udivmodsi4_ep>
    2bf6:	a2 1b       	sub	r26, r18
    2bf8:	b3 0b       	sbc	r27, r19
    2bfa:	e4 0b       	sbc	r30, r20
    2bfc:	f5 0b       	sbc	r31, r21

00002bfe <__udivmodsi4_ep>:
    2bfe:	66 1f       	adc	r22, r22
    2c00:	77 1f       	adc	r23, r23
    2c02:	88 1f       	adc	r24, r24
    2c04:	99 1f       	adc	r25, r25
    2c06:	1a 94       	dec	r1
    2c08:	69 f7       	brne	.-38     	; 0x2be4 <__udivmodsi4_loop>
    2c0a:	60 95       	com	r22
    2c0c:	70 95       	com	r23
    2c0e:	80 95       	com	r24
    2c10:	90 95       	com	r25
    2c12:	9b 01       	movw	r18, r22
    2c14:	ac 01       	movw	r20, r24
    2c16:	bd 01       	movw	r22, r26
    2c18:	cf 01       	movw	r24, r30
    2c1a:	08 95       	ret

00002c1c <__prologue_saves__>:
    2c1c:	2f 92       	push	r2
    2c1e:	3f 92       	push	r3
    2c20:	4f 92       	push	r4
    2c22:	5f 92       	push	r5
    2c24:	6f 92       	push	r6
    2c26:	7f 92       	push	r7
    2c28:	8f 92       	push	r8
    2c2a:	9f 92       	push	r9
    2c2c:	af 92       	push	r10
    2c2e:	bf 92       	push	r11
    2c30:	cf 92       	push	r12
    2c32:	df 92       	push	r13
    2c34:	ef 92       	push	r14
    2c36:	ff 92       	push	r15
    2c38:	0f 93       	push	r16
    2c3a:	1f 93       	push	r17
    2c3c:	cf 93       	push	r28
    2c3e:	df 93       	push	r29
    2c40:	cd b7       	in	r28, 0x3d	; 61
    2c42:	de b7       	in	r29, 0x3e	; 62
    2c44:	ca 1b       	sub	r28, r26
    2c46:	db 0b       	sbc	r29, r27
    2c48:	0f b6       	in	r0, 0x3f	; 63
    2c4a:	f8 94       	cli
    2c4c:	de bf       	out	0x3e, r29	; 62
    2c4e:	0f be       	out	0x3f, r0	; 63
    2c50:	cd bf       	out	0x3d, r28	; 61
    2c52:	09 94       	ijmp

00002c54 <__epilogue_restores__>:
    2c54:	2a 88       	ldd	r2, Y+18	; 0x12
    2c56:	39 88       	ldd	r3, Y+17	; 0x11
    2c58:	48 88       	ldd	r4, Y+16	; 0x10
    2c5a:	5f 84       	ldd	r5, Y+15	; 0x0f
    2c5c:	6e 84       	ldd	r6, Y+14	; 0x0e
    2c5e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2c60:	8c 84       	ldd	r8, Y+12	; 0x0c
    2c62:	9b 84       	ldd	r9, Y+11	; 0x0b
    2c64:	aa 84       	ldd	r10, Y+10	; 0x0a
    2c66:	b9 84       	ldd	r11, Y+9	; 0x09
    2c68:	c8 84       	ldd	r12, Y+8	; 0x08
    2c6a:	df 80       	ldd	r13, Y+7	; 0x07
    2c6c:	ee 80       	ldd	r14, Y+6	; 0x06
    2c6e:	fd 80       	ldd	r15, Y+5	; 0x05
    2c70:	0c 81       	ldd	r16, Y+4	; 0x04
    2c72:	1b 81       	ldd	r17, Y+3	; 0x03
    2c74:	aa 81       	ldd	r26, Y+2	; 0x02
    2c76:	b9 81       	ldd	r27, Y+1	; 0x01
    2c78:	ce 0f       	add	r28, r30
    2c7a:	d1 1d       	adc	r29, r1
    2c7c:	0f b6       	in	r0, 0x3f	; 63
    2c7e:	f8 94       	cli
    2c80:	de bf       	out	0x3e, r29	; 62
    2c82:	0f be       	out	0x3f, r0	; 63
    2c84:	cd bf       	out	0x3d, r28	; 61
    2c86:	ed 01       	movw	r28, r26
    2c88:	08 95       	ret

00002c8a <_exit>:
    2c8a:	f8 94       	cli

00002c8c <__stop_program>:
    2c8c:	ff cf       	rjmp	.-2      	; 0x2c8c <__stop_program>
