--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml IF_analysis.twx IF_analysis.ncd -o IF_analysis.twr
IF_analysis.pcf -ucf IF_analysis.ucf

Design file:              IF_analysis.ncd
Physical constraint file: IF_analysis.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.930ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: your_instance_name/dcm_sp_inst/CLKFX
  Logical resource: your_instance_name/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: your_instance_name/dcm_sp_inst/CLKIN
  Logical resource: your_instance_name/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: your_instance_name/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: your_instance_name/dcm_sp_inst/CLKIN
  Logical resource: your_instance_name/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: your_instance_name/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_100 = PERIOD TIMEGRP "CLOCK_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_100 = PERIOD TIMEGRP "CLOCK_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y5.CLKAWRCLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y5.CLKBRDCLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_CLOCK_50 / 
2.08333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59966 paths analyzed, 2612 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.482ns.
--------------------------------------------------------------------------------

Paths for end point FFT/sum_imag_40 (SLICE_X8Y26.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_17 (FF)
  Destination:          FFT/sum_imag_40 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.250ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.539 - 0.536)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_17 to FFT/sum_imag_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.447   fft_points<18>
                                                       fft_points_17
    SLICE_X18Y18.A2      net (fanout=4)        1.003   fft_points<17>
    SLICE_X18Y18.COUT    Topcya                0.409   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi8
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B4       net (fanout=54)       2.747   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B        Tilo                  0.259   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_1_INV_0
    SLICE_X8Y26.CE       net (fanout=8)        0.975   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
    SLICE_X8Y26.CLK      Tceck                 0.331   FFT/sum_imag<43>
                                                       FFT/sum_imag_40
    -------------------------------------------------  ---------------------------
    Total                                      6.250ns (1.522ns logic, 4.728ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_17 (FF)
  Destination:          FFT/sum_imag_40 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.236ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.539 - 0.536)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_17 to FFT/sum_imag_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.447   fft_points<18>
                                                       fft_points_17
    SLICE_X18Y18.A2      net (fanout=4)        1.003   fft_points<17>
    SLICE_X18Y18.COUT    Topcya                0.395   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<8>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B4       net (fanout=54)       2.747   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B        Tilo                  0.259   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_1_INV_0
    SLICE_X8Y26.CE       net (fanout=8)        0.975   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
    SLICE_X8Y26.CLK      Tceck                 0.331   FFT/sum_imag<43>
                                                       FFT/sum_imag_40
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (1.508ns logic, 4.728ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FFT/pnt_cnt_15 (FF)
  Destination:          FFT/sum_imag_40 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.218ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.539 - 0.538)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FFT/pnt_cnt_15 to FFT/sum_imag_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.DQ      Tcko                  0.391   FFT/pnt_cnt<15>
                                                       FFT/pnt_cnt_15
    SLICE_X18Y17.D2      net (fanout=3)        1.076   FFT/pnt_cnt<15>
    SLICE_X18Y17.COUT    Topcyd                0.281   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi7
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X18Y18.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B4       net (fanout=54)       2.747   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B        Tilo                  0.259   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_1_INV_0
    SLICE_X8Y26.CE       net (fanout=8)        0.975   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
    SLICE_X8Y26.CLK      Tceck                 0.331   FFT/sum_imag<43>
                                                       FFT/sum_imag_40
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (1.414ns logic, 4.804ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point FFT/sum_imag_42 (SLICE_X8Y26.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_17 (FF)
  Destination:          FFT/sum_imag_42 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.214ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.539 - 0.536)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_17 to FFT/sum_imag_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.447   fft_points<18>
                                                       fft_points_17
    SLICE_X18Y18.A2      net (fanout=4)        1.003   fft_points<17>
    SLICE_X18Y18.COUT    Topcya                0.409   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi8
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B4       net (fanout=54)       2.747   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B        Tilo                  0.259   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_1_INV_0
    SLICE_X8Y26.CE       net (fanout=8)        0.975   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
    SLICE_X8Y26.CLK      Tceck                 0.295   FFT/sum_imag<43>
                                                       FFT/sum_imag_42
    -------------------------------------------------  ---------------------------
    Total                                      6.214ns (1.486ns logic, 4.728ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_17 (FF)
  Destination:          FFT/sum_imag_42 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.200ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.539 - 0.536)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_17 to FFT/sum_imag_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.447   fft_points<18>
                                                       fft_points_17
    SLICE_X18Y18.A2      net (fanout=4)        1.003   fft_points<17>
    SLICE_X18Y18.COUT    Topcya                0.395   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<8>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B4       net (fanout=54)       2.747   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B        Tilo                  0.259   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_1_INV_0
    SLICE_X8Y26.CE       net (fanout=8)        0.975   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
    SLICE_X8Y26.CLK      Tceck                 0.295   FFT/sum_imag<43>
                                                       FFT/sum_imag_42
    -------------------------------------------------  ---------------------------
    Total                                      6.200ns (1.472ns logic, 4.728ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FFT/pnt_cnt_15 (FF)
  Destination:          FFT/sum_imag_42 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.182ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.539 - 0.538)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FFT/pnt_cnt_15 to FFT/sum_imag_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.DQ      Tcko                  0.391   FFT/pnt_cnt<15>
                                                       FFT/pnt_cnt_15
    SLICE_X18Y17.D2      net (fanout=3)        1.076   FFT/pnt_cnt<15>
    SLICE_X18Y17.COUT    Topcyd                0.281   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi7
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X18Y18.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B4       net (fanout=54)       2.747   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B        Tilo                  0.259   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_1_INV_0
    SLICE_X8Y26.CE       net (fanout=8)        0.975   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
    SLICE_X8Y26.CLK      Tceck                 0.295   FFT/sum_imag<43>
                                                       FFT/sum_imag_42
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (1.378ns logic, 4.804ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point FFT/sum_imag_43 (SLICE_X8Y26.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_17 (FF)
  Destination:          FFT/sum_imag_43 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.210ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.539 - 0.536)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_17 to FFT/sum_imag_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.447   fft_points<18>
                                                       fft_points_17
    SLICE_X18Y18.A2      net (fanout=4)        1.003   fft_points<17>
    SLICE_X18Y18.COUT    Topcya                0.409   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi8
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B4       net (fanout=54)       2.747   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B        Tilo                  0.259   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_1_INV_0
    SLICE_X8Y26.CE       net (fanout=8)        0.975   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
    SLICE_X8Y26.CLK      Tceck                 0.291   FFT/sum_imag<43>
                                                       FFT/sum_imag_43
    -------------------------------------------------  ---------------------------
    Total                                      6.210ns (1.482ns logic, 4.728ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_17 (FF)
  Destination:          FFT/sum_imag_43 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.196ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.539 - 0.536)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_17 to FFT/sum_imag_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.447   fft_points<18>
                                                       fft_points_17
    SLICE_X18Y18.A2      net (fanout=4)        1.003   fft_points<17>
    SLICE_X18Y18.COUT    Topcya                0.395   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<8>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B4       net (fanout=54)       2.747   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B        Tilo                  0.259   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_1_INV_0
    SLICE_X8Y26.CE       net (fanout=8)        0.975   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
    SLICE_X8Y26.CLK      Tceck                 0.291   FFT/sum_imag<43>
                                                       FFT/sum_imag_43
    -------------------------------------------------  ---------------------------
    Total                                      6.196ns (1.468ns logic, 4.728ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FFT/pnt_cnt_15 (FF)
  Destination:          FFT/sum_imag_43 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.178ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.539 - 0.538)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FFT/pnt_cnt_15 to FFT/sum_imag_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.DQ      Tcko                  0.391   FFT/pnt_cnt<15>
                                                       FFT/pnt_cnt_15
    SLICE_X18Y17.D2      net (fanout=3)        1.076   FFT/pnt_cnt<15>
    SLICE_X18Y17.COUT    Topcyd                0.281   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi7
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X18Y18.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X18Y19.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B4       net (fanout=54)       2.747   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X7Y29.B        Tilo                  0.259   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_1_INV_0
    SLICE_X8Y26.CE       net (fanout=8)        0.975   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv11
    SLICE_X8Y26.CLK      Tceck                 0.291   FFT/sum_imag<43>
                                                       FFT/sum_imag_43
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.374ns logic, 4.804ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_CLOCK_50 / 2.08333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y12.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_in_13 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         clk_100_BUFG rising at 9.600ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_in_13 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.BQ      Tcko                  0.198   mem_in<15>
                                                       mem_in_13
    RAMB16_X1Y12.DIA6    net (fanout=4)        0.187   mem_in<13>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.053   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.145ns logic, 0.187ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point FFT/windowing_mult/blk00000001/blk00000004 (DSP48_X0Y4.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FFT/mult_b_5 (FF)
  Destination:          FFT/windowing_mult/blk00000001/blk00000004 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.111 - 0.103)
  Source Clock:         clk_100_BUFG rising at 9.600ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FFT/mult_b_5 to FFT/windowing_mult/blk00000001/blk00000004
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.BQ       Tcko                  0.198   FFT/mult_b<6>
                                                       FFT/mult_b_5
    DSP48_X0Y4.B5        net (fanout=2)        0.174   FFT/mult_b<5>
    DSP48_X0Y4.CLK       Tdspckd_B_B0REG(-Th)     0.037   FFT/windowing_mult/blk00000001/blk00000004
                                                       FFT/windowing_mult/blk00000001/blk00000004
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.161ns logic, 0.174ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y12.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_in_12 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         clk_100_BUFG rising at 9.600ns
  Destination Clock:    clk_100_BUFG rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_in_12 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.AQ      Tcko                  0.198   mem_in<15>
                                                       mem_in_12
    RAMB16_X1Y12.DIA5    net (fanout=4)        0.199   mem_in<12>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.053   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.145ns logic, 0.199ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_CLOCK_50 / 2.08333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.476ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y5.CLKAWRCLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 6.476ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y5.CLKBRDCLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 6.476ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK_50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_50                    |     20.000ns|      8.000ns|     13.504ns|            0|            0|            0|        59966|
| TS_clk_100                    |      9.600ns|      6.482ns|          N/A|            0|            0|        59966|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.482|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 59966 paths, 0 nets, and 3119 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May  6 19:14:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 416 MB



