# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab6.srcs/sources_1/ip/clk80Gen" \
"../../../../lab6.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../lab6.srcs/sources_1/imports/lab6ece433fall2021tempate circuits/ROM2021FallTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
