{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552222911150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552222911160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 21:01:50 2019 " "Processing started: Sun Mar 10 21:01:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552222911160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222911160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222911160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552222911925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552222911925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/spi_master.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552222920718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222920718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/seg_scan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552222920724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222920724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552222920731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222920731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_bcd " "Found entity 1: seg_bcd" {  } { { "src/seg_bcd.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/seg_bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552222920738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222920738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds1302_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ds1302_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_test " "Found entity 1: ds1302_test" {  } { { "src/ds1302_test.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552222920746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222920746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds1302_io.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ds1302_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_io " "Found entity 1: ds1302_io" {  } { { "src/ds1302_io.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302_io.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552222920754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222920754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds1302.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ds1302.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302 " "Found entity 1: ds1302" {  } { { "src/ds1302.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552222920762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222920762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552222920768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222920768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_time_ack ds1302_test.v(50) " "Verilog HDL Implicit Net warning at ds1302_test.v(50): created implicit net for \"write_time_ack\"" {  } { { "src/ds1302_test.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302_test.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552222920769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552222920812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_bcd seg_bcd:seg_bcd_m0 " "Elaborating entity \"seg_bcd\" for hierarchy \"seg_bcd:seg_bcd_m0\"" {  } { { "src/top.v" "seg_bcd_m0" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552222920815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_bcd:seg_bcd_m0\|seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_bcd:seg_bcd_m0\|seg_decoder:seg_decoder_m0\"" {  } { { "src/seg_bcd.v" "seg_decoder_m0" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/seg_bcd.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552222920817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan seg_bcd:seg_bcd_m0\|seg_scan:seg_scan_m0 " "Elaborating entity \"seg_scan\" for hierarchy \"seg_bcd:seg_bcd_m0\|seg_scan:seg_scan_m0\"" {  } { { "src/seg_bcd.v" "seg_scan_m0" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/seg_bcd.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552222920824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_test ds1302_test:ds1302_test_m0 " "Elaborating entity \"ds1302_test\" for hierarchy \"ds1302_test:ds1302_test_m0\"" {  } { { "src/top.v" "ds1302_test_m0" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552222920827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302 ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0 " "Elaborating entity \"ds1302\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\"" {  } { { "src/ds1302_test.v" "ds1302_m0" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302_test.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552222920830 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(66) " "Verilog HDL Case Statement information at ds1302.v(66): all case item expressions in this case statement are onehot" {  } { { "src/ds1302.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1552222920832 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(85) " "Verilog HDL Case Statement information at ds1302.v(85): all case item expressions in this case statement are onehot" {  } { { "src/ds1302.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1552222920832 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(150) " "Verilog HDL Case Statement information at ds1302.v(150): all case item expressions in this case statement are onehot" {  } { { "src/ds1302.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302.v" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1552222920832 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(175) " "Verilog HDL Case Statement information at ds1302.v(175): all case item expressions in this case statement are onehot" {  } { { "src/ds1302.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302.v" 175 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1552222920832 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_io ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0 " "Elaborating entity \"ds1302_io\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\"" {  } { { "src/ds1302.v" "ds1302_io_m0" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552222920833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0\"" {  } { { "src/ds1302_io.v" "spi_master_m0" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/ds1302_io.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552222920836 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552222921367 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/seg_scan.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/seg_scan.v" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1552222921377 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1552222921377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "E:/FPGA/cyclone_projects/9.RTC_1302/src/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552222921430 "|top|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552222921430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552222921506 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552222921954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552222922088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552222922088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552222922161 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552222922161 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552222922161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552222922161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552222922161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552222922180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 21:02:02 2019 " "Processing ended: Sun Mar 10 21:02:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552222922180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552222922180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552222922180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552222922180 ""}
