src/stim.cc
src/stim/circuit/circuit.cc
src/stim/circuit/circuit_instruction.cc
src/stim/circuit/gate_decomposition.cc
src/stim/circuit/gate_target.cc
src/stim/gates/gate_data_annotations.cc
src/stim/gates/gate_data_blocks.cc
src/stim/gates/gate_data_collapsing.cc
src/stim/gates/gate_data_controlled.cc
src/stim/gates/gate_data_hada.cc
src/stim/gates/gate_data_heralded.cc
src/stim/gates/gate_data_noisy.cc
src/stim/gates/gate_data_pair_measure.cc
src/stim/gates/gate_data_pauli.cc
src/stim/gates/gate_data_pauli_product.cc
src/stim/gates/gate_data_period_3.cc
src/stim/gates/gate_data_period_4.cc
src/stim/gates/gate_data_pp.cc
src/stim/gates/gate_data_swaps.cc
src/stim/gates/gates.cc
src/stim/gen/circuit_gen_params.cc
src/stim/gen/gen_color_code.cc
src/stim/gen/gen_rep_code.cc
src/stim/gen/gen_surface_code.cc
src/stim/io/measure_record.cc
src/stim/io/measure_record_batch_writer.cc
src/stim/io/measure_record_writer.cc
src/stim/io/raii_file.cc
src/stim/io/sparse_shot.cc
src/stim/io/stim_data_formats.cc
src/stim/mem/bit_ref.cc
src/stim/mem/simd_util.cc
src/stim/mem/simd_word.cc
src/stim/mem/sparse_xor_vec.cc
src/stim/util_bot/arg_parse.cc
src/stim/util_bot/error_decomp.cc
src/stim/util_bot/probability_util.cc
