
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/tlul/rtl/tlul_adapter_reg.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">/**</pre>
<pre style="margin:0; padding:0 "> * Tile-Link UL adapter for Register interface</pre>
<pre style="margin:0; padding:0 "> */</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module tlul_adapter_reg import tlul_pkg::*; #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int RegAw = 8,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int RegDw = 32, // Shall be matched with TL_DW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int RegBw = RegDw/8</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // TL-UL interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic             re_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic             we_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [RegAw-1:0] addr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [RegDw-1:0] wdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [RegBw-1:0] be_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [RegDw-1:0] rdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    error_i</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int IW  = $bits(tl_i.a_source);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int SZW = $bits(tl_i.a_size);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic outstanding;    // Indicates current request is pending</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic a_ack, d_ack;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [RegDw-1:0] rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic             error, err_internal;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic addr_align_err;     // Size and alignment</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic malformed_meta_err; // User signal format error or unsupported</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic tl_err;             // Common TL-UL error checker</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [IW-1:0]  reqid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [SZW-1:0] reqsz;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d_op_e       rspop;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic rd_req, wr_req;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign a_ack   = tl_i.a_valid & tl_o.a_ready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign d_ack   = tl_o.d_valid & tl_i.d_ready;</pre>
<pre style="margin:0; padding:0 ">  // Request signal</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign wr_req  = a_ack & ((tl_i.a_opcode == PutFullData) | (tl_i.a_opcode == PutPartialData));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rd_req  = a_ack & (tl_i.a_opcode == Get);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign we_o    = wr_req & ~err_internal;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign re_o    = rd_req & ~err_internal;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign addr_o  = {tl_i.a_address[RegAw-1:2], 2'b00}; // generate always word-align</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign wdata_o = tl_i.a_data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign be_o    = tl_i.a_mask;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni)    outstanding <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    else if (a_ack) outstanding <= 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    else if (d_ack) outstanding <= 1'b0;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      reqid <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      reqsz <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      rspop <= AccessAck;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (a_ack) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      reqid <= tl_i.a_source;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      reqsz <= tl_i.a_size;</pre>
<pre style="margin:0; padding:0 ">      // Return AccessAckData regardless of error</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      rspop <= (rd_req) ? AccessAckData : AccessAck ;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      rdata  <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      error <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (a_ack) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      rdata <= (err_internal) ? '1 : rdata_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      error <= error_i | err_internal;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o = '{</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_ready:  ~outstanding,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_valid:  outstanding,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_opcode: rspop,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_param:  '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_size:   reqsz,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_source: reqid,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_sink:   '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_data:   rdata,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_user:  '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_error: error</pre>
<pre style="margin:0; padding:0 ">  };</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Error Handling //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign err_internal = addr_align_err | malformed_meta_err | tl_err ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // malformed_meta_err</pre>
<pre style="margin:0; padding:0 ">  //    Raised if not supported feature is turned on or user signal has malformed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign malformed_meta_err = (tl_i.a_user.parity_en == 1'b1);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // addr_align_err</pre>
<pre style="margin:0; padding:0 ">  //    Raised if addr isn't aligned with the size</pre>
<pre style="margin:0; padding:0 ">  //    Read size error is checked in tlul_assert.sv</pre>
<pre style="margin:0; padding:0 ">  //    Here is it added due to the limitation of register interface.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (wr_req) begin</pre>
<pre style="margin:0; padding:0 ">      // Only word-align is accepted based on comportability spec</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_align_err = |tl_i.a_address[1:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="margin:0; padding:0 ">      // No request</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_align_err = 1'b0;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // tl_err : separate checker</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_err u_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .err_o (tl_err)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(MatchedWidthAssert, RegDw == top_pkg::TL_DW)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
