#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Thu Dec  3 13:03:17 2020
# Process ID: 4548
# Current directory: D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.runs/synth_1
# Command line: vivado.exe -log fir_dec_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_dec_test.tcl
# Log file: D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.runs/synth_1/fir_dec_test.vds
# Journal file: D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fir_dec_test.tcl -notrace
Command: synth_design -top fir_dec_test -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20972 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 488.430 ; gain = 189.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir_dec_test' [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:23]
	Parameter D_W bound to: 8 - type: integer 
	Parameter C_W bound to: 16 - type: integer 
	Parameter TAPS bound to: 8 - type: integer 
	Parameter DECIMATE bound to: 1 - type: integer 
	Parameter MEM_FILE bound to: D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/coef_lp.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/coef_lp.mem' is read successfully [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:47]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:79]
WARNING: [Synth 8-6014] Unused sequential element shift_tmp_reg was removed.  [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:52]
INFO: [Synth 8-6155] done synthesizing module 'fir_dec_test' (1#1) [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:23]
WARNING: [Synth 8-3917] design fir_dec_test has port out_vld driven by constant 1
WARNING: [Synth 8-3331] design fir_dec_test has unconnected port rstn
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 552.082 ; gain = 253.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 552.082 ; gain = 253.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 552.082 ; gain = 253.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
WARNING: [Synth 8-3936] Found unconnected internal register 'result_reg' and it is trimmed from '32' to '24' bits. [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 552.082 ; gain = 253.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_dec_test 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'tap[0].shift_reg_reg[7:0]' into 'tap[0].shift_reg_reg[7:0]' [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:68]
INFO: [Synth 8-4471] merging register 'tap[1].shift_reg_reg[7:0]' into 'tap[1].shift_reg_reg[7:0]' [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:74]
INFO: [Synth 8-4471] merging register 'tap[2].shift_reg_reg[7:0]' into 'tap[2].shift_reg_reg[7:0]' [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:74]
INFO: [Synth 8-4471] merging register 'tap[3].shift_reg_reg[7:0]' into 'tap[3].shift_reg_reg[7:0]' [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:74]
INFO: [Synth 8-4471] merging register 'tap[4].shift_reg_reg[7:0]' into 'tap[4].shift_reg_reg[7:0]' [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:74]
INFO: [Synth 8-4471] merging register 'tap[5].shift_reg_reg[7:0]' into 'tap[5].shift_reg_reg[7:0]' [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:74]
INFO: [Synth 8-4471] merging register 'tap[6].shift_reg_reg[7:0]' into 'tap[6].shift_reg_reg[7:0]' [D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.srcs/sources_1/new/fir_dec_test.v:74]
DSP Report: Generating DSP tap[6].mult_reg, operation Mode is: (A''*(B:0x7))'.
DSP Report: register tap[5].shift_reg_reg is absorbed into DSP tap[6].mult_reg.
DSP Report: register tap[6].shift_reg_reg is absorbed into DSP tap[6].mult_reg.
DSP Report: register tap[6].mult_reg is absorbed into DSP tap[6].mult_reg.
DSP Report: operator p_0_out is absorbed into DSP tap[6].mult_reg.
DSP Report: Generating DSP result0, operation Mode is: C+(ACIN2*(B:0x8))'.
DSP Report: register tap[7].shift_reg_reg is absorbed into DSP result0.
DSP Report: register tap[7].mult_reg is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator p_0_out is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: PCIN+(A''*(B:0x6))'.
DSP Report: register tap[4].shift_reg_reg is absorbed into DSP result0.
DSP Report: register tap[5].shift_reg_reg is absorbed into DSP result0.
DSP Report: register tap[5].mult_reg is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator p_0_out is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: PCIN+(A''*(B:0x5))'.
DSP Report: register tap[3].shift_reg_reg is absorbed into DSP result0.
DSP Report: register tap[4].shift_reg_reg is absorbed into DSP result0.
DSP Report: register tap[4].mult_reg is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator p_0_out is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: PCIN+(A''*(B:0x4))'.
DSP Report: register tap[2].shift_reg_reg is absorbed into DSP result0.
DSP Report: register tap[3].shift_reg_reg is absorbed into DSP result0.
DSP Report: register tap[3].mult_reg is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator p_0_out is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: PCIN+(A''*(B:0x3))'.
DSP Report: register tap[1].shift_reg_reg is absorbed into DSP result0.
DSP Report: register tap[2].shift_reg_reg is absorbed into DSP result0.
DSP Report: register tap[2].mult_reg is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator p_0_out is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: PCIN+A'':B''.
DSP Report: register tap[1].shift_reg_reg is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register tap[1].shift_reg_reg is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result_reg, operation Mode is: (PCIN+A'':B'')'.
DSP Report: register result_reg is absorbed into DSP result_reg.
DSP Report: register result_reg is absorbed into DSP result_reg.
DSP Report: register result_reg is absorbed into DSP result_reg.
DSP Report: register result_reg is absorbed into DSP result_reg.
DSP Report: register result_reg is absorbed into DSP result_reg.
DSP Report: operator result0 is absorbed into DSP result_reg.
WARNING: [Synth 8-3917] design fir_dec_test has port out_vld driven by constant 1
WARNING: [Synth 8-3331] design fir_dec_test has unconnected port rstn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_dec_test | (A''*(B:0x7))'      | 8      | 4      | -      | -      | 12     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fir_dec_test | C+(ACIN2*(B:0x8))'  | 8      | 5      | 13     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|fir_dec_test | PCIN+(A''*(B:0x6))' | 8      | 4      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fir_dec_test | PCIN+(A''*(B:0x5))' | 8      | 4      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fir_dec_test | PCIN+(A''*(B:0x4))' | 8      | 4      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fir_dec_test | PCIN+(A''*(B:0x3))' | 8      | 3      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|fir_dec_test | PCIN+A'':B''        | 30     | 18     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fir_dec_test | (PCIN+A'':B'')'     | 30     | 18     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+-------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     8|
|3     |FDRE    |    40|
|4     |IBUF    |    10|
|5     |OBUF    |    25|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    84|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 783.992 ; gain = 485.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 783.992 ; gain = 485.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 783.992 ; gain = 485.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 910.543 ; gain = 622.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/work/radar_course/lesson_4/vivado/test_fir/test_fir.runs/synth_1/fir_dec_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_dec_test_utilization_synth.rpt -pb fir_dec_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 13:03:45 2020...
