

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_1'
================================================================
* Date:           Tue May 20 14:36:15 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      667|     1089|  6.670 us|  10.890 us|  667|  1089|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1_fu_58     |fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1     |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_1_Pipeline_5_fu_66                    |fp2sqr503_mont_1_Pipeline_5                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_1_Pipeline_6_fu_72                    |fp2sqr503_mont_1_Pipeline_6                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_47_1_fu_78      |fp2sqr503_mont_1_Pipeline_VITIS_LOOP_47_1      |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_53_2_fu_86      |fp2sqr503_mont_1_Pipeline_VITIS_LOOP_53_2      |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1135_fu_94  |fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1135  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_152_fu_101                                    |mp_mul_152                                     |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_mp_mul_220_fu_108                                    |mp_mul_220                                     |      227|      325|  2.270 us|  3.250 us|  227|  325|                                              no|
        |grp_rdc_mont_1_fu_116                                    |rdc_mont_1                                     |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        |grp_rdc_mont_2_fu_125                                    |rdc_mont_2                                     |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   64|   15927|  20748|    -|
|Memory           |        4|    -|     256|     24|    0|
|Multiplexer      |        -|    -|       0|    486|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   64|   16205|  21264|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   29|      15|     39|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |grp_fp2sqr503_mont_1_Pipeline_5_fu_66                    |fp2sqr503_mont_1_Pipeline_5                    |        0|   0|     7|    54|    0|
    |grp_fp2sqr503_mont_1_Pipeline_6_fu_72                    |fp2sqr503_mont_1_Pipeline_6                    |        0|   0|     7|    54|    0|
    |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1_fu_58     |fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1     |        0|   0|   206|   626|    0|
    |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1135_fu_94  |fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1135  |        0|   0|   142|   626|    0|
    |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_47_1_fu_78      |fp2sqr503_mont_1_Pipeline_VITIS_LOOP_47_1      |        0|   0|   210|   612|    0|
    |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_53_2_fu_86      |fp2sqr503_mont_1_Pipeline_VITIS_LOOP_53_2      |        0|   0|   334|   700|    0|
    |grp_mp_mul_152_fu_101                                    |mp_mul_152                                     |        0|  16|  3331|  3486|    0|
    |grp_mp_mul_220_fu_108                                    |mp_mul_220                                     |        0|  16|  3343|  3494|    0|
    |grp_rdc_mont_1_fu_116                                    |rdc_mont_1                                     |        0|  16|  4169|  5506|    0|
    |grp_rdc_mont_2_fu_125                                    |rdc_mont_2                                     |        0|  16|  4178|  5590|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                               |        0|  64| 15927| 20748|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |   Memory  |                Module               | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |t1_U       |fp2sqr503_mont_1_t1_RAM_AUTO_1R1W    |        0|   64|   8|    0|     8|   64|     1|          512|
    |t3_U       |fp2sqr503_mont_1_t1_RAM_AUTO_1R1W    |        0|   64|   8|    0|     8|   64|     1|          512|
    |t2_U       |fp2sqr503_mont_1_t2_RAM_AUTO_1R1W    |        0|  128|   8|    0|     8|   64|     1|          512|
    |temp_U     |fp2sqr503_mont_1_temp_RAM_AUTO_1R1W  |        2|    0|   0|    0|    16|   64|     1|         1024|
    |temp_63_U  |fp2sqr503_mont_1_temp_RAM_AUTO_1R1W  |        2|    0|   0|    0|    16|   64|     1|         1024|
    +-----------+-------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total      |                                     |        4|  256|  24|    0|    56|  320|     5|         3584|
    +-----------+-------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |R_Z_address0      |  25|          5|    4|         20|
    |R_Z_address1      |  14|          3|    4|         12|
    |R_Z_ce0           |  25|          5|    1|          5|
    |R_Z_ce1           |  14|          3|    1|          3|
    |ap_NS_fsm         |  65|         13|    1|         13|
    |coeff_address0    |  14|          3|    6|         18|
    |coeff_ce0         |  14|          3|    1|          3|
    |coeff_d0          |  14|          3|   64|        192|
    |coeff_we0         |  14|          3|    8|         24|
    |t1_address0       |  14|          3|    3|          9|
    |t1_ce0            |  14|          3|    1|          3|
    |t1_we0            |   9|          2|    1|          2|
    |t2_address0       |  20|          4|    3|         12|
    |t2_ce0            |  20|          4|    1|          4|
    |t2_ce1            |   9|          2|    1|          2|
    |t2_d0             |  14|          3|   64|        192|
    |t2_we0            |  14|          3|    1|          3|
    |t3_address0       |  14|          3|    3|          9|
    |t3_ce0            |  14|          3|    1|          3|
    |t3_we0            |   9|          2|    1|          2|
    |temp_63_address0  |  20|          4|    4|         16|
    |temp_63_ce0       |  20|          4|    1|          4|
    |temp_63_d0        |  14|          3|   64|        192|
    |temp_63_we0       |  14|          3|    1|          3|
    |temp_address0     |  20|          4|    4|         16|
    |temp_ce0          |  20|          4|    1|          4|
    |temp_d0           |  14|          3|   64|        192|
    |temp_we0          |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             | 486|        101|  310|        961|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |  12|   0|   12|          0|
    |grp_fp2sqr503_mont_1_Pipeline_5_fu_66_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_1_Pipeline_6_fu_72_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1135_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_349_1_fu_58_ap_start_reg     |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_47_1_fu_78_ap_start_reg      |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_1_Pipeline_VITIS_LOOP_53_2_fu_86_ap_start_reg      |   1|   0|    1|          0|
    |grp_mp_mul_152_fu_101_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_mp_mul_220_fu_108_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_rdc_mont_1_fu_116_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_rdc_mont_2_fu_125_ap_start_reg                                    |   1|   0|    1|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  22|   0|   22|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.1|  return value|
|R_Z_address0    |  out|    4|   ap_memory|               R_Z|         array|
|R_Z_ce0         |  out|    1|   ap_memory|               R_Z|         array|
|R_Z_q0          |   in|   64|   ap_memory|               R_Z|         array|
|R_Z_address1    |  out|    4|   ap_memory|               R_Z|         array|
|R_Z_ce1         |  out|    1|   ap_memory|               R_Z|         array|
|R_Z_q1          |   in|   64|   ap_memory|               R_Z|         array|
|coeff_address0  |  out|    6|   ap_memory|             coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|             coeff|         array|
|coeff_we0       |  out|    8|   ap_memory|             coeff|         array|
|coeff_d0        |  out|   64|   ap_memory|             coeff|         array|
|coeff_q0        |   in|   64|   ap_memory|             coeff|         array|
+----------------+-----+-----+------------+------------------+--------------+

