# Benchmark "system" written by ABC on Thu Aug  4 11:19:40 2016
.model system
.inputs top^clk top^resetn top^boot_iaddr~0 top^boot_iaddr~1 \
 top^boot_iaddr~2 top^boot_iaddr~3 top^boot_iaddr~4 top^boot_iaddr~5 \
 top^boot_iaddr~6 top^boot_iaddr~7 top^boot_iaddr~8 top^boot_iaddr~9 \
 top^boot_iaddr~10 top^boot_iaddr~11 top^boot_iaddr~12 top^boot_iaddr~13 \
 top^boot_idata~0 top^boot_idata~1 top^boot_idata~2 top^boot_idata~3 \
 top^boot_idata~4 top^boot_idata~5 top^boot_idata~6 top^boot_idata~7 \
 top^boot_idata~8 top^boot_idata~9 top^boot_idata~10 top^boot_idata~11 \
 top^boot_idata~12 top^boot_idata~13 top^boot_idata~14 top^boot_idata~15 \
 top^boot_idata~16 top^boot_idata~17 top^boot_idata~18 top^boot_idata~19 \
 top^boot_idata~20 top^boot_idata~21 top^boot_idata~22 top^boot_idata~23 \
 top^boot_idata~24 top^boot_idata~25 top^boot_idata~26 top^boot_idata~27 \
 top^boot_idata~28 top^boot_idata~29 top^boot_idata~30 top^boot_idata~31 \
 top^boot_iwe top^boot_daddr~0 top^boot_daddr~1 top^boot_daddr~2 \
 top^boot_daddr~3 top^boot_daddr~4 top^boot_daddr~5 top^boot_daddr~6 \
 top^boot_daddr~7 top^boot_daddr~8 top^boot_daddr~9 top^boot_daddr~10 \
 top^boot_daddr~11 top^boot_daddr~12 top^boot_daddr~13 top^boot_daddr~14 \
 top^boot_ddata~0 top^boot_ddata~1 top^boot_ddata~2 top^boot_ddata~3 \
 top^boot_ddata~4 top^boot_ddata~5 top^boot_ddata~6 top^boot_ddata~7 \
 top^boot_ddata~8 top^boot_ddata~9 top^boot_ddata~10 top^boot_ddata~11 \
 top^boot_ddata~12 top^boot_ddata~13 top^boot_ddata~14 top^boot_ddata~15 \
 top^boot_ddata~16 top^boot_ddata~17 top^boot_ddata~18 top^boot_ddata~19 \
 top^boot_ddata~20 top^boot_ddata~21 top^boot_ddata~22 top^boot_ddata~23 \
 top^boot_ddata~24 top^boot_ddata~25 top^boot_ddata~26 top^boot_ddata~27 \
 top^boot_ddata~28 top^boot_ddata~29 top^boot_ddata~30 top^boot_ddata~31 \
 top^boot_dwe
.outputs top^nop7_q~0 top^nop7_q~1 top^nop7_q~2 top^nop7_q~3 top^nop7_q~4 \
 top^nop7_q~5 top^nop7_q~6 top^nop7_q~7 top^nop7_q~8 top^nop7_q~9 \
 top^nop7_q~10 top^nop7_q~11 top^nop7_q~12 top^nop7_q~13 top^nop7_q~14 \
 top^nop7_q~15 top^nop7_q~16 top^nop7_q~17 top^nop7_q~18 top^nop7_q~19 \
 top^nop7_q~20 top^nop7_q~21 top^nop7_q~22 top^nop7_q~23 top^nop7_q~24 \
 top^nop7_q~25 top^nop7_q~26 top^nop7_q~27 top^nop7_q~28 top^nop7_q~29 \
 top^nop7_q~30 top^nop7_q~31

.latch       n555 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE re    top^clk  0
.latch       n560 top.pipereg_w32+pipereg^q~0_FF_NODE re    top^clk  0
.latch       n565 top.mul+mul.dummy_mult+fake_mult_one^result~0_FF_NODE re    top^clk  0
.latch       n570 top.pipereg_w26+pipereg1^q~0_FF_NODE re    top^clk  0
.latch       n575 top.pipereg_w32+pipereg^q~2_FF_NODE re    top^clk  0
.latch       n580 top.pipereg_w32+pipereg^q~1_FF_NODE re    top^clk  0
.latch       n585 top.pipereg_w5+pipereg2^r~4_FF_NODE re    top^clk  0
.latch       n590 top.pipereg_w32+pipereg^q~10_FF_NODE re    top^clk  0
.latch       n595 top.pipereg_w32+pipereg^q~3_FF_NODE re    top^clk  0
.latch       n600 top.pipereg_w32+pipereg^q~4_FF_NODE re    top^clk  0
.latch       n605 top.pipereg_w32+pipereg^q~5_FF_NODE re    top^clk  0
.latch       n610 top.pipereg_w5+pipereg2^r~0_FF_NODE re    top^clk  0
.latch       n615 top.pipereg_w32+pipereg^q~6_FF_NODE re    top^clk  0
.latch       n620 top.pipereg_w5+pipereg2^r~1_FF_NODE re    top^clk  0
.latch       n625 top.pipereg_w32+pipereg^q~7_FF_NODE re    top^clk  0
.latch       n630 top.pipereg_w5+pipereg2^r~2_FF_NODE re    top^clk  0
.latch       n635 top.pipereg_w32+pipereg^q~8_FF_NODE re    top^clk  0
.latch       n640 top.pipereg_w5+pipereg2^r~3_FF_NODE re    top^clk  0
.latch       n645 top.pipereg_w32+pipereg^q~9_FF_NODE re    top^clk  0
.latch       n650 top.pipereg_w5+pipereg5^r~0_FF_NODE re    top^clk  0
.latch       n655 top.pipereg_w1+pipereg16^q_FF_NODE re    top^clk  0
.latch       n660 top.pipereg_w1+pipereg15^q_FF_NODE re    top^clk  0
.latch       n665 top.pipereg_w5+pipereg5^r~1_FF_NODE re    top^clk  0
.latch       n670 top.pipereg_w5+pipereg5^r~2_FF_NODE re    top^clk  0
.latch       n675 top.mul+mul.onecyclestall+staller^T_FF_NODE re    top^clk  0
.latch       n680 top^ctrl_reg_file_c_we_FF_NODE re    top^clk  0
.latch       n685 top^ctrl_branchresolve_en_FF_NODE re    top^clk  0
.latch       n690 top.ifetch+ifetch.dummy_counter+pc_reg^q~0_FF_NODE re    top^clk  0
.latch       n695 top.ifetch+ifetch.dummy_counter+pc_reg^q~1_FF_NODE re    top^clk  0
.latch       n700 top.ifetch+ifetch.dummy_counter+pc_reg^q~2_FF_NODE re    top^clk  0
.latch       n705 top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE re    top^clk  0
.latch       n710 top.ifetch+ifetch.dummy_counter+pc_reg^q~4_FF_NODE re    top^clk  0
.latch       n715 top.ifetch+ifetch.dummy_counter+pc_reg^q~5_FF_NODE re    top^clk  0
.latch       n720 top.ifetch+ifetch.dummy_counter+pc_reg^q~6_FF_NODE re    top^clk  0
.latch       n725 top.ifetch+ifetch.dummy_counter+pc_reg^q~7_FF_NODE re    top^clk  0
.latch       n730 top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE re    top^clk  0
.latch       n735 top.ifetch+ifetch.dummy_counter+pc_reg^q~9_FF_NODE re    top^clk  0
.latch       n740 top.ifetch+ifetch.dummy_counter+pc_reg^q~10_FF_NODE re    top^clk  0
.latch       n745 top.ifetch+ifetch.dummy_counter+pc_reg^q~11_FF_NODE re    top^clk  0
.latch       n750 top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE re    top^clk  0
.latch       n755 top.ifetch+ifetch.dummy_counter+pc_reg^q~13_FF_NODE re    top^clk  0
.latch       n760 top.ifetch+ifetch.dummy_counter+pc_reg^q~14_FF_NODE re    top^clk  0
.latch       n765 top.ifetch+ifetch.dummy_counter+pc_reg^q~15_FF_NODE re    top^clk  0
.latch       n770 top.ifetch+ifetch.dummy_counter+pc_reg^q~16_FF_NODE re    top^clk  0
.latch       n775 top.ifetch+ifetch.dummy_counter+pc_reg^q~17_FF_NODE re    top^clk  0
.latch       n780 top.ifetch+ifetch.dummy_counter+pc_reg^q~18_FF_NODE re    top^clk  0
.latch       n785 top.ifetch+ifetch.dummy_counter+pc_reg^q~19_FF_NODE re    top^clk  0
.latch       n790 top.ifetch+ifetch.dummy_counter+pc_reg^q~20_FF_NODE re    top^clk  0
.latch       n795 top.ifetch+ifetch.dummy_counter+pc_reg^q~21_FF_NODE re    top^clk  0
.latch       n800 top.ifetch+ifetch.dummy_counter+pc_reg^q~22_FF_NODE re    top^clk  0
.latch       n805 top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE re    top^clk  0
.latch       n810 top.ifetch+ifetch.dummy_counter+pc_reg^q~24_FF_NODE re    top^clk  0
.latch       n815 top.ifetch+ifetch.dummy_counter+pc_reg^q~25_FF_NODE re    top^clk  0
.latch       n820 top.ifetch+ifetch.dummy_counter+pc_reg^q~26_FF_NODE re    top^clk  0
.latch       n825 top.ifetch+ifetch.dummy_counter+pc_reg^q~27_FF_NODE re    top^clk  0
.latch       n830 top.ifetch+ifetch.dummy_counter+pc_reg^q~28_FF_NODE re    top^clk  0
.latch       n835 top.ifetch+ifetch.dummy_counter+pc_reg^q~29_FF_NODE re    top^clk  0
.latch       n840 top.pipereg_w32+pipereg3^q~31_FF_NODE re    top^clk  0
.latch       n845 top.pipereg_w32+pipereg3^q~30_FF_NODE re    top^clk  0
.latch       n850 top^ctrl_mux3to1_zeroer4_d_sel~0_FF_NODE re    top^clk  0
.latch       n855 top.pipereg_w5+pipereg5^r~3_FF_NODE re    top^clk  0
.latch       n860 top.pipereg_w32+pipereg^q~14_FF_NODE re    top^clk  0
.latch       n865 top.pipereg_w32+pipereg14^q~30_FF_NODE re    top^clk  0
.latch       n870 top.pipereg_w32+pipereg14^q~14_FF_NODE re    top^clk  0
.latch       n875 top.pipereg_w5+pipereg5^r~4_FF_NODE re    top^clk  0
.latch       n880 top^ctrl_zeroer_en_FF_NODE re    top^clk  0
.latch       n885 top^ctrl_mux3to1_zeroer4_d_sel~1_FF_NODE re    top^clk  0
.latch       n890 top^ctrl_zeroer0_en_FF_NODE re    top^clk  0
.latch       n895 top^ctrl_zeroer4_en_FF_NODE re    top^clk  0
.latch       n900 top.pipereg_w6+pipereg11^r~1_FF_NODE re    top^clk  0
.latch       n905 top^ctrl_addersub_op~0_FF_NODE re    top^clk  0
.latch       n910 top.pipereg_w6+pipereg11^r~2_FF_NODE re    top^clk  0
.latch       n915 top^ctrl_data_mem_op~0_FF_NODE re    top^clk  0
.latch       n920 top.pipereg_w6+pipereg11^r~3_FF_NODE re    top^clk  0
.latch       n925 top^ctrl_data_mem_op~1_FF_NODE re    top^clk  0
.latch       n930 top.pipereg_w26+pipereg1^q~21_FF_NODE re    top^clk  0
.latch       n935 top.pipereg_w32+pipereg14^q~23_FF_NODE re    top^clk  0
.latch       n940 top.pipereg_w26+pipereg1^q~22_FF_NODE re    top^clk  0
.latch       n945 top.pipereg_w32+pipereg14^q~22_FF_NODE re    top^clk  0
.latch       n950 top.pipereg_w26+pipereg1^q~23_FF_NODE re    top^clk  0
.latch       n955 top.pipereg_w32+pipereg14^q~21_FF_NODE re    top^clk  0
.latch       n960 top^ctrl_data_mem_op~3_FF_NODE re    top^clk  0
.latch       n965 top.data_mem+data_mem.onecyclestall+staller^T_FF_NODE re    top^clk  0
.latch       n970 top^ctrl_ifetch_we_FF_NODE re    top^clk  0
.latch       n975 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE re    top^clk  0
.latch       n980 top^ctrl_hi_reg_en_FF_NODE re    top^clk  0
.latch       n985 top.hi_reg+hi_reg^q~0_FF_NODE re    top^clk  0
.latch       n990 top.hi_reg+hi_reg^q~1_FF_NODE re    top^clk  0
.latch       n995 top.hi_reg+hi_reg^q~10_FF_NODE re    top^clk  0
.latch      n1000 top.hi_reg+hi_reg^q~11_FF_NODE re    top^clk  0
.latch      n1005 top.hi_reg+hi_reg^q~12_FF_NODE re    top^clk  0
.latch      n1010 top.hi_reg+hi_reg^q~13_FF_NODE re    top^clk  0
.latch      n1015 top.hi_reg+hi_reg^q~14_FF_NODE re    top^clk  0
.latch      n1020 top.hi_reg+hi_reg^q~15_FF_NODE re    top^clk  0
.latch      n1025 top.hi_reg+hi_reg^q~16_FF_NODE re    top^clk  0
.latch      n1030 top.hi_reg+hi_reg^q~17_FF_NODE re    top^clk  0
.latch      n1035 top.hi_reg+hi_reg^q~18_FF_NODE re    top^clk  0
.latch      n1040 top.hi_reg+hi_reg^q~19_FF_NODE re    top^clk  0
.latch      n1045 top.hi_reg+hi_reg^q~2_FF_NODE re    top^clk  0
.latch      n1050 top.hi_reg+hi_reg^q~20_FF_NODE re    top^clk  0
.latch      n1055 top.hi_reg+hi_reg^q~21_FF_NODE re    top^clk  0
.latch      n1060 top.hi_reg+hi_reg^q~22_FF_NODE re    top^clk  0
.latch      n1065 top.hi_reg+hi_reg^q~23_FF_NODE re    top^clk  0
.latch      n1070 top.hi_reg+hi_reg^q~24_FF_NODE re    top^clk  0
.latch      n1075 top.hi_reg+hi_reg^q~25_FF_NODE re    top^clk  0
.latch      n1080 top.hi_reg+hi_reg^q~26_FF_NODE re    top^clk  0
.latch      n1085 top.hi_reg+hi_reg^q~27_FF_NODE re    top^clk  0
.latch      n1090 top.hi_reg+hi_reg^q~28_FF_NODE re    top^clk  0
.latch      n1095 top.hi_reg+hi_reg^q~29_FF_NODE re    top^clk  0
.latch      n1100 top.hi_reg+hi_reg^q~3_FF_NODE re    top^clk  0
.latch      n1105 top.hi_reg+hi_reg^q~30_FF_NODE re    top^clk  0
.latch      n1110 top.hi_reg+hi_reg^q~31_FF_NODE re    top^clk  0
.latch      n1115 top.hi_reg+hi_reg^q~4_FF_NODE re    top^clk  0
.latch      n1120 top.hi_reg+hi_reg^q~5_FF_NODE re    top^clk  0
.latch      n1125 top.hi_reg+hi_reg^q~6_FF_NODE re    top^clk  0
.latch      n1130 top.hi_reg+hi_reg^q~7_FF_NODE re    top^clk  0
.latch      n1135 top.hi_reg+hi_reg^q~8_FF_NODE re    top^clk  0
.latch      n1140 top.hi_reg+hi_reg^q~9_FF_NODE re    top^clk  0
.latch      n1145 top^ctrl_lo_reg_en_FF_NODE re    top^clk  0
.latch      n1150 top.lo_reg+lo_reg^q~0_FF_NODE re    top^clk  0
.latch      n1155 top.lo_reg+lo_reg^q~1_FF_NODE re    top^clk  0
.latch      n1160 top.lo_reg+lo_reg^q~10_FF_NODE re    top^clk  0
.latch      n1165 top.lo_reg+lo_reg^q~11_FF_NODE re    top^clk  0
.latch      n1170 top.lo_reg+lo_reg^q~12_FF_NODE re    top^clk  0
.latch      n1175 top.lo_reg+lo_reg^q~13_FF_NODE re    top^clk  0
.latch      n1180 top.lo_reg+lo_reg^q~14_FF_NODE re    top^clk  0
.latch      n1185 top.lo_reg+lo_reg^q~15_FF_NODE re    top^clk  0
.latch      n1190 top.lo_reg+lo_reg^q~16_FF_NODE re    top^clk  0
.latch      n1195 top.lo_reg+lo_reg^q~17_FF_NODE re    top^clk  0
.latch      n1200 top.lo_reg+lo_reg^q~18_FF_NODE re    top^clk  0
.latch      n1205 top.lo_reg+lo_reg^q~19_FF_NODE re    top^clk  0
.latch      n1210 top.lo_reg+lo_reg^q~2_FF_NODE re    top^clk  0
.latch      n1215 top.lo_reg+lo_reg^q~20_FF_NODE re    top^clk  0
.latch      n1220 top.lo_reg+lo_reg^q~21_FF_NODE re    top^clk  0
.latch      n1225 top.lo_reg+lo_reg^q~22_FF_NODE re    top^clk  0
.latch      n1230 top.lo_reg+lo_reg^q~23_FF_NODE re    top^clk  0
.latch      n1235 top.lo_reg+lo_reg^q~24_FF_NODE re    top^clk  0
.latch      n1240 top.lo_reg+lo_reg^q~25_FF_NODE re    top^clk  0
.latch      n1245 top.lo_reg+lo_reg^q~26_FF_NODE re    top^clk  0
.latch      n1250 top.lo_reg+lo_reg^q~27_FF_NODE re    top^clk  0
.latch      n1255 top.lo_reg+lo_reg^q~28_FF_NODE re    top^clk  0
.latch      n1260 top.lo_reg+lo_reg^q~29_FF_NODE re    top^clk  0
.latch      n1265 top.lo_reg+lo_reg^q~3_FF_NODE re    top^clk  0
.latch      n1270 top.lo_reg+lo_reg^q~30_FF_NODE re    top^clk  0
.latch      n1275 top.lo_reg+lo_reg^q~31_FF_NODE re    top^clk  0
.latch      n1280 top.lo_reg+lo_reg^q~4_FF_NODE re    top^clk  0
.latch      n1285 top.lo_reg+lo_reg^q~5_FF_NODE re    top^clk  0
.latch      n1290 top.lo_reg+lo_reg^q~6_FF_NODE re    top^clk  0
.latch      n1295 top.lo_reg+lo_reg^q~7_FF_NODE re    top^clk  0
.latch      n1300 top.lo_reg+lo_reg^q~8_FF_NODE re    top^clk  0
.latch      n1305 top.lo_reg+lo_reg^q~9_FF_NODE re    top^clk  0
.latch      n1310 top^ctrl_ifetch_en_FF_NODE re    top^clk  0
.latch      n1315 top.pipereg_w5+pipereg13^r~0_FF_NODE re    top^clk  0
.latch      n1320 top^ctrl_ifetch_op_FF_NODE re    top^clk  0
.latch      n1325 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE re    top^clk  0
.latch      n1330 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE re    top^clk  0
.latch      n1335 top^ctrl_mux6to1_ifetch_load_sel~0_FF_NODE re    top^clk  0
.latch      n1340 top^ctrl_mux6to1_ifetch_load_sel~1_FF_NODE re    top^clk  0
.latch      n1345 top^ctrl_mux6to1_ifetch_load_sel~2_FF_NODE re    top^clk  0
.latch      n1350 top.pipereg_w6+pipereg12^r~0_FF_NODE re    top^clk  0
.latch      n1355 top^ctrl_logic_unit_op~0_FF_NODE re    top^clk  0
.latch      n1360 top^ctrl_logic_unit_op~1_FF_NODE re    top^clk  0
.latch      n1365 top^ctrl_mul_op~0_FF_NODE re    top^clk  0
.latch      n1370 top^ctrl_mul_op~2_FF_NODE re    top^clk  0
.latch      n1375 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE re    top^clk  0
.latch      n1380 top^ctrl_mux2to1_mul_opA_sel_FF_NODE re    top^clk  0
.latch      n1385 top^ctrl_mux3to1_mul_sa_sel~0_FF_NODE re    top^clk  0
.latch      n1390 top^ctrl_mux3to1_mul_sa_sel~1_FF_NODE re    top^clk  0
.latch      n1395 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE re    top^clk  0
.latch      n1400 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE re    top^clk  0
.latch      n1405 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE re    top^clk  0
.latch      n1410 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE re    top^clk  0
.latch      n1415 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE re    top^clk  0
.latch      n1420 top^ctrl_mul_start_FF_NODE re    top^clk  0
.latch      n1425 top.pipereg_w6+pipereg12^r~1_FF_NODE re    top^clk  0
.latch      n1430 top.pipereg_w6+pipereg12^r~2_FF_NODE re    top^clk  0
.latch      n1435 top.pipereg_w6+pipereg12^r~3_FF_NODE re    top^clk  0
.latch      n1440 top.pipereg_w6+pipereg12^r~4_FF_NODE re    top^clk  0
.latch      n1445 top.pipereg_w6+pipereg12^r~5_FF_NODE re    top^clk  0
.latch      n1450 top.pipereg_w6+pipereg11^r~0_FF_NODE re    top^clk  0
.latch      n1455 top.pipereg_w6+pipereg11^r~4_FF_NODE re    top^clk  0
.latch      n1460 top.pipereg_w6+pipereg11^r~5_FF_NODE re    top^clk  0
.latch      n1465 top.pipereg_w26+pipereg1^q~1_FF_NODE re    top^clk  0
.latch      n1470 top.pipereg_w26+pipereg1^q~10_FF_NODE re    top^clk  0
.latch      n1475 top.pipereg_w26+pipereg1^q~11_FF_NODE re    top^clk  0
.latch      n1480 top.pipereg_w26+pipereg1^q~12_FF_NODE re    top^clk  0
.latch      n1485 top.pipereg_w26+pipereg1^q~13_FF_NODE re    top^clk  0
.latch      n1490 top.pipereg_w26+pipereg1^q~14_FF_NODE re    top^clk  0
.latch      n1495 top.pipereg_w26+pipereg1^q~15_FF_NODE re    top^clk  0
.latch      n1500 top.pipereg_w26+pipereg1^q~16_FF_NODE re    top^clk  0
.latch      n1505 top.pipereg_w26+pipereg1^q~17_FF_NODE re    top^clk  0
.latch      n1510 top.pipereg_w26+pipereg1^q~18_FF_NODE re    top^clk  0
.latch      n1515 top.pipereg_w26+pipereg1^q~19_FF_NODE re    top^clk  0
.latch      n1520 top.pipereg_w26+pipereg1^q~2_FF_NODE re    top^clk  0
.latch      n1525 top.pipereg_w26+pipereg1^q~20_FF_NODE re    top^clk  0
.latch      n1530 top.pipereg_w26+pipereg1^q~24_FF_NODE re    top^clk  0
.latch      n1535 top.pipereg_w26+pipereg1^q~25_FF_NODE re    top^clk  0
.latch      n1540 top.pipereg_w26+pipereg1^q~3_FF_NODE re    top^clk  0
.latch      n1545 top.pipereg_w26+pipereg1^q~4_FF_NODE re    top^clk  0
.latch      n1550 top.pipereg_w26+pipereg1^q~5_FF_NODE re    top^clk  0
.latch      n1555 top.pipereg_w26+pipereg1^q~6_FF_NODE re    top^clk  0
.latch      n1560 top.pipereg_w26+pipereg1^q~7_FF_NODE re    top^clk  0
.latch      n1565 top.pipereg_w26+pipereg1^q~8_FF_NODE re    top^clk  0
.latch      n1570 top.pipereg_w26+pipereg1^q~9_FF_NODE re    top^clk  0
.latch      n1575 top.pipereg_w32+pipereg3^q~0_FF_NODE re    top^clk  0
.latch      n1580 top.pipereg_w32+pipereg3^q~1_FF_NODE re    top^clk  0
.latch      n1585 top.pipereg_w32+pipereg3^q~10_FF_NODE re    top^clk  0
.latch      n1590 top.pipereg_w32+pipereg3^q~11_FF_NODE re    top^clk  0
.latch      n1595 top.pipereg_w32+pipereg3^q~12_FF_NODE re    top^clk  0
.latch      n1600 top.pipereg_w32+pipereg3^q~13_FF_NODE re    top^clk  0
.latch      n1605 top.pipereg_w32+pipereg3^q~14_FF_NODE re    top^clk  0
.latch      n1610 top.pipereg_w32+pipereg3^q~15_FF_NODE re    top^clk  0
.latch      n1615 top.pipereg_w32+pipereg3^q~16_FF_NODE re    top^clk  0
.latch      n1620 top.pipereg_w32+pipereg3^q~17_FF_NODE re    top^clk  0
.latch      n1625 top.pipereg_w32+pipereg3^q~18_FF_NODE re    top^clk  0
.latch      n1630 top.pipereg_w32+pipereg3^q~19_FF_NODE re    top^clk  0
.latch      n1635 top.pipereg_w32+pipereg3^q~2_FF_NODE re    top^clk  0
.latch      n1640 top.pipereg_w32+pipereg3^q~20_FF_NODE re    top^clk  0
.latch      n1645 top.pipereg_w32+pipereg3^q~21_FF_NODE re    top^clk  0
.latch      n1650 top.pipereg_w32+pipereg3^q~22_FF_NODE re    top^clk  0
.latch      n1655 top.pipereg_w32+pipereg3^q~23_FF_NODE re    top^clk  0
.latch      n1660 top.pipereg_w32+pipereg3^q~24_FF_NODE re    top^clk  0
.latch      n1665 top.pipereg_w32+pipereg3^q~25_FF_NODE re    top^clk  0
.latch      n1670 top.pipereg_w32+pipereg3^q~26_FF_NODE re    top^clk  0
.latch      n1675 top.pipereg_w32+pipereg3^q~27_FF_NODE re    top^clk  0
.latch      n1680 top.pipereg_w32+pipereg3^q~28_FF_NODE re    top^clk  0
.latch      n1685 top.pipereg_w32+pipereg3^q~29_FF_NODE re    top^clk  0
.latch      n1690 top.pipereg_w32+pipereg3^q~3_FF_NODE re    top^clk  0
.latch      n1695 top.pipereg_w32+pipereg3^q~4_FF_NODE re    top^clk  0
.latch      n1700 top.pipereg_w32+pipereg3^q~5_FF_NODE re    top^clk  0
.latch      n1705 top.pipereg_w32+pipereg3^q~6_FF_NODE re    top^clk  0
.latch      n1710 top.pipereg_w32+pipereg3^q~7_FF_NODE re    top^clk  0
.latch      n1715 top.pipereg_w32+pipereg3^q~8_FF_NODE re    top^clk  0
.latch      n1720 top.pipereg_w32+pipereg3^q~9_FF_NODE re    top^clk  0
.latch      n1725 top.pipereg_w5+pipereg5^r~10_FF_NODE re    top^clk  0
.latch      n1730 top.pipereg_w5+pipereg5^r~11_FF_NODE re    top^clk  0
.latch      n1735 top.pipereg_w5+pipereg5^r~12_FF_NODE re    top^clk  0
.latch      n1740 top.pipereg_w5+pipereg5^r~13_FF_NODE re    top^clk  0
.latch      n1745 top.pipereg_w5+pipereg5^r~14_FF_NODE re    top^clk  0
.latch      n1750 top.pipereg_w5+pipereg5^r~15_FF_NODE re    top^clk  0
.latch      n1755 top.pipereg_w5+pipereg5^r~16_FF_NODE re    top^clk  0
.latch      n1760 top.pipereg_w5+pipereg5^r~17_FF_NODE re    top^clk  0
.latch      n1765 top.pipereg_w5+pipereg5^r~18_FF_NODE re    top^clk  0
.latch      n1770 top.pipereg_w5+pipereg5^r~19_FF_NODE re    top^clk  0
.latch      n1775 top.pipereg_w5+pipereg5^r~20_FF_NODE re    top^clk  0
.latch      n1780 top.pipereg_w5+pipereg5^r~21_FF_NODE re    top^clk  0
.latch      n1785 top.pipereg_w5+pipereg5^r~22_FF_NODE re    top^clk  0
.latch      n1790 top.pipereg_w5+pipereg5^r~23_FF_NODE re    top^clk  0
.latch      n1795 top.pipereg_w5+pipereg5^r~24_FF_NODE re    top^clk  0
.latch      n1800 top.pipereg_w5+pipereg5^r~25_FF_NODE re    top^clk  0
.latch      n1805 top.pipereg_w5+pipereg5^r~26_FF_NODE re    top^clk  0
.latch      n1810 top.pipereg_w5+pipereg5^r~27_FF_NODE re    top^clk  0
.latch      n1815 top.pipereg_w5+pipereg5^r~28_FF_NODE re    top^clk  0
.latch      n1820 top.pipereg_w5+pipereg5^r~29_FF_NODE re    top^clk  0
.latch      n1825 top.pipereg_w5+pipereg5^r~30_FF_NODE re    top^clk  0
.latch      n1830 top.pipereg_w5+pipereg5^r~31_FF_NODE re    top^clk  0
.latch      n1835 top.pipereg_w5+pipereg5^r~5_FF_NODE re    top^clk  0
.latch      n1840 top.pipereg_w5+pipereg5^r~6_FF_NODE re    top^clk  0
.latch      n1845 top.pipereg_w5+pipereg5^r~7_FF_NODE re    top^clk  0
.latch      n1850 top.pipereg_w5+pipereg5^r~8_FF_NODE re    top^clk  0
.latch      n1855 top.pipereg_w5+pipereg5^r~9_FF_NODE re    top^clk  0
.latch      n1860 top.pipereg_w32+pipereg^q~11_FF_NODE re    top^clk  0
.latch      n1865 top.pipereg_w32+pipereg^q~12_FF_NODE re    top^clk  0
.latch      n1870 top.pipereg_w32+pipereg^q~13_FF_NODE re    top^clk  0
.latch      n1875 top.pipereg_w32+pipereg^q~15_FF_NODE re    top^clk  0
.latch      n1880 top.pipereg_w32+pipereg^q~16_FF_NODE re    top^clk  0
.latch      n1885 top.pipereg_w32+pipereg^q~17_FF_NODE re    top^clk  0
.latch      n1890 top.pipereg_w32+pipereg^q~18_FF_NODE re    top^clk  0
.latch      n1895 top.pipereg_w32+pipereg^q~19_FF_NODE re    top^clk  0
.latch      n1900 top.pipereg_w32+pipereg^q~20_FF_NODE re    top^clk  0
.latch      n1905 top.pipereg_w32+pipereg^q~21_FF_NODE re    top^clk  0
.latch      n1910 top.pipereg_w32+pipereg^q~22_FF_NODE re    top^clk  0
.latch      n1915 top.pipereg_w32+pipereg^q~23_FF_NODE re    top^clk  0
.latch      n1920 top.pipereg_w32+pipereg^q~24_FF_NODE re    top^clk  0
.latch      n1925 top.pipereg_w32+pipereg^q~25_FF_NODE re    top^clk  0
.latch      n1930 top.pipereg_w32+pipereg^q~26_FF_NODE re    top^clk  0
.latch      n1935 top.pipereg_w32+pipereg^q~27_FF_NODE re    top^clk  0
.latch      n1940 top.pipereg_w32+pipereg^q~28_FF_NODE re    top^clk  0
.latch      n1945 top.pipereg_w32+pipereg^q~29_FF_NODE re    top^clk  0
.latch      n1950 top.pipereg_w32+pipereg^q~30_FF_NODE re    top^clk  0
.latch      n1955 top.pipereg_w32+pipereg^q~31_FF_NODE re    top^clk  0
.latch      n1960 top.pipereg_w32+pipereg14^q~0_FF_NODE re    top^clk  0
.latch      n1965 top.pipereg_w32+pipereg14^q~1_FF_NODE re    top^clk  0
.latch      n1970 top.pipereg_w32+pipereg14^q~10_FF_NODE re    top^clk  0
.latch      n1975 top.pipereg_w32+pipereg14^q~11_FF_NODE re    top^clk  0
.latch      n1980 top.pipereg_w32+pipereg14^q~12_FF_NODE re    top^clk  0
.latch      n1985 top.pipereg_w32+pipereg14^q~13_FF_NODE re    top^clk  0
.latch      n1990 top.pipereg_w32+pipereg14^q~15_FF_NODE re    top^clk  0
.latch      n1995 top.pipereg_w32+pipereg14^q~16_FF_NODE re    top^clk  0
.latch      n2000 top.pipereg_w32+pipereg14^q~17_FF_NODE re    top^clk  0
.latch      n2005 top.pipereg_w32+pipereg14^q~18_FF_NODE re    top^clk  0
.latch      n2010 top.pipereg_w32+pipereg14^q~19_FF_NODE re    top^clk  0
.latch      n2015 top.pipereg_w32+pipereg14^q~2_FF_NODE re    top^clk  0
.latch      n2020 top.pipereg_w32+pipereg14^q~20_FF_NODE re    top^clk  0
.latch      n2025 top.pipereg_w32+pipereg14^q~24_FF_NODE re    top^clk  0
.latch      n2030 top.pipereg_w32+pipereg14^q~25_FF_NODE re    top^clk  0
.latch      n2035 top.pipereg_w32+pipereg14^q~26_FF_NODE re    top^clk  0
.latch      n2040 top.pipereg_w32+pipereg14^q~27_FF_NODE re    top^clk  0
.latch      n2045 top.pipereg_w32+pipereg14^q~28_FF_NODE re    top^clk  0
.latch      n2050 top.pipereg_w32+pipereg14^q~29_FF_NODE re    top^clk  0
.latch      n2055 top.pipereg_w32+pipereg14^q~3_FF_NODE re    top^clk  0
.latch      n2060 top.pipereg_w32+pipereg14^q~31_FF_NODE re    top^clk  0
.latch      n2065 top.pipereg_w32+pipereg14^q~4_FF_NODE re    top^clk  0
.latch      n2070 top.pipereg_w32+pipereg14^q~5_FF_NODE re    top^clk  0
.latch      n2075 top.pipereg_w32+pipereg14^q~6_FF_NODE re    top^clk  0
.latch      n2080 top.pipereg_w32+pipereg14^q~7_FF_NODE re    top^clk  0
.latch      n2085 top.pipereg_w32+pipereg14^q~8_FF_NODE re    top^clk  0
.latch      n2090 top.pipereg_w32+pipereg14^q~9_FF_NODE re    top^clk  0
.latch      n2095 top.mul+mul.dummy_mult+fake_mult_one^result~1_FF_NODE re    top^clk  0
.latch      n2100 top.mul+mul.dummy_mult+fake_mult_one^result~2_FF_NODE re    top^clk  0
.latch      n2105 top.mul+mul.dummy_mult+fake_mult_one^result~3_FF_NODE re    top^clk  0
.latch      n2110 top.mul+mul.dummy_mult+fake_mult_one^result~4_FF_NODE re    top^clk  0
.latch      n2115 top.mul+mul.dummy_mult+fake_mult_one^result~5_FF_NODE re    top^clk  0
.latch      n2120 top.mul+mul.dummy_mult+fake_mult_one^result~6_FF_NODE re    top^clk  0
.latch      n2125 top.mul+mul.dummy_mult+fake_mult_one^result~7_FF_NODE re    top^clk  0
.latch      n2130 top.mul+mul.dummy_mult+fake_mult_one^result~8_FF_NODE re    top^clk  0
.latch      n2135 top.mul+mul.dummy_mult+fake_mult_one^result~9_FF_NODE re    top^clk  0
.latch      n2140 top.mul+mul.dummy_mult+fake_mult_one^result~10_FF_NODE re    top^clk  0
.latch      n2145 top.mul+mul.dummy_mult+fake_mult_one^result~11_FF_NODE re    top^clk  0
.latch      n2150 top.mul+mul.dummy_mult+fake_mult_one^result~12_FF_NODE re    top^clk  0
.latch      n2155 top.mul+mul.dummy_mult+fake_mult_one^result~13_FF_NODE re    top^clk  0
.latch      n2160 top.mul+mul.dummy_mult+fake_mult_one^result~14_FF_NODE re    top^clk  0
.latch      n2165 top.mul+mul.dummy_mult+fake_mult_one^result~15_FF_NODE re    top^clk  0


.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6194 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~31 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~31 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~31 data1=top^MULTI_PORT_MUX~2252^MUX_2~5900 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~31 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \

.subckt multiply a[0]=top^MULTI_PORT_MUX~2290^MUX_2~6355 a[1]=top^MULTI_PORT_MUX~2290^MUX_2~6356 \
 a[2]=top^MULTI_PORT_MUX~2290^MUX_2~6357 a[3]=top^MULTI_PORT_MUX~2290^MUX_2~6358 \
 a[4]=top^MULTI_PORT_MUX~2290^MUX_2~6359 a[5]=top^MULTI_PORT_MUX~2290^MUX_2~6360 \
 a[6]=top^MULTI_PORT_MUX~2290^MUX_2~6361 a[7]=top^MULTI_PORT_MUX~2290^MUX_2~6362 \
 a[8]=top^MULTI_PORT_MUX~2290^MUX_2~6363 a[9]=top^MULTI_PORT_MUX~2290^MUX_2~6364 \
 a[10]=top^MULTI_PORT_MUX~2290^MUX_2~6365 a[11]=top^MULTI_PORT_MUX~2290^MUX_2~6366 \
 a[12]=top^MULTI_PORT_MUX~2290^MUX_2~6367 a[13]=top^MULTI_PORT_MUX~2290^MUX_2~6368 \
 a[14]=top^MULTI_PORT_MUX~2290^MUX_2~6369 a[15]=top^MULTI_PORT_MUX~2290^MUX_2~6370 \
 a[16]=top^MULTI_PORT_MUX~2290^MUX_2~6371 a[17]=top^MULTI_PORT_MUX~2290^MUX_2~6372 \
 a[18]=top^MULTI_PORT_MUX~2290^MUX_2~6373 a[19]=top^MULTI_PORT_MUX~2290^MUX_2~6374 \
 a[20]=top^MULTI_PORT_MUX~2290^MUX_2~6375 a[21]=top^MULTI_PORT_MUX~2290^MUX_2~6376 \
 a[22]=top^MULTI_PORT_MUX~2290^MUX_2~6377 a[23]=top^MULTI_PORT_MUX~2290^MUX_2~6378 \
 a[24]=top^MULTI_PORT_MUX~2290^MUX_2~6379 a[25]=top^MULTI_PORT_MUX~2290^MUX_2~6380 \
 a[26]=top^MULTI_PORT_MUX~2290^MUX_2~6381 a[27]=top^MULTI_PORT_MUX~2290^MUX_2~6382 \
 a[28]=top^MULTI_PORT_MUX~2290^MUX_2~6383 a[29]=top^MULTI_PORT_MUX~2290^MUX_2~6384 \
 a[30]=top^MULTI_PORT_MUX~2290^MUX_2~6385 a[31]=top^MULTI_PORT_MUX~2290^MUX_2~6386 \
 a[32]=unconn a[33]=unconn a[34]=unconn a[35]=unconn b[0]=top^MULTI_PORT_MUX~2583^MUX_2~6451 \
 b[1]=top^MULTI_PORT_MUX~2583^MUX_2~6452 b[2]=top^MULTI_PORT_MUX~2583^MUX_2~6453 \
 b[3]=top^MULTI_PORT_MUX~2583^MUX_2~6454 b[4]=top^MULTI_PORT_MUX~2583^MUX_2~6455 \
 b[5]=top^MULTI_PORT_MUX~2583^MUX_2~6456 b[6]=top^MULTI_PORT_MUX~2583^MUX_2~6457 \
 b[7]=top^MULTI_PORT_MUX~2583^MUX_2~6458 b[8]=top^MULTI_PORT_MUX~2583^MUX_2~6459 \
 b[9]=top^MULTI_PORT_MUX~2583^MUX_2~6460 b[10]=top^MULTI_PORT_MUX~2583^MUX_2~6461 \
 b[11]=top^MULTI_PORT_MUX~2583^MUX_2~6462 b[12]=top^MULTI_PORT_MUX~2583^MUX_2~6463 \
 b[13]=top^MULTI_PORT_MUX~2583^MUX_2~6464 b[14]=top^MULTI_PORT_MUX~2583^MUX_2~6465 \
 b[15]=top^MULTI_PORT_MUX~2583^MUX_2~6466 b[16]=top^MULTI_PORT_MUX~2583^MUX_2~6467 \
 b[17]=top^MULTI_PORT_MUX~2583^MUX_2~6468 b[18]=top^MULTI_PORT_MUX~2583^MUX_2~6469 \
 b[19]=top^MULTI_PORT_MUX~2583^MUX_2~6470 b[20]=top^MULTI_PORT_MUX~2583^MUX_2~6471 \
 b[21]=top^MULTI_PORT_MUX~2583^MUX_2~6472 b[22]=top^MULTI_PORT_MUX~2583^MUX_2~6473 \
 b[23]=top^MULTI_PORT_MUX~2583^MUX_2~6474 b[24]=top^MULTI_PORT_MUX~2583^MUX_2~6475 \
 b[25]=top^MULTI_PORT_MUX~2583^MUX_2~6476 b[26]=top^MULTI_PORT_MUX~2583^MUX_2~6477 \
 b[27]=top^MULTI_PORT_MUX~2583^MUX_2~6478 b[28]=top^MULTI_PORT_MUX~2583^MUX_2~6479 \
 b[29]=top^MULTI_PORT_MUX~2583^MUX_2~6480 b[30]=top^MULTI_PORT_MUX~2583^MUX_2~6481 \
 b[31]=top^MULTI_PORT_MUX~2583^MUX_2~6482 b[32]=unconn b[33]=unconn b[34]=unconn \
 b[35]=unconn out[0]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[0] out[1]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[1] \
 out[2]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[2] out[3]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[3] \
 out[4]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[4] out[5]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[5] \
 out[6]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[6] out[7]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[7] \
 out[8]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[8] out[9]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[9] \
 out[10]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[10] out[11]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[11] \
 out[12]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[12] out[13]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[13] \
 out[14]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[14] out[15]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[15] \
 out[16]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[16] out[17]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[17] \
 out[18]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[18] out[19]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[19] \
 out[20]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[20] out[21]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[21] \
 out[22]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[22] out[23]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[23] \
 out[24]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[24] out[25]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[25] \
 out[26]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[26] out[27]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[27] \
 out[28]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[28] out[29]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[29] \
 out[30]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[30] out[31]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[31] \
 out[32]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[32] out[33]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[33] \
 out[34]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[34] out[35]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[35] \
 out[36]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[36] out[37]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[37] \
 out[38]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[38] out[39]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[39] \
 out[40]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[40] out[41]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[41] \
 out[42]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[42] out[43]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[43] \
 out[44]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[44] out[45]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[45] \
 out[46]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[46] out[47]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[47] \
 out[48]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[48] out[49]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[49] \
 out[50]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[50] out[51]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[51] \
 out[52]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[52] out[53]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[53] \
 out[54]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[54] out[55]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[55] \
 out[56]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[56] out[57]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[57] \
 out[58]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[58] out[59]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[59] \
 out[60]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[60] out[61]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[61] \
 out[62]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[62] out[63]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[63] \
 out[64]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[64] out[65]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[65] \
 out[66]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[66] out[67]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[67] \
 out[68]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[68] out[69]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[69] \
 out[70]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[70] out[71]=top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[71] \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6163 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~0 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~0 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~0 data1=top^MULTI_PORT_MUX~2252^MUX_2~5869 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~0 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~2 data1=top^MULTI_PORT_MUX~2252^MUX_2~5871 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~2 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6165 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~2 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~2 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6164 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~1 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~1 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~1 data1=top^MULTI_PORT_MUX~2252^MUX_2~5870 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~1 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~0 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3056 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~0 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~0 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~1 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3057 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~1 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~1 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~10 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3058 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~10 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~10 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6173 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~10 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~10 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~10 data1=top^MULTI_PORT_MUX~2252^MUX_2~5879 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~10 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~10 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~31 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3081 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~31 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~31 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6194 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~31 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~31 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~2 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3068 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~2 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~2 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~3 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3079 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~3 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~3 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6166 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~3 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~3 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~3 data1=top^MULTI_PORT_MUX~2252^MUX_2~5872 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~3 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~4 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3082 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~4 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~4 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6167 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~4 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~4 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~4 data1=top^MULTI_PORT_MUX~2252^MUX_2~5873 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~4 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~5 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3083 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~5 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~5 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6168 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~5 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~5 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~5 data1=top^MULTI_PORT_MUX~2252^MUX_2~5874 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~5 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~6 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3084 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~6 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~6 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6169 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~6 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~6 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~6 data1=top^MULTI_PORT_MUX~2252^MUX_2~5875 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~6 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~6 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~7 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3085 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~7 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~7 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6170 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~7 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~7 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~7 data1=top^MULTI_PORT_MUX~2252^MUX_2~5876 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~7 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~7 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~8 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3086 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~8 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~8 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6171 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~8 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~8 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~8 data1=top^MULTI_PORT_MUX~2252^MUX_2~5877 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~8 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~8 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~9 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3087 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~9 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~9 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6172 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~9 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~9 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~9 data1=top^MULTI_PORT_MUX~2252^MUX_2~5878 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~9 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~9 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~11 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3059 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~11 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~11 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6174 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~11 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~11 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~11 data1=top^MULTI_PORT_MUX~2252^MUX_2~5880 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~11 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~11 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~24 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3073 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~24 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~24 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6187 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~24 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~24 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~24 data1=top^MULTI_PORT_MUX~2252^MUX_2~5893 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~24 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~24 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~12 data1=top^MULTI_PORT_MUX~2252^MUX_2~5881 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~12 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~12 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6175 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~12 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~12 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6176 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~13 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~13 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~13 data1=top^MULTI_PORT_MUX~2252^MUX_2~5882 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~13 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~13 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~30 data1=top^MULTI_PORT_MUX~2252^MUX_2~5899 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~30 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6177 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~14 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~14 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~14 data1=top^MULTI_PORT_MUX~2252^MUX_2~5883 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~14 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~14 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6177 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~14 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~14 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~30 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3080 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~30 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~30 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6193 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~30 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~30 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6193 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~30 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~30 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~14 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3062 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~14 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~14 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~12 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3060 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~12 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~12 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6175 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~12 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~12 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~13 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3061 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~13 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~13 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6176 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~13 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~13 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~15 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3063 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~15 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~15 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6178 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~15 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~15 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~15 data1=top^MULTI_PORT_MUX~2252^MUX_2~5884 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~15 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6179 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~16 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~16 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~16 data1=top^MULTI_PORT_MUX~2252^MUX_2~5885 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~16 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~16 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6180 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~17 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~17 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~17 data1=top^MULTI_PORT_MUX~2252^MUX_2~5886 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~17 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~17 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6163 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~0 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~0 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6164 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~1 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~1 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~25 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3074 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~25 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~25 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6188 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~25 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~25 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~25 data1=top^MULTI_PORT_MUX~2252^MUX_2~5894 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~25 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~25 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6181 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~18 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~18 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~18 data1=top^MULTI_PORT_MUX~2252^MUX_2~5887 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~18 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~18 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6165 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~2 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~2 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~26 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3075 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~26 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~26 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6189 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~26 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~26 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~26 data1=top^MULTI_PORT_MUX~2252^MUX_2~5895 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~26 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6166 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~3 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~3 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~27 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3076 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~27 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~27 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6190 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~27 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~27 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~27 data1=top^MULTI_PORT_MUX~2252^MUX_2~5896 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~27 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~16 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3064 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~16 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~16 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6179 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~16 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~16 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~17 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3065 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~17 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~17 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6180 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~17 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~17 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6181 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~18 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~18 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6182 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~19 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~19 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~19 data1=top^MULTI_PORT_MUX~2252^MUX_2~5888 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~19 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~19 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6167 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~4 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~4 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~28 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3077 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~28 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~28 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6191 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~28 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~28 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~28 data1=top^MULTI_PORT_MUX~2252^MUX_2~5897 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~28 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~18 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3066 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~18 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~18 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~19 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3067 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~19 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~19 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~20 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3069 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~20 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~20 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6183 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~20 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~20 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~20 data1=top^MULTI_PORT_MUX~2252^MUX_2~5889 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~20 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~20 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6168 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~5 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~5 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~29 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3078 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~29 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~29 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6192 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~29 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~29 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~29 data1=top^MULTI_PORT_MUX~2252^MUX_2~5898 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~29 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~21 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3070 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~21 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~21 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6184 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~21 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~21 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~21 data1=top^MULTI_PORT_MUX~2252^MUX_2~5890 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~21 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~21 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~23 data1=top^MULTI_PORT_MUX~2252^MUX_2~5892 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~23 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~23 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6185 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~22 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~22 \

.subckt dual_port_ram clk=top^clk data2=top^boot_idata~22 data1=top^MULTI_PORT_MUX~2252^MUX_2~5891 \
 addr2[0]=top^boot_iaddr~0 addr2[1]=top^boot_iaddr~1 addr2[2]=top^boot_iaddr~2 \
 addr2[3]=top^boot_iaddr~3 addr2[4]=top^boot_iaddr~4 addr2[5]=top^boot_iaddr~5 \
 addr2[6]=top^boot_iaddr~6 addr2[7]=top^boot_iaddr~7 addr2[8]=top^boot_iaddr~8 \
 addr2[9]=top^boot_iaddr~9 addr2[10]=top^boot_iaddr~10 addr2[11]=top^boot_iaddr~11 \
 addr2[12]=top^boot_iaddr~12 addr2[13]=top^boot_iaddr~13 addr2[14]=unconn addr1[0]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560 \
 addr1[1]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561 addr1[2]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562 \
 addr1[3]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563 addr1[4]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564 \
 addr1[5]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565 addr1[6]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566 \
 addr1[7]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567 addr1[8]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568 \
 addr1[9]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569 addr1[10]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570 \
 addr1[11]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571 addr1[12]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572 \
 addr1[13]=top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573 addr1[14]=unconn we2=top^boot_iwe \
 we1=gnd out2=top.ifetch+ifetch.dual_port_ram+imem_replace^out2~22 out1=top.ifetch+ifetch.dual_port_ram+imem_replace^out1~22 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6186 \
 addr2[0]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555 addr2[1]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556 \
 addr2[2]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557 addr2[3]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558 \
 addr2[4]=top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out2~23 out1=top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~23 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6186 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~23 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~23 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~23 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3072 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~23 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~23 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6185 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~22 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~22 \

.subckt dual_port_ram clk=top^clk data2=top^boot_ddata~22 data1=top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3071 \
 addr2[0]=top^boot_daddr~0 addr2[1]=top^boot_daddr~1 addr2[2]=top^boot_daddr~2 \
 addr2[3]=top^boot_daddr~3 addr2[4]=top^boot_daddr~4 addr2[5]=top^boot_daddr~5 \
 addr2[6]=top^boot_daddr~6 addr2[7]=top^boot_daddr~7 addr2[8]=top^boot_daddr~8 \
 addr2[9]=top^boot_daddr~9 addr2[10]=top^boot_daddr~10 addr2[11]=top^boot_daddr~11 \
 addr2[12]=top^boot_daddr~12 addr2[13]=top^boot_daddr~13 addr2[14]=top^boot_daddr~14 \
 addr1[0]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178 \
 addr1[1]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179 \
 addr1[2]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180 \
 addr1[3]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181 \
 addr1[4]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182 \
 addr1[5]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183 \
 addr1[6]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184 \
 addr1[7]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185 \
 addr1[8]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186 \
 addr1[9]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187 \
 addr1[10]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188 \
 addr1[11]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189 \
 addr1[12]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190 \
 addr1[13]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191 \
 addr1[14]=top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192 \
 we2=top^boot_dwe we1=top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207 \
 out2=top.data_mem+data_mem.dual_port_ram+dmem_replace^out2~22 out1=top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~22 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6184 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~21 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~21 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6169 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~6 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~6 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6170 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~7 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~7 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6171 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~8 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~8 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6172 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~9 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~9 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6173 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~10 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~10 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6174 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~11 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~11 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6178 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~15 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~15 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6182 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~19 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~19 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6183 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~20 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~20 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6187 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~24 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~24 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6188 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~25 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~25 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6189 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~26 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~26 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6190 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~27 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~27 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6191 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~28 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~28 \

.subckt dual_port_ram clk=top^clk data2=vcc data1=top^MULTI_PORT_MUX~2387^MUX_2~6192 \
 addr2[0]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421 addr2[1]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422 \
 addr2[2]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423 addr2[3]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424 \
 addr2[4]=top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425 addr2[5]=gnd addr2[6]=gnd \
 addr2[7]=gnd addr2[8]=gnd addr2[9]=gnd addr2[10]=gnd addr2[11]=gnd addr2[12]=gnd \
 addr2[13]=gnd addr2[14]=unconn addr1[0]=top.pipereg_w5+pipereg5^r~0_FF_NODE \
 addr1[1]=top.pipereg_w5+pipereg5^r~1_FF_NODE addr1[2]=top.pipereg_w5+pipereg5^r~2_FF_NODE \
 addr1[3]=top.pipereg_w5+pipereg5^r~3_FF_NODE addr1[4]=top.pipereg_w5+pipereg5^r~4_FF_NODE \
 addr1[5]=top.pipereg_w5+pipereg5^r~5_FF_NODE addr1[6]=top.pipereg_w5+pipereg5^r~6_FF_NODE \
 addr1[7]=top.pipereg_w5+pipereg5^r~7_FF_NODE addr1[8]=top.pipereg_w5+pipereg5^r~8_FF_NODE \
 addr1[9]=top.pipereg_w5+pipereg5^r~9_FF_NODE addr1[10]=top.pipereg_w5+pipereg5^r~10_FF_NODE \
 addr1[11]=top.pipereg_w5+pipereg5^r~11_FF_NODE addr1[12]=top.pipereg_w5+pipereg5^r~12_FF_NODE \
 addr1[13]=top.pipereg_w5+pipereg5^r~13_FF_NODE addr1[14]=unconn we2=gnd we1=top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198 \
 out2=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out2~29 out1=top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~29 \


.names vcc
 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~0 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~0_FF_NODE \
 top^nop7_q~0
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~1 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~1_FF_NODE \
 top^nop7_q~1
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~2 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~2_FF_NODE \
 top^nop7_q~2
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~3 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~3_FF_NODE \
 top^nop7_q~3
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~4 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~4_FF_NODE \
 top^nop7_q~4
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~5 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~5_FF_NODE \
 top^nop7_q~5
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~6 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~6_FF_NODE \
 top^nop7_q~6
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~7 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~7_FF_NODE \
 top^nop7_q~7
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~8 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~8_FF_NODE \
 top^nop7_q~8
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~9 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~9_FF_NODE \
 top^nop7_q~9
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~10 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~10_FF_NODE \
 top^nop7_q~10
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~11 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~11_FF_NODE \
 top^nop7_q~11
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~12 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~12_FF_NODE \
 top^nop7_q~12
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~13 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~13_FF_NODE \
 top^nop7_q~13
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~14 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~14_FF_NODE \
 top^nop7_q~14
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~15 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~15_FF_NODE \
 top^nop7_q~15
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~16 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~16_FF_NODE \
 top^nop7_q~16
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~17 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~17_FF_NODE \
 top^nop7_q~17
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~18 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~18_FF_NODE \
 top^nop7_q~18
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~19 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~19_FF_NODE \
 top^nop7_q~19
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~20 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~20_FF_NODE \
 top^nop7_q~20
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~21 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~21_FF_NODE \
 top^nop7_q~21
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~22 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~22_FF_NODE \
 top^nop7_q~22
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~23 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~23_FF_NODE \
 top^nop7_q~23
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~24 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~24_FF_NODE \
 top^nop7_q~24
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~25 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~25_FF_NODE \
 top^nop7_q~25
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~26 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~26_FF_NODE \
 top^nop7_q~26
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~27 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~27_FF_NODE \
 top^nop7_q~27
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~28 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~28_FF_NODE \
 top^nop7_q~28
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~29 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~29_FF_NODE \
 top^nop7_q~29
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~30 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~30_FF_NODE \
 top^nop7_q~30
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~31 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~31_FF_NODE \
 top^nop7_q~31
10- 1
-11 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n1774
011 1
.names n1776_1 n1777 n1774 n1781_1 n1775_1
1-00 1
-100 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~31 \
 top.hi_reg+hi_reg^q~31_FF_NODE top.lo_reg+lo_reg^q~31_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n1776_1
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1779 n1780_1 n1777
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n1778
001 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~31_FF_NODE \
 top^nop7_q~31 n1779
011- 0
10-1 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~31 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~31_FF_NODE \
 n1780_1
10- 1
-11 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n1781_1
101 1
.names n1779 n1783 n1784 n1785_1 n1787 n1791_1 n1782
0010-- 1
001-1- 1
001--1 1
00-01- 1
00-0-1 1
0101-- 1
010-00 1
01-100 1
1001-- 1
100-00 1
10-100 1
1110-- 1
111-1- 1
111--1 1
11-01- 1
11-0-1 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~29_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1780_1 n1783
11- 1
-01 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~30_FF_NODE \
 top^nop7_q~30 n1784
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~28_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1786_1 n1785_1
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~30 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~30_FF_NODE \
 n1786_1
10- 1
-11 1
.names n1788 n1789 n1787
10 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~29_FF_NODE \
 top^nop7_q~29 n1788
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~27_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1790_1 n1789
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~29 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~29_FF_NODE \
 n1790_1
10- 1
-11 1
.names n1792 n1793 n1794 n1796_1 n1797 n1799 n1791_1
010--- 1
01-10- 1
01-1-0 1
01--00 1
0-010- 1
0-01-0 1
0-0-00 1
.names n1788 n1789 n1792
01 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~28_FF_NODE \
 top^nop7_q~28 n1793
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~26_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1795_1 n1794
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~28 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~28_FF_NODE \
 n1795_1
10- 1
-11 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~27_FF_NODE \
 top^nop7_q~27 n1796_1
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~25_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1798 n1797
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~27 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~27_FF_NODE \
 n1798
10- 1
-11 1
.names n1800_1 n1801_1 n1803 n1806_1 n1807 n1811_1 n1799
01---- 1
0-01-- 1
0-0-00 1
-101-- 1
-10-00 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~26_FF_NODE \
 top^nop7_q~26 n1800_1
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~24_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1802 n1801_1
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~26 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~26_FF_NODE \
 n1802
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1804 n1805_1 n1803
011- 1
-010 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~25_FF_NODE \
 top^nop7_q~25 n1804
011- 0
10-1 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~25 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~25_FF_NODE \
 n1805_1
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1804 n1805_1 n1806_1
110- 1
-001 1
.names n1808 n1809 n1807
10 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~24_FF_NODE \
 top^nop7_q~24 n1808
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~22_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1810_1 n1809
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~24 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~24_FF_NODE \
 n1810_1
10- 1
-11 1
.names n1812 n1813 n1814 n1816_1 n1817 n1819 n1811_1
010--- 1
01-10- 1
01-1-0 1
01--00 1
0-010- 1
0-01-0 1
0-0-00 1
.names n1808 n1809 n1812
01 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~23_FF_NODE \
 top^nop7_q~23 n1813
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~21_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1815_1 n1814
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~23 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~23_FF_NODE \
 n1815_1
10- 1
-11 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~22_FF_NODE \
 top^nop7_q~22 n1816_1
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~20_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1818 n1817
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~22 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~22_FF_NODE \
 n1818
10- 1
-11 1
.names n1820_1 n1821_1 n1823 n1826_1 n1827 n1830_1 n1819
01---- 1
0-01-- 1
0-0-00 1
-101-- 1
-10-00 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~21_FF_NODE \
 top^nop7_q~21 n1820_1
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~19_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1822 n1821_1
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~21 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~21_FF_NODE \
 n1822
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~18_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1824 n1825_1 n1823
011- 1
-010 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~20_FF_NODE \
 top^nop7_q~20 n1824
011- 0
10-1 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~20 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~20_FF_NODE \
 n1825_1
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~18_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1824 n1825_1 n1826_1
110- 1
-001 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~17_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1828 n1829 n1827
011- 1
-010 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~19_FF_NODE \
 top^nop7_q~19 n1828
011- 0
10-1 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~19 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~19_FF_NODE \
 n1829
10- 1
-11 1
.names n1831_1 n1832 n1833 n1835_1 n1836_1 n1838 n1830_1
010--- 1
01-10- 1
01-1-0 1
01--00 1
0-010- 1
0-01-0 1
0-0-00 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~17_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1828 n1829 n1831_1
110- 1
-001 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~18_FF_NODE \
 top^nop7_q~18 n1832
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~16_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1834 n1833
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~18 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~18_FF_NODE \
 n1834
10- 1
-11 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~17_FF_NODE \
 top^nop7_q~17 n1835_1
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~15_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1837 n1836_1
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~17 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~17_FF_NODE \
 n1837
10- 1
-11 1
.names n1839 n1840_1 n1842 n1845_1 n1846_1 n1849 n1838
01---- 1
0-01-- 1
0-0-00 1
-101-- 1
-10-00 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~16_FF_NODE \
 top^nop7_q~16 n1839
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~14_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1841_1 n1840_1
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~16 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~16_FF_NODE \
 n1841_1
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~13_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1843 n1844 n1842
011- 1
-010 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~15_FF_NODE \
 top^nop7_q~15 n1843
011- 0
10-1 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~15 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~15_FF_NODE \
 n1844
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~13_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1843 n1844 n1845_1
110- 1
-001 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1847 n1848 n1846_1
011- 1
-010 1
.names top.pipereg_w32+pipereg^q~14_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top^nop7_q~14 n1847
101- 0
-101 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~14 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~14_FF_NODE \
 n1848
10- 1
-11 1
.names n1850_1 n1851_1 n1852 n1854 n1855_1 n1857 n1849
010--- 1
01-10- 1
01-1-0 1
01--00 1
0-010- 1
0-01-0 1
0-0-00 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1847 n1848 n1850_1
110- 1
-001 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~13_FF_NODE \
 top^nop7_q~13 n1851_1
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~11_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1853 n1852
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~13 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~13_FF_NODE \
 n1853
10- 1
-11 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~12_FF_NODE \
 top^nop7_q~12 n1854
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~10_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1856_1 n1855_1
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~12 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~12_FF_NODE \
 n1856_1
10- 1
-11 1
.names n1858 n1859 n1861_1 n1864 n1865_1 n1868 n1857
01---- 1
0-01-- 1
0-0-00 1
-101-- 1
-10-00 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top.pipereg_w32+pipereg^q~11_FF_NODE \
 top^nop7_q~11 n1858
011- 0
10-1 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~9_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1860_1 n1859
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~11 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~11_FF_NODE \
 n1860_1
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1862 n1863 n1861_1
011- 1
-010 1
.names top.pipereg_w32+pipereg^q~10_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top^nop7_q~10 n1862
101- 0
-101 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~10 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~10_FF_NODE \
 n1863
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1862 n1863 n1864
110- 1
-001 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~7_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1866_1 n1867 n1865_1
011- 1
-010 1
.names top.pipereg_w32+pipereg^q~9_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top^nop7_q~9 n1866_1
101- 0
-101 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~9 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~9_FF_NODE \
 n1867
10- 1
-11 1
.names n1869 n1870_1 n1871_1 n1873 n1874 n1876_1 n1868
010--- 1
01-10- 1
01-1-0 1
01--00 1
0-010- 1
0-01-0 1
0-0-00 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~7_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1866_1 n1867 n1869
110- 1
-001 1
.names top.pipereg_w32+pipereg^q~8_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top^nop7_q~8 n1870_1
101- 0
-101 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~6_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1872 n1871_1
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~8 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~8_FF_NODE \
 n1872
10- 1
-11 1
.names top.pipereg_w32+pipereg^q~7_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top^nop7_q~7 n1873
101- 0
-101 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~5_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1875_1 n1874
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~7 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~7_FF_NODE \
 n1875_1
10- 1
-11 1
.names n1877 n1878 n1880_1 n1883 n1884 n1887 n1876_1
01---- 1
0-01-- 1
0-0-00 1
-101-- 1
-10-00 1
.names top.pipereg_w32+pipereg^q~6_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top^nop7_q~6 n1877
101- 0
-101 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~4_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1879 n1878
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~6 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~6_FF_NODE \
 n1879
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1881_1 n1882 n1880_1
011- 1
-010 1
.names top.pipereg_w32+pipereg^q~5_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top^nop7_q~5 n1881_1
101- 0
-101 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~5 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~5_FF_NODE \
 n1882
10- 1
-11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1881_1 n1882 n1883
110- 1
-001 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~2_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1885_1 n1886_1 n1884
011- 1
-010 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~4 \
 top.pipereg_w32+pipereg^q~4_FF_NODE top.pipereg_w1+pipereg16^q_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE \
 top.pipereg_w32+pipereg14^q~4_FF_NODE n1885_1
1-010- 0
-1-01- 0
--1101 0
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~4 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~4_FF_NODE \
 n1886_1
10- 1
-11 1
.names n1888 n1889 n1890_1 n1892 n1893 n1895_1 n1887
010--- 1
01-10- 1
01-1-0 1
01--00 1
0-010- 1
0-01-0 1
0-0-00 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~2_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1885_1 n1886_1 n1888
110- 1
-001 1
.names top.pipereg_w32+pipereg^q~3_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top^nop7_q~3 n1889
101- 0
-101 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~1_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1891_1 n1890_1
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~3 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~3_FF_NODE \
 n1891_1
10- 1
-11 1
.names top.pipereg_w32+pipereg^q~2_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE top^nop7_q~2 n1892
101- 0
-101 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~0_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1894 n1893
11- 1
-01 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~2 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~2_FF_NODE \
 n1894
10- 1
-11 1
.names top^ctrl_addersub_op~0_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1896_1 n1897 n1898 n1899 \
 n1895_1
0011-- 1
001-0- 1
00-1-0 1
0---00 1
-0110- 1
-01--0 1
-0-100 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~1 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~1_FF_NODE \
 n1896_1
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile1_replace^out1~0 \
 top.pipereg_w1+pipereg15^q_FF_NODE top.pipereg_w32+pipereg14^q~0_FF_NODE \
 n1897
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~0 \
 top.pipereg_w32+pipereg^q~0_FF_NODE top.pipereg_w1+pipereg16^q_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE \
 top.pipereg_w32+pipereg14^q~0_FF_NODE n1898
1-010- 0
-1-01- 0
--1101 0
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~1 \
 top.pipereg_w32+pipereg^q~1_FF_NODE top.pipereg_w1+pipereg16^q_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE \
 top.pipereg_w32+pipereg14^q~1_FF_NODE n1899
1-010- 0
-1-01- 0
--1101 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~21 \
 top^ctrl_zeroer_en_FF_NODE \
 top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4555
11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~22 \
 top^ctrl_zeroer_en_FF_NODE \
 top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4556
11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~23 \
 top^ctrl_zeroer_en_FF_NODE \
 top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4557
11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~24 \
 top^ctrl_zeroer_en_FF_NODE \
 top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4558
11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~25 \
 top^ctrl_zeroer_en_FF_NODE \
 top.zeroer+zeroer^MULTI_PORT_MUX~1487^MUX_2~4559
11 1
.names top^ctrl_reg_file_c_we_FF_NODE n1906_1 n1907 \
 top.reg_file+reg_file^BITWISE_AND~456^LOGICAL_AND~5198
10- 1
1-0 1
.names top.pipereg_w5+pipereg5^r~0_FF_NODE \
 top.pipereg_w5+pipereg5^r~1_FF_NODE top.pipereg_w5+pipereg5^r~2_FF_NODE \
 top.pipereg_w5+pipereg5^r~3_FF_NODE top.pipereg_w5+pipereg5^r~4_FF_NODE \
 n1906_1
00000 1
.names top.pipereg_w5+pipereg5^r~11_FF_NODE \
 top.pipereg_w5+pipereg5^r~12_FF_NODE top.pipereg_w5+pipereg5^r~5_FF_NODE \
 top.pipereg_w5+pipereg5^r~6_FF_NODE top.pipereg_w5+pipereg5^r~9_FF_NODE \
 n1908 n1907
000001 1
.names top.pipereg_w5+pipereg5^r~10_FF_NODE \
 top.pipereg_w5+pipereg5^r~13_FF_NODE top.pipereg_w5+pipereg5^r~7_FF_NODE \
 top.pipereg_w5+pipereg5^r~8_FF_NODE n1908
0000 1
.names top.pipereg_w32+pipereg3^q~30_FF_NODE \
 top.pipereg_w32+pipereg3^q~29_FF_NODE top.pipereg_w32+pipereg^q~27_FF_NODE \
 top.pipereg_w32+pipereg^q~28_FF_NODE n1911_1 n1912 n1910_1
111-0- 1
11--01 1
1-1-01 1
1--10- 1
-1110- 1
-1-101 1
--1101 1
.names top.pipereg_w32+pipereg3^q~31_FF_NODE \
 top.pipereg_w32+pipereg^q~29_FF_NODE n1911_1
00 1
11 1
.names top.pipereg_w32+pipereg3^q~27_FF_NODE \
 top.pipereg_w32+pipereg3^q~28_FF_NODE top.pipereg_w32+pipereg^q~25_FF_NODE \
 top.pipereg_w32+pipereg^q~26_FF_NODE n1913 n1912
111-- 1
11--1 1
1-11- 1
1--11 1
-11-1 1
-1-1- 1
--111 1
.names top.pipereg_w32+pipereg3^q~25_FF_NODE \
 top.pipereg_w32+pipereg3^q~26_FF_NODE top.pipereg_w32+pipereg^q~23_FF_NODE \
 top.pipereg_w32+pipereg^q~24_FF_NODE n1914 n1915_1 n1913
111--- 1
11--00 1
1-11-- 1
1--100 1
-11-00 1
-1-1-- 1
--1100 1
.names top.pipereg_w32+pipereg3^q~24_FF_NODE \
 top.pipereg_w32+pipereg^q~22_FF_NODE n1914
00 1
.names top.pipereg_w32+pipereg3^q~22_FF_NODE \
 top.pipereg_w32+pipereg3^q~23_FF_NODE top.pipereg_w32+pipereg^q~20_FF_NODE \
 top.pipereg_w32+pipereg^q~21_FF_NODE n1916_1 n1917 n1915_1
000-0- 1
00--00 1
0-000- 1
0--000 1
-00-00 1
-0-00- 1
--0000 1
.names top.pipereg_w32+pipereg3^q~24_FF_NODE \
 top.pipereg_w32+pipereg^q~22_FF_NODE n1916_1
11 1
.names top.pipereg_w32+pipereg3^q~20_FF_NODE \
 top.pipereg_w32+pipereg3^q~21_FF_NODE top.pipereg_w32+pipereg^q~18_FF_NODE \
 top.pipereg_w32+pipereg^q~19_FF_NODE n1918 n1919 n1917
111--- 1
11--00 1
1-11-- 1
1--100 1
-11-00 1
-1-1-- 1
--1100 1
.names top.pipereg_w32+pipereg3^q~19_FF_NODE \
 top.pipereg_w32+pipereg^q~17_FF_NODE n1918
00 1
.names top.pipereg_w32+pipereg3^q~17_FF_NODE \
 top.pipereg_w32+pipereg3^q~18_FF_NODE top.pipereg_w32+pipereg^q~15_FF_NODE \
 top.pipereg_w32+pipereg^q~16_FF_NODE n1920_1 n1921_1 n1919
000-0- 1
00--00 1
0-000- 1
0--000 1
-00-00 1
-0-00- 1
--0000 1
.names top.pipereg_w32+pipereg3^q~19_FF_NODE \
 top.pipereg_w32+pipereg^q~17_FF_NODE n1920_1
11 1
.names top.pipereg_w32+pipereg^q~14_FF_NODE \
 top.pipereg_w32+pipereg3^q~15_FF_NODE \
 top.pipereg_w32+pipereg3^q~16_FF_NODE top.pipereg_w32+pipereg^q~13_FF_NODE \
 n1922 n1923 n1921_1
11-1-- 1
11--00 1
1-1--- 1
1--100 1
-111-- 1
-11-00 1
--1100 1
.names top.pipereg_w32+pipereg3^q~14_FF_NODE \
 top.pipereg_w32+pipereg^q~12_FF_NODE n1922
00 1
.names top.pipereg_w32+pipereg3^q~13_FF_NODE \
 top.pipereg_w32+pipereg3^q~14_FF_NODE top.pipereg_w32+pipereg^q~11_FF_NODE \
 top.pipereg_w32+pipereg^q~12_FF_NODE n1924 n1923
1-1-- 0
1---1 0
-1-1- 0
--1-1 0
.names top.pipereg_w32+pipereg^q~10_FF_NODE \
 top.pipereg_w32+pipereg3^q~12_FF_NODE n1925_1 n1924
11- 1
1-1 1
-11 1
.names top.pipereg_w32+pipereg^q~9_FF_NODE \
 top.pipereg_w32+pipereg3^q~11_FF_NODE n1926_1 n1925_1
11- 1
1-1 1
-11 1
.names top.pipereg_w32+pipereg^q~7_FF_NODE \
 top.pipereg_w32+pipereg^q~8_FF_NODE top.pipereg_w32+pipereg3^q~10_FF_NODE \
 top.pipereg_w32+pipereg3^q~9_FF_NODE n1927 n1926_1
11-1- 1
11--1 1
1-11- 1
1-1-1 1
-11-- 1
-1-11 1
--111 1
.names top.pipereg_w32+pipereg^q~5_FF_NODE \
 top.pipereg_w32+pipereg^q~6_FF_NODE top.pipereg_w32+pipereg3^q~7_FF_NODE \
 top.pipereg_w32+pipereg3^q~8_FF_NODE n1928 n1927
111-- 1
11--1 1
1-11- 1
1--11 1
-11-1 1
-1-1- 1
--111 1
.names top.pipereg_w32+pipereg^q~3_FF_NODE \
 top.pipereg_w32+pipereg^q~4_FF_NODE top.pipereg_w32+pipereg3^q~5_FF_NODE \
 top.pipereg_w32+pipereg3^q~6_FF_NODE n1929 n1928
111-- 1
11--1 1
1-11- 1
1--11 1
-11-1 1
-1-1- 1
--111 1
.names top.pipereg_w32+pipereg^q~0_FF_NODE \
 top.pipereg_w32+pipereg^q~2_FF_NODE top.pipereg_w32+pipereg^q~1_FF_NODE \
 top.pipereg_w32+pipereg3^q~2_FF_NODE top.pipereg_w32+pipereg3^q~3_FF_NODE \
 top.pipereg_w32+pipereg3^q~4_FF_NODE n1929
1111-- 1
11-11- 1
1-11-1 1
1--111 1
-11-1- 1
-1---1 1
--1-11 1
.names top.pipereg_w32+pipereg3^q~30_FF_NODE \
 top.pipereg_w32+pipereg3^q~29_FF_NODE top.pipereg_w32+pipereg^q~27_FF_NODE \
 top.pipereg_w32+pipereg^q~28_FF_NODE n1911_1 n1912 n1930_1
000-1- 1
00--10 1
0-0-10 1
0--01- 1
-0001- 1
-0-010 1
--0010 1
.names top.pipereg_w32+pipereg3^q~31_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1780_1 n1931_1
110- 1
-001 1
-111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~0_FF_NODE \
 top^MULTI_PORT_MUX~2252^MUX_2~5871 n1934 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4560
1-1 1
-10 1
.names top.pipereg_w32+pipereg^q~0_FF_NODE \
 top.pipereg_w26+pipereg1^q~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w32+pipereg3^q~2_FF_NODE n1894 \
 top^MULTI_PORT_MUX~2252^MUX_2~5871
0-011- 1
1-010- 1
-110-- 1
--00-1 1
--11-1 1
.names top^ctrl_ifetch_op_FF_NODE \
 top^ctrl_mux6to1_ifetch_load_sel~0_FF_NODE \
 top^ctrl_mux6to1_ifetch_load_sel~1_FF_NODE \
 top^ctrl_mux6to1_ifetch_load_sel~2_FF_NODE n1935_1 n1957 n1934
00---1 1
01010- 1
0-1--1 1
0--0-1 1
.names n1936_1 n1942 n1945_1 n1946_1 n1947 n1950_1 n1935_1
111111 1
.names top^nop7_q~10 n1863 n1937 n1938 n1940_1 n1941_1 n1936_1
001111 1
111111 1
.names top^nop7_q~12 top^nop7_q~14 n1848 n1856_1 n1937
0000 1
0110 1
1001 1
1111 1
.names top^nop7_q~18 top^nop7_q~25 n1805_1 n1834 n1939 n1938
00001 1
01101 1
10011 1
11111 1
.names top^ctrl_branchresolve_en_FF_NODE top^nop7_q~8 top^nop7_q~11 n1860_1 \
 n1872 n1939
101-0 1
10-00 1
111-1 1
11-01 1
.names top^nop7_q~15 top^nop7_q~23 top^nop7_q~31 n1780_1 n1815_1 n1844 \
 n1940_1
1----0 0
-0--1- 0
-1--0- 0
--01-- 0
.names top^nop7_q~11 top^nop7_q~15 top^nop7_q~16 n1841_1 n1844 n1860_1 \
 n1941_1
1----0 0
-0--1- 0
--01-- 0
--10-- 0
.names top^nop7_q~3 top^nop7_q~17 n1837 n1891_1 n1943 n1942
100-1 1
111-1 1
-0001 1
-1101 1
.names top^nop7_q~26 top^nop7_q~30 n1786_1 n1802 n1944 n1943
00001 1
01101 1
10011 1
11111 1
.names top^nop7_q~1 top^nop7_q~3 top^nop7_q~29 n1790_1 n1891_1 n1896_1 \
 n1944
0----1 0
-1--0- 0
--01-- 0
--10-- 0
.names top^nop7_q~9 top^nop7_q~13 top^nop7_q~21 n1822 n1853 n1867 n1945_1
1----0 0
-0--1- 0
--01-- 0
--10-- 0
.names top^nop7_q~19 top^nop7_q~20 top^nop7_q~27 n1798 n1825_1 n1829 \
 n1946_1
0----1 0
1----0 0
-1--0- 0
--10-- 0
.names top^nop7_q~2 top^nop7_q~24 n1810_1 n1894 n1948 n1947
00001 1
01101 1
10011 1
11111 1
.names top^nop7_q~1 top^nop7_q~20 n1825_1 n1896_1 n1949 n1948
1--0- 0
-01-- 0
----0 0
.names top^nop7_q~9 top^nop7_q~13 n1853 n1867 n1949
0--1 0
-10- 0
.names top^nop7_q~4 top^nop7_q~6 n1879 n1886_1 n1951_1 n1955_1 n1950_1
000011 1
011011 1
100111 1
111111 1
.names top^nop7_q~7 top^nop7_q~22 n1818 n1875_1 n1952 n1953 n1951_1
10--11 1
1-1-11 1
-0-011 1
--1011 1
.names top^nop7_q~0 top^nop7_q~28 n1795_1 n1897 n1952
1--0 0
-10- 0
.names top^nop7_q~5 top^nop7_q~31 n1780_1 n1882 n1954 n1953
1--0- 0
-10-- 0
----0 0
.names top^nop7_q~0 top^nop7_q~27 n1798 n1897 n1954
0--1 0
-01- 0
.names top^nop7_q~5 top^nop7_q~28 n1795_1 n1882 n1956_1 n1955_1
0--1- 0
-01-- 0
----0 0
.names top^nop7_q~7 top^nop7_q~22 n1818 n1875_1 n1956_1
1--0 0
-01- 0
.names top^ctrl_branchresolve_en_FF_NODE n1958 n1935_1 \
 top^ctrl_mux6to1_ifetch_load_sel~2_FF_NODE \
 top^ctrl_mux6to1_ifetch_load_sel~0_FF_NODE \
 top^ctrl_mux6to1_ifetch_load_sel~1_FF_NODE n1957
1-0100 0
-1---- 0
.names top^ctrl_branchresolve_en_FF_NODE \
 top^ctrl_mux6to1_ifetch_load_sel~0_FF_NODE \
 top^ctrl_mux6to1_ifetch_load_sel~1_FF_NODE \
 top^ctrl_mux6to1_ifetch_load_sel~2_FF_NODE n1780_1 n1959 n1958
11-001 1
11-100 1
1-0000 1
1-101- 1
1-1100 1
-110-1 1
.names n1837 n1853 n1860_1 n1960_1 n1961_1 n1962 n1959
000111 1
.names n1856_1 n1863 n1882 n1886_1 n1960_1
0000 1
.names n1829 n1872 n1875_1 n1891_1 n1961_1
0000 1
.names top^ctrl_branchresolve_en_FF_NODE n1786_1 n1818 n1822 n1963 n1964 \
 n1962
100011 1
.names n1894 n1897 n1963
00 1
.names n1795_1 n1798 n1815_1 n1844 n1965_1 n1966_1 n1964
000011 1
.names n1780_1 n1790_1 n1802 n1810_1 n1965_1
0000 1
.names n1805_1 n1867 n1879 n1896_1 n1967 n1966_1
00001 1
.names n1825_1 n1834 n1841_1 n1848 n1967
0000 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~1_FF_NODE n1934 n1969 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4561
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~1_FF_NODE n1891_1 n1970_1 n1969
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~0_FF_NODE \
 top.pipereg_w32+pipereg^q~1_FF_NODE top.pipereg_w32+pipereg3^q~2_FF_NODE \
 top.pipereg_w32+pipereg3^q~3_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1970_1
00-101 1
01-001 1
101001 1
111101 1
-00101 1
-10001 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~2_FF_NODE n1934 n1972 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4562
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~2_FF_NODE n1886_1 n1973 n1972
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~2_FF_NODE \
 top.pipereg_w32+pipereg3^q~4_FF_NODE n1974 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1973
00101 1
01001 1
10001 1
11101 1
.names top.pipereg_w32+pipereg^q~0_FF_NODE \
 top.pipereg_w32+pipereg^q~1_FF_NODE top.pipereg_w32+pipereg3^q~2_FF_NODE \
 top.pipereg_w32+pipereg3^q~3_FF_NODE n1974
111- 1
1-11 1
-1-1 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE n1934 n1976_1 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4563
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~3_FF_NODE n1882 n1977 n1976_1
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~3_FF_NODE \
 top.pipereg_w32+pipereg3^q~5_FF_NODE n1929 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1977
00101 1
01001 1
10001 1
11101 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~4_FF_NODE n1934 n1979 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4564
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~4_FF_NODE n1879 n1980_1 n1979
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~3_FF_NODE \
 top.pipereg_w32+pipereg^q~4_FF_NODE top.pipereg_w32+pipereg3^q~5_FF_NODE \
 top.pipereg_w32+pipereg3^q~6_FF_NODE n1929 n1981_1 n1980_1
0001-1 1
00-101 1
0100-1 1
01-001 1
1010-1 1
10-011 1
1111-1 1
11-111 1
-00101 1
-01011 1
-10001 1
-11111 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1981_1
01 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~5_FF_NODE n1934 n1983 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4565
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~5_FF_NODE n1875_1 n1984 n1983
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~5_FF_NODE \
 top.pipereg_w32+pipereg3^q~7_FF_NODE n1928 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1984
00101 1
01001 1
10001 1
11101 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~6_FF_NODE n1934 n1986_1 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4566
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~6_FF_NODE n1872 n1987 n1986_1
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~5_FF_NODE \
 top.pipereg_w32+pipereg^q~6_FF_NODE top.pipereg_w32+pipereg3^q~7_FF_NODE \
 top.pipereg_w32+pipereg3^q~8_FF_NODE n1928 n1981_1 n1987
0001-1 1
00-101 1
0100-1 1
01-001 1
1010-1 1
10-011 1
1111-1 1
11-111 1
-00101 1
-01011 1
-10001 1
-11111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~7_FF_NODE n1934 n1989 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4567
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~7_FF_NODE n1867 n1990_1 n1989
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~7_FF_NODE \
 top.pipereg_w32+pipereg3^q~9_FF_NODE n1927 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1990_1
00101 1
01001 1
10001 1
11101 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE n1934 n1992 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4568
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~8_FF_NODE n1863 n1993 n1992
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~7_FF_NODE \
 top.pipereg_w32+pipereg^q~8_FF_NODE top.pipereg_w32+pipereg3^q~10_FF_NODE \
 top.pipereg_w32+pipereg3^q~9_FF_NODE n1927 n1981_1 n1993
0010-1 1
001-01 1
0100-1 1
010-01 1
1001-1 1
100-11 1
1111-1 1
111-11 1
-00111 1
-01001 1
-10001 1
-11111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~9_FF_NODE n1934 n1995_1 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4569
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~9_FF_NODE n1860_1 n1996_1 n1995_1
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~9_FF_NODE \
 top.pipereg_w32+pipereg3^q~11_FF_NODE n1926_1 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1996_1
00101 1
01001 1
10001 1
11101 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~10_FF_NODE n1934 n1998 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4570
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~10_FF_NODE n1856_1 n1999 n1998
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~10_FF_NODE \
 top.pipereg_w32+pipereg3^q~12_FF_NODE n1925_1 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1999
00101 1
01001 1
10001 1
11101 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~11_FF_NODE n1934 n2001_1 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4571
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~11_FF_NODE n1853 n2002 n2001_1
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~13_FF_NODE \
 top.pipereg_w32+pipereg^q~11_FF_NODE n1924 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2002
00101 1
01001 1
10001 1
11101 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE n1934 n2004 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4572
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~12_FF_NODE n1848 n2005_1 n2004
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~13_FF_NODE \
 top.pipereg_w32+pipereg3^q~14_FF_NODE top.pipereg_w32+pipereg^q~11_FF_NODE \
 top.pipereg_w32+pipereg^q~12_FF_NODE n1924 n1981_1 n2005_1
0001-1 1
00-101 1
0100-1 1
01-001 1
1010-1 1
10-011 1
1111-1 1
11-111 1
-00101 1
-01011 1
-10001 1
-11111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~13_FF_NODE n1934 n2007 \
 top.ifetch+ifetch^MULTI_PORT_MUX~802^MUX_2~4573
11- 1
-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~13_FF_NODE n1844 n2008 n2007
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~15_FF_NODE \
 top.pipereg_w32+pipereg^q~13_FF_NODE n1923 n1981_1 \
 top.pipereg_w32+pipereg3^q~14_FF_NODE top.pipereg_w32+pipereg^q~12_FF_NODE \
 n2008
00011- 1
0001-1 1
0111-- 1
01-100 1
1011-- 1
10-100 1
11011- 1
1101-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1892 n1894 \
 top^MULTI_PORT_MUX~2290^MUX_2~6357
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1889 n1891_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6358
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1885_1 n1886_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6359
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1881_1 n1882 \
 top^MULTI_PORT_MUX~2290^MUX_2~6360
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1877 n1879 \
 top^MULTI_PORT_MUX~2290^MUX_2~6361
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1873 n1875_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6362
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1870_1 n1872 \
 top^MULTI_PORT_MUX~2290^MUX_2~6363
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1866_1 n1867 \
 top^MULTI_PORT_MUX~2290^MUX_2~6364
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1862 n1863 \
 top^MULTI_PORT_MUX~2290^MUX_2~6365
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1858 n1860_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6366
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1854 n1856_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6367
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1851_1 n1853 \
 top^MULTI_PORT_MUX~2290^MUX_2~6368
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1847 n1848 \
 top^MULTI_PORT_MUX~2290^MUX_2~6369
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1843 n1844 \
 top^MULTI_PORT_MUX~2290^MUX_2~6370
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1839 n1841_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6371
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1835_1 n1837 \
 top^MULTI_PORT_MUX~2290^MUX_2~6372
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1832 n1834 \
 top^MULTI_PORT_MUX~2290^MUX_2~6373
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1828 n1829 \
 top^MULTI_PORT_MUX~2290^MUX_2~6374
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1824 n1825_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6375
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1820_1 n1822 \
 top^MULTI_PORT_MUX~2290^MUX_2~6376
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1816_1 n1818 \
 top^MULTI_PORT_MUX~2290^MUX_2~6377
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1813 n1815_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6378
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1808 n1810_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6379
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1804 n1805_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6380
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1800_1 n1802 \
 top^MULTI_PORT_MUX~2290^MUX_2~6381
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1796_1 n1798 \
 top^MULTI_PORT_MUX~2290^MUX_2~6382
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1793 n1795_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6383
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1788 n1790_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6384
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1784 n1786_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6385
00- 1
1-1 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1779 n1780_1 \
 top^MULTI_PORT_MUX~2290^MUX_2~6386
00- 1
1-1 1
.names n2042 n2045_1 n1774 n2053 top^MULTI_PORT_MUX~2387^MUX_2~6163
01-- 0
--11 0
.names n2043 n1784 n1785_1 n1787 n1791_1 n2044 n2042
1----1 1
-01--1 1
-0-001 1
--1001 1
.names n1779 n1783 n2043
01 1
.names n1779 n1781_1 n1783 n2044
01- 1
-11 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2046_1 n2047 n2052 n2045_1
101--- 1
110-00 1
1--100 1
-01--0 1
--0100 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~0 \
 top.hi_reg+hi_reg^q~0_FF_NODE top.lo_reg+lo_reg^q~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2046_1
0--010 1
-0-100 1
--000- 1
--011- 1
--0--1 1
.names top.mul+mul.dummy_mult+fake_mult_one^result~0_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~8_FF_NODE n2048 n2049 n2047
1-10 1
-111 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2048
110 1
.names top.pipereg_w5+pipereg2^r~4_FF_NODE \
 top.pipereg_w5+pipereg2^r~0_FF_NODE top.pipereg_w5+pipereg2^r~3_FF_NODE \
 top^ctrl_mul_op~0_FF_NODE n2050_1 n2051_1 n2049
000--1 0
---0-- 0
----1- 0
.names top^ctrl_mux3to1_mul_sa_sel~0_FF_NODE \
 top^ctrl_mux3to1_mul_sa_sel~1_FF_NODE n1886_1 n1891_1 n1896_1 n1963 \
 n2050_1
010001 1
.names top.pipereg_w5+pipereg2^r~1_FF_NODE \
 top.pipereg_w5+pipereg2^r~2_FF_NODE top^ctrl_mux3to1_mul_sa_sel~0_FF_NODE \
 top^ctrl_mux3to1_mul_sa_sel~1_FF_NODE n2051_1
0000 1
0011 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1897 n1898 n2052
01100 1
01111 1
1011- 1
101-0 1
11101 1
-0110 1
.names top^ctrl_addersub_op~0_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1897 n1898 n2053
0011 1
01-0 1
0-00 1
1010 1
11-1 1
1-01 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2056_1 n2057 n2059 n2055_1
0111-- 1
101--- 1
1---10 1
-01--0 1
--0-10 1
.names n1892 n1893 n1895_1 n2056_1
001 1
010 1
100 1
111 1
.names top.mul+mul.dummy_mult+fake_mult_one^result~2_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~10_FF_NODE n2048 n2049 n2058 \
 n2057
0-10- 1
-011- 1
--0-1 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~2 \
 top.hi_reg+hi_reg^q~2_FF_NODE top.lo_reg+lo_reg^q~2_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2058
0--010 1
-0-100 1
--000- 1
--011- 1
--0--1 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1892 n1894 n2059
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2061_1 n2062 n2064 n2060_1
0111-- 1
101--- 1
1---10 1
-01--0 1
--0-10 1
.names top^ctrl_addersub_op~0_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n1896_1 n1897 n1898 n1899 \
 n2061_1
0001-0 1
001-01 1
01--00 1
0-0-00 1
0-1111 1
1010-0 1
101-10 1
11---1 1
1-00-1 1
1-0-11 1
-00100 1
-01010 1
-01101 1
-1--11 1
--0011 1
.names top.mul+mul.dummy_mult+fake_mult_one^result~1_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~9_FF_NODE n2048 n2049 n2063 \
 n2062
0-10- 1
-011- 1
--0-1 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~1 \
 top.hi_reg+hi_reg^q~1_FF_NODE top.lo_reg+lo_reg^q~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2063
0--010 1
-0-100 1
--000- 1
--011- 1
--0--1 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1896_1 n1899 n2064
01100 1
01111 1
1011- 1
101-0 1
11101 1
-0110 1
.names top^nop7_q~0 n2067 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3056
10 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE n2053 \
 n2061_1 n2067
111- 1
1--1 1
.names n1889 n1890_1 n2069 n2068
001 1
010 1
100 1
111 1
.names n1892 n1893 n1895_1 n2069
01- 1
0-1 1
-11 1
.names n1884 n1888 n1889 n1890_1 n2069 n2070_1
0001- 1
000-1 1
00-11 1
1-10- 1
1-1-0 1
1--00 1
-110- 1
-11-0 1
-1-00 1
.names n1880_1 n1883 n1884 n1887 n2071_1
001- 0
00-1 0
1-00 0
-100 0
.names n1877 n1878 n1880_1 n1883 n1884 n1887 n2072
0001-- 1
000-00 1
011--- 1
01-01- 1
01-0-1 1
101--- 1
10-01- 1
10-0-1 1
1101-- 1
110-00 1
.names n1873 n1874 n1876_1 n2073
001 1
010 1
100 1
111 1
.names n1870_1 n1871_1 n2075_1 n2074
001 1
010 1
100 1
111 1
.names n1873 n1874 n1876_1 n2075_1
01- 1
0-1 1
-11 1
.names n1865_1 n1869 n1870_1 n1871_1 n2075_1 n2076_1
0001- 1
000-1 1
00-11 1
1-10- 1
1-1-0 1
1--00 1
-110- 1
-11-0 1
-1-00 1
.names n1861_1 n1864 n1865_1 n1868 n2077
001- 0
00-1 0
1-00 0
-100 0
.names n1858 n1859 n1861_1 n1864 n1865_1 n1868 n2078
0001-- 1
000-00 1
011--- 1
01-01- 1
01-0-1 1
101--- 1
10-01- 1
10-0-1 1
1101-- 1
110-00 1
.names n1854 n1855_1 n1857 n2079
001 1
010 1
100 1
111 1
.names n1851_1 n1852 n2081_1 n2080_1
001 1
010 1
100 1
111 1
.names n1854 n1855_1 n1857 n2081_1
01- 1
0-1 1
-11 1
.names n1846_1 n1850_1 n1851_1 n1852 n2081_1 n2082
0001- 1
000-1 1
00-11 1
1-10- 1
1-1-0 1
1--00 1
-110- 1
-11-0 1
-1-00 1
.names n1842 n1845_1 n1846_1 n1849 n2083
001- 0
00-1 0
1-00 0
-100 0
.names n1839 n1840_1 n1842 n1845_1 n1846_1 n1849 n2084
0001-- 1
000-00 1
011--- 1
01-01- 1
01-0-1 1
101--- 1
10-01- 1
10-0-1 1
1101-- 1
110-00 1
.names top^ctrl_data_mem_op~3_FF_NODE n1782 \
 top.data_mem+data_mem^BITWISE_AND~1012^LOGICAL_AND~3207
10 1
.names top^nop7_q~1 n2067 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3057
10 1
.names n1774 n1781_1 n2077 n2089 n2090_1 n2088
01--- 1
0--00 1
1-1-- 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~10 \
 top.hi_reg+hi_reg^q~10_FF_NODE top.lo_reg+lo_reg^q~10_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2089
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1862 n1863 n2090_1
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~15 top^nop7_q~31 n2061_1 n2092
0--1- 0
101-1 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~16 \
 top^ctrl_zeroer0_en_FF_NODE \
 top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4421
11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~17 \
 top^ctrl_zeroer0_en_FF_NODE \
 top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4422
11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~18 \
 top^ctrl_zeroer0_en_FF_NODE \
 top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4423
11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~19 \
 top^ctrl_zeroer0_en_FF_NODE \
 top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4424
11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~20 \
 top^ctrl_zeroer0_en_FF_NODE \
 top.zeroer+zeroer0^MULTI_PORT_MUX~1521^MUX_2~4425
11 1
.names top^nop7_q~2 n2067 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3068
10 1
.names top^nop7_q~3 n2067 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3079
10 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2068 n2101_1 n2103 n2100_1
0111-- 1
101--- 1
1---10 1
-01--0 1
--0-10 1
.names top.mul+mul.dummy_mult+fake_mult_one^result~3_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~11_FF_NODE n2048 n2049 n2102 \
 n2101_1
0-10- 1
-011- 1
--0-1 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~3 \
 top.hi_reg+hi_reg^q~3_FF_NODE top.lo_reg+lo_reg^q~3_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2102
0--010 1
-0-100 1
--000- 1
--011- 1
--0--1 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1889 n1891_1 n2103
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top^nop7_q~4 n2067 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3082
10 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2070_1 n2106_1 n2108 n2105_1
0111-- 1
101--- 1
1---10 1
-01--0 1
--0-10 1
.names top.mul+mul.dummy_mult+fake_mult_one^result~4_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~12_FF_NODE n2048 n2049 n2107 \
 n2106_1
0-10- 1
-011- 1
--0-1 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~4 \
 top.hi_reg+hi_reg^q~4_FF_NODE top.lo_reg+lo_reg^q~4_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2107
0--010 1
-0-100 1
--000- 1
--011- 1
--0--1 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1885_1 n1886_1 n2108
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top^nop7_q~5 n2067 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3083
10 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2071_1 n2111_1 n2113 n2110_1
0111-- 1
101--- 1
1---10 1
-01--0 1
--0-10 1
.names top.mul+mul.dummy_mult+fake_mult_one^result~5_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~13_FF_NODE n2048 n2049 n2112 \
 n2111_1
0-10- 1
-011- 1
--0-1 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~5 \
 top.hi_reg+hi_reg^q~5_FF_NODE top.lo_reg+lo_reg^q~5_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2112
0--010 1
-0-100 1
--000- 1
--011- 1
--0--1 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1881_1 n1882 n2113
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top^nop7_q~6 n2067 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3084
10 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2072 n2116_1 n2118 n2115_1
0111-- 1
101--- 1
1---10 1
-01--0 1
--0-10 1
.names top.mul+mul.dummy_mult+fake_mult_one^result~6_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~14_FF_NODE n2048 n2049 n2117 \
 n2116_1
0-10- 1
-011- 1
--0-1 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~6 \
 top.hi_reg+hi_reg^q~6_FF_NODE top.lo_reg+lo_reg^q~6_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2117
0--010 1
-0-100 1
--000- 1
--011- 1
--0--1 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1877 n1879 n2118
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top^nop7_q~7 n2067 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3085
10 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2073 n2121_1 n2123 n2120_1
0111-- 1
101--- 1
1---10 1
-01--0 1
--0-10 1
.names top.mul+mul.dummy_mult+fake_mult_one^result~7_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~15_FF_NODE n2048 n2049 n2122 \
 n2121_1
0-10- 1
-011- 1
--0-1 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~7 \
 top.hi_reg+hi_reg^q~7_FF_NODE top.lo_reg+lo_reg^q~7_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2122
0--010 1
-0-100 1
--000- 1
--011- 1
--0--1 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1873 n1875_1 n2123
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1781_1 n2074 n2126_1 n2127 n2125_1
01--- 1
0--00 1
1-1-- 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~8 \
 top.hi_reg+hi_reg^q~8_FF_NODE top.lo_reg+lo_reg^q~8_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2126_1
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1870_1 n1872 n2127
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1781_1 n2076_1 n2130_1 n2131_1 n2129
01--- 1
0--00 1
1-1-- 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~9 \
 top.hi_reg+hi_reg^q~9_FF_NODE top.lo_reg+lo_reg^q~9_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2130_1
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1866_1 n1867 n2131_1
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1781_1 n2078 n2134 n2135_1 n2133
01--- 1
0--00 1
1-1-- 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~11 \
 top.hi_reg+hi_reg^q~11_FF_NODE top.lo_reg+lo_reg^q~11_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2134
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1858 n1860_1 n2135_1
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~8 top^nop7_q~24 n2061_1 n2137
0--1- 0
101-1 0
.names n1774 n1781_1 n1807 n1812 n2139 n2141_1 n2138
00---0 0
1-000- 0
1-1-1- 0
1--11- 0
.names n1813 n1814 n2140_1 n2139
01- 1
0-1 1
-11 1
.names n1816_1 n1817 n1819 n2140_1
01- 1
0-1 1
-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1808 n1810_1 n2142 n2141_1
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~24 \
 top.hi_reg+hi_reg^q~24_FF_NODE top.lo_reg+lo_reg^q~24_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2142
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top.pipereg_w26+pipereg1^q~22_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1810_1 n2144 n2143
010-0 1
-01-0 1
-0-00 1
--100 1
.names top.pipereg_w32+pipereg3^q~24_FF_NODE \
 top.pipereg_w32+pipereg^q~22_FF_NODE n2145_1 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2144
00101 1
01001 1
10001 1
11101 1
.names top.pipereg_w32+pipereg3^q~23_FF_NODE \
 top.pipereg_w32+pipereg^q~21_FF_NODE n2146_1 n2145_1
11- 1
1-1 1
-11 1
.names top.pipereg_w32+pipereg3^q~22_FF_NODE \
 top.pipereg_w32+pipereg^q~20_FF_NODE n1917 n2146_1
11- 1
1-1 1
-11 1
.names n1774 n1781_1 n2079 n2148 n2149 n2147
01--- 1
0--00 1
1-1-- 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~12 \
 top.hi_reg+hi_reg^q~12_FF_NODE top.lo_reg+lo_reg^q~12_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2148
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1854 n1856_1 n2149
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1781_1 n2080_1 n2151_1 n2152 n2150_1
01--- 1
0--00 1
1-1-- 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~13 \
 top.hi_reg+hi_reg^q~13_FF_NODE top.lo_reg+lo_reg^q~13_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2151_1
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1851_1 n1853 n2152
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top.pipereg_w32+pipereg3^q~29_FF_NODE \
 top.pipereg_w32+pipereg^q~27_FF_NODE n1912 n1981_1 n2154 n2155_1 n2153
00--00 1
0-0-00 1
11--10 1
1-1-10 1
-00-00 1
-11-10 1
---0-0 1
.names top.pipereg_w32+pipereg3^q~30_FF_NODE \
 top.pipereg_w32+pipereg^q~28_FF_NODE n2154
01 1
10 1
.names top.pipereg_w32+pipereg3^q~30_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1786_1 n2155_1
110- 1
-001 1
-111 1
.names n1774 n1781_1 n2082 n2157 n2158 n2156_1
01--- 1
0--00 1
1-1-- 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~14 \
 top.hi_reg+hi_reg^q~14_FF_NODE top.lo_reg+lo_reg^q~14_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2157
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1847 n1848 n2158
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~14 top^nop7_q~30 n2061_1 n2160_1
0--1- 0
101-1 0
.names n1774 n1784 n1785_1 n1787 n1791_1 n2162 n2161_1
0----0 1
-00000 1
-011-0 1
-01-10 1
-101-0 1
-10-10 1
-11000 1
.names n1774 n1781_1 n2163 n2164 n2162
001- 1
00-1 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~30 \
 top.hi_reg+hi_reg^q~30_FF_NODE top.lo_reg+lo_reg^q~30_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2163
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1784 n1786_1 n2164
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1781_1 n2083 n2170 n2169
00-0 0
1-0- 0
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1843 n1844 n2171 n2170
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~15 \
 top.hi_reg+hi_reg^q~15_FF_NODE top.lo_reg+lo_reg^q~15_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2171
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names n1774 n1781_1 n2084 n2173 n2172
00-0 0
1-0- 0
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1839 n1841_1 n2174 n2173
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~16 \
 top.hi_reg+hi_reg^q~16_FF_NODE top.lo_reg+lo_reg^q~16_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2174
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~14_FF_NODE n1841_1 n2176 n2175
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg^q~14_FF_NODE \
 top.pipereg_w32+pipereg3^q~16_FF_NODE n2177 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2176
00101 1
01001 1
10001 1
11101 1
.names top.pipereg_w32+pipereg3^q~15_FF_NODE \
 top.pipereg_w32+pipereg^q~13_FF_NODE n1923 \
 top.pipereg_w32+pipereg3^q~14_FF_NODE top.pipereg_w32+pipereg^q~12_FF_NODE \
 n2177
11--- 1
1-01- 1
1-0-1 1
-101- 1
-10-1 1
.names n1774 n1781_1 n1835_1 n1836_1 n1838 n2179 n2178
00---0 0
1-000- 0
1-011- 0
1-101- 0
1-110- 0
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1835_1 n1837 n2180 n2179
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~17 \
 top.hi_reg+hi_reg^q~17_FF_NODE top.lo_reg+lo_reg^q~17_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2180
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~15_FF_NODE n1837 n2182 n2181
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~17_FF_NODE \
 top.pipereg_w32+pipereg^q~15_FF_NODE n1921_1 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2182
00101 1
01001 1
10001 1
11101 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~9 top^nop7_q~25 n2061_1 n2184
0--1- 0
101-1 0
.names n1774 n1781_1 n2186 n2187 n2188 n2185
1---0 1
-1--0 1
--000 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~25 \
 top.hi_reg+hi_reg^q~25_FF_NODE top.lo_reg+lo_reg^q~25_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2186
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1804 n1805_1 n2187
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1803 n1806_1 n1811_1 n1808 n1809 n2188
1001-- 1
100-10 1
11-00- 1
11-0-1 1
1-100- 1
1-10-1 1
.names top.pipereg_w26+pipereg1^q~23_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1805_1 n2190 n2189
010-0 1
-01-0 1
-0-00 1
--100 1
.names top.pipereg_w32+pipereg3^q~25_FF_NODE \
 top.pipereg_w32+pipereg^q~23_FF_NODE n1915_1 n1981_1 \
 top.pipereg_w32+pipereg3^q~24_FF_NODE top.pipereg_w32+pipereg^q~22_FF_NODE \
 n2190
00011- 1
0001-1 1
0111-- 1
01-100 1
1011-- 1
10-100 1
11011- 1
1101-1 1
.names n1774 n1781_1 n2192 n2193 n2194 n2191
1---0 1
-1--0 1
--000 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~18 \
 top.hi_reg+hi_reg^q~18_FF_NODE top.lo_reg+lo_reg^q~18_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2192
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1832 n1834 n2193
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1832 n1833 n1835_1 n1836_1 n1838 n2194
10010- 1
1001-0 1
100-00 1
10101- 1
1010-1 1
101-11 1
11001- 1
1100-1 1
110-11 1
11110- 1
1111-0 1
111-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~16_FF_NODE n1834 n2196 n2195
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~18_FF_NODE \
 top.pipereg_w32+pipereg^q~16_FF_NODE n2197 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2196
00101 1
01001 1
10001 1
11101 1
.names top.pipereg_w32+pipereg3^q~17_FF_NODE \
 top.pipereg_w32+pipereg^q~15_FF_NODE n1921_1 n2197
11- 1
1-1 1
-11 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~10 top^nop7_q~26 n2061_1 n2199
0--1- 0
101-1 0
.names n1774 n1781_1 n2201 n2202 n2203 n2200
1---0 1
-1--0 1
--000 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~26 \
 top.hi_reg+hi_reg^q~26_FF_NODE top.lo_reg+lo_reg^q~26_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2201
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1800_1 n1802 n2202
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1800_1 n1801_1 n1803 n1806_1 n2204 n2203
1001-- 1
100-00 1
10101- 1
1010-1 1
11001- 1
1100-1 1
1111-- 1
111-00 1
.names n1807 n1811_1 n2204
00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~24_FF_NODE n1802 n2206 n2205
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~26_FF_NODE \
 top.pipereg_w32+pipereg^q~24_FF_NODE n2207 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2206
00101 1
01001 1
10001 1
11101 1
.names top.pipereg_w32+pipereg3^q~25_FF_NODE \
 top.pipereg_w32+pipereg^q~23_FF_NODE n1914 n1915_1 n2207
11-- 1
1-00 1
-100 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~11 top^nop7_q~27 n2061_1 n2209
0--1- 0
101-1 0
.names n1774 n1781_1 n1796_1 n1797 n1799 n2211 n2210
00---0 0
1-000- 0
1-011- 0
1-101- 0
1-110- 0
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1796_1 n1798 n2212 n2211
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~27 \
 top.hi_reg+hi_reg^q~27_FF_NODE top.lo_reg+lo_reg^q~27_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2212
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~25_FF_NODE n1798 n2214 n2213
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~27_FF_NODE \
 top.pipereg_w32+pipereg^q~25_FF_NODE n1913 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2214
00101 1
01001 1
10001 1
11101 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE n2053 \
 n2216
10- 1
1-0 1
.names n1774 n1781_1 n1827 n1831_1 n2219 n2220 n2218
00---0 0
1-000- 0
1-1-1- 0
1--11- 0
.names n1832 n1833 n1835_1 n1836_1 n1838 n2219
01--- 1
0-01- 1
0-0-1 1
0--11 1
-101- 1
-10-1 1
-1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1828 n1829 n2221 n2220
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~19 \
 top.hi_reg+hi_reg^q~19_FF_NODE top.lo_reg+lo_reg^q~19_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2221
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~17_FF_NODE n1829 n2223 n2222
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~18_FF_NODE \
 top.pipereg_w32+pipereg3^q~19_FF_NODE top.pipereg_w32+pipereg^q~16_FF_NODE \
 top.pipereg_w32+pipereg^q~17_FF_NODE n2197 n1981_1 n2223
0001-1 1
00-101 1
0100-1 1
01-001 1
1010-1 1
10-011 1
1111-1 1
11-111 1
-00101 1
-01011 1
-10001 1
-11111 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~12 top^nop7_q~28 n2061_1 n2225
0--1- 0
101-1 0
.names n1774 n1781_1 n2227 n2228 n2229 n2226
1---0 1
-1--0 1
--000 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~28 \
 top.hi_reg+hi_reg^q~28_FF_NODE top.lo_reg+lo_reg^q~28_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2227
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1793 n1795_1 n2228
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1793 n1794 n1796_1 n1797 n1799 n2229
10010- 1
1001-0 1
100-00 1
10101- 1
1010-1 1
101-11 1
11001- 1
1100-1 1
110-11 1
11110- 1
1111-0 1
111-00 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w32+pipereg3^q~28_FF_NODE top.pipereg_w32+pipereg^q~26_FF_NODE \
 n1795_1 n2231 n2230
00--0- 1
0100-0 1
0101-1 1
0110-1 1
0111-0 1
100--- 1
11--0- 1
.names top.pipereg_w32+pipereg3^q~27_FF_NODE \
 top.pipereg_w32+pipereg^q~25_FF_NODE n1913 n2231
11- 1
1-1 1
-11 1
.names n1774 n1781_1 n1823 n1826_1 n2236 n2237 n2235
00---0 0
1-000- 0
1-1-1- 0
1--11- 0
.names n1827 n1831_1 n2219 n2236
01- 1
0-1 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1824 n1825_1 n2238 n2237
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~20 \
 top.hi_reg+hi_reg^q~20_FF_NODE top.lo_reg+lo_reg^q~20_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2238
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~18_FF_NODE n1825_1 n2240 n2239
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~20_FF_NODE \
 top.pipereg_w32+pipereg^q~18_FF_NODE n1919 n1981_1 \
 top.pipereg_w32+pipereg3^q~19_FF_NODE top.pipereg_w32+pipereg^q~17_FF_NODE \
 n2240
00011- 1
0001-1 1
0111-- 1
01-100 1
1011-- 1
10-100 1
11011- 1
1101-1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~13 top^nop7_q~29 n2061_1 n2242
0--1- 0
101-1 0
.names n1774 n1781_1 n1788 n1789 n2244 n2245 n2243
00---0 0
1-000- 0
1-011- 0
1-101- 0
1-110- 0
.names n1793 n1794 n1796_1 n1797 n1799 n2244
01--- 1
0-01- 1
0-0-1 1
0--11 1
-101- 1
-10-1 1
-1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1788 n1790_1 n2246 n2245
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~29 \
 top.hi_reg+hi_reg^q~29_FF_NODE top.lo_reg+lo_reg^q~29_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2246
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w32+pipereg3^q~29_FF_NODE top.pipereg_w32+pipereg^q~27_FF_NODE \
 n1790_1 n1912 n2247
00--0- 1
0100-0 1
0101-1 1
0110-1 1
0111-0 1
100--- 1
11--0- 1
.names n1774 n1781_1 n1820_1 n1821_1 n2250 n2251 n2249
00---0 0
1-000- 0
1-011- 0
1-101- 0
1-110- 0
.names n1823 n1826_1 n1827 n1831_1 n2219 n2250
01--- 1
0-01- 1
0-0-1 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1820_1 n1822 n2252 n2251
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~21 \
 top.hi_reg+hi_reg^q~21_FF_NODE top.lo_reg+lo_reg^q~21_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2252
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~19_FF_NODE n1822 n2254 n2253
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~21_FF_NODE \
 top.pipereg_w32+pipereg^q~19_FF_NODE n2255 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2254
00101 1
01001 1
10001 1
11101 1
.names top.pipereg_w32+pipereg3^q~20_FF_NODE \
 top.pipereg_w32+pipereg^q~18_FF_NODE n1919 \
 top.pipereg_w32+pipereg3^q~19_FF_NODE top.pipereg_w32+pipereg^q~17_FF_NODE \
 n2255
11--- 1
1-01- 1
1-0-1 1
-101- 1
-10-1 1
.names top.pipereg_w26+pipereg1^q~21_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1815_1 n2257 n2256
010-0 1
-01-0 1
-0-00 1
--100 1
.names top.pipereg_w32+pipereg3^q~23_FF_NODE \
 top.pipereg_w32+pipereg^q~21_FF_NODE n2146_1 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2257
00101 1
01001 1
10001 1
11101 1
.names n1774 n1781_1 n2259 n2260 n2261 n2258
1---0 1
-1--0 1
--000 1
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~22 \
 top.hi_reg+hi_reg^q~22_FF_NODE top.lo_reg+lo_reg^q~22_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2259
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1816_1 n1818 n2260
01100 1
01111 1
1010- 1
101-1 1
11110 1
-0101 1
.names n1774 n1816_1 n1817 n1819 n2261
1000 1
1011 1
1101 1
1110 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~20_FF_NODE n1818 n2263 n2262
01--0 1
0--00 1
100-0 1
-1-00 1
.names top.pipereg_w32+pipereg3^q~22_FF_NODE \
 top.pipereg_w32+pipereg^q~20_FF_NODE n1917 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2263
00101 1
01001 1
10001 1
11101 1
.names n1774 n1813 n1814 n2140_1 n2265 n1781_1 n2264
0---00 0
1000-- 0
1011-- 0
1101-- 0
1110-- 0
.names top^ctrl_logic_unit_op~0_FF_NODE top^ctrl_logic_unit_op~1_FF_NODE \
 n1778 n1813 n1815_1 n2266 n2265
01100- 0
01111- 0
1010-- 0
101-1- 0
11110- 0
-0101- 0
-----1 0
.names top.data_mem+data_mem.dual_port_ram+dmem_replace^out1~23 \
 top.hi_reg+hi_reg^q~23_FF_NODE top.lo_reg+lo_reg^q~23_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2266
1--010 1
-1-100 1
--1000 1
--11-1 1
--1-11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 n2270
00--01 0
00--10 0
10-01- 0
10-0-0 0
-0001- 0
-010-0 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 n2271
000000 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 n2272
001100 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 n2273
000111 0
001011 0
101100 0
101111 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 n2274
001111 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 top^resetn \
 top.pipereg_w32+pipereg^q~0_FF_NODE n1310 n560
11-1 1
-110 1
.names top.mul+mul.onecyclestall+staller^T_FF_NODE \
 top^ctrl_data_mem_op~3_FF_NODE \
 top.data_mem+data_mem.onecyclestall+staller^T_FF_NODE \
 top^ctrl_mul_op~2_FF_NODE top^ctrl_mul_start_FF_NODE n1906_1 n1310
0--11- 0
0---10 0
-00--- 0
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[0] top^resetn n565
10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 top^resetn \
 top.pipereg_w26+pipereg1^q~0_FF_NODE n1310 n570
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 top^resetn \
 top.pipereg_w32+pipereg^q~2_FF_NODE n1310 n575
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 top^resetn \
 top.pipereg_w32+pipereg^q~1_FF_NODE n1310 n580
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~10 top^resetn \
 top.pipereg_w5+pipereg2^r~4_FF_NODE n1310 n585
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~10 top^resetn \
 top.pipereg_w32+pipereg^q~10_FF_NODE n1310 n590
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 top^resetn \
 top.pipereg_w32+pipereg^q~3_FF_NODE n1310 n595
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 top^resetn \
 top.pipereg_w32+pipereg^q~4_FF_NODE n1310 n600
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 top^resetn \
 top.pipereg_w32+pipereg^q~5_FF_NODE n1310 n605
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~6 top^resetn \
 top.pipereg_w5+pipereg2^r~0_FF_NODE n1310 n610
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~6 top^resetn \
 top.pipereg_w32+pipereg^q~6_FF_NODE n1310 n615
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~7 top^resetn \
 top.pipereg_w5+pipereg2^r~1_FF_NODE n1310 n620
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~7 top^resetn \
 top.pipereg_w32+pipereg^q~7_FF_NODE n1310 n625
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~8 top^resetn \
 top.pipereg_w5+pipereg2^r~2_FF_NODE n1310 n630
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~8 top^resetn \
 top.pipereg_w32+pipereg^q~8_FF_NODE n1310 n635
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~9 top^resetn \
 top.pipereg_w5+pipereg2^r~3_FF_NODE n1310 n640
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~9 top^resetn \
 top.pipereg_w32+pipereg^q~9_FF_NODE n1310 n645
11-1 1
-110 1
.names top^resetn top.pipereg_w5+pipereg5^r~0_FF_NODE n1310 n2295 n650
110- 1
1-11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~11 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~16 \
 top^ctrl_mux3to1_zeroer4_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_zeroer4_d_sel~1_FF_NODE top^ctrl_zeroer4_en_FF_NODE n2295
0-10- 0
-001- 0
----0 0
.names top^resetn top.pipereg_w1+pipereg16^q_FF_NODE n1310 n2297 n2303 \
 n2305 n655
110--- 1
1-1111 1
.names top.pipereg_w5+pipereg5^r~1_FF_NODE n2298 n2301 n2302 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~17 \
 top^ctrl_zeroer0_en_FF_NODE n2297
01010- 1
0101-0 1
110111 1
.names top.pipereg_w5+pipereg5^r~23_FF_NODE \
 top.pipereg_w5+pipereg5^r~29_FF_NODE top.pipereg_w5+pipereg5^r~31_FF_NODE \
 n2299 n2298
0001 1
.names top.pipereg_w5+pipereg5^r~21_FF_NODE \
 top.pipereg_w5+pipereg5^r~22_FF_NODE top.pipereg_w5+pipereg5^r~28_FF_NODE \
 top.pipereg_w5+pipereg5^r~30_FF_NODE n2300 n2299
00001 1
.names top.pipereg_w5+pipereg5^r~24_FF_NODE \
 top.pipereg_w5+pipereg5^r~25_FF_NODE top.pipereg_w5+pipereg5^r~26_FF_NODE \
 top.pipereg_w5+pipereg5^r~27_FF_NODE n2300
0000 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~16 \
 top^ctrl_zeroer0_en_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~17 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~18 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~19 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~20 n2301
0-0000 1
-0---- 1
.names top.pipereg_w5+pipereg5^r~0_FF_NODE \
 top.pipereg_w5+pipereg5^r~4_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~16 \
 top^ctrl_zeroer0_en_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~20 n2302
0-11- 0
-1-0- 0
-1--0 0
.names top.pipereg_w5+pipereg5^r~16_FF_NODE \
 top.pipereg_w5+pipereg5^r~17_FF_NODE top.pipereg_w5+pipereg5^r~18_FF_NODE \
 n1907 n2304 n2303
00011 1
.names top.pipereg_w5+pipereg5^r~14_FF_NODE \
 top.pipereg_w5+pipereg5^r~15_FF_NODE top.pipereg_w5+pipereg5^r~19_FF_NODE \
 top.pipereg_w5+pipereg5^r~20_FF_NODE n2304
0000 1
.names top.pipereg_w5+pipereg5^r~2_FF_NODE \
 top.pipereg_w5+pipereg5^r~3_FF_NODE n2306 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~18 \
 top^ctrl_zeroer0_en_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~19 n2305
0010-0 1
001-0- 1
011011 1
101110 1
111111 1
.names top.pipereg_w5+pipereg5^r~0_FF_NODE \
 top.pipereg_w5+pipereg5^r~4_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~16 \
 top^ctrl_zeroer0_en_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~20 n2306
1-0-- 0
1--0- 0
-0-11 0
.names top^resetn top.pipereg_w1+pipereg15^q_FF_NODE n1310 n2303 n2308 \
 n2311 n660
110--- 1
1-1111 1
.names top.pipereg_w5+pipereg5^r~1_FF_NODE n2298 n2309 n2310 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~22 \
 top^ctrl_zeroer_en_FF_NODE n2308
01010- 1
0101-0 1
110111 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~21 \
 top^ctrl_zeroer_en_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~22 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~23 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~24 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~25 n2309
0-0000 1
-0---- 1
.names top.pipereg_w5+pipereg5^r~0_FF_NODE \
 top.pipereg_w5+pipereg5^r~4_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~21 \
 top^ctrl_zeroer_en_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~25 n2310
0-11- 0
-1-0- 0
-1--0 0
.names top.pipereg_w5+pipereg5^r~2_FF_NODE \
 top.pipereg_w5+pipereg5^r~3_FF_NODE n2312 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~23 \
 top^ctrl_zeroer_en_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~24 n2311
0010-0 1
001-0- 1
011011 1
101110 1
111111 1
.names top.pipereg_w5+pipereg5^r~0_FF_NODE \
 top.pipereg_w5+pipereg5^r~4_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~21 \
 top^ctrl_zeroer_en_FF_NODE \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~25 n2312
1-0-- 0
1--0- 0
-0-11 0
.names top^resetn top.pipereg_w5+pipereg5^r~1_FF_NODE n1310 n2314 n665
110- 1
1-11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~12 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~17 \
 top^ctrl_mux3to1_zeroer4_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_zeroer4_d_sel~1_FF_NODE top^ctrl_zeroer4_en_FF_NODE n2314
0-10- 0
-001- 0
----0 0
.names top^resetn top.pipereg_w5+pipereg5^r~2_FF_NODE n1310 n2316 n670
110- 1
1-11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~13 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~18 \
 top^ctrl_mux3to1_zeroer4_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_zeroer4_d_sel~1_FF_NODE top^ctrl_zeroer4_en_FF_NODE n2316
0-10- 0
-001- 0
----0 0
.names top^resetn top.mul+mul.onecyclestall+staller^T_FF_NODE \
 top^ctrl_mul_op~2_FF_NODE top^ctrl_mul_start_FF_NODE n1906_1 n675
1011- 1
10-10 1
.names n2320 n2321 n2319
11 1
.names top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~4_FF_NODE top.pipereg_w6+pipereg11^r~5_FF_NODE \
 n2320
000 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2321
000 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2322
011100 0
-01111 0
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2323
0-10-1 0
0--00- 0
111-00 0
-10-01 0
-1-00- 0
---001 0
.names top^ctrl_reg_file_c_we_FF_NODE n1310 n2325 n2326 n2327 n2324
1-0-- 0
-1-1- 0
-1--0 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2325
011-01 0
0-0100 0
1-0000 0
-10-00 0
-11101 0
.names top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~4_FF_NODE top.pipereg_w6+pipereg11^r~5_FF_NODE \
 n2326
100 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~4_FF_NODE top.pipereg_w6+pipereg11^r~5_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE n2327
0-001- 0
1000-1 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2320 n2329
0-11 0
-1-1 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2330
110--- 1
1--0-1 1
-01--1 1
--0--0 1
----1- 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2320 n2331
10-1 0
-001 0
.names top^ctrl_ifetch_we_FF_NODE top^ctrl_ifetch_en_FF_NODE n2333
00 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~0_FF_NODE \
 top^ctrl_ifetch_we_FF_NODE top^ctrl_ifetch_en_FF_NODE n2335
11- 1
1-1 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~1_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~2_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~0_FF_NODE \
 top^ctrl_ifetch_we_FF_NODE top^ctrl_ifetch_en_FF_NODE n2337
01--- 1
1011- 1
101-1 1
-10-- 1
-1-00 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~1_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~2_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~0_FF_NODE \
 top^ctrl_ifetch_we_FF_NODE top^ctrl_ifetch_en_FF_NODE n2339
1111- 1
111-1 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE n2339 n2341
11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~4_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE n2339 n2343
111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~5_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~4_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE n2339 n2345
1111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~6_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~5_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~4_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE n2339 n2347
11111 1
.names n2350 top^ctrl_ifetch_we_FF_NODE top^ctrl_ifetch_en_FF_NODE n2349
11- 1
1-1 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~1_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~2_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~6_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~7_FF_NODE n2351 n2350
11111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~0_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~4_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~5_FF_NODE n2351
1111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE n2350 \
 top^ctrl_ifetch_we_FF_NODE top^ctrl_ifetch_en_FF_NODE n2353
111- 1
11-1 1
.names top^resetn top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE \
 n1934 n2355
011 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~9_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~10_FF_NODE n2357 n2358 \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE n2349 n2356
01-1-- 0
10-111 0
-11--- 0
-1-10- 0
-1-1-0 0
.names top^resetn top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE \
 n1934 n2357
00- 1
0-0 1
111 1
.names top^resetn top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE \
 n1934 n2358
101 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~9_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~10_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~11_FF_NODE n2333 n2350 n2360
0--1-- 1
111001 1
-0-1-- 1
--01-- 1
---11- 1
---1-0 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~9_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~10_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~11_FF_NODE n2333 n2350 n2362
111101 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE n2362 n2364
11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~13_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~14_FF_NODE n2357 n2358 \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE n2362 n2366
01-1-- 0
10-111 0
-11--- 0
-1-10- 0
-1-1-0 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~13_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~14_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~15_FF_NODE n2369 \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE n2362 n2368
11-011 1
--10-- 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~9_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~10_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~11_FF_NODE n2350 n2370 n2369
111111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~13_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~14_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~15_FF_NODE \
 top^ctrl_ifetch_we_FF_NODE top^ctrl_ifetch_en_FF_NODE n2370
11111- 1
1111-1 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~16_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~17_FF_NODE n2357 n2358 n2369 \
 n2373
01-1- 0
10-11 0
-11-- 0
-1-10 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~16_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~17_FF_NODE n2369 n2375
111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~18_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~19_FF_NODE n2375 n2378 n2377
1-10 1
-1-0 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~16_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~17_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~18_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~19_FF_NODE n2369 n2378
11111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~20_FF_NODE n2378 n2381
11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~21_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~22_FF_NODE n2357 n2358 \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~20_FF_NODE n2378 n2383
01-1-- 0
10-111 0
-11--- 0
-1-10- 0
-1-1-0 0
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~21_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~22_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~20_FF_NODE n2378 n2385
1111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE n2385 n2387
11 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~24_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE n2385 n2389
111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~25_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~24_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE n2385 n2391
1111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~26_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~25_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~24_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE n2385 n2393
11111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~27_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~26_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~25_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~24_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE n2385 n2395
111111 1
.names top.ifetch+ifetch.dummy_counter+pc_reg^q~28_FF_NODE \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~29_FF_NODE n2357 n2358 \
 top.ifetch+ifetch.dummy_counter+pc_reg^q~27_FF_NODE n2393 n2397
01-1-- 0
10-111 0
-11--- 0
-1-10- 0
-1-1-0 0
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~29_FF_NODE \
 top.pipereg_w32+pipereg3^q~31_FF_NODE n1310 n840
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~28_FF_NODE \
 top.pipereg_w32+pipereg3^q~30_FF_NODE n1310 n845
11-1 1
1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 n2401
0010-0 0
00--10 0
101-11 0
10-011 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 n2402
0-100- 0
0--000 0
-01-01 0
--1000 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 n2403
011100 0
-10111 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 n2404
01-011 0
111100 0
11-001 0
--0001 0
.names top^resetn top.pipereg_w5+pipereg5^r~3_FF_NODE n1310 n2406 n855
110- 1
1-11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~14 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~19 \
 top^ctrl_mux3to1_zeroer4_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_zeroer4_d_sel~1_FF_NODE top^ctrl_zeroer4_en_FF_NODE n2406
0-10- 0
-001- 0
----0 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~14 top^resetn \
 top.pipereg_w32+pipereg^q~14_FF_NODE n1310 n860
11-1 1
-110 1
.names top^resetn top.pipereg_w32+pipereg14^q~30_FF_NODE n2161_1 n1310 n865
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~14_FF_NODE n2156_1 n1310 n870
11-0 1
1-01 1
.names top^resetn top.pipereg_w5+pipereg5^r~4_FF_NODE n1310 n2411 n875
110- 1
1-11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~20 \
 top^ctrl_mux3to1_zeroer4_d_sel~0_FF_NODE \
 top^ctrl_mux3to1_zeroer4_d_sel~1_FF_NODE top^ctrl_zeroer4_en_FF_NODE n2411
0-10- 0
-001- 0
----0 0
.names top^ctrl_zeroer_en_FF_NODE n2414 n2415 n2416 n2417 n2420 n2413
01-111 1
-10111 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 n2414
011001 0
101-01 0
111000 0
-01101 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 n2415
000000 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 n2416
11-100 0
--0100 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top^ctrl_zeroer_en_FF_NODE n2418 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 n2419 n2417
011-01 0
--11-- 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 n2418
01011 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 n2419
00 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 n2420
001001 0
01-000 0
-10111 0
-11100 0
.names n2272 n2274 n2421
00 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 n2423
00---1 0
10-0-0 0
-01100 0
.names top^ctrl_zeroer0_en_FF_NODE n2418 n2426 n2427 n2416 n2425
0--01 1
-0101 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 n2426
-11100 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 n2427
10111 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 n2428
00-11- 0
00---1 0
10-0-0 0
-01-00 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 \
 top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 n2429
00-010 0
101-11 0
10-011 0
.names top^ctrl_zeroer4_en_FF_NODE n2403 n2404 n2431
0-1 1
-11 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~27 top^resetn \
 top.pipereg_w6+pipereg11^r~1_FF_NODE n1310 n900
11-1 1
-110 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2434
111100 0
-00001 0
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2435
011-00 0
0-10-1 0
0--000 0
-01111 0
-1-000 0
--1001 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2320 n2326 n2436
000-- 1
101-- 1
-0-0- 1
---00 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2437
001-00 0
01--01 0
0-0-01 0
10010- 0
-01000 0
-11101 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~28 top^resetn \
 top.pipereg_w6+pipereg11^r~2_FF_NODE n1310 n910
11-1 1
-110 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2320 n2326 n2440
---00 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2441
01--01 0
0-0-01 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~29 top^resetn \
 top.pipereg_w6+pipereg11^r~3_FF_NODE n1310 n920
11-1 1
-110 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2320 n2326 n2444
---00 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2445
01-001 0
0-0001 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~21 top^resetn \
 top.pipereg_w26+pipereg1^q~21_FF_NODE n1310 n930
11-1 1
-110 1
.names top^resetn top.pipereg_w32+pipereg14^q~23_FF_NODE n2264 n1310 n935
11-0 1
1-01 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~22 top^resetn \
 top.pipereg_w26+pipereg1^q~22_FF_NODE n1310 n940
11-1 1
-110 1
.names top^resetn top.pipereg_w32+pipereg14^q~22_FF_NODE n2258 n1310 n945
11-0 1
1-01 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~23 top^resetn \
 top.pipereg_w26+pipereg1^q~23_FF_NODE n1310 n950
11-1 1
-110 1
.names top^resetn top.pipereg_w32+pipereg14^q~21_FF_NODE n2249 n1310 n955
11-0 1
1-01 1
.names top.pipereg_w6+pipereg11^r~2_FF_NODE \
 top.pipereg_w6+pipereg11^r~3_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 top.pipereg_w6+pipereg11^r~4_FF_NODE top.pipereg_w6+pipereg11^r~5_FF_NODE \
 n2453
11101 1
.names top^resetn top^ctrl_data_mem_op~3_FF_NODE \
 top.data_mem+data_mem.onecyclestall+staller^T_FF_NODE n965
100 1
.names top^ctrl_ifetch_we_FF_NODE n1310 n2457 n2458 n2456
1--0 0
-10- 0
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2457
-11100 0
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2458
0-10-1 0
0--00- 0
-01111 0
-10-01 0
-1-00- 0
---001 0
.names top^resetn top^ctrl_ifetch_we_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE \
 top^ctrl_ifetch_en_FF_NODE n975
11-0 1
1-10 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2461
-01111 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2462
0000-0 1
110--1 1
1--0-1 1
-01--1 1
----1- 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2463
0-10-1 0
0--00- 0
-10-01 0
-11-00 0
-1-00- 0
---001 0
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~0_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~8_FF_NODE n985
101- 1
11-1 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~1_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~9_FF_NODE n990
101- 1
11-1 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~10_FF_NODE \
 n995
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~11_FF_NODE \
 n1000
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~12_FF_NODE \
 n1005
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~13_FF_NODE \
 n1010
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~14_FF_NODE \
 n1015
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~15_FF_NODE \
 n1020
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~16_FF_NODE \
 n1025
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~17_FF_NODE \
 n1030
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~18_FF_NODE \
 n1035
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~19_FF_NODE \
 n1040
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~2_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~10_FF_NODE n1045
101- 1
11-1 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~20_FF_NODE \
 n1050
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~21_FF_NODE \
 n1055
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~22_FF_NODE \
 n1060
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~23_FF_NODE \
 n1065
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~24_FF_NODE \
 n1070
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~25_FF_NODE \
 n1075
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~26_FF_NODE \
 n1080
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~27_FF_NODE \
 n1085
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~28_FF_NODE \
 n1090
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~29_FF_NODE \
 n1095
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~3_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~11_FF_NODE n1100
101- 1
11-1 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~30_FF_NODE \
 n1105
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~31_FF_NODE \
 n1110
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~4_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~12_FF_NODE n1115
101- 1
11-1 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~5_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~13_FF_NODE n1120
101- 1
11-1 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~6_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~14_FF_NODE n1125
101- 1
11-1 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~7_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~15_FF_NODE n1130
101- 1
11-1 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~8_FF_NODE \
 n1135
101 1
.names top^resetn top^ctrl_hi_reg_en_FF_NODE top.hi_reg+hi_reg^q~9_FF_NODE \
 n1140
101 1
.names top^resetn top.mul+mul.dummy_mult+fake_mult_one^result~0_FF_NODE \
 top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~0_FF_NODE n1150
111- 1
1-01 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~1_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~1_FF_NODE n1155
101- 1
11-1 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~10_FF_NODE \
 n1160
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~11_FF_NODE \
 n1165
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~12_FF_NODE \
 n1170
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~13_FF_NODE \
 n1175
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~14_FF_NODE \
 n1180
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~15_FF_NODE \
 n1185
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~16_FF_NODE \
 n1190
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~17_FF_NODE \
 n1195
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~18_FF_NODE \
 n1200
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~19_FF_NODE \
 n1205
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~2_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~2_FF_NODE n1210
101- 1
11-1 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~20_FF_NODE \
 n1215
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~21_FF_NODE \
 n1220
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~22_FF_NODE \
 n1225
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~23_FF_NODE \
 n1230
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~24_FF_NODE \
 n1235
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~25_FF_NODE \
 n1240
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~26_FF_NODE \
 n1245
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~27_FF_NODE \
 n1250
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~28_FF_NODE \
 n1255
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~29_FF_NODE \
 n1260
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~3_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~3_FF_NODE n1265
101- 1
11-1 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~30_FF_NODE \
 n1270
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~31_FF_NODE \
 n1275
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~4_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~4_FF_NODE n1280
101- 1
11-1 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~5_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~5_FF_NODE n1285
101- 1
11-1 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~6_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~6_FF_NODE n1290
101- 1
11-1 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~7_FF_NODE \
 top.mul+mul.dummy_mult+fake_mult_one^result~7_FF_NODE n1295
101- 1
11-1 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~8_FF_NODE \
 n1300
101 1
.names top^resetn top^ctrl_lo_reg_en_FF_NODE top.lo_reg+lo_reg^q~9_FF_NODE \
 n1305
101 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~16 top^resetn \
 top.pipereg_w5+pipereg13^r~0_FF_NODE n1310 n1315
11-1 1
-110 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2531
0-10-1 0
0--00- 0
-01111 0
-10-01 0
-1-00- 0
---001 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2320 n2532
10-1 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2535
110--- 1
1--0-1 1
-01--1 1
--0--0 1
----1- 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2537
0-01-0 1
110--- 1
1--0-1 1
-01--1 1
-10--0 1
----1- 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w5+pipereg13^r~0_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE n2320 n2538
00111 0
-1-01 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w5+pipereg13^r~0_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE n2320 n2540
00011 0
11-01 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~0 top^resetn \
 top.pipereg_w6+pipereg12^r~0_FF_NODE n1310 n1350
11-1 1
-110 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2326 n2544
0111 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2545
1-1001 0
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2546
0-1011 0
0--000 0
-01111 0
-10-01 0
-11-00 0
-1-000 0
--0001 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2547
0000-0 1
011--0 1
110--1 1
1--0-1 1
-01--1 1
-110-0 1
----1- 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2326 n2549
1101 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2550
-11001 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2551
0000-0 1
011--0 1
110--1 1
1--0-1 1
-01--1 1
-110-0 1
----1- 1
.names top.pipereg_w6+pipereg12^r~1_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 n2553
100 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2554
0000-0 1
110--1 1
1111-0 1
1--0-1 1
-01--1 1
----1- 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2555
0-10-1 0
-10-01 0
-11100 0
---001 0
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2558
111100 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2559
011-00 0
0-10-1 0
0--000 0
-01111 0
-1-000 0
--1001 0
.names top.pipereg_w6+pipereg11^r~2_FF_NODE \
 top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n2320 n2436 \
 top.pipereg_w6+pipereg11^r~1_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2560
0-1-11 0
-1-0-- 0
.names top.pipereg_w6+pipereg11^r~2_FF_NODE n2326 \
 top.pipereg_w6+pipereg11^r~1_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2563
1111 1
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2564
0000-0 1
110--1 1
1111-0 1
1--0-1 1
-01--1 1
----1- 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~3_FF_NODE \
 top.pipereg_w6+pipereg12^r~4_FF_NODE top.pipereg_w6+pipereg12^r~5_FF_NODE \
 n2566
0-000 1
-1000 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2567
0-10-1 0
-01111 0
-10-01 0
-11100 0
---001 0
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE n2570 n2571 n2572 n2569
0-11 1
-011 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2570
0-1011 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~2_FF_NODE top.pipereg_w6+pipereg12^r~5_FF_NODE \
 n2553 n2545 n2571
01--1 1
1-1-1 1
---01 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2572
00-000 0
0-1000 0
-10101 0
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2573
0-1001 0
1-0001 0
-00001 0
.names n2461 n2457 n2574
11 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2577
001011 0
0--000 0
-10101 0
-1-000 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~3_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE top.pipereg_w6+pipereg11^r~4_FF_NODE \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n2578
011-01 0
0-0100 0
1-0000 0
-10-00 0
-11101 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2326 n2579
10-1 0
1-11 0
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2581
0--000 0
111-00 0
-1-000 0
--0001 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE top.pipereg_w6+pipereg11^r~0_FF_NODE \
 n2326 n2327 n2582
00-1- 0
1111- 0
----0 0
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2584
010-01 0
111100 0
1-1001 0
-10101 0
.names top.pipereg_w6+pipereg11^r~2_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2320 n2586 n2326 n2578 n2585
0-11-- 0
0---1- 0
-1---0 0
---01- 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE n2586
11 1
.names top^ctrl_mul_start_FF_NODE n2461 n2566 n2589 n2588
010- 1
-101 1
.names top.pipereg_w6+pipereg12^r~0_FF_NODE \
 top.pipereg_w6+pipereg12^r~1_FF_NODE top.pipereg_w6+pipereg12^r~2_FF_NODE \
 top.pipereg_w6+pipereg12^r~3_FF_NODE top.pipereg_w6+pipereg12^r~4_FF_NODE \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n2589
0-10-1 0
-10-01 0
-11100 0
---001 0
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 top^resetn \
 top.pipereg_w6+pipereg12^r~1_FF_NODE n1310 n1425
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 top^resetn \
 top.pipereg_w6+pipereg12^r~2_FF_NODE n1310 n1430
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 top^resetn \
 top.pipereg_w6+pipereg12^r~3_FF_NODE n1310 n1435
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 top^resetn \
 top.pipereg_w6+pipereg12^r~4_FF_NODE n1310 n1440
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 top^resetn \
 top.pipereg_w6+pipereg12^r~5_FF_NODE n1310 n1445
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~26 top^resetn \
 top.pipereg_w6+pipereg11^r~0_FF_NODE n1310 n1450
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~30 top^resetn \
 top.pipereg_w6+pipereg11^r~4_FF_NODE n1310 n1455
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~31 top^resetn \
 top.pipereg_w6+pipereg11^r~5_FF_NODE n1310 n1460
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~1 top^resetn \
 top.pipereg_w26+pipereg1^q~1_FF_NODE n1310 n1465
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~10 top^resetn \
 top.pipereg_w26+pipereg1^q~10_FF_NODE n1310 n1470
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~11 top^resetn \
 top.pipereg_w26+pipereg1^q~11_FF_NODE n1310 n1475
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~12 top^resetn \
 top.pipereg_w26+pipereg1^q~12_FF_NODE n1310 n1480
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~13 top^resetn \
 top.pipereg_w26+pipereg1^q~13_FF_NODE n1310 n1485
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~14 top^resetn \
 top.pipereg_w26+pipereg1^q~14_FF_NODE n1310 n1490
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top.pipereg_w26+pipereg1^q~15_FF_NODE n1310 n1495
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~16 top^resetn \
 top.pipereg_w26+pipereg1^q~16_FF_NODE n1310 n1500
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~17 top^resetn \
 top.pipereg_w26+pipereg1^q~17_FF_NODE n1310 n1505
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~18 top^resetn \
 top.pipereg_w26+pipereg1^q~18_FF_NODE n1310 n1510
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~19 top^resetn \
 top.pipereg_w26+pipereg1^q~19_FF_NODE n1310 n1515
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~2 top^resetn \
 top.pipereg_w26+pipereg1^q~2_FF_NODE n1310 n1520
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~20 top^resetn \
 top.pipereg_w26+pipereg1^q~20_FF_NODE n1310 n1525
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~24 top^resetn \
 top.pipereg_w26+pipereg1^q~24_FF_NODE n1310 n1530
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~25 top^resetn \
 top.pipereg_w26+pipereg1^q~25_FF_NODE n1310 n1535
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~3 top^resetn \
 top.pipereg_w26+pipereg1^q~3_FF_NODE n1310 n1540
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~4 top^resetn \
 top.pipereg_w26+pipereg1^q~4_FF_NODE n1310 n1545
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~5 top^resetn \
 top.pipereg_w26+pipereg1^q~5_FF_NODE n1310 n1550
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~6 top^resetn \
 top.pipereg_w26+pipereg1^q~6_FF_NODE n1310 n1555
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~7 top^resetn \
 top.pipereg_w26+pipereg1^q~7_FF_NODE n1310 n1560
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~8 top^resetn \
 top.pipereg_w26+pipereg1^q~8_FF_NODE n1310 n1565
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~9 top^resetn \
 top.pipereg_w26+pipereg1^q~9_FF_NODE n1310 n1570
11-1 1
-110 1
.names top^resetn top.pipereg_w32+pipereg3^q~0_FF_NODE n1310 n1575
110 1
.names top^resetn top.pipereg_w32+pipereg3^q~1_FF_NODE n1310 n1580
110 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE \
 top.pipereg_w32+pipereg3^q~10_FF_NODE n1310 n1585
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~9_FF_NODE \
 top.pipereg_w32+pipereg3^q~11_FF_NODE n1310 n1590
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~10_FF_NODE \
 top.pipereg_w32+pipereg3^q~12_FF_NODE n1310 n1595
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~11_FF_NODE \
 top.pipereg_w32+pipereg3^q~13_FF_NODE n1310 n1600
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE \
 top.pipereg_w32+pipereg3^q~14_FF_NODE n1310 n1605
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~13_FF_NODE \
 top.pipereg_w32+pipereg3^q~15_FF_NODE n1310 n1610
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~14_FF_NODE \
 top.pipereg_w32+pipereg3^q~16_FF_NODE n1310 n1615
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~15_FF_NODE \
 top.pipereg_w32+pipereg3^q~17_FF_NODE n1310 n1620
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~16_FF_NODE \
 top.pipereg_w32+pipereg3^q~18_FF_NODE n1310 n1625
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~17_FF_NODE \
 top.pipereg_w32+pipereg3^q~19_FF_NODE n1310 n1630
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~0_FF_NODE \
 top.pipereg_w32+pipereg3^q~2_FF_NODE n1310 n1635
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~18_FF_NODE \
 top.pipereg_w32+pipereg3^q~20_FF_NODE n1310 n1640
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~19_FF_NODE \
 top.pipereg_w32+pipereg3^q~21_FF_NODE n1310 n1645
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~20_FF_NODE \
 top.pipereg_w32+pipereg3^q~22_FF_NODE n1310 n1650
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~21_FF_NODE \
 top.pipereg_w32+pipereg3^q~23_FF_NODE n1310 n1655
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~22_FF_NODE \
 top.pipereg_w32+pipereg3^q~24_FF_NODE n1310 n1660
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE \
 top.pipereg_w32+pipereg3^q~25_FF_NODE n1310 n1665
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~24_FF_NODE \
 top.pipereg_w32+pipereg3^q~26_FF_NODE n1310 n1670
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~25_FF_NODE \
 top.pipereg_w32+pipereg3^q~27_FF_NODE n1310 n1675
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~26_FF_NODE \
 top.pipereg_w32+pipereg3^q~28_FF_NODE n1310 n1680
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~27_FF_NODE \
 top.pipereg_w32+pipereg3^q~29_FF_NODE n1310 n1685
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~1_FF_NODE \
 top.pipereg_w32+pipereg3^q~3_FF_NODE n1310 n1690
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~2_FF_NODE \
 top.pipereg_w32+pipereg3^q~4_FF_NODE n1310 n1695
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE \
 top.pipereg_w32+pipereg3^q~5_FF_NODE n1310 n1700
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~4_FF_NODE \
 top.pipereg_w32+pipereg3^q~6_FF_NODE n1310 n1705
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~5_FF_NODE \
 top.pipereg_w32+pipereg3^q~7_FF_NODE n1310 n1710
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~6_FF_NODE \
 top.pipereg_w32+pipereg3^q~8_FF_NODE n1310 n1715
11-1 1
1-10 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~7_FF_NODE \
 top.pipereg_w32+pipereg3^q~9_FF_NODE n1310 n1720
11-1 1
1-10 1
.names top^resetn top.pipereg_w5+pipereg5^r~10_FF_NODE n1310 n1725
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~11_FF_NODE n1310 n1730
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~12_FF_NODE n1310 n1735
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~13_FF_NODE n1310 n1740
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~14_FF_NODE n1310 n1745
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~15_FF_NODE n1310 n1750
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~16_FF_NODE n1310 n1755
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~17_FF_NODE n1310 n1760
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~18_FF_NODE n1310 n1765
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~19_FF_NODE n1310 n1770
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~20_FF_NODE n1310 n1775
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~21_FF_NODE n1310 n1780
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~22_FF_NODE n1310 n1785
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~23_FF_NODE n1310 n1790
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~24_FF_NODE n1310 n1795
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~25_FF_NODE n1310 n1800
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~26_FF_NODE n1310 n1805
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~27_FF_NODE n1310 n1810
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~28_FF_NODE n1310 n1815
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~29_FF_NODE n1310 n1820
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~30_FF_NODE n1310 n1825
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~31_FF_NODE n1310 n1830
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~5_FF_NODE n1310 n1835
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~6_FF_NODE n1310 n1840
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~7_FF_NODE n1310 n1845
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~8_FF_NODE n1310 n1850
110 1
.names top^resetn top.pipereg_w5+pipereg5^r~9_FF_NODE n1310 n1855
110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~11 top^resetn \
 top.pipereg_w32+pipereg^q~11_FF_NODE n1310 n1860
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~12 top^resetn \
 top.pipereg_w32+pipereg^q~12_FF_NODE n1310 n1865
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~13 top^resetn \
 top.pipereg_w32+pipereg^q~13_FF_NODE n1310 n1870
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top.pipereg_w32+pipereg^q~15_FF_NODE n1310 n1875
11-1 1
-110 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~16_FF_NODE n1310 n1880
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~17_FF_NODE n1310 n1885
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~18_FF_NODE n1310 n1890
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~19_FF_NODE n1310 n1895
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~20_FF_NODE n1310 n1900
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~21_FF_NODE n1310 n1905
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~22_FF_NODE n1310 n1910
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~23_FF_NODE n1310 n1915
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~24_FF_NODE n1310 n1920
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~25_FF_NODE n1310 n1925
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~26_FF_NODE n1310 n1930
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~27_FF_NODE n1310 n1935
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~28_FF_NODE n1310 n1940
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~29_FF_NODE n1310 n1945
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~30_FF_NODE n1310 n1950
110-1 1
-1-10 1
.names top.ifetch+ifetch.dual_port_ram+imem_replace^out1~15 top^resetn \
 top^ctrl_mux2to1_pipereg_d_sel_FF_NODE \
 top.pipereg_w32+pipereg^q~31_FF_NODE n1310 n1955
110-1 1
-1-10 1
.names top^resetn top.pipereg_w32+pipereg14^q~0_FF_NODE n2698 n2042 n2045_1 \
 n1310 n1960
11---0 1
1-01-1 1
1-0-01 1
.names n1774 n2053 n2698
11 1
.names top^resetn top.pipereg_w32+pipereg14^q~1_FF_NODE n2060_1 n1310 n1965
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~10_FF_NODE n2088 n1310 n1970
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~11_FF_NODE n2133 n1310 n1975
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~12_FF_NODE n2147 n1310 n1980
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~13_FF_NODE n2150_1 n1310 \
 n1985
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~15_FF_NODE n2169 n1310 n1990
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~16_FF_NODE n2172 n1310 n1995
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~17_FF_NODE n2178 n1310 n2000
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~18_FF_NODE n2191 n1310 n2005
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~19_FF_NODE n2218 n1310 n2010
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~2_FF_NODE n2055_1 n1310 n2015
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~20_FF_NODE n2235 n1310 n2020
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~24_FF_NODE n2138 n1310 n2025
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~25_FF_NODE n2185 n1310 n2030
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~26_FF_NODE n2200 n1310 n2035
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~27_FF_NODE n2210 n1310 n2040
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~28_FF_NODE n2226 n1310 n2045
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~29_FF_NODE n2243 n1310 n2050
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~3_FF_NODE n2100_1 n1310 n2055
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~31_FF_NODE n1774 n1775_1 \
 n1782 n1310 n2060
11---0 1
1-1-11 1
1--1-1 1
.names top^resetn top.pipereg_w32+pipereg14^q~4_FF_NODE n2105_1 n1310 n2065
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~5_FF_NODE n2110_1 n1310 n2070
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~6_FF_NODE n2115_1 n1310 n2075
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~7_FF_NODE n2120_1 n1310 n2080
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~8_FF_NODE n2125_1 n1310 n2085
11-0 1
1-01 1
.names top^resetn top.pipereg_w32+pipereg14^q~9_FF_NODE n2129 n1310 n2090
11-0 1
1-01 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[1] top^resetn \
 n2095
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[2] top^resetn \
 n2100
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[3] top^resetn \
 n2105
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[4] top^resetn \
 n2110
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[5] top^resetn \
 n2115
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[6] top^resetn \
 n2120
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[7] top^resetn \
 n2125
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[8] top^resetn \
 n2130
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[9] top^resetn \
 n2135
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[10] top^resetn \
 n2140
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[11] top^resetn \
 n2145
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[12] top^resetn \
 n2150
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[13] top^resetn \
 n2155
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[14] top^resetn \
 n2160
10 1
.names top.mul+mul.dummy_mult+fake_mult_one^MULTIPLY~465[15] top^resetn \
 n2165
10 1
.names n1774 n1775_1 n1782 top^MULTI_PORT_MUX~2387^MUX_2~6194
1-1 1
-1- 1
.names gnd
 0
.names unconn
 0
.names n1910_1 n1930_1 n1931_1 \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top^MULTI_PORT_MUX~2252^MUX_2~5900
00-01 1
--1-- 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1897 n1898 \
 top^MULTI_PORT_MUX~2290^MUX_2~6355
0-0 1
11- 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n1896_1 n1899 \
 top^MULTI_PORT_MUX~2290^MUX_2~6356
0-0 1
11- 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~0 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~0_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6451
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~1 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~1_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6452
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~2 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~2_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6453
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~3 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~3_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6454
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~4 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~4_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6455
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~5 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~5_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6456
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~6 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~6_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6457
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~7 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~7_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6458
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~8 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~8_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6459
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~9 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~9_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6460
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~10 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~10_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6461
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~11 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~11_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6462
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~12 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~12_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6463
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~13 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~13_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6464
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~14 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~14_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6465
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~15 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~15_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6466
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~16 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~16_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6467
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~17 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~17_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6468
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~18 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~18_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6469
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~19 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~19_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6470
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~20 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~20_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6471
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~21 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~21_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6472
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~22 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~22_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6473
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~23 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~23_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6474
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~24 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~24_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6475
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~25 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~25_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6476
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~26 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~26_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6477
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~27 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~27_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6478
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~28 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~28_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6479
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~29 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~29_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6480
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~30 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~30_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6481
10- 1
-11 1
.names top.reg_file+reg_file.dual_port_ram+regfile2_replace^out1~31 \
 top.pipereg_w1+pipereg16^q_FF_NODE top.pipereg_w32+pipereg14^q~31_FF_NODE \
 top^MULTI_PORT_MUX~2583^MUX_2~6482
10- 1
-11 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w32+pipereg3^q~0_FF_NODE n1897 \
 top^MULTI_PORT_MUX~2252^MUX_2~5869
00-1 1
011- 1
11-1 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2056_1 n2057 n2059 \
 top^MULTI_PORT_MUX~2387^MUX_2~6165
0111-- 0
101--- 0
1---10 0
-01--0 0
--0-10 0
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2061_1 n2062 n2064 \
 top^MULTI_PORT_MUX~2387^MUX_2~6164
0111-- 0
101--- 0
1---10 0
-01--0 0
--0-10 0
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w32+pipereg3^q~1_FF_NODE n1896_1 \
 top^MULTI_PORT_MUX~2252^MUX_2~5870
00-1 1
011- 1
11-1 1
.names n1892 n1893 n1895_1 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit2^BITWISE_XOR~19^LOGICAL_XOR~3178
000 1
011 1
101 1
110 1
.names n1889 n1890_1 n2069 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit3^BITWISE_XOR~28^LOGICAL_XOR~3179
000 1
011 1
101 1
110 1
.names n1884 n1888 n1889 n1890_1 n2069 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit4^BITWISE_XOR~37^LOGICAL_XOR~3180
0010- 1
001-0 1
00-00 1
1-01- 1
1-0-1 1
1--11 1
-101- 1
-10-1 1
-1-11 1
.names n1880_1 n1883 n1884 n1887 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit5^BITWISE_XOR~46^LOGICAL_XOR~3181
001- 1
00-1 1
1-00 1
-100 1
.names n1877 n1878 n1880_1 n1883 n1884 n1887 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit6^BITWISE_XOR~55^LOGICAL_XOR~3182
001--- 1
00-01- 1
00-0-1 1
0101-- 1
010-00 1
1001-- 1
100-00 1
111--- 1
11-01- 1
11-0-1 1
.names n1873 n1874 n1876_1 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit7^BITWISE_XOR~64^LOGICAL_XOR~3183
000 1
011 1
101 1
110 1
.names n1870_1 n1871_1 n2075_1 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit8^BITWISE_XOR~73^LOGICAL_XOR~3184
000 1
011 1
101 1
110 1
.names n1865_1 n1869 n1870_1 n1871_1 n2075_1 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit9^BITWISE_XOR~82^LOGICAL_XOR~3185
0010- 1
001-0 1
00-00 1
1-01- 1
1-0-1 1
1--11 1
-101- 1
-10-1 1
-1-11 1
.names n1861_1 n1864 n1865_1 n1868 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit10^BITWISE_XOR~91^LOGICAL_XOR~3186
001- 1
00-1 1
1-00 1
-100 1
.names n1858 n1859 n1861_1 n1864 n1865_1 n1868 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit11^BITWISE_XOR~100^LOGICAL_XOR~3187
001--- 1
00-01- 1
00-0-1 1
0101-- 1
010-00 1
1001-- 1
100-00 1
111--- 1
11-01- 1
11-0-1 1
.names n1854 n1855_1 n1857 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit12^BITWISE_XOR~109^LOGICAL_XOR~3188
000 1
011 1
101 1
110 1
.names n1851_1 n1852 n2081_1 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit13^BITWISE_XOR~118^LOGICAL_XOR~3189
000 1
011 1
101 1
110 1
.names n1846_1 n1850_1 n1851_1 n1852 n2081_1 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit14^BITWISE_XOR~127^LOGICAL_XOR~3190
0010- 1
001-0 1
00-00 1
1-01- 1
1-0-1 1
1--11 1
-101- 1
-10-1 1
-1-11 1
.names n1842 n1845_1 n1846_1 n1849 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit15^BITWISE_XOR~136^LOGICAL_XOR~3191
001- 1
00-1 1
1-00 1
-100 1
.names n1839 n1840_1 n1842 n1845_1 n1846_1 n1849 \
 top.addersub+addersub.dummy_add_sub+adder32bit.full_adder+bit16^BITWISE_XOR~145^LOGICAL_XOR~3192
001--- 1
00-01- 1
00-0-1 1
0101-- 1
010-00 1
1001-- 1
100-00 1
111--- 1
11-01- 1
11-0-1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~2 top^nop7_q~10 n2061_1 n2053 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3058
0--1-- 1
111-01 1
-0-10- 1
.names n1774 n1781_1 n2077 n2089 n2090_1 top^MULTI_PORT_MUX~2387^MUX_2~6173
00-1- 1
00--1 1
1-0-- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~8_FF_NODE n1863 n1993 \
 top^MULTI_PORT_MUX~2252^MUX_2~5879
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~7 n2053 n2061_1 n2092 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3081
11111- 1
-----0 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2068 n2101_1 n2103 \
 top^MULTI_PORT_MUX~2387^MUX_2~6166
0111-- 0
101--- 0
1---10 0
-01--0 0
--0-10 0
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~1_FF_NODE n1891_1 n1970_1 \
 top^MULTI_PORT_MUX~2252^MUX_2~5872
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2070_1 n2106_1 n2108 \
 top^MULTI_PORT_MUX~2387^MUX_2~6167
0111-- 0
101--- 0
1---10 0
-01--0 0
--0-10 0
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~2_FF_NODE n1886_1 n1973 \
 top^MULTI_PORT_MUX~2252^MUX_2~5873
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2071_1 n2111_1 n2113 \
 top^MULTI_PORT_MUX~2387^MUX_2~6168
0111-- 0
101--- 0
1---10 0
-01--0 0
--0-10 0
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~3_FF_NODE n1882 n1977 \
 top^MULTI_PORT_MUX~2252^MUX_2~5874
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2072 n2116_1 n2118 \
 top^MULTI_PORT_MUX~2387^MUX_2~6169
0111-- 0
101--- 0
1---10 0
-01--0 0
--0-10 0
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~4_FF_NODE n1879 n1980_1 \
 top^MULTI_PORT_MUX~2252^MUX_2~5875
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE \
 top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2073 n2121_1 n2123 \
 top^MULTI_PORT_MUX~2387^MUX_2~6170
0111-- 0
101--- 0
1---10 0
-01--0 0
--0-10 0
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~5_FF_NODE n1875_1 n1984 \
 top^MULTI_PORT_MUX~2252^MUX_2~5876
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~0 top^nop7_q~8 n2061_1 n2053 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3086
0--1-- 1
111-01 1
-0-10- 1
.names n1774 n1781_1 n2074 n2126_1 n2127 top^MULTI_PORT_MUX~2387^MUX_2~6171
00-1- 1
00--1 1
1-0-- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~6_FF_NODE n1872 n1987 \
 top^MULTI_PORT_MUX~2252^MUX_2~5877
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~1 top^nop7_q~9 n2061_1 n2053 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3087
0--1-- 1
111-01 1
-0-10- 1
.names n1774 n1781_1 n2076_1 n2130_1 n2131_1 \
 top^MULTI_PORT_MUX~2387^MUX_2~6172
00-1- 1
00--1 1
1-0-- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~7_FF_NODE n1867 n1990_1 \
 top^MULTI_PORT_MUX~2252^MUX_2~5878
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~3 top^nop7_q~11 n2061_1 n2053 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3059
0--1-- 1
111-01 1
-0-10- 1
.names n1774 n1781_1 n2078 n2134 n2135_1 top^MULTI_PORT_MUX~2387^MUX_2~6174
00-1- 1
00--1 1
1-0-- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~9_FF_NODE n1860_1 n1996_1 \
 top^MULTI_PORT_MUX~2252^MUX_2~5880
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~0 n2053 n2061_1 n2137 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3073
11111- 1
-----0 1
.names n1774 n1781_1 n1807 n1812 n2139 n2141_1 \
 top^MULTI_PORT_MUX~2387^MUX_2~6187
00---0 1
1-000- 1
1-1-1- 1
1--11- 1
.names top.pipereg_w26+pipereg1^q~22_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1810_1 n2144 \
 top^MULTI_PORT_MUX~2252^MUX_2~5893
110-- 1
-001- 1
-111- 1
----1 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~10_FF_NODE n1856_1 n1999 \
 top^MULTI_PORT_MUX~2252^MUX_2~5881
00-1- 1
101-- 1
11-1- 1
----1 1
.names n1774 n1781_1 n2079 n2148 n2149 top^MULTI_PORT_MUX~2387^MUX_2~6175
00-1- 1
00--1 1
1-0-- 1
.names n1774 n1781_1 n2080_1 n2151_1 n2152 \
 top^MULTI_PORT_MUX~2387^MUX_2~6176
00-1- 1
00--1 1
1-0-- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~11_FF_NODE n1853 n2002 \
 top^MULTI_PORT_MUX~2252^MUX_2~5882
00-1- 1
101-- 1
11-1- 1
----1 1
.names top.pipereg_w32+pipereg3^q~29_FF_NODE \
 top.pipereg_w32+pipereg^q~27_FF_NODE n1912 n1981_1 n2154 n2155_1 \
 top^MULTI_PORT_MUX~2252^MUX_2~5899
00-11- 1
0-011- 1
11-10- 1
1-110- 1
-0011- 1
-1110- 1
-----1 1
.names n1774 n1781_1 n2082 n2157 n2158 top^MULTI_PORT_MUX~2387^MUX_2~6177
00-1- 1
00--1 1
1-0-- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~12_FF_NODE n1848 n2005_1 \
 top^MULTI_PORT_MUX~2252^MUX_2~5883
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~6 n2053 n2061_1 n2160_1 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3080
11111- 1
-----0 1
.names n1774 n1784 n1785_1 n1787 n1791_1 n2162 \
 top^MULTI_PORT_MUX~2387^MUX_2~6193
1001-- 1
100-1- 1
10100- 1
11000- 1
1111-- 1
111-1- 1
-----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~6 top^nop7_q~14 n2061_1 n2053 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3062
0--1-- 1
111-01 1
-0-10- 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~4 top^nop7_q~12 n2061_1 n2053 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3060
0--1-- 1
111-01 1
-0-10- 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~5 top^nop7_q~13 n2061_1 n2053 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3061
0--1-- 1
111-01 1
-0-10- 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~7 top^nop7_q~15 n2061_1 n2053 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3063
0--1-- 1
111-01 1
-0-10- 1
.names n1774 n1781_1 n2083 n2170 top^MULTI_PORT_MUX~2387^MUX_2~6178
00-0 1
1-0- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~13_FF_NODE n1844 n2008 \
 top^MULTI_PORT_MUX~2252^MUX_2~5884
00-1- 1
101-- 1
11-1- 1
----1 1
.names n1774 n1781_1 n2084 n2173 top^MULTI_PORT_MUX~2387^MUX_2~6179
00-0 1
1-0- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~14_FF_NODE n1841_1 n2176 \
 top^MULTI_PORT_MUX~2252^MUX_2~5885
00-1- 1
101-- 1
11-1- 1
----1 1
.names n1774 n1781_1 n1835_1 n1836_1 n1838 n2179 \
 top^MULTI_PORT_MUX~2387^MUX_2~6180
00---0 1
1-000- 1
1-011- 1
1-101- 1
1-110- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~15_FF_NODE n1837 n2182 \
 top^MULTI_PORT_MUX~2252^MUX_2~5886
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~1 n2053 n2061_1 n2184 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3074
11111- 1
-----0 1
.names n1774 n1781_1 n2186 n2187 n2188 top^MULTI_PORT_MUX~2387^MUX_2~6188
001-- 1
00-1- 1
----1 1
.names top.pipereg_w26+pipereg1^q~23_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1805_1 n2190 \
 top^MULTI_PORT_MUX~2252^MUX_2~5894
110-- 1
-001- 1
-111- 1
----1 1
.names n1774 n1781_1 n2192 n2193 n2194 top^MULTI_PORT_MUX~2387^MUX_2~6181
001-- 1
00-1- 1
----1 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~16_FF_NODE n1834 n2196 \
 top^MULTI_PORT_MUX~2252^MUX_2~5887
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~2 n2053 n2061_1 n2199 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3075
11111- 1
-----0 1
.names n1774 n1781_1 n2201 n2202 n2203 top^MULTI_PORT_MUX~2387^MUX_2~6189
001-- 1
00-1- 1
----1 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~24_FF_NODE n1802 n2206 \
 top^MULTI_PORT_MUX~2252^MUX_2~5895
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~3 n2053 n2061_1 n2209 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3076
11111- 1
-----0 1
.names n1774 n1781_1 n1796_1 n1797 n1799 n2211 \
 top^MULTI_PORT_MUX~2387^MUX_2~6190
00---0 1
1-000- 1
1-011- 1
1-101- 1
1-110- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~25_FF_NODE n1798 n2214 \
 top^MULTI_PORT_MUX~2252^MUX_2~5896
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^nop7_q~0 top^nop7_q~16 n2061_1 \
 n2216 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3064
0-1-- 1
-1-11 1
.names top^ctrl_data_mem_op~0_FF_NODE top^nop7_q~1 top^nop7_q~17 n2061_1 \
 n2216 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3065
0-1-- 1
-1-11 1
.names n1774 n1781_1 n1827 n1831_1 n2219 n2220 \
 top^MULTI_PORT_MUX~2387^MUX_2~6182
00---0 1
1-000- 1
1-1-1- 1
1--11- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~17_FF_NODE n1829 n2223 \
 top^MULTI_PORT_MUX~2252^MUX_2~5888
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~4 n2053 n2061_1 n2225 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3077
11111- 1
-----0 1
.names n1774 n1781_1 n2227 n2228 n2229 top^MULTI_PORT_MUX~2387^MUX_2~6191
001-- 1
00-1- 1
----1 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w32+pipereg3^q~28_FF_NODE top.pipereg_w32+pipereg^q~26_FF_NODE \
 n1795_1 n2231 top^MULTI_PORT_MUX~2252^MUX_2~5897
00--1- 1
0100-1 1
0101-0 1
0110-0 1
0111-1 1
101--- 1
11--1- 1
.names top^ctrl_data_mem_op~0_FF_NODE top^nop7_q~2 top^nop7_q~18 n2061_1 \
 n2216 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3066
0-1-- 1
-1-11 1
.names top^ctrl_data_mem_op~0_FF_NODE top^nop7_q~3 top^nop7_q~19 n2061_1 \
 n2216 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3067
0-1-- 1
-1-11 1
.names top^ctrl_data_mem_op~0_FF_NODE top^nop7_q~4 top^nop7_q~20 n2061_1 \
 n2216 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3069
0-1-- 1
-1-11 1
.names n1774 n1781_1 n1823 n1826_1 n2236 n2237 \
 top^MULTI_PORT_MUX~2387^MUX_2~6183
00---0 1
1-000- 1
1-1-1- 1
1--11- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~18_FF_NODE n1825_1 n2240 \
 top^MULTI_PORT_MUX~2252^MUX_2~5889
00-1- 1
101-- 1
11-1- 1
----1 1
.names top^ctrl_data_mem_op~0_FF_NODE top^ctrl_data_mem_op~1_FF_NODE \
 top^nop7_q~5 n2053 n2061_1 n2242 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3078
11111- 1
-----0 1
.names n1774 n1781_1 n1788 n1789 n2244 n2245 \
 top^MULTI_PORT_MUX~2387^MUX_2~6192
00---0 1
1-000- 1
1-011- 1
1-101- 1
1-110- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w32+pipereg3^q~29_FF_NODE top.pipereg_w32+pipereg^q~27_FF_NODE \
 n1790_1 n1912 top^MULTI_PORT_MUX~2252^MUX_2~5898
00--1- 1
0100-1 1
0101-0 1
0110-0 1
0111-1 1
101--- 1
11--1- 1
.names top^ctrl_data_mem_op~0_FF_NODE top^nop7_q~5 top^nop7_q~21 n2061_1 \
 n2216 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3070
0-1-- 1
-1-11 1
.names n1774 n1781_1 n1820_1 n1821_1 n2250 n2251 \
 top^MULTI_PORT_MUX~2387^MUX_2~6184
00---0 1
1-000- 1
1-011- 1
1-101- 1
1-110- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~19_FF_NODE n1822 n2254 \
 top^MULTI_PORT_MUX~2252^MUX_2~5890
00-1- 1
101-- 1
11-1- 1
----1 1
.names top.pipereg_w26+pipereg1^q~21_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n1815_1 n2257 \
 top^MULTI_PORT_MUX~2252^MUX_2~5892
110-- 1
-001- 1
-111- 1
----1 1
.names n1774 n1781_1 n2259 n2260 n2261 top^MULTI_PORT_MUX~2387^MUX_2~6185
001-- 1
00-1- 1
----1 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE \
 top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE \
 top.pipereg_w26+pipereg1^q~20_FF_NODE n1818 n2263 \
 top^MULTI_PORT_MUX~2252^MUX_2~5891
00-1- 1
101-- 1
11-1- 1
----1 1
.names n1774 n1813 n1814 n2140_1 n2265 n1781_1 \
 top^MULTI_PORT_MUX~2387^MUX_2~6186
0---00 1
1000-- 1
1011-- 1
1101-- 1
1110-- 1
.names top^ctrl_data_mem_op~0_FF_NODE top^nop7_q~7 top^nop7_q~23 n2061_1 \
 n2216 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3072
0-1-- 1
-1-11 1
.names top^ctrl_data_mem_op~0_FF_NODE top^nop7_q~6 top^nop7_q~22 n2061_1 \
 n2216 \
 top.data_mem+data_mem.store_data_translator+sdtrans_inst^MULTI_PORT_MUX~908^MUX_2~3071
0-1-- 1
-1-11 1
.names top^ctrl_mux2to1_pipereg_d_sel_FF_NODE n2270 n2271 n2272 n2273 n2274 \
 n555
01--10 0
-10010 0
.names top^ctrl_reg_file_c_we_FF_NODE n1310 n2319 n2322 n2323 n2324 n680
1-10-- 1
-11-0- 1
-----0 1
.names top^ctrl_branchresolve_en_FF_NODE n1310 n2329 n2330 n2331 n685
1--0- 1
1---0 1
-10-- 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~0_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE \
 top^MULTI_PORT_MUX~2252^MUX_2~5871 n1934 n2333 n690
010--- 1
01--0- 1
0-111- 1
100-10 1
111-1- 1
-10-11 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~1_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n1969 n2335 \
 n695
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~2_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n1972 n2337 \
 n700
010--- 1
01-0-- 1
0-110- 1
1111-- 1
1-01-1 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~3_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n1976_1 n2339 \
 n705
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~4_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n1979 n2341 \
 n710
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~5_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n1983 n2343 \
 n715
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~6_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n1986_1 n2345 \
 n720
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~7_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n1989 n2347 \
 n725
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~8_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n1992 n2349 \
 n730
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~9_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n1995_1 n2353 \
 n735
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names n1998 n2355 n2356 n740
01- 1
--0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~11_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2001_1 n2360 \
 n745
010--- 1
01-0-- 1
0-110- 1
1111-- 1
1-01-1 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~12_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2004 n2362 \
 n750
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~13_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2007 n2364 \
 n755
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names n2175 n2355 n2366 n760
01- 1
--0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~15_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2181 n2368 \
 n765
010--- 1
01-0-- 1
0-110- 1
1111-- 1
1-01-1 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~16_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2195 n2369 \
 n770
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names n2222 n2355 n2373 n775
01- 1
--0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~18_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2239 n2375 \
 n780
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~19_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2253 n2377 \
 n785
010--- 1
01-0-- 1
0-110- 1
1111-- 1
1-01-1 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~20_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2262 n2378 \
 n790
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~21_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2256 n2381 \
 n795
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names n2143 n2355 n2383 n800
01- 1
--0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~23_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2189 n2385 \
 n805
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~24_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2205 n2387 \
 n810
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~25_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2213 n2389 \
 n815
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~26_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2230 n2391 \
 n820
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~27_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2247 n2393 \
 n825
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names top^resetn top.ifetch+ifetch.dummy_counter+pc_reg^q~28_FF_NODE \
 top.ifetch+ifetch.register_1bit+sync_pcs_up^q_FF_NODE n1934 n2153 n2395 \
 n830
010--- 1
01-0-- 1
0-110- 1
1001-1 1
1111-- 1
-101-0 1
.names n1931_1 n2355 n2397 n1910_1 n1981_1 n1930_1 n835
11---- 1
-1-010 1
--0--- 1
.names top^ctrl_mux3to1_zeroer4_d_sel~0_FF_NODE n2271 n2401 n2402 n2403 \
 n2404 n850
11--0- 1
1-0--- 1
-1-0-- 1
-1---0 1
.names top^ctrl_zeroer_en_FF_NODE n2270 n2271 n2273 n2413 n2421 n880
1----0 1
-0---- 1
--1-0- 1
---0-- 1
.names top^ctrl_mux3to1_zeroer4_d_sel~1_FF_NODE n2271 n2401 n2403 n2423 \
 n885
11-0- 1
1-0-- 1
----0 1
.names top^ctrl_zeroer0_en_FF_NODE n2271 n2402 n2425 n2428 n2429 n890
1---0- 1
-10--- 1
-1-0-- 1
-----0 1
.names top^ctrl_zeroer4_en_FF_NODE n2271 n2401 n2402 n2423 n2431 n895
1-0--- 1
-1-0-- 1
-1---0 1
----0- 1
.names top^ctrl_addersub_op~0_FF_NODE n2319 n2434 n2435 n2436 n2437 n905
11-0-- 1
1---0- 1
-10--- 1
-----0 1
.names top^ctrl_data_mem_op~0_FF_NODE n2440 n2441 n915
10- 1
--0 1
.names top^ctrl_data_mem_op~1_FF_NODE n2444 n2445 n925
10- 1
--0 1
.names top^ctrl_data_mem_op~3_FF_NODE n2453 n2444 n960
1-0 1
-1- 1
.names top^ctrl_ifetch_we_FF_NODE n1310 n2320 n2321 n2330 n2456 n970
1---0- 1
-110-- 1
--11-0 1
.names top^ctrl_hi_reg_en_FF_NODE n1310 n2319 n2461 n2462 n2463 n980
1-1--0 1
1---0- 1
-110-- 1
.names top^ctrl_lo_reg_en_FF_NODE n1310 n2319 n2461 n2462 n2463 n1145
1-1--0 1
1---0- 1
-110-- 1
.names top^ctrl_ifetch_op_FF_NODE n2319 n2330 n2457 n2531 n2532 n1320
11--0- 1
1-0--- 1
-1-0-- 1
-----0 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~0_FF_NODE n2330 n2458 n2532 \
 n2320 n2321 n1325
10---- 1
1-0-11 1
---0-- 1
.names top^ctrl_mux3to1_ifetch_load_data_sel~1_FF_NODE n2329 n2458 n2535 \
 n2320 n2321 n1330
1-0-11 1
1--0-- 1
-0---- 1
.names top^ctrl_mux6to1_ifetch_load_sel~0_FF_NODE n2537 n2538 n1335
10- 1
--0 1
.names top^ctrl_mux6to1_ifetch_load_sel~1_FF_NODE n2330 n2331 n2540 n1340
0--1 0
-111 0
.names top.pipereg_w6+pipereg11^r~1_FF_NODE \
 top.pipereg_w6+pipereg11^r~2_FF_NODE \
 top^ctrl_mux6to1_ifetch_load_sel~2_FF_NODE \
 top.pipereg_w6+pipereg11^r~0_FF_NODE n2320 n2330 n1345
01--1- 1
101-1- 1
-0101- 1
--1--0 1
.names top^ctrl_logic_unit_op~0_FF_NODE n2319 n2544 n2545 n2546 n2547 n1355
11--0- 1
1----0 1
-1-0-- 1
--1--- 1
.names top^ctrl_logic_unit_op~1_FF_NODE n2319 n2549 n2546 n2550 n2551 n1360
11-0-- 1
1----0 1
-1--0- 1
--1--- 1
.names top^ctrl_mul_op~0_FF_NODE top.pipereg_w6+pipereg12^r~5_FF_NODE n2319 \
 n2553 n2554 n2555 n1365
1-1--0 1
1---0- 1
-011-- 1
.names top^ctrl_mul_op~2_FF_NODE n2461 n2554 n2555 n2320 n2321 n1370
1-0--- 1
1--011 1
-0--11 1
.names top^ctrl_mux2to1_addersub_opA_sel_FF_NODE n2558 n2559 n2560 n2320 \
 n2321 n1375
1-0-11 1
-1--11 1
---0-- 1
.names top^ctrl_mux2to1_mul_opA_sel_FF_NODE n2461 n2554 n2555 n2320 n2321 \
 n1380
1-0--- 1
1--011 1
-0--11 1
.names top^ctrl_mux3to1_mul_sa_sel~0_FF_NODE n2319 n2461 n2563 n2555 n2564 \
 n1385
0--0-- 0
-0-0-1 0
--1011 0
.names top^ctrl_mux3to1_mul_sa_sel~1_FF_NODE \
 top.pipereg_w6+pipereg12^r~2_FF_NODE n2319 n2554 n2566 n2567 n1390
1-1--0 1
1--0-- 1
-11-1- 1
.names top^ctrl_mux3to1_nop6_d_sel~0_FF_NODE n2320 n2321 n2569 n2573 n2574 \
 n1395
110--- 1
11---0 1
-110-- 1
-11-0- 1
.names top^ctrl_mux3to1_nop6_d_sel~1_FF_NODE n2320 n2321 n2570 n2330 n2574 \
 n1400
0---1- 0
-0--1- 0
--1011 0
.names top^ctrl_mux7to1_nop10_d_sel~0_FF_NODE n2319 n2322 n2577 n2578 n2579 \
 n1405
110--- 1
1---0- 1
-1-0-- 1
-----0 1
.names top^ctrl_mux7to1_nop10_d_sel~1_FF_NODE n2319 n2322 n2578 n2581 n2582 \
 n1410
110--- 1
1--0-- 1
-1--0- 1
-----0 1
.names top^ctrl_mux7to1_nop10_d_sel~2_FF_NODE n2319 n2322 n2573 n2584 n2585 \
 n1415
0--111 0
-0---1 0
--1111 0
.names top^ctrl_mul_start_FF_NODE n2563 n2564 n2588 n2320 n2321 n1420
1-0--- 1
-1---- 1
---011 1
.end


.model multiply
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] \
 a[13] a[14] a[15] a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] \
 a[25] a[26] a[27] a[28] a[29] a[30] a[31] a[32] a[33] a[34] a[35] b[0] \
 b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] \
 b[15] b[16] b[17] b[18] b[19] b[20] b[21] b[22] b[23] b[24] b[25] b[26] \
 b[27] b[28] b[29] b[30] b[31] b[32] b[33] b[34] b[35]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] \
 out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] \
 out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] \
 out[27] out[28] out[29] out[30] out[31] out[32] out[33] out[34] out[35] \
 out[36] out[37] out[38] out[39] out[40] out[41] out[42] out[43] out[44] \
 out[45] out[46] out[47] out[48] out[49] out[50] out[51] out[52] out[53] \
 out[54] out[55] out[56] out[57] out[58] out[59] out[60] out[61] out[62] \
 out[63] out[64] out[65] out[66] out[67] out[68] out[69] out[70] out[71]
.blackbox
.end


.model dual_port_ram
.inputs clk data2 data1 addr2[0] addr2[1] addr2[2] addr2[3] addr2[4] \
 addr2[5] addr2[6] addr2[7] addr2[8] addr2[9] addr2[10] addr2[11] addr2[12] \
 addr2[13] addr2[14] addr1[0] addr1[1] addr1[2] addr1[3] addr1[4] addr1[5] \
 addr1[6] addr1[7] addr1[8] addr1[9] addr1[10] addr1[11] addr1[12] \
 addr1[13] addr1[14] we2 we1
.outputs out2 out1
.blackbox
.end
