# 20230301
# ---------------------------------------------------------------------------
# For SkyWater130
# ---------------------------------------------------------------------------




# -------------------------------------------------------------------
# globals define
# -------------------------------------------------------------------

define physical_grid      0.005
define lambda             0.075

table cif_layer
# -------------------------------------------------------------------
# rds_name     cif_name
# -------------------------------------------------------------------
  rds_nwell    nwell
# rds_pwell    pwel
  rds_activ    diff
  rds_ntie     tap
  rds_ptie     tap
  rds_ndif     nsdm
  rds_pdif     psdm
  rds_nimp     nsdm
  rds_pimp     psdm
  rds_poly     poly
  rds_alu1     li1
  rds_alu2     met1
  rds_alu3     met2
  rds_alu4     met3
  rds_alu5     met4
  rds_alu6     met5
  rds_cont     licon1
  rds_via1     mcon
  rds_via2     via
  rds_via3     via2
  rds_via4     via3
  rds_via5     via4
  rds_cpas     pad
end

table gds_layer
# -------------------------------------------------------------------
# rds_name     gds_number gds_datatype gds_pin_layer gds_pin_datatype
# This version is incompatible with oriinal Alliance for 2nd number
# -------------------------------------------------------------------
  rds_nwell    64     20
  rds_pwell    64     44
  rds_activ    65     20
  rds_ptie     65     44
  rds_ntie     65     44
  rds_pdif     94     20
  rds_ndif     93     44
  rds_pimp     94     20
  rds_nimp     93     44
  rds_poly     66     20
  rds_alu1     67     20	67	16
  rds_alu2     68     20	68	16
  rds_alu3     69     20	69	16
  rds_alu4     70     20	70	16
  rds_alu5     71     20	71	16
  rds_alu6     72     20	72	16
  rds_cont     66     44
  rds_via1     67     44
  rds_via2     68     44
  rds_via3     69     44
  rds_via4     70     44
  rds_via5     71     44
  rds_cpas     76     20
end

table lynx_resistor
# -------------------------------------------------------------------
# rds_name square_resistor(ohm/square) # typical values
# -------------------------------------------------------------------
  rds_poly    48
  rds_alu1    13
  rds_alu2    0.125
  rds_alu3    0.125
  rds_alu4    0.047
  rds_alu5    0.047
  rds_alu6    0.029
  rds_cont    15
  rds_via1    152
  rds_via2    4.5
  rds_via3    3.4
  rds_via4    3.4
  rds_via5    0.38
end

table lynx_capa
# -------------------------------------------------------------------
# rds_name area_capa(pif/um^2) peri_capa(pif/um)
# -------------------------------------------------------------------
  rds_poly  106.2e-6   55.3e-6  # Ca max POLY_NWELL 2Cf0 max POLY_NWELL 
  rds_alu1   37.9e-6   40.7e-6  # Ca max M1_NWELL   2Cf0 max M1_NWELL
  rds_alu2   25.8e-6   40.6e-6  # Ca max M2_NWELL   2Cf0 max M2_NWELL
  rds_alu3   16.9e-6   37.8e-6  # Ca max M3_NWELL   2Cf0 max M3_NWELL
  rds_alu4   12.4e-6   41.0e-6  # Ca max M4_NWELL   2Cf0 max M4_NWELL
  rds_alu5    8.4e-6   36.7e-6  # hyp
  rds_alu6    6.3e-6   38.9e-6
end

table lynx_capa_poly
# -------------------------------------------------------------------
# rds_name area_capa(pif/um^2) peri_capa(pif/um)
# -------------------------------------------------------------------
end
 
table lynx_capa_poly2
# -------------------------------------------------------------------
# rds_name area_capa(pif/um^2) peri_capa(pif/um)
# -------------------------------------------------------------------
end
 
table lynx_capa_alu1
# -------------------------------------------------------------------
# rds_name area_capa(pif/um^2) peri_capa(pif/um)
# -------------------------------------------------------------------
end
 
table lynx_capa_alu2
# -------------------------------------------------------------------
# rds_name area_capa(pif/um^2) peri_capa(pif/um)
# -------------------------------------------------------------------
end
 
table lynx_capa_alu3
# -------------------------------------------------------------------
# rds_name area_capa(pif/um^2) peri_capa(pif/um)
# -------------------------------------------------------------------
end
 
table lynx_capa_alu4
# -------------------------------------------------------------------
# rds_name area_capa(pif/um^2) peri_capa(pif/um)
# -------------------------------------------------------------------
end
 
table lynx_capa_alu5
# -------------------------------------------------------------------
# rds_name area_capa(pif/um^2) peri_capa(pif/um)
# -------------------------------------------------------------------
end
table mbk_to_rds_segment
# ----------------------------------------------------------------------------------
# mbk_name     rds_name1 dlr dwr offset mode     rds_name2 dlr dwr offset mode
# ----------------------------------------------------------------------------------


  nwell   rds_nwell  vw    0.300   0.0  .0  all\
#          rds_pimp   vw    0.0   -0.80     .275  all \
#          rds_nimp   vw    0.0   -1.80     4.15  all 
#          rds_nimp   vw    0.225   0.170  .0  all
                                                                                                                  
  pwell   rds_pwell  vw    0.300   0.0  .0  all
#          rds_nimp   vw    0.225   0.170  .0  all
                                                                                                                  
  ndif    rds_activ  vw    0.00     0.0    .0  all\
          rds_nimp   vw    0.125    0.24   .0  all\
          rds_ndif   vw    0.00     0.0    .0  all
                                                                                                                  
  pdif    rds_activ  vw    0.00     0.0    .0  all\
          rds_pimp   vw    0.125    0.24   .0  all\
          rds_pdif   vw    0.00     0.0    .0  all
                                                                                                                  
  ntie    rds_ntie   vw    0.10    0.0    .0  all\
          rds_nimp   vw    0.225   0.24   .0  all
#          rds_activ  vw    0.15    0.0    .0  all
                                                                                                                  
  ptie    rds_ptie   vw    0.10    0.0    .0  all\
          rds_pimp   vw    0.225   0.24   .0  all
#          rds_activ  vw    0.15    0.0    .0  all
#          rds_pwell  vw    0.460   0.510  .0  all
                                                                                                                  
                                                                                                                  
  ntrans  rds_poly   vw    0.13    0.00   .0  all\
          rds_nimp   vw    0.125   0.80   .0  all\
          rds_activ  vw    0.0     0.55   .0  drc\
          rds_ndif   lcw   0.0     0.275  .0  ext\
          rds_ndif   rcw   0.0     0.275  .0  ext
                                                                                                                  
  ptrans  rds_poly   vw    0.13    0.00   .0  all\
          rds_pimp   vw    0.125   0.80   .0  all\
          rds_activ  vw    0.0     0.55   .0  drc\
          rds_pdif   lcw   0.0     0.275  .0  ext\
          rds_pdif   rcw   0.0     0.275  .0  ext
                                                                                                                  
  poly    rds_poly   vw    0.00    0.0   .0  all

  alu1    rds_alu1   vw    0.01    0.03 .0  all
  calu1   rds_alu1   vw    0.01    0.03 .0  all
  talu1   rds_talu1  vw    0.01    0.03 .0  all

  alu2    rds_alu2   vw    0.0     0.0   .0  all
  calu2   rds_alu2   vw    0.0     0.0   .0  all
  talu2   rds_talu2  vw    0.0     0.0   .0  all

  alu3    rds_alu3   vw    0.0     0.0   .0  all
  calu3   rds_alu3   vw    0.0     0.0   .0  all
  talu3   rds_talu3  vw    0.0     0.0   .0  all

  alu4    rds_alu4   vw    0.19     0.0   .0  all
  calu4   rds_alu4   vw    0.19     0.0   .0  all
  talu4   rds_talu4  vw    0.19     0.0   .0  all

  alu5    rds_alu5   vw    0.225     0.0   .0  all
  calu5   rds_alu5   vw    0.225     0.0   .0  all
  talu5   rds_talu5  vw    0.225     0.0   .0  all

  alu6    rds_alu6   vw    0.30     0.0    .0  all
  calu6   rds_alu6   vw    0.30     0.0    .0  all
  talu6   rds_talu6  vw    0.30     0.0    .0  all

  talu7   rds_nimp   vw    0.00     0.0    .0  all
  talu8   rds_pimp   vw    0.00     0.0    .0  all
end

table mbk_to_rds_connector
# -------------------------------------------------------------------
# mbk_name  rds_name der dwr
# -------------------------------------------------------------------
end

table mbk_to_rds_reference
# -------------------------------------------------------------------
# mbk_name  rds_name  width
# -------------------------------------------------------------------
  ref_ref  rds_ref    0.330
  ref_con  rds_ref    0.330
end

table mbk_to_rds_via
# -------------------------------------------------------------------
# mbk_name  rds_name1 width mode   rds_name2 width mode   ...
## ------------------------------------------------------------------
# difftap.5
# licon.7 0.170+0.120*2
  cont_body_n \
    rds_cont        0.170  all\
    rds_alu1        0.410  all\
    rds_nimp        0.650  all\
    rds_ntie        0.400  all

# licon.7 0.170+0.120*2
# difftap.5
  cont_body_p \
    rds_cont        0.170  all\
    rds_alu1        0.410  all\
    rds_pimp        0.650  all\
    rds_ptie        0.400  all

# licon.5c
  cont_dif_n  \
    rds_cont        0.170  all\
    rds_alu1        0.330  all\
    rds_activ       0.290  drc\
    rds_nimp        0.540  all\
    rds_ndif        0.420  all

# licon.5c
  cont_dif_p  \
    rds_cont        0.170  all\
    rds_alu1        0.330  all\
    rds_activ       0.290  drc\
    rds_pimp        0.540  all\
    rds_pdif        0.420  all

# licon.8a
# NPC --> poly2
  cont_poly   \
    rds_cont        0.170  all\
    rds_poly        0.330  all\
    rds_alu1        0.330  all

# m1.4
# NPC --> poly2
# m1.5
  cont_via    \
    rds_via1        0.170  all\
    rds_alu1        0.330  all\
    rds_alu2        0.330  all

# via.1b
# via.5b
# m2.5
  cont_via2   \
    rds_via2        0.150  all\
    rds_alu2        0.370  all\
    rds_alu3        0.370  all

# via.1b
# via.5b
# m2.5
  cont_via3   \
    rds_via3        0.200  all\
    rds_alu3        0.370  all\
    rds_alu4        0.370  all

  cont_via4   \
    rds_via4        0.200  all\
    rds_alu4        0.490  all\
    rds_alu5        0.380  all
end

table mbk_to_rds_bigvia_hole
# -------------------------------------------------------------------
# mbk_via_name  rds_hole_name side step mode
# -------------------------------------------------------------------
CONT_VIA   RDS_VIA1 0.17 0.34 ALL
CONT_VIA2  RDS_VIA2 0.15 0.32 ALL
CONT_VIA3  RDS_VIA3 0.20 0.37 ALL
CONT_VIA4  RDS_VIA4 0.20 0.38 ALL   # should be more than 4
CONT_VIA5  RDS_VIA5 0.80 1.60 ALL   # should be more than 4
end

table mbk_to_rds_bigvia_metal
# -------------------------------------------------------------------
# mbk_via_name  rds_name  dwr overlap  mode
# -------------------------------------------------------------------
CONT_VIA  RDS_ALU1 0.0 0.330 ALL RDS_ALU2 0.0 0.330 ALL
CONT_VIA2 RDS_ALU2 0.0 0.370 ALL RDS_ALU3 0.0 0.370 ALL
CONT_VIA3 RDS_ALU3 0.0 0.370 ALL RDS_ALU4 0.0 0.370 ALL
CONT_VIA4 RDS_ALU4 0.0 0.5 ALL RDS_ALU5 0.0 0.380 ALL
CONT_VIA5 RDS_ALU5 0.0 0.5 ALL RDS_ALU6 0.0 0.8 ALL
end

table mbk_to_rds_turnvia
# -------------------------------------------------------------------
# mbk_name rds_name dwr mode
# -------------------------------------------------------------------
  cont_turn1 rds_alu1    0.03 all
  cont_turn2 rds_alu2    0.03 all
  cont_turn3 rds_alu3    0.03 all
  cont_turn4 rds_alu4    0.00 all
  cont_turn5 rds_alu5    0.00 all
end

table lynx_bulk_implicit
# -------------------------------------------------------------------
# rds_name  type[explicit|implicit]
# -------------------------------------------------------------------
end

table lynx_transistor
# -------------------------------------------------------------------
# mbk_name trans_name compostion
# -------------------------------------------------------------------
  ntrans  ntrans c_x_n rds_poly rds_ndif rds_ndif rds_pwell
  ptrans  ptrans c_x_p rds_poly rds_pdif rds_pdif rds_nwell
end

table lynx_diffusion
# -------------------------------------------------------------------
# rds_name compostion
# -------------------------------------------------------------------
  rds_ndif  rds_activ 1 rds_nimp 1 rds_nwell 0
  rds_pdif  rds_activ 1 rds_pimp 1 rds_nwell 1
  rds_ntie  rds_activ 1 rds_nimp 1 rds_nwell 1
  rds_ptie  rds_activ 1 rds_pimp 1 rds_nwell 0
end

table lynx_graph
# -------------------------------------------------------------------
# rds_name  in_contact_with rds_name1 rds_name2 ...
# -------------------------------------------------------------------
  rds_ndif   rds_cont   rds_ndif
  rds_pdif   rds_cont   rds_pdif
  rds_poly   rds_cont   rds_poly
  rds_cont   rds_pdif   rds_ndif   rds_poly  rds_alu1  rds_cont
  rds_alu1   rds_cont   rds_via1   rds_ref   rds_alu1  
  rds_ref    rds_cont   rds_via1   rds_alu1  rds_ref
  rds_alu2   rds_via1   rds_via2   rds_alu2 
  rds_alu3   rds_via2   rds_via3   rds_alu3
  rds_alu4   rds_via3   rds_via4   rds_alu4
  rds_alu5   rds_via4   rds_via5   rds_alu5
  RDS_VIA1  RDS_ALU1 RDS_ALU2 RDS_VIA1
  RDS_VIA2  RDS_ALU2 RDS_ALU3 RDS_VIA2
  RDS_VIA3  RDS_ALU3 RDS_ALU4 RDS_VIA3
  RDS_VIA4  RDS_ALU4 RDS_ALU5 RDS_VIA4
  RDS_VIA5  RDS_ALU5 RDS_ALU6 RDS_VIA5
end

table s2r_oversize_denotch
# -------------------------------------------------------------------
# rds_name oversized_value_for_denotching
# -------------------------------------------------------------------
  rds_nwell     0.635
#  rds_pwell     0.635
  rds_poly      0.100
  rds_alu1      0.080
  rds_alu2      0.080
  rds_alu3      0.080
  rds_alu4      0.080
  rds_alu5      0.080
  rds_activ     0.130
  rds_ntie      0.190
  rds_ptie      0.190
  rds_nimp      0.190
  rds_pimp      0.190
end

table s2r_bloc_ring_width
# -------------------------------------------------------------------
# rds_name ring_width_to_copy_up
# -------------------------------------------------------------------
  rds_nwell   0. # [ RD_NWEL ]
#  rds_pwell   0. # [ RD_PWEL ]
  rds_poly    0. # [ RD_POLY ]
  rds_alu1    0. # [ RD_ALU1 ]
  rds_alu2    0. # [ RD_ALU2 ]
  rds_alu3    0. # [ RD_ALU3 ]
  rds_alu4    0. # [ RD_ALU3 ]
  rds_alu5    0. # [ RD_ALU3 ]
  rds_activ   0. # [ RD_ACTI ]
  rds_ntie    0. # [ RD_NIMP ]
  rds_ptie    0. # [ RD_PIMP ]
  rds_nimp    0. # [ RD_NIMP ]
  rds_pimp    0. # [ RD_PIMP ]
end

table s2r_minimum_layer_width
# -------------------------------------------------------------------
# rds_name  min_layer_width_to_keep
# -------------------------------------------------------------------
  rds_nwell     0.840
#  rds_pwell     0.840
  rds_poly      0.150
  rds_alu1      0.170
  rds_alu2      0.170
  rds_alu3      0.170
  rds_alu4      0.300
  rds_alu5      0.300
  rds_activ     0.420
  rds_ntie      0.380
  rds_ptie      0.380
  rds_nimp      0.380
  rds_pimp      0.380
end

table s2r_post_treat
# -------------------------------------------------------------------
# rds_name  s2r_must_treat_or_not  second_layer_whenever_scotch
# -------------------------------------------------------------------
  rds_nwell        treat null
#  rds_pwell        treat null
  rds_poly         treat null
  rds_activ        treat null
  rds_ntie         treat null
  rds_ptie         treat null
  rds_nimp         treat null
  rds_pimp         treat null
  rds_alu1         treat null
  rds_alu2         treat null
  rds_alu3         treat null
  rds_alu4         treat null
  rds_alu5         treat null
  rds_cont       notreat null
end

DRC_RULES
 
layer RDS_NWELL   0.840 ;
layer RDS_NTIE    0.380 ;
layer RDS_PTIE    0.380 ;
layer RDS_NIMP    0.380 ;
layer RDS_PIMP    0.380 ;
layer RDS_ACTIV   0.420 ;
layer RDS_CONT    0.170 ;
layer RDS_POLY    0.150 ;
layer RDS_VIA1    0.300 ;
layer RDS_VIA2    0.300 ;
layer RDS_VIA3    0.300 ;
layer RDS_VIA4    0.300 ;
layer RDS_VIA5    0.300 ;
layer RDS_ALU1    0.170 ;
layer RDS_ALU2    0.170 ;
layer RDS_ALU3    0.170 ;
layer RDS_ALU4    0.300 ;
layer RDS_ALU5    0.300 ;
layer RDS_ALU6    0.300 ;
layer RDS_USER0   0.005 ;
layer RDS_USER1   0.005 ;
layer RDS_USER2   0.005 ;

regles

# note : ``min'' is different from ``>=''.
# min is applied on polygons and >= is applied on rectangles.
# there is the same difference between max and <=.
# >= is faster than min, but min must be used where it is
# required to consider polygons, for example distance of
# two objects in the same layer
#
# ----------------------------------------------------------

# check the nwell shapes
# ----------------------
characterize RDS_NWELL (
  rule    1 : width      >=     0.840 ;
  rule    2 : intersection_length   min    0.840 ;
  rule    3 : notch            >=     1.270 ;
);
relation RDS_NWELL , RDS_NWELL (
  rule    4 : spacing axial  min    1.270 ;
);
relation RDS_NWELL , RDS_ACTI (
  rule    5 : spacing axial  min    0.340 ;
);

# check the RDS_PIMP shapes
# -------------------------
characterize RDS_PIMP (
  rule    6 : surface          min    0.265 ;
  rule    7 : width          >=     0.380 ;
  rule    8 : intersection_length   min    0.380 ;
  rule    9 : notch            >=     0.380 ;
);
relation RDS_PIMP , RDS_PIMP (
  rule   10 : spacing axial  min    0.380 ;
);

# check the RDS_NIMP shapes
# -------------------------
characterize RDS_NIMP (
  rule   11 : surface          min    0.265 ;
  rule   12 : width          >=     0.380 ;
  rule   13 : intersection_length   min    0.380 ;
  rule   14 : notch            >=     0.380 ;
);
relation RDS_NIMP , RDS_NIMP (
  rule   15 : spacing axial  min    0.380 ;
);

# check the RDS_PTIE shapes
# -------------------------
characterize RDS_PTIE (
#  rule   16 : surface          min    0.255 ;
  rule   17 : width          >=     0.150 ;
  rule   18 : intersection_length   min    0.150 ;
  rule   19 : notch            >=     0.270 ;
);
relation RDS_PTIE , RDS_PTIE (
  rule   20 : spacing axial  min    0.270 ;
);

# check the RDS_NTIE shapes
# -------------------------
characterize RDS_NTIE (
#  rule   21 : surface          min    0.265 ;
  rule   22 : width          >=     0.150 ;
  rule   23 : intersection_length   min    0.150 ;
  rule   24 : notch            >=     0.270 ;
);
relation RDS_NTIE , RDS_NTIE (
  rule   25 : spacing axial  min    0.270 ;
);

# check the RDS_ACTI shapes
# -------------------------
characterize RDS_ACTI (
  rule   26 : surface          min    0.000 ;
  rule   27 : width          >=     0.420 ;
  rule   28 : intersection_length   min    0.420 ;
  rule   29 : notch            >=     0.270 ;
);
relation RDS_ACTI, RDS_ACTI (
  rule   30 : spacing axial   min   0.270 ;
);

# check the RDS_NIMP RDS_PTIE exclusion
# -------------------------------------
define RDS_NIMP , RDS_PTIE intersection -> NPIMP;
characterize NPIMP (
  rule   31 : width          =    0. ;
);
undefine NPIMP;

# check the RDS_NTIE RDS_PIMP exclusion
# -------------------------------------
define RDS_NTIE , RDS_PIMP intersection -> NPIMP;
characterize NPIMP (
  rule   32 : width          =    0. ;
);
undefine NPIMP;

# check the RDS_POLY shapes
# -------------------------
characterize RDS_POLY (
  rule   33 : width          >=     0.150 ;
  rule   34 : intersection_length   min    0.150 ;
  rule   35 : notch            >=     0.210 ;
);
relation RDS_POLY , RDS_POLY (
  rule   36 : spacing axial  min    0.210 ;
);

define RDS_ACTI , RDS_POLY intersection -> channel;

  # check the channel shapes
  # -------------------------
  characterize channel (
    rule   37 : notch            >=     0.210 ;
  );
  relation channel , channel (
    rule   38 : spacing axial  min    0.210 ;
  );

undefine channel;

define RDS_ACTI , RDS_CONT intersection -> cont_diff;

  relation RDS_POLY , cont_diff (
    rule   39 : spacing axial  >=     0.055 ;
  );

undefine cont_diff;

# check any_via layers, stacking are free
# ---------------------------------------
relation RDS_CONT , RDS_CONT (
  rule   40 : spacing axial  >=     0.170 ;
);

characterize RDS_CONT (
  rule   41 : width           =     0.170 ;
  rule   42 : length          =     0.170 ;
);

# check RDS_POLY is distant from activ zone of transistor
# -------------------------------------------------------
relation RDS_POLY , RDS_ACTIV (
  rule   43 : spacing axial  >=     0.075 ;
);

# check RDS_ALU1 shapes
# ---------------------
characterize RDS_ALU1 (
  rule   44 : surface          min    0.060 ;
  rule   45 : width          >=     0.170 ;
  rule   46 : intersection_length   min    0.170 ;
  rule   47 : notch            >=     0.170 ;
);
relation RDS_ALU1 , RDS_ALU1 (
  rule   48 : spacing axial  min    0.170 ;
);

# check mcon layers, stacking are free
# ---------------------------------------
relation RDS_VIA1 , RDS_VIA1 (
  rule   49 : spacing axial  >=     0.190 ;
);

characterize RDS_VIA1 (
  rule   50 : width           =     0.170 ;
  rule   51 : length          =     0.170 ;
);


# check RDS_ALU2 shapes
# ---------------------
characterize RDS_ALU2 (
#  rule   52 : surface          min    0.085 ;
  rule   53 : width          >=     0.140 ;
  rule   54 : intersection_length   min    0.140 ;
  rule   55 : notch            >=     0.140 ;
);
relation RDS_ALU2 , RDS_ALU2 (
  rule   56 : spacing axial  min    0.140 ;
);


# check any_via layers, stacking are free
# ---------------------------------------
relation RDS_VIA2 , RDS_VIA2 (
  rule   57 : spacing axial  >=     0.170 ;
);

characterize RDS_VIA2 (
  rule   58 : width           =     0.150 ;
  rule   59 : length          =     0.150 ;
);


# check RDS_ALU3 shapes
# ---------------------
characterize RDS_ALU3 (
#  rule   60 : surface          min    0.070 ;
  rule   61 : width          >=     0.140 ;
  rule   62 : intersection_length   min    0.140 ;
  rule   63 : notch            >=     0.140 ;
);
relation RDS_ALU3 , RDS_ALU3 (
  rule   64 : spacing axial  min    0.140 ;
);


# check any_via layers, stacking are free
# ---------------------------------------
relation RDS_VIA3 , RDS_VIA3 (
  rule   65 : spacing axial  >=     0.200 ;
);

characterize RDS_VIA3 (
  rule   66 : width           =     0.200 ;
  rule   67 : length          =     0.200 ;
);
# check RDS_ALU4 shapes
# ---------------------
characterize RDS_ALU4 (
#  rule   68 : surface          min    0.240 ;
  rule   69 : width          >=     0.300 ;
  rule   70 : intersection_length   min    0.300 ;
  rule   71 : notch            >=     0.300 ;
);
relation RDS_ALU4 , RDS_ALU4 (
  rule   72 : spacing axial  min    0.300 ;
);


# check any_via layers, stacking are free
# ---------------------------------------
relation RDS_VIA4 , RDS_VIA4 (
  rule   73 : spacing axial  >=     0.200 ;
);

characterize RDS_VIA4 (
  rule   74 : width           =     0.200 ;
  rule   75 : length          =     0.200 ;
);

# check RDS_ALU5 shapes
# ---------------------
characterize RDS_ALU5 (
#  rule   76 : surface          min    0.240 ;
  rule   77 : width          >=     0.300 ;
  rule   78 : intersection_length   min    0.300 ;
  rule   79 : notch            >=     0.300 ;
);
relation RDS_ALU5 , RDS_ALU5 (
  rule   80 : spacing axial  min    0.300 ;
);

# check any_via layers, stacking are free
# ---------------------------------------
relation RDS_VIA5 , RDS_VIA5 (
  rule   81 : spacing axial  >=     0.200 ;
);

characterize RDS_VIA5 (
  rule   82 : width           =     0.200 ;
  rule   83 : length          =     0.200 ;
);


# check RDS_ALU6 shapes
# ---------------------
characterize RDS_ALU6 (
#  rule   84 : surface          min    0.240 ;
  rule   85 : width          >=     0.300 ;
  rule   86 : intersection_length   min    0.300 ;
  rule   87 : notch            >=     0.300 ;
);
relation RDS_ALU6 , RDS_ALU6 (
  rule   88 : spacing axial  min    0.300 ;
);

end rules
DRC_COMMENT
1 (RDS_NWELL) Minimum width 0.840
2 (RDS_NWELL) Intersection length 0.840
3 (RDS_NWELL) Notch 1.270
4 (RDS_NWELL,RDS_NWELL) Manhatan distance min 1.270
5 (RDS_NWELL,RDS_ACTI) Manhatan distance min 0.340
6 (RDS_PIMP) Minimum area 0.265
7 (RDS_PIMP) Minimum width 0.380
8 (RDS_PIMP) Intersection length 0.380
9 (RDS_PIMP) Notch 0.380
10 (RDS_PIMP,RDS_PIMP) Manhatan distance min 0.380
11 (RDS_NIMP) Minimum area 0.265
12 (RDS_NIMP) Minimum width 0.380
13 (RDS_NIMP) Intersection length 0.380
14 (RDS_NIMP) Notch 0.380
15 (RDS_NIMP,RDS_NIMP) Manhatan distance min 0.380
16 (RDS_PTIE) Minimum area 0.255
17 (RDS_PTIE) Minimum width 0.150
18 (RDS_PTIE) Intersection length 0.150
19 (RDS_PTIE) Notch 0.270
20 (RDS_PTIE,RDS_PTIE) Manhatan distance min 0.270
21 (RDS_NTIE) Minimum area 0.265
22 (RDS_NTIE) Minimum width 0.150
23 (RDS_NTIE) Intersection length 0.150
24 (RDS_NTIE) Notch 0.270
25 (RDS_NTIE,RDS_NTIE) Manhatan distance min 0.270
26 (RDS_ACTI) Minimum area 0.0
27 (RDS_ACTI) Minimum width 0.420
28 (RDS_ACTI) Intersection length 0.420
29 (RDS_ACTI) Notch 0.270
30 (RDS_ACTI,RDS_ACTI) Manhatan distance min 0.270
31 (RDS_NIMP,RDS_PTIE) intersection width 0.
32 (RDS_PIMP,RDS_NTIE) intersection width 0.
33 (RDS_POLY) Minimum width 0.150
34 (RDS_POLY) Intersection length 0.150
35 (RDS_POLY) Notch 0.210
36 (RDS_POLY,RDS_POLY) Manhatan distance min 0.210
37 (channel) Notch 0.210
38 (channel) Manhatan distance min 0.210
39 (cont_diff) Manhatan distance min 0.055
40 (RDS_CONT,RDS_CONT) Manhatan distance min 0.170
41 (RDS_CONT) Width  0.170
42 (RDS_CONT) Length 0.170
43 (RDS_POLY,RDS_ACTIV) Manhatan distance min 0.075
44 (RDS_ALU1) Minimum area 0.060
45 (RDS_ALU1) Minimum width 0.170
46 (RDS_ALU1) Intersection length 0.170
47 (RDS_ALU1) Notch 0.170
48 (RDS_ALU1,RDS_ALU1) Manhatan distance min 0.170
49 (RDS_VIA1,RDS_VIA1) Manhatan distance mcon min 0.190
50 (RDS_VIA1) mcon width 0.170
51 (RDS_VIA1) mcon length 0.170
52 (RDS_ALU2) Minimum area 0.083
53 (RDS_ALU2) Minimum width 0.140
54 (RDS_ALU2) Intersection length 0.140
55 (RDS_ALU2) Notch 0.140
56 (RDS_ALU2,RDS_ALU2) Manhatan distance min 0.140
57 (RDS_VIA2,RDS_VIA2) Manhatan distance via min 0.170
58 (RDS_VIA2) via width 0.150
59 (RDS_VIA2) via length 0.150
60 (RDS_ALU3) Minimum area 0.0676
61 (RDS_ALU3) Minimum width 0.140
62 (RDS_ALU3) Intersection length 0.140
63 (RDS_ALU3) Notch 0.140
64 (RDS_ALU3,RDS_ALU3) Manhatan distance min 0.140
65 (RDS_VIA3,RDS_VIA3) Manhatan distance via min 0.200
66 (RDS_VIA3) via width 0.200
67 (RDS_VIA3) via length 0.200
68 (RDS_ALU4) Minimum area 0.240
69 (RDS_ALU4) Minimum width 0.300
70 (RDS_ALU4) Intersection length 0.300
71 (RDS_ALU4) Notch 0.300
72 (RDS_ALU4,RDS_ALU4) Manhatan distance min 0.300
73 (RDS_VIA4,RDS_VIA4) Manhatan distance via min 0.200
74 (RDS_VIA4) via width 0.200
75 (RDS_VIA4) via length 0.200
76 (RDS_ALU5) Minimum area 0.240
77 (RDS_ALU5) Minimum width 0.300
78 (RDS_ALU5) Intersection length 0.300
79 (RDS_ALU5) Notch 0.300
80 (RDS_ALU5,RDS_ALU5) Manhatan distance min 0.300
81 (RDS_VIA5,RDS_VIA5) Manhatan distance via min 0.200
82 (RDS_VIA5) via width 0.200
83 (RDS_VIA5) via length 0.200
84 (RDS_ALU6) Minimum area 0.240
85 (RDS_ALU6) Minimum width 0.300
86 (RDS_ALU6) Intersection length 0.300
87 (RDS_ALU6) Notch 0.300
88 (RDS_ALU6,RDS_ALU6) Manhatan distance min 0.300
END_DRC_COMMENT
END_DRC_RULES
