// Generated by CIRCT unknown git version

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ICache(	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
  input         auto_master_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_master_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [37:0] auto_master_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_master_out_a_bits_user_amba_prot_readalloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_master_out_a_bits_user_amba_prot_writealloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_master_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_master_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_master_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_master_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_master_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         io_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
  input  [38:0] io_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
  input  [37:0] io_s1_paddr,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
  input         io_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
  input         io_s2_kill,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
  input         io_s2_cacheable,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
  output        io_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
  output [31:0] io_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
  output        io_resp_bits_ae,	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
  input         io_invalidate	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
);

  wire        rockettile_icache_data_arrays_1_dout_1_en;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:567:28, :590:46]
  wire [31:0] data_1;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:583:71]
  wire        wen_1;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:570:32]
  wire        rockettile_icache_data_arrays_0_dout_en;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:567:28, :590:46]
  wire [31:0] data;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:583:71]
  wire        wen;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:570:32]
  wire        tagMatch_1;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:514:26]
  wire        tagMatch;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:514:26]
  wire        rockettile_icache_tag_array_MPORT_mask_0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:436:97]
  wire        refillError;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:430:43]
  wire        rockettile_icache_tag_array_tag_rdata_en;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:426:83]
  wire [3:0]  _tag_rdata_T;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:426:42]
  wire        io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:394:19]
  wire        s2_request_refill;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:385:35]
  wire [63:0] _rockettile_icache_data_arrays_1_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _rockettile_icache_data_arrays_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [57:0] _rockettile_icache_tag_array_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire        _repl_way_v0_prng_io_out_0;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire        s0_valid = io_req_ready & io_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:394:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:341:25]
  wire        s1_hit = tagMatch | tagMatch_1;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:361:{35,40}, :514:26]
  reg         s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:363:25]
  reg         s2_hit;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:364:23]
  reg         invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:367:24]
  reg         refill_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:368:29]
  wire        repl_way_v0_prng_io_increment = auto_master_out_a_ready & s2_request_refill;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:385:35, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        s2_miss = s2_valid & ~s2_hit & ~io_s2_kill;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:363:25, :364:23, :378:{26,29,37,40}]
  reg         s2_request_refill_REG;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:385:45]
  assign s2_request_refill = s2_miss & s2_request_refill_REG;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:378:{26,37}, :385:{35,45}]
  reg  [37:0] refill_paddr;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:386:31]
  wire        refill_one_beat = auto_master_out_d_valid & auto_master_out_d_bits_opcode[0];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36]
  assign io_req_ready = ~refill_one_beat;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39, :394:19]
  wire [26:0] _r_beats1_decode_T = 27'hFFF << auto_master_out_d_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  wire [8:0]  r_beats1 = auto_master_out_d_bits_opcode[0] ? ~(_r_beats1_decode_T[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [8:0]  r_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire [8:0]  _r_counter1_T = r_counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :230:28]
  wire [8:0]  refill_cnt = r_beats1 & ~_r_counter1_T;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :230:28, :234:{25,27}]
  wire        refill_done = refill_one_beat & (r_counter == 9'h1 | r_beats1 == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39, :399:37, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}, :233:22]
  wire [1:0]  _GEN = {_repl_way_v0_prng_io_out_0, rockettile_icache_tag_array_MPORT_mask_0};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:436:97, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  assign _tag_rdata_T = io_req_bits_addr[9:6];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:426:42]
  assign rockettile_icache_tag_array_tag_rdata_en = ~refill_done & s0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:399:37, :426:{70,83}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         accruedRefillError;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:428:31]
  assign refillError = auto_master_out_d_bits_corrupt | (|refill_cnt) & accruedRefillError;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:428:31, :430:{43,58,64}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:234:25]
  assign rockettile_icache_tag_array_MPORT_mask_0 = ~_repl_way_v0_prng_io_out_0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:436:97, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  reg  [31:0] vb_array;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:448:25]
  wire [31:0] _s1_vb_T_1 = vb_array >> io_s1_paddr[9:6];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:448:25, :508:25, :859:21]
  assign tagMatch = _s1_vb_T_1[0] & _rockettile_icache_tag_array_RW0_rdata[27:0] == io_s1_paddr[37:10];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:493:30, :508:25, :514:{26,33}, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [31:0] _s1_vb_T_5 = vb_array >> {28'h1, io_s1_paddr[9:6]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:448:25, :508:25, :859:21]
  assign tagMatch_1 = _s1_vb_T_5[0] & _rockettile_icache_tag_array_RW0_rdata[56:29] == io_s1_paddr[37:10];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:493:30, :508:25, :514:{26,33}, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:521:9]
    wire [1:0] _GEN_0 = {1'h0, tagMatch} + {1'h0, tagMatch_1};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:514:26, :521:50]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:521:9]
      if (~reset & ~(~s1_valid | ~(_GEN_0[1]))) begin	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:341:25, :521:{9,10,39,50,115}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:521:9]
          $error("Assertion failed\n    at ICache.scala:521 assert(!(s1_valid || s1_slaveValid) || PopCount(s1_tag_hit zip s1_tag_disparity map { case (h, d) => h && !d }) <= 1.U)\n");	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:521:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:521:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:521:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign wen = refill_one_beat & ~invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:367:24, :391:39, :570:{32,35}]
  wire [6:0]  _GEN_1 = {refill_paddr[9:6], 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:386:31, :574:{40,67}, :859:21]
  assign data = auto_master_out_d_bits_data[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:583:71]
  assign rockettile_icache_data_arrays_0_dout_en = ~wen & s0_valid & ~(io_req_bits_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:564:111, :567:28, :570:32, :590:{41,46}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign wen_1 = refill_one_beat & ~invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:367:24, :391:39, :570:{32,35}]
  assign data_1 = auto_master_out_d_bits_data[63:32];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:583:71]
  assign rockettile_icache_data_arrays_1_dout_1_en = ~wen_1 & s0_valid & io_req_bits_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:567:28, :570:32, :590:{41,46}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         s2_tag_hit_0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:605:29]
  reg         s2_tag_hit_1;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:605:29]
  reg  [31:0] s2_dout_0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:612:26]
  reg  [31:0] s2_dout_1;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:612:26]
  reg         s2_tl_error;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:615:30]
  wire [31:0] _vb_array_T_3 = 32'h1 << {27'h0, _repl_way_v0_prng_io_out_0, refill_paddr[9:6]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:386:31, :452:32, :859:21, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire        _s1_can_request_refill_T = s2_miss | refill_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:368:29, :378:{26,37}, :380:41]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
      s1_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:341:25]
      s2_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:363:25]
      refill_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:368:29]
      r_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      vb_array <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:448:25]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
      s1_valid <= s0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:341:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s2_valid <= s1_valid & ~io_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:341:25, :363:{25,35,38}]
      refill_valid <= ~refill_done & (repl_way_v0_prng_io_increment | refill_valid);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:368:29, :399:37, :830:{22,37}, :831:{22,37}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (auto_master_out_d_valid)	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
        r_counter <= r_counter == 9'h0 ? r_beats1 : _r_counter1_T;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :230:28, :231:25, :236:21]
      if (io_invalidate)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:256:14]
        vb_array <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:448:25]
      else if (refill_one_beat)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39]
        vb_array <= refill_done & ~invalidated ? vb_array | _vb_array_T_3 : ~(~vb_array | _vb_array_T_3);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:367:24, :399:37, :448:25, :452:{32,72,75}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
    end
    s2_hit <= s1_hit;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:361:40, :364:23]
    invalidated <= refill_valid & (io_invalidate | invalidated);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:367:24, :368:29, :457:21, :459:17, :829:{24,38}]
    s2_request_refill_REG <= ~_s1_can_request_refill_T;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:380:{31,41}, :385:45]
    if (s1_valid & ~_s1_can_request_refill_T)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:341:25, :380:{31,41}, :386:54]
      refill_paddr <= io_s1_paddr;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:386:31]
    if (refill_one_beat)	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39]
      accruedRefillError <= refillError;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:428:31, :430:43]
    if (s1_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:341:25]
      s2_tag_hit_0 <= tagMatch;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:514:26, :605:29]
      s2_tag_hit_1 <= tagMatch_1;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:514:26, :605:29]
      s2_dout_0 <= io_s1_paddr[2] ? _rockettile_icache_data_arrays_1_RW0_rdata[31:0] : _rockettile_icache_data_arrays_0_RW0_rdata[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:592:71, :593:15, :612:26, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
      s2_dout_1 <= io_s1_paddr[2] ? _rockettile_icache_data_arrays_1_RW0_rdata[63:32] : _rockettile_icache_data_arrays_0_RW0_rdata[63:32];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:592:71, :593:15, :612:26, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
      s2_tl_error <= |{tagMatch_1 & _rockettile_icache_tag_array_RW0_rdata[57], tagMatch & _rockettile_icache_tag_array_RW0_rdata[28]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:514:26, :518:32, :615:{30,43,50}, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
        s1_valid = _RANDOM[4'h0][4];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :341:25]
        s2_valid = _RANDOM[4'h1][12];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :363:25]
        s2_hit = _RANDOM[4'h1][13];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :363:25, :364:23]
        invalidated = _RANDOM[4'h1][14];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :363:25, :367:24]
        refill_valid = _RANDOM[4'h1][15];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :363:25, :368:29]
        s2_request_refill_REG = _RANDOM[4'h1][18];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :363:25, :385:45]
        refill_paddr = {_RANDOM[4'h1][31:19], _RANDOM[4'h2][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :363:25, :386:31]
        r_counter = _RANDOM[4'h4][8:0];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        accruedRefillError = _RANDOM[4'h4][9];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :428:31, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        vb_array = {_RANDOM[4'h4][31:10], _RANDOM[4'h5][9:0]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :448:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        s2_tag_hit_0 = _RANDOM[4'h6][21];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :605:29]
        s2_tag_hit_1 = _RANDOM[4'h6][22];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :605:29]
        s2_dout_0 = {_RANDOM[4'h6][31:23], _RANDOM[4'h7][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :605:29, :612:26]
        s2_dout_1 = {_RANDOM[4'h7][31:23], _RANDOM[4'h8][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :612:26]
        s2_tl_error = _RANDOM[4'h8][25];	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :612:26, :615:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MaxPeriodFibonacciLFSR repl_way_v0_prng (	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (repl_way_v0_prng_io_increment),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_out_0     (_repl_way_v0_prng_io_out_0),
    .io_out_1     (/* unused */),
    .io_out_2     (/* unused */),
    .io_out_3     (/* unused */),
    .io_out_4     (/* unused */),
    .io_out_5     (/* unused */),
    .io_out_6     (/* unused */),
    .io_out_7     (/* unused */),
    .io_out_8     (/* unused */),
    .io_out_9     (/* unused */),
    .io_out_10    (/* unused */),
    .io_out_11    (/* unused */),
    .io_out_12    (/* unused */),
    .io_out_13    (/* unused */),
    .io_out_14    (/* unused */),
    .io_out_15    (/* unused */)
  );	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  rockettile_icache_tag_array rockettile_icache_tag_array (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (refill_done ? refill_paddr[9:6] : _tag_rdata_T),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:386:31, :399:37, :426:42, :859:21, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_en    (rockettile_icache_tag_array_tag_rdata_en | refill_done),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:399:37, :426:83, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (refill_one_beat),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39]
    .RW0_wdata ({refillError, refill_paddr[37:10], refillError, refill_paddr[37:10]}),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:386:31, :388:33, :430:43, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_rdata (_rockettile_icache_tag_array_RW0_rdata),
    .RW0_wmask (_GEN)	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  rockettile_icache_data_arrays_0 rockettile_icache_data_arrays_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (refill_one_beat ? _GEN_1 | refill_cnt[6:0] : io_req_bits_addr[9:3]),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39, :565:31, :574:{10,67}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:234:25]
    .RW0_en    (rockettile_icache_data_arrays_0_dout_en | wen),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:567:28, :570:32, :590:46, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (refill_one_beat),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39]
    .RW0_wdata ({2{data}}),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:583:71, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_rdata (_rockettile_icache_data_arrays_0_RW0_rdata),
    .RW0_wmask (_GEN)	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  rockettile_icache_data_arrays_1 rockettile_icache_data_arrays_1 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (refill_one_beat ? _GEN_1 | refill_cnt[6:0] : io_req_bits_addr[9:3]),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39, :565:31, :574:{10,67}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:234:25]
    .RW0_en    (rockettile_icache_data_arrays_1_dout_1_en | wen_1),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:567:28, :570:32, :590:46, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (refill_one_beat),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:391:39]
    .RW0_wdata ({2{data_1}}),	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:583:71, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_rdata (_rockettile_icache_data_arrays_1_RW0_rdata),
    .RW0_wmask (_GEN)	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  assign auto_master_out_a_valid = s2_request_refill;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :385:35]
  assign auto_master_out_a_bits_address = {refill_paddr[37:6], 6'h0};	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :386:31, :442:40, :769:64]
  assign auto_master_out_a_bits_user_amba_prot_readalloc = io_s2_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
  assign auto_master_out_a_bits_user_amba_prot_writealloc = io_s2_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7]
  assign io_resp_valid = s2_valid & s2_hit;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :363:25, :364:23, :659:33]
  assign io_resp_bits_data = (s2_tag_hit_0 ? s2_dout_0 : 32'h0) | (s2_tag_hit_1 ? s2_dout_1 : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :605:29, :612:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_resp_bits_ae = s2_tl_error;	// @[generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7, :615:30]
endmodule

