# V30MZ core

My first HDL project, a V30MZ core written in SystemVerilog.

# Progress

Currently stuck at branch instruction 0x75 of bootrom.

# TODO

* Implement pipelining by decoupling the execution state.
* Implement even/odd address reading/writing.
