Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 28 12:23:32 2023
| Host         : NicoleYu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGAController_timing_summary_routed.rpt -pb VGAController_timing_summary_routed.pb -rpx VGAController_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  261         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (261)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (672)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (261)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Component1/firstDivider_reg/Q (HIGH)

 There are 218 register/latch pins with no clock driven by root clock pin: Component1/secondDivider_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: Component2/ballMovement_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (672)
--------------------------------------------------
 There are 672 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 Component1/firstDivider_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Component1/firstDivider_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    Component1/clockIn
    SLICE_X33Y46         FDRE                                         r  Component1/firstDivider_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Component1/firstDivider_reg/Q
                         net (fo=2, routed)           0.505     6.048    Component1/firstDivider
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.172 r  Component1/firstDivider_i_1/O
                         net (fo=1, routed)           0.000     6.172    Component1/p_0_in
    SLICE_X33Y46         FDRE                                         r  Component1/firstDivider_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    Component1/clockIn
    SLICE_X33Y46         FDRE                                         r  Component1/firstDivider_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    Component1/firstDivider_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Component1/firstDivider_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Component1/firstDivider_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    Component1/clockIn
    SLICE_X33Y46         FDRE                                         r  Component1/firstDivider_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Component1/firstDivider_reg/Q
                         net (fo=2, routed)           0.168     1.755    Component1/firstDivider
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  Component1/firstDivider_i_1/O
                         net (fo=1, routed)           0.000     1.800    Component1/p_0_in
    SLICE_X33Y46         FDRE                                         r  Component1/firstDivider_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    Component1/clockIn
    SLICE_X33Y46         FDRE                                         r  Component1/firstDivider_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    Component1/firstDivider_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   Component1/firstDivider_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   Component1/firstDivider_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   Component1/firstDivider_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   Component1/firstDivider_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   Component1/firstDivider_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           686 Endpoints
Min Delay           686 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.867ns  (logic 8.553ns (33.065%)  route 17.314ns (66.935%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.364    25.867    Component2/paddleAIRight
    SLICE_X46Y18         FDRE                                         r  Component2/paddleAIRight_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.867ns  (logic 8.553ns (33.065%)  route 17.314ns (66.935%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.364    25.867    Component2/paddleAIRight
    SLICE_X46Y18         FDRE                                         r  Component2/paddleAIRight_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.867ns  (logic 8.553ns (33.065%)  route 17.314ns (66.935%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.364    25.867    Component2/paddleAIRight
    SLICE_X46Y18         FDRE                                         r  Component2/paddleAIRight_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.867ns  (logic 8.553ns (33.065%)  route 17.314ns (66.935%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.364    25.867    Component2/paddleAIRight
    SLICE_X46Y18         FDRE                                         r  Component2/paddleAIRight_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.733ns  (logic 8.553ns (33.238%)  route 17.180ns (66.762%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.230    25.733    Component2/paddleAIRight
    SLICE_X46Y15         FDRE                                         r  Component2/paddleAIRight_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.733ns  (logic 8.553ns (33.238%)  route 17.180ns (66.762%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.230    25.733    Component2/paddleAIRight
    SLICE_X46Y15         FDRE                                         r  Component2/paddleAIRight_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.733ns  (logic 8.553ns (33.238%)  route 17.180ns (66.762%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.230    25.733    Component2/paddleAIRight
    SLICE_X46Y15         FDRE                                         r  Component2/paddleAIRight_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.733ns  (logic 8.553ns (33.238%)  route 17.180ns (66.762%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.230    25.733    Component2/paddleAIRight
    SLICE_X46Y15         FDRE                                         r  Component2/paddleAIRight_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.725ns  (logic 8.553ns (33.248%)  route 17.172ns (66.752%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.222    25.725    Component2/paddleAIRight
    SLICE_X46Y17         FDRE                                         r  Component2/paddleAIRight_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleAICursor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/paddleAIRight_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.725ns  (logic 8.553ns (33.248%)  route 17.172ns (66.752%))
  Logic Levels:           23  (CARRY4=4 DSP48E1=1 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE                         0.000     0.000 r  Component2/paddleAICursor_reg[2]/C
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Component2/paddleAICursor_reg[2]/Q
                         net (fo=188, routed)         2.300     2.756    Component2/paddleAICursor_reg[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656     6.412 r  Component2/paddleAIRight4/P[14]
                         net (fo=5, routed)           1.320     7.732    Component2/paddleAIRight4_n_91
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  Component2/paddleAIRight[0]_i_164/O
                         net (fo=3, routed)           0.661     8.516    Component2/paddleAIRight[0]_i_164_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.640 r  Component2/paddleAIRight[0]_i_162/O
                         net (fo=3, routed)           0.837     9.477    Component2/paddleAIRight[0]_i_162_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.601 f  Component2/paddleAIRight[0]_i_149/O
                         net (fo=3, routed)           0.829    10.431    Component2/paddleAIRight[0]_i_149_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.555 r  Component2/paddleAIRight[0]_i_147/O
                         net (fo=3, routed)           0.897    11.452    Component2/paddleAIRight[0]_i_147_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.146    11.598 r  Component2/paddleAIRight[0]_i_136/O
                         net (fo=1, routed)           0.452    12.050    Component2/paddleAIRight[0]_i_136_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.328    12.378 r  Component2/paddleAIRight[0]_i_121/O
                         net (fo=3, routed)           1.160    13.538    Component2/paddleAIRight[0]_i_121_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  Component2/paddleAIRight[0]_i_119/O
                         net (fo=3, routed)           0.446    14.108    Component2/paddleAIRight[0]_i_119_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.232 r  Component2/paddleAIRight[0]_i_97/O
                         net (fo=3, routed)           0.734    14.966    Component2/paddleAIRight[0]_i_97_n_0
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.150    15.116 r  Component2/paddleAIRight[0]_i_99/O
                         net (fo=2, routed)           0.728    15.844    Component2/paddleAIRight[0]_i_99_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.350    16.194 r  Component2/paddleAIRight[0]_i_80/O
                         net (fo=3, routed)           0.345    16.539    Component2/paddleAIRight[0]_i_80_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.328    16.867 r  Component2/paddleAIRight[0]_i_54/O
                         net (fo=5, routed)           0.848    17.715    Component2/paddleAIRight[0]_i_54_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.839 f  Component2/paddleAIRight[0]_i_56/O
                         net (fo=1, routed)           0.680    18.519    Component2/paddleAIRight[0]_i_56_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.643 r  Component2/paddleAIRight[0]_i_39/O
                         net (fo=4, routed)           1.219    19.862    Component2/ballControl/paddleAILeft_reg[0]_i_20_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.124    19.986 r  Component2/ballControl/paddleAIRight[0]_i_24/O
                         net (fo=2, routed)           0.592    20.577    Component2/ballControl/paddleAIRight[0]_i_24_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    20.701 r  Component2/ballControl/paddleAIRight[0]_i_27/O
                         net (fo=1, routed)           0.000    20.701    Component2/ballControl/paddleAIRight[0]_i_27_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.102 r  Component2/ballControl/paddleAIRight_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.102    Component2/ballControl/paddleAIRight_reg[0]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.415 r  Component2/ballControl/paddleAIRight_reg[0]_i_17/O[3]
                         net (fo=2, routed)           0.628    22.043    Component2/ballControl/paddleAIRight2[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I0_O)        0.306    22.349 r  Component2/ballControl/paddleAIRight[0]_i_13/O
                         net (fo=1, routed)           0.000    22.349    Component2/ballControl/paddleAIRight[0]_i_13_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.750 r  Component2/ballControl/paddleAIRight_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.750    Component2/ballControl/paddleAIRight_reg[0]_i_5_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 f  Component2/ballControl/paddleAIRight_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           1.275    24.182    Component2/ballControl/paddleAIRight_reg[0]_i_3_n_2
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.321    24.503 r  Component2/ballControl/paddleAIRight[0]_i_1/O
                         net (fo=16, routed)          1.222    25.725    Component2/paddleAIRight
    SLICE_X46Y17         FDRE                                         r  Component2/paddleAIRight_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Component2/vPosCurrent_reg_rep[4]_rep__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/vPosCurrent_reg_rep[5]_rep__8/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.068%)  route 0.079ns (29.932%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE                         0.000     0.000 r  Component2/vPosCurrent_reg_rep[4]_rep__2/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Component2/vPosCurrent_reg_rep[4]_rep__2/Q
                         net (fo=126, routed)         0.079     0.220    Component2/vPosCurrent_reg_rep[4]_rep__2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.265 r  Component2/vPosCurrent_rep[5]_rep__8_i_1/O
                         net (fo=1, routed)           0.000     0.265    Component2/vPosCurrent_rep[5]_rep__8_i_1_n_0
    SLICE_X49Y37         FDRE                                         r  Component2/vPosCurrent_reg_rep[5]_rep__8/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/hPosCurrent_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/hPosCurrent_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE                         0.000     0.000 r  Component2/hPosCurrent_reg[8]/C
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Component2/hPosCurrent_reg[8]/Q
                         net (fo=93, routed)          0.069     0.197    Component2/hPosCurrent_reg[8]
    SLICE_X51Y37         LUT6 (Prop_lut6_I1_O)        0.099     0.296 r  Component2/hPosCurrent[9]_i_2/O
                         net (fo=1, routed)           0.000     0.296    Component2/p_0_in[9]
    SLICE_X51Y37         FDRE                                         r  Component2/hPosCurrent_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/vPosCurrent_reg_rep[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Component2/vPosCurrent_reg_rep[0]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDSE                         0.000     0.000 r  Component2/vPosCurrent_reg_rep[0]/C
    SLICE_X29Y39         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  Component2/vPosCurrent_reg_rep[0]/Q
                         net (fo=109, routed)         0.121     0.262    Component2/vPosCurrent_reg[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.307 r  Component2/vPosCurrent_rep[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     0.307    Component2/vPosCurrent_rep[0]_rep__1_i_1_n_0
    SLICE_X28Y39         FDSE                                         r  Component2/vPosCurrent_reg_rep[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/hPosCurrent_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE)
  Destination:            Component2/hPosCurrent_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.209ns (67.878%)  route 0.099ns (32.122%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDSE                         0.000     0.000 r  Component2/hPosCurrent_reg[0]_rep__3/C
    SLICE_X50Y37         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  Component2/hPosCurrent_reg[0]_rep__3/Q
                         net (fo=120, routed)         0.099     0.263    Component2/hPosCurrent_reg[0]_rep__3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  Component2/hPosCurrent[5]_i_1/O
                         net (fo=1, routed)           0.000     0.308    Component2/p_0_in[5]
    SLICE_X51Y37         FDRE                                         r  Component2/hPosCurrent_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/vPosCurrent_reg_rep[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Component2/vPosCurrent_reg_rep[0]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.132%)  route 0.120ns (38.868%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDSE                         0.000     0.000 r  Component2/vPosCurrent_reg_rep[0]/C
    SLICE_X29Y39         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  Component2/vPosCurrent_reg_rep[0]/Q
                         net (fo=109, routed)         0.120     0.261    Component2/vPosCurrent_reg[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.048     0.309 r  Component2/vPosCurrent_rep[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.309    Component2/vPosCurrent_rep[0]_rep__0_i_1_n_0
    SLICE_X28Y39         FDSE                                         r  Component2/vPosCurrent_reg_rep[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/vPosCurrent_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/vPosCurrent_reg_rep[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.299%)  route 0.139ns (42.701%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE                         0.000     0.000 r  Component2/vPosCurrent_reg_rep[6]/C
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Component2/vPosCurrent_reg_rep[6]/Q
                         net (fo=204, routed)         0.139     0.280    Component2/vPosCurrent_reg__0[6]
    SLICE_X50Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.325 r  Component2/vPosCurrent_rep[8]_i_1/O
                         net (fo=1, routed)           0.000     0.325    Component2/p_0_in__0[8]
    SLICE_X50Y34         FDRE                                         r  Component2/vPosCurrent_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleCursor_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Component2/paddleCursor_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDSE                         0.000     0.000 r  Component2/paddleCursor_reg[0]/C
    SLICE_X47Y21         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Component2/paddleCursor_reg[0]/Q
                         net (fo=132, routed)         0.139     0.280    Component2/paddleCursor[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.325 r  Component2/paddleCursor[6]_i_1/O
                         net (fo=1, routed)           0.000     0.325    Component2/p_2_in[6]
    SLICE_X46Y21         FDRE                                         r  Component2/paddleCursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/vPosCurrent_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/vPosCurrent_reg_rep[5]_rep__9/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.952%)  route 0.146ns (44.048%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  Component2/vPosCurrent_reg_rep[5]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Component2/vPosCurrent_reg_rep[5]/Q
                         net (fo=52, routed)          0.146     0.287    Component2/vPosCurrent_reg[5]
    SLICE_X33Y32         LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  Component2/vPosCurrent_rep[5]_rep__9_i_1/O
                         net (fo=1, routed)           0.000     0.332    Component2/vPosCurrent_rep[5]_rep__9_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  Component2/vPosCurrent_reg_rep[5]_rep__9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/paddleCursor_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Component2/paddleCursor_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.794%)  route 0.153ns (45.206%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDSE                         0.000     0.000 r  Component2/paddleCursor_reg[4]/C
    SLICE_X45Y20         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Component2/paddleCursor_reg[4]/Q
                         net (fo=64, routed)          0.153     0.294    Component2/paddleCursor[4]
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.339 r  Component2/paddleCursor[5]_i_1/O
                         net (fo=1, routed)           0.000     0.339    Component2/p_2_in[5]
    SLICE_X46Y20         FDSE                                         r  Component2/paddleCursor_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Component2/vPosCurrent_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            Component2/vPosCurrent_reg_rep[2]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.227ns (66.138%)  route 0.116ns (33.862%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE                         0.000     0.000 r  Component2/vPosCurrent_reg_rep[1]_rep/C
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Component2/vPosCurrent_reg_rep[1]_rep/Q
                         net (fo=147, routed)         0.116     0.244    Component2/vPosCurrent_reg_rep[1]_rep_n_0
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.099     0.343 r  Component2/vPosCurrent_rep[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.343    Component2/vPosCurrent_rep[2]_rep_i_1_n_0
    SLICE_X31Y42         FDRE                                         r  Component2/vPosCurrent_reg_rep[2]_rep/D
  -------------------------------------------------------------------    -------------------





