
#include "si5327.h"


/* DDR Fpga si5324配置信息 */
#if (defined SI5324)
const si5324confreg cfg_7425 = {0x14, 0xe4, 0x72, 0x15, 0x92, 0xed, 0x2d, 0x28, 0x00, 0xc0, 0x00, 0x40,
                                0x2f, 0x3e, 0xff, 0xdf, 0x1f, 0x3f, 0x40, 0x00, 0x00, 0x0b, 0x00, 0x00,
                                0x0b, 0x80, 0x01, 0x55, 0x00, 0x00, 0x25, 0x00, 0x00, 0x25, 0x12, 0x1f,
                                0x02, 0x01, 0x0f, 0xff, 0x00, 0x00, 0x40
                               };
#elif (defined SI5327)
// 74.25 60 in 74.25lvds 74.25cml out      clkin1有优先
const si5324confreg cfg_7425 = {0x14, 0xe4, 0x92, 0x15, 0x92, 0xed, 0x37, 0x00, 0xc0, 0x00, 0x40, 0x29, 0x3e,
                                0xdf, 0x1f, 0x3f, 0x40, 0x00, 0x00, 0x0b, 0x00, 0x00, 0x0b, 0xa0, 0x03,
                                0x17, 0x00, 0x00, 0x62, 0x00, 0x00, 0x4f, 0x00, 0x1e, 0x01, 0x1f, 0x02,
                                0x01, 0x0f, 0xff, 0x40
                               };

#endif
/*const si5324confreg cfg_15625 = {0x14, 0xe4, 0x92, 0x15, 0x12, 0xed, 0x2d, 0x28, 0x00, 0xc0, 0x00, 0x40,
							    0x2f, 0x3e, 0xfe, 0xdf, 0x1f, 0x3f, 0x40, 0x00, 0x00, 0x05, 0x00, 0x00,
							    0x05, 0xc0, 0x02, 0x3f, 0x00, 0x00, 0x3f, 0x00, 0x00, 0xa4, 0x1a, 0x1f,
							    0x02, 0x01, 0x0f, 0xff, 0x00, 0x00, 0x40
							    };*/

#if (defined SI5324)
const si5324confreg cfg_15625 = {0x14, 0xe1, 0x72, 0x15, 0x92, 0xed, 0x36, 0x28, 0x00, 0xc0, 0x00, 0x40,
                                 0x2f, 0x3e, 0xfe, 0xdf, 0x1f, 0x3f, 0xa0, 0x00, 0x00, 0x03, 0x00, 0x00,
                                 0x03, 0xc0, 0x01, 0x1f, 0x00, 0x00, 0x1f, 0x00, 0x00, 0x1f, 0x12, 0x1f,
                                 0x02, 0x01, 0x0f, 0xff, 0x00, 0x00, 0x40
                                };
#elif (defined SI5327)
// 161.xxxx 62.5 in 156.25 156.25 out
const si5324confreg cfg_15625 = {0x14, 0xe1, 0x52, 0x15, 0x92, 0xed, 0x2d, 0x00, 0xc0, 0x00, 0x40, 0x2f, 0x3e,
                                 0xdf, 0x1f, 0x3f, 0x40, 0x00, 0x00, 0x05, 0x00, 0x00, 0x05, 0xc0, 0x02,
                                 0x3f, 0x00, 0x00, 0xa4, 0x00, 0x00, 0x3f, 0x00, 0x1e, 0x01, 0x1f,
                                 0x02, 0x01, 0x0f, 0xff, 0x40
                                };
#endif

// 74.25 60 in 148.5cml 148.5cml out
const si5324confreg cfg_7425_1485 = {0x14, 0xe4, 0x92, 0x15, 0x92, 0xed, 0x36, 0x00, 0xc0, 0x00, 0x40, 0x29, 0x3e,
	                                0xdf, 0x1f, 0x3f, 0x40, 0x00, 0x00, 0x05, 0x00, 0x00, 0x05, 0xe0, 0x02,
	                                0x87, 0x00, 0x00, 0x62, 0x00, 0x00, 0x4f, 0x00, 0x1e, 0x01, 0x1f, 0x02,
	                                0x01, 0x0f, 0xff, 0x40
	                               };
// 74.25 60 in 148.5lvpecl 148.5lvpecl out      clkin1有优先
const si5324confreg cfg_7425_1485_PECL = {0x14, 0xe4, 0x92, 0x15, 0x92, 0xed, 0x2d, 0x00, 0xc0, 0x00, 0x40, 0x29, 0x3e,
										   0xdf, 0x1f, 0x3f, 0x40, 0x00, 0x00, 0x05, 0x00, 0x00, 0x05, 0xe0, 0x02,
										   0x87, 0x00, 0x00, 0x62, 0x00, 0x00, 0x4f, 0x00, 0x1e, 0x01, 0x1f, 0x02,
										   0x01, 0x0f, 0xff, 0x40
										  };
// 74.25 60 in 148.5cml 74.25cml out      clkin1有优先
const si5324confreg cfg_7425_1485_7425 = {0x14, 0xe4, 0x92, 0x15, 0x92, 0xed, 0x36, 0x00, 0xc0, 0x00, 0x40, 0x29, 0x3e,
										   0xdf, 0x1f, 0x3f, 0x40, 0x00, 0x00, 0x05, 0x00, 0x00, 0x0b, 0xe0, 0x02,
										   0x87, 0x00, 0x00, 0x62, 0x00, 0x00, 0x4f, 0x00, 0x1e, 0x01, 0x1f, 0x02,
										   0x01, 0x0f, 0xff, 0x40
										  };

// 74.25 74.25 in 148.5cml 148.5pecl out		clkin1有优先
const si5324confreg cfg_7425_1485_1485 = {0x14, 0xe4, 0xa2, 0x15, 0x92, 0xed, 0x2e, 0x00, 0xc0, 0x00, 0x40, 0x29, 0x3e,
										 0xdf, 0x1f, 0x3f, 0x40, 0x00, 0x00, 0x05, 0x00, 0x00, 0x05, 0x00, 0x02,
										 0xab, 0x00, 0x00, 0x25, 0x00, 0x00, 0x25, 0x00, 0x1e, 0x01, 0x1f, 0x02,
										 0x01, 0x0f, 0xff, 0x40
										};







