// Seed: 1445420659
module module_0;
  logic id_1[1 : -1];
endmodule
module module_1 #(
    parameter id_4 = 32'd39
) (
    id_1,
    id_2,
    id_3[id_4 : 1],
    _id_4,
    id_5
);
  output wire id_5;
  output wire _id_4;
  input logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  localparam id_6 = -1;
endmodule
module module_2 (
    input uwire id_0,
    output tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    input supply0 id_7,
    input wand id_8,
    output wire id_9,
    input uwire id_10,
    input tri1 id_11,
    output tri id_12,
    input supply0 id_13,
    output wire id_14,
    input tri0 id_15,
    output wor id_16,
    output wand id_17,
    input wor id_18,
    input tri1 id_19,
    output uwire id_20,
    input wor id_21,
    input tri0 id_22,
    input wor id_23,
    input uwire id_24,
    input uwire id_25,
    input wire id_26,
    input uwire id_27,
    input tri0 id_28,
    output tri1 id_29,
    input tri0 id_30,
    input uwire id_31,
    output wire id_32,
    input tri0 id_33,
    input uwire id_34,
    input tri0 id_35,
    output tri id_36,
    input wire id_37,
    output tri id_38,
    input tri0 id_39,
    input tri0 id_40,
    input supply1 id_41,
    input tri1 id_42,
    input tri0 id_43
);
  assign id_38 = (id_26);
  assign id_38 = -1;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  logic id_45;
  ;
endmodule
