Simulator report for project
Wed Jan 04 16:57:39 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 376 nodes    ;
; Simulation Coverage         ;      76.66 % ;
; Total Number of Transitions ; 36840        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+-----------------------------------------+---------------+
; Option                                                                                     ; Setting                                 ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                              ; Timing        ;
; Start time                                                                                 ; 0 ns                                    ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                                    ;               ;
; Vector input source                                                                        ; modules/signal_proccesing/acum_test.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                      ; On            ;
; Check outputs                                                                              ; Off                                     ; Off           ;
; Report simulation coverage                                                                 ; On                                      ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                      ; On            ;
; Display missing 1-value coverage report                                                    ; On                                      ; On            ;
; Display missing 0-value coverage report                                                    ; On                                      ; On            ;
; Detect setup and hold time violations                                                      ; Off                                     ; Off           ;
; Detect glitches                                                                            ; Off                                     ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                     ; Off           ;
; Generate Signal Activity File                                                              ; Off                                     ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                     ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                     ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                      ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                              ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                     ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                                      ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                    ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      76.66 % ;
; Total nodes checked                                 ; 376          ;
; Total output ports checked                          ; 437          ;
; Total output ports with complete 1/0-value coverage ; 335          ;
; Total output ports with no 1/0-value coverage       ; 101          ;
; Total output ports with no 1-value coverage         ; 101          ;
; Total output ports with no 0-value coverage         ; 102          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                             ; Output Port Name                                                                                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |acumm|correct_freq                                                                                                                                   ; |acumm|correct_freq                                                                                                                                             ; pin_out          ;
; |acumm|clk                                                                                                                                            ; |acumm|clk                                                                                                                                                      ; out              ;
; |acumm|clk_10Hz                                                                                                                                       ; |acumm|clk_10Hz                                                                                                                                                 ; pin_out          ;
; |acumm|autocorr[31]                                                                                                                                   ; |acumm|autocorr[31]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[30]                                                                                                                                   ; |acumm|autocorr[30]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[29]                                                                                                                                   ; |acumm|autocorr[29]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[28]                                                                                                                                   ; |acumm|autocorr[28]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[27]                                                                                                                                   ; |acumm|autocorr[27]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[26]                                                                                                                                   ; |acumm|autocorr[26]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[25]                                                                                                                                   ; |acumm|autocorr[25]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[24]                                                                                                                                   ; |acumm|autocorr[24]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[23]                                                                                                                                   ; |acumm|autocorr[23]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[22]                                                                                                                                   ; |acumm|autocorr[22]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[21]                                                                                                                                   ; |acumm|autocorr[21]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[20]                                                                                                                                   ; |acumm|autocorr[20]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[19]                                                                                                                                   ; |acumm|autocorr[19]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[18]                                                                                                                                   ; |acumm|autocorr[18]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[17]                                                                                                                                   ; |acumm|autocorr[17]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[16]                                                                                                                                   ; |acumm|autocorr[16]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[15]                                                                                                                                   ; |acumm|autocorr[15]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[14]                                                                                                                                   ; |acumm|autocorr[14]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[13]                                                                                                                                   ; |acumm|autocorr[13]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[12]                                                                                                                                   ; |acumm|autocorr[12]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[11]                                                                                                                                   ; |acumm|autocorr[11]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[10]                                                                                                                                   ; |acumm|autocorr[10]                                                                                                                                             ; pin_out          ;
; |acumm|autocorr[9]                                                                                                                                    ; |acumm|autocorr[9]                                                                                                                                              ; pin_out          ;
; |acumm|autocorr[8]                                                                                                                                    ; |acumm|autocorr[8]                                                                                                                                              ; pin_out          ;
; |acumm|autocorr[7]                                                                                                                                    ; |acumm|autocorr[7]                                                                                                                                              ; pin_out          ;
; |acumm|autocorr[6]                                                                                                                                    ; |acumm|autocorr[6]                                                                                                                                              ; pin_out          ;
; |acumm|autocorr[5]                                                                                                                                    ; |acumm|autocorr[5]                                                                                                                                              ; pin_out          ;
; |acumm|autocorr[4]                                                                                                                                    ; |acumm|autocorr[4]                                                                                                                                              ; pin_out          ;
; |acumm|autocorr[3]                                                                                                                                    ; |acumm|autocorr[3]                                                                                                                                              ; pin_out          ;
; |acumm|autocorr[2]                                                                                                                                    ; |acumm|autocorr[2]                                                                                                                                              ; pin_out          ;
; |acumm|autocorr[1]                                                                                                                                    ; |acumm|autocorr[1]                                                                                                                                              ; pin_out          ;
; |acumm|autocorr[0]                                                                                                                                    ; |acumm|autocorr[0]                                                                                                                                              ; pin_out          ;
; |acumm|inst9                                                                                                                                          ; |acumm|inst9                                                                                                                                                    ; out0             ;
; |acumm|data1[7]                                                                                                                                       ; |acumm|data1[7]                                                                                                                                                 ; out              ;
; |acumm|data1[6]                                                                                                                                       ; |acumm|data1[6]                                                                                                                                                 ; out              ;
; |acumm|data1[5]                                                                                                                                       ; |acumm|data1[5]                                                                                                                                                 ; out              ;
; |acumm|data1[4]                                                                                                                                       ; |acumm|data1[4]                                                                                                                                                 ; out              ;
; |acumm|data1[3]                                                                                                                                       ; |acumm|data1[3]                                                                                                                                                 ; out              ;
; |acumm|data1[2]                                                                                                                                       ; |acumm|data1[2]                                                                                                                                                 ; out              ;
; |acumm|data1[1]                                                                                                                                       ; |acumm|data1[1]                                                                                                                                                 ; out              ;
; |acumm|data1[0]                                                                                                                                       ; |acumm|data1[0]                                                                                                                                                 ; out              ;
; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~1                                                                            ; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~1                                                                                      ; out0             ;
; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~3                                                                            ; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~3                                                                                      ; out0             ;
; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~5                                                                            ; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~5                                                                                      ; out0             ;
; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~7                                                                            ; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~7                                                                                      ; out0             ;
; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~9                                                                            ; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~9                                                                                      ; out0             ;
; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~11                                                                           ; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~11                                                                                     ; out0             ;
; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~13                                                                           ; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~13                                                                                     ; out0             ;
; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~15                                                                           ; |acumm|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~15                                                                                     ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~14                                                                           ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~14                                                                                     ; out0             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[31]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[31]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[30]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[30]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[30]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[30]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[29]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[29]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[29]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[29]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[28]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[28]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[28]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[28]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[27]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[27]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[27]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[27]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[26]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[26]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[26]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[26]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[25]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[25]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[25]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[25]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[24]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[24]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[24]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[24]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[23]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[23]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[23]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[23]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[22]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[22]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[22]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[22]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[21]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[21]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[21]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[21]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[20]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[20]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[20]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[20]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[19]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[19]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[19]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[19]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[18]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[18]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[18]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[18]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[17]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[17]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[17]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[17]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[16]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[16]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[16]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[16]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[15]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[15]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[15]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[15]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[14]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[14]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[14]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[14]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[13]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[13]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[13]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[13]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[12]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[12]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[12]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[12]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[11]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[11]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[11]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[11]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[10]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[10]               ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[10]     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[10]~COUT          ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[9]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[9]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[9]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[9]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[8]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[8]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[8]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[8]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[7]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[7]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[7]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[7]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[6]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[6]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[6]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[6]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[5]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[5]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[5]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[5]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[4]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[4]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[4]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[4]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[3]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[3]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[3]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[3]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[2]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[2]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[2]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[2]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[1]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[1]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[1]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[1]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[0]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[0]                ; combout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[0]      ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_cella[0]~COUT           ; cout             ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[31]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[31]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[30]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[30]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[29]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[29]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[28]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[28]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[27]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[27]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[26]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[26]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[25]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[25]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[24]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[24]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[23]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[23]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[22]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[22]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[21]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[21]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[20]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[20]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[19]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[19]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[18]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[18]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[17]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[17]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[16]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[16]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[15]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[15]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[14]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[14]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[13]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[13]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[12]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[12]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[11]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[11]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[10]       ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[10]                 ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[9]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[9]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[8]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[8]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[7]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[7]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[6]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[6]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[5]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[5]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[4]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[4]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[3]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[3]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[2]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[2]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[1]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[1]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[0]        ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[0]                  ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3           ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT1  ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT2  ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT3  ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT4  ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT5  ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT6  ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT7  ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT8  ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT9  ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT10 ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT11 ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT12 ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT13 ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT14 ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3 ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_mult:mac_mult3~DATAOUT15 ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4             ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT1    ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT2    ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT3    ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT4    ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT5    ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT6    ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT7    ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT8    ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT9    ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT10   ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT11   ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT12   ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT13   ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT14   ; dataout          ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4   ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|cycloneii_mac_out:mac_out4~DATAOUT15   ; dataout          ;
; |acumm|clk_divider:inst|count~21                                                                                                                      ; |acumm|clk_divider:inst|count~21                                                                                                                                ; out              ;
; |acumm|clk_divider:inst|count~22                                                                                                                      ; |acumm|clk_divider:inst|count~22                                                                                                                                ; out              ;
; |acumm|clk_divider:inst|count~23                                                                                                                      ; |acumm|clk_divider:inst|count~23                                                                                                                                ; out              ;
; |acumm|clk_divider:inst|count~24                                                                                                                      ; |acumm|clk_divider:inst|count~24                                                                                                                                ; out              ;
; |acumm|clk_divider:inst|count~25                                                                                                                      ; |acumm|clk_divider:inst|count~25                                                                                                                                ; out              ;
; |acumm|clk_divider:inst|count[3]                                                                                                                      ; |acumm|clk_divider:inst|count[3]                                                                                                                                ; regout           ;
; |acumm|clk_divider:inst|count[2]                                                                                                                      ; |acumm|clk_divider:inst|count[2]                                                                                                                                ; regout           ;
; |acumm|clk_divider:inst|count[1]                                                                                                                      ; |acumm|clk_divider:inst|count[1]                                                                                                                                ; regout           ;
; |acumm|clk_divider:inst|count[0]                                                                                                                      ; |acumm|clk_divider:inst|count[0]                                                                                                                                ; regout           ;
; |acumm|clk_divider:inst|divided_clk_i                                                                                                                 ; |acumm|clk_divider:inst|divided_clk_i                                                                                                                           ; regout           ;
; |acumm|freq_compare:inst11|correct_freq                                                                                                               ; |acumm|freq_compare:inst11|correct_freq                                                                                                                         ; regout           ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[31]~1     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[31]~1               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[30]~2     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[30]~2               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[29]~3     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[29]~3               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[28]~4     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[28]~4               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[27]~5     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[27]~5               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[26]~6     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[26]~6               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[25]~7     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[25]~7               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[24]~8     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[24]~8               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[23]~9     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[23]~9               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[22]~10    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[22]~10              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[21]~11    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[21]~11              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[20]~12    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[20]~12              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[19]~13    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[19]~13              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[18]~14    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[18]~14              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[17]~15    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[17]~15              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[16]~16    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[16]~16              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[15]~17    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[15]~17              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[14]~18    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[14]~18              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[13]~19    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[13]~19              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[12]~20    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[12]~20              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[11]~21    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[11]~21              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[10]~22    ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[10]~22              ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[9]~23     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[9]~23               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[8]~24     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[8]~24               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[7]~25     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[7]~25               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[6]~26     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[6]~26               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[5]~27     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[5]~27               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[4]~28     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[4]~28               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[3]~29     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[3]~29               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[2]~30     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[2]~30               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[1]~31     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[1]~31               ; out              ;
; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[0]~32     ; |acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[0]~32               ; out              ;
; |acumm|clk_divider:inst|LessThan0~0                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~0                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~1                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~1                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~2                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~2                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~3                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~3                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~4                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~4                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~5                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~5                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~6                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~6                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~7                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~7                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~8                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~8                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~9                                                                                                                   ; |acumm|clk_divider:inst|LessThan0~9                                                                                                                             ; out0             ;
; |acumm|clk_divider:inst|LessThan0~10                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~10                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~11                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~11                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~12                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~12                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~13                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~13                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~14                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~14                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~15                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~15                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~16                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~16                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~17                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~17                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~18                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~18                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~19                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~19                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~20                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~20                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~21                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~21                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~22                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~22                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~23                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~23                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~24                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~24                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~25                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~25                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~26                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~26                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~27                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~27                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~28                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~28                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~29                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~29                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~30                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~30                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~31                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~31                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~32                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~32                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~33                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~33                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~34                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~34                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~35                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~35                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~36                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~36                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~37                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~37                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~38                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~38                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~39                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~39                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~40                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~40                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~41                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~41                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~42                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~42                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~43                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~43                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~44                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~44                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~45                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~45                                                                                                                            ; out0             ;
; |acumm|clk_divider:inst|LessThan0~46                                                                                                                  ; |acumm|clk_divider:inst|LessThan0~46                                                                                                                            ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~0                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~0                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~1                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~1                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~2                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~2                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~3                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~3                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~4                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~4                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~5                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~5                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~6                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~6                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~7                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~7                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~8                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~8                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~9                                                                                                                ; |acumm|freq_compare:inst11|LessThan0~9                                                                                                                          ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~10                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~10                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~11                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~11                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~12                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~12                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~13                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~13                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~14                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~14                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~15                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~15                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~16                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~16                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~17                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~17                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~18                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~18                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~19                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~19                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~20                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~20                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~21                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~21                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~22                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~22                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~23                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~23                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~24                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~24                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~25                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~25                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~26                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~26                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~27                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~27                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~28                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~28                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~29                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~29                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~30                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~30                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~31                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~31                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~32                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~32                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~33                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~33                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~34                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~34                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~35                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~35                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~36                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~36                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~37                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~37                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~38                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~38                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~39                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~39                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~40                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~40                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~41                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~41                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~42                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~42                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~43                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~43                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~44                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~44                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~45                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~45                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~46                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~46                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~47                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~47                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~48                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~48                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~49                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~49                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~50                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~50                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~51                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~51                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~52                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~52                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~53                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~53                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~54                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~54                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~55                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~55                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~56                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~56                                                                                                                         ; out0             ;
; |acumm|freq_compare:inst11|LessThan0~57                                                                                                               ; |acumm|freq_compare:inst11|LessThan0~57                                                                                                                         ; out0             ;
; |acumm|clk_divider:inst|Add0~0                                                                                                                        ; |acumm|clk_divider:inst|Add0~0                                                                                                                                  ; out0             ;
; |acumm|clk_divider:inst|Add0~1                                                                                                                        ; |acumm|clk_divider:inst|Add0~1                                                                                                                                  ; out0             ;
; |acumm|clk_divider:inst|Add0~2                                                                                                                        ; |acumm|clk_divider:inst|Add0~2                                                                                                                                  ; out0             ;
; |acumm|clk_divider:inst|Add0~3                                                                                                                        ; |acumm|clk_divider:inst|Add0~3                                                                                                                                  ; out0             ;
; |acumm|clk_divider:inst|Add0~4                                                                                                                        ; |acumm|clk_divider:inst|Add0~4                                                                                                                                  ; out0             ;
; |acumm|clk_divider:inst|Add0~5                                                                                                                        ; |acumm|clk_divider:inst|Add0~5                                                                                                                                  ; out0             ;
; |acumm|clk_divider:inst|Add0~6                                                                                                                        ; |acumm|clk_divider:inst|Add0~6                                                                                                                                  ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; |acumm|data2[7]                                                             ; |acumm|data2[7]                                                             ; out              ;
; |acumm|data2[6]                                                             ; |acumm|data2[6]                                                             ; out              ;
; |acumm|data2[5]                                                             ; |acumm|data2[5]                                                             ; out              ;
; |acumm|data2[4]                                                             ; |acumm|data2[4]                                                             ; out              ;
; |acumm|data2[3]                                                             ; |acumm|data2[3]                                                             ; out              ;
; |acumm|data2[2]                                                             ; |acumm|data2[2]                                                             ; out              ;
; |acumm|data2[1]                                                             ; |acumm|data2[1]                                                             ; out              ;
; |acumm|data2[0]                                                             ; |acumm|data2[0]                                                             ; out              ;
; |acumm|compare_done                                                         ; |acumm|compare_done                                                         ; pin_out          ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~0  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~0  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~2  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~2  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~4  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~4  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~8  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~8  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~10 ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~10 ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~12 ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~12 ; out0             ;
; |acumm|clk_divider:inst|count~0                                             ; |acumm|clk_divider:inst|count~0                                             ; out              ;
; |acumm|clk_divider:inst|count~1                                             ; |acumm|clk_divider:inst|count~1                                             ; out              ;
; |acumm|clk_divider:inst|count~2                                             ; |acumm|clk_divider:inst|count~2                                             ; out              ;
; |acumm|clk_divider:inst|count~3                                             ; |acumm|clk_divider:inst|count~3                                             ; out              ;
; |acumm|clk_divider:inst|count~4                                             ; |acumm|clk_divider:inst|count~4                                             ; out              ;
; |acumm|clk_divider:inst|count~5                                             ; |acumm|clk_divider:inst|count~5                                             ; out              ;
; |acumm|clk_divider:inst|count~6                                             ; |acumm|clk_divider:inst|count~6                                             ; out              ;
; |acumm|clk_divider:inst|count~7                                             ; |acumm|clk_divider:inst|count~7                                             ; out              ;
; |acumm|clk_divider:inst|count~8                                             ; |acumm|clk_divider:inst|count~8                                             ; out              ;
; |acumm|clk_divider:inst|count~9                                             ; |acumm|clk_divider:inst|count~9                                             ; out              ;
; |acumm|clk_divider:inst|count~10                                            ; |acumm|clk_divider:inst|count~10                                            ; out              ;
; |acumm|clk_divider:inst|count~11                                            ; |acumm|clk_divider:inst|count~11                                            ; out              ;
; |acumm|clk_divider:inst|count~12                                            ; |acumm|clk_divider:inst|count~12                                            ; out              ;
; |acumm|clk_divider:inst|count~13                                            ; |acumm|clk_divider:inst|count~13                                            ; out              ;
; |acumm|clk_divider:inst|count~14                                            ; |acumm|clk_divider:inst|count~14                                            ; out              ;
; |acumm|clk_divider:inst|count~15                                            ; |acumm|clk_divider:inst|count~15                                            ; out              ;
; |acumm|clk_divider:inst|count~16                                            ; |acumm|clk_divider:inst|count~16                                            ; out              ;
; |acumm|clk_divider:inst|count~17                                            ; |acumm|clk_divider:inst|count~17                                            ; out              ;
; |acumm|clk_divider:inst|count~18                                            ; |acumm|clk_divider:inst|count~18                                            ; out              ;
; |acumm|clk_divider:inst|count~19                                            ; |acumm|clk_divider:inst|count~19                                            ; out              ;
; |acumm|clk_divider:inst|count~20                                            ; |acumm|clk_divider:inst|count~20                                            ; out              ;
; |acumm|clk_divider:inst|count[25]                                           ; |acumm|clk_divider:inst|count[25]                                           ; regout           ;
; |acumm|clk_divider:inst|count[24]                                           ; |acumm|clk_divider:inst|count[24]                                           ; regout           ;
; |acumm|clk_divider:inst|count[23]                                           ; |acumm|clk_divider:inst|count[23]                                           ; regout           ;
; |acumm|clk_divider:inst|count[22]                                           ; |acumm|clk_divider:inst|count[22]                                           ; regout           ;
; |acumm|clk_divider:inst|count[21]                                           ; |acumm|clk_divider:inst|count[21]                                           ; regout           ;
; |acumm|clk_divider:inst|count[20]                                           ; |acumm|clk_divider:inst|count[20]                                           ; regout           ;
; |acumm|clk_divider:inst|count[19]                                           ; |acumm|clk_divider:inst|count[19]                                           ; regout           ;
; |acumm|clk_divider:inst|count[18]                                           ; |acumm|clk_divider:inst|count[18]                                           ; regout           ;
; |acumm|clk_divider:inst|count[17]                                           ; |acumm|clk_divider:inst|count[17]                                           ; regout           ;
; |acumm|clk_divider:inst|count[16]                                           ; |acumm|clk_divider:inst|count[16]                                           ; regout           ;
; |acumm|clk_divider:inst|count[15]                                           ; |acumm|clk_divider:inst|count[15]                                           ; regout           ;
; |acumm|clk_divider:inst|count[14]                                           ; |acumm|clk_divider:inst|count[14]                                           ; regout           ;
; |acumm|clk_divider:inst|count[13]                                           ; |acumm|clk_divider:inst|count[13]                                           ; regout           ;
; |acumm|clk_divider:inst|count[12]                                           ; |acumm|clk_divider:inst|count[12]                                           ; regout           ;
; |acumm|clk_divider:inst|count[11]                                           ; |acumm|clk_divider:inst|count[11]                                           ; regout           ;
; |acumm|clk_divider:inst|count[10]                                           ; |acumm|clk_divider:inst|count[10]                                           ; regout           ;
; |acumm|clk_divider:inst|count[9]                                            ; |acumm|clk_divider:inst|count[9]                                            ; regout           ;
; |acumm|clk_divider:inst|count[8]                                            ; |acumm|clk_divider:inst|count[8]                                            ; regout           ;
; |acumm|clk_divider:inst|count[7]                                            ; |acumm|clk_divider:inst|count[7]                                            ; regout           ;
; |acumm|clk_divider:inst|count[6]                                            ; |acumm|clk_divider:inst|count[6]                                            ; regout           ;
; |acumm|clk_divider:inst|count[5]                                            ; |acumm|clk_divider:inst|count[5]                                            ; regout           ;
; |acumm|clk_divider:inst|count[4]                                            ; |acumm|clk_divider:inst|count[4]                                            ; regout           ;
; |acumm|clk_divider:inst|Add0~7                                              ; |acumm|clk_divider:inst|Add0~7                                              ; out0             ;
; |acumm|clk_divider:inst|Add0~8                                              ; |acumm|clk_divider:inst|Add0~8                                              ; out0             ;
; |acumm|clk_divider:inst|Add0~9                                              ; |acumm|clk_divider:inst|Add0~9                                              ; out0             ;
; |acumm|clk_divider:inst|Add0~10                                             ; |acumm|clk_divider:inst|Add0~10                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~11                                             ; |acumm|clk_divider:inst|Add0~11                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~12                                             ; |acumm|clk_divider:inst|Add0~12                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~13                                             ; |acumm|clk_divider:inst|Add0~13                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~14                                             ; |acumm|clk_divider:inst|Add0~14                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~15                                             ; |acumm|clk_divider:inst|Add0~15                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~16                                             ; |acumm|clk_divider:inst|Add0~16                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~17                                             ; |acumm|clk_divider:inst|Add0~17                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~18                                             ; |acumm|clk_divider:inst|Add0~18                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~19                                             ; |acumm|clk_divider:inst|Add0~19                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~20                                             ; |acumm|clk_divider:inst|Add0~20                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~21                                             ; |acumm|clk_divider:inst|Add0~21                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~22                                             ; |acumm|clk_divider:inst|Add0~22                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~23                                             ; |acumm|clk_divider:inst|Add0~23                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~24                                             ; |acumm|clk_divider:inst|Add0~24                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~25                                             ; |acumm|clk_divider:inst|Add0~25                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~26                                             ; |acumm|clk_divider:inst|Add0~26                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~27                                             ; |acumm|clk_divider:inst|Add0~27                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~28                                             ; |acumm|clk_divider:inst|Add0~28                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~29                                             ; |acumm|clk_divider:inst|Add0~29                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~30                                             ; |acumm|clk_divider:inst|Add0~30                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~31                                             ; |acumm|clk_divider:inst|Add0~31                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~32                                             ; |acumm|clk_divider:inst|Add0~32                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~33                                             ; |acumm|clk_divider:inst|Add0~33                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~34                                             ; |acumm|clk_divider:inst|Add0~34                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~35                                             ; |acumm|clk_divider:inst|Add0~35                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~36                                             ; |acumm|clk_divider:inst|Add0~36                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~37                                             ; |acumm|clk_divider:inst|Add0~37                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~38                                             ; |acumm|clk_divider:inst|Add0~38                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~39                                             ; |acumm|clk_divider:inst|Add0~39                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~40                                             ; |acumm|clk_divider:inst|Add0~40                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~41                                             ; |acumm|clk_divider:inst|Add0~41                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~42                                             ; |acumm|clk_divider:inst|Add0~42                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~43                                             ; |acumm|clk_divider:inst|Add0~43                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~44                                             ; |acumm|clk_divider:inst|Add0~44                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~45                                             ; |acumm|clk_divider:inst|Add0~45                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~46                                             ; |acumm|clk_divider:inst|Add0~46                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~47                                             ; |acumm|clk_divider:inst|Add0~47                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~48                                             ; |acumm|clk_divider:inst|Add0~48                                             ; out0             ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; |acumm|resetN                                                               ; |acumm|resetN                                                               ; out              ;
; |acumm|data2[7]                                                             ; |acumm|data2[7]                                                             ; out              ;
; |acumm|data2[6]                                                             ; |acumm|data2[6]                                                             ; out              ;
; |acumm|data2[5]                                                             ; |acumm|data2[5]                                                             ; out              ;
; |acumm|data2[4]                                                             ; |acumm|data2[4]                                                             ; out              ;
; |acumm|data2[3]                                                             ; |acumm|data2[3]                                                             ; out              ;
; |acumm|data2[2]                                                             ; |acumm|data2[2]                                                             ; out              ;
; |acumm|data2[1]                                                             ; |acumm|data2[1]                                                             ; out              ;
; |acumm|data2[0]                                                             ; |acumm|data2[0]                                                             ; out              ;
; |acumm|compare_done                                                         ; |acumm|compare_done                                                         ; pin_out          ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~0  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~0  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~2  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~2  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~4  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~4  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~8  ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~8  ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~10 ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~10 ; out0             ;
; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~12 ; |acumm|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~12 ; out0             ;
; |acumm|clk_divider:inst|count~0                                             ; |acumm|clk_divider:inst|count~0                                             ; out              ;
; |acumm|clk_divider:inst|count~1                                             ; |acumm|clk_divider:inst|count~1                                             ; out              ;
; |acumm|clk_divider:inst|count~2                                             ; |acumm|clk_divider:inst|count~2                                             ; out              ;
; |acumm|clk_divider:inst|count~3                                             ; |acumm|clk_divider:inst|count~3                                             ; out              ;
; |acumm|clk_divider:inst|count~4                                             ; |acumm|clk_divider:inst|count~4                                             ; out              ;
; |acumm|clk_divider:inst|count~5                                             ; |acumm|clk_divider:inst|count~5                                             ; out              ;
; |acumm|clk_divider:inst|count~6                                             ; |acumm|clk_divider:inst|count~6                                             ; out              ;
; |acumm|clk_divider:inst|count~7                                             ; |acumm|clk_divider:inst|count~7                                             ; out              ;
; |acumm|clk_divider:inst|count~8                                             ; |acumm|clk_divider:inst|count~8                                             ; out              ;
; |acumm|clk_divider:inst|count~9                                             ; |acumm|clk_divider:inst|count~9                                             ; out              ;
; |acumm|clk_divider:inst|count~10                                            ; |acumm|clk_divider:inst|count~10                                            ; out              ;
; |acumm|clk_divider:inst|count~11                                            ; |acumm|clk_divider:inst|count~11                                            ; out              ;
; |acumm|clk_divider:inst|count~12                                            ; |acumm|clk_divider:inst|count~12                                            ; out              ;
; |acumm|clk_divider:inst|count~13                                            ; |acumm|clk_divider:inst|count~13                                            ; out              ;
; |acumm|clk_divider:inst|count~14                                            ; |acumm|clk_divider:inst|count~14                                            ; out              ;
; |acumm|clk_divider:inst|count~15                                            ; |acumm|clk_divider:inst|count~15                                            ; out              ;
; |acumm|clk_divider:inst|count~16                                            ; |acumm|clk_divider:inst|count~16                                            ; out              ;
; |acumm|clk_divider:inst|count~17                                            ; |acumm|clk_divider:inst|count~17                                            ; out              ;
; |acumm|clk_divider:inst|count~18                                            ; |acumm|clk_divider:inst|count~18                                            ; out              ;
; |acumm|clk_divider:inst|count~19                                            ; |acumm|clk_divider:inst|count~19                                            ; out              ;
; |acumm|clk_divider:inst|count~20                                            ; |acumm|clk_divider:inst|count~20                                            ; out              ;
; |acumm|clk_divider:inst|count[25]                                           ; |acumm|clk_divider:inst|count[25]                                           ; regout           ;
; |acumm|clk_divider:inst|count[24]                                           ; |acumm|clk_divider:inst|count[24]                                           ; regout           ;
; |acumm|clk_divider:inst|count[23]                                           ; |acumm|clk_divider:inst|count[23]                                           ; regout           ;
; |acumm|clk_divider:inst|count[22]                                           ; |acumm|clk_divider:inst|count[22]                                           ; regout           ;
; |acumm|clk_divider:inst|count[21]                                           ; |acumm|clk_divider:inst|count[21]                                           ; regout           ;
; |acumm|clk_divider:inst|count[20]                                           ; |acumm|clk_divider:inst|count[20]                                           ; regout           ;
; |acumm|clk_divider:inst|count[19]                                           ; |acumm|clk_divider:inst|count[19]                                           ; regout           ;
; |acumm|clk_divider:inst|count[18]                                           ; |acumm|clk_divider:inst|count[18]                                           ; regout           ;
; |acumm|clk_divider:inst|count[17]                                           ; |acumm|clk_divider:inst|count[17]                                           ; regout           ;
; |acumm|clk_divider:inst|count[16]                                           ; |acumm|clk_divider:inst|count[16]                                           ; regout           ;
; |acumm|clk_divider:inst|count[15]                                           ; |acumm|clk_divider:inst|count[15]                                           ; regout           ;
; |acumm|clk_divider:inst|count[14]                                           ; |acumm|clk_divider:inst|count[14]                                           ; regout           ;
; |acumm|clk_divider:inst|count[13]                                           ; |acumm|clk_divider:inst|count[13]                                           ; regout           ;
; |acumm|clk_divider:inst|count[12]                                           ; |acumm|clk_divider:inst|count[12]                                           ; regout           ;
; |acumm|clk_divider:inst|count[11]                                           ; |acumm|clk_divider:inst|count[11]                                           ; regout           ;
; |acumm|clk_divider:inst|count[10]                                           ; |acumm|clk_divider:inst|count[10]                                           ; regout           ;
; |acumm|clk_divider:inst|count[9]                                            ; |acumm|clk_divider:inst|count[9]                                            ; regout           ;
; |acumm|clk_divider:inst|count[8]                                            ; |acumm|clk_divider:inst|count[8]                                            ; regout           ;
; |acumm|clk_divider:inst|count[7]                                            ; |acumm|clk_divider:inst|count[7]                                            ; regout           ;
; |acumm|clk_divider:inst|count[6]                                            ; |acumm|clk_divider:inst|count[6]                                            ; regout           ;
; |acumm|clk_divider:inst|count[5]                                            ; |acumm|clk_divider:inst|count[5]                                            ; regout           ;
; |acumm|clk_divider:inst|count[4]                                            ; |acumm|clk_divider:inst|count[4]                                            ; regout           ;
; |acumm|clk_divider:inst|Add0~7                                              ; |acumm|clk_divider:inst|Add0~7                                              ; out0             ;
; |acumm|clk_divider:inst|Add0~8                                              ; |acumm|clk_divider:inst|Add0~8                                              ; out0             ;
; |acumm|clk_divider:inst|Add0~9                                              ; |acumm|clk_divider:inst|Add0~9                                              ; out0             ;
; |acumm|clk_divider:inst|Add0~10                                             ; |acumm|clk_divider:inst|Add0~10                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~11                                             ; |acumm|clk_divider:inst|Add0~11                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~12                                             ; |acumm|clk_divider:inst|Add0~12                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~13                                             ; |acumm|clk_divider:inst|Add0~13                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~14                                             ; |acumm|clk_divider:inst|Add0~14                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~15                                             ; |acumm|clk_divider:inst|Add0~15                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~16                                             ; |acumm|clk_divider:inst|Add0~16                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~17                                             ; |acumm|clk_divider:inst|Add0~17                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~18                                             ; |acumm|clk_divider:inst|Add0~18                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~19                                             ; |acumm|clk_divider:inst|Add0~19                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~20                                             ; |acumm|clk_divider:inst|Add0~20                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~21                                             ; |acumm|clk_divider:inst|Add0~21                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~22                                             ; |acumm|clk_divider:inst|Add0~22                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~23                                             ; |acumm|clk_divider:inst|Add0~23                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~24                                             ; |acumm|clk_divider:inst|Add0~24                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~25                                             ; |acumm|clk_divider:inst|Add0~25                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~26                                             ; |acumm|clk_divider:inst|Add0~26                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~27                                             ; |acumm|clk_divider:inst|Add0~27                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~28                                             ; |acumm|clk_divider:inst|Add0~28                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~29                                             ; |acumm|clk_divider:inst|Add0~29                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~30                                             ; |acumm|clk_divider:inst|Add0~30                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~31                                             ; |acumm|clk_divider:inst|Add0~31                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~32                                             ; |acumm|clk_divider:inst|Add0~32                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~33                                             ; |acumm|clk_divider:inst|Add0~33                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~34                                             ; |acumm|clk_divider:inst|Add0~34                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~35                                             ; |acumm|clk_divider:inst|Add0~35                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~36                                             ; |acumm|clk_divider:inst|Add0~36                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~37                                             ; |acumm|clk_divider:inst|Add0~37                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~38                                             ; |acumm|clk_divider:inst|Add0~38                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~39                                             ; |acumm|clk_divider:inst|Add0~39                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~40                                             ; |acumm|clk_divider:inst|Add0~40                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~41                                             ; |acumm|clk_divider:inst|Add0~41                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~42                                             ; |acumm|clk_divider:inst|Add0~42                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~43                                             ; |acumm|clk_divider:inst|Add0~43                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~44                                             ; |acumm|clk_divider:inst|Add0~44                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~45                                             ; |acumm|clk_divider:inst|Add0~45                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~46                                             ; |acumm|clk_divider:inst|Add0~46                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~47                                             ; |acumm|clk_divider:inst|Add0~47                                             ; out0             ;
; |acumm|clk_divider:inst|Add0~48                                             ; |acumm|clk_divider:inst|Add0~48                                             ; out0             ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Jan 04 16:57:38 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off project -c project
Info: Using vector source file "modules/signal_proccesing/acum_test.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of acum_test.vwf called project.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 35.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[0]"
Warning: Found clock-sensitive change during active clock edge at time 65.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[1]"
Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[2]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[31]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[30]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[29]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[28]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[27]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[26]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[25]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[24]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[23]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[22]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[21]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[20]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[19]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[18]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[17]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[16]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[15]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[14]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[13]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[12]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[11]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[10]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[9]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[8]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[7]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[6]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[5]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[4]"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|acumm|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum|acc_ffa[3]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      76.66 %
Info: Number of transitions in simulation is 36840
Info: Vector file acum_test.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Wed Jan 04 16:57:39 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


