{
  "_metadata": {
    "description": "ZeroNyteRV32ICore Specific Configuration",
    "version": "1.0.0",
    "extends": "config.base.json",
    "module_type": "processor_core"
  },
  
  "DESIGN_NAME": "ZeroNyteRV32ICore",
  
  "VERILOG_FILES": [
    "dir::../rtl/generators/generated/verilog_hierarchical_timed/ZeroNyteRV32ICore.v"
  ],
  
  "INCLUDE_PATHS": [
    "../rtl/generators/generated/verilog_hierarchical_timed",
    "../rtl/generators/generated/verilog_hierarchical"
  ],
  
  "CLOCK_CONFIG": {
    "CLOCK_PORT": "clock",
    "CLOCK_PERIOD": 10.0
  },
  
  "FLOORPLAN_CONFIG": {
    "FP_CORE_UTIL": 0.7,
    "FP_ASPECT_RATIO": 1.0,
    "FP_PDN_VPITCH": 7.0,
    "FP_PDN_HPITCH": 7.0,
    "FP_PDN_VOFFSET": 7.0,
    "FP_PDN_HOFFSET": 7.0
  },
  
  "SYNTHESIS_CONFIG": {
    "SYNTH_STRATEGY": "AREA 0",
    "SYNTH_READ_BLACKBOX_LIB": true,
    "SYNTH_BUFFERING": true,
    "SYNTH_SIZING": true,
    "SYNTH_MAX_FANOUT": 20
  },
  
  "PLACEMENT_CONFIG": {
    "PL_TARGET_DENSITY": 0.65,
    "PL_BASIC_PLACEMENT": true,
    "PL_SKIP_INITIAL_PLACEMENT": false
  },
  
  "ROUTING_CONFIG": {
    "RT_MAX_LAYER": 6,
    "ROUTING_STRATEGY": "0",
    "GLB_RT_ADJUSTMENT": 0.1,
    "GLB_RT_ALLOW_CONGESTION": true
  },
  
  "CONSTRAINT_FILES": {
    "PNR_SDC_FILE": "constraints/ZeroNyteRV32ICore.sdc",
    "SIGNOFF_SDC_FILE": "constraints/ZeroNyteRV32ICore_signoff.sdc"
  },
  
  "FLOW_CONTROL": {
    "RUN_KLAYOUT_STREAMOUT": true,
    "RUN_KLAYOUT_DRC": true,
    "RUN_KLAYOUT_XOR": false,
    "RUN_MAGIC_STREAMOUT": true,
    "ERROR_ON_MAGIC_DRC": false,
    "ERROR_ON_LVS_ERROR": false,
    "RUN_SPEF_EXTRACTION": true
  },
  
  "VERIFICATION_CONFIG": {
    "RUN_CVC": true,
    "RUN_STA": true,
    "RUN_ANTENNA_CHECK": true,
    "QUIT_ON_TIMING_VIOLATIONS": false,
    "QUIT_ON_HOLD_VIOLATIONS": false
  },
  
  "MODULE_SPECIFIC": {
    "PROCESSOR_TYPE": "RISC-V RV32I",
    "PIPELINE_STAGES": 5,
    "REGISTER_FILE_SIZE": 32,
    "INSTRUCTION_CACHE": false,
    "DATA_CACHE": false
  }
}
