`define SM_RESET_STATE                  6'h00
`define SM_DISABLE_S5_DEVICES           6'h01

`define SM_OFF_STANDBY                  6'h02
`define SM_ENABLE_S5_DEVICES            6'h03
`define SM_PS_ON                        6'h04
`define SM_EN_5V_STBY                   6'h05
`define SM_EN_TELEM                     6'h06
`define SM_EN_MAIN_EFUSE                6'h07
`define SM_EN_5V                        6'h08
`define SM_EN_3V3                       6'h09
`define SM_EN_1V1                       6'h0A

`define SM_EN_CPU_CORE                  6'h0B
`define SM_EN_CPU_P1V8                  6'h0C
`define SM_EN_CPU_DDR                   6'h0D
`define SM_EN_CPU_VP                    6'h0E

`define PEX_RESET                       6'h0F
`define SM_CPU_RESET                    6'h10

`define SM_WAIT_POWEROK                 6'h11
`define SM_STEADY_PWROK                 6'h12
`define SM_CRITICAL_FAIL                6'h13

`define SM_DISABLE_CPU_VP               6'h14
`define SM_DISABLE_CPU_DDR              6'h15
`define SM_DISABLE_CPU_P1V8             6'h16
`define SM_DISABLE_CPU_CORE             6'h17

`define SM_DISABLE_1V1                  6'h18
`define SM_DISABLE_3V3                  6'h19
`define SM_DISABLE_5V                   6'h1A

`define SM_DISABLE_MAIN_EFUSE           6'h1B
`define SM_DISABLE_TELEM                6'h1C  
`define SM_DISABLE_PS_ON                6'h1D

`define SM_HALT_POWER_CYCLE             6'h1E
`define SM_AUX_FAIL_RECOVERY            6'h1F



