/* Generated by Yosys 0.38 (git sha1 4964457dc, gcc 11.2.1 -fPIC -Os) */

module fabric_wrapper_multi_enc_decx2x4(\$auto_328261 , \$auto_328262 , \$auto_328263 , \$auto_328264 , \$auto_328265 , \$auto_328266 , \$auto_328267 , \$auto_328268 , \$auto_328269 , \$auto_328270 , \$auto_328271 , \$auto_328272 , \$auto_328273 , \$auto_328274 , \$auto_328275 , \$auto_328276 , \$auto_328277 , \$auto_328278 , \$auto_328279 , \$auto_328280 , \$auto_328281 
, \$auto_328282 , \$auto_328283 , \$auto_328284 , \$auto_328285 , \$auto_328286 , \$auto_328287 , \$auto_328288 , \$auto_328289 , \$auto_328290 , \$auto_328291 , \$auto_328292 , \$auto_328293 , \$auto_328294 , \$auto_328295 , \$auto_328296 , \$auto_328297 , \$auto_328298 , \$auto_328299 , \$auto_328300 , \$auto_328301 , \$auto_328302 
, \$auto_328303 , \$auto_328304 , \$auto_328305 , \$auto_328306 , \$auto_328307 , \$auto_328308 , \$auto_328309 , \$auto_328310 , \$auto_328311 , \$auto_328312 , \$auto_328313 , \$auto_328314 , \$auto_328315 , \$auto_328316 , \$auto_328317 , \$auto_328318 , \$auto_328319 , \$auto_328320 , \$auto_328321 , \$auto_328322 , \$auto_328323 
, \$auto_328324 , \$auto_328325 , \$auto_328326 , \$auto_328327 , \$auto_328328 , \$auto_328329 , \$auto_328330 , \$auto_328331 , \$auto_328332 , \$auto_328333 , \$auto_328334 , \$auto_328335 , \$auto_328336 , \$auto_328337 , \$auto_328338 , \$auto_328339 , \$auto_328340 , \$auto_328341 , \$auto_328342 , \$auto_328343 , \$auto_328344 
, \$auto_328345 , \$auto_328346 , \$auto_328347 , \$auto_328348 , \$auto_328349 , \$auto_328350 , \$auto_328351 , \$auto_328352 , \$auto_328353 , \$auto_328354 , \$auto_328355 , \$auto_328356 , \$auto_328357 , \$auto_328358 , \$auto_328359 , \$auto_328360 , \$auto_328361 , \$auto_328362 , \$auto_328363 , \$auto_328364 , \$auto_328365 
, \$auto_328366 , \$auto_328367 , \$auto_328368 , \$auto_328369 , \$auto_328370 , \$auto_328371 , \$auto_328372 , \$auto_328373 , \$auto_328374 , \$auto_328375 , \$auto_328376 , \$auto_328377 , \$auto_328378 , \$auto_328379 , \$auto_328380 , \$auto_328381 , \$auto_328382 , \$auto_328383 , \$auto_328384 , \$auto_328385 , \$auto_328386 
, \$auto_328387 , \$auto_328388 , \$auto_328389 , \$auto_328390 , \$auto_328391 , \$auto_328392 , \$auto_328393 , \$auto_328394 , \$auto_328395 , \$auto_328396 , \$auto_328397 , \$auto_328398 , \$auto_328399 , \$auto_328400 , \$auto_328401 , \$auto_328402 , \$auto_328403 , \$auto_328404 , \$auto_328405 , \$auto_328406 , \$auto_328407 
, \$auto_328408 , \$auto_328409 , \$auto_328410 , \$auto_328411 , \$auto_328412 , \$auto_328413 , \$auto_328414 , \$auto_328415 , \$auto_328416 , \$auto_328417 , \$auto_328418 , \$auto_328419 , \$auto_328420 , \$auto_328421 , \$auto_328422 , \$auto_328423 , \$auto_328424 , \$auto_328425 , \$auto_328426 , \$auto_328427 , \$auto_328428 
, \$auto_328429 , \$auto_328430 , \$auto_328431 , \$auto_328432 , \$auto_328433 , \$auto_328434 , \$auto_328435 , \$auto_328436 , \$auto_328437 , \$auto_328438 , \$auto_328439 , \$auto_328440 , \$auto_328441 , \$auto_328442 , \$auto_328443 , \$auto_328444 , \$auto_328445 , \$auto_328446 , \$auto_328447 , \$auto_328448 , \$auto_328449 
, \$auto_328450 , \$auto_328451 , \$auto_328452 , \$auto_328453 , \$auto_328454 , \$auto_328455 , \$auto_328456 , \$auto_328457 , \$auto_328458 , \$auto_328459 , \$auto_328460 , \$auto_328461 , \$auto_328462 , \$auto_328463 , \$auto_328464 , \$auto_328465 , \$auto_328466 , \$auto_328467 , \$auto_328468 , \$auto_328469 , \$auto_328470 
, \$auto_328471 , \$auto_328472 , \$auto_328473 , \$auto_328474 , \$auto_328475 , \$auto_328476 , \$auto_328477 , \$auto_328478 , \$auto_328479 , \$auto_328480 , \$auto_328481 , \$auto_328482 , \$auto_328483 , \$auto_328484 , \$auto_328485 , \$auto_328486 , \$auto_328487 , \$auto_328488 , \$auto_328489 , \$auto_328490 , \$auto_328491 
, \$auto_328492 , \$auto_328493 , \$auto_328494 , \$auto_328495 , \$auto_328496 , \$auto_328497 , \$auto_328498 , \$auto_328499 , \$auto_328500 , \$auto_328501 , \$auto_328502 , \$auto_328503 , \$auto_328504 , \$auto_328505 , \$auto_328506 , \$auto_328507 , \$auto_328508 , \$auto_328509 , \$auto_328510 , \$auto_328511 , \$auto_328512 
, \$auto_328513 , \$auto_328514 , \$auto_328515 , \$auto_328516 , \$auto_328517 , \$auto_328518 , \$auto_328519 , \$auto_328520 , \$clk_buf_$ibuf_clock , \$f2g_tx_out_$obuf_dataout_temp[0] , \$f2g_tx_out_$obuf_dataout_temp[1] , \$f2g_tx_out_$obuf_dataout_temp[2] , \$f2g_tx_out_$obuf_dataout_temp[3] , \$f2g_tx_out_$obuf_dataout_temp[4] , \$f2g_tx_out_$obuf_dataout_temp[5] , \$f2g_tx_out_$obuf_dataout_temp[6] , \$f2g_tx_out_$obuf_dataout_temp[7] , \$f2g_tx_out_$obuf_dataout_temp[8] , \$f2g_tx_out_$obuf_dataout_temp[9] , \$f2g_tx_out_$obuf_dataout_temp[10] , \$f2g_tx_out_$obuf_dataout_temp[11] 
, \$f2g_tx_out_$obuf_dataout_temp[12] , \$f2g_tx_out_$obuf_dataout_temp[13] , \$f2g_tx_out_$obuf_dataout_temp[14] , \$f2g_tx_out_$obuf_dataout_temp[15] , \$f2g_tx_out_$obuf_dataout_temp[16] , \$f2g_tx_out_$obuf_dataout_temp[17] , \$f2g_tx_out_$obuf_dataout_temp[18] , \$f2g_tx_out_$obuf_dataout_temp[19] , \$f2g_tx_out_$obuf_dataout_temp[20] , \$f2g_tx_out_$obuf_dataout_temp[21] , \$f2g_tx_out_$obuf_dataout_temp[22] , \$f2g_tx_out_$obuf_dataout_temp[23] , \$f2g_tx_out_$obuf_dataout_temp[24] , \$f2g_tx_out_$obuf_dataout_temp[25] , \$f2g_tx_out_$obuf_dataout_temp[26] , \$f2g_tx_out_$obuf_dataout_temp[27] , \$f2g_tx_out_$obuf_dataout_temp[28] , \$f2g_tx_out_$obuf_dataout_temp[29] , \$f2g_tx_out_$obuf_dataout_temp[30] , \$f2g_tx_out_$obuf_dataout_temp[31] , \$f2g_tx_out_$obuf_dataout_temp[32] 
, \$f2g_tx_out_$obuf_dataout_temp[33] , \$f2g_tx_out_$obuf_dataout_temp[34] , \$f2g_tx_out_$obuf_dataout_temp[35] , \$f2g_tx_out_$obuf_dataout_temp[36] , \$f2g_tx_out_$obuf_dataout_temp[37] , \$f2g_tx_out_$obuf_dataout_temp[38] , \$f2g_tx_out_$obuf_dataout_temp[39] , \$f2g_tx_out_$obuf_dataout_temp[40] , \$f2g_tx_out_$obuf_dataout_temp[41] , \$f2g_tx_out_$obuf_dataout_temp[42] , \$f2g_tx_out_$obuf_dataout_temp[43] , \$f2g_tx_out_$obuf_dataout_temp[44] , \$f2g_tx_out_$obuf_dataout_temp[45] , \$f2g_tx_out_$obuf_dataout_temp[46] , \$f2g_tx_out_$obuf_dataout_temp[47] , \$f2g_tx_out_$obuf_dataout_temp[48] , \$f2g_tx_out_$obuf_dataout_temp[49] , \$f2g_tx_out_$obuf_dataout_temp[50] , \$f2g_tx_out_$obuf_dataout_temp[51] , \$f2g_tx_out_$obuf_dataout_temp[52] , \$f2g_tx_out_$obuf_dataout_temp[53] 
, \$f2g_tx_out_$obuf_dataout_temp[54] , \$f2g_tx_out_$obuf_dataout_temp[55] , \$f2g_tx_out_$obuf_dataout_temp[56] , \$f2g_tx_out_$obuf_dataout_temp[57] , \$f2g_tx_out_$obuf_dataout_temp[58] , \$f2g_tx_out_$obuf_dataout_temp[59] , \$f2g_tx_out_$obuf_dataout_temp[60] , \$f2g_tx_out_$obuf_dataout_temp[61] , \$f2g_tx_out_$obuf_dataout_temp[62] , \$f2g_tx_out_$obuf_dataout_temp[63] , \$f2g_tx_out_$obuf_dataout_temp[64] , \$f2g_tx_out_$obuf_dataout_temp[65] , \$f2g_tx_out_$obuf_dataout_temp[66] , \$f2g_tx_out_$obuf_dataout_temp[67] , \$f2g_tx_out_$obuf_dataout_temp[68] , \$f2g_tx_out_$obuf_dataout_temp[69] , \$f2g_tx_out_$obuf_dataout_temp[70] , \$f2g_tx_out_$obuf_dataout_temp[71] , \$f2g_tx_out_$obuf_dataout_temp[72] , \$f2g_tx_out_$obuf_dataout_temp[73] , \$f2g_tx_out_$obuf_dataout_temp[74] 
, \$f2g_tx_out_$obuf_dataout_temp[75] , \$f2g_tx_out_$obuf_dataout_temp[76] , \$f2g_tx_out_$obuf_dataout_temp[77] , \$f2g_tx_out_$obuf_dataout_temp[78] , \$f2g_tx_out_$obuf_dataout_temp[79] , \$f2g_tx_out_$obuf_dataout_temp[80] , \$f2g_tx_out_$obuf_dataout_temp[81] , \$f2g_tx_out_$obuf_dataout_temp[82] , \$f2g_tx_out_$obuf_dataout_temp[83] , \$f2g_tx_out_$obuf_dataout_temp[84] , \$f2g_tx_out_$obuf_dataout_temp[85] , \$f2g_tx_out_$obuf_dataout_temp[86] , \$f2g_tx_out_$obuf_dataout_temp[87] , \$f2g_tx_out_$obuf_dataout_temp[88] , \$f2g_tx_out_$obuf_dataout_temp[89] , \$f2g_tx_out_$obuf_dataout_temp[90] , \$f2g_tx_out_$obuf_dataout_temp[91] , \$f2g_tx_out_$obuf_dataout_temp[92] , \$f2g_tx_out_$obuf_dataout_temp[93] , \$f2g_tx_out_$obuf_dataout_temp[94] , \$f2g_tx_out_$obuf_dataout_temp[95] 
, \$f2g_tx_out_$obuf_dataout_temp[96] , \$f2g_tx_out_$obuf_dataout_temp[97] , \$f2g_tx_out_$obuf_dataout_temp[98] , \$f2g_tx_out_$obuf_dataout_temp[99] , \$f2g_tx_out_$obuf_dataout_temp[100] , \$f2g_tx_out_$obuf_dataout_temp[101] , \$f2g_tx_out_$obuf_dataout_temp[102] , \$f2g_tx_out_$obuf_dataout_temp[103] , \$f2g_tx_out_$obuf_dataout_temp[104] , \$f2g_tx_out_$obuf_dataout_temp[105] , \$f2g_tx_out_$obuf_dataout_temp[106] , \$f2g_tx_out_$obuf_dataout_temp[107] , \$f2g_tx_out_$obuf_dataout_temp[108] , \$f2g_tx_out_$obuf_dataout_temp[109] , \$f2g_tx_out_$obuf_dataout_temp[110] , \$f2g_tx_out_$obuf_dataout_temp[111] , \$f2g_tx_out_$obuf_dataout_temp[112] , \$f2g_tx_out_$obuf_dataout_temp[113] , \$f2g_tx_out_$obuf_dataout_temp[114] , \$f2g_tx_out_$obuf_dataout_temp[115] , \$f2g_tx_out_$obuf_dataout_temp[116] 
, \$f2g_tx_out_$obuf_dataout_temp[117] , \$f2g_tx_out_$obuf_dataout_temp[118] , \$f2g_tx_out_$obuf_dataout_temp[119] , \$f2g_tx_out_$obuf_dataout_temp[120] , \$f2g_tx_out_$obuf_dataout_temp[121] , \$f2g_tx_out_$obuf_dataout_temp[122] , \$f2g_tx_out_$obuf_dataout_temp[123] , \$f2g_tx_out_$obuf_dataout_temp[124] , \$f2g_tx_out_$obuf_dataout_temp[125] , \$f2g_tx_out_$obuf_dataout_temp[126] , \$f2g_tx_out_$obuf_dataout_temp[127] , \$ibuf_datain_temp[0] , \$ibuf_datain_temp[1] , \$ibuf_datain_temp[2] , \$ibuf_datain_temp[3] , \$ibuf_datain_temp[4] , \$ibuf_datain_temp[5] , \$ibuf_datain_temp[6] , \$ibuf_datain_temp[7] , \$ibuf_datain_temp[8] , \$ibuf_datain_temp[9] 
, \$ibuf_datain_temp[10] , \$ibuf_datain_temp[11] , \$ibuf_datain_temp[12] , \$ibuf_datain_temp[13] , \$ibuf_datain_temp[14] , \$ibuf_datain_temp[15] , \$ibuf_datain_temp[16] , \$ibuf_datain_temp[17] , \$ibuf_datain_temp[18] , \$ibuf_datain_temp[19] , \$ibuf_datain_temp[20] , \$ibuf_datain_temp[21] , \$ibuf_datain_temp[22] , \$ibuf_datain_temp[23] , \$ibuf_datain_temp[24] , \$ibuf_datain_temp[25] , \$ibuf_datain_temp[26] , \$ibuf_datain_temp[27] , \$ibuf_datain_temp[28] , \$ibuf_datain_temp[29] , \$ibuf_datain_temp[30] 
, \$ibuf_datain_temp[31] , \$ibuf_datain_temp[32] , \$ibuf_datain_temp[33] , \$ibuf_datain_temp[34] , \$ibuf_datain_temp[35] , \$ibuf_datain_temp[36] , \$ibuf_datain_temp[37] , \$ibuf_datain_temp[38] , \$ibuf_datain_temp[39] , \$ibuf_datain_temp[40] , \$ibuf_datain_temp[41] , \$ibuf_datain_temp[42] , \$ibuf_datain_temp[43] , \$ibuf_datain_temp[44] , \$ibuf_datain_temp[45] , \$ibuf_datain_temp[46] , \$ibuf_datain_temp[47] , \$ibuf_datain_temp[48] , \$ibuf_datain_temp[49] , \$ibuf_datain_temp[50] , \$ibuf_datain_temp[51] 
, \$ibuf_datain_temp[52] , \$ibuf_datain_temp[53] , \$ibuf_datain_temp[54] , \$ibuf_datain_temp[55] , \$ibuf_datain_temp[56] , \$ibuf_datain_temp[57] , \$ibuf_datain_temp[58] , \$ibuf_datain_temp[59] , \$ibuf_datain_temp[60] , \$ibuf_datain_temp[61] , \$ibuf_datain_temp[62] , \$ibuf_datain_temp[63] , \$ibuf_datain_temp[64] , \$ibuf_datain_temp[65] , \$ibuf_datain_temp[66] , \$ibuf_datain_temp[67] , \$ibuf_datain_temp[68] , \$ibuf_datain_temp[69] , \$ibuf_datain_temp[70] , \$ibuf_datain_temp[71] , \$ibuf_datain_temp[72] 
, \$ibuf_datain_temp[73] , \$ibuf_datain_temp[74] , \$ibuf_datain_temp[75] , \$ibuf_datain_temp[76] , \$ibuf_datain_temp[77] , \$ibuf_datain_temp[78] , \$ibuf_datain_temp[79] , \$ibuf_datain_temp[80] , \$ibuf_datain_temp[81] , \$ibuf_datain_temp[82] , \$ibuf_datain_temp[83] , \$ibuf_datain_temp[84] , \$ibuf_datain_temp[85] , \$ibuf_datain_temp[86] , \$ibuf_datain_temp[87] , \$ibuf_datain_temp[88] , \$ibuf_datain_temp[89] , \$ibuf_datain_temp[90] , \$ibuf_datain_temp[91] , \$ibuf_datain_temp[92] , \$ibuf_datain_temp[93] 
, \$ibuf_datain_temp[94] , \$ibuf_datain_temp[95] , \$ibuf_datain_temp[96] , \$ibuf_datain_temp[97] , \$ibuf_datain_temp[98] , \$ibuf_datain_temp[99] , \$ibuf_datain_temp[100] , \$ibuf_datain_temp[101] , \$ibuf_datain_temp[102] , \$ibuf_datain_temp[103] , \$ibuf_datain_temp[104] , \$ibuf_datain_temp[105] , \$ibuf_datain_temp[106] , \$ibuf_datain_temp[107] , \$ibuf_datain_temp[108] , \$ibuf_datain_temp[109] , \$ibuf_datain_temp[110] , \$ibuf_datain_temp[111] , \$ibuf_datain_temp[112] , \$ibuf_datain_temp[113] , \$ibuf_datain_temp[114] 
, \$ibuf_datain_temp[115] , \$ibuf_datain_temp[116] , \$ibuf_datain_temp[117] , \$ibuf_datain_temp[118] , \$ibuf_datain_temp[119] , \$ibuf_datain_temp[120] , \$ibuf_datain_temp[121] , \$ibuf_datain_temp[122] , \$ibuf_datain_temp[123] , \$ibuf_datain_temp[124] , \$ibuf_datain_temp[125] , \$ibuf_datain_temp[126] , \$ibuf_datain_temp[127] , \$ibuf_reset , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] );
  output \$auto_328261 ;
  output \$auto_328262 ;
  output \$auto_328263 ;
  output \$auto_328264 ;
  output \$auto_328265 ;
  output \$auto_328266 ;
  output \$auto_328267 ;
  output \$auto_328268 ;
  output \$auto_328269 ;
  output \$auto_328270 ;
  output \$auto_328271 ;
  output \$auto_328272 ;
  output \$auto_328273 ;
  output \$auto_328274 ;
  output \$auto_328275 ;
  output \$auto_328276 ;
  output \$auto_328277 ;
  output \$auto_328278 ;
  output \$auto_328279 ;
  output \$auto_328280 ;
  output \$auto_328281 ;
  output \$auto_328282 ;
  output \$auto_328283 ;
  output \$auto_328284 ;
  output \$auto_328285 ;
  output \$auto_328286 ;
  output \$auto_328287 ;
  output \$auto_328288 ;
  output \$auto_328289 ;
  output \$auto_328290 ;
  output \$auto_328291 ;
  output \$auto_328292 ;
  output \$auto_328293 ;
  output \$auto_328294 ;
  output \$auto_328295 ;
  output \$auto_328296 ;
  output \$auto_328297 ;
  output \$auto_328298 ;
  output \$auto_328299 ;
  output \$auto_328300 ;
  output \$auto_328301 ;
  output \$auto_328302 ;
  output \$auto_328303 ;
  output \$auto_328304 ;
  output \$auto_328305 ;
  output \$auto_328306 ;
  output \$auto_328307 ;
  output \$auto_328308 ;
  output \$auto_328309 ;
  output \$auto_328310 ;
  output \$auto_328311 ;
  output \$auto_328312 ;
  output \$auto_328313 ;
  output \$auto_328314 ;
  output \$auto_328315 ;
  output \$auto_328316 ;
  output \$auto_328317 ;
  output \$auto_328318 ;
  output \$auto_328319 ;
  output \$auto_328320 ;
  output \$auto_328321 ;
  output \$auto_328322 ;
  output \$auto_328323 ;
  output \$auto_328324 ;
  output \$auto_328325 ;
  output \$auto_328326 ;
  output \$auto_328327 ;
  output \$auto_328328 ;
  output \$auto_328329 ;
  output \$auto_328330 ;
  output \$auto_328331 ;
  output \$auto_328332 ;
  output \$auto_328333 ;
  output \$auto_328334 ;
  output \$auto_328335 ;
  output \$auto_328336 ;
  output \$auto_328337 ;
  output \$auto_328338 ;
  output \$auto_328339 ;
  output \$auto_328340 ;
  output \$auto_328341 ;
  output \$auto_328342 ;
  output \$auto_328343 ;
  output \$auto_328344 ;
  output \$auto_328345 ;
  output \$auto_328346 ;
  output \$auto_328347 ;
  output \$auto_328348 ;
  output \$auto_328349 ;
  output \$auto_328350 ;
  output \$auto_328351 ;
  output \$auto_328352 ;
  output \$auto_328353 ;
  output \$auto_328354 ;
  output \$auto_328355 ;
  output \$auto_328356 ;
  output \$auto_328357 ;
  output \$auto_328358 ;
  output \$auto_328359 ;
  output \$auto_328360 ;
  output \$auto_328361 ;
  output \$auto_328362 ;
  output \$auto_328363 ;
  output \$auto_328364 ;
  output \$auto_328365 ;
  output \$auto_328366 ;
  output \$auto_328367 ;
  output \$auto_328368 ;
  output \$auto_328369 ;
  output \$auto_328370 ;
  output \$auto_328371 ;
  output \$auto_328372 ;
  output \$auto_328373 ;
  output \$auto_328374 ;
  output \$auto_328375 ;
  output \$auto_328376 ;
  output \$auto_328377 ;
  output \$auto_328378 ;
  output \$auto_328379 ;
  output \$auto_328380 ;
  output \$auto_328381 ;
  output \$auto_328382 ;
  output \$auto_328383 ;
  output \$auto_328384 ;
  output \$auto_328385 ;
  output \$auto_328386 ;
  output \$auto_328387 ;
  output \$auto_328388 ;
  output \$auto_328389 ;
  output \$auto_328390 ;
  output \$auto_328391 ;
  output \$auto_328392 ;
  output \$auto_328393 ;
  output \$auto_328394 ;
  output \$auto_328395 ;
  output \$auto_328396 ;
  output \$auto_328397 ;
  output \$auto_328398 ;
  output \$auto_328399 ;
  output \$auto_328400 ;
  output \$auto_328401 ;
  output \$auto_328402 ;
  output \$auto_328403 ;
  output \$auto_328404 ;
  output \$auto_328405 ;
  output \$auto_328406 ;
  output \$auto_328407 ;
  output \$auto_328408 ;
  output \$auto_328409 ;
  output \$auto_328410 ;
  output \$auto_328411 ;
  output \$auto_328412 ;
  output \$auto_328413 ;
  output \$auto_328414 ;
  output \$auto_328415 ;
  output \$auto_328416 ;
  output \$auto_328417 ;
  output \$auto_328418 ;
  output \$auto_328419 ;
  output \$auto_328420 ;
  output \$auto_328421 ;
  output \$auto_328422 ;
  output \$auto_328423 ;
  output \$auto_328424 ;
  output \$auto_328425 ;
  output \$auto_328426 ;
  output \$auto_328427 ;
  output \$auto_328428 ;
  output \$auto_328429 ;
  output \$auto_328430 ;
  output \$auto_328431 ;
  output \$auto_328432 ;
  output \$auto_328433 ;
  output \$auto_328434 ;
  output \$auto_328435 ;
  output \$auto_328436 ;
  output \$auto_328437 ;
  output \$auto_328438 ;
  output \$auto_328439 ;
  output \$auto_328440 ;
  output \$auto_328441 ;
  output \$auto_328442 ;
  output \$auto_328443 ;
  output \$auto_328444 ;
  output \$auto_328445 ;
  output \$auto_328446 ;
  output \$auto_328447 ;
  output \$auto_328448 ;
  output \$auto_328449 ;
  output \$auto_328450 ;
  output \$auto_328451 ;
  output \$auto_328452 ;
  output \$auto_328453 ;
  output \$auto_328454 ;
  output \$auto_328455 ;
  output \$auto_328456 ;
  output \$auto_328457 ;
  output \$auto_328458 ;
  output \$auto_328459 ;
  output \$auto_328460 ;
  output \$auto_328461 ;
  output \$auto_328462 ;
  output \$auto_328463 ;
  output \$auto_328464 ;
  output \$auto_328465 ;
  output \$auto_328466 ;
  output \$auto_328467 ;
  output \$auto_328468 ;
  output \$auto_328469 ;
  output \$auto_328470 ;
  output \$auto_328471 ;
  output \$auto_328472 ;
  output \$auto_328473 ;
  output \$auto_328474 ;
  output \$auto_328475 ;
  output \$auto_328476 ;
  output \$auto_328477 ;
  output \$auto_328478 ;
  output \$auto_328479 ;
  output \$auto_328480 ;
  output \$auto_328481 ;
  output \$auto_328482 ;
  output \$auto_328483 ;
  output \$auto_328484 ;
  output \$auto_328485 ;
  output \$auto_328486 ;
  output \$auto_328487 ;
  output \$auto_328488 ;
  output \$auto_328489 ;
  output \$auto_328490 ;
  output \$auto_328491 ;
  output \$auto_328492 ;
  output \$auto_328493 ;
  output \$auto_328494 ;
  output \$auto_328495 ;
  output \$auto_328496 ;
  output \$auto_328497 ;
  output \$auto_328498 ;
  output \$auto_328499 ;
  output \$auto_328500 ;
  output \$auto_328501 ;
  output \$auto_328502 ;
  output \$auto_328503 ;
  output \$auto_328504 ;
  output \$auto_328505 ;
  output \$auto_328506 ;
  output \$auto_328507 ;
  output \$auto_328508 ;
  output \$auto_328509 ;
  output \$auto_328510 ;
  output \$auto_328511 ;
  output \$auto_328512 ;
  output \$auto_328513 ;
  output \$auto_328514 ;
  output \$auto_328515 ;
  output \$auto_328516 ;
  output \$auto_328517 ;
  output \$auto_328518 ;
  output \$auto_328519 ;
  output \$auto_328520 ;
  input \$clk_buf_$ibuf_clock ;
  output \$f2g_tx_out_$obuf_dataout_temp[0] ;
  output \$f2g_tx_out_$obuf_dataout_temp[100] ;
  output \$f2g_tx_out_$obuf_dataout_temp[101] ;
  output \$f2g_tx_out_$obuf_dataout_temp[102] ;
  output \$f2g_tx_out_$obuf_dataout_temp[103] ;
  output \$f2g_tx_out_$obuf_dataout_temp[104] ;
  output \$f2g_tx_out_$obuf_dataout_temp[105] ;
  output \$f2g_tx_out_$obuf_dataout_temp[106] ;
  output \$f2g_tx_out_$obuf_dataout_temp[107] ;
  output \$f2g_tx_out_$obuf_dataout_temp[108] ;
  output \$f2g_tx_out_$obuf_dataout_temp[109] ;
  output \$f2g_tx_out_$obuf_dataout_temp[10] ;
  output \$f2g_tx_out_$obuf_dataout_temp[110] ;
  output \$f2g_tx_out_$obuf_dataout_temp[111] ;
  output \$f2g_tx_out_$obuf_dataout_temp[112] ;
  output \$f2g_tx_out_$obuf_dataout_temp[113] ;
  output \$f2g_tx_out_$obuf_dataout_temp[114] ;
  output \$f2g_tx_out_$obuf_dataout_temp[115] ;
  output \$f2g_tx_out_$obuf_dataout_temp[116] ;
  output \$f2g_tx_out_$obuf_dataout_temp[117] ;
  output \$f2g_tx_out_$obuf_dataout_temp[118] ;
  output \$f2g_tx_out_$obuf_dataout_temp[119] ;
  output \$f2g_tx_out_$obuf_dataout_temp[11] ;
  output \$f2g_tx_out_$obuf_dataout_temp[120] ;
  output \$f2g_tx_out_$obuf_dataout_temp[121] ;
  output \$f2g_tx_out_$obuf_dataout_temp[122] ;
  output \$f2g_tx_out_$obuf_dataout_temp[123] ;
  output \$f2g_tx_out_$obuf_dataout_temp[124] ;
  output \$f2g_tx_out_$obuf_dataout_temp[125] ;
  output \$f2g_tx_out_$obuf_dataout_temp[126] ;
  output \$f2g_tx_out_$obuf_dataout_temp[127] ;
  output \$f2g_tx_out_$obuf_dataout_temp[12] ;
  output \$f2g_tx_out_$obuf_dataout_temp[13] ;
  output \$f2g_tx_out_$obuf_dataout_temp[14] ;
  output \$f2g_tx_out_$obuf_dataout_temp[15] ;
  output \$f2g_tx_out_$obuf_dataout_temp[16] ;
  output \$f2g_tx_out_$obuf_dataout_temp[17] ;
  output \$f2g_tx_out_$obuf_dataout_temp[18] ;
  output \$f2g_tx_out_$obuf_dataout_temp[19] ;
  output \$f2g_tx_out_$obuf_dataout_temp[1] ;
  output \$f2g_tx_out_$obuf_dataout_temp[20] ;
  output \$f2g_tx_out_$obuf_dataout_temp[21] ;
  output \$f2g_tx_out_$obuf_dataout_temp[22] ;
  output \$f2g_tx_out_$obuf_dataout_temp[23] ;
  output \$f2g_tx_out_$obuf_dataout_temp[24] ;
  output \$f2g_tx_out_$obuf_dataout_temp[25] ;
  output \$f2g_tx_out_$obuf_dataout_temp[26] ;
  output \$f2g_tx_out_$obuf_dataout_temp[27] ;
  output \$f2g_tx_out_$obuf_dataout_temp[28] ;
  output \$f2g_tx_out_$obuf_dataout_temp[29] ;
  output \$f2g_tx_out_$obuf_dataout_temp[2] ;
  output \$f2g_tx_out_$obuf_dataout_temp[30] ;
  output \$f2g_tx_out_$obuf_dataout_temp[31] ;
  output \$f2g_tx_out_$obuf_dataout_temp[32] ;
  output \$f2g_tx_out_$obuf_dataout_temp[33] ;
  output \$f2g_tx_out_$obuf_dataout_temp[34] ;
  output \$f2g_tx_out_$obuf_dataout_temp[35] ;
  output \$f2g_tx_out_$obuf_dataout_temp[36] ;
  output \$f2g_tx_out_$obuf_dataout_temp[37] ;
  output \$f2g_tx_out_$obuf_dataout_temp[38] ;
  output \$f2g_tx_out_$obuf_dataout_temp[39] ;
  output \$f2g_tx_out_$obuf_dataout_temp[3] ;
  output \$f2g_tx_out_$obuf_dataout_temp[40] ;
  output \$f2g_tx_out_$obuf_dataout_temp[41] ;
  output \$f2g_tx_out_$obuf_dataout_temp[42] ;
  output \$f2g_tx_out_$obuf_dataout_temp[43] ;
  output \$f2g_tx_out_$obuf_dataout_temp[44] ;
  output \$f2g_tx_out_$obuf_dataout_temp[45] ;
  output \$f2g_tx_out_$obuf_dataout_temp[46] ;
  output \$f2g_tx_out_$obuf_dataout_temp[47] ;
  output \$f2g_tx_out_$obuf_dataout_temp[48] ;
  output \$f2g_tx_out_$obuf_dataout_temp[49] ;
  output \$f2g_tx_out_$obuf_dataout_temp[4] ;
  output \$f2g_tx_out_$obuf_dataout_temp[50] ;
  output \$f2g_tx_out_$obuf_dataout_temp[51] ;
  output \$f2g_tx_out_$obuf_dataout_temp[52] ;
  output \$f2g_tx_out_$obuf_dataout_temp[53] ;
  output \$f2g_tx_out_$obuf_dataout_temp[54] ;
  output \$f2g_tx_out_$obuf_dataout_temp[55] ;
  output \$f2g_tx_out_$obuf_dataout_temp[56] ;
  output \$f2g_tx_out_$obuf_dataout_temp[57] ;
  output \$f2g_tx_out_$obuf_dataout_temp[58] ;
  output \$f2g_tx_out_$obuf_dataout_temp[59] ;
  output \$f2g_tx_out_$obuf_dataout_temp[5] ;
  output \$f2g_tx_out_$obuf_dataout_temp[60] ;
  output \$f2g_tx_out_$obuf_dataout_temp[61] ;
  output \$f2g_tx_out_$obuf_dataout_temp[62] ;
  output \$f2g_tx_out_$obuf_dataout_temp[63] ;
  output \$f2g_tx_out_$obuf_dataout_temp[64] ;
  output \$f2g_tx_out_$obuf_dataout_temp[65] ;
  output \$f2g_tx_out_$obuf_dataout_temp[66] ;
  output \$f2g_tx_out_$obuf_dataout_temp[67] ;
  output \$f2g_tx_out_$obuf_dataout_temp[68] ;
  output \$f2g_tx_out_$obuf_dataout_temp[69] ;
  output \$f2g_tx_out_$obuf_dataout_temp[6] ;
  output \$f2g_tx_out_$obuf_dataout_temp[70] ;
  output \$f2g_tx_out_$obuf_dataout_temp[71] ;
  output \$f2g_tx_out_$obuf_dataout_temp[72] ;
  output \$f2g_tx_out_$obuf_dataout_temp[73] ;
  output \$f2g_tx_out_$obuf_dataout_temp[74] ;
  output \$f2g_tx_out_$obuf_dataout_temp[75] ;
  output \$f2g_tx_out_$obuf_dataout_temp[76] ;
  output \$f2g_tx_out_$obuf_dataout_temp[77] ;
  output \$f2g_tx_out_$obuf_dataout_temp[78] ;
  output \$f2g_tx_out_$obuf_dataout_temp[79] ;
  output \$f2g_tx_out_$obuf_dataout_temp[7] ;
  output \$f2g_tx_out_$obuf_dataout_temp[80] ;
  output \$f2g_tx_out_$obuf_dataout_temp[81] ;
  output \$f2g_tx_out_$obuf_dataout_temp[82] ;
  output \$f2g_tx_out_$obuf_dataout_temp[83] ;
  output \$f2g_tx_out_$obuf_dataout_temp[84] ;
  output \$f2g_tx_out_$obuf_dataout_temp[85] ;
  output \$f2g_tx_out_$obuf_dataout_temp[86] ;
  output \$f2g_tx_out_$obuf_dataout_temp[87] ;
  output \$f2g_tx_out_$obuf_dataout_temp[88] ;
  output \$f2g_tx_out_$obuf_dataout_temp[89] ;
  output \$f2g_tx_out_$obuf_dataout_temp[8] ;
  output \$f2g_tx_out_$obuf_dataout_temp[90] ;
  output \$f2g_tx_out_$obuf_dataout_temp[91] ;
  output \$f2g_tx_out_$obuf_dataout_temp[92] ;
  output \$f2g_tx_out_$obuf_dataout_temp[93] ;
  output \$f2g_tx_out_$obuf_dataout_temp[94] ;
  output \$f2g_tx_out_$obuf_dataout_temp[95] ;
  output \$f2g_tx_out_$obuf_dataout_temp[96] ;
  output \$f2g_tx_out_$obuf_dataout_temp[97] ;
  output \$f2g_tx_out_$obuf_dataout_temp[98] ;
  output \$f2g_tx_out_$obuf_dataout_temp[99] ;
  output \$f2g_tx_out_$obuf_dataout_temp[9] ;
  input \$ibuf_datain_temp[0] ;
  input \$ibuf_datain_temp[100] ;
  input \$ibuf_datain_temp[101] ;
  input \$ibuf_datain_temp[102] ;
  input \$ibuf_datain_temp[103] ;
  input \$ibuf_datain_temp[104] ;
  input \$ibuf_datain_temp[105] ;
  input \$ibuf_datain_temp[106] ;
  input \$ibuf_datain_temp[107] ;
  input \$ibuf_datain_temp[108] ;
  input \$ibuf_datain_temp[109] ;
  input \$ibuf_datain_temp[10] ;
  input \$ibuf_datain_temp[110] ;
  input \$ibuf_datain_temp[111] ;
  input \$ibuf_datain_temp[112] ;
  input \$ibuf_datain_temp[113] ;
  input \$ibuf_datain_temp[114] ;
  input \$ibuf_datain_temp[115] ;
  input \$ibuf_datain_temp[116] ;
  input \$ibuf_datain_temp[117] ;
  input \$ibuf_datain_temp[118] ;
  input \$ibuf_datain_temp[119] ;
  input \$ibuf_datain_temp[11] ;
  input \$ibuf_datain_temp[120] ;
  input \$ibuf_datain_temp[121] ;
  input \$ibuf_datain_temp[122] ;
  input \$ibuf_datain_temp[123] ;
  input \$ibuf_datain_temp[124] ;
  input \$ibuf_datain_temp[125] ;
  input \$ibuf_datain_temp[126] ;
  input \$ibuf_datain_temp[127] ;
  input \$ibuf_datain_temp[12] ;
  input \$ibuf_datain_temp[13] ;
  input \$ibuf_datain_temp[14] ;
  input \$ibuf_datain_temp[15] ;
  input \$ibuf_datain_temp[16] ;
  input \$ibuf_datain_temp[17] ;
  input \$ibuf_datain_temp[18] ;
  input \$ibuf_datain_temp[19] ;
  input \$ibuf_datain_temp[1] ;
  input \$ibuf_datain_temp[20] ;
  input \$ibuf_datain_temp[21] ;
  input \$ibuf_datain_temp[22] ;
  input \$ibuf_datain_temp[23] ;
  input \$ibuf_datain_temp[24] ;
  input \$ibuf_datain_temp[25] ;
  input \$ibuf_datain_temp[26] ;
  input \$ibuf_datain_temp[27] ;
  input \$ibuf_datain_temp[28] ;
  input \$ibuf_datain_temp[29] ;
  input \$ibuf_datain_temp[2] ;
  input \$ibuf_datain_temp[30] ;
  input \$ibuf_datain_temp[31] ;
  input \$ibuf_datain_temp[32] ;
  input \$ibuf_datain_temp[33] ;
  input \$ibuf_datain_temp[34] ;
  input \$ibuf_datain_temp[35] ;
  input \$ibuf_datain_temp[36] ;
  input \$ibuf_datain_temp[37] ;
  input \$ibuf_datain_temp[38] ;
  input \$ibuf_datain_temp[39] ;
  input \$ibuf_datain_temp[3] ;
  input \$ibuf_datain_temp[40] ;
  input \$ibuf_datain_temp[41] ;
  input \$ibuf_datain_temp[42] ;
  input \$ibuf_datain_temp[43] ;
  input \$ibuf_datain_temp[44] ;
  input \$ibuf_datain_temp[45] ;
  input \$ibuf_datain_temp[46] ;
  input \$ibuf_datain_temp[47] ;
  input \$ibuf_datain_temp[48] ;
  input \$ibuf_datain_temp[49] ;
  input \$ibuf_datain_temp[4] ;
  input \$ibuf_datain_temp[50] ;
  input \$ibuf_datain_temp[51] ;
  input \$ibuf_datain_temp[52] ;
  input \$ibuf_datain_temp[53] ;
  input \$ibuf_datain_temp[54] ;
  input \$ibuf_datain_temp[55] ;
  input \$ibuf_datain_temp[56] ;
  input \$ibuf_datain_temp[57] ;
  input \$ibuf_datain_temp[58] ;
  input \$ibuf_datain_temp[59] ;
  input \$ibuf_datain_temp[5] ;
  input \$ibuf_datain_temp[60] ;
  input \$ibuf_datain_temp[61] ;
  input \$ibuf_datain_temp[62] ;
  input \$ibuf_datain_temp[63] ;
  input \$ibuf_datain_temp[64] ;
  input \$ibuf_datain_temp[65] ;
  input \$ibuf_datain_temp[66] ;
  input \$ibuf_datain_temp[67] ;
  input \$ibuf_datain_temp[68] ;
  input \$ibuf_datain_temp[69] ;
  input \$ibuf_datain_temp[6] ;
  input \$ibuf_datain_temp[70] ;
  input \$ibuf_datain_temp[71] ;
  input \$ibuf_datain_temp[72] ;
  input \$ibuf_datain_temp[73] ;
  input \$ibuf_datain_temp[74] ;
  input \$ibuf_datain_temp[75] ;
  input \$ibuf_datain_temp[76] ;
  input \$ibuf_datain_temp[77] ;
  input \$ibuf_datain_temp[78] ;
  input \$ibuf_datain_temp[79] ;
  input \$ibuf_datain_temp[7] ;
  input \$ibuf_datain_temp[80] ;
  input \$ibuf_datain_temp[81] ;
  input \$ibuf_datain_temp[82] ;
  input \$ibuf_datain_temp[83] ;
  input \$ibuf_datain_temp[84] ;
  input \$ibuf_datain_temp[85] ;
  input \$ibuf_datain_temp[86] ;
  input \$ibuf_datain_temp[87] ;
  input \$ibuf_datain_temp[88] ;
  input \$ibuf_datain_temp[89] ;
  input \$ibuf_datain_temp[8] ;
  input \$ibuf_datain_temp[90] ;
  input \$ibuf_datain_temp[91] ;
  input \$ibuf_datain_temp[92] ;
  input \$ibuf_datain_temp[93] ;
  input \$ibuf_datain_temp[94] ;
  input \$ibuf_datain_temp[95] ;
  input \$ibuf_datain_temp[96] ;
  input \$ibuf_datain_temp[97] ;
  input \$ibuf_datain_temp[98] ;
  input \$ibuf_datain_temp[99] ;
  input \$ibuf_datain_temp[9] ;
  input \$ibuf_reset ;
  input \$ibuf_select_datain_temp[0] ;
  input \$ibuf_select_datain_temp[1] ;
  wire \$abc$218705$auto_1111[0] ;
  wire \$abc$218705$auto_1111[1] ;
  wire \$abc$218705$auto_1111[2] ;
  wire \$abc$218705$auto_1111[3] ;
  wire \$abc$218705$auto_1111[4] ;
  wire \$abc$218705$auto_1111[5] ;
  wire \$abc$218705$auto_1111[6] ;
  wire \$abc$218705$auto_1117[0] ;
  wire \$abc$218705$auto_1117[1] ;
  wire \$abc$218705$auto_1117[2] ;
  wire \$abc$218705$auto_1117[3] ;
  wire \$abc$218705$auto_1117[4] ;
  wire \$abc$218705$auto_1117[5] ;
  wire \$abc$218705$auto_1117[6] ;
  wire \$abc$218705$auto_1123[0] ;
  wire \$abc$218705$auto_1123[1] ;
  wire \$abc$218705$auto_1123[2] ;
  wire \$abc$218705$auto_1123[3] ;
  wire \$abc$218705$auto_1123[4] ;
  wire \$abc$218705$auto_1123[5] ;
  wire \$abc$218705$auto_1123[6] ;
  wire \$abc$218705$auto_1129[0] ;
  wire \$abc$218705$auto_1129[1] ;
  wire \$abc$218705$auto_1129[2] ;
  wire \$abc$218705$auto_1129[3] ;
  wire \$abc$218705$auto_1129[4] ;
  wire \$abc$218705$auto_1129[5] ;
  wire \$abc$218705$auto_1129[6] ;
  wire \$abc$247357$li001_li001 ;
  wire \$abc$247357$li002_li002 ;
  wire \$abc$247357$li003_li003 ;
  wire \$abc$247357$li004_li004 ;
  wire \$abc$247357$li005_li005 ;
  wire \$abc$247357$li006_li006 ;
  wire \$abc$247357$li007_li007 ;
  wire \$abc$247357$li008_li008 ;
  wire \$abc$247357$li009_li009 ;
  wire \$abc$247357$li010_li010 ;
  wire \$abc$247357$li011_li011 ;
  wire \$abc$247357$li012_li012 ;
  wire \$abc$247357$li013_li013 ;
  wire \$abc$247357$li014_li014 ;
  wire \$abc$247357$li015_li015 ;
  wire \$abc$247357$li016_li016 ;
  wire \$abc$247357$li017_li017 ;
  wire \$abc$247357$li018_li018 ;
  wire \$abc$247357$li019_li019 ;
  wire \$abc$247357$li020_li020 ;
  wire \$abc$247357$li021_li021 ;
  wire \$abc$247357$li022_li022 ;
  wire \$abc$247357$li023_li023 ;
  wire \$abc$247357$li024_li024 ;
  wire \$abc$247357$li025_li025 ;
  wire \$abc$247357$li026_li026 ;
  wire \$abc$247357$li027_li027 ;
  wire \$abc$247357$li028_li028 ;
  wire \$abc$247357$li029_li029 ;
  wire \$abc$247357$li030_li030 ;
  wire \$abc$247357$li031_li031 ;
  wire \$abc$247357$li032_li032 ;
  wire \$abc$247357$li033_li033 ;
  wire \$abc$247357$li034_li034 ;
  wire \$abc$247357$li035_li035 ;
  wire \$abc$247357$li036_li036 ;
  wire \$abc$247357$li037_li037 ;
  wire \$abc$247357$li038_li038 ;
  wire \$abc$247357$li039_li039 ;
  wire \$abc$247357$li040_li040 ;
  wire \$abc$247357$li041_li041 ;
  wire \$abc$247357$li042_li042 ;
  wire \$abc$247357$li043_li043 ;
  wire \$abc$247357$li044_li044 ;
  wire \$abc$247357$li045_li045 ;
  wire \$abc$247357$li046_li046 ;
  wire \$abc$247357$li047_li047 ;
  wire \$abc$247357$li048_li048 ;
  wire \$abc$247357$li049_li049 ;
  wire \$abc$247357$li050_li050 ;
  wire \$abc$247357$li051_li051 ;
  wire \$abc$247357$li052_li052 ;
  wire \$abc$247357$li053_li053 ;
  wire \$abc$247357$li054_li054 ;
  wire \$abc$247357$li055_li055 ;
  wire \$abc$247357$li056_li056 ;
  wire \$abc$247357$li057_li057 ;
  wire \$abc$247357$li058_li058 ;
  wire \$abc$247357$li059_li059 ;
  wire \$abc$247357$li060_li060 ;
  wire \$abc$247357$li061_li061 ;
  wire \$abc$247357$li062_li062 ;
  wire \$abc$247357$li063_li063 ;
  wire \$abc$247357$li064_li064 ;
  wire \$abc$247357$li065_li065 ;
  wire \$abc$247357$li066_li066 ;
  wire \$abc$247357$li067_li067 ;
  wire \$abc$247357$li068_li068 ;
  wire \$abc$247357$li069_li069 ;
  wire \$abc$247357$li070_li070 ;
  wire \$abc$247357$li071_li071 ;
  wire \$abc$247357$li072_li072 ;
  wire \$abc$247357$li073_li073 ;
  wire \$abc$247357$li074_li074 ;
  wire \$abc$247357$li075_li075 ;
  wire \$abc$247357$li076_li076 ;
  wire \$abc$247357$li077_li077 ;
  wire \$abc$247357$li078_li078 ;
  wire \$abc$247357$li079_li079 ;
  wire \$abc$247357$li080_li080 ;
  wire \$abc$247357$li081_li081 ;
  wire \$abc$247357$li082_li082 ;
  wire \$abc$247357$li083_li083 ;
  wire \$abc$247357$li084_li084 ;
  wire \$abc$247357$li085_li085 ;
  wire \$abc$247357$li086_li086 ;
  wire \$abc$247357$li087_li087 ;
  wire \$abc$247357$li088_li088 ;
  wire \$abc$247357$li089_li089 ;
  wire \$abc$247357$li090_li090 ;
  wire \$abc$247357$li091_li091 ;
  wire \$abc$247357$li092_li092 ;
  wire \$abc$247357$li093_li093 ;
  wire \$abc$247357$li094_li094 ;
  wire \$abc$247357$li095_li095 ;
  wire \$abc$247357$li096_li096 ;
  wire \$abc$247357$li097_li097 ;
  wire \$abc$247357$li098_li098 ;
  wire \$abc$247357$li099_li099 ;
  wire \$abc$247357$li100_li100 ;
  wire \$abc$247357$li101_li101 ;
  wire \$abc$247357$li102_li102 ;
  wire \$abc$247357$li103_li103 ;
  wire \$abc$247357$li104_li104 ;
  wire \$abc$247357$li105_li105 ;
  wire \$abc$247357$li106_li106 ;
  wire \$abc$247357$li107_li107 ;
  wire \$abc$247357$li108_li108 ;
  wire \$abc$247357$li109_li109 ;
  wire \$abc$247357$li110_li110 ;
  wire \$abc$247357$li111_li111 ;
  wire \$abc$247357$li112_li112 ;
  wire \$abc$247357$li113_li113 ;
  wire \$abc$247357$li114_li114 ;
  wire \$abc$247357$li115_li115 ;
  wire \$abc$247357$li116_li116 ;
  wire \$abc$247357$li117_li117 ;
  wire \$abc$247357$li118_li118 ;
  wire \$abc$247357$li119_li119 ;
  wire \$abc$247357$li120_li120 ;
  wire \$abc$247357$li121_li121 ;
  wire \$abc$247357$li122_li122 ;
  wire \$abc$247357$li123_li123 ;
  wire \$abc$247357$li124_li124 ;
  wire \$abc$247357$li125_li125 ;
  wire \$abc$247357$li126_li126 ;
  wire \$abc$247357$li127_li127 ;
  wire \$abc$247357$li128_li128 ;
  wire \$abc$247357$li129_li129 ;
  wire \$abc$247357$li130_li130 ;
  wire \$abc$247357$li131_li131 ;
  wire \$abc$247357$li132_li132 ;
  wire \$abc$247357$li133_li133 ;
  wire \$abc$247357$li134_li134 ;
  wire \$abc$247357$li135_li135 ;
  wire \$abc$247357$li136_li136 ;
  wire \$abc$247357$li137_li137 ;
  wire \$abc$247357$li138_li138 ;
  wire \$abc$247357$li139_li139 ;
  wire \$abc$247357$li140_li140 ;
  wire \$abc$247357$li141_li141 ;
  wire \$abc$247357$li142_li142 ;
  wire \$abc$247357$li143_li143 ;
  wire \$abc$247357$li144_li144 ;
  wire \$abc$247357$li145_li145 ;
  wire \$abc$247357$li146_li146 ;
  wire \$abc$247357$li147_li147 ;
  wire \$abc$247357$li148_li148 ;
  wire \$abc$247357$li149_li149 ;
  wire \$abc$247357$li150_li150 ;
  wire \$abc$247357$li151_li151 ;
  wire \$abc$247357$li152_li152 ;
  wire \$abc$247357$li153_li153 ;
  wire \$abc$247357$li154_li154 ;
  wire \$abc$247357$li155_li155 ;
  wire \$abc$247357$li156_li156 ;
  wire \$abc$247357$li157_li157 ;
  wire \$abc$247357$li158_li158 ;
  wire \$abc$247357$li159_li159 ;
  wire \$abc$247357$li160_li160 ;
  wire \$abc$247357$li161_li161 ;
  wire \$abc$247357$li162_li162 ;
  wire \$abc$247357$li163_li163 ;
  wire \$abc$247357$li164_li164 ;
  wire \$abc$247357$li165_li165 ;
  wire \$abc$247357$li166_li166 ;
  wire \$abc$247357$li167_li167 ;
  wire \$abc$247357$li168_li168 ;
  wire \$abc$247357$li169_li169 ;
  wire \$abc$247357$li170_li170 ;
  wire \$abc$247357$li171_li171 ;
  wire \$abc$247357$li172_li172 ;
  wire \$abc$247357$li173_li173 ;
  wire \$abc$247357$li174_li174 ;
  wire \$abc$247357$li175_li175 ;
  wire \$abc$247357$li176_li176 ;
  wire \$abc$247357$li177_li177 ;
  wire \$abc$247357$li178_li178 ;
  wire \$abc$247357$li179_li179 ;
  wire \$abc$247357$li180_li180 ;
  wire \$abc$247357$li181_li181 ;
  wire \$abc$247357$li182_li182 ;
  wire \$abc$247357$li183_li183 ;
  wire \$abc$247357$li184_li184 ;
  wire \$abc$247357$li185_li185 ;
  wire \$abc$247357$li186_li186 ;
  wire \$abc$247357$li187_li187 ;
  wire \$abc$247357$li188_li188 ;
  wire \$abc$247357$li189_li189 ;
  wire \$abc$247357$li190_li190 ;
  wire \$abc$247357$li191_li191 ;
  wire \$abc$247357$li192_li192 ;
  wire \$abc$247357$li193_li193 ;
  wire \$abc$247357$li194_li194 ;
  wire \$abc$247357$li195_li195 ;
  wire \$abc$247357$li196_li196 ;
  wire \$abc$247357$li197_li197 ;
  wire \$abc$247357$li198_li198 ;
  wire \$abc$247357$li199_li199 ;
  wire \$abc$247357$li200_li200 ;
  wire \$abc$247357$li201_li201 ;
  wire \$abc$247357$li202_li202 ;
  wire \$abc$247357$li203_li203 ;
  wire \$abc$247357$li204_li204 ;
  wire \$abc$247357$li205_li205 ;
  wire \$abc$247357$li206_li206 ;
  wire \$abc$247357$li207_li207 ;
  wire \$abc$247357$li208_li208 ;
  wire \$abc$247357$li209_li209 ;
  wire \$abc$247357$li210_li210 ;
  wire \$abc$247357$li211_li211 ;
  wire \$abc$247357$li212_li212 ;
  wire \$abc$247357$li213_li213 ;
  wire \$abc$247357$li214_li214 ;
  wire \$abc$247357$li215_li215 ;
  wire \$abc$247357$li216_li216 ;
  wire \$abc$247357$li217_li217 ;
  wire \$abc$247357$li218_li218 ;
  wire \$abc$247357$li219_li219 ;
  wire \$abc$247357$li220_li220 ;
  wire \$abc$247357$li221_li221 ;
  wire \$abc$247357$li222_li222 ;
  wire \$abc$247357$li223_li223 ;
  wire \$abc$247357$li224_li224 ;
  wire \$abc$247357$li225_li225 ;
  wire \$abc$247357$li226_li226 ;
  wire \$abc$247357$li227_li227 ;
  wire \$abc$247357$li228_li228 ;
  wire \$abc$247357$li229_li229 ;
  wire \$abc$247357$li230_li230 ;
  wire \$abc$247357$li231_li231 ;
  wire \$abc$247357$li232_li232 ;
  wire \$abc$247357$li233_li233 ;
  wire \$abc$247357$li234_li234 ;
  wire \$abc$247357$li235_li235 ;
  wire \$abc$247357$li236_li236 ;
  wire \$abc$247357$li237_li237 ;
  wire \$abc$247357$li238_li238 ;
  wire \$abc$247357$li239_li239 ;
  wire \$abc$247357$li240_li240 ;
  wire \$abc$247357$li241_li241 ;
  wire \$abc$247357$li242_li242 ;
  wire \$abc$247357$li243_li243 ;
  wire \$abc$247357$li244_li244 ;
  wire \$abc$247357$li245_li245 ;
  wire \$abc$247357$li246_li246 ;
  wire \$abc$247357$li247_li247 ;
  wire \$abc$247357$li248_li248 ;
  wire \$abc$247357$li249_li249 ;
  wire \$abc$247357$li250_li250 ;
  wire \$abc$247357$li251_li251 ;
  wire \$abc$247357$li252_li252 ;
  wire \$abc$247357$li253_li253 ;
  wire \$abc$247357$li254_li254 ;
  wire \$abc$247357$li255_li255 ;
  wire \$abc$247357$li256_li256 ;
  wire \$abc$247357$li257_li257 ;
  wire \$abc$247357$li258_li258 ;
  wire \$abc$247357$li259_li259 ;
  wire \$abc$247357$li260_li260 ;
  wire \$abc$247357$li261_li261 ;
  wire \$abc$247357$li262_li262 ;
  wire \$abc$247357$li263_li263 ;
  wire \$abc$247357$li264_li264 ;
  wire \$abc$247357$li265_li265 ;
  wire \$abc$247357$li266_li266 ;
  wire \$abc$247357$li267_li267 ;
  wire \$abc$247357$li268_li268 ;
  wire \$abc$247357$li269_li269 ;
  wire \$abc$247357$li270_li270 ;
  wire \$abc$247357$li271_li271 ;
  wire \$abc$247357$li272_li272 ;
  wire \$abc$247357$li273_li273 ;
  wire \$abc$247357$li274_li274 ;
  wire \$abc$247357$li275_li275 ;
  wire \$abc$247357$li276_li276 ;
  wire \$abc$247357$li277_li277 ;
  wire \$abc$247357$li278_li278 ;
  wire \$abc$247357$li279_li279 ;
  wire \$abc$247357$li280_li280 ;
  wire \$abc$247357$li281_li281 ;
  wire \$abc$247357$li282_li282 ;
  wire \$abc$247357$li283_li283 ;
  wire \$abc$247357$li284_li284 ;
  wire \$abc$247357$li285_li285 ;
  wire \$abc$247357$li286_li286 ;
  wire \$abc$247357$li287_li287 ;
  wire \$abc$247357$li288_li288 ;
  wire \$abc$247357$li289_li289 ;
  wire \$abc$247357$li290_li290 ;
  wire \$abc$247357$li291_li291 ;
  wire \$abc$247357$li292_li292 ;
  wire \$abc$247357$li293_li293 ;
  wire \$abc$247357$li294_li294 ;
  wire \$abc$247357$li295_li295 ;
  wire \$abc$247357$li296_li296 ;
  wire \$abc$247357$li297_li297 ;
  wire \$abc$247357$li298_li298 ;
  wire \$abc$247357$li299_li299 ;
  wire \$abc$247357$li300_li300 ;
  wire \$abc$247357$li301_li301 ;
  wire \$abc$247357$li302_li302 ;
  wire \$abc$247357$li303_li303 ;
  wire \$abc$247357$li304_li304 ;
  wire \$abc$247357$li305_li305 ;
  wire \$abc$247357$li306_li306 ;
  wire \$abc$247357$li307_li307 ;
  wire \$abc$247357$li308_li308 ;
  wire \$abc$247357$li309_li309 ;
  wire \$abc$247357$li310_li310 ;
  wire \$abc$247357$li311_li311 ;
  wire \$abc$247357$li312_li312 ;
  wire \$abc$247357$li313_li313 ;
  wire \$abc$247357$li314_li314 ;
  wire \$abc$247357$li315_li315 ;
  wire \$abc$247357$li316_li316 ;
  wire \$abc$247357$li317_li317 ;
  wire \$abc$247357$li318_li318 ;
  wire \$abc$247357$li319_li319 ;
  wire \$abc$247357$li320_li320 ;
  wire \$abc$247357$li321_li321 ;
  wire \$abc$247357$li322_li322 ;
  wire \$abc$247357$li323_li323 ;
  wire \$abc$247357$li324_li324 ;
  wire \$abc$247357$li325_li325 ;
  wire \$abc$247357$li326_li326 ;
  wire \$abc$247357$li327_li327 ;
  wire \$abc$247357$li328_li328 ;
  wire \$abc$247357$li329_li329 ;
  wire \$abc$247357$li330_li330 ;
  wire \$abc$247357$li331_li331 ;
  wire \$abc$247357$li332_li332 ;
  wire \$abc$247357$li333_li333 ;
  wire \$abc$247357$li334_li334 ;
  wire \$abc$247357$li335_li335 ;
  wire \$abc$247357$li336_li336 ;
  wire \$abc$247357$li337_li337 ;
  wire \$abc$247357$li338_li338 ;
  wire \$abc$247357$li339_li339 ;
  wire \$abc$247357$li340_li340 ;
  wire \$abc$247357$li341_li341 ;
  wire \$abc$247357$li342_li342 ;
  wire \$abc$247357$li343_li343 ;
  wire \$abc$247357$li344_li344 ;
  wire \$abc$247357$li345_li345 ;
  wire \$abc$247357$li346_li346 ;
  wire \$abc$247357$li347_li347 ;
  wire \$abc$247357$li348_li348 ;
  wire \$abc$247357$li349_li349 ;
  wire \$abc$247357$li350_li350 ;
  wire \$abc$247357$li351_li351 ;
  wire \$abc$247357$li352_li352 ;
  wire \$abc$247357$li353_li353 ;
  wire \$abc$247357$li354_li354 ;
  wire \$abc$247357$li355_li355 ;
  wire \$abc$247357$li356_li356 ;
  wire \$abc$247357$li357_li357 ;
  wire \$abc$247357$li358_li358 ;
  wire \$abc$247357$li359_li359 ;
  wire \$abc$247357$li360_li360 ;
  wire \$abc$247357$li361_li361 ;
  wire \$abc$247357$li362_li362 ;
  wire \$abc$247357$li363_li363 ;
  wire \$abc$247357$li364_li364 ;
  wire \$abc$247357$li365_li365 ;
  wire \$abc$247357$li366_li366 ;
  wire \$abc$247357$li367_li367 ;
  wire \$abc$247357$li368_li368 ;
  wire \$abc$247357$li369_li369 ;
  wire \$abc$247357$li370_li370 ;
  wire \$abc$247357$li371_li371 ;
  wire \$abc$247357$li372_li372 ;
  wire \$abc$247357$li373_li373 ;
  wire \$abc$247357$li374_li374 ;
  wire \$abc$247357$li375_li375 ;
  wire \$abc$247357$li376_li376 ;
  wire \$abc$247357$li377_li377 ;
  wire \$abc$247357$li378_li378 ;
  wire \$abc$247357$li379_li379 ;
  wire \$abc$247357$li380_li380 ;
  wire \$abc$247357$li381_li381 ;
  wire \$abc$247357$li382_li382 ;
  wire \$abc$247357$li383_li383 ;
  wire \$abc$247357$li384_li384 ;
  wire \$abc$247357$li385_li385 ;
  wire \$abc$247357$li386_li386 ;
  wire \$abc$247357$li387_li387 ;
  wire \$abc$247357$li388_li388 ;
  wire \$abc$247357$li389_li389 ;
  wire \$abc$247357$li390_li390 ;
  wire \$abc$247357$li391_li391 ;
  wire \$abc$247357$li392_li392 ;
  wire \$abc$247357$li393_li393 ;
  wire \$abc$247357$li394_li394 ;
  wire \$abc$247357$li395_li395 ;
  wire \$abc$247357$li396_li396 ;
  wire \$abc$247357$li397_li397 ;
  wire \$abc$247357$li398_li398 ;
  wire \$abc$247357$li399_li399 ;
  wire \$abc$247357$li400_li400 ;
  wire \$abc$247357$li401_li401 ;
  wire \$abc$247357$li402_li402 ;
  wire \$abc$247357$li403_li403 ;
  wire \$abc$247357$li404_li404 ;
  wire \$abc$247357$li405_li405 ;
  wire \$abc$247357$li406_li406 ;
  wire \$abc$247357$li407_li407 ;
  wire \$abc$247357$li408_li408 ;
  wire \$abc$247357$li409_li409 ;
  wire \$abc$247357$li410_li410 ;
  wire \$abc$247357$li411_li411 ;
  wire \$abc$247357$li412_li412 ;
  wire \$abc$247357$li413_li413 ;
  wire \$abc$247357$li414_li414 ;
  wire \$abc$247357$li415_li415 ;
  wire \$abc$247357$li416_li416 ;
  wire \$abc$247357$li417_li417 ;
  wire \$abc$247357$li418_li418 ;
  wire \$abc$247357$li419_li419 ;
  wire \$abc$247357$li420_li420 ;
  wire \$abc$247357$li421_li421 ;
  wire \$abc$247357$li422_li422 ;
  wire \$abc$247357$li423_li423 ;
  wire \$abc$247357$li424_li424 ;
  wire \$abc$247357$li425_li425 ;
  wire \$abc$247357$li426_li426 ;
  wire \$abc$247357$li427_li427 ;
  wire \$abc$247357$li428_li428 ;
  wire \$abc$247357$li429_li429 ;
  wire \$abc$247357$li430_li430 ;
  wire \$abc$247357$li431_li431 ;
  wire \$abc$247357$li432_li432 ;
  wire \$abc$247357$li433_li433 ;
  wire \$abc$247357$li434_li434 ;
  wire \$abc$247357$li435_li435 ;
  wire \$abc$247357$li436_li436 ;
  wire \$abc$247357$li437_li437 ;
  wire \$abc$247357$li438_li438 ;
  wire \$abc$247357$li439_li439 ;
  wire \$abc$247357$li440_li440 ;
  wire \$abc$247357$li441_li441 ;
  wire \$abc$247357$li442_li442 ;
  wire \$abc$247357$li443_li443 ;
  wire \$abc$247357$li444_li444 ;
  wire \$abc$247357$li445_li445 ;
  wire \$abc$247357$li446_li446 ;
  wire \$abc$247357$li447_li447 ;
  wire \$abc$247357$li448_li448 ;
  wire \$abc$247357$li449_li449 ;
  wire \$abc$247357$li450_li450 ;
  wire \$abc$247357$li451_li451 ;
  wire \$abc$247357$li452_li452 ;
  wire \$abc$247357$li453_li453 ;
  wire \$abc$247357$li454_li454 ;
  wire \$abc$247357$li455_li455 ;
  wire \$abc$247357$li456_li456 ;
  wire \$abc$247357$li457_li457 ;
  wire \$abc$247357$li458_li458 ;
  wire \$abc$247357$li459_li459 ;
  wire \$abc$247357$li460_li460 ;
  wire \$abc$247357$li461_li461 ;
  wire \$abc$247357$li462_li462 ;
  wire \$abc$247357$li463_li463 ;
  wire \$abc$247357$li464_li464 ;
  wire \$abc$247357$li465_li465 ;
  wire \$abc$247357$li466_li466 ;
  wire \$abc$247357$li467_li467 ;
  wire \$abc$247357$li468_li468 ;
  wire \$abc$247357$li469_li469 ;
  wire \$abc$247357$li470_li470 ;
  wire \$abc$247357$li471_li471 ;
  wire \$abc$247357$li472_li472 ;
  wire \$abc$247357$li473_li473 ;
  wire \$abc$247357$li474_li474 ;
  wire \$abc$247357$li475_li475 ;
  wire \$abc$247357$li476_li476 ;
  wire \$abc$247357$li477_li477 ;
  wire \$abc$247357$li478_li478 ;
  wire \$abc$247357$li479_li479 ;
  wire \$abc$247357$li480_li480 ;
  wire \$abc$247357$li481_li481 ;
  wire \$abc$247357$li482_li482 ;
  wire \$abc$247357$li483_li483 ;
  wire \$abc$247357$li484_li484 ;
  wire \$abc$247357$li485_li485 ;
  wire \$abc$247357$li486_li486 ;
  wire \$abc$247357$li487_li487 ;
  wire \$abc$247357$li488_li488 ;
  wire \$abc$247357$li489_li489 ;
  wire \$abc$247357$li490_li490 ;
  wire \$abc$247357$li491_li491 ;
  wire \$abc$247357$li492_li492 ;
  wire \$abc$247357$li493_li493 ;
  wire \$abc$247357$li494_li494 ;
  wire \$abc$247357$li495_li495 ;
  wire \$abc$247357$li496_li496 ;
  wire \$abc$247357$li497_li497 ;
  wire \$abc$247357$li498_li498 ;
  wire \$abc$247357$li499_li499 ;
  wire \$abc$247357$li500_li500 ;
  wire \$abc$247357$li501_li501 ;
  wire \$abc$247357$li502_li502 ;
  wire \$abc$247357$li503_li503 ;
  wire \$abc$247357$li504_li504 ;
  wire \$abc$247357$li505_li505 ;
  wire \$abc$247357$li506_li506 ;
  wire \$abc$247357$li507_li507 ;
  wire \$abc$247357$li508_li508 ;
  wire \$abc$247357$li509_li509 ;
  wire \$abc$247357$li510_li510 ;
  wire \$abc$247357$li511_li511 ;
  wire \$abc$247357$li512_li512 ;
  wire \$abc$247357$li513_li513 ;
  wire \$abc$247357$li514_li514 ;
  wire \$abc$247357$li515_li515 ;
  wire \$abc$247357$li516_li516 ;
  wire \$abc$247357$li517_li517 ;
  wire \$abc$247357$li518_li518 ;
  wire \$abc$247357$li519_li519 ;
  wire \$abc$247357$li520_li520 ;
  wire \$abc$247357$li521_li521 ;
  wire \$abc$247357$li522_li522 ;
  wire \$abc$247357$li523_li523 ;
  wire \$abc$247357$li524_li524 ;
  wire \$abc$247357$li525_li525 ;
  wire \$abc$247357$li526_li526 ;
  wire \$abc$322955$auto_256685 ;
  wire \$abc$322955$new_new_n2098__ ;
  wire \$abc$322955$new_new_n2099__ ;
  wire \$abc$322955$new_new_n2100__ ;
  wire \$abc$322955$new_new_n2101__ ;
  wire \$abc$322955$new_new_n2102__ ;
  wire \$abc$322955$new_new_n2103__ ;
  wire \$abc$322955$new_new_n2104__ ;
  wire \$abc$322955$new_new_n2105__ ;
  wire \$abc$322955$new_new_n2106__ ;
  wire \$abc$322955$new_new_n2107__ ;
  wire \$abc$322955$new_new_n2108__ ;
  wire \$abc$322955$new_new_n2109__ ;
  wire \$abc$322955$new_new_n2110__ ;
  wire \$abc$322955$new_new_n2111__ ;
  wire \$abc$322955$new_new_n2112__ ;
  wire \$abc$322955$new_new_n2113__ ;
  wire \$abc$322955$new_new_n2114__ ;
  wire \$abc$322955$new_new_n2115__ ;
  wire \$abc$322955$new_new_n2116__ ;
  wire \$abc$322955$new_new_n2117__ ;
  wire \$abc$322955$new_new_n2118__ ;
  wire \$abc$322955$new_new_n2119__ ;
  wire \$abc$322955$new_new_n2120__ ;
  wire \$abc$322955$new_new_n2121__ ;
  wire \$abc$322955$new_new_n2122__ ;
  wire \$abc$322955$new_new_n2123__ ;
  wire \$abc$322955$new_new_n2124__ ;
  wire \$abc$322955$new_new_n2125__ ;
  wire \$abc$322955$new_new_n2126__ ;
  wire \$abc$322955$new_new_n2127__ ;
  wire \$abc$322955$new_new_n2128__ ;
  wire \$abc$322955$new_new_n2129__ ;
  wire \$abc$322955$new_new_n2130__ ;
  wire \$abc$322955$new_new_n2131__ ;
  wire \$abc$322955$new_new_n2132__ ;
  wire \$abc$322955$new_new_n2133__ ;
  wire \$abc$322955$new_new_n2134__ ;
  wire \$abc$322955$new_new_n2135__ ;
  wire \$abc$322955$new_new_n2136__ ;
  wire \$abc$322955$new_new_n2137__ ;
  wire \$abc$322955$new_new_n2138__ ;
  wire \$abc$322955$new_new_n2139__ ;
  wire \$abc$322955$new_new_n2140__ ;
  wire \$abc$322955$new_new_n2141__ ;
  wire \$abc$322955$new_new_n2142__ ;
  wire \$abc$322955$new_new_n2143__ ;
  wire \$abc$322955$new_new_n2144__ ;
  wire \$abc$322955$new_new_n2145__ ;
  wire \$abc$322955$new_new_n2146__ ;
  wire \$abc$322955$new_new_n2147__ ;
  wire \$abc$322955$new_new_n2148__ ;
  wire \$abc$322955$new_new_n2149__ ;
  wire \$abc$322955$new_new_n2150__ ;
  wire \$abc$322955$new_new_n2151__ ;
  wire \$abc$322955$new_new_n2152__ ;
  wire \$abc$322955$new_new_n2153__ ;
  wire \$abc$322955$new_new_n2154__ ;
  wire \$abc$322955$new_new_n2155__ ;
  wire \$abc$322955$new_new_n2156__ ;
  wire \$abc$322955$new_new_n2157__ ;
  wire \$abc$322955$new_new_n2158__ ;
  wire \$abc$322955$new_new_n2159__ ;
  wire \$abc$322955$new_new_n2160__ ;
  wire \$abc$322955$new_new_n2161__ ;
  wire \$abc$322955$new_new_n2162__ ;
  wire \$abc$322955$new_new_n2163__ ;
  wire \$abc$322955$new_new_n2164__ ;
  wire \$abc$322955$new_new_n2165__ ;
  wire \$abc$322955$new_new_n2166__ ;
  wire \$abc$322955$new_new_n2167__ ;
  wire \$abc$322955$new_new_n2168__ ;
  wire \$abc$322955$new_new_n2169__ ;
  wire \$abc$322955$new_new_n2170__ ;
  wire \$abc$322955$new_new_n2171__ ;
  wire \$abc$322955$new_new_n2172__ ;
  wire \$abc$322955$new_new_n2173__ ;
  wire \$abc$322955$new_new_n2175__ ;
  wire \$abc$322955$new_new_n2176__ ;
  wire \$abc$322955$new_new_n2177__ ;
  wire \$abc$322955$new_new_n2178__ ;
  wire \$abc$322955$new_new_n2179__ ;
  wire \$abc$322955$new_new_n2180__ ;
  wire \$abc$322955$new_new_n2181__ ;
  wire \$abc$322955$new_new_n2182__ ;
  wire \$abc$322955$new_new_n2183__ ;
  wire \$abc$322955$new_new_n2184__ ;
  wire \$abc$322955$new_new_n2185__ ;
  wire \$abc$322955$new_new_n2186__ ;
  wire \$abc$322955$new_new_n2187__ ;
  wire \$abc$322955$new_new_n2188__ ;
  wire \$abc$322955$new_new_n2189__ ;
  wire \$abc$322955$new_new_n2190__ ;
  wire \$abc$322955$new_new_n2192__ ;
  wire \$abc$322955$new_new_n2193__ ;
  wire \$abc$322955$new_new_n2194__ ;
  wire \$abc$322955$new_new_n2195__ ;
  wire \$abc$322955$new_new_n2196__ ;
  wire \$abc$322955$new_new_n2197__ ;
  wire \$abc$322955$new_new_n2198__ ;
  wire \$abc$322955$new_new_n2199__ ;
  wire \$abc$322955$new_new_n2200__ ;
  wire \$abc$322955$new_new_n2201__ ;
  wire \$abc$322955$new_new_n2202__ ;
  wire \$abc$322955$new_new_n2203__ ;
  wire \$abc$322955$new_new_n2204__ ;
  wire \$abc$322955$new_new_n2205__ ;
  wire \$abc$322955$new_new_n2207__ ;
  wire \$abc$322955$new_new_n2208__ ;
  wire \$abc$322955$new_new_n2209__ ;
  wire \$abc$322955$new_new_n2210__ ;
  wire \$abc$322955$new_new_n2211__ ;
  wire \$abc$322955$new_new_n2212__ ;
  wire \$abc$322955$new_new_n2213__ ;
  wire \$abc$322955$new_new_n2214__ ;
  wire \$abc$322955$new_new_n2215__ ;
  wire \$abc$322955$new_new_n2216__ ;
  wire \$abc$322955$new_new_n2218__ ;
  wire \$abc$322955$new_new_n2219__ ;
  wire \$abc$322955$new_new_n2220__ ;
  wire \$abc$322955$new_new_n2221__ ;
  wire \$abc$322955$new_new_n2222__ ;
  wire \$abc$322955$new_new_n2223__ ;
  wire \$abc$322955$new_new_n2224__ ;
  wire \$abc$322955$new_new_n2225__ ;
  wire \$abc$322955$new_new_n2226__ ;
  wire \$abc$322955$new_new_n2227__ ;
  wire \$abc$322955$new_new_n2228__ ;
  wire \$abc$322955$new_new_n2229__ ;
  wire \$abc$322955$new_new_n2230__ ;
  wire \$abc$322955$new_new_n2231__ ;
  wire \$abc$322955$new_new_n2232__ ;
  wire \$abc$322955$new_new_n2233__ ;
  wire \$abc$322955$new_new_n2234__ ;
  wire \$abc$322955$new_new_n2235__ ;
  wire \$abc$322955$new_new_n2236__ ;
  wire \$abc$322955$new_new_n2237__ ;
  wire \$abc$322955$new_new_n2239__ ;
  wire \$abc$322955$new_new_n2240__ ;
  wire \$abc$322955$new_new_n2241__ ;
  wire \$abc$322955$new_new_n2242__ ;
  wire \$abc$322955$new_new_n2243__ ;
  wire \$abc$322955$new_new_n2244__ ;
  wire \$abc$322955$new_new_n2245__ ;
  wire \$abc$322955$new_new_n2246__ ;
  wire \$abc$322955$new_new_n2247__ ;
  wire \$abc$322955$new_new_n2248__ ;
  wire \$abc$322955$new_new_n2249__ ;
  wire \$abc$322955$new_new_n2250__ ;
  wire \$abc$322955$new_new_n2251__ ;
  wire \$abc$322955$new_new_n2252__ ;
  wire \$abc$322955$new_new_n2253__ ;
  wire \$abc$322955$new_new_n2254__ ;
  wire \$abc$322955$new_new_n2255__ ;
  wire \$abc$322955$new_new_n2256__ ;
  wire \$abc$322955$new_new_n2257__ ;
  wire \$abc$322955$new_new_n2258__ ;
  wire \$abc$322955$new_new_n2259__ ;
  wire \$abc$322955$new_new_n2261__ ;
  wire \$abc$322955$new_new_n2262__ ;
  wire \$abc$322955$new_new_n2263__ ;
  wire \$abc$322955$new_new_n2264__ ;
  wire \$abc$322955$new_new_n2265__ ;
  wire \$abc$322955$new_new_n2266__ ;
  wire \$abc$322955$new_new_n2267__ ;
  wire \$abc$322955$new_new_n2268__ ;
  wire \$abc$322955$new_new_n2269__ ;
  wire \$abc$322955$new_new_n2270__ ;
  wire \$abc$322955$new_new_n2271__ ;
  wire \$abc$322955$new_new_n2272__ ;
  wire \$abc$322955$new_new_n2273__ ;
  wire \$abc$322955$new_new_n2274__ ;
  wire \$abc$322955$new_new_n2275__ ;
  wire \$abc$322955$new_new_n2276__ ;
  wire \$abc$322955$new_new_n2277__ ;
  wire \$abc$322955$new_new_n2278__ ;
  wire \$abc$322955$new_new_n2279__ ;
  wire \$abc$322955$new_new_n2280__ ;
  wire \$abc$322955$new_new_n2281__ ;
  wire \$abc$322955$new_new_n2282__ ;
  wire \$abc$322955$new_new_n2283__ ;
  wire \$abc$322955$new_new_n2541__ ;
  wire \$abc$322955$new_new_n2542__ ;
  wire \$abc$322955$new_new_n2543__ ;
  wire \$abc$322955$new_new_n2544__ ;
  wire \$abc$322955$new_new_n2545__ ;
  wire \$abc$322955$new_new_n2546__ ;
  wire \$abc$322955$new_new_n2547__ ;
  wire \$abc$322955$new_new_n2548__ ;
  wire \$abc$322955$new_new_n2549__ ;
  wire \$abc$322955$new_new_n2550__ ;
  wire \$abc$322955$new_new_n2551__ ;
  wire \$abc$322955$new_new_n2552__ ;
  wire \$abc$322955$new_new_n2553__ ;
  wire \$abc$322955$new_new_n2554__ ;
  wire \$abc$322955$new_new_n2555__ ;
  wire \$abc$322955$new_new_n2556__ ;
  wire \$abc$322955$new_new_n2557__ ;
  wire \$abc$322955$new_new_n2558__ ;
  wire \$abc$322955$new_new_n2559__ ;
  wire \$abc$322955$new_new_n2560__ ;
  wire \$abc$322955$new_new_n2561__ ;
  wire \$abc$322955$new_new_n2562__ ;
  wire \$abc$322955$new_new_n2563__ ;
  wire \$abc$322955$new_new_n2564__ ;
  wire \$abc$322955$new_new_n2565__ ;
  wire \$abc$322955$new_new_n2566__ ;
  wire \$abc$322955$new_new_n2567__ ;
  wire \$abc$322955$new_new_n2568__ ;
  wire \$abc$322955$new_new_n2569__ ;
  wire \$abc$322955$new_new_n2570__ ;
  wire \$abc$322955$new_new_n2571__ ;
  wire \$abc$322955$new_new_n2572__ ;
  wire \$abc$322955$new_new_n2573__ ;
  wire \$abc$322955$new_new_n2574__ ;
  wire \$abc$322955$new_new_n2575__ ;
  wire \$abc$322955$new_new_n2576__ ;
  wire \$abc$322955$new_new_n2577__ ;
  wire \$abc$322955$new_new_n2578__ ;
  wire \$abc$322955$new_new_n2579__ ;
  wire \$abc$322955$new_new_n2580__ ;
  wire \$abc$322955$new_new_n2581__ ;
  wire \$abc$322955$new_new_n2582__ ;
  wire \$abc$322955$new_new_n2583__ ;
  wire \$abc$322955$new_new_n2584__ ;
  wire \$abc$322955$new_new_n2585__ ;
  wire \$abc$322955$new_new_n2586__ ;
  wire \$abc$322955$new_new_n2587__ ;
  wire \$abc$322955$new_new_n2588__ ;
  wire \$abc$322955$new_new_n2589__ ;
  wire \$abc$322955$new_new_n2590__ ;
  wire \$abc$322955$new_new_n2591__ ;
  wire \$abc$322955$new_new_n2592__ ;
  wire \$abc$322955$new_new_n2593__ ;
  wire \$abc$322955$new_new_n2594__ ;
  wire \$abc$322955$new_new_n2595__ ;
  wire \$abc$322955$new_new_n2596__ ;
  wire \$abc$322955$new_new_n2597__ ;
  wire \$abc$322955$new_new_n2598__ ;
  wire \$abc$322955$new_new_n2599__ ;
  wire \$abc$322955$new_new_n2600__ ;
  wire \$abc$322955$new_new_n2601__ ;
  wire \$abc$322955$new_new_n2602__ ;
  wire \$abc$322955$new_new_n2603__ ;
  wire \$abc$322955$new_new_n2604__ ;
  wire \$abc$322955$new_new_n2605__ ;
  wire \$abc$322955$new_new_n2606__ ;
  wire \$abc$322955$new_new_n2607__ ;
  wire \$abc$322955$new_new_n2608__ ;
  wire \$abc$322955$new_new_n2609__ ;
  wire \$abc$322955$new_new_n2610__ ;
  wire \$abc$322955$new_new_n2611__ ;
  wire \$abc$322955$new_new_n2612__ ;
  wire \$abc$322955$new_new_n2613__ ;
  wire \$abc$322955$new_new_n2614__ ;
  wire \$abc$322955$new_new_n2615__ ;
  wire \$abc$322955$new_new_n2616__ ;
  wire \$abc$322955$new_new_n2617__ ;
  wire \$abc$322955$new_new_n2619__ ;
  wire \$abc$322955$new_new_n2620__ ;
  wire \$abc$322955$new_new_n2621__ ;
  wire \$abc$322955$new_new_n2622__ ;
  wire \$abc$322955$new_new_n2623__ ;
  wire \$abc$322955$new_new_n2624__ ;
  wire \$abc$322955$new_new_n2625__ ;
  wire \$abc$322955$new_new_n2626__ ;
  wire \$abc$322955$new_new_n2627__ ;
  wire \$abc$322955$new_new_n2628__ ;
  wire \$abc$322955$new_new_n2629__ ;
  wire \$abc$322955$new_new_n2630__ ;
  wire \$abc$322955$new_new_n2631__ ;
  wire \$abc$322955$new_new_n2632__ ;
  wire \$abc$322955$new_new_n2633__ ;
  wire \$abc$322955$new_new_n2634__ ;
  wire \$abc$322955$new_new_n2636__ ;
  wire \$abc$322955$new_new_n2637__ ;
  wire \$abc$322955$new_new_n2638__ ;
  wire \$abc$322955$new_new_n2639__ ;
  wire \$abc$322955$new_new_n2640__ ;
  wire \$abc$322955$new_new_n2641__ ;
  wire \$abc$322955$new_new_n2642__ ;
  wire \$abc$322955$new_new_n2643__ ;
  wire \$abc$322955$new_new_n2644__ ;
  wire \$abc$322955$new_new_n2645__ ;
  wire \$abc$322955$new_new_n2646__ ;
  wire \$abc$322955$new_new_n2648__ ;
  wire \$abc$322955$new_new_n2649__ ;
  wire \$abc$322955$new_new_n2650__ ;
  wire \$abc$322955$new_new_n2651__ ;
  wire \$abc$322955$new_new_n2652__ ;
  wire \$abc$322955$new_new_n2654__ ;
  wire \$abc$322955$new_new_n2655__ ;
  wire \$abc$322955$new_new_n2656__ ;
  wire \$abc$322955$new_new_n2657__ ;
  wire \$abc$322955$new_new_n2658__ ;
  wire \$abc$322955$new_new_n2659__ ;
  wire \$abc$322955$new_new_n2660__ ;
  wire \$abc$322955$new_new_n2661__ ;
  wire \$abc$322955$new_new_n2662__ ;
  wire \$abc$322955$new_new_n2663__ ;
  wire \$abc$322955$new_new_n2664__ ;
  wire \$abc$322955$new_new_n2665__ ;
  wire \$abc$322955$new_new_n2666__ ;
  wire \$abc$322955$new_new_n2667__ ;
  wire \$abc$322955$new_new_n2668__ ;
  wire \$abc$322955$new_new_n2669__ ;
  wire \$abc$322955$new_new_n2670__ ;
  wire \$abc$322955$new_new_n2671__ ;
  wire \$abc$322955$new_new_n2672__ ;
  wire \$abc$322955$new_new_n2674__ ;
  wire \$abc$322955$new_new_n2675__ ;
  wire \$abc$322955$new_new_n2676__ ;
  wire \$abc$322955$new_new_n2677__ ;
  wire \$abc$322955$new_new_n2678__ ;
  wire \$abc$322955$new_new_n2679__ ;
  wire \$abc$322955$new_new_n2680__ ;
  wire \$abc$322955$new_new_n2681__ ;
  wire \$abc$322955$new_new_n2682__ ;
  wire \$abc$322955$new_new_n2683__ ;
  wire \$abc$322955$new_new_n2684__ ;
  wire \$abc$322955$new_new_n2685__ ;
  wire \$abc$322955$new_new_n2686__ ;
  wire \$abc$322955$new_new_n2687__ ;
  wire \$abc$322955$new_new_n2688__ ;
  wire \$abc$322955$new_new_n2689__ ;
  wire \$abc$322955$new_new_n2690__ ;
  wire \$abc$322955$new_new_n2691__ ;
  wire \$abc$322955$new_new_n2692__ ;
  wire \$abc$322955$new_new_n2693__ ;
  wire \$abc$322955$new_new_n2694__ ;
  wire \$abc$322955$new_new_n2695__ ;
  wire \$abc$322955$new_new_n2696__ ;
  wire \$abc$322955$new_new_n2697__ ;
  wire \$abc$322955$new_new_n2698__ ;
  wire \$abc$322955$new_new_n2700__ ;
  wire \$abc$322955$new_new_n2701__ ;
  wire \$abc$322955$new_new_n2702__ ;
  wire \$abc$322955$new_new_n2703__ ;
  wire \$abc$322955$new_new_n2704__ ;
  wire \$abc$322955$new_new_n2705__ ;
  wire \$abc$322955$new_new_n2706__ ;
  wire \$abc$322955$new_new_n2707__ ;
  wire \$abc$322955$new_new_n2708__ ;
  wire \$abc$322955$new_new_n2709__ ;
  wire \$abc$322955$new_new_n2710__ ;
  wire \$abc$322955$new_new_n2711__ ;
  wire \$abc$322955$new_new_n2712__ ;
  wire \$abc$322955$new_new_n2713__ ;
  wire \$abc$322955$new_new_n2714__ ;
  wire \$abc$322955$new_new_n2715__ ;
  wire \$abc$322955$new_new_n2716__ ;
  wire \$abc$322955$new_new_n2717__ ;
  wire \$abc$322955$new_new_n2718__ ;
  wire \$abc$322955$new_new_n2719__ ;
  wire \$abc$322955$new_new_n2720__ ;
  wire \$abc$322955$new_new_n2721__ ;
  wire \$abc$322955$new_new_n2722__ ;
  wire \$abc$322955$new_new_n2723__ ;
  wire \$abc$322955$new_new_n2724__ ;
  wire \$abc$322955$new_new_n2725__ ;
  wire \$abc$322955$new_new_n2726__ ;
  wire \$abc$322955$new_new_n2727__ ;
  wire \$abc$322955$new_new_n3113__ ;
  wire \$abc$322955$new_new_n3114__ ;
  wire \$abc$322955$new_new_n3115__ ;
  wire \$abc$322955$new_new_n3116__ ;
  wire \$abc$322955$new_new_n3117__ ;
  wire \$abc$322955$new_new_n3118__ ;
  wire \$abc$322955$new_new_n3119__ ;
  wire \$abc$322955$new_new_n3120__ ;
  wire \$abc$322955$new_new_n3121__ ;
  wire \$abc$322955$new_new_n3122__ ;
  wire \$abc$322955$new_new_n3123__ ;
  wire \$abc$322955$new_new_n3124__ ;
  wire \$abc$322955$new_new_n3125__ ;
  wire \$abc$322955$new_new_n3126__ ;
  wire \$abc$322955$new_new_n3127__ ;
  wire \$abc$322955$new_new_n3128__ ;
  wire \$abc$322955$new_new_n3129__ ;
  wire \$abc$322955$new_new_n3130__ ;
  wire \$abc$322955$new_new_n3131__ ;
  wire \$abc$322955$new_new_n3132__ ;
  wire \$abc$322955$new_new_n3133__ ;
  wire \$abc$322955$new_new_n3134__ ;
  wire \$abc$322955$new_new_n3135__ ;
  wire \$abc$322955$new_new_n3136__ ;
  wire \$abc$322955$new_new_n3137__ ;
  wire \$abc$322955$new_new_n3138__ ;
  wire \$abc$322955$new_new_n3139__ ;
  wire \$abc$322955$new_new_n3140__ ;
  wire \$abc$322955$new_new_n3141__ ;
  wire \$abc$322955$new_new_n3142__ ;
  wire \$abc$322955$new_new_n3143__ ;
  wire \$abc$322955$new_new_n3144__ ;
  wire \$abc$322955$new_new_n3145__ ;
  wire \$abc$322955$new_new_n3146__ ;
  wire \$abc$322955$new_new_n3147__ ;
  wire \$abc$322955$new_new_n3148__ ;
  wire \$abc$322955$new_new_n3149__ ;
  wire \$abc$322955$new_new_n3150__ ;
  wire \$abc$322955$new_new_n3151__ ;
  wire \$abc$322955$new_new_n3152__ ;
  wire \$abc$322955$new_new_n3153__ ;
  wire \$abc$322955$new_new_n3154__ ;
  wire \$abc$322955$new_new_n3155__ ;
  wire \$abc$322955$new_new_n3156__ ;
  wire \$abc$322955$new_new_n3157__ ;
  wire \$abc$322955$new_new_n3158__ ;
  wire \$abc$322955$new_new_n3159__ ;
  wire \$abc$322955$new_new_n3160__ ;
  wire \$abc$322955$new_new_n3161__ ;
  wire \$abc$322955$new_new_n3162__ ;
  wire \$abc$322955$new_new_n3163__ ;
  wire \$abc$322955$new_new_n3164__ ;
  wire \$abc$322955$new_new_n3165__ ;
  wire \$abc$322955$new_new_n3166__ ;
  wire \$abc$322955$new_new_n3167__ ;
  wire \$abc$322955$new_new_n3168__ ;
  wire \$abc$322955$new_new_n3169__ ;
  wire \$abc$322955$new_new_n3170__ ;
  wire \$abc$322955$new_new_n3171__ ;
  wire \$abc$322955$new_new_n3172__ ;
  wire \$abc$322955$new_new_n3173__ ;
  wire \$abc$322955$new_new_n3174__ ;
  wire \$abc$322955$new_new_n3175__ ;
  wire \$abc$322955$new_new_n3176__ ;
  wire \$abc$322955$new_new_n3177__ ;
  wire \$abc$322955$new_new_n3178__ ;
  wire \$abc$322955$new_new_n3179__ ;
  wire \$abc$322955$new_new_n3180__ ;
  wire \$abc$322955$new_new_n3181__ ;
  wire \$abc$322955$new_new_n3183__ ;
  wire \$abc$322955$new_new_n3184__ ;
  wire \$abc$322955$new_new_n3185__ ;
  wire \$abc$322955$new_new_n3186__ ;
  wire \$abc$322955$new_new_n3187__ ;
  wire \$abc$322955$new_new_n3188__ ;
  wire \$abc$322955$new_new_n3189__ ;
  wire \$abc$322955$new_new_n3190__ ;
  wire \$abc$322955$new_new_n3191__ ;
  wire \$abc$322955$new_new_n3192__ ;
  wire \$abc$322955$new_new_n3193__ ;
  wire \$abc$322955$new_new_n3194__ ;
  wire \$abc$322955$new_new_n3195__ ;
  wire \$abc$322955$new_new_n3196__ ;
  wire \$abc$322955$new_new_n3197__ ;
  wire \$abc$322955$new_new_n3198__ ;
  wire \$abc$322955$new_new_n3199__ ;
  wire \$abc$322955$new_new_n3201__ ;
  wire \$abc$322955$new_new_n3202__ ;
  wire \$abc$322955$new_new_n3203__ ;
  wire \$abc$322955$new_new_n3204__ ;
  wire \$abc$322955$new_new_n3205__ ;
  wire \$abc$322955$new_new_n3206__ ;
  wire \$abc$322955$new_new_n3207__ ;
  wire \$abc$322955$new_new_n3208__ ;
  wire \$abc$322955$new_new_n3209__ ;
  wire \$abc$322955$new_new_n3210__ ;
  wire \$abc$322955$new_new_n3211__ ;
  wire \$abc$322955$new_new_n3212__ ;
  wire \$abc$322955$new_new_n3213__ ;
  wire \$abc$322955$new_new_n3215__ ;
  wire \$abc$322955$new_new_n3216__ ;
  wire \$abc$322955$new_new_n3217__ ;
  wire \$abc$322955$new_new_n3218__ ;
  wire \$abc$322955$new_new_n3219__ ;
  wire \$abc$322955$new_new_n3220__ ;
  wire \$abc$322955$new_new_n3222__ ;
  wire \$abc$322955$new_new_n3223__ ;
  wire \$abc$322955$new_new_n3224__ ;
  wire \$abc$322955$new_new_n3225__ ;
  wire \$abc$322955$new_new_n3226__ ;
  wire \$abc$322955$new_new_n3227__ ;
  wire \$abc$322955$new_new_n3228__ ;
  wire \$abc$322955$new_new_n3229__ ;
  wire \$abc$322955$new_new_n3230__ ;
  wire \$abc$322955$new_new_n3231__ ;
  wire \$abc$322955$new_new_n3232__ ;
  wire \$abc$322955$new_new_n3233__ ;
  wire \$abc$322955$new_new_n3234__ ;
  wire \$abc$322955$new_new_n3235__ ;
  wire \$abc$322955$new_new_n3236__ ;
  wire \$abc$322955$new_new_n3237__ ;
  wire \$abc$322955$new_new_n3238__ ;
  wire \$abc$322955$new_new_n3239__ ;
  wire \$abc$322955$new_new_n3240__ ;
  wire \$abc$322955$new_new_n3242__ ;
  wire \$abc$322955$new_new_n3243__ ;
  wire \$abc$322955$new_new_n3244__ ;
  wire \$abc$322955$new_new_n3245__ ;
  wire \$abc$322955$new_new_n3246__ ;
  wire \$abc$322955$new_new_n3247__ ;
  wire \$abc$322955$new_new_n3248__ ;
  wire \$abc$322955$new_new_n3249__ ;
  wire \$abc$322955$new_new_n3250__ ;
  wire \$abc$322955$new_new_n3251__ ;
  wire \$abc$322955$new_new_n3252__ ;
  wire \$abc$322955$new_new_n3253__ ;
  wire \$abc$322955$new_new_n3254__ ;
  wire \$abc$322955$new_new_n3255__ ;
  wire \$abc$322955$new_new_n3256__ ;
  wire \$abc$322955$new_new_n3257__ ;
  wire \$abc$322955$new_new_n3258__ ;
  wire \$abc$322955$new_new_n3259__ ;
  wire \$abc$322955$new_new_n3260__ ;
  wire \$abc$322955$new_new_n3261__ ;
  wire \$abc$322955$new_new_n3263__ ;
  wire \$abc$322955$new_new_n3264__ ;
  wire \$abc$322955$new_new_n3265__ ;
  wire \$abc$322955$new_new_n3266__ ;
  wire \$abc$322955$new_new_n3267__ ;
  wire \$abc$322955$new_new_n3268__ ;
  wire \$abc$322955$new_new_n3269__ ;
  wire \$abc$322955$new_new_n3270__ ;
  wire \$abc$322955$new_new_n3271__ ;
  wire \$abc$322955$new_new_n3272__ ;
  wire \$abc$322955$new_new_n3273__ ;
  wire \$abc$322955$new_new_n3274__ ;
  wire \$abc$322955$new_new_n3275__ ;
  wire \$abc$322955$new_new_n3276__ ;
  wire \$abc$322955$new_new_n3277__ ;
  wire \$abc$322955$new_new_n3278__ ;
  wire \$abc$322955$new_new_n3279__ ;
  wire \$abc$322955$new_new_n3280__ ;
  wire \$abc$322955$new_new_n3281__ ;
  wire \$abc$322955$new_new_n3282__ ;
  wire \$abc$322955$new_new_n3283__ ;
  wire \$abc$322955$new_new_n3284__ ;
  wire \$abc$322955$new_new_n3285__ ;
  wire \$abc$322955$new_new_n3287__ ;
  wire \$abc$322955$new_new_n3288__ ;
  wire \$abc$322955$new_new_n3289__ ;
  wire \$abc$322955$new_new_n3290__ ;
  wire \$abc$322955$new_new_n3291__ ;
  wire \$abc$322955$new_new_n3292__ ;
  wire \$abc$322955$new_new_n3293__ ;
  wire \$abc$322955$new_new_n3294__ ;
  wire \$abc$322955$new_new_n3295__ ;
  wire \$abc$322955$new_new_n3296__ ;
  wire \$abc$322955$new_new_n3297__ ;
  wire \$abc$322955$new_new_n3298__ ;
  wire \$abc$322955$new_new_n3299__ ;
  wire \$abc$322955$new_new_n3300__ ;
  wire \$abc$322955$new_new_n3301__ ;
  wire \$abc$322955$new_new_n3302__ ;
  wire \$abc$322955$new_new_n3303__ ;
  wire \$abc$322955$new_new_n3304__ ;
  wire \$abc$322955$new_new_n3305__ ;
  wire \$abc$322955$new_new_n3306__ ;
  wire \$abc$322955$new_new_n3307__ ;
  wire \$abc$322955$new_new_n3308__ ;
  wire \$abc$322955$new_new_n3309__ ;
  wire \$abc$322955$new_new_n3310__ ;
  wire \$abc$322955$new_new_n3311__ ;
  wire \$abc$322955$new_new_n3312__ ;
  wire \$abc$322955$new_new_n3313__ ;
  wire \$abc$322955$new_new_n3314__ ;
  wire \$abc$322955$new_new_n3315__ ;
  wire \$abc$322955$new_new_n3316__ ;
  wire \$abc$322955$new_new_n3317__ ;
  wire \$abc$322955$new_new_n3318__ ;
  wire \$abc$322955$new_new_n3319__ ;
  wire \$abc$322955$new_new_n3320__ ;
  wire \$abc$322955$new_new_n3321__ ;
  wire \$abc$322955$new_new_n3322__ ;
  wire \$abc$322955$new_new_n3323__ ;
  wire \$abc$322955$new_new_n3324__ ;
  wire \$abc$322955$new_new_n3325__ ;
  wire \$abc$322955$new_new_n3326__ ;
  wire \$abc$322955$new_new_n3327__ ;
  wire \$abc$322955$new_new_n3328__ ;
  wire \$abc$322955$new_new_n3329__ ;
  wire \$abc$322955$new_new_n3330__ ;
  wire \$abc$322955$new_new_n3331__ ;
  wire \$abc$322955$new_new_n3332__ ;
  wire \$abc$322955$new_new_n3333__ ;
  wire \$abc$322955$new_new_n3334__ ;
  wire \$abc$322955$new_new_n3335__ ;
  wire \$abc$322955$new_new_n3336__ ;
  wire \$abc$322955$new_new_n3337__ ;
  wire \$abc$322955$new_new_n3338__ ;
  wire \$abc$322955$new_new_n3339__ ;
  wire \$abc$322955$new_new_n3340__ ;
  wire \$abc$322955$new_new_n3341__ ;
  wire \$abc$322955$new_new_n3342__ ;
  wire \$abc$322955$new_new_n3343__ ;
  wire \$abc$322955$new_new_n3344__ ;
  wire \$abc$322955$new_new_n3345__ ;
  wire \$abc$322955$new_new_n3346__ ;
  wire \$abc$322955$new_new_n3347__ ;
  wire \$abc$322955$new_new_n3348__ ;
  wire \$abc$322955$new_new_n3349__ ;
  wire \$abc$322955$new_new_n3350__ ;
  wire \$abc$322955$new_new_n3351__ ;
  wire \$abc$322955$new_new_n3352__ ;
  wire \$abc$322955$new_new_n3353__ ;
  wire \$abc$322955$new_new_n3354__ ;
  wire \$abc$322955$new_new_n3355__ ;
  wire \$abc$322955$new_new_n3356__ ;
  wire \$abc$322955$new_new_n3357__ ;
  wire \$abc$322955$new_new_n3358__ ;
  wire \$abc$322955$new_new_n3359__ ;
  wire \$abc$322955$new_new_n3361__ ;
  wire \$abc$322955$new_new_n3362__ ;
  wire \$abc$322955$new_new_n3363__ ;
  wire \$abc$322955$new_new_n3364__ ;
  wire \$abc$322955$new_new_n3365__ ;
  wire \$abc$322955$new_new_n3366__ ;
  wire \$abc$322955$new_new_n3367__ ;
  wire \$abc$322955$new_new_n3368__ ;
  wire \$abc$322955$new_new_n3369__ ;
  wire \$abc$322955$new_new_n3370__ ;
  wire \$abc$322955$new_new_n3371__ ;
  wire \$abc$322955$new_new_n3372__ ;
  wire \$abc$322955$new_new_n3373__ ;
  wire \$abc$322955$new_new_n3374__ ;
  wire \$abc$322955$new_new_n3375__ ;
  wire \$abc$322955$new_new_n3377__ ;
  wire \$abc$322955$new_new_n3378__ ;
  wire \$abc$322955$new_new_n3379__ ;
  wire \$abc$322955$new_new_n3380__ ;
  wire \$abc$322955$new_new_n3381__ ;
  wire \$abc$322955$new_new_n3382__ ;
  wire \$abc$322955$new_new_n3383__ ;
  wire \$abc$322955$new_new_n3384__ ;
  wire \$abc$322955$new_new_n3385__ ;
  wire \$abc$322955$new_new_n3386__ ;
  wire \$abc$322955$new_new_n3387__ ;
  wire \$abc$322955$new_new_n3389__ ;
  wire \$abc$322955$new_new_n3390__ ;
  wire \$abc$322955$new_new_n3391__ ;
  wire \$abc$322955$new_new_n3392__ ;
  wire \$abc$322955$new_new_n3393__ ;
  wire \$abc$322955$new_new_n3394__ ;
  wire \$abc$322955$new_new_n3395__ ;
  wire \$abc$322955$new_new_n3396__ ;
  wire \$abc$322955$new_new_n3398__ ;
  wire \$abc$322955$new_new_n3399__ ;
  wire \$abc$322955$new_new_n3400__ ;
  wire \$abc$322955$new_new_n3401__ ;
  wire \$abc$322955$new_new_n3402__ ;
  wire \$abc$322955$new_new_n3403__ ;
  wire \$abc$322955$new_new_n3404__ ;
  wire \$abc$322955$new_new_n3405__ ;
  wire \$abc$322955$new_new_n3406__ ;
  wire \$abc$322955$new_new_n3407__ ;
  wire \$abc$322955$new_new_n3408__ ;
  wire \$abc$322955$new_new_n3409__ ;
  wire \$abc$322955$new_new_n3410__ ;
  wire \$abc$322955$new_new_n3411__ ;
  wire \$abc$322955$new_new_n3412__ ;
  wire \$abc$322955$new_new_n3413__ ;
  wire \$abc$322955$new_new_n3414__ ;
  wire \$abc$322955$new_new_n3415__ ;
  wire \$abc$322955$new_new_n3417__ ;
  wire \$abc$322955$new_new_n3418__ ;
  wire \$abc$322955$new_new_n3419__ ;
  wire \$abc$322955$new_new_n3420__ ;
  wire \$abc$322955$new_new_n3421__ ;
  wire \$abc$322955$new_new_n3422__ ;
  wire \$abc$322955$new_new_n3423__ ;
  wire \$abc$322955$new_new_n3424__ ;
  wire \$abc$322955$new_new_n3425__ ;
  wire \$abc$322955$new_new_n3426__ ;
  wire \$abc$322955$new_new_n3427__ ;
  wire \$abc$322955$new_new_n3428__ ;
  wire \$abc$322955$new_new_n3429__ ;
  wire \$abc$322955$new_new_n3430__ ;
  wire \$abc$322955$new_new_n3431__ ;
  wire \$abc$322955$new_new_n3432__ ;
  wire \$abc$322955$new_new_n3433__ ;
  wire \$abc$322955$new_new_n3434__ ;
  wire \$abc$322955$new_new_n3435__ ;
  wire \$abc$322955$new_new_n3436__ ;
  wire \$abc$322955$new_new_n3437__ ;
  wire \$abc$322955$new_new_n3438__ ;
  wire \$abc$322955$new_new_n3439__ ;
  wire \$abc$322955$new_new_n3440__ ;
  wire \$abc$322955$new_new_n3441__ ;
  wire \$abc$322955$new_new_n3443__ ;
  wire \$abc$322955$new_new_n3444__ ;
  wire \$abc$322955$new_new_n3445__ ;
  wire \$abc$322955$new_new_n3446__ ;
  wire \$abc$322955$new_new_n3447__ ;
  wire \$abc$322955$new_new_n3448__ ;
  wire \$abc$322955$new_new_n3449__ ;
  wire \$abc$322955$new_new_n3450__ ;
  wire \$abc$322955$new_new_n3451__ ;
  wire \$abc$322955$new_new_n3452__ ;
  wire \$abc$322955$new_new_n3453__ ;
  wire \$abc$322955$new_new_n3454__ ;
  wire \$abc$322955$new_new_n3455__ ;
  wire \$abc$322955$new_new_n3456__ ;
  wire \$abc$322955$new_new_n3457__ ;
  wire \$abc$322955$new_new_n3458__ ;
  wire \$abc$322955$new_new_n3459__ ;
  wire \$abc$322955$new_new_n3460__ ;
  wire \$abc$322955$new_new_n3461__ ;
  wire \$abc$322955$new_new_n3462__ ;
  wire \$abc$322955$new_new_n3463__ ;
  wire \$abc$322955$new_new_n3464__ ;
  wire \$abc$322955$new_new_n3466__ ;
  wire \$abc$322955$new_new_n3467__ ;
  wire \$abc$322955$new_new_n3468__ ;
  wire \$abc$322955$new_new_n3469__ ;
  wire \$abc$322955$new_new_n3470__ ;
  wire \$abc$322955$new_new_n3471__ ;
  wire \$abc$322955$new_new_n3472__ ;
  wire \$abc$322955$new_new_n3473__ ;
  wire \$abc$322955$new_new_n3474__ ;
  wire \$abc$322955$new_new_n3475__ ;
  wire \$abc$322955$new_new_n3476__ ;
  wire \$abc$322955$new_new_n3477__ ;
  wire \$abc$322955$new_new_n3478__ ;
  wire \$abc$322955$new_new_n3479__ ;
  wire \$abc$322955$new_new_n3480__ ;
  wire \$abc$322955$new_new_n3481__ ;
  wire \$abc$322955$new_new_n3482__ ;
  wire \$abc$322955$new_new_n3483__ ;
  wire \$abc$322955$new_new_n3484__ ;
  wire \$abc$322955$new_new_n3485__ ;
  wire \$abc$322955$new_new_n3486__ ;
  wire \$abc$322955$new_new_n3487__ ;
  wire \$abc$322955$new_new_n3488__ ;
  wire \$abc$322955$new_new_n3489__ ;
  wire \$abc$322955$new_new_n3490__ ;
  wire \$abc$322955$new_new_n3491__ ;
  wire \$abc$322955$new_new_n3492__ ;
  wire \$abc$322955$new_new_n3493__ ;
  wire \$abc$322955$new_new_n3494__ ;
  wire \$abc$322955$new_new_n3495__ ;
  wire \$abc$322955$new_new_n3496__ ;
  wire \$abc$322955$new_new_n3497__ ;
  wire \$abc$322955$new_new_n3498__ ;
  wire \$abc$322955$new_new_n3499__ ;
  wire \$abc$322955$new_new_n3500__ ;
  wire \$abc$322955$new_new_n3501__ ;
  wire \$abc$322955$new_new_n3502__ ;
  wire \$abc$322955$new_new_n3503__ ;
  wire \$abc$322955$new_new_n3504__ ;
  wire \$abc$322955$new_new_n3505__ ;
  wire \$abc$322955$new_new_n3506__ ;
  wire \$abc$322955$new_new_n3507__ ;
  wire \$abc$322955$new_new_n3508__ ;
  wire \$abc$322955$new_new_n3509__ ;
  wire \$abc$322955$new_new_n3510__ ;
  wire \$abc$322955$new_new_n3511__ ;
  wire \$abc$322955$new_new_n3512__ ;
  wire \$abc$322955$new_new_n3513__ ;
  wire \$abc$322955$new_new_n3514__ ;
  wire \$abc$322955$new_new_n3515__ ;
  wire \$abc$322955$new_new_n3516__ ;
  wire \$abc$322955$new_new_n3517__ ;
  wire \$abc$322955$new_new_n3518__ ;
  wire \$abc$322955$new_new_n3519__ ;
  wire \$abc$322955$new_new_n3520__ ;
  wire \$abc$322955$new_new_n3521__ ;
  wire \$abc$322955$new_new_n3522__ ;
  wire \$abc$322955$new_new_n3523__ ;
  wire \$abc$322955$new_new_n3524__ ;
  wire \$abc$322955$new_new_n3525__ ;
  wire \$abc$322955$new_new_n3526__ ;
  wire \$abc$322955$new_new_n3527__ ;
  wire \$abc$322955$new_new_n3528__ ;
  wire \$abc$322955$new_new_n3529__ ;
  wire \$abc$322955$new_new_n3530__ ;
  wire \$abc$322955$new_new_n3531__ ;
  wire \$abc$322955$new_new_n3532__ ;
  wire \$abc$322955$new_new_n3533__ ;
  wire \$abc$322955$new_new_n3534__ ;
  wire \$abc$322955$new_new_n3535__ ;
  wire \$abc$322955$new_new_n3536__ ;
  wire \$abc$322955$new_new_n3537__ ;
  wire \$abc$322955$new_new_n3538__ ;
  wire \$abc$322955$new_new_n3540__ ;
  wire \$abc$322955$new_new_n3541__ ;
  wire \$abc$322955$new_new_n3542__ ;
  wire \$abc$322955$new_new_n3543__ ;
  wire \$abc$322955$new_new_n3544__ ;
  wire \$abc$322955$new_new_n3545__ ;
  wire \$abc$322955$new_new_n3546__ ;
  wire \$abc$322955$new_new_n3547__ ;
  wire \$abc$322955$new_new_n3548__ ;
  wire \$abc$322955$new_new_n3549__ ;
  wire \$abc$322955$new_new_n3550__ ;
  wire \$abc$322955$new_new_n3551__ ;
  wire \$abc$322955$new_new_n3552__ ;
  wire \$abc$322955$new_new_n3553__ ;
  wire \$abc$322955$new_new_n3554__ ;
  wire \$abc$322955$new_new_n3555__ ;
  wire \$abc$322955$new_new_n3556__ ;
  wire \$abc$322955$new_new_n3558__ ;
  wire \$abc$322955$new_new_n3559__ ;
  wire \$abc$322955$new_new_n3560__ ;
  wire \$abc$322955$new_new_n3561__ ;
  wire \$abc$322955$new_new_n3562__ ;
  wire \$abc$322955$new_new_n3563__ ;
  wire \$abc$322955$new_new_n3564__ ;
  wire \$abc$322955$new_new_n3565__ ;
  wire \$abc$322955$new_new_n3566__ ;
  wire \$abc$322955$new_new_n3567__ ;
  wire \$abc$322955$new_new_n3569__ ;
  wire \$abc$322955$new_new_n3570__ ;
  wire \$abc$322955$new_new_n3571__ ;
  wire \$abc$322955$new_new_n3572__ ;
  wire \$abc$322955$new_new_n3573__ ;
  wire \$abc$322955$new_new_n3574__ ;
  wire \$abc$322955$new_new_n3576__ ;
  wire \$abc$322955$new_new_n3577__ ;
  wire \$abc$322955$new_new_n3578__ ;
  wire \$abc$322955$new_new_n3579__ ;
  wire \$abc$322955$new_new_n3580__ ;
  wire \$abc$322955$new_new_n3581__ ;
  wire \$abc$322955$new_new_n3582__ ;
  wire \$abc$322955$new_new_n3583__ ;
  wire \$abc$322955$new_new_n3584__ ;
  wire \$abc$322955$new_new_n3585__ ;
  wire \$abc$322955$new_new_n3586__ ;
  wire \$abc$322955$new_new_n3587__ ;
  wire \$abc$322955$new_new_n3588__ ;
  wire \$abc$322955$new_new_n3589__ ;
  wire \$abc$322955$new_new_n3590__ ;
  wire \$abc$322955$new_new_n3591__ ;
  wire \$abc$322955$new_new_n3592__ ;
  wire \$abc$322955$new_new_n3593__ ;
  wire \$abc$322955$new_new_n3594__ ;
  wire \$abc$322955$new_new_n3595__ ;
  wire \$abc$322955$new_new_n3596__ ;
  wire \$abc$322955$new_new_n3598__ ;
  wire \$abc$322955$new_new_n3599__ ;
  wire \$abc$322955$new_new_n3600__ ;
  wire \$abc$322955$new_new_n3601__ ;
  wire \$abc$322955$new_new_n3602__ ;
  wire \$abc$322955$new_new_n3603__ ;
  wire \$abc$322955$new_new_n3604__ ;
  wire \$abc$322955$new_new_n3605__ ;
  wire \$abc$322955$new_new_n3606__ ;
  wire \$abc$322955$new_new_n3607__ ;
  wire \$abc$322955$new_new_n3608__ ;
  wire \$abc$322955$new_new_n3609__ ;
  wire \$abc$322955$new_new_n3610__ ;
  wire \$abc$322955$new_new_n3611__ ;
  wire \$abc$322955$new_new_n3612__ ;
  wire \$abc$322955$new_new_n3613__ ;
  wire \$abc$322955$new_new_n3614__ ;
  wire \$abc$322955$new_new_n3615__ ;
  wire \$abc$322955$new_new_n3616__ ;
  wire \$abc$322955$new_new_n3617__ ;
  wire \$abc$322955$new_new_n3618__ ;
  wire \$abc$322955$new_new_n3619__ ;
  wire \$abc$322955$new_new_n3620__ ;
  wire \$abc$322955$new_new_n3621__ ;
  wire \$abc$322955$new_new_n3622__ ;
  wire \$abc$322955$new_new_n3623__ ;
  wire \$abc$322955$new_new_n3624__ ;
  wire \$abc$322955$new_new_n3625__ ;
  wire \$abc$322955$new_new_n3626__ ;
  wire \$abc$322955$new_new_n3627__ ;
  wire \$abc$322955$new_new_n3628__ ;
  wire \$abc$322955$new_new_n3630__ ;
  wire \$abc$322955$new_new_n3631__ ;
  wire \$abc$322955$new_new_n3632__ ;
  wire \$abc$322955$new_new_n3633__ ;
  wire \$abc$322955$new_new_n3634__ ;
  wire \$abc$322955$new_new_n3635__ ;
  wire \$abc$322955$new_new_n3636__ ;
  wire \$abc$322955$new_new_n3637__ ;
  wire \$abc$322955$new_new_n3638__ ;
  wire \$abc$322955$new_new_n3639__ ;
  wire \$abc$322955$new_new_n3640__ ;
  wire \$abc$322955$new_new_n3641__ ;
  wire \$abc$322955$new_new_n3642__ ;
  wire \$abc$322955$new_new_n3643__ ;
  wire \$abc$322955$new_new_n3644__ ;
  wire \$abc$322955$new_new_n3645__ ;
  wire \$abc$322955$new_new_n3646__ ;
  wire \$abc$322955$new_new_n3647__ ;
  wire \$abc$322955$new_new_n3648__ ;
  wire \$abc$322955$new_new_n3649__ ;
  wire \$abc$322955$new_new_n3650__ ;
  wire \$abc$322955$new_new_n3652__ ;
  wire \$abc$322955$new_new_n3653__ ;
  wire \$abc$322955$new_new_n3654__ ;
  wire \$abc$322955$new_new_n3655__ ;
  wire \$abc$322955$new_new_n3656__ ;
  wire \$abc$322955$new_new_n3657__ ;
  wire \$abc$322955$new_new_n3658__ ;
  wire \$abc$322955$new_new_n3659__ ;
  wire \$abc$322955$new_new_n3660__ ;
  wire \$abc$322955$new_new_n3661__ ;
  wire \$abc$322955$new_new_n3662__ ;
  wire \$abc$322955$new_new_n3663__ ;
  wire \$abc$322955$new_new_n3664__ ;
  wire \$abc$322955$new_new_n3665__ ;
  wire \$abc$322955$new_new_n3666__ ;
  wire \$abc$322955$new_new_n3667__ ;
  wire \$abc$322955$new_new_n3668__ ;
  wire \$abc$322955$new_new_n3669__ ;
  wire \$abc$322955$new_new_n3670__ ;
  wire \$abc$322955$new_new_n3671__ ;
  wire \$abc$322955$new_new_n3672__ ;
  wire \$abc$322955$new_new_n3673__ ;
  wire \$abc$322955$new_new_n3674__ ;
  wire \$abc$322955$new_new_n3675__ ;
  wire \$abc$322955$new_new_n3676__ ;
  wire \$abc$322955$new_new_n3677__ ;
  wire \$abc$322955$new_new_n3678__ ;
  wire \$abc$322955$new_new_n3679__ ;
  wire \$abc$322955$new_new_n3680__ ;
  wire \$abc$322955$new_new_n3681__ ;
  wire \$abc$322955$new_new_n3682__ ;
  wire \$abc$322955$new_new_n3683__ ;
  wire \$abc$322955$new_new_n3684__ ;
  wire \$abc$322955$new_new_n3685__ ;
  wire \$abc$322955$new_new_n3686__ ;
  wire \$abc$322955$new_new_n3687__ ;
  wire \$abc$322955$new_new_n3688__ ;
  wire \$abc$322955$new_new_n3689__ ;
  wire \$abc$322955$new_new_n3690__ ;
  wire \$abc$322955$new_new_n3691__ ;
  wire \$abc$322955$new_new_n3692__ ;
  wire \$abc$322955$new_new_n3693__ ;
  wire \$abc$322955$new_new_n3694__ ;
  wire \$abc$322955$new_new_n3695__ ;
  wire \$abc$322955$new_new_n3696__ ;
  wire \$abc$322955$new_new_n3697__ ;
  wire \$abc$322955$new_new_n3698__ ;
  wire \$abc$322955$new_new_n3699__ ;
  wire \$abc$322955$new_new_n3700__ ;
  wire \$abc$322955$new_new_n3701__ ;
  wire \$abc$322955$new_new_n3702__ ;
  wire \$abc$322955$new_new_n3703__ ;
  wire \$abc$322955$new_new_n3704__ ;
  wire \$abc$322955$new_new_n3705__ ;
  wire \$abc$322955$new_new_n3706__ ;
  wire \$abc$322955$new_new_n3707__ ;
  wire \$abc$322955$new_new_n3708__ ;
  wire \$abc$322955$new_new_n3709__ ;
  wire \$abc$322955$new_new_n3710__ ;
  wire \$abc$322955$new_new_n3711__ ;
  wire \$abc$322955$new_new_n3712__ ;
  wire \$abc$322955$new_new_n3713__ ;
  wire \$abc$322955$new_new_n3714__ ;
  wire \$abc$322955$new_new_n3715__ ;
  wire \$abc$322955$new_new_n3716__ ;
  wire \$abc$322955$new_new_n3718__ ;
  wire \$abc$322955$new_new_n3719__ ;
  wire \$abc$322955$new_new_n3720__ ;
  wire \$abc$322955$new_new_n3721__ ;
  wire \$abc$322955$new_new_n3722__ ;
  wire \$abc$322955$new_new_n3723__ ;
  wire \$abc$322955$new_new_n3724__ ;
  wire \$abc$322955$new_new_n3725__ ;
  wire \$abc$322955$new_new_n3726__ ;
  wire \$abc$322955$new_new_n3727__ ;
  wire \$abc$322955$new_new_n3728__ ;
  wire \$abc$322955$new_new_n3729__ ;
  wire \$abc$322955$new_new_n3730__ ;
  wire \$abc$322955$new_new_n3731__ ;
  wire \$abc$322955$new_new_n3732__ ;
  wire \$abc$322955$new_new_n3733__ ;
  wire \$abc$322955$new_new_n3734__ ;
  wire \$abc$322955$new_new_n3736__ ;
  wire \$abc$322955$new_new_n3737__ ;
  wire \$abc$322955$new_new_n3738__ ;
  wire \$abc$322955$new_new_n3739__ ;
  wire \$abc$322955$new_new_n3740__ ;
  wire \$abc$322955$new_new_n3741__ ;
  wire \$abc$322955$new_new_n3742__ ;
  wire \$abc$322955$new_new_n3743__ ;
  wire \$abc$322955$new_new_n3745__ ;
  wire \$abc$322955$new_new_n3746__ ;
  wire \$abc$322955$new_new_n3747__ ;
  wire \$abc$322955$new_new_n3748__ ;
  wire \$abc$322955$new_new_n3749__ ;
  wire \$abc$322955$new_new_n3750__ ;
  wire \$abc$322955$new_new_n3751__ ;
  wire \$abc$322955$new_new_n3752__ ;
  wire \$abc$322955$new_new_n3753__ ;
  wire \$abc$322955$new_new_n3755__ ;
  wire \$abc$322955$new_new_n3756__ ;
  wire \$abc$322955$new_new_n3757__ ;
  wire \$abc$322955$new_new_n3758__ ;
  wire \$abc$322955$new_new_n3759__ ;
  wire \$abc$322955$new_new_n3760__ ;
  wire \$abc$322955$new_new_n3761__ ;
  wire \$abc$322955$new_new_n3762__ ;
  wire \$abc$322955$new_new_n3763__ ;
  wire \$abc$322955$new_new_n3764__ ;
  wire \$abc$322955$new_new_n3765__ ;
  wire \$abc$322955$new_new_n3766__ ;
  wire \$abc$322955$new_new_n3767__ ;
  wire \$abc$322955$new_new_n3768__ ;
  wire \$abc$322955$new_new_n3769__ ;
  wire \$abc$322955$new_new_n3770__ ;
  wire \$abc$322955$new_new_n3771__ ;
  wire \$abc$322955$new_new_n3772__ ;
  wire \$abc$322955$new_new_n3773__ ;
  wire \$abc$322955$new_new_n3775__ ;
  wire \$abc$322955$new_new_n3776__ ;
  wire \$abc$322955$new_new_n3777__ ;
  wire \$abc$322955$new_new_n3778__ ;
  wire \$abc$322955$new_new_n3779__ ;
  wire \$abc$322955$new_new_n3780__ ;
  wire \$abc$322955$new_new_n3781__ ;
  wire \$abc$322955$new_new_n3782__ ;
  wire \$abc$322955$new_new_n3783__ ;
  wire \$abc$322955$new_new_n3784__ ;
  wire \$abc$322955$new_new_n3785__ ;
  wire \$abc$322955$new_new_n3786__ ;
  wire \$abc$322955$new_new_n3787__ ;
  wire \$abc$322955$new_new_n3788__ ;
  wire \$abc$322955$new_new_n3789__ ;
  wire \$abc$322955$new_new_n3790__ ;
  wire \$abc$322955$new_new_n3791__ ;
  wire \$abc$322955$new_new_n3792__ ;
  wire \$abc$322955$new_new_n3793__ ;
  wire \$abc$322955$new_new_n3794__ ;
  wire \$abc$322955$new_new_n3795__ ;
  wire \$abc$322955$new_new_n3796__ ;
  wire \$abc$322955$new_new_n3798__ ;
  wire \$abc$322955$new_new_n3799__ ;
  wire \$abc$322955$new_new_n3800__ ;
  wire \$abc$322955$new_new_n3801__ ;
  wire \$abc$322955$new_new_n3802__ ;
  wire \$abc$322955$new_new_n3803__ ;
  wire \$abc$322955$new_new_n3804__ ;
  wire \$abc$322955$new_new_n3805__ ;
  wire \$abc$322955$new_new_n3806__ ;
  wire \$abc$322955$new_new_n3807__ ;
  wire \$abc$322955$new_new_n3808__ ;
  wire \$abc$322955$new_new_n3809__ ;
  wire \$abc$322955$new_new_n3810__ ;
  wire \$abc$322955$new_new_n3811__ ;
  wire \$abc$322955$new_new_n3812__ ;
  wire \$abc$322955$new_new_n3813__ ;
  wire \$abc$322955$new_new_n3814__ ;
  wire \$abc$322955$new_new_n3815__ ;
  wire \$abc$322955$new_new_n3816__ ;
  (* init = 1'h0 *)
  wire \$auto_256683 ;
  wire \$auto_328261 ;
  wire \$auto_328262 ;
  wire \$auto_328263 ;
  wire \$auto_328264 ;
  wire \$auto_328265 ;
  wire \$auto_328266 ;
  wire \$auto_328267 ;
  wire \$auto_328268 ;
  wire \$auto_328269 ;
  wire \$auto_328270 ;
  wire \$auto_328271 ;
  wire \$auto_328272 ;
  wire \$auto_328273 ;
  wire \$auto_328274 ;
  wire \$auto_328275 ;
  wire \$auto_328276 ;
  wire \$auto_328277 ;
  wire \$auto_328278 ;
  wire \$auto_328279 ;
  wire \$auto_328280 ;
  wire \$auto_328281 ;
  wire \$auto_328282 ;
  wire \$auto_328283 ;
  wire \$auto_328284 ;
  wire \$auto_328285 ;
  wire \$auto_328286 ;
  wire \$auto_328287 ;
  wire \$auto_328288 ;
  wire \$auto_328289 ;
  wire \$auto_328290 ;
  wire \$auto_328291 ;
  wire \$auto_328292 ;
  wire \$auto_328293 ;
  wire \$auto_328294 ;
  wire \$auto_328295 ;
  wire \$auto_328296 ;
  wire \$auto_328297 ;
  wire \$auto_328298 ;
  wire \$auto_328299 ;
  wire \$auto_328300 ;
  wire \$auto_328301 ;
  wire \$auto_328302 ;
  wire \$auto_328303 ;
  wire \$auto_328304 ;
  wire \$auto_328305 ;
  wire \$auto_328306 ;
  wire \$auto_328307 ;
  wire \$auto_328308 ;
  wire \$auto_328309 ;
  wire \$auto_328310 ;
  wire \$auto_328311 ;
  wire \$auto_328312 ;
  wire \$auto_328313 ;
  wire \$auto_328314 ;
  wire \$auto_328315 ;
  wire \$auto_328316 ;
  wire \$auto_328317 ;
  wire \$auto_328318 ;
  wire \$auto_328319 ;
  wire \$auto_328320 ;
  wire \$auto_328321 ;
  wire \$auto_328322 ;
  wire \$auto_328323 ;
  wire \$auto_328324 ;
  wire \$auto_328325 ;
  wire \$auto_328326 ;
  wire \$auto_328327 ;
  wire \$auto_328328 ;
  wire \$auto_328329 ;
  wire \$auto_328330 ;
  wire \$auto_328331 ;
  wire \$auto_328332 ;
  wire \$auto_328333 ;
  wire \$auto_328334 ;
  wire \$auto_328335 ;
  wire \$auto_328336 ;
  wire \$auto_328337 ;
  wire \$auto_328338 ;
  wire \$auto_328339 ;
  wire \$auto_328340 ;
  wire \$auto_328341 ;
  wire \$auto_328342 ;
  wire \$auto_328343 ;
  wire \$auto_328344 ;
  wire \$auto_328345 ;
  wire \$auto_328346 ;
  wire \$auto_328347 ;
  wire \$auto_328348 ;
  wire \$auto_328349 ;
  wire \$auto_328350 ;
  wire \$auto_328351 ;
  wire \$auto_328352 ;
  wire \$auto_328353 ;
  wire \$auto_328354 ;
  wire \$auto_328355 ;
  wire \$auto_328356 ;
  wire \$auto_328357 ;
  wire \$auto_328358 ;
  wire \$auto_328359 ;
  wire \$auto_328360 ;
  wire \$auto_328361 ;
  wire \$auto_328362 ;
  wire \$auto_328363 ;
  wire \$auto_328364 ;
  wire \$auto_328365 ;
  wire \$auto_328366 ;
  wire \$auto_328367 ;
  wire \$auto_328368 ;
  wire \$auto_328369 ;
  wire \$auto_328370 ;
  wire \$auto_328371 ;
  wire \$auto_328372 ;
  wire \$auto_328373 ;
  wire \$auto_328374 ;
  wire \$auto_328375 ;
  wire \$auto_328376 ;
  wire \$auto_328377 ;
  wire \$auto_328378 ;
  wire \$auto_328379 ;
  wire \$auto_328380 ;
  wire \$auto_328381 ;
  wire \$auto_328382 ;
  wire \$auto_328383 ;
  wire \$auto_328384 ;
  wire \$auto_328385 ;
  wire \$auto_328386 ;
  wire \$auto_328387 ;
  wire \$auto_328388 ;
  wire \$auto_328389 ;
  wire \$auto_328390 ;
  wire \$auto_328391 ;
  wire \$auto_328392 ;
  wire \$auto_328393 ;
  wire \$auto_328394 ;
  wire \$auto_328395 ;
  wire \$auto_328396 ;
  wire \$auto_328397 ;
  wire \$auto_328398 ;
  wire \$auto_328399 ;
  wire \$auto_328400 ;
  wire \$auto_328401 ;
  wire \$auto_328402 ;
  wire \$auto_328403 ;
  wire \$auto_328404 ;
  wire \$auto_328405 ;
  wire \$auto_328406 ;
  wire \$auto_328407 ;
  wire \$auto_328408 ;
  wire \$auto_328409 ;
  wire \$auto_328410 ;
  wire \$auto_328411 ;
  wire \$auto_328412 ;
  wire \$auto_328413 ;
  wire \$auto_328414 ;
  wire \$auto_328415 ;
  wire \$auto_328416 ;
  wire \$auto_328417 ;
  wire \$auto_328418 ;
  wire \$auto_328419 ;
  wire \$auto_328420 ;
  wire \$auto_328421 ;
  wire \$auto_328422 ;
  wire \$auto_328423 ;
  wire \$auto_328424 ;
  wire \$auto_328425 ;
  wire \$auto_328426 ;
  wire \$auto_328427 ;
  wire \$auto_328428 ;
  wire \$auto_328429 ;
  wire \$auto_328430 ;
  wire \$auto_328431 ;
  wire \$auto_328432 ;
  wire \$auto_328433 ;
  wire \$auto_328434 ;
  wire \$auto_328435 ;
  wire \$auto_328436 ;
  wire \$auto_328437 ;
  wire \$auto_328438 ;
  wire \$auto_328439 ;
  wire \$auto_328440 ;
  wire \$auto_328441 ;
  wire \$auto_328442 ;
  wire \$auto_328443 ;
  wire \$auto_328444 ;
  wire \$auto_328445 ;
  wire \$auto_328446 ;
  wire \$auto_328447 ;
  wire \$auto_328448 ;
  wire \$auto_328449 ;
  wire \$auto_328450 ;
  wire \$auto_328451 ;
  wire \$auto_328452 ;
  wire \$auto_328453 ;
  wire \$auto_328454 ;
  wire \$auto_328455 ;
  wire \$auto_328456 ;
  wire \$auto_328457 ;
  wire \$auto_328458 ;
  wire \$auto_328459 ;
  wire \$auto_328460 ;
  wire \$auto_328461 ;
  wire \$auto_328462 ;
  wire \$auto_328463 ;
  wire \$auto_328464 ;
  wire \$auto_328465 ;
  wire \$auto_328466 ;
  wire \$auto_328467 ;
  wire \$auto_328468 ;
  wire \$auto_328469 ;
  wire \$auto_328470 ;
  wire \$auto_328471 ;
  wire \$auto_328472 ;
  wire \$auto_328473 ;
  wire \$auto_328474 ;
  wire \$auto_328475 ;
  wire \$auto_328476 ;
  wire \$auto_328477 ;
  wire \$auto_328478 ;
  wire \$auto_328479 ;
  wire \$auto_328480 ;
  wire \$auto_328481 ;
  wire \$auto_328482 ;
  wire \$auto_328483 ;
  wire \$auto_328484 ;
  wire \$auto_328485 ;
  wire \$auto_328486 ;
  wire \$auto_328487 ;
  wire \$auto_328488 ;
  wire \$auto_328489 ;
  wire \$auto_328490 ;
  wire \$auto_328491 ;
  wire \$auto_328492 ;
  wire \$auto_328493 ;
  wire \$auto_328494 ;
  wire \$auto_328495 ;
  wire \$auto_328496 ;
  wire \$auto_328497 ;
  wire \$auto_328498 ;
  wire \$auto_328499 ;
  wire \$auto_328500 ;
  wire \$auto_328501 ;
  wire \$auto_328502 ;
  wire \$auto_328503 ;
  wire \$auto_328504 ;
  wire \$auto_328505 ;
  wire \$auto_328506 ;
  wire \$auto_328507 ;
  wire \$auto_328508 ;
  wire \$auto_328509 ;
  wire \$auto_328510 ;
  wire \$auto_328511 ;
  wire \$auto_328512 ;
  wire \$auto_328513 ;
  wire \$auto_328514 ;
  wire \$auto_328515 ;
  wire \$auto_328516 ;
  wire \$auto_328517 ;
  wire \$auto_328518 ;
  wire \$auto_328519 ;
  wire \$auto_328520 ;
  wire \$clk_buf_$ibuf_clock ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326661 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326662 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326663 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326664 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326665 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326666 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326667 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326668 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326669 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326670 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326671 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326672 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326673 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326674 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326675 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326676 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326677 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326678 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326679 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326680 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326681 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326682 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326683 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326684 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326685 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326686 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326687 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326688 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326689 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326690 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326691 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326692 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326693 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326694 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326695 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326696 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326697 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326698 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326699 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326700 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326701 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326702 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326703 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326704 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326705 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326706 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326707 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326708 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326709 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326710 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326711 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326712 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326713 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326714 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326715 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326716 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326717 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326718 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326719 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326720 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326721 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326722 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326723 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326724 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326725 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326726 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326727 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326728 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326729 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326730 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326731 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326732 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326733 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326734 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326735 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326736 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326737 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326738 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326739 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326740 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326741 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326742 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326743 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326744 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326745 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326746 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326747 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326748 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326749 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326750 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326751 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326752 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326753 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326754 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326755 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326756 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326757 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326758 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326759 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326760 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326761 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326762 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326763 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326764 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326765 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326766 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326767 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326768 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326769 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326770 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326771 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326772 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326773 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326774 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326775 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326776 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326777 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326778 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326779 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326780 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326781 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326782 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326783 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326784 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326785 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326786 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326787 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326788 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326789 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326790 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326791 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326792 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326793 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326794 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326795 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326796 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326797 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326798 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326799 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326800 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326801 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326802 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326803 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326804 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326805 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326806 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326807 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326808 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326809 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326810 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326811 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326812 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326813 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326814 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326815 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326816 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326817 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326818 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326819 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326820 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326821 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326822 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326823 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326824 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326825 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326826 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326827 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326828 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326829 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326830 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326831 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326832 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326833 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326834 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326835 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326836 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326837 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326838 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326839 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326840 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326841 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326842 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326843 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326844 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326845 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326846 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326847 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326848 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326849 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326850 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326851 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326852 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326853 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326854 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326855 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326856 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326857 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326858 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326859 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326860 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326861 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326862 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326863 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326864 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326865 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326866 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326867 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326868 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326869 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326870 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326871 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326872 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326873 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326874 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326875 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326876 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326877 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326878 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326879 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326880 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326881 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326882 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326883 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326884 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326885 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326886 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326887 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326888 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326889 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326890 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326891 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326892 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326893 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326894 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326895 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326896 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326897 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326898 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326899 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326900 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326901 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326902 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326903 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326904 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326905 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326906 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326907 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326908 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326909 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326910 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326911 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326912 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326913 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326914 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326915 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326916 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326917 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326918 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326919 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326920 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326921 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326922 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326923 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326924 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326925 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326926 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326927 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326928 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326929 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326930 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326931 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326932 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326933 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326934 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326935 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326936 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326937 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326938 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326939 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326940 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326941 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326942 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326943 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326944 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326945 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326946 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326947 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326948 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326949 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326950 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326951 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326952 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326953 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326954 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326955 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326956 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326957 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326958 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326959 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326960 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326961 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326962 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326963 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326964 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326965 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326966 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326967 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326968 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326969 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326970 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326971 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326972 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326973 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326974 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326975 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326976 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326977 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326978 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326979 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326980 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326981 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326982 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326983 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326984 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326985 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326986 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326987 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326988 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326989 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326990 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326991 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326992 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326993 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326994 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326995 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326996 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326997 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326998 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$326999 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327000 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327001 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327002 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327003 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327004 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327005 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327006 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327007 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327008 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327009 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327010 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327011 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327012 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327013 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327014 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327015 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327016 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327017 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327018 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327019 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327020 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327021 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327022 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327023 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327024 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327025 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327026 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327027 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327028 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327029 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327030 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327031 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327032 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327033 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327034 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327035 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327036 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327037 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327038 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327039 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327040 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327041 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327042 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327043 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327044 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327045 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327046 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327047 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327048 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327049 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327050 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327051 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327052 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327053 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327054 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327055 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327056 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327057 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327058 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327059 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327060 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327061 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327062 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327063 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327064 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327065 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327066 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327067 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327068 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327069 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327070 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327071 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327072 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327073 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327074 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327075 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327076 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327077 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327078 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327079 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327080 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327081 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327082 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327083 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327084 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327085 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327086 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327087 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327088 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327089 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327090 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327091 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327092 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327093 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327094 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327095 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327096 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327097 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327098 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327099 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327100 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327101 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327102 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327103 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327104 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327105 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327106 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327107 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327108 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327109 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327110 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327111 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327112 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327113 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327114 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327115 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327116 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327117 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327118 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327119 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327120 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327121 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327122 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327123 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327124 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327125 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327126 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327127 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327128 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327129 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327130 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327131 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327132 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327133 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327134 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327135 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327136 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327137 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327138 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327139 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327140 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327141 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327142 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327143 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327144 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327145 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327146 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327147 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327148 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327149 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327150 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327151 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327152 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327153 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327154 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327155 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327156 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327157 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327158 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327159 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327160 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327161 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327162 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327163 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327164 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327165 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327166 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327167 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327168 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327169 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327170 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327171 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327172 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327173 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327174 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327175 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327176 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327177 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327178 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327179 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327180 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327181 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327182 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327183 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327184 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327185 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327186 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327187 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327188 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327189 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327190 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327191 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327192 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327193 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327194 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327195 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327196 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327197 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327198 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327199 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327200 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327201 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327202 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327203 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327204 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327205 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327206 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327207 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327208 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327209 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327210 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327211 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327212 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327213 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327214 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327215 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327216 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327217 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327218 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327219 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327220 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327221 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327222 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327223 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327224 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327225 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327226 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327227 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327228 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327229 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327230 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327231 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327232 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327233 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327234 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327235 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327236 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327237 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327238 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327239 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327240 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327241 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327242 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327243 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327244 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327245 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327246 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327247 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327248 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327249 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327250 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327251 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327252 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327253 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327254 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327255 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327256 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327257 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327258 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327259 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327260 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327261 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327262 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327263 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327264 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327265 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327266 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327267 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327268 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327269 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327270 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327271 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327272 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327273 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327274 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327275 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327276 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327277 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327278 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327279 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327280 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327281 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327282 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327283 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327284 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327285 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327286 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327287 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327288 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327289 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327290 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327291 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327292 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327293 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327294 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327295 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327296 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327297 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327298 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327299 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327300 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327301 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327302 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327303 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327304 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327305 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327306 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327307 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327308 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327309 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327310 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327311 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327312 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327313 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327314 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327315 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327316 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327317 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327318 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327319 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327320 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327321 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327322 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327323 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327324 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327325 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327326 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327327 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327328 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327329 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327330 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327331 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327332 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327333 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327334 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327335 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327336 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327337 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327338 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327339 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327340 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327341 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327342 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327343 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327344 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327345 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327346 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327347 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327348 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327349 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327350 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327351 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327352 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327353 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327354 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327355 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327356 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327357 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327358 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327359 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327360 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327361 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327362 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327363 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327364 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327365 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327366 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327367 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327368 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327369 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327370 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327371 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327372 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327373 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327374 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327375 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327376 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327377 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327378 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327379 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327380 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327381 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327382 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327383 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327384 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327385 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327386 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327387 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327388 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327389 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327390 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327391 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327392 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327393 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327394 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327395 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327396 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327397 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327398 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327399 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327400 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327401 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327402 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327403 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327404 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327405 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327406 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327407 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327408 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327409 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327410 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327411 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327412 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327413 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327414 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327415 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327416 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327417 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327418 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327419 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327420 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327421 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327422 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327423 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327424 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327425 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327426 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327427 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327428 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327429 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327430 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327431 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327432 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327433 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327434 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327435 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327436 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327437 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327438 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327439 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327440 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327441 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327442 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327443 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327444 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327445 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327446 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327447 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327448 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327449 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327450 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327451 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327452 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327453 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327454 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327455 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327456 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327457 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327458 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327459 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327460 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327461 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327462 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327463 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327464 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327465 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327466 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327467 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327468 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327469 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327470 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327471 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327472 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327473 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327474 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327475 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327476 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327477 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327478 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327479 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327480 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327481 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327482 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327483 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327484 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327485 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327486 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327487 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327488 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327489 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327490 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327491 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327492 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327493 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327494 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327495 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327496 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327497 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327498 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327499 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327500 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327501 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327502 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327503 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327504 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327505 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327506 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327507 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327508 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327509 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327510 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327511 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327512 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327513 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327514 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327515 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327516 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327517 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327518 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327519 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327520 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327521 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327522 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327523 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327524 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327525 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327526 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327527 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327528 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327529 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327530 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327531 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327532 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327533 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327534 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327535 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327536 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327537 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327538 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327539 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327540 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327541 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327542 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327543 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327544 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327545 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327546 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327547 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327548 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327549 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327550 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327551 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327552 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327553 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327554 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327555 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327556 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327557 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327558 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327559 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327560 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327561 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327562 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327563 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327564 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327565 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327566 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327567 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327568 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327569 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327570 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327571 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327572 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327573 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327574 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327575 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327576 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327577 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327578 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327579 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327580 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327581 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327582 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327583 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327584 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327585 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327586 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327587 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327588 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327589 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327590 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327591 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327592 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327593 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327594 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327595 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327596 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327597 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327598 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327599 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327600 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327601 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327602 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327603 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327604 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327605 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327606 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327607 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327608 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327609 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327610 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327611 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327612 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327613 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327614 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327615 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327616 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327617 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327618 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327619 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327620 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327621 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327622 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327623 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327624 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327625 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327626 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327627 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327628 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327629 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327630 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327631 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327632 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327633 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327634 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327635 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327636 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327637 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327638 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327639 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327640 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327641 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327642 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327643 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327644 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327645 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327646 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327647 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327648 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327649 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327650 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327651 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327652 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327653 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327654 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327655 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327656 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327657 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327658 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327659 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327660 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327661 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327662 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327663 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327664 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327665 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327666 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327667 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327668 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327669 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327670 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327671 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327672 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327673 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327674 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327675 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327676 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327677 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327678 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327679 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327680 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327681 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327682 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327683 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327684 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327685 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327686 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327687 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327688 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327689 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327690 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327691 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327692 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327693 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327694 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327695 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327696 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327697 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327698 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327699 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327700 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327701 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327702 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327703 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327704 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327705 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327706 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327707 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327708 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327709 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327710 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327711 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327712 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327713 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327714 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327715 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327716 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327717 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327718 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327719 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327720 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327721 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327722 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327723 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327724 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327725 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327726 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327727 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327728 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327729 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327730 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327731 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327732 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327733 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327734 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327735 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327736 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327737 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327738 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327739 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327740 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327741 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327742 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327743 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327744 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327745 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327746 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327747 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327748 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327749 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327750 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327751 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327752 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327753 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327754 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327755 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327756 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327757 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327758 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327759 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327760 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327761 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327762 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327763 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327764 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327765 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327766 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327767 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327768 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327769 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327770 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327771 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327772 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327773 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327774 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327775 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327776 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327777 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327778 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327779 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327780 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327781 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327782 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327783 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327784 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327785 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327786 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327787 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327788 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327789 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327790 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327791 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327792 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327793 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327794 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327795 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327796 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327797 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327798 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327799 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327800 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327801 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327802 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327803 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327804 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327805 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327806 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327807 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327808 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327809 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327810 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327811 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327812 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327813 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327814 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327815 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327816 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327817 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327818 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327819 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327820 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327821 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327822 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327823 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327824 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327825 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327826 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327827 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327828 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327829 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327830 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327831 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327832 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327833 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327834 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327835 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327836 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327837 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327838 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327839 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327840 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327841 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327842 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327843 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327844 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327845 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327846 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327847 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327848 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327849 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327850 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327851 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327852 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327853 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327854 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327855 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327856 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327857 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327858 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327859 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327860 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327861 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327862 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327863 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327864 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327865 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327866 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327867 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327868 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327869 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327870 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327871 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327872 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327873 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327874 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327875 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327876 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327877 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327878 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327879 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327880 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327881 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327882 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327883 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327884 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327885 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327886 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327887 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327888 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327889 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327890 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327891 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327892 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327893 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327894 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327895 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327896 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327897 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327898 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327899 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327900 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327901 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327902 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327903 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327904 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327905 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327906 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327907 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327908 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327909 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327910 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327911 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327912 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327913 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327914 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327915 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327916 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327917 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327918 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327919 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327920 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327921 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327922 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327923 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327924 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327925 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327926 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327927 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327928 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327929 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327930 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327931 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327932 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327933 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327934 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327935 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327936 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327937 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327938 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327939 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327940 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327941 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327942 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327943 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327944 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327945 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327946 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327947 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327948 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327949 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327950 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327951 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327952 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327953 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327954 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327955 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327956 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327957 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327958 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327959 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327960 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327961 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327962 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327963 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327964 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327965 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327966 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327967 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327968 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327969 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327970 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327971 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327972 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327973 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327974 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327975 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327976 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327977 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327978 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327979 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327980 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327981 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327982 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327983 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327984 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327985 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327986 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327987 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327988 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327989 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327990 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327991 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327992 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327993 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327994 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327995 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327996 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327997 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327998 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$327999 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328000 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328001 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328002 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328003 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328004 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328005 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328006 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328007 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328008 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328009 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328010 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328011 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328012 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328013 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328014 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328015 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328016 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328017 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328018 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328019 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328020 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328021 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328022 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328023 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328024 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328025 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328026 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328027 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328028 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328029 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328030 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328031 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328032 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328033 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328034 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328035 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328036 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328037 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328038 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328039 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328040 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328041 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328042 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328043 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328044 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328045 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328046 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328047 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328048 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328049 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328050 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328051 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328052 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328053 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328054 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328055 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328056 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328057 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328058 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328059 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328060 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328061 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328062 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328063 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328064 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328065 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328066 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328067 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328068 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328069 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328070 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328071 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328072 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328073 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328074 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328075 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328076 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328077 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328078 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328079 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328080 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328081 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328082 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328083 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328084 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328085 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328086 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328087 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328088 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328089 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328090 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328091 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328092 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328093 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328094 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328095 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328096 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328097 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328098 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328099 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328100 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328101 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328102 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328103 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328104 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328105 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328106 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328107 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328108 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328109 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328110 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328111 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328112 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328113 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328114 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328115 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328116 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328117 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328118 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328119 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328120 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328121 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328122 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328123 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328124 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328125 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328126 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328127 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328128 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328129 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328130 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328131 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328132 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328133 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328134 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328135 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328136 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328137 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328138 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328139 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328140 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328141 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328142 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328143 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328144 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328145 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328146 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328147 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328148 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328149 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328150 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328151 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328152 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328153 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328154 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328155 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328156 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328157 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328158 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328159 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328160 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328161 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328162 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328163 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328164 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328165 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328166 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328167 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328168 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328169 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328170 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328171 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328172 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328173 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328174 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328175 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328176 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328177 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328178 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328179 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328180 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328181 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328182 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328183 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328184 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328185 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328186 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328187 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328188 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328189 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328190 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328191 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328192 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328193 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328194 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328195 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328196 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328197 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328198 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328199 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328200 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328201 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328202 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328203 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328204 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328205 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328206 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328207 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328208 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328209 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328210 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328211 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328212 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328213 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328214 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328215 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328216 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328217 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328218 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328219 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328220 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328221 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328222 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328223 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328224 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328225 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328226 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328227 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328228 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328229 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328230 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328231 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328232 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328233 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328234 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328235 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328236 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328237 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328238 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328239 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328240 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328241 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328242 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328243 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328244 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328245 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328246 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328247 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328248 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328249 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328250 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328251 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328252 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328253 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328254 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328255 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328256 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328257 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328258 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328259 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$328260 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[100] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[101] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[102] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[103] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[104] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[105] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[106] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[107] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[108] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[109] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[110] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[111] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[112] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[113] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[114] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[115] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[116] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[117] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[118] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[119] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[120] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[121] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[122] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[123] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[124] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[125] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[126] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[127] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[32] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[33] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[34] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[35] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[36] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[37] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[38] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[39] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[40] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[41] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[42] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[43] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[44] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[45] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[46] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[47] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[48] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[49] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[50] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[51] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[52] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[53] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[54] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[55] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[56] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[57] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[58] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[59] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[60] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[61] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[62] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[63] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[64] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[65] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[66] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[67] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[68] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[69] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[70] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[71] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[72] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[73] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[74] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[75] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[76] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[77] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[78] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[79] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[80] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[81] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[82] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[83] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[84] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[85] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[86] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[87] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[88] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[89] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[90] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[91] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[92] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[93] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[94] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[95] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[96] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[97] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[98] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[99] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$f2g_tx_out_$obuf_dataout_temp[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[100] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[101] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[102] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[103] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[104] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[105] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[106] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[107] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[108] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[109] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[110] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[111] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[112] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[113] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[114] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[115] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[116] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[117] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[118] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[119] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[120] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[121] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[122] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[123] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[124] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[125] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[126] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[127] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[32] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[33] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[34] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[35] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[36] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[37] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[38] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[39] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[40] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[41] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[42] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[43] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[44] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[45] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[46] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[47] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[48] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[49] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[50] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[51] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[52] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[53] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[54] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[55] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[56] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[57] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[58] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[59] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[60] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[61] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[62] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[63] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[64] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[65] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[66] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[67] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[68] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[69] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[70] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[71] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[72] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[73] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[74] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[75] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[76] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[77] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[78] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[79] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[80] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[81] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[82] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[83] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[84] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[85] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[86] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[87] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[88] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[89] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[90] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[91] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[92] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[93] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[94] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[95] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[96] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[97] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[98] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[99] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:10.5-10.16" *)
  wire \$ibuf_datain_temp[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:11.5-11.10" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:11.5-11.10" *)
  wire \$ibuf_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:13.5-13.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:13.5-13.23" *)
  wire \$ibuf_select_datain_temp[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:13.5-13.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:13.5-13.23" *)
  wire \$ibuf_select_datain_temp[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[100] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[101] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[102] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[103] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[104] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[105] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[106] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[107] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[108] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[109] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[110] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[111] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[112] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[113] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[114] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[115] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[116] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[117] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[118] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[119] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[120] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[121] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[122] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[123] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[124] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[125] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[126] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[127] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[32] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[33] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[34] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[35] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[36] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[37] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[38] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[39] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[40] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[41] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[42] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[43] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[44] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[45] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[46] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[47] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[48] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[49] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[50] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[51] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[52] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[53] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[54] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[55] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[56] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[57] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[58] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[59] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[60] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[61] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[62] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[63] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[64] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[65] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[66] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[67] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[68] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[69] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[70] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[71] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[72] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[73] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[74] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[75] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[76] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[77] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[78] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[79] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[80] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[81] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[82] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[83] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[84] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[85] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[86] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[87] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[88] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[89] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[90] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[91] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[92] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[93] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[94] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[95] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[96] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[97] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[98] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[99] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:12.5-12.17" *)
  wire \$obuf_dataout_temp[9] ;
  wire \emu_init_new_data_1135[0] ;
  wire \emu_init_new_data_1135[100] ;
  wire \emu_init_new_data_1135[101] ;
  wire \emu_init_new_data_1135[102] ;
  wire \emu_init_new_data_1135[103] ;
  wire \emu_init_new_data_1135[104] ;
  wire \emu_init_new_data_1135[105] ;
  wire \emu_init_new_data_1135[106] ;
  wire \emu_init_new_data_1135[107] ;
  wire \emu_init_new_data_1135[108] ;
  wire \emu_init_new_data_1135[109] ;
  wire \emu_init_new_data_1135[10] ;
  wire \emu_init_new_data_1135[110] ;
  wire \emu_init_new_data_1135[111] ;
  wire \emu_init_new_data_1135[112] ;
  wire \emu_init_new_data_1135[113] ;
  wire \emu_init_new_data_1135[114] ;
  wire \emu_init_new_data_1135[115] ;
  wire \emu_init_new_data_1135[116] ;
  wire \emu_init_new_data_1135[117] ;
  wire \emu_init_new_data_1135[118] ;
  wire \emu_init_new_data_1135[119] ;
  wire \emu_init_new_data_1135[11] ;
  wire \emu_init_new_data_1135[120] ;
  wire \emu_init_new_data_1135[121] ;
  wire \emu_init_new_data_1135[122] ;
  wire \emu_init_new_data_1135[123] ;
  wire \emu_init_new_data_1135[124] ;
  wire \emu_init_new_data_1135[125] ;
  wire \emu_init_new_data_1135[126] ;
  wire \emu_init_new_data_1135[127] ;
  wire \emu_init_new_data_1135[12] ;
  wire \emu_init_new_data_1135[13] ;
  wire \emu_init_new_data_1135[14] ;
  wire \emu_init_new_data_1135[15] ;
  wire \emu_init_new_data_1135[16] ;
  wire \emu_init_new_data_1135[17] ;
  wire \emu_init_new_data_1135[18] ;
  wire \emu_init_new_data_1135[19] ;
  wire \emu_init_new_data_1135[1] ;
  wire \emu_init_new_data_1135[20] ;
  wire \emu_init_new_data_1135[21] ;
  wire \emu_init_new_data_1135[22] ;
  wire \emu_init_new_data_1135[23] ;
  wire \emu_init_new_data_1135[24] ;
  wire \emu_init_new_data_1135[25] ;
  wire \emu_init_new_data_1135[26] ;
  wire \emu_init_new_data_1135[27] ;
  wire \emu_init_new_data_1135[28] ;
  wire \emu_init_new_data_1135[29] ;
  wire \emu_init_new_data_1135[2] ;
  wire \emu_init_new_data_1135[30] ;
  wire \emu_init_new_data_1135[31] ;
  wire \emu_init_new_data_1135[32] ;
  wire \emu_init_new_data_1135[33] ;
  wire \emu_init_new_data_1135[34] ;
  wire \emu_init_new_data_1135[35] ;
  wire \emu_init_new_data_1135[36] ;
  wire \emu_init_new_data_1135[37] ;
  wire \emu_init_new_data_1135[38] ;
  wire \emu_init_new_data_1135[39] ;
  wire \emu_init_new_data_1135[3] ;
  wire \emu_init_new_data_1135[40] ;
  wire \emu_init_new_data_1135[41] ;
  wire \emu_init_new_data_1135[42] ;
  wire \emu_init_new_data_1135[43] ;
  wire \emu_init_new_data_1135[44] ;
  wire \emu_init_new_data_1135[45] ;
  wire \emu_init_new_data_1135[46] ;
  wire \emu_init_new_data_1135[47] ;
  wire \emu_init_new_data_1135[48] ;
  wire \emu_init_new_data_1135[49] ;
  wire \emu_init_new_data_1135[4] ;
  wire \emu_init_new_data_1135[50] ;
  wire \emu_init_new_data_1135[51] ;
  wire \emu_init_new_data_1135[52] ;
  wire \emu_init_new_data_1135[53] ;
  wire \emu_init_new_data_1135[54] ;
  wire \emu_init_new_data_1135[55] ;
  wire \emu_init_new_data_1135[56] ;
  wire \emu_init_new_data_1135[57] ;
  wire \emu_init_new_data_1135[58] ;
  wire \emu_init_new_data_1135[59] ;
  wire \emu_init_new_data_1135[5] ;
  wire \emu_init_new_data_1135[60] ;
  wire \emu_init_new_data_1135[61] ;
  wire \emu_init_new_data_1135[62] ;
  wire \emu_init_new_data_1135[63] ;
  wire \emu_init_new_data_1135[64] ;
  wire \emu_init_new_data_1135[65] ;
  wire \emu_init_new_data_1135[66] ;
  wire \emu_init_new_data_1135[67] ;
  wire \emu_init_new_data_1135[68] ;
  wire \emu_init_new_data_1135[69] ;
  wire \emu_init_new_data_1135[6] ;
  wire \emu_init_new_data_1135[70] ;
  wire \emu_init_new_data_1135[71] ;
  wire \emu_init_new_data_1135[72] ;
  wire \emu_init_new_data_1135[73] ;
  wire \emu_init_new_data_1135[74] ;
  wire \emu_init_new_data_1135[75] ;
  wire \emu_init_new_data_1135[76] ;
  wire \emu_init_new_data_1135[77] ;
  wire \emu_init_new_data_1135[78] ;
  wire \emu_init_new_data_1135[79] ;
  wire \emu_init_new_data_1135[7] ;
  wire \emu_init_new_data_1135[80] ;
  wire \emu_init_new_data_1135[81] ;
  wire \emu_init_new_data_1135[82] ;
  wire \emu_init_new_data_1135[83] ;
  wire \emu_init_new_data_1135[84] ;
  wire \emu_init_new_data_1135[85] ;
  wire \emu_init_new_data_1135[86] ;
  wire \emu_init_new_data_1135[87] ;
  wire \emu_init_new_data_1135[88] ;
  wire \emu_init_new_data_1135[89] ;
  wire \emu_init_new_data_1135[8] ;
  wire \emu_init_new_data_1135[90] ;
  wire \emu_init_new_data_1135[91] ;
  wire \emu_init_new_data_1135[92] ;
  wire \emu_init_new_data_1135[93] ;
  wire \emu_init_new_data_1135[94] ;
  wire \emu_init_new_data_1135[95] ;
  wire \emu_init_new_data_1135[96] ;
  wire \emu_init_new_data_1135[97] ;
  wire \emu_init_new_data_1135[98] ;
  wire \emu_init_new_data_1135[99] ;
  wire \emu_init_new_data_1135[9] ;
  wire \emu_init_new_data_1159[0] ;
  wire \emu_init_new_data_1159[100] ;
  wire \emu_init_new_data_1159[101] ;
  wire \emu_init_new_data_1159[102] ;
  wire \emu_init_new_data_1159[103] ;
  wire \emu_init_new_data_1159[104] ;
  wire \emu_init_new_data_1159[105] ;
  wire \emu_init_new_data_1159[106] ;
  wire \emu_init_new_data_1159[107] ;
  wire \emu_init_new_data_1159[108] ;
  wire \emu_init_new_data_1159[109] ;
  wire \emu_init_new_data_1159[10] ;
  wire \emu_init_new_data_1159[110] ;
  wire \emu_init_new_data_1159[111] ;
  wire \emu_init_new_data_1159[112] ;
  wire \emu_init_new_data_1159[113] ;
  wire \emu_init_new_data_1159[114] ;
  wire \emu_init_new_data_1159[115] ;
  wire \emu_init_new_data_1159[116] ;
  wire \emu_init_new_data_1159[117] ;
  wire \emu_init_new_data_1159[118] ;
  wire \emu_init_new_data_1159[119] ;
  wire \emu_init_new_data_1159[11] ;
  wire \emu_init_new_data_1159[120] ;
  wire \emu_init_new_data_1159[121] ;
  wire \emu_init_new_data_1159[122] ;
  wire \emu_init_new_data_1159[123] ;
  wire \emu_init_new_data_1159[124] ;
  wire \emu_init_new_data_1159[125] ;
  wire \emu_init_new_data_1159[126] ;
  wire \emu_init_new_data_1159[127] ;
  wire \emu_init_new_data_1159[12] ;
  wire \emu_init_new_data_1159[13] ;
  wire \emu_init_new_data_1159[14] ;
  wire \emu_init_new_data_1159[15] ;
  wire \emu_init_new_data_1159[16] ;
  wire \emu_init_new_data_1159[17] ;
  wire \emu_init_new_data_1159[18] ;
  wire \emu_init_new_data_1159[19] ;
  wire \emu_init_new_data_1159[1] ;
  wire \emu_init_new_data_1159[20] ;
  wire \emu_init_new_data_1159[21] ;
  wire \emu_init_new_data_1159[22] ;
  wire \emu_init_new_data_1159[23] ;
  wire \emu_init_new_data_1159[24] ;
  wire \emu_init_new_data_1159[25] ;
  wire \emu_init_new_data_1159[26] ;
  wire \emu_init_new_data_1159[27] ;
  wire \emu_init_new_data_1159[28] ;
  wire \emu_init_new_data_1159[29] ;
  wire \emu_init_new_data_1159[2] ;
  wire \emu_init_new_data_1159[30] ;
  wire \emu_init_new_data_1159[31] ;
  wire \emu_init_new_data_1159[32] ;
  wire \emu_init_new_data_1159[33] ;
  wire \emu_init_new_data_1159[34] ;
  wire \emu_init_new_data_1159[35] ;
  wire \emu_init_new_data_1159[36] ;
  wire \emu_init_new_data_1159[37] ;
  wire \emu_init_new_data_1159[38] ;
  wire \emu_init_new_data_1159[39] ;
  wire \emu_init_new_data_1159[3] ;
  wire \emu_init_new_data_1159[40] ;
  wire \emu_init_new_data_1159[41] ;
  wire \emu_init_new_data_1159[42] ;
  wire \emu_init_new_data_1159[43] ;
  wire \emu_init_new_data_1159[44] ;
  wire \emu_init_new_data_1159[45] ;
  wire \emu_init_new_data_1159[46] ;
  wire \emu_init_new_data_1159[47] ;
  wire \emu_init_new_data_1159[48] ;
  wire \emu_init_new_data_1159[49] ;
  wire \emu_init_new_data_1159[4] ;
  wire \emu_init_new_data_1159[50] ;
  wire \emu_init_new_data_1159[51] ;
  wire \emu_init_new_data_1159[52] ;
  wire \emu_init_new_data_1159[53] ;
  wire \emu_init_new_data_1159[54] ;
  wire \emu_init_new_data_1159[55] ;
  wire \emu_init_new_data_1159[56] ;
  wire \emu_init_new_data_1159[57] ;
  wire \emu_init_new_data_1159[58] ;
  wire \emu_init_new_data_1159[59] ;
  wire \emu_init_new_data_1159[5] ;
  wire \emu_init_new_data_1159[60] ;
  wire \emu_init_new_data_1159[61] ;
  wire \emu_init_new_data_1159[62] ;
  wire \emu_init_new_data_1159[63] ;
  wire \emu_init_new_data_1159[64] ;
  wire \emu_init_new_data_1159[65] ;
  wire \emu_init_new_data_1159[66] ;
  wire \emu_init_new_data_1159[67] ;
  wire \emu_init_new_data_1159[68] ;
  wire \emu_init_new_data_1159[69] ;
  wire \emu_init_new_data_1159[6] ;
  wire \emu_init_new_data_1159[70] ;
  wire \emu_init_new_data_1159[71] ;
  wire \emu_init_new_data_1159[72] ;
  wire \emu_init_new_data_1159[73] ;
  wire \emu_init_new_data_1159[74] ;
  wire \emu_init_new_data_1159[75] ;
  wire \emu_init_new_data_1159[76] ;
  wire \emu_init_new_data_1159[77] ;
  wire \emu_init_new_data_1159[78] ;
  wire \emu_init_new_data_1159[79] ;
  wire \emu_init_new_data_1159[7] ;
  wire \emu_init_new_data_1159[80] ;
  wire \emu_init_new_data_1159[81] ;
  wire \emu_init_new_data_1159[82] ;
  wire \emu_init_new_data_1159[83] ;
  wire \emu_init_new_data_1159[84] ;
  wire \emu_init_new_data_1159[85] ;
  wire \emu_init_new_data_1159[86] ;
  wire \emu_init_new_data_1159[87] ;
  wire \emu_init_new_data_1159[88] ;
  wire \emu_init_new_data_1159[89] ;
  wire \emu_init_new_data_1159[8] ;
  wire \emu_init_new_data_1159[90] ;
  wire \emu_init_new_data_1159[91] ;
  wire \emu_init_new_data_1159[92] ;
  wire \emu_init_new_data_1159[93] ;
  wire \emu_init_new_data_1159[94] ;
  wire \emu_init_new_data_1159[95] ;
  wire \emu_init_new_data_1159[96] ;
  wire \emu_init_new_data_1159[97] ;
  wire \emu_init_new_data_1159[98] ;
  wire \emu_init_new_data_1159[99] ;
  wire \emu_init_new_data_1159[9] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[0] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[100] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[101] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[102] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[103] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[104] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[105] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[106] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[107] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[108] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[109] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[10] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[110] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[111] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[112] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[113] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[114] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[115] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[116] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[117] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[118] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[119] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[11] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[120] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[121] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[122] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[123] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[124] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[125] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[126] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[127] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[12] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[13] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[14] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[15] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[16] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[17] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[18] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[19] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[1] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[20] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[21] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[22] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[23] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[24] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[25] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[26] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[27] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[28] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[29] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[2] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[30] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[31] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[32] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[33] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[34] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[35] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[36] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[37] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[38] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[39] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[3] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[40] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[41] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[42] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[43] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[44] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[45] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[46] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[47] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[48] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[49] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[4] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[50] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[51] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[52] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[53] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[54] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[55] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[56] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[57] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[58] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[59] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[5] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[60] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[61] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[62] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[63] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[64] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[65] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[66] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[67] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[68] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[69] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[6] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[70] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[71] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[72] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[73] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[74] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[75] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[76] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[77] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[78] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[79] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[7] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[80] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[81] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[82] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[83] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[84] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[85] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[86] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[87] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[88] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[89] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[8] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[90] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[91] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[92] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[93] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[94] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[95] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[96] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[97] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[98] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[99] ;
  (* hdlname = "multi_enc_decx2x4 dataout1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:19.5-19.13" *)
  wire \multi_enc_decx2x4.dataout1[9] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[0] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[100] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[101] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[102] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[103] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[104] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[105] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[106] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[107] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[108] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[109] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[10] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[110] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[111] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[112] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[113] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[114] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[115] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[116] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[117] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[118] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[119] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[11] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[120] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[121] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[122] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[123] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[124] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[125] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[126] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[127] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[12] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[13] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[14] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[15] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[16] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[17] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[18] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[19] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[1] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[20] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[21] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[22] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[23] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[24] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[25] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[26] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[27] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[28] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[29] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[2] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[30] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[31] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[32] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[33] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[34] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[35] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[36] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[37] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[38] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[39] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[3] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[40] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[41] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[42] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[43] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[44] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[45] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[46] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[47] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[48] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[49] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[4] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[50] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[51] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[52] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[53] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[54] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[55] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[56] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[57] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[58] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[59] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[5] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[60] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[61] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[62] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[63] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[64] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[65] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[66] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[67] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[68] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[69] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[6] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[70] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[71] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[72] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[73] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[74] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[75] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[76] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[77] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[78] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[79] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[7] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[80] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[81] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[82] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[83] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[84] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[85] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[86] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[87] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[88] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[89] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[8] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[90] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[91] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[92] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[93] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[94] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[95] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[96] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[97] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[98] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[99] ;
  (* hdlname = "multi_enc_decx2x4 dataout1_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:20.5-20.15" *)
  wire \multi_enc_decx2x4.dataout1_0[9] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[0] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[100] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[101] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[102] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[103] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[104] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[105] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[106] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[107] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[108] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[109] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[10] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[110] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[111] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[112] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[113] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[114] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[115] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[116] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[117] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[118] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[119] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[11] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[120] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[121] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[122] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[123] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[124] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[125] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[126] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[127] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[12] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[13] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[14] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[15] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[16] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[17] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[18] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[19] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[1] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[20] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[21] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[22] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[23] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[24] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[25] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[26] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[27] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[28] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[29] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[2] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[30] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[31] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[32] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[33] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[34] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[35] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[36] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[37] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[38] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[39] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[3] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[40] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[41] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[42] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[43] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[44] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[45] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[46] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[47] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[48] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[49] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[4] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[50] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[51] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[52] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[53] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[54] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[55] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[56] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[57] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[58] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[59] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[5] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[60] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[61] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[62] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[63] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[64] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[65] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[66] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[67] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[68] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[69] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[6] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[70] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[71] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[72] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[73] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[74] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[75] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[76] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[77] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[78] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[79] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[7] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[80] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[81] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[82] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[83] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[84] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[85] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[86] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[87] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[88] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[89] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[8] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[90] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[91] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[92] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[93] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[94] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[95] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[96] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[97] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[98] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[99] ;
  (* hdlname = "multi_enc_decx2x4 dataout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:18.5-18.12" *)
  wire \multi_enc_decx2x4.dataout[9] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[0] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[100] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[101] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[102] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[103] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[104] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[105] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[106] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[107] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[108] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[109] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[10] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[110] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[111] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[112] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[113] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[114] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[115] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[116] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[117] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[118] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[119] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[11] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[120] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[121] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[122] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[123] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[124] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[125] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[126] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[127] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[12] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[13] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[14] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[15] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[16] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[17] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[18] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[19] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[1] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[20] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[21] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[22] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[23] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[24] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[25] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[26] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[27] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[28] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[29] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[2] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[30] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[31] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[32] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[33] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[34] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[35] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[36] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[37] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[38] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[39] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[3] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[40] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[41] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[42] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[43] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[44] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[45] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[46] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[47] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[48] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[49] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[4] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[50] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[51] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[52] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[53] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[54] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[55] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[56] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[57] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[58] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[59] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[5] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[60] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[61] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[62] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[63] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[64] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[65] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[66] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[67] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[68] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[69] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[6] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[70] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[71] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[72] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[73] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[74] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[75] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[76] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[77] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[78] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[79] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[7] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[80] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[81] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[82] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[83] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[84] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[85] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[86] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[87] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[88] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[89] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[8] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[90] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[91] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[92] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[93] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[94] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[95] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[96] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[97] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[98] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[99] ;
  (* hdlname = "multi_enc_decx2x4 dataout_0" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:21.5-21.14" *)
  wire \multi_enc_decx2x4.dataout_0[9] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[0] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[100] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[101] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[102] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[103] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[104] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[105] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[106] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[107] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[108] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[109] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[10] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[110] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[111] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[112] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[113] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[114] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[115] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[116] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[117] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[118] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[119] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[11] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[120] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[121] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[122] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[123] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[124] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[125] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[126] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[127] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[12] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[13] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[14] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[15] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[16] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[17] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[18] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[19] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[1] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[20] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[21] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[22] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[23] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[24] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[25] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[26] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[27] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[28] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[29] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[2] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[30] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[31] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[32] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[33] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[34] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[35] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[36] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[37] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[38] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[39] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[3] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[40] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[41] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[42] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[43] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[44] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[45] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[46] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[47] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[48] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[49] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[4] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[50] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[51] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[52] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[53] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[54] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[55] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[56] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[57] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[58] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[59] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[5] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[60] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[61] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[62] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[63] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[64] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[65] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[66] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[67] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[68] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[69] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[6] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[70] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[71] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[72] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[73] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[74] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[75] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[76] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[77] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[78] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[79] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[7] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[80] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[81] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[82] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[83] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[84] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[85] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[86] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[87] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[88] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[89] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[8] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[90] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[91] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[92] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[93] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[94] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[95] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[96] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[97] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[98] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[99] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin1[9] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[0] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[100] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[101] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[102] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[103] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[104] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[105] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[106] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[107] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[108] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[109] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[10] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[110] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[111] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[112] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[113] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[114] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[115] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[116] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[117] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[118] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[119] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[11] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[120] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[121] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[122] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[123] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[124] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[125] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[126] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[127] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[12] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[13] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[14] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[15] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[16] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[17] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[18] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[19] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[1] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[20] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[21] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[22] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[23] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[24] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[25] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[26] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[27] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[28] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[29] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[2] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[30] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[31] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[32] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[33] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[34] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[35] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[36] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[37] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[38] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[39] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[3] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[40] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[41] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[42] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[43] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[44] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[45] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[46] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[47] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[48] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[49] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[4] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[50] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[51] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[52] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[53] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[54] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[55] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[56] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[57] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[58] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[59] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[5] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[60] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[61] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[62] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[63] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[64] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[65] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[66] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[67] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[68] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[69] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[6] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[70] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[71] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[72] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[73] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[74] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[75] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[76] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[77] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[78] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[79] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[7] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[80] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[81] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[82] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[83] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[84] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[85] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[86] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[87] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[88] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[89] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[8] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[90] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[91] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[92] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[93] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[94] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[95] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[96] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[97] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[98] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[99] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encin[9] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:15.12-15.23|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encout[0] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:15.12-15.23|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encout[1] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:15.12-15.23|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encout[2] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:15.12-15.23|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encout[3] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:15.12-15.23|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encout[4] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:15.12-15.23|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encout[5] ;
  (* hdlname = "multi_enc_decx2x4 top_0 data_encout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:15.12-15.23|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:74.1-83.11" *)
  wire \multi_enc_decx2x4.top_0.data_encout[6] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[0] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[100] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[101] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[102] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[103] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[104] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[105] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[106] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[107] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[108] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[109] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[10] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[110] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[111] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[112] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[113] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[114] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[115] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[116] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[117] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[118] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[119] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[11] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[120] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[121] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[122] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[123] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[124] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[125] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[126] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[127] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[12] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[13] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[14] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[15] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[16] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[17] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[18] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[19] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[1] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[20] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[21] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[22] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[23] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[24] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[25] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[26] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[27] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[28] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[29] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[2] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[30] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[31] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[32] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[33] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[34] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[35] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[36] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[37] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[38] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[39] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[3] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[40] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[41] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[42] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[43] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[44] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[45] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[46] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[47] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[48] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[49] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[4] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[50] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[51] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[52] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[53] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[54] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[55] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[56] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[57] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[58] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[59] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[5] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[60] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[61] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[62] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[63] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[64] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[65] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[66] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[67] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[68] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[69] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[6] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[70] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[71] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[72] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[73] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[74] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[75] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[76] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[77] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[78] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[79] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[7] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[80] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[81] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[82] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[83] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[84] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[85] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[86] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[87] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[88] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[89] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[8] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[90] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[91] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[92] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[93] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[94] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[95] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[96] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[97] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[98] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[99] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:18.14-18.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin1[9] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[0] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[100] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[101] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[102] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[103] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[104] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[105] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[106] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[107] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[108] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[109] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[10] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[110] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[111] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[112] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[113] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[114] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[115] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[116] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[117] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[118] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[119] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[11] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[120] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[121] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[122] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[123] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[124] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[125] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[126] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[127] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[12] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[13] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[14] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[15] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[16] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[17] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[18] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[19] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[1] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[20] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[21] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[22] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[23] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[24] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[25] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[26] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[27] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[28] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[29] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[2] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[30] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[31] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[32] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[33] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[34] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[35] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[36] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[37] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[38] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[39] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[3] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[40] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[41] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[42] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[43] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[44] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[45] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[46] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[47] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[48] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[49] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[4] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[50] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[51] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[52] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[53] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[54] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[55] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[56] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[57] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[58] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[59] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[5] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[60] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[61] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[62] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[63] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[64] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[65] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[66] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[67] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[68] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[69] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[6] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[70] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[71] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[72] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[73] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[74] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[75] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[76] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[77] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[78] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[79] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[7] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[80] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[81] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[82] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[83] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[84] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[85] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[86] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[87] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[88] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[89] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[8] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[90] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[91] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[92] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[93] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[94] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[95] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[96] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[97] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[98] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[99] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:14.14-14.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encin[9] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encout1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:19.12-19.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encout1[0] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encout1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:19.12-19.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encout1[1] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encout1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:19.12-19.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encout1[2] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encout1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:19.12-19.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encout1[3] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encout1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:19.12-19.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encout1[4] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encout1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:19.12-19.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encout1[5] ;
  (* hdlname = "multi_enc_decx2x4 top_1 data_encout1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv:70.1-81.3|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv:19.12-19.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv:86.1-95.11" *)
  wire \multi_enc_decx2x4.top_1.data_encout1[6] ;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247358  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$322955$auto_256685 ),
    .E(1'h1),
    .Q(\$auto_256683 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247359  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li001_li001 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247360  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li002_li002 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247361  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li003_li003 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247362  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li004_li004 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247363  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li005_li005 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247364  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li006_li006 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247365  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li007_li007 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247366  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li008_li008 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247367  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li009_li009 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247368  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li010_li010 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247369  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li011_li011 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247370  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li012_li012 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247371  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li013_li013 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247372  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li014_li014 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247373  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li015_li015 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247374  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li016_li016 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247375  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li017_li017 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247376  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li018_li018 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247377  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li019_li019 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247378  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li020_li020 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247379  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li021_li021 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247380  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li022_li022 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247381  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li023_li023 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247382  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li024_li024 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247383  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li025_li025 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247384  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li026_li026 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247385  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li027_li027 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247386  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li028_li028 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247387  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li029_li029 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247388  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li030_li030 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247389  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li031_li031 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247390  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li032_li032 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247391  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li033_li033 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[32] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247392  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li034_li034 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[33] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247393  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li035_li035 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[34] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247394  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li036_li036 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[35] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247395  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li037_li037 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[36] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247396  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li038_li038 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[37] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247397  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li039_li039 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[38] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247398  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li040_li040 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[39] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247399  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li041_li041 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[40] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247400  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li042_li042 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[41] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247401  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li043_li043 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[42] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247402  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li044_li044 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[43] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247403  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li045_li045 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[44] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247404  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li046_li046 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[45] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247405  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li047_li047 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[46] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247406  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li048_li048 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[47] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247407  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li049_li049 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[48] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247408  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li050_li050 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[49] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247409  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li051_li051 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[50] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247410  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li052_li052 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[51] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247411  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li053_li053 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[52] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247412  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li054_li054 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[53] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247413  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li055_li055 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[54] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247414  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li056_li056 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[55] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247415  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li057_li057 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[56] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247416  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li058_li058 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[57] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247417  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li059_li059 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[58] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247418  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li060_li060 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[59] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247419  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li061_li061 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[60] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247420  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li062_li062 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[61] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247421  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li063_li063 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[62] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247422  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li064_li064 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[63] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247423  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li065_li065 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[64] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247424  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li066_li066 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[65] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247425  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li067_li067 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[66] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247426  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li068_li068 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[67] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247427  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li069_li069 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[68] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247428  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li070_li070 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[69] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247429  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li071_li071 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[70] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247430  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li072_li072 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[71] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247431  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li073_li073 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[72] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247432  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li074_li074 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[73] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247433  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li075_li075 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[74] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247434  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li076_li076 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[75] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247435  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li077_li077 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[76] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247436  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li078_li078 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[77] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247437  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li079_li079 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[78] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247438  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li080_li080 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[79] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247439  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li081_li081 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[80] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247440  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li082_li082 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[81] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247441  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li083_li083 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[82] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247442  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li084_li084 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[83] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247443  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li085_li085 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[84] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247444  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li086_li086 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[85] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247445  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li087_li087 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[86] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247446  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li088_li088 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[87] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247447  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li089_li089 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[88] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247448  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li090_li090 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[89] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247449  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li091_li091 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[90] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247450  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li092_li092 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[91] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247451  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li093_li093 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[92] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247452  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li094_li094 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[93] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247453  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li095_li095 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[94] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247454  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li096_li096 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[95] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247455  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li097_li097 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[96] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247456  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li098_li098 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[97] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247457  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li099_li099 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[98] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247458  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li100_li100 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[99] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247459  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li101_li101 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[100] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247460  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li102_li102 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[101] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247461  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li103_li103 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[102] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247462  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li104_li104 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[103] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247463  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li105_li105 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[104] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247464  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li106_li106 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[105] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247465  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li107_li107 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[106] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247466  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li108_li108 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[107] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247467  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li109_li109 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[108] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247468  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li110_li110 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[109] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247469  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li111_li111 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[110] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247470  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li112_li112 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[111] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247471  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li113_li113 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[112] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247472  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li114_li114 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[113] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247473  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li115_li115 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[114] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247474  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li116_li116 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[115] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247475  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li117_li117 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[116] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247476  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li118_li118 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[117] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247477  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li119_li119 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[118] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247478  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li120_li120 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[119] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247479  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li121_li121 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[120] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247480  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li122_li122 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[121] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247481  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li123_li123 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[122] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247482  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li124_li124 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[123] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247483  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li125_li125 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[124] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247484  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li126_li126 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[125] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247485  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li127_li127 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[126] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247486  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li128_li128 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin1[127] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247487  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li129_li129 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247488  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li130_li130 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247489  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li131_li131 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247490  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li132_li132 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247491  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li133_li133 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247492  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li134_li134 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247493  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li135_li135 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247494  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li136_li136 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247495  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li137_li137 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247496  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li138_li138 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247497  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li139_li139 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247498  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li140_li140 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247499  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li141_li141 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247500  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li142_li142 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247501  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li143_li143 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247502  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li144_li144 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247503  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li145_li145 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247504  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li146_li146 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247505  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li147_li147 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247506  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li148_li148 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247507  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li149_li149 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247508  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li150_li150 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247509  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li151_li151 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247510  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li152_li152 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247511  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li153_li153 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247512  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li154_li154 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247513  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li155_li155 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247514  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li156_li156 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247515  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li157_li157 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247516  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li158_li158 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247517  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li159_li159 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247518  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li160_li160 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247519  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li161_li161 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[32] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247520  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li162_li162 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[33] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247521  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li163_li163 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[34] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247522  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li164_li164 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[35] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247523  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li165_li165 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[36] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247524  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li166_li166 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[37] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247525  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li167_li167 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[38] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247526  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li168_li168 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[39] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247527  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li169_li169 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[40] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247528  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li170_li170 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[41] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247529  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li171_li171 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[42] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247530  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li172_li172 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[43] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247531  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li173_li173 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[44] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247532  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li174_li174 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[45] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247533  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li175_li175 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[46] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247534  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li176_li176 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[47] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247535  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li177_li177 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[48] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247536  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li178_li178 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[49] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247537  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li179_li179 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[50] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247538  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li180_li180 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[51] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247539  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li181_li181 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[52] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247540  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li182_li182 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[53] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247541  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li183_li183 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[54] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247542  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li184_li184 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[55] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247543  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li185_li185 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[56] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247544  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li186_li186 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[57] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247545  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li187_li187 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[58] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247546  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li188_li188 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[59] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247547  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li189_li189 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[60] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247548  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li190_li190 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[61] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247549  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li191_li191 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[62] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247550  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li192_li192 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[63] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247551  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li193_li193 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[64] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247552  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li194_li194 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[65] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247553  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li195_li195 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[66] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247554  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li196_li196 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[67] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247555  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li197_li197 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[68] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247556  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li198_li198 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[69] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247557  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li199_li199 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[70] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247558  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li200_li200 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[71] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247559  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li201_li201 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[72] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247560  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li202_li202 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[73] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247561  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li203_li203 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[74] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247562  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li204_li204 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[75] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247563  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li205_li205 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[76] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247564  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li206_li206 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[77] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247565  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li207_li207 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[78] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247566  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li208_li208 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[79] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247567  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li209_li209 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[80] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247568  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li210_li210 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[81] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247569  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li211_li211 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[82] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247570  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li212_li212 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[83] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247571  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li213_li213 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[84] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247572  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li214_li214 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[85] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247573  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li215_li215 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[86] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247574  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li216_li216 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[87] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247575  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li217_li217 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[88] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247576  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li218_li218 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[89] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247577  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li219_li219 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[90] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247578  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li220_li220 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[91] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247579  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li221_li221 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[92] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247580  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li222_li222 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[93] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247581  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li223_li223 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[94] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247582  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li224_li224 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[95] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247583  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li225_li225 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[96] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247584  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li226_li226 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[97] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247585  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li227_li227 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[98] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247586  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li228_li228 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[99] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247587  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li229_li229 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[100] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247588  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li230_li230 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[101] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247589  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li231_li231 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[102] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247590  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li232_li232 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[103] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247591  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li233_li233 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[104] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247592  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li234_li234 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[105] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247593  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li235_li235 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[106] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247594  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li236_li236 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[107] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247595  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li237_li237 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[108] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247596  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li238_li238 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[109] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247597  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li239_li239 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[110] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247598  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li240_li240 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[111] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247599  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li241_li241 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[112] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247600  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li242_li242 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[113] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247601  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li243_li243 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[114] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247602  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li244_li244 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[115] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247603  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li245_li245 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[116] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247604  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li246_li246 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[117] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247605  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li247_li247 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[118] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247606  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li248_li248 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[119] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247607  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li249_li249 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[120] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247608  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li250_li250 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[121] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247609  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li251_li251 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[122] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247610  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li252_li252 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[123] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247611  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li253_li253 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[124] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247612  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li254_li254 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[125] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247613  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li255_li255 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[126] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247614  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li256_li256 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encin[127] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247615  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li257_li257 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encout[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247616  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li258_li258 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encout[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247617  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li259_li259 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encout[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247618  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li260_li260 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encout[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247619  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li261_li261 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encout[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247620  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li262_li262 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encout[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247621  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li263_li263 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_0.data_encout[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247622  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li264_li264 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247623  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li265_li265 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247624  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li266_li266 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247625  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li267_li267 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247626  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li268_li268 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247627  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li269_li269 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247628  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li270_li270 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247629  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li271_li271 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247630  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li272_li272 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247631  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li273_li273 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247632  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li274_li274 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247633  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li275_li275 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247634  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li276_li276 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247635  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li277_li277 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247636  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li278_li278 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247637  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li279_li279 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247638  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li280_li280 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247639  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li281_li281 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247640  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li282_li282 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247641  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li283_li283 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247642  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li284_li284 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247643  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li285_li285 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247644  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li286_li286 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247645  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li287_li287 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247646  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li288_li288 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247647  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li289_li289 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247648  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li290_li290 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247649  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li291_li291 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247650  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li292_li292 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247651  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li293_li293 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247652  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li294_li294 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247653  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li295_li295 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247654  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li296_li296 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[32] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247655  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li297_li297 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[33] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247656  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li298_li298 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[34] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247657  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li299_li299 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[35] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247658  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li300_li300 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[36] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247659  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li301_li301 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[37] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247660  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li302_li302 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[38] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247661  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li303_li303 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[39] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247662  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li304_li304 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[40] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247663  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li305_li305 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[41] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247664  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li306_li306 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[42] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247665  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li307_li307 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[43] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247666  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li308_li308 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[44] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247667  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li309_li309 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[45] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247668  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li310_li310 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[46] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247669  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li311_li311 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[47] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247670  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li312_li312 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[48] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247671  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li313_li313 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[49] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247672  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li314_li314 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[50] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247673  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li315_li315 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[51] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247674  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li316_li316 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[52] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247675  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li317_li317 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[53] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247676  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li318_li318 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[54] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247677  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li319_li319 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[55] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247678  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li320_li320 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[56] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247679  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li321_li321 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[57] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247680  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li322_li322 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[58] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247681  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li323_li323 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[59] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247682  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li324_li324 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[60] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247683  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li325_li325 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[61] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247684  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li326_li326 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[62] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247685  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li327_li327 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[63] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247686  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li328_li328 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[64] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247687  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li329_li329 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[65] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247688  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li330_li330 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[66] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247689  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li331_li331 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[67] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247690  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li332_li332 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[68] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247691  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li333_li333 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[69] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247692  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li334_li334 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[70] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247693  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li335_li335 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[71] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247694  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li336_li336 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[72] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247695  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li337_li337 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[73] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247696  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li338_li338 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[74] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247697  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li339_li339 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[75] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247698  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li340_li340 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[76] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247699  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li341_li341 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[77] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247700  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li342_li342 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[78] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247701  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li343_li343 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[79] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247702  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li344_li344 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[80] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247703  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li345_li345 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[81] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247704  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li346_li346 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[82] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247705  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li347_li347 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[83] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247706  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li348_li348 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[84] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247707  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li349_li349 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[85] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247708  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li350_li350 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[86] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247709  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li351_li351 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[87] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247710  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li352_li352 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[88] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247711  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li353_li353 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[89] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247712  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li354_li354 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[90] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247713  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li355_li355 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[91] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247714  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li356_li356 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[92] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247715  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li357_li357 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[93] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247716  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li358_li358 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[94] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247717  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li359_li359 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[95] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247718  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li360_li360 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[96] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247719  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li361_li361 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[97] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247720  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li362_li362 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[98] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247721  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li363_li363 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[99] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247722  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li364_li364 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[100] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247723  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li365_li365 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[101] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247724  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li366_li366 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[102] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247725  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li367_li367 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[103] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247726  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li368_li368 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[104] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247727  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li369_li369 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[105] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247728  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li370_li370 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[106] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247729  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li371_li371 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[107] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247730  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li372_li372 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[108] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247731  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li373_li373 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[109] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247732  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li374_li374 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[110] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247733  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li375_li375 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[111] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247734  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li376_li376 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[112] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247735  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li377_li377 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[113] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247736  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li378_li378 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[114] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247737  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li379_li379 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[115] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247738  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li380_li380 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[116] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247739  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li381_li381 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[117] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247740  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li382_li382 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[118] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247741  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li383_li383 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[119] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247742  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li384_li384 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[120] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247743  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li385_li385 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[121] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247744  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li386_li386 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[122] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247745  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li387_li387 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[123] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247746  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li388_li388 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[124] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247747  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li389_li389 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[125] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247748  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li390_li390 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[126] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247749  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li391_li391 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin1[127] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247750  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li392_li392 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247751  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li393_li393 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247752  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li394_li394 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247753  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li395_li395 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247754  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li396_li396 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247755  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li397_li397 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247756  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li398_li398 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247757  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li399_li399 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247758  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li400_li400 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247759  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li401_li401 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247760  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li402_li402 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247761  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li403_li403 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247762  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li404_li404 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247763  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li405_li405 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247764  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li406_li406 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247765  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li407_li407 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247766  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li408_li408 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247767  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li409_li409 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247768  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li410_li410 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247769  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li411_li411 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247770  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li412_li412 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247771  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li413_li413 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247772  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li414_li414 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247773  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li415_li415 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247774  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li416_li416 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247775  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li417_li417 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247776  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li418_li418 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247777  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li419_li419 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247778  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li420_li420 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247779  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li421_li421 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247780  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li422_li422 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247781  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li423_li423 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247782  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li424_li424 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[32] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247783  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li425_li425 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[33] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247784  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li426_li426 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[34] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247785  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li427_li427 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[35] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247786  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li428_li428 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[36] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247787  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li429_li429 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[37] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247788  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li430_li430 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[38] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247789  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li431_li431 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[39] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247790  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li432_li432 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[40] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247791  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li433_li433 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[41] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247792  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li434_li434 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[42] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247793  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li435_li435 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[43] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247794  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li436_li436 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[44] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247795  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li437_li437 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[45] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247796  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li438_li438 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[46] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247797  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li439_li439 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[47] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247798  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li440_li440 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[48] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247799  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li441_li441 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[49] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247800  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li442_li442 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[50] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247801  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li443_li443 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[51] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247802  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li444_li444 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[52] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247803  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li445_li445 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[53] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247804  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li446_li446 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[54] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247805  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li447_li447 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[55] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247806  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li448_li448 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[56] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247807  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li449_li449 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[57] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247808  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li450_li450 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[58] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247809  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li451_li451 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[59] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247810  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li452_li452 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[60] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247811  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li453_li453 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[61] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247812  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li454_li454 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[62] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247813  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li455_li455 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[63] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247814  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li456_li456 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[64] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247815  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li457_li457 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[65] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247816  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li458_li458 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[66] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247817  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li459_li459 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[67] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247818  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li460_li460 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[68] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247819  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li461_li461 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[69] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247820  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li462_li462 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[70] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247821  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li463_li463 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[71] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247822  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li464_li464 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[72] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247823  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li465_li465 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[73] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247824  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li466_li466 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[74] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247825  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li467_li467 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[75] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247826  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li468_li468 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[76] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247827  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li469_li469 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[77] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247828  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li470_li470 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[78] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247829  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li471_li471 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[79] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247830  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li472_li472 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[80] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247831  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li473_li473 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[81] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247832  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li474_li474 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[82] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247833  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li475_li475 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[83] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247834  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li476_li476 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[84] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247835  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li477_li477 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[85] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247836  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li478_li478 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[86] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247837  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li479_li479 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[87] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247838  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li480_li480 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[88] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247839  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li481_li481 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[89] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247840  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li482_li482 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[90] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247841  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li483_li483 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[91] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247842  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li484_li484 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[92] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247843  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li485_li485 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[93] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247844  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li486_li486 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[94] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247845  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li487_li487 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[95] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247846  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li488_li488 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[96] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247847  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li489_li489 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[97] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247848  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li490_li490 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[98] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247849  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li491_li491 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[99] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247850  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li492_li492 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[100] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247851  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li493_li493 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[101] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247852  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li494_li494 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[102] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247853  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li495_li495 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[103] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247854  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li496_li496 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[104] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247855  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li497_li497 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[105] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247856  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li498_li498 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[106] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247857  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li499_li499 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[107] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247858  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li500_li500 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[108] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247859  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li501_li501 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[109] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247860  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li502_li502 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[110] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247861  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li503_li503 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[111] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247862  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li504_li504 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[112] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247863  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li505_li505 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[113] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247864  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li506_li506 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[114] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247865  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li507_li507 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[115] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247866  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li508_li508 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[116] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247867  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li509_li509 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[117] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247868  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li510_li510 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[118] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247869  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li511_li511 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[119] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247870  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li512_li512 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[120] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247871  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li513_li513 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[121] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247872  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li514_li514 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[122] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247873  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li515_li515 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[123] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247874  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li516_li516 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[124] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247875  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li517_li517 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[125] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247876  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li518_li518 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[126] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247877  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li519_li519 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encin[127] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247878  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li520_li520 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encout1[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247879  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li521_li521 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encout1[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247880  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li522_li522 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encout1[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247881  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li523_li523 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encout1[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247882  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li524_li524 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encout1[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247883  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li525_li525 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encout1[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$247357$auto_247884  (
    .C(\$clk_buf_$ibuf_clock ),
    .D(\$abc$247357$li526_li526 ),
    .E(1'h1),
    .Q(\multi_enc_decx2x4.top_1.data_encout1[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee8)
  ) \$abc$322955$auto_322956  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[94] , \multi_enc_decx2x4.top_1.data_encin1[91] , \multi_enc_decx2x4.top_1.data_encin1[95] , \multi_enc_decx2x4.top_1.data_encin1[93] , \multi_enc_decx2x4.top_1.data_encin1[89] , \multi_enc_decx2x4.top_1.data_encin1[92]  }),
    .Y(\$abc$322955$new_new_n2098__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_322957  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[94] , \multi_enc_decx2x4.top_1.data_encin1[91] , \multi_enc_decx2x4.top_1.data_encin1[95] , \multi_enc_decx2x4.top_1.data_encin1[93] , \multi_enc_decx2x4.top_1.data_encin1[89] , \multi_enc_decx2x4.top_1.data_encin1[92]  }),
    .Y(\$abc$322955$new_new_n2099__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322958  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[85] , \multi_enc_decx2x4.top_1.data_encin1[84] , \multi_enc_decx2x4.top_1.data_encin1[87] , \multi_enc_decx2x4.top_1.data_encin1[86]  }),
    .Y(\$abc$322955$new_new_n2100__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322959  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[81] , \multi_enc_decx2x4.top_1.data_encin1[83] , \multi_enc_decx2x4.top_1.data_encin1[82] , \multi_enc_decx2x4.top_1.data_encin1[80]  }),
    .Y(\$abc$322955$new_new_n2101__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322960  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[72] , \multi_enc_decx2x4.top_1.data_encin1[73] , \multi_enc_decx2x4.top_1.data_encin1[75] , \multi_enc_decx2x4.top_1.data_encin1[74]  }),
    .Y(\$abc$322955$new_new_n2102__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322961  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[77] , \multi_enc_decx2x4.top_1.data_encin1[79] , \multi_enc_decx2x4.top_1.data_encin1[78] , \multi_enc_decx2x4.top_1.data_encin1[76]  }),
    .Y(\$abc$322955$new_new_n2103__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322962  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[66] , \multi_enc_decx2x4.top_1.data_encin1[67] , \multi_enc_decx2x4.top_1.data_encin1[65] , \multi_enc_decx2x4.top_1.data_encin1[64]  }),
    .Y(\$abc$322955$new_new_n2104__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322963  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[70] , \multi_enc_decx2x4.top_1.data_encin1[71] , \multi_enc_decx2x4.top_1.data_encin1[69] , \multi_enc_decx2x4.top_1.data_encin1[68]  }),
    .Y(\$abc$322955$new_new_n2105__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_322964  (
    .A({ \$abc$322955$new_new_n2105__ , \$abc$322955$new_new_n2104__ , \$abc$322955$new_new_n2103__ , \$abc$322955$new_new_n2102__ , \$abc$322955$new_new_n2101__ , \$abc$322955$new_new_n2100__  }),
    .Y(\$abc$322955$new_new_n2106__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14010000)
  ) \$abc$322955$auto_322965  (
    .A({ \$abc$322955$new_new_n2106__ , \$abc$322955$new_new_n2099__ , \multi_enc_decx2x4.top_1.data_encin1[90] , \multi_enc_decx2x4.top_1.data_encin1[88] , \$abc$322955$new_new_n2098__  }),
    .Y(\$abc$322955$new_new_n2107__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_322966  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[85] , \multi_enc_decx2x4.top_1.data_encin1[81] , \multi_enc_decx2x4.top_1.data_encin1[84] , \multi_enc_decx2x4.top_1.data_encin1[80] , \multi_enc_decx2x4.top_1.data_encin1[87] , \multi_enc_decx2x4.top_1.data_encin1[86]  }),
    .Y(\$abc$322955$new_new_n2108__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_322967  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[85] , \multi_enc_decx2x4.top_1.data_encin1[81] , \multi_enc_decx2x4.top_1.data_encin1[84] , \multi_enc_decx2x4.top_1.data_encin1[80] , \multi_enc_decx2x4.top_1.data_encin1[87] , \multi_enc_decx2x4.top_1.data_encin1[86]  }),
    .Y(\$abc$322955$new_new_n2109__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_322968  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[90] , \multi_enc_decx2x4.top_1.data_encin1[88]  }),
    .Y(\$abc$322955$new_new_n2110__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0cc5000000000000)
  ) \$abc$322955$auto_322969  (
    .A({ \$abc$322955$new_new_n2110__ , \$abc$322955$new_new_n2099__ , \multi_enc_decx2x4.top_1.data_encin1[83] , \multi_enc_decx2x4.top_1.data_encin1[82] , \$abc$322955$new_new_n2109__ , \$abc$322955$new_new_n2108__  }),
    .Y(\$abc$322955$new_new_n2111__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_322970  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[1] , \multi_enc_decx2x4.top_1.data_encin1[0] , \multi_enc_decx2x4.top_1.data_encin1[3] , \multi_enc_decx2x4.top_1.data_encin1[2] , \multi_enc_decx2x4.top_1.data_encin1[5] , \multi_enc_decx2x4.top_1.data_encin1[7]  }),
    .Y(\$abc$322955$new_new_n2112__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322971  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[11] , \multi_enc_decx2x4.top_1.data_encin1[10] , \multi_enc_decx2x4.top_1.data_encin1[4] , \multi_enc_decx2x4.top_1.data_encin1[6]  }),
    .Y(\$abc$322955$new_new_n2113__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322972  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[13] , \multi_enc_decx2x4.top_1.data_encin1[15] , \multi_enc_decx2x4.top_1.data_encin1[14] , \multi_enc_decx2x4.top_1.data_encin1[12]  }),
    .Y(\$abc$322955$new_new_n2114__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_322973  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[8] , \multi_enc_decx2x4.top_1.data_encin1[13] , \multi_enc_decx2x4.top_1.data_encin1[9] , \multi_enc_decx2x4.top_1.data_encin1[15] , \multi_enc_decx2x4.top_1.data_encin1[14] , \multi_enc_decx2x4.top_1.data_encin1[12]  }),
    .Y(\$abc$322955$new_new_n2115__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322974  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[18] , \multi_enc_decx2x4.top_1.data_encin1[19] , \multi_enc_decx2x4.top_1.data_encin1[17] , \multi_enc_decx2x4.top_1.data_encin1[16]  }),
    .Y(\$abc$322955$new_new_n2116__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_322975  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[22] , \multi_enc_decx2x4.top_1.data_encin1[20] , \multi_enc_decx2x4.top_1.data_encin1[23] , \multi_enc_decx2x4.top_1.data_encin1[21] , \multi_enc_decx2x4.top_1.data_encin1[29] , \multi_enc_decx2x4.top_1.data_encin1[30]  }),
    .Y(\$abc$322955$new_new_n2117__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_322976  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[27] , \multi_enc_decx2x4.top_1.data_encin1[26] , \multi_enc_decx2x4.top_1.data_encin1[28] , \multi_enc_decx2x4.top_1.data_encin1[25] , \multi_enc_decx2x4.top_1.data_encin1[24] , \multi_enc_decx2x4.top_1.data_encin1[31]  }),
    .Y(\$abc$322955$new_new_n2118__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_322977  (
    .A({ \$abc$322955$new_new_n2118__ , \$abc$322955$new_new_n2117__ , \$abc$322955$new_new_n2116__ , \$abc$322955$new_new_n2115__ , \$abc$322955$new_new_n2113__ , \$abc$322955$new_new_n2112__  }),
    .Y(\$abc$322955$new_new_n2119__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322978  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[51] , \multi_enc_decx2x4.top_1.data_encin1[50] , \multi_enc_decx2x4.top_1.data_encin1[48] , \multi_enc_decx2x4.top_1.data_encin1[49]  }),
    .Y(\$abc$322955$new_new_n2120__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322979  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[55] , \multi_enc_decx2x4.top_1.data_encin1[54] , \multi_enc_decx2x4.top_1.data_encin1[53] , \multi_enc_decx2x4.top_1.data_encin1[52]  }),
    .Y(\$abc$322955$new_new_n2121__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_322980  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[63] , \multi_enc_decx2x4.top_1.data_encin1[62]  }),
    .Y(\$abc$322955$new_new_n2122__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_322981  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[58] , \multi_enc_decx2x4.top_1.data_encin1[59] , \multi_enc_decx2x4.top_1.data_encin1[61] , \multi_enc_decx2x4.top_1.data_encin1[63] , \multi_enc_decx2x4.top_1.data_encin1[62]  }),
    .Y(\$abc$322955$new_new_n2123__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_322982  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[58] , \multi_enc_decx2x4.top_1.data_encin1[57] , \multi_enc_decx2x4.top_1.data_encin1[59] , \multi_enc_decx2x4.top_1.data_encin1[61] , \multi_enc_decx2x4.top_1.data_encin1[63] , \multi_enc_decx2x4.top_1.data_encin1[62]  }),
    .Y(\$abc$322955$new_new_n2124__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$322955$auto_322983  (
    .A({ \$abc$322955$new_new_n2124__ , \$abc$322955$new_new_n2121__ , \$abc$322955$new_new_n2120__ , \multi_enc_decx2x4.top_1.data_encin1[60] , \multi_enc_decx2x4.top_1.data_encin1[56]  }),
    .Y(\$abc$322955$new_new_n2125__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_322984  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[103] , \multi_enc_decx2x4.top_1.data_encin1[102] , \multi_enc_decx2x4.top_1.data_encin1[101] , \multi_enc_decx2x4.top_1.data_encin1[100] , \multi_enc_decx2x4.top_1.data_encin1[97]  }),
    .Y(\$abc$322955$new_new_n2126__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322985  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[107] , \multi_enc_decx2x4.top_1.data_encin1[106] , \multi_enc_decx2x4.top_1.data_encin1[105] , \multi_enc_decx2x4.top_1.data_encin1[104]  }),
    .Y(\$abc$322955$new_new_n2127__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_322986  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[98] , \multi_enc_decx2x4.top_1.data_encin1[111] , \multi_enc_decx2x4.top_1.data_encin1[110] , \multi_enc_decx2x4.top_1.data_encin1[108] , \multi_enc_decx2x4.top_1.data_encin1[109] , \multi_enc_decx2x4.top_1.data_encin1[96]  }),
    .Y(\$abc$322955$new_new_n2128__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_322987  (
    .A({ \$abc$322955$new_new_n2128__ , \$abc$322955$new_new_n2127__ , \$abc$322955$new_new_n2126__ , \multi_enc_decx2x4.top_1.data_encin1[99]  }),
    .Y(\$abc$322955$new_new_n2129__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322988  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[116] , \multi_enc_decx2x4.top_1.data_encin1[117] , \multi_enc_decx2x4.top_1.data_encin1[119] , \multi_enc_decx2x4.top_1.data_encin1[118]  }),
    .Y(\$abc$322955$new_new_n2130__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322989  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[112] , \multi_enc_decx2x4.top_1.data_encin1[113] , \multi_enc_decx2x4.top_1.data_encin1[115] , \multi_enc_decx2x4.top_1.data_encin1[114]  }),
    .Y(\$abc$322955$new_new_n2131__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_322990  (
    .A({ \$abc$322955$new_new_n2131__ , \$abc$322955$new_new_n2130__  }),
    .Y(\$abc$322955$new_new_n2132__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_322991  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[122] , \multi_enc_decx2x4.top_1.data_encin1[125] , \multi_enc_decx2x4.top_1.data_encin1[127] , \multi_enc_decx2x4.top_1.data_encin1[126] , \multi_enc_decx2x4.top_1.data_encin1[123]  }),
    .Y(\$abc$322955$new_new_n2133__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_322992  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[124] , \multi_enc_decx2x4.top_1.data_encin1[120] , \multi_enc_decx2x4.top_1.data_encin1[121]  }),
    .Y(\$abc$322955$new_new_n2134__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_322993  (
    .A({ \$abc$322955$new_new_n2134__ , \$abc$322955$new_new_n2133__ , \$abc$322955$new_new_n2131__ , \$abc$322955$new_new_n2130__  }),
    .Y(\$abc$322955$new_new_n2135__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_322994  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[41] , \multi_enc_decx2x4.top_1.data_encin1[43] , \multi_enc_decx2x4.top_1.data_encin1[42] , \multi_enc_decx2x4.top_1.data_encin1[44] , \multi_enc_decx2x4.top_1.data_encin1[40]  }),
    .Y(\$abc$322955$new_new_n2136__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322995  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[36] , \multi_enc_decx2x4.top_1.data_encin1[37] , \multi_enc_decx2x4.top_1.data_encin1[39] , \multi_enc_decx2x4.top_1.data_encin1[38]  }),
    .Y(\$abc$322955$new_new_n2137__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_322996  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[32] , \multi_enc_decx2x4.top_1.data_encin1[33] , \multi_enc_decx2x4.top_1.data_encin1[35] , \multi_enc_decx2x4.top_1.data_encin1[34]  }),
    .Y(\$abc$322955$new_new_n2138__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_322997  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[32] , \multi_enc_decx2x4.top_1.data_encin1[33] , \multi_enc_decx2x4.top_1.data_encin1[35] , \multi_enc_decx2x4.top_1.data_encin1[34] , \multi_enc_decx2x4.top_1.data_encin1[47] , \multi_enc_decx2x4.top_1.data_encin1[45]  }),
    .Y(\$abc$322955$new_new_n2139__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_322998  (
    .A({ \$abc$322955$new_new_n2139__ , \$abc$322955$new_new_n2137__ , \$abc$322955$new_new_n2136__ , \multi_enc_decx2x4.top_1.data_encin1[46]  }),
    .Y(\$abc$322955$new_new_n2140__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_322999  (
    .A({ \$abc$322955$new_new_n2140__ , \$abc$322955$new_new_n2135__ , \$abc$322955$new_new_n2129__ , \$abc$322955$new_new_n2125__ , \$abc$322955$new_new_n2119__  }),
    .Y(\$abc$322955$new_new_n2141__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323000  (
    .A({ \$abc$322955$new_new_n2105__ , \$abc$322955$new_new_n2104__ , \$abc$322955$new_new_n2103__ , \$abc$322955$new_new_n2102__  }),
    .Y(\$abc$322955$new_new_n2142__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323001  (
    .A({ \$abc$322955$new_new_n2142__ , \$abc$322955$new_new_n2140__ , \$abc$322955$new_new_n2135__ , \$abc$322955$new_new_n2129__ , \$abc$322955$new_new_n2125__ , \$abc$322955$new_new_n2119__  }),
    .Y(\$abc$322955$new_new_n2143__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$322955$auto_323002  (
    .A({ \$abc$322955$new_new_n2143__ , \$abc$322955$new_new_n2107__ , \$abc$322955$new_new_n2111__  }),
    .Y(\$abc$322955$new_new_n2144__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_323003  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[73] , \multi_enc_decx2x4.top_1.data_encin1[75] , \multi_enc_decx2x4.top_1.data_encin1[74]  }),
    .Y(\$abc$322955$new_new_n2145__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3ccc8c004)
  ) \$abc$322955$auto_323004  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[72] , \multi_enc_decx2x4.top_1.data_encin1[78] , \multi_enc_decx2x4.top_1.data_encin1[77] , \multi_enc_decx2x4.top_1.data_encin1[76] , \$abc$322955$new_new_n2145__ , \multi_enc_decx2x4.top_1.data_encin1[79]  }),
    .Y(\$abc$322955$new_new_n2146__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323005  (
    .A({ \$abc$322955$new_new_n2110__ , \$abc$322955$new_new_n2101__ , \$abc$322955$new_new_n2100__ , \$abc$322955$new_new_n2099__  }),
    .Y(\$abc$322955$new_new_n2147__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfe00)
  ) \$abc$322955$auto_323006  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[79] , \multi_enc_decx2x4.top_1.data_encin1[72] , \multi_enc_decx2x4.top_1.data_encin1[77] , \multi_enc_decx2x4.top_1.data_encin1[76]  }),
    .Y(\$abc$322955$new_new_n2148__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0017000000000000)
  ) \$abc$322955$auto_323007  (
    .A({ \$abc$322955$new_new_n2104__ , \$abc$322955$new_new_n2105__ , \$abc$322955$new_new_n2148__ , \multi_enc_decx2x4.top_1.data_encin1[73] , \multi_enc_decx2x4.top_1.data_encin1[75] , \multi_enc_decx2x4.top_1.data_encin1[74]  }),
    .Y(\$abc$322955$new_new_n2149__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0e000000)
  ) \$abc$322955$auto_323008  (
    .A({ \$abc$322955$new_new_n2149__ , \$abc$322955$new_new_n2147__ , \$abc$322955$new_new_n2146__ , \$abc$322955$new_new_n2103__ , \$abc$322955$new_new_n2145__  }),
    .Y(\$abc$322955$new_new_n2150__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$322955$auto_323009  (
    .A({ \$abc$322955$new_new_n2141__ , \$abc$322955$new_new_n2107__ , \$abc$322955$new_new_n2150__  }),
    .Y(\$abc$322955$new_new_n2151__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7000)
  ) \$abc$322955$auto_323010  (
    .A({ \$abc$322955$new_new_n2147__ , \$abc$322955$new_new_n2102__ , \multi_enc_decx2x4.top_1.data_encin1[71] , \multi_enc_decx2x4.top_1.data_encin1[70]  }),
    .Y(\$abc$322955$new_new_n2152__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01170000)
  ) \$abc$322955$auto_323011  (
    .A({ \$abc$322955$new_new_n2103__ , \multi_enc_decx2x4.top_1.data_encin1[66] , \multi_enc_decx2x4.top_1.data_encin1[67] , \multi_enc_decx2x4.top_1.data_encin1[65] , \multi_enc_decx2x4.top_1.data_encin1[64]  }),
    .Y(\$abc$322955$new_new_n2153__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h011e000100000000)
  ) \$abc$322955$auto_323012  (
    .A({ \$abc$322955$new_new_n2153__ , \$abc$322955$new_new_n2104__ , \multi_enc_decx2x4.top_1.data_encin1[69] , \multi_enc_decx2x4.top_1.data_encin1[68] , \multi_enc_decx2x4.top_1.data_encin1[70] , \multi_enc_decx2x4.top_1.data_encin1[71]  }),
    .Y(\$abc$322955$new_new_n2154__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_323013  (
    .A({ \$abc$322955$new_new_n2154__ , \$abc$322955$new_new_n2152__ , \$abc$322955$new_new_n2141__  }),
    .Y(\$abc$322955$new_new_n2155__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010117)
  ) \$abc$322955$auto_323014  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[103] , \multi_enc_decx2x4.top_1.data_encin1[102] , \multi_enc_decx2x4.top_1.data_encin1[101] , \multi_enc_decx2x4.top_1.data_encin1[100] , \multi_enc_decx2x4.top_1.data_encin1[97]  }),
    .Y(\$abc$322955$new_new_n2156__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h16010000)
  ) \$abc$322955$auto_323015  (
    .A({ \$abc$322955$new_new_n2156__ , \$abc$322955$new_new_n2126__ , \multi_enc_decx2x4.top_1.data_encin1[98] , \multi_enc_decx2x4.top_1.data_encin1[96] , \multi_enc_decx2x4.top_1.data_encin1[99]  }),
    .Y(\$abc$322955$new_new_n2157__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323016  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[111] , \multi_enc_decx2x4.top_1.data_encin1[110] , \multi_enc_decx2x4.top_1.data_encin1[108] , \multi_enc_decx2x4.top_1.data_encin1[109]  }),
    .Y(\$abc$322955$new_new_n2158__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_323017  (
    .A({ \$abc$322955$new_new_n2158__ , \$abc$322955$new_new_n2157__ , \$abc$322955$new_new_n2127__  }),
    .Y(\$abc$322955$new_new_n2159__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_323018  (
    .A({ \$abc$322955$new_new_n2139__ , \$abc$322955$new_new_n2137__ , \$abc$322955$new_new_n2136__ , \$abc$322955$new_new_n2110__ , \$abc$322955$new_new_n2099__ , \multi_enc_decx2x4.top_1.data_encin1[46]  }),
    .Y(\$abc$322955$new_new_n2160__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_323019  (
    .A({ \$abc$322955$new_new_n2160__ , \$abc$322955$new_new_n2135__ , \$abc$322955$new_new_n2125__ , \$abc$322955$new_new_n2119__ , \$abc$322955$new_new_n2106__  }),
    .Y(\$abc$322955$new_new_n2161__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_323020  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[124] , \multi_enc_decx2x4.top_1.data_encin1[122] , \multi_enc_decx2x4.top_1.data_encin1[125] , \multi_enc_decx2x4.top_1.data_encin1[127] , \multi_enc_decx2x4.top_1.data_encin1[126] , \multi_enc_decx2x4.top_1.data_encin1[123]  }),
    .Y(\$abc$322955$new_new_n2162__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_323021  (
    .A({ \$abc$322955$new_new_n2160__ , \$abc$322955$new_new_n2129__ , \$abc$322955$new_new_n2125__ , \$abc$322955$new_new_n2119__ , \$abc$322955$new_new_n2106__  }),
    .Y(\$abc$322955$new_new_n2163__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2803000000000000)
  ) \$abc$322955$auto_323022  (
    .A({ \$abc$322955$new_new_n2163__ , \$abc$322955$new_new_n2132__ , \$abc$322955$new_new_n2162__ , \multi_enc_decx2x4.top_1.data_encin1[120] , \multi_enc_decx2x4.top_1.data_encin1[121] , \$abc$322955$new_new_n2133__  }),
    .Y(\$abc$322955$new_new_n2164__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323023  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[116] , \multi_enc_decx2x4.top_1.data_encin1[117] , \multi_enc_decx2x4.top_1.data_encin1[119] , \multi_enc_decx2x4.top_1.data_encin1[118]  }),
    .Y(\$abc$322955$new_new_n2165__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_323024  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[112] , \multi_enc_decx2x4.top_1.data_encin1[113] , \multi_enc_decx2x4.top_1.data_encin1[115] , \multi_enc_decx2x4.top_1.data_encin1[114] , \$abc$322955$new_new_n2130__ , \$abc$322955$new_new_n2165__  }),
    .Y(\$abc$322955$new_new_n2166__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_323025  (
    .A({ \$abc$322955$new_new_n2134__ , \$abc$322955$new_new_n2133__ , \$abc$322955$new_new_n2128__ , \$abc$322955$new_new_n2127__ , \$abc$322955$new_new_n2126__ , \multi_enc_decx2x4.top_1.data_encin1[99]  }),
    .Y(\$abc$322955$new_new_n2167__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_323026  (
    .A({ \$abc$322955$new_new_n2167__ , \$abc$322955$new_new_n2106__ , \$abc$322955$new_new_n2160__ , \$abc$322955$new_new_n2125__ , \$abc$322955$new_new_n2119__ , \$abc$322955$new_new_n2166__  }),
    .Y(\$abc$322955$new_new_n2168__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323027  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[111] , \multi_enc_decx2x4.top_1.data_encin1[110] , \multi_enc_decx2x4.top_1.data_encin1[108] , \multi_enc_decx2x4.top_1.data_encin1[109]  }),
    .Y(\$abc$322955$new_new_n2169__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_323028  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[107] , \multi_enc_decx2x4.top_1.data_encin1[106] , \multi_enc_decx2x4.top_1.data_encin1[105] , \multi_enc_decx2x4.top_1.data_encin1[104] , \$abc$322955$new_new_n2158__ , \$abc$322955$new_new_n2169__  }),
    .Y(\$abc$322955$new_new_n2170__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323029  (
    .A({ \$abc$322955$new_new_n2126__ , \multi_enc_decx2x4.top_1.data_encin1[98] , \multi_enc_decx2x4.top_1.data_encin1[96] , \multi_enc_decx2x4.top_1.data_encin1[99]  }),
    .Y(\$abc$322955$new_new_n2171__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$322955$auto_323030  (
    .A({ \$abc$322955$new_new_n2171__ , \$abc$322955$new_new_n2161__ , \$abc$322955$new_new_n2170__  }),
    .Y(\$abc$322955$new_new_n2172__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000007)
  ) \$abc$322955$auto_323031  (
    .A({ \$abc$322955$new_new_n2172__ , \$abc$322955$new_new_n2168__ , \$abc$322955$new_new_n2164__ , \$abc$322955$new_new_n2159__ , \$abc$322955$new_new_n2161__  }),
    .Y(\$abc$322955$new_new_n2173__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000feff)
  ) \$abc$322955$auto_323032  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n2173__ , \$abc$322955$new_new_n2155__ , \$abc$322955$new_new_n2151__ , \$abc$322955$new_new_n2144__  }),
    .Y(\$abc$247357$li526_li526 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_323033  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[55] , \multi_enc_decx2x4.top_1.data_encin1[54] , \multi_enc_decx2x4.top_1.data_encin1[50] , \multi_enc_decx2x4.top_1.data_encin1[53] , \multi_enc_decx2x4.top_1.data_encin1[52]  }),
    .Y(\$abc$322955$new_new_n2175__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffcfffcfcfaa)
  ) \$abc$322955$auto_323034  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[51] , \multi_enc_decx2x4.top_1.data_encin1[48] , \multi_enc_decx2x4.top_1.data_encin1[49] , \$abc$322955$new_new_n2121__ , \multi_enc_decx2x4.top_1.data_encin1[50] , \$abc$322955$new_new_n2175__  }),
    .Y(\$abc$322955$new_new_n2176__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323035  (
    .A({ \$abc$322955$new_new_n2124__ , \$abc$322955$new_new_n2140__ , \$abc$322955$new_new_n2176__ , \multi_enc_decx2x4.top_1.data_encin1[56]  }),
    .Y(\$abc$322955$new_new_n2177__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001011700000000)
  ) \$abc$322955$auto_323036  (
    .A({ \$abc$322955$new_new_n2121__ , \multi_enc_decx2x4.top_1.data_encin1[58] , \multi_enc_decx2x4.top_1.data_encin1[59] , \multi_enc_decx2x4.top_1.data_encin1[61] , \multi_enc_decx2x4.top_1.data_encin1[63] , \multi_enc_decx2x4.top_1.data_encin1[62]  }),
    .Y(\$abc$322955$new_new_n2178__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7100000000000000)
  ) \$abc$322955$auto_323037  (
    .A({ \$abc$322955$new_new_n2178__ , \$abc$322955$new_new_n2140__ , \$abc$322955$new_new_n2120__ , \$abc$322955$new_new_n2123__ , \multi_enc_decx2x4.top_1.data_encin1[57] , \multi_enc_decx2x4.top_1.data_encin1[56]  }),
    .Y(\$abc$322955$new_new_n2179__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323038  (
    .A({ \$abc$322955$new_new_n2134__ , \$abc$322955$new_new_n2133__ , \$abc$322955$new_new_n2131__ , \$abc$322955$new_new_n2130__ , \$abc$322955$new_new_n2110__ , \$abc$322955$new_new_n2099__  }),
    .Y(\$abc$322955$new_new_n2180__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323039  (
    .A({ \$abc$322955$new_new_n2180__ , \$abc$322955$new_new_n2129__ , \$abc$322955$new_new_n2119__ , \$abc$322955$new_new_n2106__  }),
    .Y(\$abc$322955$new_new_n2181__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3000efaa00000000)
  ) \$abc$322955$auto_323040  (
    .A({ \$abc$322955$new_new_n2181__ , \multi_enc_decx2x4.top_1.data_encin1[60] , \$abc$322955$new_new_n2179__ , \$abc$322955$new_new_n2124__ , \multi_enc_decx2x4.top_1.data_encin1[56] , \$abc$322955$new_new_n2177__  }),
    .Y(\$abc$322955$new_new_n2182__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_323041  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[41] , \multi_enc_decx2x4.top_1.data_encin1[43] , \multi_enc_decx2x4.top_1.data_encin1[42] , \multi_enc_decx2x4.top_1.data_encin1[44] , \multi_enc_decx2x4.top_1.data_encin1[40] , \multi_enc_decx2x4.top_1.data_encin1[47]  }),
    .Y(\$abc$322955$new_new_n2183__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd7fc)
  ) \$abc$322955$auto_323042  (
    .A({ \$abc$322955$new_new_n2183__ , \multi_enc_decx2x4.top_1.data_encin1[46] , \multi_enc_decx2x4.top_1.data_encin1[45] , \$abc$322955$new_new_n2136__  }),
    .Y(\$abc$322955$new_new_n2184__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_323043  (
    .A({ \$abc$322955$new_new_n2138__ , \$abc$322955$new_new_n2137__  }),
    .Y(\$abc$322955$new_new_n2185__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_323044  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[36] , \multi_enc_decx2x4.top_1.data_encin1[37] , \multi_enc_decx2x4.top_1.data_encin1[39] , \multi_enc_decx2x4.top_1.data_encin1[38] , \multi_enc_decx2x4.top_1.data_encin1[47] , \multi_enc_decx2x4.top_1.data_encin1[46]  }),
    .Y(\$abc$322955$new_new_n2186__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffcfcc3fffffffe)
  ) \$abc$322955$auto_323045  (
    .A({ \$abc$322955$new_new_n2137__ , \multi_enc_decx2x4.top_1.data_encin1[32] , \multi_enc_decx2x4.top_1.data_encin1[33] , \multi_enc_decx2x4.top_1.data_encin1[35] , \multi_enc_decx2x4.top_1.data_encin1[34] , \$abc$322955$new_new_n2186__  }),
    .Y(\$abc$322955$new_new_n2187__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_323046  (
    .A({ \$abc$322955$new_new_n2136__ , \$abc$322955$new_new_n2187__ , \multi_enc_decx2x4.top_1.data_encin1[47] , \multi_enc_decx2x4.top_1.data_encin1[46] , \multi_enc_decx2x4.top_1.data_encin1[45]  }),
    .Y(\$abc$322955$new_new_n2188__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_323047  (
    .A({ \$abc$322955$new_new_n2180__ , \$abc$322955$new_new_n2129__ , \$abc$322955$new_new_n2125__ , \$abc$322955$new_new_n2119__ , \$abc$322955$new_new_n2106__  }),
    .Y(\$abc$322955$new_new_n2189__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf400)
  ) \$abc$322955$auto_323048  (
    .A({ \$abc$322955$new_new_n2189__ , \$abc$322955$new_new_n2188__ , \$abc$322955$new_new_n2185__ , \$abc$322955$new_new_n2184__  }),
    .Y(\$abc$322955$new_new_n2190__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00ef)
  ) \$abc$322955$auto_323049  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n2173__ , \$abc$322955$new_new_n2190__ , \$abc$322955$new_new_n2182__  }),
    .Y(\$abc$247357$li525_li525 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323050  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[27] , \multi_enc_decx2x4.top_1.data_encin1[26] , \multi_enc_decx2x4.top_1.data_encin1[28] , \multi_enc_decx2x4.top_1.data_encin1[25] , \multi_enc_decx2x4.top_1.data_encin1[24]  }),
    .Y(\$abc$322955$new_new_n2192__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323051  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[28] , \multi_enc_decx2x4.top_1.data_encin1[25] , \multi_enc_decx2x4.top_1.data_encin1[24] , \multi_enc_decx2x4.top_1.data_encin1[29]  }),
    .Y(\$abc$322955$new_new_n2193__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_323052  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[27] , \multi_enc_decx2x4.top_1.data_encin1[26] , \multi_enc_decx2x4.top_1.data_encin1[28] , \multi_enc_decx2x4.top_1.data_encin1[25] , \multi_enc_decx2x4.top_1.data_encin1[24] , \multi_enc_decx2x4.top_1.data_encin1[29]  }),
    .Y(\$abc$322955$new_new_n2194__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd7fc)
  ) \$abc$322955$auto_323053  (
    .A({ \$abc$322955$new_new_n2194__ , \multi_enc_decx2x4.top_1.data_encin1[31] , \multi_enc_decx2x4.top_1.data_encin1[30] , \$abc$322955$new_new_n2192__  }),
    .Y(\$abc$322955$new_new_n2195__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323054  (
    .A({ \$abc$322955$new_new_n2180__ , \$abc$322955$new_new_n2140__ , \$abc$322955$new_new_n2129__ , \$abc$322955$new_new_n2106__  }),
    .Y(\$abc$322955$new_new_n2196__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323055  (
    .A({ \$abc$322955$new_new_n2125__ , \$abc$322955$new_new_n2115__ , \$abc$322955$new_new_n2113__ , \$abc$322955$new_new_n2112__  }),
    .Y(\$abc$322955$new_new_n2197__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323056  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[22] , \multi_enc_decx2x4.top_1.data_encin1[20] , \multi_enc_decx2x4.top_1.data_encin1[23] , \multi_enc_decx2x4.top_1.data_encin1[21]  }),
    .Y(\$abc$322955$new_new_n2198__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_323057  (
    .A({ \$abc$322955$new_new_n2198__ , \$abc$322955$new_new_n2116__  }),
    .Y(\$abc$322955$new_new_n2199__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323058  (
    .A({ \$abc$322955$new_new_n2199__ , \$abc$322955$new_new_n2197__ , \$abc$322955$new_new_n2196__ , \$abc$322955$new_new_n2195__  }),
    .Y(\$abc$322955$new_new_n2200__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_323059  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[29] , \multi_enc_decx2x4.top_1.data_encin1[31] , \multi_enc_decx2x4.top_1.data_encin1[30]  }),
    .Y(\$abc$322955$new_new_n2201__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_323060  (
    .A({ \$abc$322955$new_new_n2201__ , \$abc$322955$new_new_n2198__ , \multi_enc_decx2x4.top_1.data_encin1[18] , \multi_enc_decx2x4.top_1.data_encin1[19] , \multi_enc_decx2x4.top_1.data_encin1[17] , \multi_enc_decx2x4.top_1.data_encin1[16]  }),
    .Y(\$abc$322955$new_new_n2202__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_323061  (
    .A({ \$abc$322955$new_new_n2201__ , \$abc$322955$new_new_n2116__ , \multi_enc_decx2x4.top_1.data_encin1[22] , \multi_enc_decx2x4.top_1.data_encin1[20] , \multi_enc_decx2x4.top_1.data_encin1[23] , \multi_enc_decx2x4.top_1.data_encin1[21]  }),
    .Y(\$abc$322955$new_new_n2203__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he0000000)
  ) \$abc$322955$auto_323062  (
    .A({ \$abc$322955$new_new_n2196__ , \$abc$322955$new_new_n2192__ , \$abc$322955$new_new_n2197__ , \$abc$322955$new_new_n2202__ , \$abc$322955$new_new_n2203__  }),
    .Y(\$abc$322955$new_new_n2204__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h001f)
  ) \$abc$322955$auto_323063  (
    .A({ \$abc$322955$new_new_n2168__ , \$abc$322955$new_new_n2143__ , \$abc$322955$new_new_n2107__ , \$abc$322955$new_new_n2111__  }),
    .Y(\$abc$322955$new_new_n2205__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffeffff)
  ) \$abc$322955$auto_323064  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n2205__ , \$abc$322955$new_new_n2204__ , \$abc$322955$new_new_n2200__ , \$abc$322955$new_new_n2182__ , \$abc$322955$new_new_n2164__  }),
    .Y(\$abc$247357$li524_li524 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbaefaaaa00000000)
  ) \$abc$322955$auto_323065  (
    .A({ \$abc$322955$new_new_n2185__ , \$abc$322955$new_new_n2179__ , \multi_enc_decx2x4.top_1.data_encin1[60] , \$abc$322955$new_new_n2124__ , \multi_enc_decx2x4.top_1.data_encin1[56] , \$abc$322955$new_new_n2190__  }),
    .Y(\$abc$322955$new_new_n2207__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323066  (
    .A({ \$abc$322955$new_new_n2201__ , \$abc$322955$new_new_n2198__ , \$abc$322955$new_new_n2192__ , \$abc$322955$new_new_n2116__  }),
    .Y(\$abc$322955$new_new_n2208__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323067  (
    .A({ \$abc$322955$new_new_n2208__ , \$abc$322955$new_new_n2180__ , \$abc$322955$new_new_n2140__ , \$abc$322955$new_new_n2129__ , \$abc$322955$new_new_n2125__ , \$abc$322955$new_new_n2106__  }),
    .Y(\$abc$322955$new_new_n2209__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323068  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[13] , \multi_enc_decx2x4.top_1.data_encin1[15] , \multi_enc_decx2x4.top_1.data_encin1[14] , \multi_enc_decx2x4.top_1.data_encin1[12]  }),
    .Y(\$abc$322955$new_new_n2210__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323069  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[8] , \multi_enc_decx2x4.top_1.data_encin1[9] , \multi_enc_decx2x4.top_1.data_encin1[11] , \multi_enc_decx2x4.top_1.data_encin1[10]  }),
    .Y(\$abc$322955$new_new_n2211__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323070  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[3] , \multi_enc_decx2x4.top_1.data_encin1[2] , \multi_enc_decx2x4.top_1.data_encin1[7] , \multi_enc_decx2x4.top_1.data_encin1[6]  }),
    .Y(\$abc$322955$new_new_n2212__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0117)
  ) \$abc$322955$auto_323071  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[8] , \multi_enc_decx2x4.top_1.data_encin1[9] , \multi_enc_decx2x4.top_1.data_encin1[11] , \multi_enc_decx2x4.top_1.data_encin1[10]  }),
    .Y(\$abc$322955$new_new_n2213__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323072  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[1] , \multi_enc_decx2x4.top_1.data_encin1[0] , \multi_enc_decx2x4.top_1.data_encin1[5] , \multi_enc_decx2x4.top_1.data_encin1[4]  }),
    .Y(\$abc$322955$new_new_n2214__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5c00000000000000)
  ) \$abc$322955$auto_323073  (
    .A({ \$abc$322955$new_new_n2214__ , \$abc$322955$new_new_n2213__ , \$abc$322955$new_new_n2212__ , \$abc$322955$new_new_n2211__ , \$abc$322955$new_new_n2114__ , \$abc$322955$new_new_n2210__  }),
    .Y(\$abc$322955$new_new_n2215__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000007)
  ) \$abc$322955$auto_323074  (
    .A({ \$abc$322955$new_new_n2164__ , \$abc$322955$new_new_n2151__ , \$abc$322955$new_new_n2200__ , \$abc$322955$new_new_n2172__ , \$abc$322955$new_new_n2209__ , \$abc$322955$new_new_n2215__  }),
    .Y(\$abc$322955$new_new_n2216__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h008f)
  ) \$abc$322955$auto_323075  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n2216__ , \$abc$322955$new_new_n2207__ , \$abc$322955$new_new_n2181__  }),
    .Y(\$abc$247357$li523_li523 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$322955$auto_323076  (
    .A({ \$abc$322955$new_new_n2110__ , \$abc$322955$new_new_n2101__ , \multi_enc_decx2x4.top_1.data_encin1[91] , \multi_enc_decx2x4.top_1.data_encin1[89] , \multi_enc_decx2x4.top_1.data_encin1[92]  }),
    .Y(\$abc$322955$new_new_n2218__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000bfffbfffbfff)
  ) \$abc$322955$auto_323077  (
    .A({ \$abc$322955$new_new_n2218__ , \$abc$322955$new_new_n2144__ , \$abc$322955$new_new_n2141__ , \$abc$322955$new_new_n2152__ , \$abc$322955$new_new_n2150__ , \multi_enc_decx2x4.top_1.data_encin1[76]  }),
    .Y(\$abc$322955$new_new_n2219__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf400000000000000)
  ) \$abc$322955$auto_323078  (
    .A({ \$abc$322955$new_new_n2192__ , \$abc$322955$new_new_n2196__ , \$abc$322955$new_new_n2197__ , \$abc$322955$new_new_n2203__ , \$abc$322955$new_new_n2199__ , \$abc$322955$new_new_n2195__  }),
    .Y(\$abc$322955$new_new_n2220__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_323079  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[111] , \multi_enc_decx2x4.top_1.data_encin1[110] , \multi_enc_decx2x4.top_1.data_encin1[109]  }),
    .Y(\$abc$322955$new_new_n2221__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfee8fffffffffffe)
  ) \$abc$322955$auto_323080  (
    .A({ \$abc$322955$new_new_n2221__ , \$abc$322955$new_new_n2169__ , \multi_enc_decx2x4.top_1.data_encin1[103] , \multi_enc_decx2x4.top_1.data_encin1[102] , \multi_enc_decx2x4.top_1.data_encin1[101] , \multi_enc_decx2x4.top_1.data_encin1[100]  }),
    .Y(\$abc$322955$new_new_n2222__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323081  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[98] , \multi_enc_decx2x4.top_1.data_encin1[107] , \multi_enc_decx2x4.top_1.data_encin1[106] , \multi_enc_decx2x4.top_1.data_encin1[105] , \multi_enc_decx2x4.top_1.data_encin1[104] , \multi_enc_decx2x4.top_1.data_encin1[97]  }),
    .Y(\$abc$322955$new_new_n2223__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001011000000000)
  ) \$abc$322955$auto_323082  (
    .A({ \$abc$322955$new_new_n2134__ , \multi_enc_decx2x4.top_1.data_encin1[125] , \multi_enc_decx2x4.top_1.data_encin1[127] , \multi_enc_decx2x4.top_1.data_encin1[126] , \multi_enc_decx2x4.top_1.data_encin1[122] , \multi_enc_decx2x4.top_1.data_encin1[123]  }),
    .Y(\$abc$322955$new_new_n2224__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ff0000004040)
  ) \$abc$322955$auto_323083  (
    .A({ \$abc$322955$new_new_n2129__ , \multi_enc_decx2x4.top_1.data_encin1[99] , \$abc$322955$new_new_n2224__ , \$abc$322955$new_new_n2223__ , \$abc$322955$new_new_n2135__ , \$abc$322955$new_new_n2222__  }),
    .Y(\$abc$322955$new_new_n2225__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323084  (
    .A({ \$abc$322955$new_new_n2160__ , \$abc$322955$new_new_n2125__ , \$abc$322955$new_new_n2119__ , \$abc$322955$new_new_n2106__  }),
    .Y(\$abc$322955$new_new_n2226__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323085  (
    .A({ \$abc$322955$new_new_n2226__ , \$abc$322955$new_new_n2225__ , \$abc$322955$new_new_n2132__ , \multi_enc_decx2x4.top_1.data_encin1[96]  }),
    .Y(\$abc$322955$new_new_n2227__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323086  (
    .A({ \$abc$322955$new_new_n2131__ , \$abc$322955$new_new_n2134__ , \$abc$322955$new_new_n2133__ , \$abc$322955$new_new_n2165__  }),
    .Y(\$abc$322955$new_new_n2228__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff400040004000)
  ) \$abc$322955$auto_323087  (
    .A({ \$abc$322955$new_new_n2228__ , \$abc$322955$new_new_n2163__ , \$abc$322955$new_new_n2141__ , \$abc$322955$new_new_n2152__ , \$abc$322955$new_new_n2154__ , \$abc$322955$new_new_n2105__  }),
    .Y(\$abc$322955$new_new_n2229__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_323088  (
    .A({ \$abc$322955$new_new_n2115__ , \multi_enc_decx2x4.top_1.data_encin1[1] , \multi_enc_decx2x4.top_1.data_encin1[0] , \multi_enc_decx2x4.top_1.data_encin1[3] , \multi_enc_decx2x4.top_1.data_encin1[2]  }),
    .Y(\$abc$322955$new_new_n2230__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaababbeaaaaaaaa)
  ) \$abc$322955$auto_323089  (
    .A({ \$abc$322955$new_new_n2230__ , \multi_enc_decx2x4.top_1.data_encin1[5] , \multi_enc_decx2x4.top_1.data_encin1[4] , \multi_enc_decx2x4.top_1.data_encin1[7] , \multi_enc_decx2x4.top_1.data_encin1[6] , \$abc$322955$new_new_n2215__  }),
    .Y(\$abc$322955$new_new_n2231__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_323090  (
    .A({ \$abc$322955$new_new_n2138__ , \$abc$322955$new_new_n2137__ , \multi_enc_decx2x4.top_1.data_encin1[42] , \multi_enc_decx2x4.top_1.data_encin1[44] , \multi_enc_decx2x4.top_1.data_encin1[40] , \multi_enc_decx2x4.top_1.data_encin1[46]  }),
    .Y(\$abc$322955$new_new_n2232__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8300000000000000)
  ) \$abc$322955$auto_323091  (
    .A({ \$abc$322955$new_new_n2138__ , \$abc$322955$new_new_n2189__ , \$abc$322955$new_new_n2136__ , \multi_enc_decx2x4.top_1.data_encin1[45] , \$abc$322955$new_new_n2186__ , \$abc$322955$new_new_n2232__  }),
    .Y(\$abc$322955$new_new_n2233__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55555555aaababbe)
  ) \$abc$322955$auto_323092  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[63] , \multi_enc_decx2x4.top_1.data_encin1[55] , \multi_enc_decx2x4.top_1.data_encin1[54] , \multi_enc_decx2x4.top_1.data_encin1[53] , \multi_enc_decx2x4.top_1.data_encin1[52] , \multi_enc_decx2x4.top_1.data_encin1[62]  }),
    .Y(\$abc$322955$new_new_n2234__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$322955$auto_323093  (
    .A({ \$abc$322955$new_new_n2180__ , \$abc$322955$new_new_n2129__ , \$abc$322955$new_new_n2119__ , \$abc$322955$new_new_n2106__ , \multi_enc_decx2x4.top_1.data_encin1[60]  }),
    .Y(\$abc$322955$new_new_n2235__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha8a8fc0000000000)
  ) \$abc$322955$auto_323094  (
    .A({ \$abc$322955$new_new_n2235__ , \multi_enc_decx2x4.top_1.data_encin1[61] , \$abc$322955$new_new_n2234__ , \$abc$322955$new_new_n2179__ , \$abc$322955$new_new_n2177__ , \$abc$322955$new_new_n2122__  }),
    .Y(\$abc$322955$new_new_n2236__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000bfff)
  ) \$abc$322955$auto_323095  (
    .A({ \$abc$322955$new_new_n2233__ , \$abc$322955$new_new_n2236__ , \$abc$322955$new_new_n2209__ , \$abc$322955$new_new_n2211__ , \$abc$322955$new_new_n2231__ , \multi_enc_decx2x4.top_1.data_encin1[12]  }),
    .Y(\$abc$322955$new_new_n2237__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000feffffff)
  ) \$abc$322955$auto_323096  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n2237__ , \$abc$322955$new_new_n2219__ , \$abc$322955$new_new_n2229__ , \$abc$322955$new_new_n2227__ , \$abc$322955$new_new_n2220__  }),
    .Y(\$abc$247357$li522_li522 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_323097  (
    .A({ \$abc$322955$new_new_n2189__ , \$abc$322955$new_new_n2188__ , \multi_enc_decx2x4.top_1.data_encin1[39] , \multi_enc_decx2x4.top_1.data_encin1[38] , \multi_enc_decx2x4.top_1.data_encin1[35] , \multi_enc_decx2x4.top_1.data_encin1[34]  }),
    .Y(\$abc$322955$new_new_n2239__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323098  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[20] , \multi_enc_decx2x4.top_1.data_encin1[17] , \multi_enc_decx2x4.top_1.data_encin1[16] , \multi_enc_decx2x4.top_1.data_encin1[21]  }),
    .Y(\$abc$322955$new_new_n2240__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323099  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[3] , \multi_enc_decx2x4.top_1.data_encin1[2] , \multi_enc_decx2x4.top_1.data_encin1[7] , \multi_enc_decx2x4.top_1.data_encin1[6]  }),
    .Y(\$abc$322955$new_new_n2241__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$322955$auto_323100  (
    .A({ \$abc$322955$new_new_n2115__ , \$abc$322955$new_new_n2214__ , \$abc$322955$new_new_n2241__ , \multi_enc_decx2x4.top_1.data_encin1[11] , \multi_enc_decx2x4.top_1.data_encin1[10]  }),
    .Y(\$abc$322955$new_new_n2242__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ff5555d7)
  ) \$abc$322955$auto_323101  (
    .A({ \$abc$322955$new_new_n2242__ , \multi_enc_decx2x4.top_1.data_encin1[10] , \multi_enc_decx2x4.top_1.data_encin1[11] , \multi_enc_decx2x4.top_1.data_encin1[15] , \multi_enc_decx2x4.top_1.data_encin1[14] , \$abc$322955$new_new_n2215__  }),
    .Y(\$abc$322955$new_new_n2243__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8888888f888f8ff8)
  ) \$abc$322955$auto_323102  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[115] , \multi_enc_decx2x4.top_1.data_encin1[114] , \multi_enc_decx2x4.top_1.data_encin1[119] , \multi_enc_decx2x4.top_1.data_encin1[118] , \$abc$322955$new_new_n2131__ , \$abc$322955$new_new_n2130__  }),
    .Y(\$abc$322955$new_new_n2244__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00003f0000002a2a)
  ) \$abc$322955$auto_323103  (
    .A({ \$abc$322955$new_new_n2133__ , \multi_enc_decx2x4.top_1.data_encin1[125] , \$abc$322955$new_new_n2244__ , \$abc$322955$new_new_n2166__ , \$abc$322955$new_new_n2162__ , \$abc$322955$new_new_n2132__  }),
    .Y(\$abc$322955$new_new_n2245__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f7f007f)
  ) \$abc$322955$auto_323104  (
    .A({ \$abc$322955$new_new_n2243__ , \$abc$322955$new_new_n2209__ , \$abc$322955$new_new_n2245__ , \$abc$322955$new_new_n2134__ , \$abc$322955$new_new_n2163__  }),
    .Y(\$abc$322955$new_new_n2246__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323105  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[48] , \multi_enc_decx2x4.top_1.data_encin1[49] , \multi_enc_decx2x4.top_1.data_encin1[53] , \multi_enc_decx2x4.top_1.data_encin1[52]  }),
    .Y(\$abc$322955$new_new_n2247__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff10101000000000)
  ) \$abc$322955$auto_323106  (
    .A({ \$abc$322955$new_new_n2235__ , \$abc$322955$new_new_n2177__ , \$abc$322955$new_new_n2247__ , \$abc$322955$new_new_n2179__ , \$abc$322955$new_new_n2123__ , \multi_enc_decx2x4.top_1.data_encin1[61]  }),
    .Y(\$abc$322955$new_new_n2248__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_323107  (
    .A({ \$abc$322955$new_new_n2158__ , \$abc$322955$new_new_n2127__ , \multi_enc_decx2x4.top_1.data_encin1[101] , \multi_enc_decx2x4.top_1.data_encin1[100] , \multi_enc_decx2x4.top_1.data_encin1[97] , \multi_enc_decx2x4.top_1.data_encin1[96]  }),
    .Y(\$abc$322955$new_new_n2249__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_323108  (
    .A({ \$abc$322955$new_new_n2171__ , \$abc$322955$new_new_n2170__ , \multi_enc_decx2x4.top_1.data_encin1[108] , \multi_enc_decx2x4.top_1.data_encin1[109] , \multi_enc_decx2x4.top_1.data_encin1[105] , \multi_enc_decx2x4.top_1.data_encin1[104]  }),
    .Y(\$abc$322955$new_new_n2250__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf800)
  ) \$abc$322955$auto_323109  (
    .A({ \$abc$322955$new_new_n2161__ , \$abc$322955$new_new_n2250__ , \$abc$322955$new_new_n2157__ , \$abc$322955$new_new_n2249__  }),
    .Y(\$abc$322955$new_new_n2251__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000700000000)
  ) \$abc$322955$auto_323110  (
    .A({ \$abc$322955$new_new_n2246__ , \$abc$322955$new_new_n2251__ , \$abc$322955$new_new_n2248__ , \$abc$322955$new_new_n2239__ , \$abc$322955$new_new_n2204__ , \$abc$322955$new_new_n2240__  }),
    .Y(\$abc$322955$new_new_n2252__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001011400000000)
  ) \$abc$322955$auto_323111  (
    .A({ \$abc$322955$new_new_n2185__ , \multi_enc_decx2x4.top_1.data_encin1[43] , \multi_enc_decx2x4.top_1.data_encin1[42] , \multi_enc_decx2x4.top_1.data_encin1[47] , \multi_enc_decx2x4.top_1.data_encin1[46] , \$abc$322955$new_new_n2184__  }),
    .Y(\$abc$322955$new_new_n2253__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_323112  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[93] , \multi_enc_decx2x4.top_1.data_encin1[89] , \multi_enc_decx2x4.top_1.data_encin1[92]  }),
    .Y(\$abc$322955$new_new_n2254__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1001000000000000)
  ) \$abc$322955$auto_323113  (
    .A({ \$abc$322955$new_new_n2254__ , \$abc$322955$new_new_n2101__ , \$abc$322955$new_new_n2099__ , \multi_enc_decx2x4.top_1.data_encin1[90] , \$abc$322955$new_new_n2098__ , \multi_enc_decx2x4.top_1.data_encin1[88]  }),
    .Y(\$abc$322955$new_new_n2255__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff000e0)
  ) \$abc$322955$auto_323114  (
    .A({ \$abc$322955$new_new_n2109__ , \$abc$322955$new_new_n2255__ , \$abc$322955$new_new_n2111__ , \multi_enc_decx2x4.top_1.data_encin1[86] , \multi_enc_decx2x4.top_1.data_encin1[87]  }),
    .Y(\$abc$322955$new_new_n2256__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$322955$auto_323115  (
    .A({ \$abc$322955$new_new_n2256__ , \$abc$322955$new_new_n2143__ , \$abc$322955$new_new_n2189__ , \$abc$322955$new_new_n2253__ , \$abc$322955$new_new_n2200__ , \$abc$322955$new_new_n2193__  }),
    .Y(\$abc$322955$new_new_n2257__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000000000000)
  ) \$abc$322955$auto_323116  (
    .A({ \$abc$322955$new_new_n2141__ , \$abc$322955$new_new_n2150__ , \multi_enc_decx2x4.top_1.data_encin1[79] , \multi_enc_decx2x4.top_1.data_encin1[78] , \multi_enc_decx2x4.top_1.data_encin1[75] , \multi_enc_decx2x4.top_1.data_encin1[74]  }),
    .Y(\$abc$322955$new_new_n2258__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffeffff)
  ) \$abc$322955$auto_323117  (
    .A({ \$abc$322955$new_new_n2258__ , \$abc$322955$new_new_n2155__ , \multi_enc_decx2x4.top_1.data_encin1[68] , \multi_enc_decx2x4.top_1.data_encin1[65] , \multi_enc_decx2x4.top_1.data_encin1[64] , \multi_enc_decx2x4.top_1.data_encin1[69]  }),
    .Y(\$abc$322955$new_new_n2259__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$322955$auto_323118  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n2259__ , \$abc$322955$new_new_n2257__ , \$abc$322955$new_new_n2252__  }),
    .Y(\$abc$247357$li521_li521 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323119  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[13] , \multi_enc_decx2x4.top_1.data_encin1[9] , \multi_enc_decx2x4.top_1.data_encin1[15] , \multi_enc_decx2x4.top_1.data_encin1[11]  }),
    .Y(\$abc$322955$new_new_n2261__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100010110)
  ) \$abc$322955$auto_323120  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[1] , \multi_enc_decx2x4.top_1.data_encin1[3] , \multi_enc_decx2x4.top_1.data_encin1[5] , \multi_enc_decx2x4.top_1.data_encin1[7] , \multi_enc_decx2x4.top_1.data_encin1[0] , \multi_enc_decx2x4.top_1.data_encin1[2]  }),
    .Y(\$abc$322955$new_new_n2262__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8080ff8000000000)
  ) \$abc$322955$auto_323121  (
    .A({ \$abc$322955$new_new_n2209__ , \$abc$322955$new_new_n2261__ , \$abc$322955$new_new_n2215__ , \$abc$322955$new_new_n2262__ , \$abc$322955$new_new_n2113__ , \$abc$322955$new_new_n2115__  }),
    .Y(\$abc$322955$new_new_n2263__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fffe)
  ) \$abc$322955$auto_323122  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[60] , \multi_enc_decx2x4.top_1.data_encin1[57] , \multi_enc_decx2x4.top_1.data_encin1[59] , \multi_enc_decx2x4.top_1.data_encin1[61] , \multi_enc_decx2x4.top_1.data_encin1[63]  }),
    .Y(\$abc$322955$new_new_n2264__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_323123  (
    .A({ \$abc$322955$new_new_n2135__ , \multi_enc_decx2x4.top_1.data_encin1[98] , \multi_enc_decx2x4.top_1.data_encin1[102] , \multi_enc_decx2x4.top_1.data_encin1[100] , \multi_enc_decx2x4.top_1.data_encin1[96]  }),
    .Y(\$abc$322955$new_new_n2265__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfca8a8a800000000)
  ) \$abc$322955$auto_323124  (
    .A({ \$abc$322955$new_new_n2265__ , \$abc$322955$new_new_n2264__ , \$abc$322955$new_new_n2179__ , \$abc$322955$new_new_n2226__ , \$abc$322955$new_new_n2181__ , \$abc$322955$new_new_n2159__  }),
    .Y(\$abc$322955$new_new_n2266__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323125  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[121] , \multi_enc_decx2x4.top_1.data_encin1[125] , \multi_enc_decx2x4.top_1.data_encin1[127] , \multi_enc_decx2x4.top_1.data_encin1[123]  }),
    .Y(\$abc$322955$new_new_n2267__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323126  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[113] , \multi_enc_decx2x4.top_1.data_encin1[117] , \multi_enc_decx2x4.top_1.data_encin1[115] , \multi_enc_decx2x4.top_1.data_encin1[119]  }),
    .Y(\$abc$322955$new_new_n2268__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000f351)
  ) \$abc$322955$auto_323127  (
    .A({ \$abc$322955$new_new_n2263__ , \$abc$322955$new_new_n2266__ , \$abc$322955$new_new_n2267__ , \$abc$322955$new_new_n2268__ , \$abc$322955$new_new_n2168__ , \$abc$322955$new_new_n2164__  }),
    .Y(\$abc$322955$new_new_n2269__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323128  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[111] , \multi_enc_decx2x4.top_1.data_encin1[109] , \multi_enc_decx2x4.top_1.data_encin1[107] , \multi_enc_decx2x4.top_1.data_encin1[105]  }),
    .Y(\$abc$322955$new_new_n2270__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000100010001ffff)
  ) \$abc$322955$auto_323129  (
    .A({ \$abc$322955$new_new_n2145__ , \$abc$322955$new_new_n2103__ , \multi_enc_decx2x4.top_1.data_encin1[75] , \multi_enc_decx2x4.top_1.data_encin1[79] , \multi_enc_decx2x4.top_1.data_encin1[73] , \multi_enc_decx2x4.top_1.data_encin1[77]  }),
    .Y(\$abc$322955$new_new_n2271__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_323130  (
    .A({ \$abc$322955$new_new_n2142__ , \$abc$322955$new_new_n2111__ , \multi_enc_decx2x4.top_1.data_encin1[82] , \multi_enc_decx2x4.top_1.data_encin1[84] , \multi_enc_decx2x4.top_1.data_encin1[80] , \multi_enc_decx2x4.top_1.data_encin1[86]  }),
    .Y(\$abc$322955$new_new_n2272__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff100000000000)
  ) \$abc$322955$auto_323131  (
    .A({ \$abc$322955$new_new_n2141__ , \$abc$322955$new_new_n2272__ , \$abc$322955$new_new_n2147__ , \$abc$322955$new_new_n2149__ , \$abc$322955$new_new_n2271__ , \$abc$322955$new_new_n2146__  }),
    .Y(\$abc$322955$new_new_n2273__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaababbe)
  ) \$abc$322955$auto_323132  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[37] , \multi_enc_decx2x4.top_1.data_encin1[33] , \multi_enc_decx2x4.top_1.data_encin1[39] , \multi_enc_decx2x4.top_1.data_encin1[35] , \multi_enc_decx2x4.top_1.data_encin1[45]  }),
    .Y(\$abc$322955$new_new_n2274__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc8880f0000000000)
  ) \$abc$322955$auto_323133  (
    .A({ \$abc$322955$new_new_n2189__ , \$abc$322955$new_new_n2274__ , \$abc$322955$new_new_n2232__ , \$abc$322955$new_new_n2183__ , \$abc$322955$new_new_n2136__ , \$abc$322955$new_new_n2188__  }),
    .Y(\$abc$322955$new_new_n2275__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_323134  (
    .A({ \$abc$322955$new_new_n2181__ , \$abc$322955$new_new_n2177__ , \multi_enc_decx2x4.top_1.data_encin1[54] , \multi_enc_decx2x4.top_1.data_encin1[50] , \multi_enc_decx2x4.top_1.data_encin1[48] , \multi_enc_decx2x4.top_1.data_encin1[52]  }),
    .Y(\$abc$322955$new_new_n2276__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff0f0fffffff44)
  ) \$abc$322955$auto_323135  (
    .A({ \$abc$322955$new_new_n2276__ , \$abc$322955$new_new_n2275__ , \$abc$322955$new_new_n2273__ , \multi_enc_decx2x4.top_1.data_encin1[60] , \$abc$322955$new_new_n2172__ , \$abc$322955$new_new_n2270__  }),
    .Y(\$abc$322955$new_new_n2277__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323136  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[19] , \multi_enc_decx2x4.top_1.data_encin1[23] , \multi_enc_decx2x4.top_1.data_encin1[17] , \multi_enc_decx2x4.top_1.data_encin1[21]  }),
    .Y(\$abc$322955$new_new_n2278__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323137  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[71] , \multi_enc_decx2x4.top_1.data_encin1[67] , \multi_enc_decx2x4.top_1.data_encin1[65] , \multi_enc_decx2x4.top_1.data_encin1[69]  }),
    .Y(\$abc$322955$new_new_n2279__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000000000000)
  ) \$abc$322955$auto_323138  (
    .A({ \$abc$322955$new_new_n2107__ , \$abc$322955$new_new_n2141__ , \multi_enc_decx2x4.top_1.data_encin1[93] , \multi_enc_decx2x4.top_1.data_encin1[89] , \multi_enc_decx2x4.top_1.data_encin1[91] , \multi_enc_decx2x4.top_1.data_encin1[95]  }),
    .Y(\$abc$322955$new_new_n2280__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000bb0b)
  ) \$abc$322955$auto_323139  (
    .A({ \$abc$322955$new_new_n2280__ , \$abc$322955$new_new_n2279__ , \$abc$322955$new_new_n2155__ , \$abc$322955$new_new_n2204__ , \$abc$322955$new_new_n2278__  }),
    .Y(\$abc$322955$new_new_n2281__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000001f)
  ) \$abc$322955$auto_323140  (
    .A({ \multi_enc_decx2x4.top_1.data_encin1[24] , \multi_enc_decx2x4.top_1.data_encin1[26] , \multi_enc_decx2x4.top_1.data_encin1[28] , \multi_enc_decx2x4.top_1.data_encin1[31] , \multi_enc_decx2x4.top_1.data_encin1[27] , \multi_enc_decx2x4.top_1.data_encin1[25]  }),
    .Y(\$abc$322955$new_new_n2282__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4100000000000000)
  ) \$abc$322955$auto_323141  (
    .A({ \$abc$322955$new_new_n2282__ , \$abc$322955$new_new_n2197__ , \$abc$322955$new_new_n2196__ , \$abc$322955$new_new_n2194__ , \multi_enc_decx2x4.top_1.data_encin1[31] , \multi_enc_decx2x4.top_1.data_encin1[30]  }),
    .Y(\$abc$322955$new_new_n2283__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f080f0f0f0f0f0f)
  ) \$abc$322955$auto_323142  (
    .A({ \$abc$322955$new_new_n2269__ , \$abc$322955$new_new_n2281__ , \$abc$322955$new_new_n2277__ , \$ibuf_reset , \$abc$322955$new_new_n2199__ , \$abc$322955$new_new_n2283__  }),
    .Y(\$abc$247357$li520_li520 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323143  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[127] , \$ibuf_reset  }),
    .Y(\$abc$247357$li519_li519 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323144  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[126] , \$ibuf_reset  }),
    .Y(\$abc$247357$li518_li518 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323145  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[125] , \$ibuf_reset  }),
    .Y(\$abc$247357$li517_li517 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323146  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[124] , \$ibuf_reset  }),
    .Y(\$abc$247357$li516_li516 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323147  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[123] , \$ibuf_reset  }),
    .Y(\$abc$247357$li515_li515 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323148  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[122] , \$ibuf_reset  }),
    .Y(\$abc$247357$li514_li514 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323149  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[121] , \$ibuf_reset  }),
    .Y(\$abc$247357$li513_li513 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323150  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[120] , \$ibuf_reset  }),
    .Y(\$abc$247357$li512_li512 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323151  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[119] , \$ibuf_reset  }),
    .Y(\$abc$247357$li511_li511 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323152  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[118] , \$ibuf_reset  }),
    .Y(\$abc$247357$li510_li510 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323153  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[117] , \$ibuf_reset  }),
    .Y(\$abc$247357$li509_li509 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323154  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[116] , \$ibuf_reset  }),
    .Y(\$abc$247357$li508_li508 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323155  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[115] , \$ibuf_reset  }),
    .Y(\$abc$247357$li507_li507 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323156  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[114] , \$ibuf_reset  }),
    .Y(\$abc$247357$li506_li506 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323157  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[113] , \$ibuf_reset  }),
    .Y(\$abc$247357$li505_li505 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323158  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[112] , \$ibuf_reset  }),
    .Y(\$abc$247357$li504_li504 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323159  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[111] , \$ibuf_reset  }),
    .Y(\$abc$247357$li503_li503 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323160  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[110] , \$ibuf_reset  }),
    .Y(\$abc$247357$li502_li502 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323161  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[109] , \$ibuf_reset  }),
    .Y(\$abc$247357$li501_li501 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323162  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[108] , \$ibuf_reset  }),
    .Y(\$abc$247357$li500_li500 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323163  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[107] , \$ibuf_reset  }),
    .Y(\$abc$247357$li499_li499 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323164  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[106] , \$ibuf_reset  }),
    .Y(\$abc$247357$li498_li498 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323165  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[105] , \$ibuf_reset  }),
    .Y(\$abc$247357$li497_li497 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323166  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[104] , \$ibuf_reset  }),
    .Y(\$abc$247357$li496_li496 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323167  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[103] , \$ibuf_reset  }),
    .Y(\$abc$247357$li495_li495 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323168  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[102] , \$ibuf_reset  }),
    .Y(\$abc$247357$li494_li494 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323169  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[101] , \$ibuf_reset  }),
    .Y(\$abc$247357$li493_li493 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323170  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[100] , \$ibuf_reset  }),
    .Y(\$abc$247357$li492_li492 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323171  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[99] , \$ibuf_reset  }),
    .Y(\$abc$247357$li491_li491 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323172  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[98] , \$ibuf_reset  }),
    .Y(\$abc$247357$li490_li490 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323173  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[97] , \$ibuf_reset  }),
    .Y(\$abc$247357$li489_li489 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323174  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[96] , \$ibuf_reset  }),
    .Y(\$abc$247357$li488_li488 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323175  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[95] , \$ibuf_reset  }),
    .Y(\$abc$247357$li487_li487 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323176  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[94] , \$ibuf_reset  }),
    .Y(\$abc$247357$li486_li486 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323177  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[93] , \$ibuf_reset  }),
    .Y(\$abc$247357$li485_li485 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323178  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[92] , \$ibuf_reset  }),
    .Y(\$abc$247357$li484_li484 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323179  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[91] , \$ibuf_reset  }),
    .Y(\$abc$247357$li483_li483 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323180  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[90] , \$ibuf_reset  }),
    .Y(\$abc$247357$li482_li482 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323181  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[89] , \$ibuf_reset  }),
    .Y(\$abc$247357$li481_li481 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323182  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[88] , \$ibuf_reset  }),
    .Y(\$abc$247357$li480_li480 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323183  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[87] , \$ibuf_reset  }),
    .Y(\$abc$247357$li479_li479 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323184  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[86] , \$ibuf_reset  }),
    .Y(\$abc$247357$li478_li478 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323185  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[85] , \$ibuf_reset  }),
    .Y(\$abc$247357$li477_li477 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323186  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[84] , \$ibuf_reset  }),
    .Y(\$abc$247357$li476_li476 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323187  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[83] , \$ibuf_reset  }),
    .Y(\$abc$247357$li475_li475 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323188  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[82] , \$ibuf_reset  }),
    .Y(\$abc$247357$li474_li474 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323189  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[81] , \$ibuf_reset  }),
    .Y(\$abc$247357$li473_li473 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323190  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[80] , \$ibuf_reset  }),
    .Y(\$abc$247357$li472_li472 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323191  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[79] , \$ibuf_reset  }),
    .Y(\$abc$247357$li471_li471 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323192  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[78] , \$ibuf_reset  }),
    .Y(\$abc$247357$li470_li470 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323193  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[77] , \$ibuf_reset  }),
    .Y(\$abc$247357$li469_li469 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323194  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[76] , \$ibuf_reset  }),
    .Y(\$abc$247357$li468_li468 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323195  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[75] , \$ibuf_reset  }),
    .Y(\$abc$247357$li467_li467 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323196  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[74] , \$ibuf_reset  }),
    .Y(\$abc$247357$li466_li466 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323197  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[73] , \$ibuf_reset  }),
    .Y(\$abc$247357$li465_li465 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323198  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[72] , \$ibuf_reset  }),
    .Y(\$abc$247357$li464_li464 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323199  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[71] , \$ibuf_reset  }),
    .Y(\$abc$247357$li463_li463 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323200  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[70] , \$ibuf_reset  }),
    .Y(\$abc$247357$li462_li462 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323201  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[69] , \$ibuf_reset  }),
    .Y(\$abc$247357$li461_li461 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323202  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[68] , \$ibuf_reset  }),
    .Y(\$abc$247357$li460_li460 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323203  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[67] , \$ibuf_reset  }),
    .Y(\$abc$247357$li459_li459 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323204  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[66] , \$ibuf_reset  }),
    .Y(\$abc$247357$li458_li458 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323205  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[65] , \$ibuf_reset  }),
    .Y(\$abc$247357$li457_li457 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323206  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[64] , \$ibuf_reset  }),
    .Y(\$abc$247357$li456_li456 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323207  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[63] , \$ibuf_reset  }),
    .Y(\$abc$247357$li455_li455 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323208  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[62] , \$ibuf_reset  }),
    .Y(\$abc$247357$li454_li454 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323209  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[61] , \$ibuf_reset  }),
    .Y(\$abc$247357$li453_li453 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323210  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[60] , \$ibuf_reset  }),
    .Y(\$abc$247357$li452_li452 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323211  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[59] , \$ibuf_reset  }),
    .Y(\$abc$247357$li451_li451 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323212  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[58] , \$ibuf_reset  }),
    .Y(\$abc$247357$li450_li450 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323213  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[57] , \$ibuf_reset  }),
    .Y(\$abc$247357$li449_li449 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323214  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[56] , \$ibuf_reset  }),
    .Y(\$abc$247357$li448_li448 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323215  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[55] , \$ibuf_reset  }),
    .Y(\$abc$247357$li447_li447 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323216  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[54] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li446_li446 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323217  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[53] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li445_li445 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323218  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[52] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li444_li444 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323219  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[51] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li443_li443 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323220  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[50] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li442_li442 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323221  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[49] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li441_li441 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323222  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[48] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li440_li440 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323223  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[47] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li439_li439 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323224  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[46] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li438_li438 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323225  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[45] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li437_li437 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323226  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[44] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li436_li436 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323227  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[43] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li435_li435 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323228  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[42] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li434_li434 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323229  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[41] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li433_li433 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323230  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[40] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li432_li432 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323231  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[39] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li431_li431 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323232  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[38] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li430_li430 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323233  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[37] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li429_li429 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323234  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[36] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li428_li428 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323235  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[35] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li427_li427 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323236  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[34] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li426_li426 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323237  (
    .A({ \$ibuf_datain_temp[33] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li425_li425 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323238  (
    .A({ \$ibuf_datain_temp[32] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li424_li424 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323239  (
    .A({ \$ibuf_datain_temp[31] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li423_li423 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323240  (
    .A({ \$ibuf_datain_temp[30] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li422_li422 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323241  (
    .A({ \$ibuf_datain_temp[29] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li421_li421 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323242  (
    .A({ \$ibuf_datain_temp[28] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li420_li420 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323243  (
    .A({ \$ibuf_datain_temp[27] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li419_li419 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323244  (
    .A({ \$ibuf_datain_temp[26] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li418_li418 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323245  (
    .A({ \$ibuf_datain_temp[25] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li417_li417 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323246  (
    .A({ \$ibuf_datain_temp[24] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li416_li416 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323247  (
    .A({ \$ibuf_datain_temp[23] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li415_li415 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323248  (
    .A({ \$ibuf_datain_temp[22] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li414_li414 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323249  (
    .A({ \$ibuf_datain_temp[21] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li413_li413 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323250  (
    .A({ \$ibuf_datain_temp[20] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li412_li412 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323251  (
    .A({ \$ibuf_datain_temp[19] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li411_li411 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323252  (
    .A({ \$ibuf_datain_temp[18] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li410_li410 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323253  (
    .A({ \$ibuf_datain_temp[17] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li409_li409 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323254  (
    .A({ \$ibuf_datain_temp[16] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li408_li408 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323255  (
    .A({ \$ibuf_datain_temp[15] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li407_li407 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323256  (
    .A({ \$ibuf_datain_temp[14] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li406_li406 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323257  (
    .A({ \$ibuf_datain_temp[13] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li405_li405 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323258  (
    .A({ \$ibuf_datain_temp[12] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li404_li404 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323259  (
    .A({ \$ibuf_datain_temp[11] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li403_li403 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323260  (
    .A({ \$ibuf_datain_temp[10] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li402_li402 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323261  (
    .A({ \$ibuf_datain_temp[9] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li401_li401 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323262  (
    .A({ \$ibuf_datain_temp[8] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li400_li400 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323263  (
    .A({ \$ibuf_datain_temp[7] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li399_li399 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323264  (
    .A({ \$ibuf_datain_temp[6] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li398_li398 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323265  (
    .A({ \$ibuf_datain_temp[5] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li397_li397 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323266  (
    .A({ \$ibuf_datain_temp[4] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li396_li396 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323267  (
    .A({ \$ibuf_datain_temp[3] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li395_li395 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323268  (
    .A({ \$ibuf_datain_temp[2] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li394_li394 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323269  (
    .A({ \$ibuf_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li393_li393 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323270  (
    .A({ \$ibuf_datain_temp[0] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li392_li392 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323271  (
    .A({ \$ibuf_datain_temp[127] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li391_li391 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323272  (
    .A({ \$ibuf_datain_temp[126] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li390_li390 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323273  (
    .A({ \$ibuf_datain_temp[125] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li389_li389 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323274  (
    .A({ \$ibuf_datain_temp[124] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li388_li388 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323275  (
    .A({ \$ibuf_datain_temp[123] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li387_li387 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323276  (
    .A({ \$ibuf_datain_temp[122] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li386_li386 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323277  (
    .A({ \$ibuf_datain_temp[121] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li385_li385 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323278  (
    .A({ \$ibuf_datain_temp[120] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li384_li384 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323279  (
    .A({ \$ibuf_datain_temp[119] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li383_li383 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323280  (
    .A({ \$ibuf_datain_temp[118] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li382_li382 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323281  (
    .A({ \$ibuf_datain_temp[117] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li381_li381 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323282  (
    .A({ \$ibuf_datain_temp[116] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li380_li380 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323283  (
    .A({ \$ibuf_datain_temp[115] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li379_li379 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323284  (
    .A({ \$ibuf_datain_temp[114] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li378_li378 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323285  (
    .A({ \$ibuf_datain_temp[113] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li377_li377 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323286  (
    .A({ \$ibuf_datain_temp[112] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li376_li376 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323287  (
    .A({ \$ibuf_datain_temp[111] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li375_li375 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323288  (
    .A({ \$ibuf_datain_temp[110] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li374_li374 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323289  (
    .A({ \$ibuf_datain_temp[109] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li373_li373 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323290  (
    .A({ \$ibuf_datain_temp[108] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li372_li372 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323291  (
    .A({ \$ibuf_datain_temp[107] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li371_li371 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323292  (
    .A({ \$ibuf_datain_temp[106] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li370_li370 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323293  (
    .A({ \$ibuf_datain_temp[105] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li369_li369 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323294  (
    .A({ \$ibuf_datain_temp[104] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li368_li368 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323295  (
    .A({ \$ibuf_datain_temp[103] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li367_li367 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323296  (
    .A({ \$ibuf_datain_temp[102] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li366_li366 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323297  (
    .A({ \$ibuf_datain_temp[101] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li365_li365 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323298  (
    .A({ \$ibuf_datain_temp[100] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li364_li364 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323299  (
    .A({ \$ibuf_datain_temp[99] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li363_li363 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323300  (
    .A({ \$ibuf_datain_temp[98] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li362_li362 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323301  (
    .A({ \$ibuf_datain_temp[97] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li361_li361 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323302  (
    .A({ \$ibuf_datain_temp[96] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li360_li360 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323303  (
    .A({ \$ibuf_datain_temp[95] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li359_li359 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323304  (
    .A({ \$ibuf_datain_temp[94] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li358_li358 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323305  (
    .A({ \$ibuf_datain_temp[93] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li357_li357 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323306  (
    .A({ \$ibuf_datain_temp[92] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li356_li356 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323307  (
    .A({ \$ibuf_datain_temp[91] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li355_li355 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323308  (
    .A({ \$ibuf_datain_temp[90] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li354_li354 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323309  (
    .A({ \$ibuf_datain_temp[89] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li353_li353 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323310  (
    .A({ \$ibuf_datain_temp[88] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li352_li352 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323311  (
    .A({ \$ibuf_datain_temp[87] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li351_li351 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323312  (
    .A({ \$ibuf_datain_temp[86] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li350_li350 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323313  (
    .A({ \$ibuf_datain_temp[85] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li349_li349 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323314  (
    .A({ \$ibuf_datain_temp[84] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li348_li348 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323315  (
    .A({ \$ibuf_datain_temp[83] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li347_li347 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323316  (
    .A({ \$ibuf_datain_temp[82] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li346_li346 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323317  (
    .A({ \$ibuf_datain_temp[81] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li345_li345 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323318  (
    .A({ \$ibuf_datain_temp[80] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li344_li344 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323319  (
    .A({ \$ibuf_datain_temp[79] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li343_li343 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323320  (
    .A({ \$ibuf_datain_temp[78] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li342_li342 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323321  (
    .A({ \$ibuf_datain_temp[77] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li341_li341 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323322  (
    .A({ \$ibuf_datain_temp[76] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li340_li340 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323323  (
    .A({ \$ibuf_datain_temp[75] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li339_li339 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323324  (
    .A({ \$ibuf_datain_temp[74] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li338_li338 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323325  (
    .A({ \$ibuf_datain_temp[73] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li337_li337 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323326  (
    .A({ \$ibuf_datain_temp[72] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li336_li336 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323327  (
    .A({ \$ibuf_datain_temp[71] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li335_li335 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323328  (
    .A({ \$ibuf_datain_temp[70] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li334_li334 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323329  (
    .A({ \$ibuf_datain_temp[69] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li333_li333 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323330  (
    .A({ \$ibuf_datain_temp[68] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li332_li332 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323331  (
    .A({ \$ibuf_datain_temp[67] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li331_li331 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323332  (
    .A({ \$ibuf_datain_temp[66] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li330_li330 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323333  (
    .A({ \$ibuf_datain_temp[65] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li329_li329 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323334  (
    .A({ \$ibuf_datain_temp[64] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li328_li328 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323335  (
    .A({ \$ibuf_datain_temp[63] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li327_li327 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323336  (
    .A({ \$ibuf_datain_temp[62] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li326_li326 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323337  (
    .A({ \$ibuf_datain_temp[61] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li325_li325 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323338  (
    .A({ \$ibuf_datain_temp[60] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li324_li324 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323339  (
    .A({ \$ibuf_datain_temp[59] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li323_li323 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323340  (
    .A({ \$ibuf_datain_temp[58] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li322_li322 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323341  (
    .A({ \$ibuf_datain_temp[57] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li321_li321 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323342  (
    .A({ \$ibuf_datain_temp[56] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li320_li320 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323343  (
    .A({ \$ibuf_datain_temp[55] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li319_li319 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323344  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[54] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li318_li318 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323345  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[53] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li317_li317 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323346  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[52] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li316_li316 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323347  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[51] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li315_li315 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323348  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[50] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li314_li314 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323349  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[49] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li313_li313 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323350  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[48] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li312_li312 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323351  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[47] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li311_li311 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323352  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[46] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li310_li310 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323353  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[45] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li309_li309 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323354  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[44] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li308_li308 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323355  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[43] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li307_li307 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323356  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[42] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li306_li306 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323357  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[41] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li305_li305 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323358  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[40] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li304_li304 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323359  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[39] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li303_li303 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323360  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[38] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li302_li302 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323361  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[37] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li301_li301 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323362  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[36] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li300_li300 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323363  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[35] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li299_li299 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323364  (
    .A({ \$ibuf_select_datain_temp[1] , \$ibuf_datain_temp[34] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li298_li298 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323365  (
    .A({ \$ibuf_datain_temp[33] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li297_li297 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323366  (
    .A({ \$ibuf_datain_temp[32] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li296_li296 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323367  (
    .A({ \$ibuf_datain_temp[31] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li295_li295 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323368  (
    .A({ \$ibuf_datain_temp[30] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li294_li294 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323369  (
    .A({ \$ibuf_datain_temp[29] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li293_li293 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323370  (
    .A({ \$ibuf_datain_temp[28] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li292_li292 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323371  (
    .A({ \$ibuf_datain_temp[27] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li291_li291 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323372  (
    .A({ \$ibuf_datain_temp[26] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li290_li290 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323373  (
    .A({ \$ibuf_datain_temp[25] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li289_li289 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323374  (
    .A({ \$ibuf_datain_temp[24] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li288_li288 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323375  (
    .A({ \$ibuf_datain_temp[23] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li287_li287 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323376  (
    .A({ \$ibuf_datain_temp[22] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li286_li286 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323377  (
    .A({ \$ibuf_datain_temp[21] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li285_li285 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323378  (
    .A({ \$ibuf_datain_temp[20] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li284_li284 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323379  (
    .A({ \$ibuf_datain_temp[19] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li283_li283 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323380  (
    .A({ \$ibuf_datain_temp[18] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li282_li282 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323381  (
    .A({ \$ibuf_datain_temp[17] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li281_li281 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323382  (
    .A({ \$ibuf_datain_temp[16] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li280_li280 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323383  (
    .A({ \$ibuf_datain_temp[15] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li279_li279 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323384  (
    .A({ \$ibuf_datain_temp[14] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li278_li278 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323385  (
    .A({ \$ibuf_datain_temp[13] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li277_li277 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323386  (
    .A({ \$ibuf_datain_temp[12] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li276_li276 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323387  (
    .A({ \$ibuf_datain_temp[11] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li275_li275 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323388  (
    .A({ \$ibuf_datain_temp[10] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li274_li274 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323389  (
    .A({ \$ibuf_datain_temp[9] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li273_li273 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323390  (
    .A({ \$ibuf_datain_temp[8] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li272_li272 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323391  (
    .A({ \$ibuf_datain_temp[7] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li271_li271 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323392  (
    .A({ \$ibuf_datain_temp[6] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li270_li270 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323393  (
    .A({ \$ibuf_datain_temp[5] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li269_li269 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323394  (
    .A({ \$ibuf_datain_temp[4] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li268_li268 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323395  (
    .A({ \$ibuf_datain_temp[3] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li267_li267 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323396  (
    .A({ \$ibuf_datain_temp[2] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li266_li266 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323397  (
    .A({ \$ibuf_datain_temp[1] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li265_li265 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323398  (
    .A({ \$ibuf_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_reset  }),
    .Y(\$abc$247357$li264_li264 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_323399  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[91] , \multi_enc_decx2x4.top_0.data_encin[93] , \multi_enc_decx2x4.top_0.data_encin[95] , \multi_enc_decx2x4.top_0.data_encin[94] , \multi_enc_decx2x4.top_0.data_encin[89] , \multi_enc_decx2x4.top_0.data_encin[92]  }),
    .Y(\$abc$322955$new_new_n2541__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323400  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[91] , \multi_enc_decx2x4.top_0.data_encin[93] , \multi_enc_decx2x4.top_0.data_encin[95] , \multi_enc_decx2x4.top_0.data_encin[94] , \multi_enc_decx2x4.top_0.data_encin[89] , \multi_enc_decx2x4.top_0.data_encin[92]  }),
    .Y(\$abc$322955$new_new_n2542__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_323401  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[72] , \multi_enc_decx2x4.top_0.data_encin[75] , \multi_enc_decx2x4.top_0.data_encin[74]  }),
    .Y(\$abc$322955$new_new_n2543__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323402  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[73] , \multi_enc_decx2x4.top_0.data_encin[72] , \multi_enc_decx2x4.top_0.data_encin[75] , \multi_enc_decx2x4.top_0.data_encin[74]  }),
    .Y(\$abc$322955$new_new_n2544__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323403  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[77] , \multi_enc_decx2x4.top_0.data_encin[79] , \multi_enc_decx2x4.top_0.data_encin[78] , \multi_enc_decx2x4.top_0.data_encin[76]  }),
    .Y(\$abc$322955$new_new_n2545__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323404  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[68] , \multi_enc_decx2x4.top_0.data_encin[69] , \multi_enc_decx2x4.top_0.data_encin[71] , \multi_enc_decx2x4.top_0.data_encin[70]  }),
    .Y(\$abc$322955$new_new_n2546__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323405  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[64] , \multi_enc_decx2x4.top_0.data_encin[65] , \multi_enc_decx2x4.top_0.data_encin[67] , \multi_enc_decx2x4.top_0.data_encin[66]  }),
    .Y(\$abc$322955$new_new_n2547__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323406  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[84] , \multi_enc_decx2x4.top_0.data_encin[81] , \multi_enc_decx2x4.top_0.data_encin[80] , \multi_enc_decx2x4.top_0.data_encin[83] , \multi_enc_decx2x4.top_0.data_encin[82] , \multi_enc_decx2x4.top_0.data_encin[85]  }),
    .Y(\$abc$322955$new_new_n2548__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_323407  (
    .A({ \$abc$322955$new_new_n2548__ , \$abc$322955$new_new_n2547__ , \$abc$322955$new_new_n2546__ , \$abc$322955$new_new_n2545__ , \$abc$322955$new_new_n2544__ , \multi_enc_decx2x4.top_0.data_encin[86]  }),
    .Y(\$abc$322955$new_new_n2549__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000c0c0500000000)
  ) \$abc$322955$auto_323408  (
    .A({ \$abc$322955$new_new_n2549__ , \multi_enc_decx2x4.top_0.data_encin[90] , \multi_enc_decx2x4.top_0.data_encin[88] , \multi_enc_decx2x4.top_0.data_encin[87] , \$abc$322955$new_new_n2542__ , \$abc$322955$new_new_n2541__  }),
    .Y(\$abc$322955$new_new_n2550__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeef)
  ) \$abc$322955$auto_323409  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[84] , \multi_enc_decx2x4.top_0.data_encin[87] , \multi_enc_decx2x4.top_0.data_encin[86] , \multi_enc_decx2x4.top_0.data_encin[85] , \multi_enc_decx2x4.top_0.data_encin[90] , \multi_enc_decx2x4.top_0.data_encin[88]  }),
    .Y(\$abc$322955$new_new_n2551__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323410  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[91] , \multi_enc_decx2x4.top_0.data_encin[90] , \multi_enc_decx2x4.top_0.data_encin[88] , \multi_enc_decx2x4.top_0.data_encin[87] , \multi_enc_decx2x4.top_0.data_encin[86] , \multi_enc_decx2x4.top_0.data_encin[85]  }),
    .Y(\$abc$322955$new_new_n2552__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000100000000)
  ) \$abc$322955$auto_323411  (
    .A({ \$abc$322955$new_new_n2542__ , \$abc$322955$new_new_n2551__ , \multi_enc_decx2x4.top_0.data_encin[81] , \multi_enc_decx2x4.top_0.data_encin[80] , \multi_enc_decx2x4.top_0.data_encin[83] , \multi_enc_decx2x4.top_0.data_encin[82]  }),
    .Y(\$abc$322955$new_new_n2553__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323412  (
    .A({ \$abc$322955$new_new_n2547__ , \$abc$322955$new_new_n2546__ , \$abc$322955$new_new_n2545__ , \$abc$322955$new_new_n2544__  }),
    .Y(\$abc$322955$new_new_n2554__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323413  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[34] , \multi_enc_decx2x4.top_0.data_encin[35] , \multi_enc_decx2x4.top_0.data_encin[33] , \multi_enc_decx2x4.top_0.data_encin[32]  }),
    .Y(\$abc$322955$new_new_n2555__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323414  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[38] , \multi_enc_decx2x4.top_0.data_encin[39] , \multi_enc_decx2x4.top_0.data_encin[37] , \multi_enc_decx2x4.top_0.data_encin[36]  }),
    .Y(\$abc$322955$new_new_n2556__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_323415  (
    .A({ \$abc$322955$new_new_n2556__ , \$abc$322955$new_new_n2555__  }),
    .Y(\$abc$322955$new_new_n2557__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323416  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[30] , \multi_enc_decx2x4.top_0.data_encin[31] , \multi_enc_decx2x4.top_0.data_encin[29] , \multi_enc_decx2x4.top_0.data_encin[25] , \multi_enc_decx2x4.top_0.data_encin[24] , \multi_enc_decx2x4.top_0.data_encin[27]  }),
    .Y(\$abc$322955$new_new_n2558__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323417  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[26] , \multi_enc_decx2x4.top_0.data_encin[28] , \multi_enc_decx2x4.top_0.data_encin[23] , \multi_enc_decx2x4.top_0.data_encin[22] , \multi_enc_decx2x4.top_0.data_encin[21] , \multi_enc_decx2x4.top_0.data_encin[20]  }),
    .Y(\$abc$322955$new_new_n2559__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323418  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[0] , \multi_enc_decx2x4.top_0.data_encin[2] , \multi_enc_decx2x4.top_0.data_encin[1] , \multi_enc_decx2x4.top_0.data_encin[3] , \multi_enc_decx2x4.top_0.data_encin[7] , \multi_enc_decx2x4.top_0.data_encin[6]  }),
    .Y(\$abc$322955$new_new_n2560__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323419  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[17] , \multi_enc_decx2x4.top_0.data_encin[16] , \multi_enc_decx2x4.top_0.data_encin[19] , \multi_enc_decx2x4.top_0.data_encin[18] , \multi_enc_decx2x4.top_0.data_encin[5] , \multi_enc_decx2x4.top_0.data_encin[4]  }),
    .Y(\$abc$322955$new_new_n2561__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323420  (
    .A({ \$abc$322955$new_new_n2561__ , \$abc$322955$new_new_n2560__ , \$abc$322955$new_new_n2559__ , \$abc$322955$new_new_n2558__  }),
    .Y(\$abc$322955$new_new_n2562__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323421  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[13] , \multi_enc_decx2x4.top_0.data_encin[15] , \multi_enc_decx2x4.top_0.data_encin[14] , \multi_enc_decx2x4.top_0.data_encin[12]  }),
    .Y(\$abc$322955$new_new_n2563__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323422  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[10] , \multi_enc_decx2x4.top_0.data_encin[11] , \multi_enc_decx2x4.top_0.data_encin[9] , \multi_enc_decx2x4.top_0.data_encin[8]  }),
    .Y(\$abc$322955$new_new_n2564__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323423  (
    .A({ \$abc$322955$new_new_n2564__ , \$abc$322955$new_new_n2563__ , \$abc$322955$new_new_n2561__ , \$abc$322955$new_new_n2560__ , \$abc$322955$new_new_n2559__ , \$abc$322955$new_new_n2558__  }),
    .Y(\$abc$322955$new_new_n2565__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323424  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[117] , \multi_enc_decx2x4.top_0.data_encin[116] , \multi_enc_decx2x4.top_0.data_encin[118] , \multi_enc_decx2x4.top_0.data_encin[119] , \multi_enc_decx2x4.top_0.data_encin[115] , \multi_enc_decx2x4.top_0.data_encin[114]  }),
    .Y(\$abc$322955$new_new_n2566__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323425  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[111] , \multi_enc_decx2x4.top_0.data_encin[110] , \multi_enc_decx2x4.top_0.data_encin[107] , \multi_enc_decx2x4.top_0.data_encin[106] , \multi_enc_decx2x4.top_0.data_encin[104] , \multi_enc_decx2x4.top_0.data_encin[108]  }),
    .Y(\$abc$322955$new_new_n2567__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323426  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[109] , \multi_enc_decx2x4.top_0.data_encin[105] , \multi_enc_decx2x4.top_0.data_encin[113] , \multi_enc_decx2x4.top_0.data_encin[112]  }),
    .Y(\$abc$322955$new_new_n2568__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_323427  (
    .A({ \$abc$322955$new_new_n2568__ , \$abc$322955$new_new_n2567__ , \$abc$322955$new_new_n2566__  }),
    .Y(\$abc$322955$new_new_n2569__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323428  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[100] , \multi_enc_decx2x4.top_0.data_encin[101] , \multi_enc_decx2x4.top_0.data_encin[103] , \multi_enc_decx2x4.top_0.data_encin[102]  }),
    .Y(\$abc$322955$new_new_n2570__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323429  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[96] , \multi_enc_decx2x4.top_0.data_encin[97] , \multi_enc_decx2x4.top_0.data_encin[99] , \multi_enc_decx2x4.top_0.data_encin[98]  }),
    .Y(\$abc$322955$new_new_n2571__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_323430  (
    .A({ \$abc$322955$new_new_n2571__ , \$abc$322955$new_new_n2570__ , \$abc$322955$new_new_n2568__ , \$abc$322955$new_new_n2567__ , \$abc$322955$new_new_n2566__  }),
    .Y(\$abc$322955$new_new_n2572__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000007)
  ) \$abc$322955$auto_323431  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[52] , \multi_enc_decx2x4.top_0.data_encin[55] , \multi_enc_decx2x4.top_0.data_encin[54] , \multi_enc_decx2x4.top_0.data_encin[53] , \multi_enc_decx2x4.top_0.data_encin[59] , \multi_enc_decx2x4.top_0.data_encin[60]  }),
    .Y(\$abc$322955$new_new_n2573__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323432  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[122] , \multi_enc_decx2x4.top_0.data_encin[123] , \multi_enc_decx2x4.top_0.data_encin[124] , \multi_enc_decx2x4.top_0.data_encin[120] , \multi_enc_decx2x4.top_0.data_encin[125] , \multi_enc_decx2x4.top_0.data_encin[127]  }),
    .Y(\$abc$322955$new_new_n2574__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323433  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[61] , \multi_enc_decx2x4.top_0.data_encin[63] , \multi_enc_decx2x4.top_0.data_encin[62] , \multi_enc_decx2x4.top_0.data_encin[58]  }),
    .Y(\$abc$322955$new_new_n2575__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323434  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[56] , \multi_enc_decx2x4.top_0.data_encin[60] , \multi_enc_decx2x4.top_0.data_encin[57] , \multi_enc_decx2x4.top_0.data_encin[59]  }),
    .Y(\$abc$322955$new_new_n2576__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$322955$auto_323435  (
    .A({ \$abc$322955$new_new_n2576__ , \$abc$322955$new_new_n2575__ , \$abc$322955$new_new_n2574__ , \$abc$322955$new_new_n2573__ , \multi_enc_decx2x4.top_0.data_encin[121] , \multi_enc_decx2x4.top_0.data_encin[126]  }),
    .Y(\$abc$322955$new_new_n2577__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323436  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[50] , \multi_enc_decx2x4.top_0.data_encin[51] , \multi_enc_decx2x4.top_0.data_encin[49] , \multi_enc_decx2x4.top_0.data_encin[48]  }),
    .Y(\$abc$322955$new_new_n2578__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323437  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[41] , \multi_enc_decx2x4.top_0.data_encin[40] , \multi_enc_decx2x4.top_0.data_encin[43] , \multi_enc_decx2x4.top_0.data_encin[42] , \multi_enc_decx2x4.top_0.data_encin[47]  }),
    .Y(\$abc$322955$new_new_n2579__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_323438  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[44] , \multi_enc_decx2x4.top_0.data_encin[46] , \multi_enc_decx2x4.top_0.data_encin[45]  }),
    .Y(\$abc$322955$new_new_n2580__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_323439  (
    .A({ \$abc$322955$new_new_n2580__ , \$abc$322955$new_new_n2579__  }),
    .Y(\$abc$322955$new_new_n2581__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323440  (
    .A({ \$abc$322955$new_new_n2581__ , \$abc$322955$new_new_n2578__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2572__ , \$abc$322955$new_new_n2565__ , \$abc$322955$new_new_n2557__  }),
    .Y(\$abc$322955$new_new_n2582__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfbf0000000000000)
  ) \$abc$322955$auto_323441  (
    .A({ \$abc$322955$new_new_n2582__ , \$abc$322955$new_new_n2554__ , \$abc$322955$new_new_n2553__ , \$abc$322955$new_new_n2550__ , \$abc$322955$new_new_n2551__ , \$abc$322955$new_new_n2552__  }),
    .Y(\$abc$322955$new_new_n2583__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323442  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[111] , \multi_enc_decx2x4.top_0.data_encin[110] , \multi_enc_decx2x4.top_0.data_encin[109] , \multi_enc_decx2x4.top_0.data_encin[108]  }),
    .Y(\$abc$322955$new_new_n2584__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_323443  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[111] , \multi_enc_decx2x4.top_0.data_encin[110] , \multi_enc_decx2x4.top_0.data_encin[109] , \multi_enc_decx2x4.top_0.data_encin[105] , \multi_enc_decx2x4.top_0.data_encin[104] , \multi_enc_decx2x4.top_0.data_encin[108]  }),
    .Y(\$abc$322955$new_new_n2585__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323444  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[111] , \multi_enc_decx2x4.top_0.data_encin[110] , \multi_enc_decx2x4.top_0.data_encin[109] , \multi_enc_decx2x4.top_0.data_encin[105] , \multi_enc_decx2x4.top_0.data_encin[104] , \multi_enc_decx2x4.top_0.data_encin[108]  }),
    .Y(\$abc$322955$new_new_n2586__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000c000c0005)
  ) \$abc$322955$auto_323445  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[107] , \multi_enc_decx2x4.top_0.data_encin[106] , \multi_enc_decx2x4.top_0.data_encin[113] , \multi_enc_decx2x4.top_0.data_encin[112] , \$abc$322955$new_new_n2586__ , \$abc$322955$new_new_n2585__  }),
    .Y(\$abc$322955$new_new_n2587__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323446  (
    .A({ \$abc$322955$new_new_n2587__ , \$abc$322955$new_new_n2571__ , \$abc$322955$new_new_n2570__ , \$abc$322955$new_new_n2566__  }),
    .Y(\$abc$322955$new_new_n2588__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_323447  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[100] , \multi_enc_decx2x4.top_0.data_encin[96] , \multi_enc_decx2x4.top_0.data_encin[101] , \multi_enc_decx2x4.top_0.data_encin[103] , \multi_enc_decx2x4.top_0.data_encin[102]  }),
    .Y(\$abc$322955$new_new_n2589__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffcfffcfcfaa)
  ) \$abc$322955$auto_323448  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[97] , \multi_enc_decx2x4.top_0.data_encin[99] , \multi_enc_decx2x4.top_0.data_encin[98] , \$abc$322955$new_new_n2570__ , \multi_enc_decx2x4.top_0.data_encin[96] , \$abc$322955$new_new_n2589__  }),
    .Y(\$abc$322955$new_new_n2590__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$322955$auto_323449  (
    .A({ \$abc$322955$new_new_n2569__ , \$abc$322955$new_new_n2590__  }),
    .Y(\$abc$322955$new_new_n2591__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323450  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[91] , \multi_enc_decx2x4.top_0.data_encin[90] , \multi_enc_decx2x4.top_0.data_encin[88] , \multi_enc_decx2x4.top_0.data_encin[87] , \multi_enc_decx2x4.top_0.data_encin[86]  }),
    .Y(\$abc$322955$new_new_n2592__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323451  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[93] , \multi_enc_decx2x4.top_0.data_encin[95] , \multi_enc_decx2x4.top_0.data_encin[94] , \multi_enc_decx2x4.top_0.data_encin[89] , \multi_enc_decx2x4.top_0.data_encin[92]  }),
    .Y(\$abc$322955$new_new_n2593__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323452  (
    .A({ \$abc$322955$new_new_n2593__ , \$abc$322955$new_new_n2592__ , \$abc$322955$new_new_n2547__ , \$abc$322955$new_new_n2546__ , \$abc$322955$new_new_n2545__ , \$abc$322955$new_new_n2544__  }),
    .Y(\$abc$322955$new_new_n2594__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323453  (
    .A({ \$abc$322955$new_new_n2580__ , \$abc$322955$new_new_n2579__ , \$abc$322955$new_new_n2578__ , \$abc$322955$new_new_n2556__ , \$abc$322955$new_new_n2555__ , \$abc$322955$new_new_n2548__  }),
    .Y(\$abc$322955$new_new_n2595__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323454  (
    .A({ \$abc$322955$new_new_n2595__ , \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2565__  }),
    .Y(\$abc$322955$new_new_n2596__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$322955$auto_323455  (
    .A({ \$abc$322955$new_new_n2596__ , \$abc$322955$new_new_n2588__ , \$abc$322955$new_new_n2591__  }),
    .Y(\$abc$322955$new_new_n2597__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_323456  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[68] , \multi_enc_decx2x4.top_0.data_encin[69] , \multi_enc_decx2x4.top_0.data_encin[71] , \multi_enc_decx2x4.top_0.data_encin[70] , \multi_enc_decx2x4.top_0.data_encin[67]  }),
    .Y(\$abc$322955$new_new_n2598__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfdd7fffc)
  ) \$abc$322955$auto_323457  (
    .A({ \$abc$322955$new_new_n2598__ , \multi_enc_decx2x4.top_0.data_encin[64] , \multi_enc_decx2x4.top_0.data_encin[65] , \multi_enc_decx2x4.top_0.data_encin[66] , \$abc$322955$new_new_n2546__  }),
    .Y(\$abc$322955$new_new_n2599__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_323458  (
    .A({ \$abc$322955$new_new_n2544__ , \$abc$322955$new_new_n2593__ , \$abc$322955$new_new_n2592__ , \$abc$322955$new_new_n2548__ , \$abc$322955$new_new_n2545__ , \$abc$322955$new_new_n2599__  }),
    .Y(\$abc$322955$new_new_n2600__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he9)
  ) \$abc$322955$auto_323459  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[72] , \multi_enc_decx2x4.top_0.data_encin[75] , \multi_enc_decx2x4.top_0.data_encin[74]  }),
    .Y(\$abc$322955$new_new_n2601__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_323460  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[77] , \multi_enc_decx2x4.top_0.data_encin[73] , \multi_enc_decx2x4.top_0.data_encin[79] , \multi_enc_decx2x4.top_0.data_encin[78] , \multi_enc_decx2x4.top_0.data_encin[76]  }),
    .Y(\$abc$322955$new_new_n2602__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5c00000000000000)
  ) \$abc$322955$auto_323461  (
    .A({ \$abc$322955$new_new_n2592__ , \$abc$322955$new_new_n2548__ , \$abc$322955$new_new_n2593__ , \$abc$322955$new_new_n2602__ , \$abc$322955$new_new_n2543__ , \$abc$322955$new_new_n2601__  }),
    .Y(\$abc$322955$new_new_n2603__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff01000000000000)
  ) \$abc$322955$auto_323462  (
    .A({ \$abc$322955$new_new_n2547__ , \$abc$322955$new_new_n2546__ , \$abc$322955$new_new_n2545__ , \multi_enc_decx2x4.top_0.data_encin[74] , \multi_enc_decx2x4.top_0.data_encin[72] , \multi_enc_decx2x4.top_0.data_encin[75]  }),
    .Y(\$abc$322955$new_new_n2604__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_323463  (
    .A({ \$abc$322955$new_new_n2604__ , \$abc$322955$new_new_n2603__  }),
    .Y(\$abc$322955$new_new_n2605__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$322955$auto_323464  (
    .A({ \$abc$322955$new_new_n2582__ , \$abc$322955$new_new_n2600__ , \$abc$322955$new_new_n2605__  }),
    .Y(\$abc$322955$new_new_n2606__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323465  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[124] , \multi_enc_decx2x4.top_0.data_encin[120] , \multi_enc_decx2x4.top_0.data_encin[125] , \multi_enc_decx2x4.top_0.data_encin[127]  }),
    .Y(\$abc$322955$new_new_n2607__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfec1fffe)
  ) \$abc$322955$auto_323466  (
    .A({ \$abc$322955$new_new_n2607__ , \multi_enc_decx2x4.top_0.data_encin[123] , \multi_enc_decx2x4.top_0.data_encin[122] , \multi_enc_decx2x4.top_0.data_encin[121] , \multi_enc_decx2x4.top_0.data_encin[126]  }),
    .Y(\$abc$322955$new_new_n2608__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$322955$auto_323467  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[126] , \multi_enc_decx2x4.top_0.data_encin[121] , \multi_enc_decx2x4.top_0.data_encin[122]  }),
    .Y(\$abc$322955$new_new_n2609__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0117)
  ) \$abc$322955$auto_323468  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[124] , \multi_enc_decx2x4.top_0.data_encin[120] , \multi_enc_decx2x4.top_0.data_encin[125] , \multi_enc_decx2x4.top_0.data_encin[127]  }),
    .Y(\$abc$322955$new_new_n2610__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$322955$auto_323469  (
    .A({ \$abc$322955$new_new_n2610__ , \$abc$322955$new_new_n2573__ , \$abc$322955$new_new_n2576__ , \$abc$322955$new_new_n2575__ , \$abc$322955$new_new_n2609__  }),
    .Y(\$abc$322955$new_new_n2611__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_323470  (
    .A({ \$abc$322955$new_new_n2611__ , \$abc$322955$new_new_n2565__ , \$abc$322955$new_new_n2595__ , \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2572__ , \$abc$322955$new_new_n2608__  }),
    .Y(\$abc$322955$new_new_n2612__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100010117)
  ) \$abc$322955$auto_323471  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[117] , \multi_enc_decx2x4.top_0.data_encin[116] , \multi_enc_decx2x4.top_0.data_encin[118] , \multi_enc_decx2x4.top_0.data_encin[119] , \multi_enc_decx2x4.top_0.data_encin[115] , \multi_enc_decx2x4.top_0.data_encin[114]  }),
    .Y(\$abc$322955$new_new_n2613__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323472  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[107] , \multi_enc_decx2x4.top_0.data_encin[106] , \multi_enc_decx2x4.top_0.data_encin[105] , \multi_enc_decx2x4.top_0.data_encin[104]  }),
    .Y(\$abc$322955$new_new_n2614__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_323473  (
    .A({ \$abc$322955$new_new_n2614__ , \$abc$322955$new_new_n2613__ , \$abc$322955$new_new_n2584__ , \$abc$322955$new_new_n2571__ , \$abc$322955$new_new_n2570__  }),
    .Y(\$abc$322955$new_new_n2615__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_323474  (
    .A({ \$abc$322955$new_new_n2615__ , \$abc$322955$new_new_n2595__ , \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2565__  }),
    .Y(\$abc$322955$new_new_n2616__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbeabaaaa)
  ) \$abc$322955$auto_323475  (
    .A({ \$abc$322955$new_new_n2616__ , \$abc$322955$new_new_n2566__ , \multi_enc_decx2x4.top_0.data_encin[113] , \multi_enc_decx2x4.top_0.data_encin[112] , \$abc$322955$new_new_n2612__  }),
    .Y(\$abc$322955$new_new_n2617__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fffe)
  ) \$abc$322955$auto_323476  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n2617__ , \$abc$322955$new_new_n2606__ , \$abc$322955$new_new_n2597__ , \$abc$322955$new_new_n2583__  }),
    .Y(\$abc$247357$li263_li263 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010117)
  ) \$abc$322955$auto_323477  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[41] , \multi_enc_decx2x4.top_0.data_encin[40] , \multi_enc_decx2x4.top_0.data_encin[43] , \multi_enc_decx2x4.top_0.data_encin[42] , \multi_enc_decx2x4.top_0.data_encin[47]  }),
    .Y(\$abc$322955$new_new_n2619__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1601000000000000)
  ) \$abc$322955$auto_323478  (
    .A({ \$abc$322955$new_new_n2619__ , \$abc$322955$new_new_n2557__ , \$abc$322955$new_new_n2579__ , \multi_enc_decx2x4.top_0.data_encin[44] , \multi_enc_decx2x4.top_0.data_encin[46] , \multi_enc_decx2x4.top_0.data_encin[45]  }),
    .Y(\$abc$322955$new_new_n2620__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_323479  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[38] , \multi_enc_decx2x4.top_0.data_encin[34] , \multi_enc_decx2x4.top_0.data_encin[39] , \multi_enc_decx2x4.top_0.data_encin[35] , \multi_enc_decx2x4.top_0.data_encin[33] , \multi_enc_decx2x4.top_0.data_encin[32]  }),
    .Y(\$abc$322955$new_new_n2621__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0440000f00000000)
  ) \$abc$322955$auto_323480  (
    .A({ \$abc$322955$new_new_n2581__ , \$abc$322955$new_new_n2621__ , \multi_enc_decx2x4.top_0.data_encin[37] , \multi_enc_decx2x4.top_0.data_encin[36] , \$abc$322955$new_new_n2555__ , \multi_enc_decx2x4.top_0.data_encin[39]  }),
    .Y(\$abc$322955$new_new_n2622__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_323481  (
    .A({ \$abc$322955$new_new_n2572__ , \$abc$322955$new_new_n2565__  }),
    .Y(\$abc$322955$new_new_n2623__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323482  (
    .A({ \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2578__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2572__ , \$abc$322955$new_new_n2565__ , \$abc$322955$new_new_n2548__  }),
    .Y(\$abc$322955$new_new_n2624__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$322955$auto_323483  (
    .A({ \$abc$322955$new_new_n2624__ , \$abc$322955$new_new_n2620__ , \$abc$322955$new_new_n2622__  }),
    .Y(\$abc$322955$new_new_n2625__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_323484  (
    .A({ \$abc$322955$new_new_n2576__ , \$abc$322955$new_new_n2575__ , \multi_enc_decx2x4.top_0.data_encin[55] , \multi_enc_decx2x4.top_0.data_encin[54] , \multi_enc_decx2x4.top_0.data_encin[53] , \multi_enc_decx2x4.top_0.data_encin[52]  }),
    .Y(\$abc$322955$new_new_n2626__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$322955$auto_323485  (
    .A({ \$abc$322955$new_new_n2574__ , \multi_enc_decx2x4.top_0.data_encin[121] , \multi_enc_decx2x4.top_0.data_encin[126]  }),
    .Y(\$abc$322955$new_new_n2627__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_323486  (
    .A({ \$abc$322955$new_new_n2627__ , \$abc$322955$new_new_n2595__ , \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2572__ , \$abc$322955$new_new_n2565__  }),
    .Y(\$abc$322955$new_new_n2628__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h011e000100000000)
  ) \$abc$322955$auto_323487  (
    .A({ \$abc$322955$new_new_n2573__ , \$abc$322955$new_new_n2575__ , \multi_enc_decx2x4.top_0.data_encin[56] , \multi_enc_decx2x4.top_0.data_encin[57] , \multi_enc_decx2x4.top_0.data_encin[60] , \multi_enc_decx2x4.top_0.data_encin[59]  }),
    .Y(\$abc$322955$new_new_n2629__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01170000)
  ) \$abc$322955$auto_323488  (
    .A({ \$abc$322955$new_new_n2629__ , \multi_enc_decx2x4.top_0.data_encin[61] , \multi_enc_decx2x4.top_0.data_encin[63] , \multi_enc_decx2x4.top_0.data_encin[62] , \multi_enc_decx2x4.top_0.data_encin[58]  }),
    .Y(\$abc$322955$new_new_n2630__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_323489  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[50] , \multi_enc_decx2x4.top_0.data_encin[51]  }),
    .Y(\$abc$322955$new_new_n2631__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h6100000000000000)
  ) \$abc$322955$auto_323490  (
    .A({ \$abc$322955$new_new_n2557__ , \$abc$322955$new_new_n2572__ , \$abc$322955$new_new_n2565__ , \$abc$322955$new_new_n2631__ , \multi_enc_decx2x4.top_0.data_encin[49] , \multi_enc_decx2x4.top_0.data_encin[48]  }),
    .Y(\$abc$322955$new_new_n2632__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7000000000000000)
  ) \$abc$322955$auto_323491  (
    .A({ \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2581__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2548__ , \multi_enc_decx2x4.top_0.data_encin[51] , \multi_enc_decx2x4.top_0.data_encin[50]  }),
    .Y(\$abc$322955$new_new_n2633__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000001515153f)
  ) \$abc$322955$auto_323492  (
    .A({ \$abc$322955$new_new_n2617__ , \$abc$322955$new_new_n2626__ , \$abc$322955$new_new_n2630__ , \$abc$322955$new_new_n2633__ , \$abc$322955$new_new_n2632__ , \$abc$322955$new_new_n2628__  }),
    .Y(\$abc$322955$new_new_n2634__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00ef)
  ) \$abc$322955$auto_323493  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n2634__ , \$abc$322955$new_new_n2625__ , \$abc$322955$new_new_n2597__  }),
    .Y(\$abc$247357$li262_li262 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323494  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[23] , \multi_enc_decx2x4.top_0.data_encin[22] , \multi_enc_decx2x4.top_0.data_encin[21] , \multi_enc_decx2x4.top_0.data_encin[20]  }),
    .Y(\$abc$322955$new_new_n2636__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_323495  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[19] , \multi_enc_decx2x4.top_0.data_encin[23] , \multi_enc_decx2x4.top_0.data_encin[22] , \multi_enc_decx2x4.top_0.data_encin[21] , \multi_enc_decx2x4.top_0.data_encin[20]  }),
    .Y(\$abc$322955$new_new_n2637__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0228000300000000)
  ) \$abc$322955$auto_323496  (
    .A({ \$abc$322955$new_new_n2560__ , \$abc$322955$new_new_n2637__ , \multi_enc_decx2x4.top_0.data_encin[17] , \multi_enc_decx2x4.top_0.data_encin[16] , \multi_enc_decx2x4.top_0.data_encin[18] , \$abc$322955$new_new_n2636__  }),
    .Y(\$abc$322955$new_new_n2638__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_323497  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[5] , \multi_enc_decx2x4.top_0.data_encin[4]  }),
    .Y(\$abc$322955$new_new_n2639__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_323498  (
    .A({ \$abc$322955$new_new_n2564__ , \$abc$322955$new_new_n2563__  }),
    .Y(\$abc$322955$new_new_n2640__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$322955$auto_323499  (
    .A({ \$abc$322955$new_new_n2639__ , \$abc$322955$new_new_n2564__ , \$abc$322955$new_new_n2563__ , \$abc$322955$new_new_n2558__ , \multi_enc_decx2x4.top_0.data_encin[26] , \multi_enc_decx2x4.top_0.data_encin[28]  }),
    .Y(\$abc$322955$new_new_n2641__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323500  (
    .A({ \$abc$322955$new_new_n2595__ , \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2572__  }),
    .Y(\$abc$322955$new_new_n2642__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_323501  (
    .A({ \$abc$322955$new_new_n2641__ , \$abc$322955$new_new_n2595__ , \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2572__  }),
    .Y(\$abc$322955$new_new_n2643__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_323502  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[30] , \multi_enc_decx2x4.top_0.data_encin[31] , \multi_enc_decx2x4.top_0.data_encin[29] , \multi_enc_decx2x4.top_0.data_encin[25] , \multi_enc_decx2x4.top_0.data_encin[24] , \multi_enc_decx2x4.top_0.data_encin[27]  }),
    .Y(\$abc$322955$new_new_n2644__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0cc5000000000000)
  ) \$abc$322955$auto_323503  (
    .A({ \$abc$322955$new_new_n2560__ , \$abc$322955$new_new_n2561__ , \multi_enc_decx2x4.top_0.data_encin[26] , \multi_enc_decx2x4.top_0.data_encin[28] , \$abc$322955$new_new_n2558__ , \$abc$322955$new_new_n2644__  }),
    .Y(\$abc$322955$new_new_n2645__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323504  (
    .A({ \$abc$322955$new_new_n2645__ , \$abc$322955$new_new_n2642__ , \$abc$322955$new_new_n2640__ , \$abc$322955$new_new_n2636__  }),
    .Y(\$abc$322955$new_new_n2646__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f080f0f0f0f)
  ) \$abc$322955$auto_323505  (
    .A({ \$abc$322955$new_new_n2634__ , \$abc$322955$new_new_n2646__ , \$abc$322955$new_new_n2583__ , \$ibuf_reset , \$abc$322955$new_new_n2638__ , \$abc$322955$new_new_n2643__  }),
    .Y(\$abc$247357$li261_li261 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0117)
  ) \$abc$322955$auto_323506  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[13] , \multi_enc_decx2x4.top_0.data_encin[15] , \multi_enc_decx2x4.top_0.data_encin[14] , \multi_enc_decx2x4.top_0.data_encin[12]  }),
    .Y(\$abc$322955$new_new_n2648__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000100000000)
  ) \$abc$322955$auto_323507  (
    .A({ \$abc$322955$new_new_n2648__ , \$abc$322955$new_new_n2563__ , \multi_enc_decx2x4.top_0.data_encin[10] , \multi_enc_decx2x4.top_0.data_encin[11] , \multi_enc_decx2x4.top_0.data_encin[9] , \multi_enc_decx2x4.top_0.data_encin[8]  }),
    .Y(\$abc$322955$new_new_n2649__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323508  (
    .A({ \$abc$322955$new_new_n2649__ , \$abc$322955$new_new_n2595__ , \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2572__ , \$abc$322955$new_new_n2562__  }),
    .Y(\$abc$322955$new_new_n2650__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000153f)
  ) \$abc$322955$auto_323509  (
    .A({ \$abc$322955$new_new_n2650__ , \$abc$322955$new_new_n2612__ , \$abc$322955$new_new_n2596__ , \$abc$322955$new_new_n2624__ , \$abc$322955$new_new_n2620__ , \$abc$322955$new_new_n2588__  }),
    .Y(\$abc$322955$new_new_n2651__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h70)
  ) \$abc$322955$auto_323510  (
    .A({ \$abc$322955$new_new_n2651__ , \$abc$322955$new_new_n2628__ , \$abc$322955$new_new_n2630__  }),
    .Y(\$abc$322955$new_new_n2652__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00e000ff00ff)
  ) \$abc$322955$auto_323511  (
    .A({ \$abc$322955$new_new_n2652__ , \$abc$322955$new_new_n2646__ , \$ibuf_reset , \$abc$322955$new_new_n2582__ , \$abc$322955$new_new_n2550__ , \$abc$322955$new_new_n2605__  }),
    .Y(\$abc$247357$li260_li260 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555555755575755)
  ) \$abc$322955$auto_323512  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[93] , \multi_enc_decx2x4.top_0.data_encin[95] , \multi_enc_decx2x4.top_0.data_encin[94] , \multi_enc_decx2x4.top_0.data_encin[92] , \multi_enc_decx2x4.top_0.data_encin[89] , \$abc$322955$new_new_n2551__  }),
    .Y(\$abc$322955$new_new_n2654__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf800000000000000)
  ) \$abc$322955$auto_323513  (
    .A({ \$abc$322955$new_new_n2654__ , \$abc$322955$new_new_n2554__ , \$abc$322955$new_new_n2582__ , \$abc$322955$new_new_n2553__ , \$abc$322955$new_new_n2592__ , \$abc$322955$new_new_n2548__  }),
    .Y(\$abc$322955$new_new_n2655__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5441555455555555)
  ) \$abc$322955$auto_323514  (
    .A({ \$abc$322955$new_new_n2625__ , \$abc$322955$new_new_n2556__ , \multi_enc_decx2x4.top_0.data_encin[47] , \multi_enc_decx2x4.top_0.data_encin[46] , \multi_enc_decx2x4.top_0.data_encin[45] , \$abc$322955$new_new_n2655__  }),
    .Y(\$abc$322955$new_new_n2656__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323515  (
    .A({ \$abc$322955$new_new_n2630__ , \$abc$322955$new_new_n2628__ , \$abc$322955$new_new_n2576__ , \multi_enc_decx2x4.top_0.data_encin[58]  }),
    .Y(\$abc$322955$new_new_n2657__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0e000000)
  ) \$abc$322955$auto_323516  (
    .A({ \$abc$322955$new_new_n2544__ , \$abc$322955$new_new_n2547__ , \multi_enc_decx2x4.top_0.data_encin[76] , \$abc$322955$new_new_n2606__ , \$abc$322955$new_new_n2657__  }),
    .Y(\$abc$322955$new_new_n2658__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000ab02)
  ) \$abc$322955$auto_323517  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[1] , \multi_enc_decx2x4.top_0.data_encin[3] , \$abc$322955$new_new_n2639__ , \multi_enc_decx2x4.top_0.data_encin[6] , \multi_enc_decx2x4.top_0.data_encin[7] , \$abc$322955$new_new_n2636__  }),
    .Y(\$abc$322955$new_new_n2659__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbeffffbe)
  ) \$abc$322955$auto_323518  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[5] , \multi_enc_decx2x4.top_0.data_encin[4] , \multi_enc_decx2x4.top_0.data_encin[7] , \multi_enc_decx2x4.top_0.data_encin[6] , \multi_enc_decx2x4.top_0.data_encin[23]  }),
    .Y(\$abc$322955$new_new_n2660__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323519  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[17] , \multi_enc_decx2x4.top_0.data_encin[0] , \multi_enc_decx2x4.top_0.data_encin[16] , \multi_enc_decx2x4.top_0.data_encin[2] , \multi_enc_decx2x4.top_0.data_encin[19] , \multi_enc_decx2x4.top_0.data_encin[18]  }),
    .Y(\$abc$322955$new_new_n2661__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$322955$auto_323520  (
    .A({ \$abc$322955$new_new_n2661__ , \$abc$322955$new_new_n2564__ , \$abc$322955$new_new_n2563__ , \$abc$322955$new_new_n2558__ , \multi_enc_decx2x4.top_0.data_encin[26] , \multi_enc_decx2x4.top_0.data_encin[28]  }),
    .Y(\$abc$322955$new_new_n2662__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_323521  (
    .A({ \$abc$322955$new_new_n2662__ , \$abc$322955$new_new_n2660__ , \multi_enc_decx2x4.top_0.data_encin[22] , \multi_enc_decx2x4.top_0.data_encin[21] , \multi_enc_decx2x4.top_0.data_encin[20]  }),
    .Y(\$abc$322955$new_new_n2663__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h16000000)
  ) \$abc$322955$auto_323522  (
    .A({ \$abc$322955$new_new_n2564__ , \$abc$322955$new_new_n2562__ , \multi_enc_decx2x4.top_0.data_encin[13] , \multi_enc_decx2x4.top_0.data_encin[15] , \multi_enc_decx2x4.top_0.data_encin[14]  }),
    .Y(\$abc$322955$new_new_n2664__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100010100)
  ) \$abc$322955$auto_323523  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[30] , \multi_enc_decx2x4.top_0.data_encin[31] , \multi_enc_decx2x4.top_0.data_encin[29] , \multi_enc_decx2x4.top_0.data_encin[25] , \multi_enc_decx2x4.top_0.data_encin[24] , \multi_enc_decx2x4.top_0.data_encin[27]  }),
    .Y(\$abc$322955$new_new_n2665__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323524  (
    .A({ \$abc$322955$new_new_n2665__ , \$abc$322955$new_new_n2564__ , \$abc$322955$new_new_n2563__ , \$abc$322955$new_new_n2561__ , \$abc$322955$new_new_n2560__ , \$abc$322955$new_new_n2559__  }),
    .Y(\$abc$322955$new_new_n2666__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff800000000)
  ) \$abc$322955$auto_323525  (
    .A({ \$abc$322955$new_new_n2642__ , \multi_enc_decx2x4.top_0.data_encin[12] , \$abc$322955$new_new_n2664__ , \$abc$322955$new_new_n2666__ , \$abc$322955$new_new_n2663__ , \$abc$322955$new_new_n2659__  }),
    .Y(\$abc$322955$new_new_n2667__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h54415555)
  ) \$abc$322955$auto_323526  (
    .A({ \$abc$322955$new_new_n2612__ , \multi_enc_decx2x4.top_0.data_encin[125] , \multi_enc_decx2x4.top_0.data_encin[127] , \multi_enc_decx2x4.top_0.data_encin[126] , \$abc$322955$new_new_n2667__  }),
    .Y(\$abc$322955$new_new_n2668__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h88f00000)
  ) \$abc$322955$auto_323527  (
    .A({ \$abc$322955$new_new_n2615__ , \$abc$322955$new_new_n2569__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2627__ , \$abc$322955$new_new_n2626__  }),
    .Y(\$abc$322955$new_new_n2669__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5554544155555555)
  ) \$abc$322955$auto_323528  (
    .A({ \$abc$322955$new_new_n2591__ , \multi_enc_decx2x4.top_0.data_encin[100] , \multi_enc_decx2x4.top_0.data_encin[101] , \multi_enc_decx2x4.top_0.data_encin[103] , \multi_enc_decx2x4.top_0.data_encin[102] , \$abc$322955$new_new_n2588__  }),
    .Y(\$abc$322955$new_new_n2670__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf400000000000000)
  ) \$abc$322955$auto_323529  (
    .A({ \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2565__ , \$abc$322955$new_new_n2595__ , \$abc$322955$new_new_n2669__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2670__  }),
    .Y(\$abc$322955$new_new_n2671__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323530  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[115] , \multi_enc_decx2x4.top_0.data_encin[114] , \multi_enc_decx2x4.top_0.data_encin[108] , \multi_enc_decx2x4.top_0.data_encin[113] , \multi_enc_decx2x4.top_0.data_encin[112] , \$ibuf_reset  }),
    .Y(\$abc$322955$new_new_n2672__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefff000000000000)
  ) \$abc$322955$auto_323531  (
    .A({ \$abc$322955$new_new_n2614__ , \$abc$322955$new_new_n2672__ , \$abc$322955$new_new_n2656__ , \$abc$322955$new_new_n2668__ , \$abc$322955$new_new_n2671__ , \$abc$322955$new_new_n2658__  }),
    .Y(\$abc$247357$li259_li259 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323532  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[17] , \multi_enc_decx2x4.top_0.data_encin[0] , \multi_enc_decx2x4.top_0.data_encin[16] , \multi_enc_decx2x4.top_0.data_encin[19] , \multi_enc_decx2x4.top_0.data_encin[18] , \multi_enc_decx2x4.top_0.data_encin[1]  }),
    .Y(\$abc$322955$new_new_n2674__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_323533  (
    .A({ \$abc$322955$new_new_n2674__ , \$abc$322955$new_new_n2636__ , \multi_enc_decx2x4.top_0.data_encin[2] , \multi_enc_decx2x4.top_0.data_encin[3] , \multi_enc_decx2x4.top_0.data_encin[7] , \multi_enc_decx2x4.top_0.data_encin[6]  }),
    .Y(\$abc$322955$new_new_n2675__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaababbeaaaaaaaa)
  ) \$abc$322955$auto_323534  (
    .A({ \$abc$322955$new_new_n2638__ , \multi_enc_decx2x4.top_0.data_encin[19] , \multi_enc_decx2x4.top_0.data_encin[18] , \multi_enc_decx2x4.top_0.data_encin[23] , \multi_enc_decx2x4.top_0.data_encin[22] , \$abc$322955$new_new_n2675__  }),
    .Y(\$abc$322955$new_new_n2676__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_323535  (
    .A({ \$abc$322955$new_new_n2624__ , \$abc$322955$new_new_n2620__ , \multi_enc_decx2x4.top_0.data_encin[43] , \multi_enc_decx2x4.top_0.data_encin[42] , \multi_enc_decx2x4.top_0.data_encin[47] , \multi_enc_decx2x4.top_0.data_encin[46]  }),
    .Y(\$abc$322955$new_new_n2677__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_323536  (
    .A({ \$abc$322955$new_new_n2612__ , \multi_enc_decx2x4.top_0.data_encin[124] , \multi_enc_decx2x4.top_0.data_encin[121] , \multi_enc_decx2x4.top_0.data_encin[120] , \multi_enc_decx2x4.top_0.data_encin[125]  }),
    .Y(\$abc$322955$new_new_n2678__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0110000000000000)
  ) \$abc$322955$auto_323537  (
    .A({ \$abc$322955$new_new_n2576__ , \$abc$322955$new_new_n2575__ , \multi_enc_decx2x4.top_0.data_encin[55] , \multi_enc_decx2x4.top_0.data_encin[54] , \multi_enc_decx2x4.top_0.data_encin[53] , \multi_enc_decx2x4.top_0.data_encin[52]  }),
    .Y(\$abc$322955$new_new_n2679__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000fffe)
  ) \$abc$322955$auto_323538  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[112] , \multi_enc_decx2x4.top_0.data_encin[113] , \multi_enc_decx2x4.top_0.data_encin[118] , \multi_enc_decx2x4.top_0.data_encin[119] , \multi_enc_decx2x4.top_0.data_encin[115] , \multi_enc_decx2x4.top_0.data_encin[114]  }),
    .Y(\$abc$322955$new_new_n2680__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fff0f0f00ff1111)
  ) \$abc$322955$auto_323539  (
    .A({ \$abc$322955$new_new_n2679__ , \$abc$322955$new_new_n2616__ , \$abc$322955$new_new_n2680__ , \$abc$322955$new_new_n2628__ , \$abc$322955$new_new_n2678__ , \$abc$322955$new_new_n2677__  }),
    .Y(\$abc$322955$new_new_n2681__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_323540  (
    .A({ \$abc$322955$new_new_n2605__ , \multi_enc_decx2x4.top_0.data_encin[75] , \multi_enc_decx2x4.top_0.data_encin[74] , \multi_enc_decx2x4.top_0.data_encin[79] , \multi_enc_decx2x4.top_0.data_encin[78]  }),
    .Y(\$abc$322955$new_new_n2682__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_323541  (
    .A({ \$abc$322955$new_new_n2600__ , \multi_enc_decx2x4.top_0.data_encin[71] , \multi_enc_decx2x4.top_0.data_encin[70] , \multi_enc_decx2x4.top_0.data_encin[67] , \multi_enc_decx2x4.top_0.data_encin[66]  }),
    .Y(\$abc$322955$new_new_n2683__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323542  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[84] , \multi_enc_decx2x4.top_0.data_encin[81] , \multi_enc_decx2x4.top_0.data_encin[80] , \multi_enc_decx2x4.top_0.data_encin[85]  }),
    .Y(\$abc$322955$new_new_n2684__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff3333a)
  ) \$abc$322955$auto_323543  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[90] , \multi_enc_decx2x4.top_0.data_encin[87] , \multi_enc_decx2x4.top_0.data_encin[86] , \$abc$322955$new_new_n2542__ , \$abc$322955$new_new_n2541__  }),
    .Y(\$abc$322955$new_new_n2685__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0007)
  ) \$abc$322955$auto_323544  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[89] , \multi_enc_decx2x4.top_0.data_encin[88] , \multi_enc_decx2x4.top_0.data_encin[86] , \multi_enc_decx2x4.top_0.data_encin[87]  }),
    .Y(\$abc$322955$new_new_n2686__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323545  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[83] , \multi_enc_decx2x4.top_0.data_encin[82] , \multi_enc_decx2x4.top_0.data_encin[93] , \multi_enc_decx2x4.top_0.data_encin[92]  }),
    .Y(\$abc$322955$new_new_n2687__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_323546  (
    .A({ \$abc$322955$new_new_n2687__ , \$abc$322955$new_new_n2686__ , \$abc$322955$new_new_n2554__ , \$abc$322955$new_new_n2685__  }),
    .Y(\$abc$322955$new_new_n2688__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3333f77f00000000)
  ) \$abc$322955$auto_323547  (
    .A({ \$abc$322955$new_new_n2562__ , \$abc$322955$new_new_n2688__ , \multi_enc_decx2x4.top_0.data_encin[82] , \multi_enc_decx2x4.top_0.data_encin[83] , \$abc$322955$new_new_n2684__ , \$abc$322955$new_new_n2594__  }),
    .Y(\$abc$322955$new_new_n2689__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323548  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[29] , \multi_enc_decx2x4.top_0.data_encin[28] , \multi_enc_decx2x4.top_0.data_encin[25] , \multi_enc_decx2x4.top_0.data_encin[24]  }),
    .Y(\$abc$322955$new_new_n2690__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1010101010ffffff)
  ) \$abc$322955$auto_323549  (
    .A({ \$abc$322955$new_new_n2582__ , \$abc$322955$new_new_n2646__ , \$abc$322955$new_new_n2690__ , \$abc$322955$new_new_n2689__ , \$abc$322955$new_new_n2683__ , \$abc$322955$new_new_n2682__  }),
    .Y(\$abc$322955$new_new_n2691__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323550  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[9] , \multi_enc_decx2x4.top_0.data_encin[8] , \multi_enc_decx2x4.top_0.data_encin[13] , \multi_enc_decx2x4.top_0.data_encin[12]  }),
    .Y(\$abc$322955$new_new_n2692__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001011400000000)
  ) \$abc$322955$auto_323551  (
    .A({ \$abc$322955$new_new_n2569__ , \multi_enc_decx2x4.top_0.data_encin[103] , \multi_enc_decx2x4.top_0.data_encin[102] , \multi_enc_decx2x4.top_0.data_encin[99] , \multi_enc_decx2x4.top_0.data_encin[98] , \$abc$322955$new_new_n2590__  }),
    .Y(\$abc$322955$new_new_n2693__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffeffff)
  ) \$abc$322955$auto_323552  (
    .A({ \$abc$322955$new_new_n2693__ , \$abc$322955$new_new_n2588__ , \multi_enc_decx2x4.top_0.data_encin[108] , \multi_enc_decx2x4.top_0.data_encin[109] , \multi_enc_decx2x4.top_0.data_encin[105] , \multi_enc_decx2x4.top_0.data_encin[104]  }),
    .Y(\$abc$322955$new_new_n2694__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000000000000)
  ) \$abc$322955$auto_323553  (
    .A({ \$abc$322955$new_new_n2628__ , \$abc$322955$new_new_n2630__ , \multi_enc_decx2x4.top_0.data_encin[59] , \multi_enc_decx2x4.top_0.data_encin[58] , \multi_enc_decx2x4.top_0.data_encin[63] , \multi_enc_decx2x4.top_0.data_encin[62]  }),
    .Y(\$abc$322955$new_new_n2695__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323554  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[37] , \multi_enc_decx2x4.top_0.data_encin[36] , \multi_enc_decx2x4.top_0.data_encin[33] , \multi_enc_decx2x4.top_0.data_encin[32] , \multi_enc_decx2x4.top_0.data_encin[49] , \multi_enc_decx2x4.top_0.data_encin[48]  }),
    .Y(\$abc$322955$new_new_n2696__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5c00000000000000)
  ) \$abc$322955$auto_323555  (
    .A({ \$abc$322955$new_new_n2696__ , \$abc$322955$new_new_n2633__ , \$abc$322955$new_new_n2623__ , \$abc$322955$new_new_n2631__ , \$abc$322955$new_new_n2557__ , \$abc$322955$new_new_n2621__  }),
    .Y(\$abc$322955$new_new_n2697__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000003f15)
  ) \$abc$322955$auto_323556  (
    .A({ \$abc$322955$new_new_n2697__ , \$abc$322955$new_new_n2695__ , \$abc$322955$new_new_n2694__ , \$abc$322955$new_new_n2692__ , \$abc$322955$new_new_n2650__ , \$abc$322955$new_new_n2596__  }),
    .Y(\$abc$322955$new_new_n2698__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h080f0f0f0f0f0f0f)
  ) \$abc$322955$auto_323557  (
    .A({ \$abc$322955$new_new_n2698__ , \$abc$322955$new_new_n2691__ , \$abc$322955$new_new_n2681__ , \$ibuf_reset , \$abc$322955$new_new_n2643__ , \$abc$322955$new_new_n2676__  }),
    .Y(\$abc$247357$li258_li258 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_323558  (
    .A({ \$abc$322955$new_new_n2643__ , \$abc$322955$new_new_n2638__ , \multi_enc_decx2x4.top_0.data_encin[16] , \multi_enc_decx2x4.top_0.data_encin[18] , \multi_enc_decx2x4.top_0.data_encin[22] , \multi_enc_decx2x4.top_0.data_encin[20]  }),
    .Y(\$abc$322955$new_new_n2700__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000000000000)
  ) \$abc$322955$auto_323559  (
    .A({ \$abc$322955$new_new_n2603__ , \$abc$322955$new_new_n2604__ , \multi_enc_decx2x4.top_0.data_encin[75] , \multi_enc_decx2x4.top_0.data_encin[79] , \multi_enc_decx2x4.top_0.data_encin[77] , \multi_enc_decx2x4.top_0.data_encin[73]  }),
    .Y(\$abc$322955$new_new_n2701__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_323560  (
    .A({ \$abc$322955$new_new_n2549__ , \multi_enc_decx2x4.top_0.data_encin[94] , \multi_enc_decx2x4.top_0.data_encin[92] , \multi_enc_decx2x4.top_0.data_encin[90] , \multi_enc_decx2x4.top_0.data_encin[88]  }),
    .Y(\$abc$322955$new_new_n2702__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcf5f0f000000000)
  ) \$abc$322955$auto_323561  (
    .A({ \$abc$322955$new_new_n2582__ , \$abc$322955$new_new_n2702__ , \multi_enc_decx2x4.top_0.data_encin[87] , \$abc$322955$new_new_n2701__ , \$abc$322955$new_new_n2542__ , \$abc$322955$new_new_n2541__  }),
    .Y(\$abc$322955$new_new_n2703__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323562  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[40] , \multi_enc_decx2x4.top_0.data_encin[44] , \multi_enc_decx2x4.top_0.data_encin[42] , \multi_enc_decx2x4.top_0.data_encin[46]  }),
    .Y(\$abc$322955$new_new_n2704__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'habbe)
  ) \$abc$322955$auto_323563  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[69] , \multi_enc_decx2x4.top_0.data_encin[65] , \multi_enc_decx2x4.top_0.data_encin[67] , \multi_enc_decx2x4.top_0.data_encin[71]  }),
    .Y(\$abc$322955$new_new_n2705__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f7f7f7f)
  ) \$abc$322955$auto_323564  (
    .A({ \$abc$322955$new_new_n2705__ , \$abc$322955$new_new_n2600__ , \$abc$322955$new_new_n2582__ , \$abc$322955$new_new_n2620__ , \$abc$322955$new_new_n2704__ , \$abc$322955$new_new_n2624__  }),
    .Y(\$abc$322955$new_new_n2706__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323565  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[1] , \multi_enc_decx2x4.top_0.data_encin[3] , \multi_enc_decx2x4.top_0.data_encin[5] , \multi_enc_decx2x4.top_0.data_encin[7]  }),
    .Y(\$abc$322955$new_new_n2707__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100010110)
  ) \$abc$322955$auto_323566  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[31] , \multi_enc_decx2x4.top_0.data_encin[29] , \multi_enc_decx2x4.top_0.data_encin[25] , \multi_enc_decx2x4.top_0.data_encin[27] , \multi_enc_decx2x4.top_0.data_encin[30] , \multi_enc_decx2x4.top_0.data_encin[24]  }),
    .Y(\$abc$322955$new_new_n2708__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323567  (
    .A({ \$abc$322955$new_new_n2708__ , \$abc$322955$new_new_n2564__ , \$abc$322955$new_new_n2563__ , \$abc$322955$new_new_n2561__ , \$abc$322955$new_new_n2560__ , \$abc$322955$new_new_n2559__  }),
    .Y(\$abc$322955$new_new_n2709__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000feffffff)
  ) \$abc$322955$auto_323568  (
    .A({ \$abc$322955$new_new_n2709__ , \$abc$322955$new_new_n2662__ , \$abc$322955$new_new_n2636__ , \multi_enc_decx2x4.top_0.data_encin[6] , \$abc$322955$new_new_n2707__ , \multi_enc_decx2x4.top_0.data_encin[4]  }),
    .Y(\$abc$322955$new_new_n2710__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f00)
  ) \$abc$322955$auto_323569  (
    .A({ \$abc$322955$new_new_n2710__ , \$abc$322955$new_new_n2582__ , \$abc$322955$new_new_n2705__ , \$abc$322955$new_new_n2600__  }),
    .Y(\$abc$322955$new_new_n2711__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323570  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[110] , \multi_enc_decx2x4.top_0.data_encin[106] , \multi_enc_decx2x4.top_0.data_encin[104] , \multi_enc_decx2x4.top_0.data_encin[108]  }),
    .Y(\$abc$322955$new_new_n2712__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_323571  (
    .A({ \$abc$322955$new_new_n2712__ , \$abc$322955$new_new_n2587__ , \$abc$322955$new_new_n2571__ , \$abc$322955$new_new_n2570__ , \$abc$322955$new_new_n2566__  }),
    .Y(\$abc$322955$new_new_n2713__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fffe00000000)
  ) \$abc$322955$auto_323572  (
    .A({ \$abc$322955$new_new_n2569__ , \$abc$322955$new_new_n2590__ , \multi_enc_decx2x4.top_0.data_encin[103] , \multi_enc_decx2x4.top_0.data_encin[99] , \multi_enc_decx2x4.top_0.data_encin[101] , \multi_enc_decx2x4.top_0.data_encin[97]  }),
    .Y(\$abc$322955$new_new_n2714__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_323573  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[39] , \multi_enc_decx2x4.top_0.data_encin[35] , \multi_enc_decx2x4.top_0.data_encin[37] , \multi_enc_decx2x4.top_0.data_encin[33]  }),
    .Y(\$abc$322955$new_new_n2715__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000bfbfbfbfbf)
  ) \$abc$322955$auto_323574  (
    .A({ \$abc$322955$new_new_n2596__ , \$abc$322955$new_new_n2713__ , \$abc$322955$new_new_n2714__ , \$abc$322955$new_new_n2624__ , \$abc$322955$new_new_n2622__ , \$abc$322955$new_new_n2715__  }),
    .Y(\$abc$322955$new_new_n2716__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000c000a00000000)
  ) \$abc$322955$auto_323575  (
    .A({ \$abc$322955$new_new_n2716__ , \$abc$322955$new_new_n2642__ , \$abc$322955$new_new_n2703__ , \$abc$322955$new_new_n2700__ , \$abc$322955$new_new_n2711__ , \$abc$322955$new_new_n2706__  }),
    .Y(\$abc$322955$new_new_n2717__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0110000000000000)
  ) \$abc$322955$auto_323576  (
    .A({ \$abc$322955$new_new_n2576__ , \$abc$322955$new_new_n2575__ , \multi_enc_decx2x4.top_0.data_encin[55] , \multi_enc_decx2x4.top_0.data_encin[53] , \multi_enc_decx2x4.top_0.data_encin[54] , \multi_enc_decx2x4.top_0.data_encin[52]  }),
    .Y(\$abc$322955$new_new_n2718__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000001ffff)
  ) \$abc$322955$auto_323577  (
    .A({ \$abc$322955$new_new_n2718__ , \$abc$322955$new_new_n2630__ , \multi_enc_decx2x4.top_0.data_encin[59] , \multi_enc_decx2x4.top_0.data_encin[57] , \multi_enc_decx2x4.top_0.data_encin[61] , \multi_enc_decx2x4.top_0.data_encin[63]  }),
    .Y(\$abc$322955$new_new_n2719__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323578  (
    .A({ \multi_enc_decx2x4.top_0.data_encin[11] , \multi_enc_decx2x4.top_0.data_encin[9] , \multi_enc_decx2x4.top_0.data_encin[13] , \multi_enc_decx2x4.top_0.data_encin[15]  }),
    .Y(\$abc$322955$new_new_n2720__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe0000)
  ) \$abc$322955$auto_323579  (
    .A({ \$abc$322955$new_new_n2612__ , \multi_enc_decx2x4.top_0.data_encin[127] , \multi_enc_decx2x4.top_0.data_encin[123] , \multi_enc_decx2x4.top_0.data_encin[121] , \multi_enc_decx2x4.top_0.data_encin[125]  }),
    .Y(\$abc$322955$new_new_n2721__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000bb0b)
  ) \$abc$322955$auto_323580  (
    .A({ \$abc$322955$new_new_n2721__ , \$abc$322955$new_new_n2719__ , \$abc$322955$new_new_n2628__ , \$abc$322955$new_new_n2650__ , \$abc$322955$new_new_n2720__  }),
    .Y(\$abc$322955$new_new_n2722__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he9fe)
  ) \$abc$322955$auto_323581  (
    .A({ \$abc$322955$new_new_n2578__ , \multi_enc_decx2x4.top_0.data_encin[81] , \multi_enc_decx2x4.top_0.data_encin[83] , \multi_enc_decx2x4.top_0.data_encin[85]  }),
    .Y(\$abc$322955$new_new_n2723__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_323582  (
    .A({ \$abc$322955$new_new_n2557__ , \$abc$322955$new_new_n2594__ , \$abc$322955$new_new_n2577__ , \$abc$322955$new_new_n2572__ , \$abc$322955$new_new_n2565__ , \$abc$322955$new_new_n2723__  }),
    .Y(\$abc$322955$new_new_n2724__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$322955$auto_323583  (
    .A({ \$abc$322955$new_new_n2580__ , \$abc$322955$new_new_n2579__ , \multi_enc_decx2x4.top_0.data_encin[84] , \multi_enc_decx2x4.top_0.data_encin[80] , \multi_enc_decx2x4.top_0.data_encin[82]  }),
    .Y(\$abc$322955$new_new_n2725__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0007000000000000)
  ) \$abc$322955$auto_323584  (
    .A({ \$abc$322955$new_new_n2725__ , \$abc$322955$new_new_n2724__ , \multi_enc_decx2x4.top_0.data_encin[50] , \multi_enc_decx2x4.top_0.data_encin[48] , \multi_enc_decx2x4.top_0.data_encin[49] , \multi_enc_decx2x4.top_0.data_encin[51]  }),
    .Y(\$abc$322955$new_new_n2726__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffefffffffffffe)
  ) \$abc$322955$auto_323585  (
    .A({ \$abc$322955$new_new_n2566__ , \multi_enc_decx2x4.top_0.data_encin[113] , \multi_enc_decx2x4.top_0.data_encin[116] , \multi_enc_decx2x4.top_0.data_encin[118] , \multi_enc_decx2x4.top_0.data_encin[114] , \multi_enc_decx2x4.top_0.data_encin[112]  }),
    .Y(\$abc$322955$new_new_n2727__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f040f0f0f0f0f0f)
  ) \$abc$322955$auto_323586  (
    .A({ \$abc$322955$new_new_n2717__ , \$abc$322955$new_new_n2722__ , \$abc$322955$new_new_n2726__ , \$ibuf_reset , \$abc$322955$new_new_n2616__ , \$abc$322955$new_new_n2727__  }),
    .Y(\$abc$247357$li257_li257 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323587  (
    .A({ \$ibuf_datain_temp[127] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li256_li256 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323588  (
    .A({ \$ibuf_datain_temp[126] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li255_li255 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323589  (
    .A({ \$ibuf_datain_temp[125] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li254_li254 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323590  (
    .A({ \$ibuf_datain_temp[124] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li253_li253 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323591  (
    .A({ \$ibuf_datain_temp[123] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li252_li252 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323592  (
    .A({ \$ibuf_datain_temp[122] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li251_li251 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323593  (
    .A({ \$ibuf_datain_temp[121] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li250_li250 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323594  (
    .A({ \$ibuf_datain_temp[120] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li249_li249 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323595  (
    .A({ \$ibuf_datain_temp[119] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li248_li248 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323596  (
    .A({ \$ibuf_datain_temp[118] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li247_li247 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323597  (
    .A({ \$ibuf_datain_temp[117] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li246_li246 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323598  (
    .A({ \$ibuf_datain_temp[116] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li245_li245 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323599  (
    .A({ \$ibuf_datain_temp[115] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li244_li244 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323600  (
    .A({ \$ibuf_datain_temp[114] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li243_li243 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323601  (
    .A({ \$ibuf_datain_temp[113] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li242_li242 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323602  (
    .A({ \$ibuf_datain_temp[112] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li241_li241 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323603  (
    .A({ \$ibuf_datain_temp[111] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li240_li240 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323604  (
    .A({ \$ibuf_datain_temp[110] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li239_li239 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323605  (
    .A({ \$ibuf_datain_temp[109] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li238_li238 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323606  (
    .A({ \$ibuf_datain_temp[108] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li237_li237 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323607  (
    .A({ \$ibuf_datain_temp[107] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li236_li236 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323608  (
    .A({ \$ibuf_datain_temp[106] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li235_li235 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323609  (
    .A({ \$ibuf_datain_temp[105] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li234_li234 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323610  (
    .A({ \$ibuf_datain_temp[104] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li233_li233 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323611  (
    .A({ \$ibuf_datain_temp[103] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li232_li232 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323612  (
    .A({ \$ibuf_datain_temp[102] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li231_li231 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323613  (
    .A({ \$ibuf_datain_temp[101] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li230_li230 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323614  (
    .A({ \$ibuf_datain_temp[100] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li229_li229 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323615  (
    .A({ \$ibuf_datain_temp[99] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li228_li228 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323616  (
    .A({ \$ibuf_datain_temp[98] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li227_li227 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323617  (
    .A({ \$ibuf_datain_temp[97] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li226_li226 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323618  (
    .A({ \$ibuf_datain_temp[96] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li225_li225 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323619  (
    .A({ \$ibuf_datain_temp[95] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li224_li224 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323620  (
    .A({ \$ibuf_datain_temp[94] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li223_li223 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323621  (
    .A({ \$ibuf_datain_temp[93] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li222_li222 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323622  (
    .A({ \$ibuf_datain_temp[92] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li221_li221 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323623  (
    .A({ \$ibuf_datain_temp[91] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li220_li220 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323624  (
    .A({ \$ibuf_datain_temp[90] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li219_li219 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323625  (
    .A({ \$ibuf_datain_temp[89] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li218_li218 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323626  (
    .A({ \$ibuf_datain_temp[88] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li217_li217 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323627  (
    .A({ \$ibuf_datain_temp[87] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li216_li216 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323628  (
    .A({ \$ibuf_datain_temp[86] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li215_li215 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323629  (
    .A({ \$ibuf_datain_temp[85] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li214_li214 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323630  (
    .A({ \$ibuf_datain_temp[84] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li213_li213 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323631  (
    .A({ \$ibuf_datain_temp[83] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li212_li212 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323632  (
    .A({ \$ibuf_datain_temp[82] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li211_li211 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323633  (
    .A({ \$ibuf_datain_temp[81] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li210_li210 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323634  (
    .A({ \$ibuf_datain_temp[80] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li209_li209 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323635  (
    .A({ \$ibuf_datain_temp[79] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li208_li208 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323636  (
    .A({ \$ibuf_datain_temp[78] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li207_li207 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323637  (
    .A({ \$ibuf_datain_temp[77] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li206_li206 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323638  (
    .A({ \$ibuf_datain_temp[76] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li205_li205 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323639  (
    .A({ \$ibuf_datain_temp[75] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li204_li204 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323640  (
    .A({ \$ibuf_datain_temp[74] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li203_li203 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323641  (
    .A({ \$ibuf_datain_temp[73] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li202_li202 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323642  (
    .A({ \$ibuf_datain_temp[72] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li201_li201 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323643  (
    .A({ \$ibuf_datain_temp[71] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li200_li200 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323644  (
    .A({ \$ibuf_datain_temp[70] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li199_li199 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323645  (
    .A({ \$ibuf_datain_temp[69] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li198_li198 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323646  (
    .A({ \$ibuf_datain_temp[68] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li197_li197 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323647  (
    .A({ \$ibuf_datain_temp[67] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li196_li196 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323648  (
    .A({ \$ibuf_datain_temp[66] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li195_li195 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323649  (
    .A({ \$ibuf_datain_temp[65] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li194_li194 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323650  (
    .A({ \$ibuf_datain_temp[64] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li193_li193 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323651  (
    .A({ \$ibuf_datain_temp[63] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li192_li192 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323652  (
    .A({ \$ibuf_datain_temp[62] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li191_li191 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323653  (
    .A({ \$ibuf_datain_temp[61] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li190_li190 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323654  (
    .A({ \$ibuf_datain_temp[60] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li189_li189 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323655  (
    .A({ \$ibuf_datain_temp[59] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li188_li188 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323656  (
    .A({ \$ibuf_datain_temp[58] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li187_li187 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323657  (
    .A({ \$ibuf_datain_temp[57] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li186_li186 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323658  (
    .A({ \$ibuf_datain_temp[56] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li185_li185 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323659  (
    .A({ \$ibuf_datain_temp[55] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li184_li184 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323660  (
    .A({ \$ibuf_datain_temp[54] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li183_li183 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323661  (
    .A({ \$ibuf_datain_temp[53] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li182_li182 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323662  (
    .A({ \$ibuf_datain_temp[52] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li181_li181 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323663  (
    .A({ \$ibuf_datain_temp[51] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li180_li180 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323664  (
    .A({ \$ibuf_datain_temp[50] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li179_li179 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323665  (
    .A({ \$ibuf_datain_temp[49] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li178_li178 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323666  (
    .A({ \$ibuf_datain_temp[48] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li177_li177 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323667  (
    .A({ \$ibuf_datain_temp[47] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li176_li176 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323668  (
    .A({ \$ibuf_datain_temp[46] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li175_li175 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323669  (
    .A({ \$ibuf_datain_temp[45] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li174_li174 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323670  (
    .A({ \$ibuf_datain_temp[44] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li173_li173 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323671  (
    .A({ \$ibuf_datain_temp[43] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li172_li172 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323672  (
    .A({ \$ibuf_datain_temp[42] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li171_li171 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323673  (
    .A({ \$ibuf_datain_temp[41] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li170_li170 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323674  (
    .A({ \$ibuf_datain_temp[40] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li169_li169 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323675  (
    .A({ \$ibuf_datain_temp[39] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li168_li168 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323676  (
    .A({ \$ibuf_datain_temp[38] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li167_li167 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323677  (
    .A({ \$ibuf_datain_temp[37] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li166_li166 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323678  (
    .A({ \$ibuf_datain_temp[36] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li165_li165 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323679  (
    .A({ \$ibuf_datain_temp[35] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li164_li164 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323680  (
    .A({ \$ibuf_datain_temp[34] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li163_li163 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323681  (
    .A({ \$ibuf_datain_temp[33] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li162_li162 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323682  (
    .A({ \$ibuf_datain_temp[32] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li161_li161 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323683  (
    .A({ \$ibuf_datain_temp[31] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li160_li160 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323684  (
    .A({ \$ibuf_datain_temp[30] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li159_li159 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323685  (
    .A({ \$ibuf_datain_temp[29] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li158_li158 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323686  (
    .A({ \$ibuf_datain_temp[28] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li157_li157 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323687  (
    .A({ \$ibuf_datain_temp[27] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li156_li156 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323688  (
    .A({ \$ibuf_datain_temp[26] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li155_li155 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323689  (
    .A({ \$ibuf_datain_temp[25] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li154_li154 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323690  (
    .A({ \$ibuf_datain_temp[24] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li153_li153 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323691  (
    .A({ \$ibuf_datain_temp[23] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li152_li152 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323692  (
    .A({ \$ibuf_datain_temp[22] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li151_li151 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323693  (
    .A({ \$ibuf_datain_temp[21] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li150_li150 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323694  (
    .A({ \$ibuf_datain_temp[20] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li149_li149 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323695  (
    .A({ \$ibuf_datain_temp[19] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li148_li148 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323696  (
    .A({ \$ibuf_datain_temp[18] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li147_li147 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323697  (
    .A({ \$ibuf_datain_temp[17] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li146_li146 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323698  (
    .A({ \$ibuf_datain_temp[16] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li145_li145 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323699  (
    .A({ \$ibuf_datain_temp[15] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li144_li144 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323700  (
    .A({ \$ibuf_datain_temp[14] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li143_li143 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323701  (
    .A({ \$ibuf_datain_temp[13] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li142_li142 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323702  (
    .A({ \$ibuf_datain_temp[12] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li141_li141 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323703  (
    .A({ \$ibuf_datain_temp[11] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li140_li140 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323704  (
    .A({ \$ibuf_datain_temp[10] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li139_li139 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323705  (
    .A({ \$ibuf_datain_temp[9] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li138_li138 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323706  (
    .A({ \$ibuf_datain_temp[8] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li137_li137 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323707  (
    .A({ \$ibuf_datain_temp[7] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li136_li136 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323708  (
    .A({ \$ibuf_datain_temp[6] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li135_li135 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323709  (
    .A({ \$ibuf_datain_temp[5] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li134_li134 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323710  (
    .A({ \$ibuf_datain_temp[4] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li133_li133 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323711  (
    .A({ \$ibuf_datain_temp[3] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li132_li132 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323712  (
    .A({ \$ibuf_datain_temp[2] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li131_li131 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323713  (
    .A({ \$ibuf_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li130_li130 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_323714  (
    .A({ \$ibuf_datain_temp[0] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li129_li129 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323715  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[127] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li128_li128 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323716  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[126] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li127_li127 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323717  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[125] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li126_li126 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323718  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[124] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li125_li125 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323719  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[123] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li124_li124 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323720  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[122] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li123_li123 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323721  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[121] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li122_li122 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323722  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[120] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li121_li121 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323723  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[119] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li120_li120 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323724  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[118] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li119_li119 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323725  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[117] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li118_li118 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323726  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[116] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li117_li117 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323727  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[115] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li116_li116 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323728  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[114] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li115_li115 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323729  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[113] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li114_li114 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323730  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[112] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li113_li113 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323731  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[111] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li112_li112 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323732  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[110] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li111_li111 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323733  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[109] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li110_li110 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323734  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[108] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li109_li109 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323735  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[107] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li108_li108 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323736  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[106] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li107_li107 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323737  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[105] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li106_li106 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323738  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[104] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li105_li105 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323739  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[103] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li104_li104 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323740  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[102] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li103_li103 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323741  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[101] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li102_li102 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323742  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[100] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li101_li101 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323743  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[99] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li100_li100 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323744  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[98] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li099_li099 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323745  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[97] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li098_li098 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323746  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[96] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li097_li097 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323747  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[95] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li096_li096 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323748  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[94] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li095_li095 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323749  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[93] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li094_li094 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323750  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[92] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li093_li093 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323751  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[91] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li092_li092 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323752  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[90] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li091_li091 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323753  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[89] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li090_li090 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323754  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[88] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li089_li089 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323755  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[87] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li088_li088 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323756  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[86] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li087_li087 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323757  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[85] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li086_li086 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323758  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[84] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li085_li085 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323759  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[83] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li084_li084 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323760  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[82] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li083_li083 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323761  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[81] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li082_li082 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323762  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[80] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li081_li081 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323763  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[79] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li080_li080 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323764  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[78] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li079_li079 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323765  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[77] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li078_li078 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323766  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[76] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li077_li077 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323767  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[75] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li076_li076 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323768  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[74] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li075_li075 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323769  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[73] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li074_li074 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323770  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[72] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li073_li073 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323771  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[71] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li072_li072 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323772  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[70] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li071_li071 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323773  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[69] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li070_li070 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323774  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[68] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li069_li069 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323775  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[67] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li068_li068 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323776  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[66] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li067_li067 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323777  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[65] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li066_li066 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323778  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[64] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li065_li065 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323779  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[63] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li064_li064 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323780  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[62] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li063_li063 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323781  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[61] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li062_li062 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323782  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[60] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li061_li061 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323783  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[59] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li060_li060 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323784  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[58] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li059_li059 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323785  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[57] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li058_li058 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323786  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[56] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li057_li057 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323787  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[55] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li056_li056 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323788  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[54] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li055_li055 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323789  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[53] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li054_li054 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323790  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[52] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li053_li053 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323791  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[51] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li052_li052 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323792  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[50] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li051_li051 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323793  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[49] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li050_li050 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323794  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[48] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li049_li049 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323795  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[47] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li048_li048 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323796  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[46] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li047_li047 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323797  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[45] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li046_li046 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323798  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[44] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li045_li045 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323799  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[43] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li044_li044 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323800  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[42] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li043_li043 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323801  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[41] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li042_li042 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323802  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[40] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li041_li041 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323803  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[39] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li040_li040 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323804  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[38] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li039_li039 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323805  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[37] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li038_li038 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323806  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[36] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li037_li037 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323807  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[35] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li036_li036 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323808  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_datain_temp[34] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li035_li035 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323809  (
    .A({ \$ibuf_datain_temp[33] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li034_li034 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323810  (
    .A({ \$ibuf_datain_temp[32] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li033_li033 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323811  (
    .A({ \$ibuf_datain_temp[31] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li032_li032 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323812  (
    .A({ \$ibuf_datain_temp[30] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li031_li031 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323813  (
    .A({ \$ibuf_datain_temp[29] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li030_li030 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323814  (
    .A({ \$ibuf_datain_temp[28] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li029_li029 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323815  (
    .A({ \$ibuf_datain_temp[27] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li028_li028 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323816  (
    .A({ \$ibuf_datain_temp[26] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li027_li027 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323817  (
    .A({ \$ibuf_datain_temp[25] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li026_li026 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323818  (
    .A({ \$ibuf_datain_temp[24] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li025_li025 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323819  (
    .A({ \$ibuf_datain_temp[23] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li024_li024 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323820  (
    .A({ \$ibuf_datain_temp[22] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li023_li023 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323821  (
    .A({ \$ibuf_datain_temp[21] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li022_li022 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323822  (
    .A({ \$ibuf_datain_temp[20] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li021_li021 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323823  (
    .A({ \$ibuf_datain_temp[19] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li020_li020 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323824  (
    .A({ \$ibuf_datain_temp[18] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li019_li019 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323825  (
    .A({ \$ibuf_datain_temp[17] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li018_li018 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323826  (
    .A({ \$ibuf_datain_temp[16] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li017_li017 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323827  (
    .A({ \$ibuf_datain_temp[15] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li016_li016 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323828  (
    .A({ \$ibuf_datain_temp[14] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li015_li015 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323829  (
    .A({ \$ibuf_datain_temp[13] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li014_li014 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323830  (
    .A({ \$ibuf_datain_temp[12] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li013_li013 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323831  (
    .A({ \$ibuf_datain_temp[11] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li012_li012 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323832  (
    .A({ \$ibuf_datain_temp[10] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li011_li011 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323833  (
    .A({ \$ibuf_datain_temp[9] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li010_li010 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323834  (
    .A({ \$ibuf_datain_temp[8] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li009_li009 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323835  (
    .A({ \$ibuf_datain_temp[7] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li008_li008 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323836  (
    .A({ \$ibuf_datain_temp[6] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li007_li007 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323837  (
    .A({ \$ibuf_datain_temp[5] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li006_li006 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323838  (
    .A({ \$ibuf_datain_temp[4] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li005_li005 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323839  (
    .A({ \$ibuf_datain_temp[3] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li004_li004 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323840  (
    .A({ \$ibuf_datain_temp[2] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li003_li003 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323841  (
    .A({ \$ibuf_datain_temp[1] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li002_li002 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323842  (
    .A({ \$ibuf_datain_temp[0] , \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \$ibuf_reset  }),
    .Y(\$abc$247357$li001_li001 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323843  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[127] , \multi_enc_decx2x4.dataout1_0[127] , \multi_enc_decx2x4.dataout1[127] , \multi_enc_decx2x4.dataout[127]  }),
    .Y(\$obuf_dataout_temp[127] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323844  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[126] , \multi_enc_decx2x4.dataout1_0[126] , \multi_enc_decx2x4.dataout1[126] , \multi_enc_decx2x4.dataout[126]  }),
    .Y(\$obuf_dataout_temp[126] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323845  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[125] , \multi_enc_decx2x4.dataout1_0[125] , \multi_enc_decx2x4.dataout1[125] , \multi_enc_decx2x4.dataout[125]  }),
    .Y(\$obuf_dataout_temp[125] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323846  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[124] , \multi_enc_decx2x4.dataout1_0[124] , \multi_enc_decx2x4.dataout1[124] , \multi_enc_decx2x4.dataout[124]  }),
    .Y(\$obuf_dataout_temp[124] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323847  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[123] , \multi_enc_decx2x4.dataout1_0[123] , \multi_enc_decx2x4.dataout1[123] , \multi_enc_decx2x4.dataout[123]  }),
    .Y(\$obuf_dataout_temp[123] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323848  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[122] , \multi_enc_decx2x4.dataout1_0[122] , \multi_enc_decx2x4.dataout1[122] , \multi_enc_decx2x4.dataout[122]  }),
    .Y(\$obuf_dataout_temp[122] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323849  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[121] , \multi_enc_decx2x4.dataout1_0[121] , \multi_enc_decx2x4.dataout1[121] , \multi_enc_decx2x4.dataout[121]  }),
    .Y(\$obuf_dataout_temp[121] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323850  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[120] , \multi_enc_decx2x4.dataout1_0[120] , \multi_enc_decx2x4.dataout1[120] , \multi_enc_decx2x4.dataout[120]  }),
    .Y(\$obuf_dataout_temp[120] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323851  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[119] , \multi_enc_decx2x4.dataout1_0[119] , \multi_enc_decx2x4.dataout1[119] , \multi_enc_decx2x4.dataout[119]  }),
    .Y(\$obuf_dataout_temp[119] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323852  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[118] , \multi_enc_decx2x4.dataout1_0[118] , \multi_enc_decx2x4.dataout1[118] , \multi_enc_decx2x4.dataout[118]  }),
    .Y(\$obuf_dataout_temp[118] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323853  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[117] , \multi_enc_decx2x4.dataout1_0[117] , \multi_enc_decx2x4.dataout1[117] , \multi_enc_decx2x4.dataout[117]  }),
    .Y(\$obuf_dataout_temp[117] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323854  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[116] , \multi_enc_decx2x4.dataout1_0[116] , \multi_enc_decx2x4.dataout1[116] , \multi_enc_decx2x4.dataout[116]  }),
    .Y(\$obuf_dataout_temp[116] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323855  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[115] , \multi_enc_decx2x4.dataout1_0[115] , \multi_enc_decx2x4.dataout1[115] , \multi_enc_decx2x4.dataout[115]  }),
    .Y(\$obuf_dataout_temp[115] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323856  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[114] , \multi_enc_decx2x4.dataout1_0[114] , \multi_enc_decx2x4.dataout1[114] , \multi_enc_decx2x4.dataout[114]  }),
    .Y(\$obuf_dataout_temp[114] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323857  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[113] , \multi_enc_decx2x4.dataout1_0[113] , \multi_enc_decx2x4.dataout1[113] , \multi_enc_decx2x4.dataout[113]  }),
    .Y(\$obuf_dataout_temp[113] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323858  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[112] , \multi_enc_decx2x4.dataout1_0[112] , \multi_enc_decx2x4.dataout1[112] , \multi_enc_decx2x4.dataout[112]  }),
    .Y(\$obuf_dataout_temp[112] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323859  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[111] , \multi_enc_decx2x4.dataout1_0[111] , \multi_enc_decx2x4.dataout1[111] , \multi_enc_decx2x4.dataout[111]  }),
    .Y(\$obuf_dataout_temp[111] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323860  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[110] , \multi_enc_decx2x4.dataout1_0[110] , \multi_enc_decx2x4.dataout1[110] , \multi_enc_decx2x4.dataout[110]  }),
    .Y(\$obuf_dataout_temp[110] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323861  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[109] , \multi_enc_decx2x4.dataout1_0[109] , \multi_enc_decx2x4.dataout1[109] , \multi_enc_decx2x4.dataout[109]  }),
    .Y(\$obuf_dataout_temp[109] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323862  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[108] , \multi_enc_decx2x4.dataout1_0[108] , \multi_enc_decx2x4.dataout1[108] , \multi_enc_decx2x4.dataout[108]  }),
    .Y(\$obuf_dataout_temp[108] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323863  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[107] , \multi_enc_decx2x4.dataout1_0[107] , \multi_enc_decx2x4.dataout1[107] , \multi_enc_decx2x4.dataout[107]  }),
    .Y(\$obuf_dataout_temp[107] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323864  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[106] , \multi_enc_decx2x4.dataout1_0[106] , \multi_enc_decx2x4.dataout1[106] , \multi_enc_decx2x4.dataout[106]  }),
    .Y(\$obuf_dataout_temp[106] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323865  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[105] , \multi_enc_decx2x4.dataout1_0[105] , \multi_enc_decx2x4.dataout1[105] , \multi_enc_decx2x4.dataout[105]  }),
    .Y(\$obuf_dataout_temp[105] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323866  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[104] , \multi_enc_decx2x4.dataout1_0[104] , \multi_enc_decx2x4.dataout1[104] , \multi_enc_decx2x4.dataout[104]  }),
    .Y(\$obuf_dataout_temp[104] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323867  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[103] , \multi_enc_decx2x4.dataout1_0[103] , \multi_enc_decx2x4.dataout1[103] , \multi_enc_decx2x4.dataout[103]  }),
    .Y(\$obuf_dataout_temp[103] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323868  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[102] , \multi_enc_decx2x4.dataout1_0[102] , \multi_enc_decx2x4.dataout1[102] , \multi_enc_decx2x4.dataout[102]  }),
    .Y(\$obuf_dataout_temp[102] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323869  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[101] , \multi_enc_decx2x4.dataout1_0[101] , \multi_enc_decx2x4.dataout1[101] , \multi_enc_decx2x4.dataout[101]  }),
    .Y(\$obuf_dataout_temp[101] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323870  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[100] , \multi_enc_decx2x4.dataout1_0[100] , \multi_enc_decx2x4.dataout1[100] , \multi_enc_decx2x4.dataout[100]  }),
    .Y(\$obuf_dataout_temp[100] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323871  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[99] , \multi_enc_decx2x4.dataout1_0[99] , \multi_enc_decx2x4.dataout1[99] , \multi_enc_decx2x4.dataout[99]  }),
    .Y(\$obuf_dataout_temp[99] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323872  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[98] , \multi_enc_decx2x4.dataout1_0[98] , \multi_enc_decx2x4.dataout1[98] , \multi_enc_decx2x4.dataout[98]  }),
    .Y(\$obuf_dataout_temp[98] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323873  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[97] , \multi_enc_decx2x4.dataout1_0[97] , \multi_enc_decx2x4.dataout1[97] , \multi_enc_decx2x4.dataout[97]  }),
    .Y(\$obuf_dataout_temp[97] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323874  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[96] , \multi_enc_decx2x4.dataout1_0[96] , \multi_enc_decx2x4.dataout1[96] , \multi_enc_decx2x4.dataout[96]  }),
    .Y(\$obuf_dataout_temp[96] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323875  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[95] , \multi_enc_decx2x4.dataout1_0[95] , \multi_enc_decx2x4.dataout1[95] , \multi_enc_decx2x4.dataout[95]  }),
    .Y(\$obuf_dataout_temp[95] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323876  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[94] , \multi_enc_decx2x4.dataout1_0[94] , \multi_enc_decx2x4.dataout1[94] , \multi_enc_decx2x4.dataout[94]  }),
    .Y(\$obuf_dataout_temp[94] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323877  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[93] , \multi_enc_decx2x4.dataout1_0[93] , \multi_enc_decx2x4.dataout1[93] , \multi_enc_decx2x4.dataout[93]  }),
    .Y(\$obuf_dataout_temp[93] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323878  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[92] , \multi_enc_decx2x4.dataout1_0[92] , \multi_enc_decx2x4.dataout1[92] , \multi_enc_decx2x4.dataout[92]  }),
    .Y(\$obuf_dataout_temp[92] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323879  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[91] , \multi_enc_decx2x4.dataout1_0[91] , \multi_enc_decx2x4.dataout1[91] , \multi_enc_decx2x4.dataout[91]  }),
    .Y(\$obuf_dataout_temp[91] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323880  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[90] , \multi_enc_decx2x4.dataout1_0[90] , \multi_enc_decx2x4.dataout1[90] , \multi_enc_decx2x4.dataout[90]  }),
    .Y(\$obuf_dataout_temp[90] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323881  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[89] , \multi_enc_decx2x4.dataout1_0[89] , \multi_enc_decx2x4.dataout1[89] , \multi_enc_decx2x4.dataout[89]  }),
    .Y(\$obuf_dataout_temp[89] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323882  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[88] , \multi_enc_decx2x4.dataout1_0[88] , \multi_enc_decx2x4.dataout1[88] , \multi_enc_decx2x4.dataout[88]  }),
    .Y(\$obuf_dataout_temp[88] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323883  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[87] , \multi_enc_decx2x4.dataout1_0[87] , \multi_enc_decx2x4.dataout1[87] , \multi_enc_decx2x4.dataout[87]  }),
    .Y(\$obuf_dataout_temp[87] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323884  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[86] , \multi_enc_decx2x4.dataout1_0[86] , \multi_enc_decx2x4.dataout1[86] , \multi_enc_decx2x4.dataout[86]  }),
    .Y(\$obuf_dataout_temp[86] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323885  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[85] , \multi_enc_decx2x4.dataout1_0[85] , \multi_enc_decx2x4.dataout1[85] , \multi_enc_decx2x4.dataout[85]  }),
    .Y(\$obuf_dataout_temp[85] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323886  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[84] , \multi_enc_decx2x4.dataout1_0[84] , \multi_enc_decx2x4.dataout1[84] , \multi_enc_decx2x4.dataout[84]  }),
    .Y(\$obuf_dataout_temp[84] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323887  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[83] , \multi_enc_decx2x4.dataout1_0[83] , \multi_enc_decx2x4.dataout1[83] , \multi_enc_decx2x4.dataout[83]  }),
    .Y(\$obuf_dataout_temp[83] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323888  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[82] , \multi_enc_decx2x4.dataout1_0[82] , \multi_enc_decx2x4.dataout1[82] , \multi_enc_decx2x4.dataout[82]  }),
    .Y(\$obuf_dataout_temp[82] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323889  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[81] , \multi_enc_decx2x4.dataout1_0[81] , \multi_enc_decx2x4.dataout1[81] , \multi_enc_decx2x4.dataout[81]  }),
    .Y(\$obuf_dataout_temp[81] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323890  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[80] , \multi_enc_decx2x4.dataout1_0[80] , \multi_enc_decx2x4.dataout1[80] , \multi_enc_decx2x4.dataout[80]  }),
    .Y(\$obuf_dataout_temp[80] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323891  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[79] , \multi_enc_decx2x4.dataout1_0[79] , \multi_enc_decx2x4.dataout1[79] , \multi_enc_decx2x4.dataout[79]  }),
    .Y(\$obuf_dataout_temp[79] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323892  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[78] , \multi_enc_decx2x4.dataout1_0[78] , \multi_enc_decx2x4.dataout1[78] , \multi_enc_decx2x4.dataout[78]  }),
    .Y(\$obuf_dataout_temp[78] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323893  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[77] , \multi_enc_decx2x4.dataout1_0[77] , \multi_enc_decx2x4.dataout1[77] , \multi_enc_decx2x4.dataout[77]  }),
    .Y(\$obuf_dataout_temp[77] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323894  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[76] , \multi_enc_decx2x4.dataout1_0[76] , \multi_enc_decx2x4.dataout1[76] , \multi_enc_decx2x4.dataout[76]  }),
    .Y(\$obuf_dataout_temp[76] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323895  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[75] , \multi_enc_decx2x4.dataout1_0[75] , \multi_enc_decx2x4.dataout1[75] , \multi_enc_decx2x4.dataout[75]  }),
    .Y(\$obuf_dataout_temp[75] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323896  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[74] , \multi_enc_decx2x4.dataout1_0[74] , \multi_enc_decx2x4.dataout1[74] , \multi_enc_decx2x4.dataout[74]  }),
    .Y(\$obuf_dataout_temp[74] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323897  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[73] , \multi_enc_decx2x4.dataout1_0[73] , \multi_enc_decx2x4.dataout1[73] , \multi_enc_decx2x4.dataout[73]  }),
    .Y(\$obuf_dataout_temp[73] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323898  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[72] , \multi_enc_decx2x4.dataout1_0[72] , \multi_enc_decx2x4.dataout1[72] , \multi_enc_decx2x4.dataout[72]  }),
    .Y(\$obuf_dataout_temp[72] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323899  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[71] , \multi_enc_decx2x4.dataout1_0[71] , \multi_enc_decx2x4.dataout1[71] , \multi_enc_decx2x4.dataout[71]  }),
    .Y(\$obuf_dataout_temp[71] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323900  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[70] , \multi_enc_decx2x4.dataout1_0[70] , \multi_enc_decx2x4.dataout1[70] , \multi_enc_decx2x4.dataout[70]  }),
    .Y(\$obuf_dataout_temp[70] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323901  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[69] , \multi_enc_decx2x4.dataout1_0[69] , \multi_enc_decx2x4.dataout1[69] , \multi_enc_decx2x4.dataout[69]  }),
    .Y(\$obuf_dataout_temp[69] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323902  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[68] , \multi_enc_decx2x4.dataout1_0[68] , \multi_enc_decx2x4.dataout1[68] , \multi_enc_decx2x4.dataout[68]  }),
    .Y(\$obuf_dataout_temp[68] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323903  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[67] , \multi_enc_decx2x4.dataout1_0[67] , \multi_enc_decx2x4.dataout1[67] , \multi_enc_decx2x4.dataout[67]  }),
    .Y(\$obuf_dataout_temp[67] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323904  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[66] , \multi_enc_decx2x4.dataout1_0[66] , \multi_enc_decx2x4.dataout1[66] , \multi_enc_decx2x4.dataout[66]  }),
    .Y(\$obuf_dataout_temp[66] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323905  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[65] , \multi_enc_decx2x4.dataout1_0[65] , \multi_enc_decx2x4.dataout1[65] , \multi_enc_decx2x4.dataout[65]  }),
    .Y(\$obuf_dataout_temp[65] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323906  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[64] , \multi_enc_decx2x4.dataout1_0[64] , \multi_enc_decx2x4.dataout1[64] , \multi_enc_decx2x4.dataout[64]  }),
    .Y(\$obuf_dataout_temp[64] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323907  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[63] , \multi_enc_decx2x4.dataout1_0[63] , \multi_enc_decx2x4.dataout1[63] , \multi_enc_decx2x4.dataout[63]  }),
    .Y(\$obuf_dataout_temp[63] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323908  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[62] , \multi_enc_decx2x4.dataout1_0[62] , \multi_enc_decx2x4.dataout1[62] , \multi_enc_decx2x4.dataout[62]  }),
    .Y(\$obuf_dataout_temp[62] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323909  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[61] , \multi_enc_decx2x4.dataout1_0[61] , \multi_enc_decx2x4.dataout1[61] , \multi_enc_decx2x4.dataout[61]  }),
    .Y(\$obuf_dataout_temp[61] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323910  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[60] , \multi_enc_decx2x4.dataout1_0[60] , \multi_enc_decx2x4.dataout1[60] , \multi_enc_decx2x4.dataout[60]  }),
    .Y(\$obuf_dataout_temp[60] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323911  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[59] , \multi_enc_decx2x4.dataout1_0[59] , \multi_enc_decx2x4.dataout1[59] , \multi_enc_decx2x4.dataout[59]  }),
    .Y(\$obuf_dataout_temp[59] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323912  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[58] , \multi_enc_decx2x4.dataout1_0[58] , \multi_enc_decx2x4.dataout1[58] , \multi_enc_decx2x4.dataout[58]  }),
    .Y(\$obuf_dataout_temp[58] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323913  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[57] , \multi_enc_decx2x4.dataout1_0[57] , \multi_enc_decx2x4.dataout1[57] , \multi_enc_decx2x4.dataout[57]  }),
    .Y(\$obuf_dataout_temp[57] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323914  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[56] , \multi_enc_decx2x4.dataout1_0[56] , \multi_enc_decx2x4.dataout1[56] , \multi_enc_decx2x4.dataout[56]  }),
    .Y(\$obuf_dataout_temp[56] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323915  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[55] , \multi_enc_decx2x4.dataout1_0[55] , \multi_enc_decx2x4.dataout1[55] , \multi_enc_decx2x4.dataout[55]  }),
    .Y(\$obuf_dataout_temp[55] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323916  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[54] , \multi_enc_decx2x4.dataout1_0[54] , \multi_enc_decx2x4.dataout1[54] , \multi_enc_decx2x4.dataout[54]  }),
    .Y(\$obuf_dataout_temp[54] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323917  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[53] , \multi_enc_decx2x4.dataout1_0[53] , \multi_enc_decx2x4.dataout1[53] , \multi_enc_decx2x4.dataout[53]  }),
    .Y(\$obuf_dataout_temp[53] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323918  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[52] , \multi_enc_decx2x4.dataout1_0[52] , \multi_enc_decx2x4.dataout1[52] , \multi_enc_decx2x4.dataout[52]  }),
    .Y(\$obuf_dataout_temp[52] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323919  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[51] , \multi_enc_decx2x4.dataout1_0[51] , \multi_enc_decx2x4.dataout1[51] , \multi_enc_decx2x4.dataout[51]  }),
    .Y(\$obuf_dataout_temp[51] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323920  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[50] , \multi_enc_decx2x4.dataout1_0[50] , \multi_enc_decx2x4.dataout1[50] , \multi_enc_decx2x4.dataout[50]  }),
    .Y(\$obuf_dataout_temp[50] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323921  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[49] , \multi_enc_decx2x4.dataout1_0[49] , \multi_enc_decx2x4.dataout1[49] , \multi_enc_decx2x4.dataout[49]  }),
    .Y(\$obuf_dataout_temp[49] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323922  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[48] , \multi_enc_decx2x4.dataout1_0[48] , \multi_enc_decx2x4.dataout1[48] , \multi_enc_decx2x4.dataout[48]  }),
    .Y(\$obuf_dataout_temp[48] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323923  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[47] , \multi_enc_decx2x4.dataout1_0[47] , \multi_enc_decx2x4.dataout1[47] , \multi_enc_decx2x4.dataout[47]  }),
    .Y(\$obuf_dataout_temp[47] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323924  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[46] , \multi_enc_decx2x4.dataout1_0[46] , \multi_enc_decx2x4.dataout1[46] , \multi_enc_decx2x4.dataout[46]  }),
    .Y(\$obuf_dataout_temp[46] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323925  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[45] , \multi_enc_decx2x4.dataout1_0[45] , \multi_enc_decx2x4.dataout1[45] , \multi_enc_decx2x4.dataout[45]  }),
    .Y(\$obuf_dataout_temp[45] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323926  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[44] , \multi_enc_decx2x4.dataout1_0[44] , \multi_enc_decx2x4.dataout1[44] , \multi_enc_decx2x4.dataout[44]  }),
    .Y(\$obuf_dataout_temp[44] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323927  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[43] , \multi_enc_decx2x4.dataout1_0[43] , \multi_enc_decx2x4.dataout1[43] , \multi_enc_decx2x4.dataout[43]  }),
    .Y(\$obuf_dataout_temp[43] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323928  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[42] , \multi_enc_decx2x4.dataout1_0[42] , \multi_enc_decx2x4.dataout1[42] , \multi_enc_decx2x4.dataout[42]  }),
    .Y(\$obuf_dataout_temp[42] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323929  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[41] , \multi_enc_decx2x4.dataout1_0[41] , \multi_enc_decx2x4.dataout1[41] , \multi_enc_decx2x4.dataout[41]  }),
    .Y(\$obuf_dataout_temp[41] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323930  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[40] , \multi_enc_decx2x4.dataout1_0[40] , \multi_enc_decx2x4.dataout1[40] , \multi_enc_decx2x4.dataout[40]  }),
    .Y(\$obuf_dataout_temp[40] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323931  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[39] , \multi_enc_decx2x4.dataout1_0[39] , \multi_enc_decx2x4.dataout1[39] , \multi_enc_decx2x4.dataout[39]  }),
    .Y(\$obuf_dataout_temp[39] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323932  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[38] , \multi_enc_decx2x4.dataout1_0[38] , \multi_enc_decx2x4.dataout1[38] , \multi_enc_decx2x4.dataout[38]  }),
    .Y(\$obuf_dataout_temp[38] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323933  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[37] , \multi_enc_decx2x4.dataout1_0[37] , \multi_enc_decx2x4.dataout1[37] , \multi_enc_decx2x4.dataout[37]  }),
    .Y(\$obuf_dataout_temp[37] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323934  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[36] , \multi_enc_decx2x4.dataout1_0[36] , \multi_enc_decx2x4.dataout1[36] , \multi_enc_decx2x4.dataout[36]  }),
    .Y(\$obuf_dataout_temp[36] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323935  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[35] , \multi_enc_decx2x4.dataout1_0[35] , \multi_enc_decx2x4.dataout1[35] , \multi_enc_decx2x4.dataout[35]  }),
    .Y(\$obuf_dataout_temp[35] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323936  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[34] , \multi_enc_decx2x4.dataout1_0[34] , \multi_enc_decx2x4.dataout1[34] , \multi_enc_decx2x4.dataout[34]  }),
    .Y(\$obuf_dataout_temp[34] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323937  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[33] , \multi_enc_decx2x4.dataout1_0[33] , \multi_enc_decx2x4.dataout1[33] , \multi_enc_decx2x4.dataout[33]  }),
    .Y(\$obuf_dataout_temp[33] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323938  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[32] , \multi_enc_decx2x4.dataout1_0[32] , \multi_enc_decx2x4.dataout1[32] , \multi_enc_decx2x4.dataout[32]  }),
    .Y(\$obuf_dataout_temp[32] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323939  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[31] , \multi_enc_decx2x4.dataout1_0[31] , \multi_enc_decx2x4.dataout1[31] , \multi_enc_decx2x4.dataout[31]  }),
    .Y(\$obuf_dataout_temp[31] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323940  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[30] , \multi_enc_decx2x4.dataout1_0[30] , \multi_enc_decx2x4.dataout1[30] , \multi_enc_decx2x4.dataout[30]  }),
    .Y(\$obuf_dataout_temp[30] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323941  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[29] , \multi_enc_decx2x4.dataout1_0[29] , \multi_enc_decx2x4.dataout1[29] , \multi_enc_decx2x4.dataout[29]  }),
    .Y(\$obuf_dataout_temp[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323942  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[28] , \multi_enc_decx2x4.dataout1_0[28] , \multi_enc_decx2x4.dataout1[28] , \multi_enc_decx2x4.dataout[28]  }),
    .Y(\$obuf_dataout_temp[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323943  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[27] , \multi_enc_decx2x4.dataout1_0[27] , \multi_enc_decx2x4.dataout1[27] , \multi_enc_decx2x4.dataout[27]  }),
    .Y(\$obuf_dataout_temp[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323944  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[26] , \multi_enc_decx2x4.dataout1_0[26] , \multi_enc_decx2x4.dataout1[26] , \multi_enc_decx2x4.dataout[26]  }),
    .Y(\$obuf_dataout_temp[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323945  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[25] , \multi_enc_decx2x4.dataout1_0[25] , \multi_enc_decx2x4.dataout1[25] , \multi_enc_decx2x4.dataout[25]  }),
    .Y(\$obuf_dataout_temp[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323946  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[24] , \multi_enc_decx2x4.dataout1_0[24] , \multi_enc_decx2x4.dataout1[24] , \multi_enc_decx2x4.dataout[24]  }),
    .Y(\$obuf_dataout_temp[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323947  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[23] , \multi_enc_decx2x4.dataout1_0[23] , \multi_enc_decx2x4.dataout1[23] , \multi_enc_decx2x4.dataout[23]  }),
    .Y(\$obuf_dataout_temp[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323948  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[22] , \multi_enc_decx2x4.dataout1_0[22] , \multi_enc_decx2x4.dataout1[22] , \multi_enc_decx2x4.dataout[22]  }),
    .Y(\$obuf_dataout_temp[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323949  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[21] , \multi_enc_decx2x4.dataout1_0[21] , \multi_enc_decx2x4.dataout1[21] , \multi_enc_decx2x4.dataout[21]  }),
    .Y(\$obuf_dataout_temp[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323950  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[20] , \multi_enc_decx2x4.dataout1_0[20] , \multi_enc_decx2x4.dataout1[20] , \multi_enc_decx2x4.dataout[20]  }),
    .Y(\$obuf_dataout_temp[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323951  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[19] , \multi_enc_decx2x4.dataout1_0[19] , \multi_enc_decx2x4.dataout1[19] , \multi_enc_decx2x4.dataout[19]  }),
    .Y(\$obuf_dataout_temp[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323952  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[18] , \multi_enc_decx2x4.dataout1_0[18] , \multi_enc_decx2x4.dataout1[18] , \multi_enc_decx2x4.dataout[18]  }),
    .Y(\$obuf_dataout_temp[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323953  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[17] , \multi_enc_decx2x4.dataout1_0[17] , \multi_enc_decx2x4.dataout1[17] , \multi_enc_decx2x4.dataout[17]  }),
    .Y(\$obuf_dataout_temp[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323954  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[16] , \multi_enc_decx2x4.dataout1_0[16] , \multi_enc_decx2x4.dataout1[16] , \multi_enc_decx2x4.dataout[16]  }),
    .Y(\$obuf_dataout_temp[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323955  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[15] , \multi_enc_decx2x4.dataout1_0[15] , \multi_enc_decx2x4.dataout1[15] , \multi_enc_decx2x4.dataout[15]  }),
    .Y(\$obuf_dataout_temp[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323956  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[14] , \multi_enc_decx2x4.dataout1_0[14] , \multi_enc_decx2x4.dataout1[14] , \multi_enc_decx2x4.dataout[14]  }),
    .Y(\$obuf_dataout_temp[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323957  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[13] , \multi_enc_decx2x4.dataout1_0[13] , \multi_enc_decx2x4.dataout1[13] , \multi_enc_decx2x4.dataout[13]  }),
    .Y(\$obuf_dataout_temp[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323958  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[12] , \multi_enc_decx2x4.dataout1_0[12] , \multi_enc_decx2x4.dataout1[12] , \multi_enc_decx2x4.dataout[12]  }),
    .Y(\$obuf_dataout_temp[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323959  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[11] , \multi_enc_decx2x4.dataout1_0[11] , \multi_enc_decx2x4.dataout1[11] , \multi_enc_decx2x4.dataout[11]  }),
    .Y(\$obuf_dataout_temp[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323960  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[10] , \multi_enc_decx2x4.dataout1_0[10] , \multi_enc_decx2x4.dataout1[10] , \multi_enc_decx2x4.dataout[10]  }),
    .Y(\$obuf_dataout_temp[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323961  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[9] , \multi_enc_decx2x4.dataout1_0[9] , \multi_enc_decx2x4.dataout1[9] , \multi_enc_decx2x4.dataout[9]  }),
    .Y(\$obuf_dataout_temp[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323962  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[8] , \multi_enc_decx2x4.dataout1_0[8] , \multi_enc_decx2x4.dataout1[8] , \multi_enc_decx2x4.dataout[8]  }),
    .Y(\$obuf_dataout_temp[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323963  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[7] , \multi_enc_decx2x4.dataout1_0[7] , \multi_enc_decx2x4.dataout1[7] , \multi_enc_decx2x4.dataout[7]  }),
    .Y(\$obuf_dataout_temp[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323964  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[6] , \multi_enc_decx2x4.dataout1_0[6] , \multi_enc_decx2x4.dataout1[6] , \multi_enc_decx2x4.dataout[6]  }),
    .Y(\$obuf_dataout_temp[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323965  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[5] , \multi_enc_decx2x4.dataout1_0[5] , \multi_enc_decx2x4.dataout1[5] , \multi_enc_decx2x4.dataout[5]  }),
    .Y(\$obuf_dataout_temp[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323966  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[4] , \multi_enc_decx2x4.dataout1_0[4] , \multi_enc_decx2x4.dataout1[4] , \multi_enc_decx2x4.dataout[4]  }),
    .Y(\$obuf_dataout_temp[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323967  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[3] , \multi_enc_decx2x4.dataout1_0[3] , \multi_enc_decx2x4.dataout1[3] , \multi_enc_decx2x4.dataout[3]  }),
    .Y(\$obuf_dataout_temp[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323968  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[2] , \multi_enc_decx2x4.dataout1_0[2] , \multi_enc_decx2x4.dataout1[2] , \multi_enc_decx2x4.dataout[2]  }),
    .Y(\$obuf_dataout_temp[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323969  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[1] , \multi_enc_decx2x4.dataout1_0[1] , \multi_enc_decx2x4.dataout1[1] , \multi_enc_decx2x4.dataout[1]  }),
    .Y(\$obuf_dataout_temp[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ccccf0f0aaaa)
  ) \$abc$322955$auto_323970  (
    .A({ \$ibuf_select_datain_temp[0] , \$ibuf_select_datain_temp[1] , \multi_enc_decx2x4.dataout_0[0] , \multi_enc_decx2x4.dataout1_0[0] , \multi_enc_decx2x4.dataout1[0] , \multi_enc_decx2x4.dataout[0]  }),
    .Y(\$obuf_dataout_temp[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323971  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[79] , \multi_enc_decx2x4.top_0.data_encin1[76] , \multi_enc_decx2x4.top_0.data_encin1[77] , \multi_enc_decx2x4.top_0.data_encin1[74] , \multi_enc_decx2x4.top_0.data_encin1[75]  }),
    .Y(\$abc$322955$new_new_n3113__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_323972  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[79] , \multi_enc_decx2x4.top_0.data_encin1[78] , \multi_enc_decx2x4.top_0.data_encin1[76] , \multi_enc_decx2x4.top_0.data_encin1[77] , \multi_enc_decx2x4.top_0.data_encin1[74] , \multi_enc_decx2x4.top_0.data_encin1[75]  }),
    .Y(\$abc$322955$new_new_n3114__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323973  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[39] , \multi_enc_decx2x4.top_0.data_encin1[38] , \multi_enc_decx2x4.top_0.data_encin1[37] , \multi_enc_decx2x4.top_0.data_encin1[36]  }),
    .Y(\$abc$322955$new_new_n3115__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323974  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[48] , \multi_enc_decx2x4.top_0.data_encin1[49] , \multi_enc_decx2x4.top_0.data_encin1[51] , \multi_enc_decx2x4.top_0.data_encin1[50]  }),
    .Y(\$abc$322955$new_new_n3116__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_323975  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[52] , \multi_enc_decx2x4.top_0.data_encin1[55] , \multi_enc_decx2x4.top_0.data_encin1[54]  }),
    .Y(\$abc$322955$new_new_n3117__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323976  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[35] , \multi_enc_decx2x4.top_0.data_encin1[33] , \multi_enc_decx2x4.top_0.data_encin1[34] , \multi_enc_decx2x4.top_0.data_encin1[32]  }),
    .Y(\$abc$322955$new_new_n3118__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$322955$auto_323977  (
    .A({ \$abc$322955$new_new_n3118__ , \$abc$322955$new_new_n3117__ , \$abc$322955$new_new_n3115__ , \$abc$322955$new_new_n3116__ , \multi_enc_decx2x4.top_0.data_encin1[53]  }),
    .Y(\$abc$322955$new_new_n3119__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323978  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[60] , \multi_enc_decx2x4.top_0.data_encin1[57] , \multi_enc_decx2x4.top_0.data_encin1[56] , \multi_enc_decx2x4.top_0.data_encin1[41] , \multi_enc_decx2x4.top_0.data_encin1[59] , \multi_enc_decx2x4.top_0.data_encin1[58]  }),
    .Y(\$abc$322955$new_new_n3120__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323979  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[42] , \multi_enc_decx2x4.top_0.data_encin1[43] , \multi_enc_decx2x4.top_0.data_encin1[44] , \multi_enc_decx2x4.top_0.data_encin1[45] , \multi_enc_decx2x4.top_0.data_encin1[47] , \multi_enc_decx2x4.top_0.data_encin1[46]  }),
    .Y(\$abc$322955$new_new_n3121__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_323980  (
    .A({ \$abc$322955$new_new_n3121__ , \$abc$322955$new_new_n3120__ , \multi_enc_decx2x4.top_0.data_encin1[63] , \multi_enc_decx2x4.top_0.data_encin1[62] , \multi_enc_decx2x4.top_0.data_encin1[61] , \multi_enc_decx2x4.top_0.data_encin1[40]  }),
    .Y(\$abc$322955$new_new_n3122__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323981  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[115] , \multi_enc_decx2x4.top_0.data_encin1[114] , \multi_enc_decx2x4.top_0.data_encin1[113] , \multi_enc_decx2x4.top_0.data_encin1[112]  }),
    .Y(\$abc$322955$new_new_n3123__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323982  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[119] , \multi_enc_decx2x4.top_0.data_encin1[116] , \multi_enc_decx2x4.top_0.data_encin1[118] , \multi_enc_decx2x4.top_0.data_encin1[117]  }),
    .Y(\$abc$322955$new_new_n3124__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323983  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[123] , \multi_enc_decx2x4.top_0.data_encin1[122] , \multi_enc_decx2x4.top_0.data_encin1[124] , \multi_enc_decx2x4.top_0.data_encin1[121] , \multi_enc_decx2x4.top_0.data_encin1[120]  }),
    .Y(\$abc$322955$new_new_n3125__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_323984  (
    .A({ \$abc$322955$new_new_n3125__ , \$abc$322955$new_new_n3124__ , \$abc$322955$new_new_n3123__ , \multi_enc_decx2x4.top_0.data_encin1[127] , \multi_enc_decx2x4.top_0.data_encin1[126] , \multi_enc_decx2x4.top_0.data_encin1[125]  }),
    .Y(\$abc$322955$new_new_n3126__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323985  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[99] , \multi_enc_decx2x4.top_0.data_encin1[102] , \multi_enc_decx2x4.top_0.data_encin1[101] , \multi_enc_decx2x4.top_0.data_encin1[100] , \multi_enc_decx2x4.top_0.data_encin1[103]  }),
    .Y(\$abc$322955$new_new_n3127__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_323986  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[109] , \multi_enc_decx2x4.top_0.data_encin1[111] , \multi_enc_decx2x4.top_0.data_encin1[110]  }),
    .Y(\$abc$322955$new_new_n3128__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323987  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[107] , \multi_enc_decx2x4.top_0.data_encin1[106] , \multi_enc_decx2x4.top_0.data_encin1[105] , \multi_enc_decx2x4.top_0.data_encin1[104] , \multi_enc_decx2x4.top_0.data_encin1[108]  }),
    .Y(\$abc$322955$new_new_n3129__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_323988  (
    .A({ \$abc$322955$new_new_n3129__ , \$abc$322955$new_new_n3128__ , \$abc$322955$new_new_n3127__ , \multi_enc_decx2x4.top_0.data_encin1[98] , \multi_enc_decx2x4.top_0.data_encin1[97] , \multi_enc_decx2x4.top_0.data_encin1[96]  }),
    .Y(\$abc$322955$new_new_n3130__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323989  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[15] , \multi_enc_decx2x4.top_0.data_encin1[14] , \multi_enc_decx2x4.top_0.data_encin1[0] , \multi_enc_decx2x4.top_0.data_encin1[13] , \multi_enc_decx2x4.top_0.data_encin1[6] , \multi_enc_decx2x4.top_0.data_encin1[4]  }),
    .Y(\$abc$322955$new_new_n3131__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323990  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[1] , \multi_enc_decx2x4.top_0.data_encin1[7] , \multi_enc_decx2x4.top_0.data_encin1[5] , \multi_enc_decx2x4.top_0.data_encin1[2] , \multi_enc_decx2x4.top_0.data_encin1[3]  }),
    .Y(\$abc$322955$new_new_n3132__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323991  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[22] , \multi_enc_decx2x4.top_0.data_encin1[17] , \multi_enc_decx2x4.top_0.data_encin1[16] , \multi_enc_decx2x4.top_0.data_encin1[21] , \multi_enc_decx2x4.top_0.data_encin1[23] , \multi_enc_decx2x4.top_0.data_encin1[20]  }),
    .Y(\$abc$322955$new_new_n3133__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_323992  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[18] , \multi_enc_decx2x4.top_0.data_encin1[19]  }),
    .Y(\$abc$322955$new_new_n3134__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_323993  (
    .A({ \$abc$322955$new_new_n3134__ , \$abc$322955$new_new_n3133__ , \$abc$322955$new_new_n3132__ , \$abc$322955$new_new_n3131__  }),
    .Y(\$abc$322955$new_new_n3135__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_323994  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[12] , \multi_enc_decx2x4.top_0.data_encin1[9] , \multi_enc_decx2x4.top_0.data_encin1[8] , \multi_enc_decx2x4.top_0.data_encin1[11] , \multi_enc_decx2x4.top_0.data_encin1[10]  }),
    .Y(\$abc$322955$new_new_n3136__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_323995  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[25] , \multi_enc_decx2x4.top_0.data_encin1[24] , \multi_enc_decx2x4.top_0.data_encin1[29] , \multi_enc_decx2x4.top_0.data_encin1[27] , \multi_enc_decx2x4.top_0.data_encin1[26] , \multi_enc_decx2x4.top_0.data_encin1[31]  }),
    .Y(\$abc$322955$new_new_n3137__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_323996  (
    .A({ \$abc$322955$new_new_n3137__ , \$abc$322955$new_new_n3136__ , \multi_enc_decx2x4.top_0.data_encin1[28] , \multi_enc_decx2x4.top_0.data_encin1[30]  }),
    .Y(\$abc$322955$new_new_n3138__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_323997  (
    .A({ \$abc$322955$new_new_n3138__ , \$abc$322955$new_new_n3135__ , \$abc$322955$new_new_n3130__ , \$abc$322955$new_new_n3126__ , \$abc$322955$new_new_n3122__ , \$abc$322955$new_new_n3119__  }),
    .Y(\$abc$322955$new_new_n3139__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_323998  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[81] , \multi_enc_decx2x4.top_0.data_encin1[80]  }),
    .Y(\$abc$322955$new_new_n3140__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_323999  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[83] , \multi_enc_decx2x4.top_0.data_encin1[81] , \multi_enc_decx2x4.top_0.data_encin1[80] , \multi_enc_decx2x4.top_0.data_encin1[82]  }),
    .Y(\$abc$322955$new_new_n3141__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324000  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[83] , \multi_enc_decx2x4.top_0.data_encin1[84] , \multi_enc_decx2x4.top_0.data_encin1[85] , \multi_enc_decx2x4.top_0.data_encin1[81] , \multi_enc_decx2x4.top_0.data_encin1[80] , \multi_enc_decx2x4.top_0.data_encin1[82]  }),
    .Y(\$abc$322955$new_new_n3142__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324001  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[68] , \multi_enc_decx2x4.top_0.data_encin1[69] , \multi_enc_decx2x4.top_0.data_encin1[71] , \multi_enc_decx2x4.top_0.data_encin1[70]  }),
    .Y(\$abc$322955$new_new_n3143__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324002  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[65] , \multi_enc_decx2x4.top_0.data_encin1[64] , \multi_enc_decx2x4.top_0.data_encin1[67] , \multi_enc_decx2x4.top_0.data_encin1[66]  }),
    .Y(\$abc$322955$new_new_n3144__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324003  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[65] , \multi_enc_decx2x4.top_0.data_encin1[64] , \multi_enc_decx2x4.top_0.data_encin1[87] , \multi_enc_decx2x4.top_0.data_encin1[86] , \multi_enc_decx2x4.top_0.data_encin1[67] , \multi_enc_decx2x4.top_0.data_encin1[66]  }),
    .Y(\$abc$322955$new_new_n3145__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324004  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[89] , \multi_enc_decx2x4.top_0.data_encin1[88] , \multi_enc_decx2x4.top_0.data_encin1[91] , \multi_enc_decx2x4.top_0.data_encin1[90] , \multi_enc_decx2x4.top_0.data_encin1[95] , \multi_enc_decx2x4.top_0.data_encin1[94]  }),
    .Y(\$abc$322955$new_new_n3146__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$322955$auto_324005  (
    .A({ \$abc$322955$new_new_n3146__ , \$abc$322955$new_new_n3145__ , \$abc$322955$new_new_n3143__ , \$abc$322955$new_new_n3142__ , \multi_enc_decx2x4.top_0.data_encin1[92] , \multi_enc_decx2x4.top_0.data_encin1[93]  }),
    .Y(\$abc$322955$new_new_n3147__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2803000000000000)
  ) \$abc$322955$auto_324006  (
    .A({ \$abc$322955$new_new_n3147__ , \$abc$322955$new_new_n3139__ , \$abc$322955$new_new_n3114__ , \multi_enc_decx2x4.top_0.data_encin1[73] , \multi_enc_decx2x4.top_0.data_encin1[72] , \$abc$322955$new_new_n3113__  }),
    .Y(\$abc$322955$new_new_n3148__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffbfbb4)
  ) \$abc$322955$auto_324007  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[68] , \multi_enc_decx2x4.top_0.data_encin1[71] , \multi_enc_decx2x4.top_0.data_encin1[70] , \$abc$322955$new_new_n3144__ , \multi_enc_decx2x4.top_0.data_encin1[69]  }),
    .Y(\$abc$322955$new_new_n3149__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_324008  (
    .A({ \$abc$322955$new_new_n3146__ , \$abc$322955$new_new_n3142__ , \multi_enc_decx2x4.top_0.data_encin1[92] , \multi_enc_decx2x4.top_0.data_encin1[87] , \multi_enc_decx2x4.top_0.data_encin1[86] , \multi_enc_decx2x4.top_0.data_encin1[93]  }),
    .Y(\$abc$322955$new_new_n3150__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001011700000000)
  ) \$abc$322955$auto_324009  (
    .A({ \$abc$322955$new_new_n3150__ , \multi_enc_decx2x4.top_0.data_encin1[65] , \multi_enc_decx2x4.top_0.data_encin1[64] , \multi_enc_decx2x4.top_0.data_encin1[69] , \multi_enc_decx2x4.top_0.data_encin1[67] , \multi_enc_decx2x4.top_0.data_encin1[66]  }),
    .Y(\$abc$322955$new_new_n3151__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324010  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[89] , \multi_enc_decx2x4.top_0.data_encin1[88] , \multi_enc_decx2x4.top_0.data_encin1[91] , \multi_enc_decx2x4.top_0.data_encin1[90] , \multi_enc_decx2x4.top_0.data_encin1[95] , \multi_enc_decx2x4.top_0.data_encin1[94]  }),
    .Y(\$abc$322955$new_new_n3152__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0cc5000000000000)
  ) \$abc$322955$auto_324011  (
    .A({ \$abc$322955$new_new_n3143__ , \$abc$322955$new_new_n3145__ , \multi_enc_decx2x4.top_0.data_encin1[92] , \multi_enc_decx2x4.top_0.data_encin1[93] , \$abc$322955$new_new_n3146__ , \$abc$322955$new_new_n3152__  }),
    .Y(\$abc$322955$new_new_n3153__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324012  (
    .A({ \$abc$322955$new_new_n3153__ , \$abc$322955$new_new_n3142__  }),
    .Y(\$abc$322955$new_new_n3154__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324013  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[79] , \multi_enc_decx2x4.top_0.data_encin1[72] , \multi_enc_decx2x4.top_0.data_encin1[76] , \multi_enc_decx2x4.top_0.data_encin1[77] , \multi_enc_decx2x4.top_0.data_encin1[74] , \multi_enc_decx2x4.top_0.data_encin1[75]  }),
    .Y(\$abc$322955$new_new_n3155__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$322955$auto_324014  (
    .A({ \$abc$322955$new_new_n3155__ , \multi_enc_decx2x4.top_0.data_encin1[78] , \multi_enc_decx2x4.top_0.data_encin1[73]  }),
    .Y(\$abc$322955$new_new_n3156__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf4000000)
  ) \$abc$322955$auto_324015  (
    .A({ \$abc$322955$new_new_n3156__ , \$abc$322955$new_new_n3139__ , \$abc$322955$new_new_n3154__ , \$abc$322955$new_new_n3151__ , \$abc$322955$new_new_n3149__  }),
    .Y(\$abc$322955$new_new_n3157__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100010117)
  ) \$abc$322955$auto_324016  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[83] , \multi_enc_decx2x4.top_0.data_encin1[84] , \multi_enc_decx2x4.top_0.data_encin1[85] , \multi_enc_decx2x4.top_0.data_encin1[81] , \multi_enc_decx2x4.top_0.data_encin1[80] , \multi_enc_decx2x4.top_0.data_encin1[82]  }),
    .Y(\$abc$322955$new_new_n3158__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324017  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[68] , \multi_enc_decx2x4.top_0.data_encin1[69] , \multi_enc_decx2x4.top_0.data_encin1[92] , \multi_enc_decx2x4.top_0.data_encin1[71] , \multi_enc_decx2x4.top_0.data_encin1[70] , \multi_enc_decx2x4.top_0.data_encin1[93]  }),
    .Y(\$abc$322955$new_new_n3159__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$322955$auto_324018  (
    .A({ \$abc$322955$new_new_n3159__ , \$abc$322955$new_new_n3155__ , \$abc$322955$new_new_n3146__ , \$abc$322955$new_new_n3144__ , \multi_enc_decx2x4.top_0.data_encin1[78] , \multi_enc_decx2x4.top_0.data_encin1[73]  }),
    .Y(\$abc$322955$new_new_n3160__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h61000000)
  ) \$abc$322955$auto_324019  (
    .A({ \$abc$322955$new_new_n3160__ , \$abc$322955$new_new_n3158__ , \$abc$322955$new_new_n3142__ , \multi_enc_decx2x4.top_0.data_encin1[87] , \multi_enc_decx2x4.top_0.data_encin1[86]  }),
    .Y(\$abc$322955$new_new_n3161__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324020  (
    .A({ \$abc$322955$new_new_n3161__ , \$abc$322955$new_new_n3139__  }),
    .Y(\$abc$322955$new_new_n3162__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324021  (
    .A({ \$abc$322955$new_new_n3156__ , \$abc$322955$new_new_n3147__ , \$abc$322955$new_new_n3138__ , \$abc$322955$new_new_n3135__ , \$abc$322955$new_new_n3122__ , \$abc$322955$new_new_n3119__  }),
    .Y(\$abc$322955$new_new_n3163__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$322955$auto_324022  (
    .A({ \$abc$322955$new_new_n3127__ , \$abc$322955$new_new_n3126__ , \multi_enc_decx2x4.top_0.data_encin1[98] , \multi_enc_decx2x4.top_0.data_encin1[97] , \multi_enc_decx2x4.top_0.data_encin1[96]  }),
    .Y(\$abc$322955$new_new_n3164__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1701000000000000)
  ) \$abc$322955$auto_324023  (
    .A({ \$abc$322955$new_new_n3164__ , \$abc$322955$new_new_n3163__ , \$abc$322955$new_new_n3129__ , \multi_enc_decx2x4.top_0.data_encin1[109] , \multi_enc_decx2x4.top_0.data_encin1[111] , \multi_enc_decx2x4.top_0.data_encin1[110]  }),
    .Y(\$abc$322955$new_new_n3165__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555555575557577d)
  ) \$abc$322955$auto_324024  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[107] , \multi_enc_decx2x4.top_0.data_encin1[106] , \multi_enc_decx2x4.top_0.data_encin1[105] , \multi_enc_decx2x4.top_0.data_encin1[104] , \multi_enc_decx2x4.top_0.data_encin1[108] , \$abc$322955$new_new_n3128__  }),
    .Y(\$abc$322955$new_new_n3166__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010117)
  ) \$abc$322955$auto_324025  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[123] , \multi_enc_decx2x4.top_0.data_encin1[122] , \multi_enc_decx2x4.top_0.data_encin1[124] , \multi_enc_decx2x4.top_0.data_encin1[121] , \multi_enc_decx2x4.top_0.data_encin1[120]  }),
    .Y(\$abc$322955$new_new_n3167__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1601000000000000)
  ) \$abc$322955$auto_324026  (
    .A({ \$abc$322955$new_new_n3167__ , \$abc$322955$new_new_n3130__ , \$abc$322955$new_new_n3125__ , \multi_enc_decx2x4.top_0.data_encin1[127] , \multi_enc_decx2x4.top_0.data_encin1[126] , \multi_enc_decx2x4.top_0.data_encin1[125]  }),
    .Y(\$abc$322955$new_new_n3168__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324027  (
    .A({ \$abc$322955$new_new_n3168__ , \$abc$322955$new_new_n3163__ , \$abc$322955$new_new_n3124__ , \$abc$322955$new_new_n3123__  }),
    .Y(\$abc$322955$new_new_n3169__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h71)
  ) \$abc$322955$auto_324028  (
    .A({ \$abc$322955$new_new_n3127__ , \multi_enc_decx2x4.top_0.data_encin1[97] , \multi_enc_decx2x4.top_0.data_encin1[96]  }),
    .Y(\$abc$322955$new_new_n3170__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010117)
  ) \$abc$322955$auto_324029  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[99] , \multi_enc_decx2x4.top_0.data_encin1[102] , \multi_enc_decx2x4.top_0.data_encin1[101] , \multi_enc_decx2x4.top_0.data_encin1[100] , \multi_enc_decx2x4.top_0.data_encin1[103]  }),
    .Y(\$abc$322955$new_new_n3171__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h70000000)
  ) \$abc$322955$auto_324030  (
    .A({ \$abc$322955$new_new_n3171__ , \$abc$322955$new_new_n3129__ , \$abc$322955$new_new_n3128__ , \multi_enc_decx2x4.top_0.data_encin1[96] , \multi_enc_decx2x4.top_0.data_encin1[98]  }),
    .Y(\$abc$322955$new_new_n3172__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324031  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[99] , \multi_enc_decx2x4.top_0.data_encin1[101] , \multi_enc_decx2x4.top_0.data_encin1[97] , \multi_enc_decx2x4.top_0.data_encin1[103]  }),
    .Y(\$abc$322955$new_new_n3173__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff0100fffffeff)
  ) \$abc$322955$auto_324032  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[98] , \multi_enc_decx2x4.top_0.data_encin1[96] , \$abc$322955$new_new_n3173__ , \multi_enc_decx2x4.top_0.data_encin1[102] , \multi_enc_decx2x4.top_0.data_encin1[101] , \multi_enc_decx2x4.top_0.data_encin1[100]  }),
    .Y(\$abc$322955$new_new_n3174__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_324033  (
    .A({ \$abc$322955$new_new_n3174__ , \$abc$322955$new_new_n3172__ , \$abc$322955$new_new_n3170__ , \$abc$322955$new_new_n3163__ , \$abc$322955$new_new_n3126__  }),
    .Y(\$abc$322955$new_new_n3175__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_324034  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[119] , \multi_enc_decx2x4.top_0.data_encin1[115] , \multi_enc_decx2x4.top_0.data_encin1[116] , \multi_enc_decx2x4.top_0.data_encin1[118] , \multi_enc_decx2x4.top_0.data_encin1[117]  }),
    .Y(\$abc$322955$new_new_n3176__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he9fe)
  ) \$abc$322955$auto_324035  (
    .A({ \$abc$322955$new_new_n3176__ , \multi_enc_decx2x4.top_0.data_encin1[114] , \multi_enc_decx2x4.top_0.data_encin1[113] , \multi_enc_decx2x4.top_0.data_encin1[112]  }),
    .Y(\$abc$322955$new_new_n3177__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_324036  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[127] , \multi_enc_decx2x4.top_0.data_encin1[125]  }),
    .Y(\$abc$322955$new_new_n3178__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0d00)
  ) \$abc$322955$auto_324037  (
    .A({ \$abc$322955$new_new_n3125__ , \multi_enc_decx2x4.top_0.data_encin1[126] , \$abc$322955$new_new_n3124__ , \$abc$322955$new_new_n3176__  }),
    .Y(\$abc$322955$new_new_n3179__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$322955$auto_324038  (
    .A({ \$abc$322955$new_new_n3179__ , \$abc$322955$new_new_n3178__ , \$abc$322955$new_new_n3130__ , \$abc$322955$new_new_n3163__ , \$abc$322955$new_new_n3177__  }),
    .Y(\$abc$322955$new_new_n3180__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000007)
  ) \$abc$322955$auto_324039  (
    .A({ \$abc$322955$new_new_n3180__ , \$abc$322955$new_new_n3175__ , \$abc$322955$new_new_n3169__ , \$abc$322955$new_new_n3165__ , \$abc$322955$new_new_n3166__  }),
    .Y(\$abc$322955$new_new_n3181__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000feff)
  ) \$abc$322955$auto_324040  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3181__ , \$abc$322955$new_new_n3162__ , \$abc$322955$new_new_n3157__ , \$abc$322955$new_new_n3148__  }),
    .Y(\$abc$218705$auto_1111[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_324041  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[48] , \multi_enc_decx2x4.top_0.data_encin1[49] , \multi_enc_decx2x4.top_0.data_encin1[51] , \multi_enc_decx2x4.top_0.data_encin1[50] , \multi_enc_decx2x4.top_0.data_encin1[53]  }),
    .Y(\$abc$322955$new_new_n3183__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h02280003)
  ) \$abc$322955$auto_324042  (
    .A({ \$abc$322955$new_new_n3183__ , \multi_enc_decx2x4.top_0.data_encin1[52] , \multi_enc_decx2x4.top_0.data_encin1[55] , \multi_enc_decx2x4.top_0.data_encin1[54] , \$abc$322955$new_new_n3116__  }),
    .Y(\$abc$322955$new_new_n3184__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324043  (
    .A({ \$abc$322955$new_new_n3184__ , \$abc$322955$new_new_n3122__ , \$abc$322955$new_new_n3118__ , \$abc$322955$new_new_n3115__  }),
    .Y(\$abc$322955$new_new_n3185__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324044  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[60] , \multi_enc_decx2x4.top_0.data_encin1[57] , \multi_enc_decx2x4.top_0.data_encin1[59] , \multi_enc_decx2x4.top_0.data_encin1[63] , \multi_enc_decx2x4.top_0.data_encin1[62] , \multi_enc_decx2x4.top_0.data_encin1[61]  }),
    .Y(\$abc$322955$new_new_n3186__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324045  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[60] , \multi_enc_decx2x4.top_0.data_encin1[57] , \multi_enc_decx2x4.top_0.data_encin1[59] , \multi_enc_decx2x4.top_0.data_encin1[63] , \multi_enc_decx2x4.top_0.data_encin1[62] , \multi_enc_decx2x4.top_0.data_encin1[61]  }),
    .Y(\$abc$322955$new_new_n3187__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000c0c0500000000)
  ) \$abc$322955$auto_324046  (
    .A({ \$abc$322955$new_new_n3121__ , \multi_enc_decx2x4.top_0.data_encin1[56] , \multi_enc_decx2x4.top_0.data_encin1[58] , \multi_enc_decx2x4.top_0.data_encin1[40] , \$abc$322955$new_new_n3187__ , \$abc$322955$new_new_n3186__  }),
    .Y(\$abc$322955$new_new_n3188__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$322955$auto_324047  (
    .A({ \$abc$322955$new_new_n3188__ , \$abc$322955$new_new_n3119__ , \multi_enc_decx2x4.top_0.data_encin1[41]  }),
    .Y(\$abc$322955$new_new_n3189__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000010117)
  ) \$abc$322955$auto_324048  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[58] , \multi_enc_decx2x4.top_0.data_encin1[42] , \multi_enc_decx2x4.top_0.data_encin1[43] , \multi_enc_decx2x4.top_0.data_encin1[44] , \multi_enc_decx2x4.top_0.data_encin1[45] , \multi_enc_decx2x4.top_0.data_encin1[47]  }),
    .Y(\$abc$322955$new_new_n3190__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000001fffffffe)
  ) \$abc$322955$auto_324049  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[46] , \multi_enc_decx2x4.top_0.data_encin1[42] , \multi_enc_decx2x4.top_0.data_encin1[43] , \multi_enc_decx2x4.top_0.data_encin1[44] , \multi_enc_decx2x4.top_0.data_encin1[45] , \multi_enc_decx2x4.top_0.data_encin1[47]  }),
    .Y(\$abc$322955$new_new_n3191__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_324050  (
    .A({ \$abc$322955$new_new_n3191__ , \$abc$322955$new_new_n3190__ , \$abc$322955$new_new_n3187__ , \multi_enc_decx2x4.top_0.data_encin1[56] , \multi_enc_decx2x4.top_0.data_encin1[41] , \multi_enc_decx2x4.top_0.data_encin1[40]  }),
    .Y(\$abc$322955$new_new_n3192__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0110000000000000)
  ) \$abc$322955$auto_324051  (
    .A({ \$abc$322955$new_new_n3187__ , \$abc$322955$new_new_n3121__ , \multi_enc_decx2x4.top_0.data_encin1[41] , \multi_enc_decx2x4.top_0.data_encin1[40] , \multi_enc_decx2x4.top_0.data_encin1[56] , \multi_enc_decx2x4.top_0.data_encin1[58]  }),
    .Y(\$abc$322955$new_new_n3193__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324052  (
    .A({ \$abc$322955$new_new_n3156__ , \$abc$322955$new_new_n3147__ , \$abc$322955$new_new_n3138__ , \$abc$322955$new_new_n3135__ , \$abc$322955$new_new_n3130__ , \$abc$322955$new_new_n3126__  }),
    .Y(\$abc$322955$new_new_n3194__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe000000)
  ) \$abc$322955$auto_324053  (
    .A({ \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3119__ , \$abc$322955$new_new_n3189__ , \$abc$322955$new_new_n3192__ , \$abc$322955$new_new_n3193__  }),
    .Y(\$abc$322955$new_new_n3195__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324054  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[39] , \multi_enc_decx2x4.top_0.data_encin1[38] , \multi_enc_decx2x4.top_0.data_encin1[37] , \multi_enc_decx2x4.top_0.data_encin1[36]  }),
    .Y(\$abc$322955$new_new_n3196__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5557577d)
  ) \$abc$322955$auto_324055  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[35] , \multi_enc_decx2x4.top_0.data_encin1[33] , \multi_enc_decx2x4.top_0.data_encin1[34] , \multi_enc_decx2x4.top_0.data_encin1[32] , \$abc$322955$new_new_n3196__  }),
    .Y(\$abc$322955$new_new_n3197__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8f880000)
  ) \$abc$322955$auto_324056  (
    .A({ \$abc$322955$new_new_n3116__ , \$abc$322955$new_new_n3118__ , \multi_enc_decx2x4.top_0.data_encin1[53] , \$abc$322955$new_new_n3117__ , \$abc$322955$new_new_n3115__  }),
    .Y(\$abc$322955$new_new_n3198__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h60000000)
  ) \$abc$322955$auto_324057  (
    .A({ \$abc$322955$new_new_n3198__ , \$abc$322955$new_new_n3122__ , \$abc$322955$new_new_n3197__ , \$abc$322955$new_new_n3117__ , \multi_enc_decx2x4.top_0.data_encin1[53]  }),
    .Y(\$abc$322955$new_new_n3199__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fe000000ffff)
  ) \$abc$322955$auto_324058  (
    .A({ \$abc$322955$new_new_n3181__ , \$ibuf_reset , \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3199__ , \$abc$322955$new_new_n3195__ , \$abc$322955$new_new_n3185__  }),
    .Y(\$abc$218705$auto_1111[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324059  (
    .A({ \$abc$322955$new_new_n3156__ , \$abc$322955$new_new_n3147__ , \$abc$322955$new_new_n3130__ , \$abc$322955$new_new_n3126__ , \$abc$322955$new_new_n3122__ , \$abc$322955$new_new_n3119__  }),
    .Y(\$abc$322955$new_new_n3201__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324060  (
    .A({ \$abc$322955$new_new_n3201__ , \$abc$322955$new_new_n3138__  }),
    .Y(\$abc$322955$new_new_n3202__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefe01)
  ) \$abc$322955$auto_324061  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[22] , \multi_enc_decx2x4.top_0.data_encin1[17] , \multi_enc_decx2x4.top_0.data_encin1[16] , \multi_enc_decx2x4.top_0.data_encin1[21] , \multi_enc_decx2x4.top_0.data_encin1[23] , \multi_enc_decx2x4.top_0.data_encin1[20]  }),
    .Y(\$abc$322955$new_new_n3203__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1700000000000000)
  ) \$abc$322955$auto_324062  (
    .A({ \$abc$322955$new_new_n3134__ , \$abc$322955$new_new_n3132__ , \$abc$322955$new_new_n3131__ , \multi_enc_decx2x4.top_0.data_encin1[21] , \multi_enc_decx2x4.top_0.data_encin1[23] , \multi_enc_decx2x4.top_0.data_encin1[20]  }),
    .Y(\$abc$322955$new_new_n3204__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$322955$auto_324063  (
    .A({ \$abc$322955$new_new_n3204__ , \$abc$322955$new_new_n3138__ , \$abc$322955$new_new_n3201__ , \$abc$322955$new_new_n3203__ , \$ibuf_reset  }),
    .Y(\$abc$322955$new_new_n3205__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000007)
  ) \$abc$322955$auto_324064  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[21] , \multi_enc_decx2x4.top_0.data_encin1[20] , \multi_enc_decx2x4.top_0.data_encin1[17] , \multi_enc_decx2x4.top_0.data_encin1[16] , \multi_enc_decx2x4.top_0.data_encin1[19] , \multi_enc_decx2x4.top_0.data_encin1[18]  }),
    .Y(\$abc$322955$new_new_n3206__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h6100000000000000)
  ) \$abc$322955$auto_324065  (
    .A({ \$abc$322955$new_new_n3206__ , \$abc$322955$new_new_n3131__ , \$abc$322955$new_new_n3132__ , \$abc$322955$new_new_n3134__ , \multi_enc_decx2x4.top_0.data_encin1[22] , \multi_enc_decx2x4.top_0.data_encin1[23]  }),
    .Y(\$abc$322955$new_new_n3207__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'heeeeeeeefffff000)
  ) \$abc$322955$auto_324066  (
    .A({ \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3180__ , \$abc$322955$new_new_n3202__ , \$abc$322955$new_new_n3207__ , \$abc$322955$new_new_n3185__ , \$abc$322955$new_new_n3189__  }),
    .Y(\$abc$322955$new_new_n3208__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_324067  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[25] , \multi_enc_decx2x4.top_0.data_encin1[24] , \multi_enc_decx2x4.top_0.data_encin1[28] , \multi_enc_decx2x4.top_0.data_encin1[27] , \multi_enc_decx2x4.top_0.data_encin1[26]  }),
    .Y(\$abc$322955$new_new_n3209__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001011700000000)
  ) \$abc$322955$auto_324068  (
    .A({ \$abc$322955$new_new_n3136__ , \multi_enc_decx2x4.top_0.data_encin1[25] , \multi_enc_decx2x4.top_0.data_encin1[24] , \multi_enc_decx2x4.top_0.data_encin1[28] , \multi_enc_decx2x4.top_0.data_encin1[27] , \multi_enc_decx2x4.top_0.data_encin1[26]  }),
    .Y(\$abc$322955$new_new_n3210__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1601000000000000)
  ) \$abc$322955$auto_324069  (
    .A({ \$abc$322955$new_new_n3210__ , \$abc$322955$new_new_n3135__ , \$abc$322955$new_new_n3209__ , \multi_enc_decx2x4.top_0.data_encin1[29] , \multi_enc_decx2x4.top_0.data_encin1[30] , \multi_enc_decx2x4.top_0.data_encin1[31]  }),
    .Y(\$abc$322955$new_new_n3211__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324070  (
    .A({ \$abc$322955$new_new_n3211__ , \$abc$322955$new_new_n3201__  }),
    .Y(\$abc$322955$new_new_n3212__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000007f)
  ) \$abc$322955$auto_324071  (
    .A({ \$abc$322955$new_new_n3212__ , \$abc$322955$new_new_n3169__ , \$abc$322955$new_new_n3139__ , \$abc$322955$new_new_n3154__ , \$abc$322955$new_new_n3156__  }),
    .Y(\$abc$322955$new_new_n3213__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0200feff)
  ) \$abc$322955$auto_324072  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3213__ , \$abc$322955$new_new_n3208__ , \$abc$322955$new_new_n3162__ , \$abc$322955$new_new_n3205__  }),
    .Y(\$abc$218705$auto_1111[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_324073  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[12] , \multi_enc_decx2x4.top_0.data_encin1[9] , \multi_enc_decx2x4.top_0.data_encin1[8] , \multi_enc_decx2x4.top_0.data_encin1[11] , \multi_enc_decx2x4.top_0.data_encin1[10]  }),
    .Y(\$abc$322955$new_new_n3215__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_324074  (
    .A({ \$abc$322955$new_new_n3135__ , \$abc$322955$new_new_n3201__ , \$abc$322955$new_new_n3137__ , \$abc$322955$new_new_n3215__ , \multi_enc_decx2x4.top_0.data_encin1[28] , \multi_enc_decx2x4.top_0.data_encin1[30]  }),
    .Y(\$abc$322955$new_new_n3216__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeff)
  ) \$abc$322955$auto_324075  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[15] , \multi_enc_decx2x4.top_0.data_encin1[14] , \multi_enc_decx2x4.top_0.data_encin1[13] , \multi_enc_decx2x4.top_0.data_encin1[0] , \multi_enc_decx2x4.top_0.data_encin1[6] , \multi_enc_decx2x4.top_0.data_encin1[4]  }),
    .Y(\$abc$322955$new_new_n3217__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$322955$auto_324076  (
    .A({ \$abc$322955$new_new_n3132__ , \$abc$322955$new_new_n3217__  }),
    .Y(\$abc$322955$new_new_n3218__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324077  (
    .A({ \$abc$322955$new_new_n3134__ , \$abc$322955$new_new_n3133__  }),
    .Y(\$abc$322955$new_new_n3219__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000007f7f7f)
  ) \$abc$322955$auto_324078  (
    .A({ \$abc$322955$new_new_n3195__ , \$abc$322955$new_new_n3165__ , \$abc$322955$new_new_n3166__ , \$abc$322955$new_new_n3219__ , \$abc$322955$new_new_n3218__ , \$abc$322955$new_new_n3202__  }),
    .Y(\$abc$322955$new_new_n3220__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000efff)
  ) \$abc$322955$auto_324079  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3220__ , \$abc$322955$new_new_n3213__ , \$abc$322955$new_new_n3216__ , \$abc$322955$new_new_n3148__  }),
    .Y(\$abc$218705$auto_1111[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324080  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[102] , \multi_enc_decx2x4.top_0.data_encin1[101] , \multi_enc_decx2x4.top_0.data_encin1[100] , \multi_enc_decx2x4.top_0.data_encin1[103]  }),
    .Y(\$abc$322955$new_new_n3222__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1600000000000000)
  ) \$abc$322955$auto_324081  (
    .A({ \$abc$322955$new_new_n3164__ , \$abc$322955$new_new_n3163__ , \$abc$322955$new_new_n3129__ , \multi_enc_decx2x4.top_0.data_encin1[109] , \multi_enc_decx2x4.top_0.data_encin1[111] , \multi_enc_decx2x4.top_0.data_encin1[110]  }),
    .Y(\$abc$322955$new_new_n3223__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_324082  (
    .A({ \$abc$322955$new_new_n3147__ , \$abc$322955$new_new_n3114__ , \multi_enc_decx2x4.top_0.data_encin1[73] , \multi_enc_decx2x4.top_0.data_encin1[72] , \multi_enc_decx2x4.top_0.data_encin1[76]  }),
    .Y(\$abc$322955$new_new_n3224__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_324083  (
    .A({ \$abc$322955$new_new_n3224__ , \$abc$322955$new_new_n3139__ , \multi_enc_decx2x4.top_0.data_encin1[74] , \multi_enc_decx2x4.top_0.data_encin1[75]  }),
    .Y(\$abc$322955$new_new_n3225__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000005f13)
  ) \$abc$322955$auto_324084  (
    .A({ \$abc$322955$new_new_n3225__ , \$abc$322955$new_new_n3223__ , \$abc$322955$new_new_n3222__ , \$abc$322955$new_new_n3162__ , \$abc$322955$new_new_n3175__ , \$abc$322955$new_new_n3141__  }),
    .Y(\$abc$322955$new_new_n3226__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff0f3f0f0f2a)
  ) \$abc$322955$auto_324085  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[52] , \multi_enc_decx2x4.top_0.data_encin1[55] , \multi_enc_decx2x4.top_0.data_encin1[54] , \$abc$322955$new_new_n3115__ , \multi_enc_decx2x4.top_0.data_encin1[53] , \$abc$322955$new_new_n3196__  }),
    .Y(\$abc$322955$new_new_n3227__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_324086  (
    .A({ \$abc$322955$new_new_n3118__ , \$abc$322955$new_new_n3198__ , \$abc$322955$new_new_n3122__ , \$abc$322955$new_new_n3227__  }),
    .Y(\$abc$322955$new_new_n3228__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324087  (
    .A({ \$abc$322955$new_new_n3192__ , \$abc$322955$new_new_n3119__  }),
    .Y(\$abc$322955$new_new_n3229__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'habbeaaaa)
  ) \$abc$322955$auto_324088  (
    .A({ \$abc$322955$new_new_n3229__ , \multi_enc_decx2x4.top_0.data_encin1[45] , \multi_enc_decx2x4.top_0.data_encin1[47] , \multi_enc_decx2x4.top_0.data_encin1[46] , \$abc$322955$new_new_n3228__  }),
    .Y(\$abc$322955$new_new_n3230__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$322955$auto_324089  (
    .A({ \$abc$322955$new_new_n3230__ , \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3209__ , \$abc$322955$new_new_n3212__  }),
    .Y(\$abc$322955$new_new_n3231__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h033c000100000000)
  ) \$abc$322955$auto_324090  (
    .A({ \$abc$322955$new_new_n3125__ , \$abc$322955$new_new_n3124__ , \multi_enc_decx2x4.top_0.data_encin1[127] , \multi_enc_decx2x4.top_0.data_encin1[126] , \multi_enc_decx2x4.top_0.data_encin1[125] , \$abc$322955$new_new_n3176__  }),
    .Y(\$abc$322955$new_new_n3232__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324091  (
    .A({ \$abc$322955$new_new_n3232__ , \$abc$322955$new_new_n3163__ , \$abc$322955$new_new_n3130__ , \$abc$322955$new_new_n3123__  }),
    .Y(\$abc$322955$new_new_n3233__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'habbeaaabaaaaaaaa)
  ) \$abc$322955$auto_324092  (
    .A({ \$abc$322955$new_new_n3157__ , \$abc$322955$new_new_n3143__ , \multi_enc_decx2x4.top_0.data_encin1[95] , \multi_enc_decx2x4.top_0.data_encin1[94] , \multi_enc_decx2x4.top_0.data_encin1[93] , \$abc$322955$new_new_n3233__  }),
    .Y(\$abc$322955$new_new_n3234__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0114000000000000)
  ) \$abc$322955$auto_324093  (
    .A({ \$abc$322955$new_new_n3121__ , \$abc$322955$new_new_n3120__ , \multi_enc_decx2x4.top_0.data_encin1[63] , \multi_enc_decx2x4.top_0.data_encin1[62] , \multi_enc_decx2x4.top_0.data_encin1[61] , \multi_enc_decx2x4.top_0.data_encin1[40]  }),
    .Y(\$abc$322955$new_new_n3235__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324094  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[15] , \multi_enc_decx2x4.top_0.data_encin1[14] , \multi_enc_decx2x4.top_0.data_encin1[1] , \multi_enc_decx2x4.top_0.data_encin1[0] , \multi_enc_decx2x4.top_0.data_encin1[13]  }),
    .Y(\$abc$322955$new_new_n3236__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaababbeaaaaaaaa)
  ) \$abc$322955$auto_324095  (
    .A({ \$abc$322955$new_new_n3236__ , \multi_enc_decx2x4.top_0.data_encin1[7] , \multi_enc_decx2x4.top_0.data_encin1[6] , \multi_enc_decx2x4.top_0.data_encin1[5] , \multi_enc_decx2x4.top_0.data_encin1[4] , \$abc$322955$new_new_n3218__  }),
    .Y(\$abc$322955$new_new_n3237__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffeffffff01)
  ) \$abc$322955$auto_324096  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[22] , \multi_enc_decx2x4.top_0.data_encin1[17] , \multi_enc_decx2x4.top_0.data_encin1[16] , \multi_enc_decx2x4.top_0.data_encin1[21] , \multi_enc_decx2x4.top_0.data_encin1[23] , \multi_enc_decx2x4.top_0.data_encin1[20]  }),
    .Y(\$abc$322955$new_new_n3238__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000ffff10001000)
  ) \$abc$322955$auto_324097  (
    .A({ \$abc$322955$new_new_n3204__ , \$abc$322955$new_new_n3238__ , \$abc$322955$new_new_n3219__ , \$abc$322955$new_new_n3237__ , \multi_enc_decx2x4.top_0.data_encin1[3] , \multi_enc_decx2x4.top_0.data_encin1[2]  }),
    .Y(\$abc$322955$new_new_n3239__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff808080)
  ) \$abc$322955$auto_324098  (
    .A({ \$abc$322955$new_new_n3202__ , \$abc$322955$new_new_n3239__ , \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3235__ , \$abc$322955$new_new_n3119__  }),
    .Y(\$abc$322955$new_new_n3240__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000feff)
  ) \$abc$322955$auto_324099  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3226__ , \$abc$322955$new_new_n3240__ , \$abc$322955$new_new_n3234__ , \$abc$322955$new_new_n3231__  }),
    .Y(\$abc$218705$auto_1111[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100010110)
  ) \$abc$322955$auto_324100  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[87] , \multi_enc_decx2x4.top_0.data_encin1[86] , \multi_enc_decx2x4.top_0.data_encin1[83] , \multi_enc_decx2x4.top_0.data_encin1[82] , \multi_enc_decx2x4.top_0.data_encin1[84] , \multi_enc_decx2x4.top_0.data_encin1[85]  }),
    .Y(\$abc$322955$new_new_n3242__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8f88000000000000)
  ) \$abc$322955$auto_324101  (
    .A({ \$abc$322955$new_new_n3140__ , \$abc$322955$new_new_n3139__ , \$abc$322955$new_new_n3224__ , \multi_enc_decx2x4.top_0.data_encin1[77] , \$abc$322955$new_new_n3242__ , \$abc$322955$new_new_n3160__  }),
    .Y(\$abc$322955$new_new_n3243__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000055fd5557)
  ) \$abc$322955$auto_324102  (
    .A({ \$abc$322955$new_new_n3243__ , \multi_enc_decx2x4.top_0.data_encin1[30] , \multi_enc_decx2x4.top_0.data_encin1[31] , \multi_enc_decx2x4.top_0.data_encin1[27] , \multi_enc_decx2x4.top_0.data_encin1[26] , \$abc$322955$new_new_n3212__  }),
    .Y(\$abc$322955$new_new_n3244__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324103  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[101] , \multi_enc_decx2x4.top_0.data_encin1[100] , \multi_enc_decx2x4.top_0.data_encin1[97] , \multi_enc_decx2x4.top_0.data_encin1[96]  }),
    .Y(\$abc$322955$new_new_n3245__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100010110)
  ) \$abc$322955$auto_324104  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[7] , \multi_enc_decx2x4.top_0.data_encin1[6] , \multi_enc_decx2x4.top_0.data_encin1[2] , \multi_enc_decx2x4.top_0.data_encin1[3] , \multi_enc_decx2x4.top_0.data_encin1[5] , \multi_enc_decx2x4.top_0.data_encin1[4]  }),
    .Y(\$abc$322955$new_new_n3246__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000077070000ffff)
  ) \$abc$322955$auto_324105  (
    .A({ \$abc$322955$new_new_n3219__ , \$abc$322955$new_new_n3207__ , \multi_enc_decx2x4.top_0.data_encin1[13] , \$abc$322955$new_new_n3218__ , \$abc$322955$new_new_n3246__ , \$abc$322955$new_new_n3236__  }),
    .Y(\$abc$322955$new_new_n3247__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$322955$auto_324106  (
    .A({ \$abc$322955$new_new_n3138__ , \$abc$322955$new_new_n3201__ , \$abc$322955$new_new_n3247__  }),
    .Y(\$abc$322955$new_new_n3248__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000001515153f)
  ) \$abc$322955$auto_324107  (
    .A({ \$abc$322955$new_new_n3248__ , \multi_enc_decx2x4.top_0.data_encin1[11] , \multi_enc_decx2x4.top_0.data_encin1[10] , \$abc$322955$new_new_n3245__ , \$abc$322955$new_new_n3175__ , \$abc$322955$new_new_n3216__  }),
    .Y(\$abc$322955$new_new_n3249__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324108  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[33] , \multi_enc_decx2x4.top_0.data_encin1[37] , \multi_enc_decx2x4.top_0.data_encin1[36] , \multi_enc_decx2x4.top_0.data_encin1[32]  }),
    .Y(\$abc$322955$new_new_n3250__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff10101000000000)
  ) \$abc$322955$auto_324109  (
    .A({ \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3199__ , \$abc$322955$new_new_n3250__ , \$abc$322955$new_new_n3229__ , \multi_enc_decx2x4.top_0.data_encin1[44] , \multi_enc_decx2x4.top_0.data_encin1[45]  }),
    .Y(\$abc$322955$new_new_n3251__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324110  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[67] , \multi_enc_decx2x4.top_0.data_encin1[66] , \multi_enc_decx2x4.top_0.data_encin1[95] , \multi_enc_decx2x4.top_0.data_encin1[94]  }),
    .Y(\$abc$322955$new_new_n3252__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaa8a882)
  ) \$abc$322955$auto_324111  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[91] , \multi_enc_decx2x4.top_0.data_encin1[90] , \multi_enc_decx2x4.top_0.data_encin1[71] , \multi_enc_decx2x4.top_0.data_encin1[70] , \$abc$322955$new_new_n3252__  }),
    .Y(\$abc$322955$new_new_n3253__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324112  (
    .A({ \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3185__ , \multi_enc_decx2x4.top_0.data_encin1[51] , \multi_enc_decx2x4.top_0.data_encin1[50] , \multi_enc_decx2x4.top_0.data_encin1[55] , \multi_enc_decx2x4.top_0.data_encin1[54]  }),
    .Y(\$abc$322955$new_new_n3254__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_324113  (
    .A({ \$abc$322955$new_new_n3179__ , \$abc$322955$new_new_n3130__ , \multi_enc_decx2x4.top_0.data_encin1[116] , \multi_enc_decx2x4.top_0.data_encin1[127] , \multi_enc_decx2x4.top_0.data_encin1[125] , \multi_enc_decx2x4.top_0.data_encin1[112]  }),
    .Y(\$abc$322955$new_new_n3255__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1001000000000000)
  ) \$abc$322955$auto_324114  (
    .A({ \$abc$322955$new_new_n3255__ , \$abc$322955$new_new_n3163__ , \$abc$322955$new_new_n3176__ , \multi_enc_decx2x4.top_0.data_encin1[114] , \multi_enc_decx2x4.top_0.data_encin1[117] , \multi_enc_decx2x4.top_0.data_encin1[113]  }),
    .Y(\$abc$322955$new_new_n3256__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h000b)
  ) \$abc$322955$auto_324115  (
    .A({ \$abc$322955$new_new_n3256__ , \$abc$322955$new_new_n3254__ , \$abc$322955$new_new_n3157__ , \$abc$322955$new_new_n3253__  }),
    .Y(\$abc$322955$new_new_n3257__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324116  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[124] , \multi_enc_decx2x4.top_0.data_encin1[121] , \multi_enc_decx2x4.top_0.data_encin1[120] , \multi_enc_decx2x4.top_0.data_encin1[125]  }),
    .Y(\$abc$322955$new_new_n3258__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaaaabaaabaaaa)
  ) \$abc$322955$auto_324117  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[107] , \multi_enc_decx2x4.top_0.data_encin1[106] , \multi_enc_decx2x4.top_0.data_encin1[108] , \multi_enc_decx2x4.top_0.data_encin1[105] , \multi_enc_decx2x4.top_0.data_encin1[104] , \multi_enc_decx2x4.top_0.data_encin1[111]  }),
    .Y(\$abc$322955$new_new_n3259__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324118  (
    .A({ \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3189__ , \multi_enc_decx2x4.top_0.data_encin1[59] , \multi_enc_decx2x4.top_0.data_encin1[58] , \multi_enc_decx2x4.top_0.data_encin1[63] , \multi_enc_decx2x4.top_0.data_encin1[62]  }),
    .Y(\$abc$322955$new_new_n3260__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000001515153f)
  ) \$abc$322955$auto_324119  (
    .A({ \$abc$322955$new_new_n3260__ , \$abc$322955$new_new_n3259__ , \multi_enc_decx2x4.top_0.data_encin1[110] , \$abc$322955$new_new_n3258__ , \$abc$322955$new_new_n3169__ , \$abc$322955$new_new_n3165__  }),
    .Y(\$abc$322955$new_new_n3261__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000bfffffff)
  ) \$abc$322955$auto_324120  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3261__ , \$abc$322955$new_new_n3257__ , \$abc$322955$new_new_n3244__ , \$abc$322955$new_new_n3249__ , \$abc$322955$new_new_n3251__  }),
    .Y(\$abc$218705$auto_1111[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324121  (
    .A({ \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3185__ , \multi_enc_decx2x4.top_0.data_encin1[49] , \multi_enc_decx2x4.top_0.data_encin1[51] , \multi_enc_decx2x4.top_0.data_encin1[55] , \multi_enc_decx2x4.top_0.data_encin1[53]  }),
    .Y(\$abc$322955$new_new_n3263__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324122  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[57] , \multi_enc_decx2x4.top_0.data_encin1[41] , \multi_enc_decx2x4.top_0.data_encin1[59] , \multi_enc_decx2x4.top_0.data_encin1[63] , \multi_enc_decx2x4.top_0.data_encin1[61]  }),
    .Y(\$abc$322955$new_new_n3264__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_324123  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[43] , \multi_enc_decx2x4.top_0.data_encin1[45] , \multi_enc_decx2x4.top_0.data_encin1[47]  }),
    .Y(\$abc$322955$new_new_n3265__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf1fe)
  ) \$abc$322955$auto_324124  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[28] , \multi_enc_decx2x4.top_0.data_encin1[30] , \multi_enc_decx2x4.top_0.data_encin1[24] , \multi_enc_decx2x4.top_0.data_encin1[26]  }),
    .Y(\$abc$322955$new_new_n3266__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1401000000000000)
  ) \$abc$322955$auto_324125  (
    .A({ \$abc$322955$new_new_n3135__ , \$abc$322955$new_new_n3210__ , \$abc$322955$new_new_n3209__ , \multi_enc_decx2x4.top_0.data_encin1[29] , \multi_enc_decx2x4.top_0.data_encin1[31] , \$abc$322955$new_new_n3266__  }),
    .Y(\$abc$322955$new_new_n3267__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeeb)
  ) \$abc$322955$auto_324126  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[1] , \multi_enc_decx2x4.top_0.data_encin1[19] , \multi_enc_decx2x4.top_0.data_encin1[7] , \multi_enc_decx2x4.top_0.data_encin1[5] , \multi_enc_decx2x4.top_0.data_encin1[3] , \multi_enc_decx2x4.top_0.data_encin1[2]  }),
    .Y(\$abc$322955$new_new_n3268__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeff)
  ) \$abc$322955$auto_324127  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[17] , \multi_enc_decx2x4.top_0.data_encin1[21] , \multi_enc_decx2x4.top_0.data_encin1[23] , \multi_enc_decx2x4.top_0.data_encin1[22] , \multi_enc_decx2x4.top_0.data_encin1[16] , \multi_enc_decx2x4.top_0.data_encin1[20]  }),
    .Y(\$abc$322955$new_new_n3269__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h004f0000)
  ) \$abc$322955$auto_324128  (
    .A({ \$abc$322955$new_new_n3131__ , \multi_enc_decx2x4.top_0.data_encin1[18] , \$abc$322955$new_new_n3268__ , \$abc$322955$new_new_n3132__ , \$abc$322955$new_new_n3269__  }),
    .Y(\$abc$322955$new_new_n3270__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbeaaaaaa)
  ) \$abc$322955$auto_324129  (
    .A({ \$abc$322955$new_new_n3218__ , \$abc$322955$new_new_n3219__ , \multi_enc_decx2x4.top_0.data_encin1[15] , \multi_enc_decx2x4.top_0.data_encin1[13] , \$abc$322955$new_new_n3270__  }),
    .Y(\$abc$322955$new_new_n3271__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfef0f0f000000000)
  ) \$abc$322955$auto_324130  (
    .A({ \$abc$322955$new_new_n3201__ , \$abc$322955$new_new_n3271__ , \$abc$322955$new_new_n3138__ , \$abc$322955$new_new_n3267__ , \$abc$322955$new_new_n3133__ , \$abc$322955$new_new_n3268__  }),
    .Y(\$abc$322955$new_new_n3272__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00a0003f)
  ) \$abc$322955$auto_324131  (
    .A({ \$abc$322955$new_new_n3195__ , \$abc$322955$new_new_n3272__ , \$abc$322955$new_new_n3264__ , \$abc$322955$new_new_n3263__ , \$abc$322955$new_new_n3265__  }),
    .Y(\$abc$322955$new_new_n3273__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000000000000)
  ) \$abc$322955$auto_324132  (
    .A({ \$abc$322955$new_new_n3139__ , \$abc$322955$new_new_n3161__ , \multi_enc_decx2x4.top_0.data_encin1[85] , \multi_enc_decx2x4.top_0.data_encin1[81] , \multi_enc_decx2x4.top_0.data_encin1[87] , \multi_enc_decx2x4.top_0.data_encin1[83]  }),
    .Y(\$abc$322955$new_new_n3274__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324133  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[38] , \multi_enc_decx2x4.top_0.data_encin1[34] , \multi_enc_decx2x4.top_0.data_encin1[36] , \multi_enc_decx2x4.top_0.data_encin1[32]  }),
    .Y(\$abc$322955$new_new_n3275__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefeeb)
  ) \$abc$322955$auto_324134  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[109] , \multi_enc_decx2x4.top_0.data_encin1[111] , \multi_enc_decx2x4.top_0.data_encin1[107] , \multi_enc_decx2x4.top_0.data_encin1[105] , \multi_enc_decx2x4.top_0.data_encin1[110]  }),
    .Y(\$abc$322955$new_new_n3276__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324135  (
    .A({ \$abc$322955$new_new_n3276__ , \multi_enc_decx2x4.top_0.data_encin1[106] , \multi_enc_decx2x4.top_0.data_encin1[104] , \multi_enc_decx2x4.top_0.data_encin1[108]  }),
    .Y(\$abc$322955$new_new_n3277__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff80808080808080)
  ) \$abc$322955$auto_324136  (
    .A({ \$abc$322955$new_new_n3277__ , \$abc$322955$new_new_n3164__ , \$abc$322955$new_new_n3163__ , \$abc$322955$new_new_n3194__ , \$abc$322955$new_new_n3275__ , \$abc$322955$new_new_n3199__  }),
    .Y(\$abc$322955$new_new_n3278__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000000010ff)
  ) \$abc$322955$auto_324137  (
    .A({ \$abc$322955$new_new_n3278__ , \$abc$322955$new_new_n3274__ , \$abc$322955$new_new_n3169__ , \$abc$322955$new_new_n3178__ , \multi_enc_decx2x4.top_0.data_encin1[121] , \multi_enc_decx2x4.top_0.data_encin1[123]  }),
    .Y(\$abc$322955$new_new_n3279__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324138  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[9] , \multi_enc_decx2x4.top_0.data_encin1[65] , \multi_enc_decx2x4.top_0.data_encin1[69] , \multi_enc_decx2x4.top_0.data_encin1[11] , \multi_enc_decx2x4.top_0.data_encin1[71] , \multi_enc_decx2x4.top_0.data_encin1[67]  }),
    .Y(\$abc$322955$new_new_n3280__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_324139  (
    .A({ \$abc$322955$new_new_n3280__ , \multi_enc_decx2x4.top_0.data_encin1[89] , \multi_enc_decx2x4.top_0.data_encin1[91] , \multi_enc_decx2x4.top_0.data_encin1[95] , \multi_enc_decx2x4.top_0.data_encin1[93]  }),
    .Y(\$abc$322955$new_new_n3281__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324140  (
    .A({ \multi_enc_decx2x4.top_0.data_encin1[79] , \multi_enc_decx2x4.top_0.data_encin1[73] , \multi_enc_decx2x4.top_0.data_encin1[77] , \multi_enc_decx2x4.top_0.data_encin1[75]  }),
    .Y(\$abc$322955$new_new_n3282__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4f44)
  ) \$abc$322955$auto_324141  (
    .A({ \$abc$322955$new_new_n3148__ , \$abc$322955$new_new_n3282__ , \$abc$322955$new_new_n3157__ , \$abc$322955$new_new_n3281__  }),
    .Y(\$abc$322955$new_new_n3283__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1001000000000000)
  ) \$abc$322955$auto_324142  (
    .A({ \$abc$322955$new_new_n3255__ , \$abc$322955$new_new_n3163__ , \$abc$322955$new_new_n3176__ , \multi_enc_decx2x4.top_0.data_encin1[113] , \multi_enc_decx2x4.top_0.data_encin1[118] , \multi_enc_decx2x4.top_0.data_encin1[114]  }),
    .Y(\$abc$322955$new_new_n3284__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000bb0b)
  ) \$abc$322955$auto_324143  (
    .A({ \$abc$322955$new_new_n3284__ , \$abc$322955$new_new_n3173__ , \$abc$322955$new_new_n3175__ , \$abc$322955$new_new_n3216__ , \$abc$322955$new_new_n3281__  }),
    .Y(\$abc$322955$new_new_n3285__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000bfff)
  ) \$abc$322955$auto_324144  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3285__ , \$abc$322955$new_new_n3273__ , \$abc$322955$new_new_n3279__ , \$abc$322955$new_new_n3283__  }),
    .Y(\$abc$218705$auto_1111[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_324145  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[117] , \multi_enc_decx2x4.top_1.data_encin[116]  }),
    .Y(\$abc$322955$new_new_n3287__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324146  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[115] , \multi_enc_decx2x4.top_1.data_encin[119] , \multi_enc_decx2x4.top_1.data_encin[114] , \multi_enc_decx2x4.top_1.data_encin[118] , \multi_enc_decx2x4.top_1.data_encin[113] , \multi_enc_decx2x4.top_1.data_encin[112]  }),
    .Y(\$abc$322955$new_new_n3288__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324147  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[111] , \multi_enc_decx2x4.top_1.data_encin[107] , \multi_enc_decx2x4.top_1.data_encin[105] , \multi_enc_decx2x4.top_1.data_encin[109]  }),
    .Y(\$abc$322955$new_new_n3289__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324148  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[110] , \multi_enc_decx2x4.top_1.data_encin[106] , \multi_enc_decx2x4.top_1.data_encin[104] , \multi_enc_decx2x4.top_1.data_encin[108]  }),
    .Y(\$abc$322955$new_new_n3290__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324149  (
    .A({ \$abc$322955$new_new_n3290__ , \$abc$322955$new_new_n3289__ , \$abc$322955$new_new_n3288__ , \$abc$322955$new_new_n3287__  }),
    .Y(\$abc$322955$new_new_n3291__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324150  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[101] , \multi_enc_decx2x4.top_1.data_encin[100] , \multi_enc_decx2x4.top_1.data_encin[103] , \multi_enc_decx2x4.top_1.data_encin[102]  }),
    .Y(\$abc$322955$new_new_n3292__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324151  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[99] , \multi_enc_decx2x4.top_1.data_encin[98] , \multi_enc_decx2x4.top_1.data_encin[97] , \multi_enc_decx2x4.top_1.data_encin[96]  }),
    .Y(\$abc$322955$new_new_n3293__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324152  (
    .A({ \$abc$322955$new_new_n3293__ , \$abc$322955$new_new_n3292__ , \$abc$322955$new_new_n3290__ , \$abc$322955$new_new_n3289__ , \$abc$322955$new_new_n3288__ , \$abc$322955$new_new_n3287__  }),
    .Y(\$abc$322955$new_new_n3294__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324153  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[71] , \multi_enc_decx2x4.top_1.data_encin[70] , \multi_enc_decx2x4.top_1.data_encin[66] , \multi_enc_decx2x4.top_1.data_encin[67]  }),
    .Y(\$abc$322955$new_new_n3295__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324154  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[78] , \multi_enc_decx2x4.top_1.data_encin[79] , \multi_enc_decx2x4.top_1.data_encin[77] , \multi_enc_decx2x4.top_1.data_encin[75] , \multi_enc_decx2x4.top_1.data_encin[74] , \multi_enc_decx2x4.top_1.data_encin[76]  }),
    .Y(\$abc$322955$new_new_n3296__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324155  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[69] , \multi_enc_decx2x4.top_1.data_encin[68] , \multi_enc_decx2x4.top_1.data_encin[64] , \multi_enc_decx2x4.top_1.data_encin[65] , \multi_enc_decx2x4.top_1.data_encin[73] , \multi_enc_decx2x4.top_1.data_encin[72]  }),
    .Y(\$abc$322955$new_new_n3297__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324156  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[121] , \multi_enc_decx2x4.top_1.data_encin[124] , \multi_enc_decx2x4.top_1.data_encin[120] , \multi_enc_decx2x4.top_1.data_encin[123] , \multi_enc_decx2x4.top_1.data_encin[122]  }),
    .Y(\$abc$322955$new_new_n3298__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324157  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[121] , \multi_enc_decx2x4.top_1.data_encin[124] , \multi_enc_decx2x4.top_1.data_encin[120] , \multi_enc_decx2x4.top_1.data_encin[123] , \multi_enc_decx2x4.top_1.data_encin[122] , \multi_enc_decx2x4.top_1.data_encin[125]  }),
    .Y(\$abc$322955$new_new_n3299__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$322955$auto_324158  (
    .A({ \$abc$322955$new_new_n3299__ , \$abc$322955$new_new_n3297__ , \$abc$322955$new_new_n3296__ , \$abc$322955$new_new_n3295__ , \multi_enc_decx2x4.top_1.data_encin[127] , \multi_enc_decx2x4.top_1.data_encin[126]  }),
    .Y(\$abc$322955$new_new_n3300__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324159  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[30] , \multi_enc_decx2x4.top_1.data_encin[31] , \multi_enc_decx2x4.top_1.data_encin[29] , \multi_enc_decx2x4.top_1.data_encin[28]  }),
    .Y(\$abc$322955$new_new_n3301__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324160  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[22] , \multi_enc_decx2x4.top_1.data_encin[23] , \multi_enc_decx2x4.top_1.data_encin[21] , \multi_enc_decx2x4.top_1.data_encin[20] , \multi_enc_decx2x4.top_1.data_encin[19] , \multi_enc_decx2x4.top_1.data_encin[18]  }),
    .Y(\$abc$322955$new_new_n3302__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324161  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[26] , \multi_enc_decx2x4.top_1.data_encin[16] , \multi_enc_decx2x4.top_1.data_encin[17] , \multi_enc_decx2x4.top_1.data_encin[27] , \multi_enc_decx2x4.top_1.data_encin[25] , \multi_enc_decx2x4.top_1.data_encin[24]  }),
    .Y(\$abc$322955$new_new_n3303__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_324162  (
    .A({ \$abc$322955$new_new_n3303__ , \$abc$322955$new_new_n3302__ , \$abc$322955$new_new_n3301__  }),
    .Y(\$abc$322955$new_new_n3304__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324163  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[5] , \multi_enc_decx2x4.top_1.data_encin[4] , \multi_enc_decx2x4.top_1.data_encin[7] , \multi_enc_decx2x4.top_1.data_encin[6]  }),
    .Y(\$abc$322955$new_new_n3305__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324164  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[10] , \multi_enc_decx2x4.top_1.data_encin[11] , \multi_enc_decx2x4.top_1.data_encin[0] , \multi_enc_decx2x4.top_1.data_encin[3] , \multi_enc_decx2x4.top_1.data_encin[2] , \multi_enc_decx2x4.top_1.data_encin[1]  }),
    .Y(\$abc$322955$new_new_n3306__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324165  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[8] , \multi_enc_decx2x4.top_1.data_encin[9] , \multi_enc_decx2x4.top_1.data_encin[12] , \multi_enc_decx2x4.top_1.data_encin[13] , \multi_enc_decx2x4.top_1.data_encin[15] , \multi_enc_decx2x4.top_1.data_encin[14]  }),
    .Y(\$abc$322955$new_new_n3307__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324166  (
    .A({ \$abc$322955$new_new_n3307__ , \$abc$322955$new_new_n3306__ , \$abc$322955$new_new_n3305__ , \$abc$322955$new_new_n3303__ , \$abc$322955$new_new_n3302__ , \$abc$322955$new_new_n3301__  }),
    .Y(\$abc$322955$new_new_n3308__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324167  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[91] , \multi_enc_decx2x4.top_1.data_encin[90] , \multi_enc_decx2x4.top_1.data_encin[89] , \multi_enc_decx2x4.top_1.data_encin[88] , \multi_enc_decx2x4.top_1.data_encin[95] , \multi_enc_decx2x4.top_1.data_encin[94]  }),
    .Y(\$abc$322955$new_new_n3309__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_324168  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[92] , \multi_enc_decx2x4.top_1.data_encin[93]  }),
    .Y(\$abc$322955$new_new_n3310__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000000001ff)
  ) \$abc$322955$auto_324169  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[80] , \multi_enc_decx2x4.top_1.data_encin[83] , \multi_enc_decx2x4.top_1.data_encin[88] , \multi_enc_decx2x4.top_1.data_encin[91] , \multi_enc_decx2x4.top_1.data_encin[90] , \multi_enc_decx2x4.top_1.data_encin[89]  }),
    .Y(\$abc$322955$new_new_n3311__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffcfffcfca8)
  ) \$abc$322955$auto_324170  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[91] , \multi_enc_decx2x4.top_1.data_encin[90] , \multi_enc_decx2x4.top_1.data_encin[89] , \multi_enc_decx2x4.top_1.data_encin[94] , \multi_enc_decx2x4.top_1.data_encin[95] , \multi_enc_decx2x4.top_1.data_encin[88]  }),
    .Y(\$abc$322955$new_new_n3312__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$322955$auto_324171  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[92] , \multi_enc_decx2x4.top_1.data_encin[93] , \multi_enc_decx2x4.top_1.data_encin[94] , \multi_enc_decx2x4.top_1.data_encin[95]  }),
    .Y(\$abc$322955$new_new_n3313__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324172  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[81] , \multi_enc_decx2x4.top_1.data_encin[82] , \multi_enc_decx2x4.top_1.data_encin[86] , \multi_enc_decx2x4.top_1.data_encin[84] , \multi_enc_decx2x4.top_1.data_encin[85] , \multi_enc_decx2x4.top_1.data_encin[87]  }),
    .Y(\$abc$322955$new_new_n3314__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0110000000000000)
  ) \$abc$322955$auto_324173  (
    .A({ \$abc$322955$new_new_n3314__ , \$abc$322955$new_new_n3311__ , \$abc$322955$new_new_n3310__ , \$abc$322955$new_new_n3309__ , \$abc$322955$new_new_n3313__ , \$abc$322955$new_new_n3312__  }),
    .Y(\$abc$322955$new_new_n3315__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324174  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[34] , \multi_enc_decx2x4.top_1.data_encin[32] , \multi_enc_decx2x4.top_1.data_encin[35] , \multi_enc_decx2x4.top_1.data_encin[33]  }),
    .Y(\$abc$322955$new_new_n3316__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324175  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[39] , \multi_enc_decx2x4.top_1.data_encin[38] , \multi_enc_decx2x4.top_1.data_encin[37] , \multi_enc_decx2x4.top_1.data_encin[36]  }),
    .Y(\$abc$322955$new_new_n3317__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324176  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[51] , \multi_enc_decx2x4.top_1.data_encin[49] , \multi_enc_decx2x4.top_1.data_encin[50] , \multi_enc_decx2x4.top_1.data_encin[48]  }),
    .Y(\$abc$322955$new_new_n3318__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324177  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[55] , \multi_enc_decx2x4.top_1.data_encin[54] , \multi_enc_decx2x4.top_1.data_encin[53] , \multi_enc_decx2x4.top_1.data_encin[52]  }),
    .Y(\$abc$322955$new_new_n3319__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_324178  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[46] , \multi_enc_decx2x4.top_1.data_encin[45] , \multi_enc_decx2x4.top_1.data_encin[47]  }),
    .Y(\$abc$322955$new_new_n3320__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324179  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[40] , \multi_enc_decx2x4.top_1.data_encin[44] , \multi_enc_decx2x4.top_1.data_encin[41] , \multi_enc_decx2x4.top_1.data_encin[43] , \multi_enc_decx2x4.top_1.data_encin[42]  }),
    .Y(\$abc$322955$new_new_n3321__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324180  (
    .A({ \$abc$322955$new_new_n3321__ , \$abc$322955$new_new_n3320__ , \$abc$322955$new_new_n3319__ , \$abc$322955$new_new_n3318__ , \$abc$322955$new_new_n3317__ , \$abc$322955$new_new_n3316__  }),
    .Y(\$abc$322955$new_new_n3322__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324181  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[58] , \multi_enc_decx2x4.top_1.data_encin[59] , \multi_enc_decx2x4.top_1.data_encin[60] , \multi_enc_decx2x4.top_1.data_encin[62] , \multi_enc_decx2x4.top_1.data_encin[63] , \multi_enc_decx2x4.top_1.data_encin[61]  }),
    .Y(\$abc$322955$new_new_n3323__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$322955$auto_324182  (
    .A({ \$abc$322955$new_new_n3323__ , \multi_enc_decx2x4.top_1.data_encin[57] , \multi_enc_decx2x4.top_1.data_encin[56]  }),
    .Y(\$abc$322955$new_new_n3324__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324183  (
    .A({ \$abc$322955$new_new_n3324__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3315__ , \$abc$322955$new_new_n3308__ , \$abc$322955$new_new_n3300__ , \$abc$322955$new_new_n3294__  }),
    .Y(\$abc$322955$new_new_n3325__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000007)
  ) \$abc$322955$auto_324184  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[80] , \multi_enc_decx2x4.top_1.data_encin[82] , \multi_enc_decx2x4.top_1.data_encin[86] , \multi_enc_decx2x4.top_1.data_encin[84] , \multi_enc_decx2x4.top_1.data_encin[87] , \multi_enc_decx2x4.top_1.data_encin[85]  }),
    .Y(\$abc$322955$new_new_n3326__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h5701)
  ) \$abc$322955$auto_324185  (
    .A({ \$abc$322955$new_new_n3326__ , \multi_enc_decx2x4.top_1.data_encin[87] , \multi_enc_decx2x4.top_1.data_encin[85] , \multi_enc_decx2x4.top_1.data_encin[81]  }),
    .Y(\$abc$322955$new_new_n3327__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00ffff17)
  ) \$abc$322955$auto_324186  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[80] , \multi_enc_decx2x4.top_1.data_encin[83] , \multi_enc_decx2x4.top_1.data_encin[82] , \multi_enc_decx2x4.top_1.data_encin[86] , \multi_enc_decx2x4.top_1.data_encin[84]  }),
    .Y(\$abc$322955$new_new_n3328__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he100000000000000)
  ) \$abc$322955$auto_324187  (
    .A({ \$abc$322955$new_new_n3328__ , \$abc$322955$new_new_n3309__ , \$abc$322955$new_new_n3310__ , \$abc$322955$new_new_n3314__ , \multi_enc_decx2x4.top_1.data_encin[80] , \multi_enc_decx2x4.top_1.data_encin[83]  }),
    .Y(\$abc$322955$new_new_n3329__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324188  (
    .A({ \$abc$322955$new_new_n3329__ , \$abc$322955$new_new_n3324__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3308__ , \$abc$322955$new_new_n3300__ , \$abc$322955$new_new_n3294__  }),
    .Y(\$abc$322955$new_new_n3330__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324189  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[71] , \multi_enc_decx2x4.top_1.data_encin[70] , \multi_enc_decx2x4.top_1.data_encin[66] , \multi_enc_decx2x4.top_1.data_encin[67]  }),
    .Y(\$abc$322955$new_new_n3331__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_324190  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[69] , \multi_enc_decx2x4.top_1.data_encin[68] , \multi_enc_decx2x4.top_1.data_encin[64] , \multi_enc_decx2x4.top_1.data_encin[65] , \$abc$322955$new_new_n3295__ , \$abc$322955$new_new_n3331__  }),
    .Y(\$abc$322955$new_new_n3332__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324191  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[78] , \multi_enc_decx2x4.top_1.data_encin[79] , \multi_enc_decx2x4.top_1.data_encin[77] , \multi_enc_decx2x4.top_1.data_encin[75] , \multi_enc_decx2x4.top_1.data_encin[74] , \multi_enc_decx2x4.top_1.data_encin[76]  }),
    .Y(\$abc$322955$new_new_n3333__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_324192  (
    .A({ \$abc$322955$new_new_n3295__ , \multi_enc_decx2x4.top_1.data_encin[69] , \multi_enc_decx2x4.top_1.data_encin[68] , \multi_enc_decx2x4.top_1.data_encin[64] , \multi_enc_decx2x4.top_1.data_encin[65]  }),
    .Y(\$abc$322955$new_new_n3334__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff0fff0fff8acf)
  ) \$abc$322955$auto_324193  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[73] , \multi_enc_decx2x4.top_1.data_encin[72] , \$abc$322955$new_new_n3334__ , \$abc$322955$new_new_n3296__ , \$abc$322955$new_new_n3332__ , \$abc$322955$new_new_n3333__  }),
    .Y(\$abc$322955$new_new_n3335__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$322955$auto_324194  (
    .A({ \$abc$322955$new_new_n3299__ , \multi_enc_decx2x4.top_1.data_encin[127] , \multi_enc_decx2x4.top_1.data_encin[126]  }),
    .Y(\$abc$322955$new_new_n3336__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324195  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[92] , \multi_enc_decx2x4.top_1.data_encin[80] , \multi_enc_decx2x4.top_1.data_encin[83] , \multi_enc_decx2x4.top_1.data_encin[93]  }),
    .Y(\$abc$322955$new_new_n3337__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$322955$auto_324196  (
    .A({ \$abc$322955$new_new_n3337__ , \$abc$322955$new_new_n3323__ , \$abc$322955$new_new_n3314__ , \$abc$322955$new_new_n3309__ , \multi_enc_decx2x4.top_1.data_encin[57] , \multi_enc_decx2x4.top_1.data_encin[56]  }),
    .Y(\$abc$322955$new_new_n3338__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_324197  (
    .A({ \$abc$322955$new_new_n3338__ , \$abc$322955$new_new_n3336__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3308__ , \$abc$322955$new_new_n3294__  }),
    .Y(\$abc$322955$new_new_n3339__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffff444)
  ) \$abc$322955$auto_324198  (
    .A({ \$abc$322955$new_new_n3325__ , \$abc$322955$new_new_n3327__ , \$abc$322955$new_new_n3330__ , \$abc$322955$new_new_n3339__ , \$abc$322955$new_new_n3335__  }),
    .Y(\$abc$322955$new_new_n3340__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324199  (
    .A({ \$abc$322955$new_new_n3338__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3308__ , \$abc$322955$new_new_n3300__  }),
    .Y(\$abc$322955$new_new_n3341__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324200  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[99] , \multi_enc_decx2x4.top_1.data_encin[98] , \multi_enc_decx2x4.top_1.data_encin[97] , \multi_enc_decx2x4.top_1.data_encin[96]  }),
    .Y(\$abc$322955$new_new_n3342__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_324201  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[101] , \multi_enc_decx2x4.top_1.data_encin[100] , \multi_enc_decx2x4.top_1.data_encin[103] , \multi_enc_decx2x4.top_1.data_encin[102] , \$abc$322955$new_new_n3293__ , \$abc$322955$new_new_n3342__  }),
    .Y(\$abc$322955$new_new_n3343__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324202  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[121] , \multi_enc_decx2x4.top_1.data_encin[124] , \multi_enc_decx2x4.top_1.data_encin[120] , \multi_enc_decx2x4.top_1.data_encin[123] , \multi_enc_decx2x4.top_1.data_encin[122] , \multi_enc_decx2x4.top_1.data_encin[127]  }),
    .Y(\$abc$322955$new_new_n3344__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd7fc)
  ) \$abc$322955$auto_324203  (
    .A({ \$abc$322955$new_new_n3344__ , \multi_enc_decx2x4.top_1.data_encin[126] , \multi_enc_decx2x4.top_1.data_encin[125] , \$abc$322955$new_new_n3298__  }),
    .Y(\$abc$322955$new_new_n3345__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_324204  (
    .A({ \$abc$322955$new_new_n3297__ , \$abc$322955$new_new_n3296__ , \$abc$322955$new_new_n3295__  }),
    .Y(\$abc$322955$new_new_n3346__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_324205  (
    .A({ \$abc$322955$new_new_n3346__ , \$abc$322955$new_new_n3294__ , \$abc$322955$new_new_n3338__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3308__ , \$abc$322955$new_new_n3345__  }),
    .Y(\$abc$322955$new_new_n3347__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324206  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[115] , \multi_enc_decx2x4.top_1.data_encin[114] , \multi_enc_decx2x4.top_1.data_encin[113] , \multi_enc_decx2x4.top_1.data_encin[112]  }),
    .Y(\$abc$322955$new_new_n3348__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324207  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[115] , \multi_enc_decx2x4.top_1.data_encin[114] , \multi_enc_decx2x4.top_1.data_encin[113] , \multi_enc_decx2x4.top_1.data_encin[112]  }),
    .Y(\$abc$322955$new_new_n3349__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_324208  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[117] , \multi_enc_decx2x4.top_1.data_encin[119] , \multi_enc_decx2x4.top_1.data_encin[116] , \multi_enc_decx2x4.top_1.data_encin[118] , \$abc$322955$new_new_n3349__ , \$abc$322955$new_new_n3348__  }),
    .Y(\$abc$322955$new_new_n3350__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324209  (
    .A({ \$abc$322955$new_new_n3293__ , \$abc$322955$new_new_n3292__ , \$abc$322955$new_new_n3290__ , \$abc$322955$new_new_n3289__  }),
    .Y(\$abc$322955$new_new_n3351__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_324210  (
    .A({ \$abc$322955$new_new_n3351__ , \$abc$322955$new_new_n3300__ , \$abc$322955$new_new_n3338__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3308__ , \$abc$322955$new_new_n3350__  }),
    .Y(\$abc$322955$new_new_n3352__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_324211  (
    .A({ \$abc$322955$new_new_n3293__ , \$abc$322955$new_new_n3292__ , \$abc$322955$new_new_n3287__  }),
    .Y(\$abc$322955$new_new_n3353__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000000000d7)
  ) \$abc$322955$auto_324212  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[111] , \multi_enc_decx2x4.top_1.data_encin[110] , \multi_enc_decx2x4.top_1.data_encin[109] , \multi_enc_decx2x4.top_1.data_encin[105] , \multi_enc_decx2x4.top_1.data_encin[108] , \multi_enc_decx2x4.top_1.data_encin[104]  }),
    .Y(\$abc$322955$new_new_n3354__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeff)
  ) \$abc$322955$auto_324213  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[111] , \multi_enc_decx2x4.top_1.data_encin[110] , \multi_enc_decx2x4.top_1.data_encin[109] , \multi_enc_decx2x4.top_1.data_encin[107] , \multi_enc_decx2x4.top_1.data_encin[106] , \multi_enc_decx2x4.top_1.data_encin[105]  }),
    .Y(\$abc$322955$new_new_n3355__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefec1)
  ) \$abc$322955$auto_324214  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[107] , \multi_enc_decx2x4.top_1.data_encin[106] , \multi_enc_decx2x4.top_1.data_encin[105] , \multi_enc_decx2x4.top_1.data_encin[108] , \multi_enc_decx2x4.top_1.data_encin[104]  }),
    .Y(\$abc$322955$new_new_n3356__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h5c00)
  ) \$abc$322955$auto_324215  (
    .A({ \$abc$322955$new_new_n3288__ , \$abc$322955$new_new_n3356__ , \$abc$322955$new_new_n3354__ , \$abc$322955$new_new_n3355__  }),
    .Y(\$abc$322955$new_new_n3357__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324216  (
    .A({ \$abc$322955$new_new_n3357__ , \$abc$322955$new_new_n3353__ , \$abc$322955$new_new_n3338__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3308__ , \$abc$322955$new_new_n3300__  }),
    .Y(\$abc$322955$new_new_n3358__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000000000bf)
  ) \$abc$322955$auto_324217  (
    .A({ \$abc$322955$new_new_n3358__ , \$abc$322955$new_new_n3352__ , \$abc$322955$new_new_n3347__ , \$abc$322955$new_new_n3291__ , \$abc$322955$new_new_n3341__ , \$abc$322955$new_new_n3343__  }),
    .Y(\$abc$322955$new_new_n3359__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0d)
  ) \$abc$322955$auto_324218  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3340__ , \$abc$322955$new_new_n3359__  }),
    .Y(\$abc$218705$auto_1117[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010117)
  ) \$abc$322955$auto_324219  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[40] , \multi_enc_decx2x4.top_1.data_encin[44] , \multi_enc_decx2x4.top_1.data_encin[41] , \multi_enc_decx2x4.top_1.data_encin[43] , \multi_enc_decx2x4.top_1.data_encin[42]  }),
    .Y(\$abc$322955$new_new_n3361__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h16010000)
  ) \$abc$322955$auto_324220  (
    .A({ \$abc$322955$new_new_n3361__ , \$abc$322955$new_new_n3321__ , \multi_enc_decx2x4.top_1.data_encin[46] , \multi_enc_decx2x4.top_1.data_encin[45] , \multi_enc_decx2x4.top_1.data_encin[47]  }),
    .Y(\$abc$322955$new_new_n3362__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$322955$auto_324221  (
    .A({ \$abc$322955$new_new_n3323__ , \$abc$322955$new_new_n3317__ , \$abc$322955$new_new_n3316__ , \multi_enc_decx2x4.top_1.data_encin[57] , \multi_enc_decx2x4.top_1.data_encin[56]  }),
    .Y(\$abc$322955$new_new_n3363__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324222  (
    .A({ \$abc$322955$new_new_n3363__ , \$abc$322955$new_new_n3362__ , \$abc$322955$new_new_n3319__ , \$abc$322955$new_new_n3318__  }),
    .Y(\$abc$322955$new_new_n3364__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00010116fffefee9)
  ) \$abc$322955$auto_324223  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[54] , \multi_enc_decx2x4.top_1.data_encin[51] , \multi_enc_decx2x4.top_1.data_encin[49] , \multi_enc_decx2x4.top_1.data_encin[55] , \multi_enc_decx2x4.top_1.data_encin[50] , \multi_enc_decx2x4.top_1.data_encin[48]  }),
    .Y(\$abc$322955$new_new_n3365__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfefcfcaafffffffa)
  ) \$abc$322955$auto_324224  (
    .A({ \$abc$322955$new_new_n3318__ , \multi_enc_decx2x4.top_1.data_encin[53] , \multi_enc_decx2x4.top_1.data_encin[52] , \multi_enc_decx2x4.top_1.data_encin[54] , \multi_enc_decx2x4.top_1.data_encin[55] , \$abc$322955$new_new_n3365__  }),
    .Y(\$abc$322955$new_new_n3366__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_324225  (
    .A({ \$abc$322955$new_new_n3320__ , \$abc$322955$new_new_n3363__ , \$abc$322955$new_new_n3321__ , \$abc$322955$new_new_n3366__  }),
    .Y(\$abc$322955$new_new_n3367__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010116)
  ) \$abc$322955$auto_324226  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[33] , \multi_enc_decx2x4.top_1.data_encin[39] , \multi_enc_decx2x4.top_1.data_encin[38] , \multi_enc_decx2x4.top_1.data_encin[37] , \multi_enc_decx2x4.top_1.data_encin[36]  }),
    .Y(\$abc$322955$new_new_n3368__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffcfffcfcf55)
  ) \$abc$322955$auto_324227  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[34] , \multi_enc_decx2x4.top_1.data_encin[32] , \multi_enc_decx2x4.top_1.data_encin[35] , \$abc$322955$new_new_n3317__ , \multi_enc_decx2x4.top_1.data_encin[33] , \$abc$322955$new_new_n3368__  }),
    .Y(\$abc$322955$new_new_n3369__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$322955$auto_324228  (
    .A({ \$abc$322955$new_new_n3318__ , \$abc$322955$new_new_n3324__ , \$abc$322955$new_new_n3321__ , \$abc$322955$new_new_n3320__ , \$abc$322955$new_new_n3319__ , \$abc$322955$new_new_n3369__  }),
    .Y(\$abc$322955$new_new_n3370__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324229  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[58] , \multi_enc_decx2x4.top_1.data_encin[59] , \multi_enc_decx2x4.top_1.data_encin[60] , \multi_enc_decx2x4.top_1.data_encin[62] , \multi_enc_decx2x4.top_1.data_encin[63] , \multi_enc_decx2x4.top_1.data_encin[61]  }),
    .Y(\$abc$322955$new_new_n3371__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0cc50000)
  ) \$abc$322955$auto_324230  (
    .A({ \$abc$322955$new_new_n3322__ , \multi_enc_decx2x4.top_1.data_encin[57] , \multi_enc_decx2x4.top_1.data_encin[56] , \$abc$322955$new_new_n3323__ , \$abc$322955$new_new_n3371__  }),
    .Y(\$abc$322955$new_new_n3372__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324231  (
    .A({ \$abc$322955$new_new_n3372__ , \$abc$322955$new_new_n3370__ , \$abc$322955$new_new_n3367__ , \$abc$322955$new_new_n3364__  }),
    .Y(\$abc$322955$new_new_n3373__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_324232  (
    .A({ \$abc$322955$new_new_n3337__ , \$abc$322955$new_new_n3314__ , \$abc$322955$new_new_n3309__  }),
    .Y(\$abc$322955$new_new_n3374__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324233  (
    .A({ \$abc$322955$new_new_n3374__ , \$abc$322955$new_new_n3308__ , \$abc$322955$new_new_n3300__ , \$abc$322955$new_new_n3294__  }),
    .Y(\$abc$322955$new_new_n3375__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h004f)
  ) \$abc$322955$auto_324234  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3359__ , \$abc$322955$new_new_n3375__ , \$abc$322955$new_new_n3373__  }),
    .Y(\$abc$218705$auto_1117[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324235  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[30] , \multi_enc_decx2x4.top_1.data_encin[26] , \multi_enc_decx2x4.top_1.data_encin[27] , \multi_enc_decx2x4.top_1.data_encin[31] , \multi_enc_decx2x4.top_1.data_encin[29] , \multi_enc_decx2x4.top_1.data_encin[28]  }),
    .Y(\$abc$322955$new_new_n3377__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfbbffff0)
  ) \$abc$322955$auto_324236  (
    .A({ \$abc$322955$new_new_n3377__ , \multi_enc_decx2x4.top_1.data_encin[25] , \multi_enc_decx2x4.top_1.data_encin[24] , \$abc$322955$new_new_n3301__ , \multi_enc_decx2x4.top_1.data_encin[26]  }),
    .Y(\$abc$322955$new_new_n3378__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_324237  (
    .A({ \$abc$322955$new_new_n3302__ , \$abc$322955$new_new_n3378__ , \multi_enc_decx2x4.top_1.data_encin[16] , \multi_enc_decx2x4.top_1.data_encin[17]  }),
    .Y(\$abc$322955$new_new_n3379__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffefffefffefee8)
  ) \$abc$322955$auto_324238  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[19] , \multi_enc_decx2x4.top_1.data_encin[23] , \multi_enc_decx2x4.top_1.data_encin[22] , \multi_enc_decx2x4.top_1.data_encin[21] , \multi_enc_decx2x4.top_1.data_encin[20] , \multi_enc_decx2x4.top_1.data_encin[18]  }),
    .Y(\$abc$322955$new_new_n3380__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000007)
  ) \$abc$322955$auto_324239  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[26] , \multi_enc_decx2x4.top_1.data_encin[24] , \multi_enc_decx2x4.top_1.data_encin[27] , \multi_enc_decx2x4.top_1.data_encin[25] , \multi_enc_decx2x4.top_1.data_encin[19] , \multi_enc_decx2x4.top_1.data_encin[23]  }),
    .Y(\$abc$322955$new_new_n3381__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1401000000000000)
  ) \$abc$322955$auto_324240  (
    .A({ \$abc$322955$new_new_n3381__ , \$abc$322955$new_new_n3301__ , \$abc$322955$new_new_n3302__ , \multi_enc_decx2x4.top_1.data_encin[16] , \multi_enc_decx2x4.top_1.data_encin[17] , \$abc$322955$new_new_n3380__  }),
    .Y(\$abc$322955$new_new_n3382__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_324241  (
    .A({ \$abc$322955$new_new_n3307__ , \$abc$322955$new_new_n3306__ , \$abc$322955$new_new_n3305__  }),
    .Y(\$abc$322955$new_new_n3383__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324242  (
    .A({ \$abc$322955$new_new_n3338__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3300__ , \$abc$322955$new_new_n3294__  }),
    .Y(\$abc$322955$new_new_n3384__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$322955$auto_324243  (
    .A({ \$abc$322955$new_new_n3384__ , \$abc$322955$new_new_n3383__ , \$abc$322955$new_new_n3379__ , \$abc$322955$new_new_n3382__  }),
    .Y(\$abc$322955$new_new_n3385__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000001515153f)
  ) \$abc$322955$auto_324244  (
    .A({ \$abc$322955$new_new_n3352__ , \$abc$322955$new_new_n3372__ , \$abc$322955$new_new_n3367__ , \$abc$322955$new_new_n3330__ , \$abc$322955$new_new_n3327__ , \$abc$322955$new_new_n3375__  }),
    .Y(\$abc$322955$new_new_n3386__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_324245  (
    .A({ \$abc$322955$new_new_n3347__ , \$abc$322955$new_new_n3325__  }),
    .Y(\$abc$322955$new_new_n3387__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00bf)
  ) \$abc$322955$auto_324246  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3387__ , \$abc$322955$new_new_n3386__ , \$abc$322955$new_new_n3385__  }),
    .Y(\$abc$218705$auto_1117[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0cc50000)
  ) \$abc$322955$auto_324247  (
    .A({ \$abc$322955$new_new_n3334__ , \multi_enc_decx2x4.top_1.data_encin[73] , \multi_enc_decx2x4.top_1.data_encin[72] , \$abc$322955$new_new_n3296__ , \$abc$322955$new_new_n3333__  }),
    .Y(\$abc$322955$new_new_n3389__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324248  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[10] , \multi_enc_decx2x4.top_1.data_encin[8] , \multi_enc_decx2x4.top_1.data_encin[11] , \multi_enc_decx2x4.top_1.data_encin[9] , \multi_enc_decx2x4.top_1.data_encin[12]  }),
    .Y(\$abc$322955$new_new_n3390__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324249  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[10] , \multi_enc_decx2x4.top_1.data_encin[8] , \multi_enc_decx2x4.top_1.data_encin[11] , \multi_enc_decx2x4.top_1.data_encin[9] , \multi_enc_decx2x4.top_1.data_encin[12] , \multi_enc_decx2x4.top_1.data_encin[13]  }),
    .Y(\$abc$322955$new_new_n3391__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1401)
  ) \$abc$322955$auto_324250  (
    .A({ \$abc$322955$new_new_n3391__ , \multi_enc_decx2x4.top_1.data_encin[15] , \multi_enc_decx2x4.top_1.data_encin[14] , \multi_enc_decx2x4.top_1.data_encin[0]  }),
    .Y(\$abc$322955$new_new_n3392__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_324251  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[3] , \multi_enc_decx2x4.top_1.data_encin[2] , \multi_enc_decx2x4.top_1.data_encin[1]  }),
    .Y(\$abc$322955$new_new_n3393__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf1000000)
  ) \$abc$322955$auto_324252  (
    .A({ \$abc$322955$new_new_n3393__ , \$abc$322955$new_new_n3305__ , \$abc$322955$new_new_n3390__ , \multi_enc_decx2x4.top_1.data_encin[14] , \multi_enc_decx2x4.top_1.data_encin[15]  }),
    .Y(\$abc$322955$new_new_n3394__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff7fff7fff)
  ) \$abc$322955$auto_324253  (
    .A({ \$abc$322955$new_new_n3389__ , \$abc$322955$new_new_n3339__ , \$abc$322955$new_new_n3394__ , \$abc$322955$new_new_n3392__ , \$abc$322955$new_new_n3304__ , \$abc$322955$new_new_n3384__  }),
    .Y(\$abc$322955$new_new_n3395__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f000000000000)
  ) \$abc$322955$auto_324254  (
    .A({ \$abc$322955$new_new_n3395__ , \$abc$322955$new_new_n3387__ , \$abc$322955$new_new_n3358__ , \$abc$322955$new_new_n3379__ , \$abc$322955$new_new_n3383__ , \$abc$322955$new_new_n3384__  }),
    .Y(\$abc$322955$new_new_n3396__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000ef0f)
  ) \$abc$322955$auto_324255  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3375__ , \$abc$322955$new_new_n3396__ , \$abc$322955$new_new_n3364__ , \$abc$322955$new_new_n3372__  }),
    .Y(\$abc$218705$auto_1117[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_324256  (
    .A({ \$abc$322955$new_new_n3383__ , \$abc$322955$new_new_n3379__ , \$abc$322955$new_new_n3303__ , \multi_enc_decx2x4.top_1.data_encin[28]  }),
    .Y(\$abc$322955$new_new_n3398__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1600000000000000)
  ) \$abc$322955$auto_324257  (
    .A({ \$abc$322955$new_new_n3390__ , \$abc$322955$new_new_n3305__ , \$abc$322955$new_new_n3302__ , \multi_enc_decx2x4.top_1.data_encin[13] , \multi_enc_decx2x4.top_1.data_encin[15] , \multi_enc_decx2x4.top_1.data_encin[14]  }),
    .Y(\$abc$322955$new_new_n3399__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5557577d00000000)
  ) \$abc$322955$auto_324258  (
    .A({ \$abc$322955$new_new_n3307__ , \multi_enc_decx2x4.top_1.data_encin[5] , \multi_enc_decx2x4.top_1.data_encin[4] , \multi_enc_decx2x4.top_1.data_encin[7] , \multi_enc_decx2x4.top_1.data_encin[6] , \$abc$322955$new_new_n3302__  }),
    .Y(\$abc$322955$new_new_n3400__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$322955$auto_324259  (
    .A({ \$abc$322955$new_new_n3381__ , \$abc$322955$new_new_n3301__ , \$abc$322955$new_new_n3380__  }),
    .Y(\$abc$322955$new_new_n3401__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000e0000)
  ) \$abc$322955$auto_324260  (
    .A({ \$abc$322955$new_new_n3303__ , \multi_enc_decx2x4.top_1.data_encin[19] , \multi_enc_decx2x4.top_1.data_encin[18] , \$abc$322955$new_new_n3302__ , \$abc$322955$new_new_n3305__  }),
    .Y(\$abc$322955$new_new_n3402__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hef0f0f0f0f0f0f0f)
  ) \$abc$322955$auto_324261  (
    .A({ \$abc$322955$new_new_n3402__ , \$abc$322955$new_new_n3401__ , \$abc$322955$new_new_n3306__ , \$abc$322955$new_new_n3384__ , \$abc$322955$new_new_n3399__ , \$abc$322955$new_new_n3400__  }),
    .Y(\$abc$322955$new_new_n3403__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1701)
  ) \$abc$322955$auto_324262  (
    .A({ \$abc$322955$new_new_n3308__ , \multi_enc_decx2x4.top_1.data_encin[127] , \multi_enc_decx2x4.top_1.data_encin[126] , \multi_enc_decx2x4.top_1.data_encin[125]  }),
    .Y(\$abc$322955$new_new_n3404__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_324263  (
    .A({ \$abc$322955$new_new_n3346__ , \$abc$322955$new_new_n3338__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3298__ , \$abc$322955$new_new_n3294__  }),
    .Y(\$abc$322955$new_new_n3405__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$322955$auto_324264  (
    .A({ \$abc$322955$new_new_n3293__ , \$abc$322955$new_new_n3292__ , \$abc$322955$new_new_n3287__ , \multi_enc_decx2x4.top_1.data_encin[104] , \multi_enc_decx2x4.top_1.data_encin[108]  }),
    .Y(\$abc$322955$new_new_n3406__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324265  (
    .A({ \$abc$322955$new_new_n3293__ , \$abc$322955$new_new_n3291__ , \multi_enc_decx2x4.top_1.data_encin[101] , \multi_enc_decx2x4.top_1.data_encin[100] , \multi_enc_decx2x4.top_1.data_encin[103] , \multi_enc_decx2x4.top_1.data_encin[102]  }),
    .Y(\$abc$322955$new_new_n3407__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff400000)
  ) \$abc$322955$auto_324266  (
    .A({ \$abc$322955$new_new_n3341__ , \$abc$322955$new_new_n3407__ , \$abc$322955$new_new_n3288__ , \$abc$322955$new_new_n3406__ , \$abc$322955$new_new_n3355__  }),
    .Y(\$abc$322955$new_new_n3408__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000f777f)
  ) \$abc$322955$auto_324267  (
    .A({ \$abc$322955$new_new_n3408__ , \$abc$322955$new_new_n3398__ , \$abc$322955$new_new_n3403__ , \$abc$322955$new_new_n3404__ , \$abc$322955$new_new_n3405__  }),
    .Y(\$abc$322955$new_new_n3409__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hdddddddfdddfdffd)
  ) \$abc$322955$auto_324268  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[39] , \multi_enc_decx2x4.top_1.data_encin[38] , \multi_enc_decx2x4.top_1.data_encin[37] , \multi_enc_decx2x4.top_1.data_encin[36] , \multi_enc_decx2x4.top_1.data_encin[62] , \$abc$322955$new_new_n3320__  }),
    .Y(\$abc$322955$new_new_n3410__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000feff0000)
  ) \$abc$322955$auto_324269  (
    .A({ \$abc$322955$new_new_n3373__ , \$abc$322955$new_new_n3375__ , \$abc$322955$new_new_n3319__ , \$abc$322955$new_new_n3410__ , \multi_enc_decx2x4.top_1.data_encin[63] , \multi_enc_decx2x4.top_1.data_encin[61]  }),
    .Y(\$abc$322955$new_new_n3411__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324270  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[64] , \multi_enc_decx2x4.top_1.data_encin[66] , \multi_enc_decx2x4.top_1.data_encin[75] , \multi_enc_decx2x4.top_1.data_encin[74] , \multi_enc_decx2x4.top_1.data_encin[73] , \multi_enc_decx2x4.top_1.data_encin[72]  }),
    .Y(\$abc$322955$new_new_n3412__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000feffffff)
  ) \$abc$322955$auto_324271  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[87] , \$abc$322955$new_new_n3412__ , \$abc$322955$new_new_n3374__ , \multi_enc_decx2x4.top_1.data_encin[65] , \multi_enc_decx2x4.top_1.data_encin[67] , \multi_enc_decx2x4.top_1.data_encin[76]  }),
    .Y(\$abc$322955$new_new_n3413__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324272  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[86] , \multi_enc_decx2x4.top_1.data_encin[84] , \multi_enc_decx2x4.top_1.data_encin[95] , \multi_enc_decx2x4.top_1.data_encin[94]  }),
    .Y(\$abc$322955$new_new_n3414__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefff0000)
  ) \$abc$322955$auto_324273  (
    .A({ \$abc$322955$new_new_n3340__ , \$abc$322955$new_new_n3414__ , \$abc$322955$new_new_n3413__ , \multi_enc_decx2x4.top_1.data_encin[93] , \multi_enc_decx2x4.top_1.data_encin[85]  }),
    .Y(\$abc$322955$new_new_n3415__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f080f0f0f0f)
  ) \$abc$322955$auto_324274  (
    .A({ \$abc$322955$new_new_n3409__ , \$abc$322955$new_new_n3415__ , \$abc$322955$new_new_n3411__ , \$ibuf_reset , \$abc$322955$new_new_n3349__ , \$abc$322955$new_new_n3352__  }),
    .Y(\$abc$218705$auto_1117[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324275  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[49] , \multi_enc_decx2x4.top_1.data_encin[48] , \multi_enc_decx2x4.top_1.data_encin[53] , \multi_enc_decx2x4.top_1.data_encin[52]  }),
    .Y(\$abc$322955$new_new_n3417__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324276  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[10] , \multi_enc_decx2x4.top_1.data_encin[11] , \multi_enc_decx2x4.top_1.data_encin[0] , \multi_enc_decx2x4.top_1.data_encin[4]  }),
    .Y(\$abc$322955$new_new_n3418__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$322955$auto_324277  (
    .A({ \$abc$322955$new_new_n3418__ , \$abc$322955$new_new_n3307__ , \$abc$322955$new_new_n3303__ , \$abc$322955$new_new_n3302__ , \$abc$322955$new_new_n3301__  }),
    .Y(\$abc$322955$new_new_n3419__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeef)
  ) \$abc$322955$auto_324278  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[3] , \multi_enc_decx2x4.top_1.data_encin[2] , \multi_enc_decx2x4.top_1.data_encin[7] , \multi_enc_decx2x4.top_1.data_encin[6] , \multi_enc_decx2x4.top_1.data_encin[1] , \multi_enc_decx2x4.top_1.data_encin[5]  }),
    .Y(\$abc$322955$new_new_n3420__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_324279  (
    .A({ \$abc$322955$new_new_n3307__ , \$abc$322955$new_new_n3306__ , \$abc$322955$new_new_n3305__ , \multi_enc_decx2x4.top_1.data_encin[16] , \multi_enc_decx2x4.top_1.data_encin[17] , \multi_enc_decx2x4.top_1.data_encin[20]  }),
    .Y(\$abc$322955$new_new_n3421__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$322955$auto_324280  (
    .A({ \$abc$322955$new_new_n3381__ , \$abc$322955$new_new_n3301__ , \$abc$322955$new_new_n3380__ , \multi_enc_decx2x4.top_1.data_encin[21]  }),
    .Y(\$abc$322955$new_new_n3422__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_324281  (
    .A({ \$abc$322955$new_new_n3302__ , \multi_enc_decx2x4.top_1.data_encin[29] , \multi_enc_decx2x4.top_1.data_encin[25] , \multi_enc_decx2x4.top_1.data_encin[24] , \multi_enc_decx2x4.top_1.data_encin[28]  }),
    .Y(\$abc$322955$new_new_n3423__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h33f3aafa00f000f0)
  ) \$abc$322955$auto_324282  (
    .A({ \$abc$322955$new_new_n3421__ , \$abc$322955$new_new_n3423__ , \$abc$322955$new_new_n3420__ , \$abc$322955$new_new_n3419__ , \$abc$322955$new_new_n3377__ , \$abc$322955$new_new_n3422__  }),
    .Y(\$abc$322955$new_new_n3424__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff808080)
  ) \$abc$322955$auto_324283  (
    .A({ \$abc$322955$new_new_n3384__ , \$abc$322955$new_new_n3424__ , \$abc$322955$new_new_n3375__ , \$abc$322955$new_new_n3417__ , \$abc$322955$new_new_n3367__  }),
    .Y(\$abc$322955$new_new_n3425__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$322955$auto_324284  (
    .A({ \$abc$322955$new_new_n3310__ , \$abc$322955$new_new_n3308__ , \$abc$322955$new_new_n3300__ , \$abc$322955$new_new_n3294__ , \multi_enc_decx2x4.top_1.data_encin[89] , \multi_enc_decx2x4.top_1.data_encin[88]  }),
    .Y(\$abc$322955$new_new_n3426__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324285  (
    .A({ \$abc$322955$new_new_n3426__ , \$abc$322955$new_new_n3324__ , \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3315__  }),
    .Y(\$abc$322955$new_new_n3427__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324286  (
    .A({ \$abc$322955$new_new_n3291__ , \$abc$322955$new_new_n3343__ , \multi_enc_decx2x4.top_1.data_encin[97] , \multi_enc_decx2x4.top_1.data_encin[96] , \multi_enc_decx2x4.top_1.data_encin[101] , \multi_enc_decx2x4.top_1.data_encin[100]  }),
    .Y(\$abc$322955$new_new_n3428__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000000e)
  ) \$abc$322955$auto_324287  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[113] , \multi_enc_decx2x4.top_1.data_encin[112] , \multi_enc_decx2x4.top_1.data_encin[105] , \multi_enc_decx2x4.top_1.data_encin[109] , \$abc$322955$new_new_n3352__ , \$abc$322955$new_new_n3357__  }),
    .Y(\$abc$322955$new_new_n3429__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000f7f)
  ) \$abc$322955$auto_324288  (
    .A({ \$abc$322955$new_new_n3425__ , \$abc$322955$new_new_n3427__ , \$abc$322955$new_new_n3428__ , \$abc$322955$new_new_n3341__ , \$abc$322955$new_new_n3406__ , \$abc$322955$new_new_n3429__  }),
    .Y(\$abc$322955$new_new_n3430__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324289  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[8] , \multi_enc_decx2x4.top_1.data_encin[9] , \multi_enc_decx2x4.top_1.data_encin[12] , \multi_enc_decx2x4.top_1.data_encin[13]  }),
    .Y(\$abc$322955$new_new_n3431__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_324290  (
    .A({ \$abc$322955$new_new_n3375__ , \$abc$322955$new_new_n3370__ , \multi_enc_decx2x4.top_1.data_encin[32] , \multi_enc_decx2x4.top_1.data_encin[33] , \multi_enc_decx2x4.top_1.data_encin[37] , \multi_enc_decx2x4.top_1.data_encin[36]  }),
    .Y(\$abc$322955$new_new_n3432__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000007fffffff)
  ) \$abc$322955$auto_324291  (
    .A({ \$abc$322955$new_new_n3432__ , \$abc$322955$new_new_n3304__ , \$abc$322955$new_new_n3431__ , \$abc$322955$new_new_n3394__ , \$abc$322955$new_new_n3392__ , \$abc$322955$new_new_n3384__  }),
    .Y(\$abc$322955$new_new_n3433__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hcffe)
  ) \$abc$322955$auto_324292  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[127] , \multi_enc_decx2x4.top_1.data_encin[126] , \multi_enc_decx2x4.top_1.data_encin[123] , \multi_enc_decx2x4.top_1.data_encin[122]  }),
    .Y(\$abc$322955$new_new_n3434__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_324293  (
    .A({ \$abc$322955$new_new_n3296__ , \$abc$322955$new_new_n3332__ , \multi_enc_decx2x4.top_1.data_encin[73] , \multi_enc_decx2x4.top_1.data_encin[72]  }),
    .Y(\$abc$322955$new_new_n3435__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324294  (
    .A({ \$abc$322955$new_new_n3334__ , \$abc$322955$new_new_n3333__ , \multi_enc_decx2x4.top_1.data_encin[77] , \multi_enc_decx2x4.top_1.data_encin[76] , \multi_enc_decx2x4.top_1.data_encin[73] , \multi_enc_decx2x4.top_1.data_encin[72]  }),
    .Y(\$abc$322955$new_new_n3436__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff444f000f000)
  ) \$abc$322955$auto_324295  (
    .A({ \$abc$322955$new_new_n3339__ , \$abc$322955$new_new_n3436__ , \$abc$322955$new_new_n3347__ , \$abc$322955$new_new_n3434__ , \$abc$322955$new_new_n3435__ , \$abc$322955$new_new_n3331__  }),
    .Y(\$abc$322955$new_new_n3437__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_324296  (
    .A({ \$abc$322955$new_new_n3364__ , \multi_enc_decx2x4.top_1.data_encin[46] , \multi_enc_decx2x4.top_1.data_encin[47] , \multi_enc_decx2x4.top_1.data_encin[43] , \multi_enc_decx2x4.top_1.data_encin[42]  }),
    .Y(\$abc$322955$new_new_n3438__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324297  (
    .A({ \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3371__ , \multi_enc_decx2x4.top_1.data_encin[60] , \multi_enc_decx2x4.top_1.data_encin[57] , \multi_enc_decx2x4.top_1.data_encin[56] , \multi_enc_decx2x4.top_1.data_encin[61]  }),
    .Y(\$abc$322955$new_new_n3439__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000000000000)
  ) \$abc$322955$auto_324298  (
    .A({ \$abc$322955$new_new_n3327__ , \$abc$322955$new_new_n3330__ , \multi_enc_decx2x4.top_1.data_encin[86] , \multi_enc_decx2x4.top_1.data_encin[87] , \multi_enc_decx2x4.top_1.data_encin[83] , \multi_enc_decx2x4.top_1.data_encin[82]  }),
    .Y(\$abc$322955$new_new_n3440__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h001f)
  ) \$abc$322955$auto_324299  (
    .A({ \$abc$322955$new_new_n3440__ , \$abc$322955$new_new_n3375__ , \$abc$322955$new_new_n3439__ , \$abc$322955$new_new_n3438__  }),
    .Y(\$abc$322955$new_new_n3441__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000bfff)
  ) \$abc$322955$auto_324300  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3441__ , \$abc$322955$new_new_n3430__ , \$abc$322955$new_new_n3433__ , \$abc$322955$new_new_n3437__  }),
    .Y(\$abc$218705$auto_1117[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaababbeaaaaaaaa)
  ) \$abc$322955$auto_324301  (
    .A({ \$abc$322955$new_new_n3370__ , \multi_enc_decx2x4.top_1.data_encin[35] , \multi_enc_decx2x4.top_1.data_encin[33] , \multi_enc_decx2x4.top_1.data_encin[39] , \multi_enc_decx2x4.top_1.data_encin[37] , \$abc$322955$new_new_n3367__  }),
    .Y(\$abc$322955$new_new_n3443__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324302  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[54] , \multi_enc_decx2x4.top_1.data_encin[50] , \multi_enc_decx2x4.top_1.data_encin[48] , \multi_enc_decx2x4.top_1.data_encin[52]  }),
    .Y(\$abc$322955$new_new_n3444__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeff)
  ) \$abc$322955$auto_324303  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[59] , \multi_enc_decx2x4.top_1.data_encin[63] , \multi_enc_decx2x4.top_1.data_encin[61] , \multi_enc_decx2x4.top_1.data_encin[58] , \multi_enc_decx2x4.top_1.data_encin[60] , \multi_enc_decx2x4.top_1.data_encin[62]  }),
    .Y(\$abc$322955$new_new_n3445__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h20030000)
  ) \$abc$322955$auto_324304  (
    .A({ \$abc$322955$new_new_n3322__ , \$abc$322955$new_new_n3445__ , \multi_enc_decx2x4.top_1.data_encin[57] , \multi_enc_decx2x4.top_1.data_encin[56] , \$abc$322955$new_new_n3323__  }),
    .Y(\$abc$322955$new_new_n3446__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000001ffff)
  ) \$abc$322955$auto_324305  (
    .A({ \$abc$322955$new_new_n3446__ , \$abc$322955$new_new_n3364__ , \multi_enc_decx2x4.top_1.data_encin[43] , \multi_enc_decx2x4.top_1.data_encin[45] , \multi_enc_decx2x4.top_1.data_encin[47] , \multi_enc_decx2x4.top_1.data_encin[41]  }),
    .Y(\$abc$322955$new_new_n3447__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324306  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[92] , \multi_enc_decx2x4.top_1.data_encin[124] , \multi_enc_decx2x4.top_1.data_encin[120] , \multi_enc_decx2x4.top_1.data_encin[88] , \multi_enc_decx2x4.top_1.data_encin[122] , \multi_enc_decx2x4.top_1.data_encin[126]  }),
    .Y(\$abc$322955$new_new_n3448__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000e0000)
  ) \$abc$322955$auto_324307  (
    .A({ \$abc$322955$new_new_n3448__ , \multi_enc_decx2x4.top_1.data_encin[90] , \multi_enc_decx2x4.top_1.data_encin[94] , \$abc$322955$new_new_n3325__ , \$abc$322955$new_new_n3347__  }),
    .Y(\$abc$322955$new_new_n3449__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00007f0f)
  ) \$abc$322955$auto_324308  (
    .A({ \$abc$322955$new_new_n3449__ , \$abc$322955$new_new_n3447__ , \$abc$322955$new_new_n3375__ , \$abc$322955$new_new_n3443__ , \$abc$322955$new_new_n3444__  }),
    .Y(\$abc$322955$new_new_n3450__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000300fe)
  ) \$abc$322955$auto_324309  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[79] , \multi_enc_decx2x4.top_1.data_encin[72] , \multi_enc_decx2x4.top_1.data_encin[77] , \multi_enc_decx2x4.top_1.data_encin[75] , \multi_enc_decx2x4.top_1.data_encin[73]  }),
    .Y(\$abc$322955$new_new_n3451__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324310  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[70] , \multi_enc_decx2x4.top_1.data_encin[68] , \multi_enc_decx2x4.top_1.data_encin[64] , \multi_enc_decx2x4.top_1.data_encin[66]  }),
    .Y(\$abc$322955$new_new_n3452__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8000000)
  ) \$abc$322955$auto_324311  (
    .A({ \$abc$322955$new_new_n3452__ , \$abc$322955$new_new_n3339__ , \$abc$322955$new_new_n3435__ , \$abc$322955$new_new_n3451__ , \$abc$322955$new_new_n3389__  }),
    .Y(\$abc$322955$new_new_n3453__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaababbeaaaaaaaa)
  ) \$abc$322955$auto_324312  (
    .A({ \$abc$322955$new_new_n3385__ , \multi_enc_decx2x4.top_1.data_encin[17] , \multi_enc_decx2x4.top_1.data_encin[23] , \multi_enc_decx2x4.top_1.data_encin[21] , \multi_enc_decx2x4.top_1.data_encin[19] , \$abc$322955$new_new_n3453__  }),
    .Y(\$abc$322955$new_new_n3454__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324313  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[11] , \multi_enc_decx2x4.top_1.data_encin[9] , \multi_enc_decx2x4.top_1.data_encin[13] , \multi_enc_decx2x4.top_1.data_encin[15]  }),
    .Y(\$abc$322955$new_new_n3455__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$322955$auto_324314  (
    .A({ \$abc$322955$new_new_n3304__ , \$abc$322955$new_new_n3394__ , \$abc$322955$new_new_n3392__ , \$abc$322955$new_new_n3384__ , \$abc$322955$new_new_n3455__  }),
    .Y(\$abc$322955$new_new_n3456__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000000d)
  ) \$abc$322955$auto_324315  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[29] , \multi_enc_decx2x4.top_1.data_encin[27] , \multi_enc_decx2x4.top_1.data_encin[31] , \multi_enc_decx2x4.top_1.data_encin[24] , \$abc$322955$new_new_n3377__  }),
    .Y(\$abc$322955$new_new_n3457__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff4000)
  ) \$abc$322955$auto_324316  (
    .A({ \$abc$322955$new_new_n3456__ , \$abc$322955$new_new_n3383__ , \$abc$322955$new_new_n3379__ , \$abc$322955$new_new_n3384__ , \$abc$322955$new_new_n3457__  }),
    .Y(\$abc$322955$new_new_n3458__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeef)
  ) \$abc$322955$auto_324317  (
    .A({ \multi_enc_decx2x4.top_1.data_encin[3] , \multi_enc_decx2x4.top_1.data_encin[1] , \multi_enc_decx2x4.top_1.data_encin[5] , \multi_enc_decx2x4.top_1.data_encin[7] , \multi_enc_decx2x4.top_1.data_encin[2] , \multi_enc_decx2x4.top_1.data_encin[6]  }),
    .Y(\$abc$322955$new_new_n3459__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1f00)
  ) \$abc$322955$auto_324318  (
    .A({ \$abc$322955$new_new_n3326__ , \multi_enc_decx2x4.top_1.data_encin[81] , \multi_enc_decx2x4.top_1.data_encin[87] , \multi_enc_decx2x4.top_1.data_encin[85]  }),
    .Y(\$abc$322955$new_new_n3460__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff404040)
  ) \$abc$322955$auto_324319  (
    .A({ \$abc$322955$new_new_n3330__ , \$abc$322955$new_new_n3460__ , \$abc$322955$new_new_n3384__ , \$abc$322955$new_new_n3419__ , \$abc$322955$new_new_n3459__  }),
    .Y(\$abc$322955$new_new_n3461__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324320  (
    .A({ \$abc$322955$new_new_n3291__ , \$abc$322955$new_new_n3343__ , \multi_enc_decx2x4.top_1.data_encin[98] , \multi_enc_decx2x4.top_1.data_encin[96] , \multi_enc_decx2x4.top_1.data_encin[100] , \multi_enc_decx2x4.top_1.data_encin[102]  }),
    .Y(\$abc$322955$new_new_n3462__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324321  (
    .A({ \$abc$322955$new_new_n3351__ , \$abc$322955$new_new_n3350__ , \multi_enc_decx2x4.top_1.data_encin[114] , \multi_enc_decx2x4.top_1.data_encin[116] , \multi_enc_decx2x4.top_1.data_encin[118] , \multi_enc_decx2x4.top_1.data_encin[112]  }),
    .Y(\$abc$322955$new_new_n3463__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff8000000000)
  ) \$abc$322955$auto_324322  (
    .A({ \$abc$322955$new_new_n3341__ , \$abc$322955$new_new_n3462__ , \$abc$322955$new_new_n3463__ , \$abc$322955$new_new_n3290__ , \$abc$322955$new_new_n3357__ , \$abc$322955$new_new_n3353__  }),
    .Y(\$abc$322955$new_new_n3464__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffeffff)
  ) \$abc$322955$auto_324323  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3450__ , \$abc$322955$new_new_n3464__ , \$abc$322955$new_new_n3461__ , \$abc$322955$new_new_n3458__ , \$abc$322955$new_new_n3454__  }),
    .Y(\$abc$218705$auto_1117[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324324  (
    .A({ \emu_init_new_data_1135[107] , \emu_init_new_data_1135[106] , \emu_init_new_data_1135[105] , \emu_init_new_data_1135[104]  }),
    .Y(\$abc$322955$new_new_n3466__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324325  (
    .A({ \emu_init_new_data_1135[96] , \emu_init_new_data_1135[97] , \emu_init_new_data_1135[99] , \emu_init_new_data_1135[98]  }),
    .Y(\$abc$322955$new_new_n3467__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324326  (
    .A({ \emu_init_new_data_1135[100] , \emu_init_new_data_1135[101] , \emu_init_new_data_1135[103] , \emu_init_new_data_1135[102]  }),
    .Y(\$abc$322955$new_new_n3468__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324327  (
    .A({ \emu_init_new_data_1135[109] , \emu_init_new_data_1135[111] , \emu_init_new_data_1135[110] , \emu_init_new_data_1135[108]  }),
    .Y(\$abc$322955$new_new_n3469__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324328  (
    .A({ \$abc$322955$new_new_n3469__ , \$abc$322955$new_new_n3468__ , \$abc$322955$new_new_n3467__ , \$abc$322955$new_new_n3466__  }),
    .Y(\$abc$322955$new_new_n3470__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324329  (
    .A({ \emu_init_new_data_1135[121] , \emu_init_new_data_1135[120] , \emu_init_new_data_1135[124] , \emu_init_new_data_1135[123] , \emu_init_new_data_1135[122]  }),
    .Y(\$abc$322955$new_new_n3471__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324330  (
    .A({ \emu_init_new_data_1135[121] , \emu_init_new_data_1135[120] , \emu_init_new_data_1135[124] , \emu_init_new_data_1135[123] , \emu_init_new_data_1135[122] , \emu_init_new_data_1135[127]  }),
    .Y(\$abc$322955$new_new_n3472__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324331  (
    .A({ \emu_init_new_data_1135[119] , \emu_init_new_data_1135[118] , \emu_init_new_data_1135[117] , \emu_init_new_data_1135[116]  }),
    .Y(\$abc$322955$new_new_n3473__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324332  (
    .A({ \emu_init_new_data_1135[115] , \emu_init_new_data_1135[113] , \emu_init_new_data_1135[112] , \emu_init_new_data_1135[114]  }),
    .Y(\$abc$322955$new_new_n3474__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2803000000000000)
  ) \$abc$322955$auto_324333  (
    .A({ \$abc$322955$new_new_n3474__ , \$abc$322955$new_new_n3473__ , \$abc$322955$new_new_n3472__ , \emu_init_new_data_1135[126] , \emu_init_new_data_1135[125] , \$abc$322955$new_new_n3471__  }),
    .Y(\$abc$322955$new_new_n3475__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324334  (
    .A({ \emu_init_new_data_1135[107] , \emu_init_new_data_1135[106] , \emu_init_new_data_1135[105] , \emu_init_new_data_1135[104]  }),
    .Y(\$abc$322955$new_new_n3476__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_324335  (
    .A({ \emu_init_new_data_1135[109] , \emu_init_new_data_1135[111] , \emu_init_new_data_1135[110] , \emu_init_new_data_1135[108] , \$abc$322955$new_new_n3466__ , \$abc$322955$new_new_n3476__  }),
    .Y(\$abc$322955$new_new_n3477__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_324336  (
    .A({ \$abc$322955$new_new_n3474__ , \$abc$322955$new_new_n3473__ , \$abc$322955$new_new_n3471__ , \emu_init_new_data_1135[127] , \emu_init_new_data_1135[126] , \emu_init_new_data_1135[125]  }),
    .Y(\$abc$322955$new_new_n3478__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324337  (
    .A({ \$abc$322955$new_new_n3478__ , \$abc$322955$new_new_n3468__  }),
    .Y(\$abc$322955$new_new_n3479__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_324338  (
    .A({ \$auto_256683 , \emu_init_new_data_1135[28] , \emu_init_new_data_1135[31] , \emu_init_new_data_1135[30] , \emu_init_new_data_1135[29]  }),
    .Y(\$abc$322955$new_new_n3480__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324339  (
    .A({ \emu_init_new_data_1135[26] , \emu_init_new_data_1135[27] , \emu_init_new_data_1135[25] , \emu_init_new_data_1135[24]  }),
    .Y(\$abc$322955$new_new_n3481__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324340  (
    .A({ \$abc$322955$new_new_n3481__ , \$abc$322955$new_new_n3480__  }),
    .Y(\$abc$322955$new_new_n3482__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324341  (
    .A({ \emu_init_new_data_1135[43] , \emu_init_new_data_1135[40] , \emu_init_new_data_1135[42] , \emu_init_new_data_1135[44] , \emu_init_new_data_1135[41]  }),
    .Y(\$abc$322955$new_new_n3483__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_324342  (
    .A({ \$auto_256683 , \emu_init_new_data_1135[47] , \emu_init_new_data_1135[46] , \emu_init_new_data_1135[45]  }),
    .Y(\$abc$322955$new_new_n3484__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324343  (
    .A({ \emu_init_new_data_1135[34] , \emu_init_new_data_1135[35] , \emu_init_new_data_1135[33] , \emu_init_new_data_1135[32]  }),
    .Y(\$abc$322955$new_new_n3485__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324344  (
    .A({ \emu_init_new_data_1135[39] , \emu_init_new_data_1135[38] , \emu_init_new_data_1135[37] , \emu_init_new_data_1135[36]  }),
    .Y(\$abc$322955$new_new_n3486__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324345  (
    .A({ \$abc$322955$new_new_n3486__ , \$abc$322955$new_new_n3485__ , \$abc$322955$new_new_n3484__ , \$abc$322955$new_new_n3483__  }),
    .Y(\$abc$322955$new_new_n3487__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324346  (
    .A({ \emu_init_new_data_1135[48] , \emu_init_new_data_1135[49] , \emu_init_new_data_1135[51] , \emu_init_new_data_1135[50]  }),
    .Y(\$abc$322955$new_new_n3488__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324347  (
    .A({ \emu_init_new_data_1135[52] , \emu_init_new_data_1135[53] , \emu_init_new_data_1135[55] , \emu_init_new_data_1135[54]  }),
    .Y(\$abc$322955$new_new_n3489__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324348  (
    .A({ \$abc$322955$new_new_n3489__ , \$abc$322955$new_new_n3488__ , \$abc$322955$new_new_n3486__ , \$abc$322955$new_new_n3485__ , \$abc$322955$new_new_n3484__ , \$abc$322955$new_new_n3483__  }),
    .Y(\$abc$322955$new_new_n3490__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_324349  (
    .A({ \emu_init_new_data_1135[56] , \emu_init_new_data_1135[57] , \emu_init_new_data_1135[58]  }),
    .Y(\$abc$322955$new_new_n3491__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_324350  (
    .A({ \emu_init_new_data_1135[63] , \emu_init_new_data_1135[59]  }),
    .Y(\$abc$322955$new_new_n3492__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$322955$auto_324351  (
    .A({ \$abc$322955$new_new_n3492__ , \$abc$322955$new_new_n3491__ , \emu_init_new_data_1135[62] , \emu_init_new_data_1135[61] , \emu_init_new_data_1135[60]  }),
    .Y(\$abc$322955$new_new_n3493__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324352  (
    .A({ \emu_init_new_data_1135[92] , \emu_init_new_data_1135[91] , \emu_init_new_data_1135[90] , \emu_init_new_data_1135[95] , \emu_init_new_data_1135[94] , \emu_init_new_data_1135[93]  }),
    .Y(\$abc$322955$new_new_n3494__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$322955$auto_324353  (
    .A({ \$abc$322955$new_new_n3494__ , \emu_init_new_data_1135[89] , \emu_init_new_data_1135[88]  }),
    .Y(\$abc$322955$new_new_n3495__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324354  (
    .A({ \emu_init_new_data_1135[84] , \emu_init_new_data_1135[85] , \emu_init_new_data_1135[87] , \emu_init_new_data_1135[86]  }),
    .Y(\$abc$322955$new_new_n3496__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324355  (
    .A({ \emu_init_new_data_1135[80] , \emu_init_new_data_1135[81] , \emu_init_new_data_1135[82] , \emu_init_new_data_1135[83]  }),
    .Y(\$abc$322955$new_new_n3497__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324356  (
    .A({ \emu_init_new_data_1135[73] , \emu_init_new_data_1135[72] , \emu_init_new_data_1135[74] , \emu_init_new_data_1135[75]  }),
    .Y(\$abc$322955$new_new_n3498__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324357  (
    .A({ \emu_init_new_data_1135[79] , \emu_init_new_data_1135[78] , \emu_init_new_data_1135[77] , \emu_init_new_data_1135[76]  }),
    .Y(\$abc$322955$new_new_n3499__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324358  (
    .A({ \emu_init_new_data_1135[65] , \emu_init_new_data_1135[64] , \emu_init_new_data_1135[67] , \emu_init_new_data_1135[66]  }),
    .Y(\$abc$322955$new_new_n3500__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324359  (
    .A({ \emu_init_new_data_1135[71] , \emu_init_new_data_1135[70] , \emu_init_new_data_1135[69] , \emu_init_new_data_1135[68]  }),
    .Y(\$abc$322955$new_new_n3501__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324360  (
    .A({ \$abc$322955$new_new_n3501__ , \$abc$322955$new_new_n3500__ , \$abc$322955$new_new_n3499__ , \$abc$322955$new_new_n3498__ , \$abc$322955$new_new_n3497__ , \$abc$322955$new_new_n3496__  }),
    .Y(\$abc$322955$new_new_n3502__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324361  (
    .A({ \emu_init_new_data_1135[15] , \emu_init_new_data_1135[14] , \emu_init_new_data_1135[13] , \emu_init_new_data_1135[12]  }),
    .Y(\$abc$322955$new_new_n3503__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324362  (
    .A({ \emu_init_new_data_1135[0] , \emu_init_new_data_1135[3] , \emu_init_new_data_1135[2] , \emu_init_new_data_1135[1]  }),
    .Y(\$abc$322955$new_new_n3504__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324363  (
    .A({ \emu_init_new_data_1135[5] , \emu_init_new_data_1135[4] , \emu_init_new_data_1135[7] , \emu_init_new_data_1135[6]  }),
    .Y(\$abc$322955$new_new_n3505__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324364  (
    .A({ \emu_init_new_data_1135[21] , \emu_init_new_data_1135[20] , \emu_init_new_data_1135[23] , \emu_init_new_data_1135[22]  }),
    .Y(\$abc$322955$new_new_n3506__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324365  (
    .A({ \emu_init_new_data_1135[17] , \emu_init_new_data_1135[16] , \emu_init_new_data_1135[19] , \emu_init_new_data_1135[18]  }),
    .Y(\$abc$322955$new_new_n3507__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324366  (
    .A({ \emu_init_new_data_1135[10] , \emu_init_new_data_1135[11] , \emu_init_new_data_1135[9] , \emu_init_new_data_1135[8]  }),
    .Y(\$abc$322955$new_new_n3508__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324367  (
    .A({ \$abc$322955$new_new_n3508__ , \$abc$322955$new_new_n3507__ , \$abc$322955$new_new_n3506__ , \$abc$322955$new_new_n3505__ , \$abc$322955$new_new_n3504__ , \$abc$322955$new_new_n3503__  }),
    .Y(\$abc$322955$new_new_n3509__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324368  (
    .A({ \$abc$322955$new_new_n3509__ , \$abc$322955$new_new_n3502__ , \$abc$322955$new_new_n3495__ , \$abc$322955$new_new_n3493__ , \$abc$322955$new_new_n3490__ , \$abc$322955$new_new_n3482__  }),
    .Y(\$abc$322955$new_new_n3510__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf444000000000000)
  ) \$abc$322955$auto_324369  (
    .A({ \$abc$322955$new_new_n3510__ , \$abc$322955$new_new_n3467__ , \$abc$322955$new_new_n3475__ , \$abc$322955$new_new_n3470__ , \$abc$322955$new_new_n3479__ , \$abc$322955$new_new_n3477__  }),
    .Y(\$abc$322955$new_new_n3511__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324370  (
    .A({ \emu_init_new_data_1135[119] , \emu_init_new_data_1135[118] , \emu_init_new_data_1135[117] , \emu_init_new_data_1135[116]  }),
    .Y(\$abc$322955$new_new_n3512__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_324371  (
    .A({ \emu_init_new_data_1135[115] , \emu_init_new_data_1135[113] , \emu_init_new_data_1135[112] , \emu_init_new_data_1135[114] , \$abc$322955$new_new_n3473__ , \$abc$322955$new_new_n3512__  }),
    .Y(\$abc$322955$new_new_n3513__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_324372  (
    .A({ \$abc$322955$new_new_n3471__ , \emu_init_new_data_1135[127] , \emu_init_new_data_1135[126] , \emu_init_new_data_1135[125]  }),
    .Y(\$abc$322955$new_new_n3514__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5557577d)
  ) \$abc$322955$auto_324373  (
    .A({ \emu_init_new_data_1135[96] , \emu_init_new_data_1135[97] , \emu_init_new_data_1135[99] , \emu_init_new_data_1135[98] , \$abc$322955$new_new_n3468__  }),
    .Y(\$abc$322955$new_new_n3515__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0117)
  ) \$abc$322955$auto_324374  (
    .A({ \emu_init_new_data_1135[100] , \emu_init_new_data_1135[101] , \emu_init_new_data_1135[103] , \emu_init_new_data_1135[102]  }),
    .Y(\$abc$322955$new_new_n3516__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0003033c00000002)
  ) \$abc$322955$auto_324375  (
    .A({ \$abc$322955$new_new_n3468__ , \emu_init_new_data_1135[96] , \emu_init_new_data_1135[97] , \emu_init_new_data_1135[99] , \emu_init_new_data_1135[98] , \$abc$322955$new_new_n3516__  }),
    .Y(\$abc$322955$new_new_n3517__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324376  (
    .A({ \$abc$322955$new_new_n3517__ , \$abc$322955$new_new_n3478__ , \$abc$322955$new_new_n3469__ , \$abc$322955$new_new_n3466__  }),
    .Y(\$abc$322955$new_new_n3518__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff400000)
  ) \$abc$322955$auto_324377  (
    .A({ \$abc$322955$new_new_n3510__ , \$abc$322955$new_new_n3518__ , \$abc$322955$new_new_n3470__ , \$abc$322955$new_new_n3514__ , \$abc$322955$new_new_n3513__  }),
    .Y(\$abc$322955$new_new_n3519__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324378  (
    .A({ \$abc$322955$new_new_n3497__ , \$abc$322955$new_new_n3496__ , \emu_init_new_data_1135[65] , \emu_init_new_data_1135[64] , \emu_init_new_data_1135[67] , \emu_init_new_data_1135[66]  }),
    .Y(\$abc$322955$new_new_n3520__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_324379  (
    .A({ \$abc$322955$new_new_n3501__ , \$abc$322955$new_new_n3499__ , \$abc$322955$new_new_n3498__  }),
    .Y(\$abc$322955$new_new_n3521__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324380  (
    .A({ \emu_init_new_data_1135[71] , \emu_init_new_data_1135[70] , \emu_init_new_data_1135[69] , \emu_init_new_data_1135[68]  }),
    .Y(\$abc$322955$new_new_n3522__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_324381  (
    .A({ \$abc$322955$new_new_n3496__ , \$abc$322955$new_new_n3499__ , \$abc$322955$new_new_n3498__ , \$abc$322955$new_new_n3522__  }),
    .Y(\$abc$322955$new_new_n3523__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfefefefefefefec0)
  ) \$abc$322955$auto_324382  (
    .A({ \emu_init_new_data_1135[87] , \emu_init_new_data_1135[86] , \emu_init_new_data_1135[82] , \emu_init_new_data_1135[84] , \emu_init_new_data_1135[83] , \emu_init_new_data_1135[85]  }),
    .Y(\$abc$322955$new_new_n3524__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$322955$auto_324383  (
    .A({ \emu_init_new_data_1135[85] , \emu_init_new_data_1135[83] , \emu_init_new_data_1135[84]  }),
    .Y(\$abc$322955$new_new_n3525__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000370300000000)
  ) \$abc$322955$auto_324384  (
    .A({ \$abc$322955$new_new_n3500__ , \$abc$322955$new_new_n3525__ , \$abc$322955$new_new_n3496__ , \emu_init_new_data_1135[80] , \emu_init_new_data_1135[81] , \emu_init_new_data_1135[82]  }),
    .Y(\$abc$322955$new_new_n3526__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0c3c33ca5848421)
  ) \$abc$322955$auto_324385  (
    .A({ \emu_init_new_data_1135[80] , \emu_init_new_data_1135[82] , \emu_init_new_data_1135[87] , \emu_init_new_data_1135[83] , \emu_init_new_data_1135[86] , \emu_init_new_data_1135[81]  }),
    .Y(\$abc$322955$new_new_n3527__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000fd00000000)
  ) \$abc$322955$auto_324386  (
    .A({ \$abc$322955$new_new_n3494__ , \emu_init_new_data_1135[88] , \emu_init_new_data_1135[89] , \emu_init_new_data_1135[85] , \emu_init_new_data_1135[84] , \$abc$322955$new_new_n3527__  }),
    .Y(\$abc$322955$new_new_n3528__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_324387  (
    .A({ \$abc$322955$new_new_n3528__ , \$abc$322955$new_new_n3526__ , \$abc$322955$new_new_n3521__ , \$abc$322955$new_new_n3524__  }),
    .Y(\$abc$322955$new_new_n3529__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffeaf0c0f0c0f0c0)
  ) \$abc$322955$auto_324388  (
    .A({ \$abc$322955$new_new_n3497__ , \$abc$322955$new_new_n3500__ , \$abc$322955$new_new_n3529__ , \$abc$322955$new_new_n3521__ , \$abc$322955$new_new_n3520__ , \$abc$322955$new_new_n3523__  }),
    .Y(\$abc$322955$new_new_n3530__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324389  (
    .A({ \$abc$322955$new_new_n3509__ , \$abc$322955$new_new_n3493__ , \$abc$322955$new_new_n3490__ , \$abc$322955$new_new_n3482__ , \$abc$322955$new_new_n3478__ , \$abc$322955$new_new_n3470__  }),
    .Y(\$abc$322955$new_new_n3531__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324390  (
    .A({ \$abc$322955$new_new_n3531__ , \$abc$322955$new_new_n3495__  }),
    .Y(\$abc$322955$new_new_n3532__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefeeb)
  ) \$abc$322955$auto_324391  (
    .A({ \emu_init_new_data_1135[73] , \emu_init_new_data_1135[72] , \emu_init_new_data_1135[74] , \emu_init_new_data_1135[75] , \emu_init_new_data_1135[77]  }),
    .Y(\$abc$322955$new_new_n3533__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffcfffcfcf2a)
  ) \$abc$322955$auto_324392  (
    .A({ \emu_init_new_data_1135[79] , \emu_init_new_data_1135[78] , \emu_init_new_data_1135[76] , \$abc$322955$new_new_n3498__ , \emu_init_new_data_1135[77] , \$abc$322955$new_new_n3533__  }),
    .Y(\$abc$322955$new_new_n3534__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324393  (
    .A({ \$abc$322955$new_new_n3501__ , \$abc$322955$new_new_n3500__ , \$abc$322955$new_new_n3497__ , \$abc$322955$new_new_n3496__  }),
    .Y(\$abc$322955$new_new_n3535__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100010117)
  ) \$abc$322955$auto_324394  (
    .A({ \emu_init_new_data_1135[92] , \emu_init_new_data_1135[91] , \emu_init_new_data_1135[90] , \emu_init_new_data_1135[95] , \emu_init_new_data_1135[94] , \emu_init_new_data_1135[93]  }),
    .Y(\$abc$322955$new_new_n3536__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h61000000)
  ) \$abc$322955$auto_324395  (
    .A({ \$abc$322955$new_new_n3536__ , \$abc$322955$new_new_n3502__ , \$abc$322955$new_new_n3494__ , \emu_init_new_data_1135[89] , \emu_init_new_data_1135[88]  }),
    .Y(\$abc$322955$new_new_n3537__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff400000)
  ) \$abc$322955$auto_324396  (
    .A({ \$abc$322955$new_new_n3531__ , \$abc$322955$new_new_n3537__ , \$abc$322955$new_new_n3495__ , \$abc$322955$new_new_n3535__ , \$abc$322955$new_new_n3534__  }),
    .Y(\$abc$322955$new_new_n3538__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f0f0f0f0f08)
  ) \$abc$322955$auto_324397  (
    .A({ \$abc$322955$new_new_n3538__ , \$abc$322955$new_new_n3519__ , \$abc$322955$new_new_n3511__ , \$ibuf_reset , \$abc$322955$new_new_n3530__ , \$abc$322955$new_new_n3532__  }),
    .Y(\$abc$218705$auto_1123[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010ffe)
  ) \$abc$322955$auto_324398  (
    .A({ \emu_init_new_data_1135[60] , \emu_init_new_data_1135[63] , \emu_init_new_data_1135[59] , \emu_init_new_data_1135[62] , \emu_init_new_data_1135[61]  }),
    .Y(\$abc$322955$new_new_n3540__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffcfffcfcd4)
  ) \$abc$322955$auto_324399  (
    .A({ \emu_init_new_data_1135[56] , \emu_init_new_data_1135[57] , \emu_init_new_data_1135[58] , \emu_init_new_data_1135[62] , \emu_init_new_data_1135[61] , \$abc$322955$new_new_n3492__  }),
    .Y(\$abc$322955$new_new_n3541__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00f00044)
  ) \$abc$322955$auto_324400  (
    .A({ \$abc$322955$new_new_n3491__ , \$abc$322955$new_new_n3541__ , \$abc$322955$new_new_n3540__ , \$abc$322955$new_new_n3492__ , \emu_init_new_data_1135[60]  }),
    .Y(\$abc$322955$new_new_n3542__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_324401  (
    .A({ \emu_init_new_data_1135[48] , \emu_init_new_data_1135[49] , \emu_init_new_data_1135[55] , \emu_init_new_data_1135[51] , \emu_init_new_data_1135[50]  }),
    .Y(\$abc$322955$new_new_n3543__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h02280003)
  ) \$abc$322955$auto_324402  (
    .A({ \$abc$322955$new_new_n3543__ , \emu_init_new_data_1135[52] , \emu_init_new_data_1135[53] , \emu_init_new_data_1135[54] , \$abc$322955$new_new_n3488__  }),
    .Y(\$abc$322955$new_new_n3544__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_324403  (
    .A({ \$abc$322955$new_new_n3544__ , \$abc$322955$new_new_n3493__ , \$abc$322955$new_new_n3487__  }),
    .Y(\$abc$322955$new_new_n3545__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324404  (
    .A({ \$abc$322955$new_new_n3509__ , \$abc$322955$new_new_n3502__ , \$abc$322955$new_new_n3495__ , \$abc$322955$new_new_n3482__ , \$abc$322955$new_new_n3478__ , \$abc$322955$new_new_n3470__  }),
    .Y(\$abc$322955$new_new_n3546__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf800)
  ) \$abc$322955$auto_324405  (
    .A({ \$abc$322955$new_new_n3546__ , \$abc$322955$new_new_n3545__ , \$abc$322955$new_new_n3490__ , \$abc$322955$new_new_n3542__  }),
    .Y(\$abc$322955$new_new_n3547__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324406  (
    .A({ \emu_init_new_data_1135[34] , \emu_init_new_data_1135[39] , \emu_init_new_data_1135[38] , \emu_init_new_data_1135[37] , \emu_init_new_data_1135[36] , \emu_init_new_data_1135[35]  }),
    .Y(\$abc$322955$new_new_n3548__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324407  (
    .A({ \$abc$322955$new_new_n3546__ , \$abc$322955$new_new_n3493__ , \$abc$322955$new_new_n3489__ , \$abc$322955$new_new_n3488__  }),
    .Y(\$abc$322955$new_new_n3549__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h444f000000000000)
  ) \$abc$322955$auto_324408  (
    .A({ \$abc$322955$new_new_n3483__ , \$abc$322955$new_new_n3484__ , \emu_init_new_data_1135[33] , \emu_init_new_data_1135[32] , \$abc$322955$new_new_n3486__ , \emu_init_new_data_1135[35]  }),
    .Y(\$abc$322955$new_new_n3550__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbeabaaaaaaaaaaaa)
  ) \$abc$322955$auto_324409  (
    .A({ \$abc$322955$new_new_n3550__ , \$abc$322955$new_new_n3549__ , \$abc$322955$new_new_n3548__ , \emu_init_new_data_1135[33] , \emu_init_new_data_1135[32] , \$abc$322955$new_new_n3547__  }),
    .Y(\$abc$322955$new_new_n3551__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324410  (
    .A({ \$abc$322955$new_new_n3486__ , \$abc$322955$new_new_n3485__  }),
    .Y(\$abc$322955$new_new_n3552__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01140000)
  ) \$abc$322955$auto_324411  (
    .A({ \$abc$322955$new_new_n3484__ , \emu_init_new_data_1135[40] , \emu_init_new_data_1135[42] , \emu_init_new_data_1135[44] , \emu_init_new_data_1135[43]  }),
    .Y(\$abc$322955$new_new_n3553__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1601000000000000)
  ) \$abc$322955$auto_324412  (
    .A({ \$abc$322955$new_new_n3486__ , \$abc$322955$new_new_n3485__ , \$abc$322955$new_new_n3483__ , \emu_init_new_data_1135[47] , \emu_init_new_data_1135[46] , \emu_init_new_data_1135[45]  }),
    .Y(\$abc$322955$new_new_n3554__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000700000000)
  ) \$abc$322955$auto_324413  (
    .A({ \$abc$322955$new_new_n3554__ , \emu_init_new_data_1135[44] , \emu_init_new_data_1135[40] , \emu_init_new_data_1135[42] , \emu_init_new_data_1135[41] , \emu_init_new_data_1135[43]  }),
    .Y(\$abc$322955$new_new_n3555__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff40ffff0000)
  ) \$abc$322955$auto_324414  (
    .A({ \$abc$322955$new_new_n3549__ , \$abc$322955$new_new_n3511__ , \$abc$322955$new_new_n3555__ , \$abc$322955$new_new_n3553__ , \$abc$322955$new_new_n3552__ , \emu_init_new_data_1135[41]  }),
    .Y(\$abc$322955$new_new_n3556__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00fe)
  ) \$abc$322955$auto_324415  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3556__ , \$abc$322955$new_new_n3551__ , \$abc$322955$new_new_n3519__  }),
    .Y(\$abc$218705$auto_1123[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf4000000)
  ) \$abc$322955$auto_324416  (
    .A({ \$abc$322955$new_new_n3510__ , \$abc$322955$new_new_n3470__ , \$abc$322955$new_new_n3475__ , \$abc$322955$new_new_n3514__ , \$abc$322955$new_new_n3513__  }),
    .Y(\$abc$322955$new_new_n3558__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffdfffcfcc3)
  ) \$abc$322955$auto_324417  (
    .A({ \emu_init_new_data_1135[25] , \emu_init_new_data_1135[28] , \emu_init_new_data_1135[31] , \emu_init_new_data_1135[30] , \emu_init_new_data_1135[29] , \$auto_256683  }),
    .Y(\$abc$322955$new_new_n3559__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0228000300000000)
  ) \$abc$322955$auto_324418  (
    .A({ \$abc$322955$new_new_n3509__ , \$abc$322955$new_new_n3559__ , \emu_init_new_data_1135[26] , \emu_init_new_data_1135[27] , \emu_init_new_data_1135[24] , \$abc$322955$new_new_n3480__  }),
    .Y(\$abc$322955$new_new_n3560__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324419  (
    .A({ \$abc$322955$new_new_n3502__ , \$abc$322955$new_new_n3495__ , \$abc$322955$new_new_n3493__ , \$abc$322955$new_new_n3490__ , \$abc$322955$new_new_n3478__ , \$abc$322955$new_new_n3470__  }),
    .Y(\$abc$322955$new_new_n3561__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324420  (
    .A({ \$abc$322955$new_new_n3561__ , \$abc$322955$new_new_n3560__  }),
    .Y(\$abc$322955$new_new_n3562__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324421  (
    .A({ \emu_init_new_data_1135[17] , \emu_init_new_data_1135[16] , \emu_init_new_data_1135[19] , \emu_init_new_data_1135[18]  }),
    .Y(\$abc$322955$new_new_n3563__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_324422  (
    .A({ \emu_init_new_data_1135[21] , \emu_init_new_data_1135[20] , \emu_init_new_data_1135[23] , \emu_init_new_data_1135[22] , \$abc$322955$new_new_n3507__ , \$abc$322955$new_new_n3563__  }),
    .Y(\$abc$322955$new_new_n3564__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324423  (
    .A({ \$abc$322955$new_new_n3508__ , \$abc$322955$new_new_n3505__ , \$abc$322955$new_new_n3504__ , \$abc$322955$new_new_n3503__  }),
    .Y(\$abc$322955$new_new_n3565__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$322955$auto_324424  (
    .A({ \$abc$322955$new_new_n3565__ , \$abc$322955$new_new_n3482__ , \$abc$322955$new_new_n3564__  }),
    .Y(\$abc$322955$new_new_n3566__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff88888)
  ) \$abc$322955$auto_324425  (
    .A({ \$abc$322955$new_new_n3531__ , \$abc$322955$new_new_n3529__ , \$abc$322955$new_new_n3537__ , \$abc$322955$new_new_n3566__ , \$abc$322955$new_new_n3561__  }),
    .Y(\$abc$322955$new_new_n3567__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fffe)
  ) \$abc$322955$auto_324426  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3567__ , \$abc$322955$new_new_n3562__ , \$abc$322955$new_new_n3558__ , \$abc$322955$new_new_n3547__  }),
    .Y(\$abc$218705$auto_1123[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324427  (
    .A({ \emu_init_new_data_1135[15] , \emu_init_new_data_1135[14] , \emu_init_new_data_1135[13] , \emu_init_new_data_1135[12] , \emu_init_new_data_1135[11] , \emu_init_new_data_1135[9]  }),
    .Y(\$abc$322955$new_new_n3569__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefe01)
  ) \$abc$322955$auto_324428  (
    .A({ \emu_init_new_data_1135[12] , \emu_init_new_data_1135[11] , \emu_init_new_data_1135[9] , \emu_init_new_data_1135[15] , \emu_init_new_data_1135[14] , \emu_init_new_data_1135[13]  }),
    .Y(\$abc$322955$new_new_n3570__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0017)
  ) \$abc$322955$auto_324429  (
    .A({ \emu_init_new_data_1135[10] , \emu_init_new_data_1135[15] , \emu_init_new_data_1135[14] , \emu_init_new_data_1135[13]  }),
    .Y(\$abc$322955$new_new_n3571__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324430  (
    .A({ \$abc$322955$new_new_n3507__ , \$abc$322955$new_new_n3506__ , \$abc$322955$new_new_n3505__ , \$abc$322955$new_new_n3504__ , \$abc$322955$new_new_n3481__ , \$abc$322955$new_new_n3480__  }),
    .Y(\$abc$322955$new_new_n3572__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc50c000000000000)
  ) \$abc$322955$auto_324431  (
    .A({ \$abc$322955$new_new_n3572__ , \$abc$322955$new_new_n3561__ , \$abc$322955$new_new_n3571__ , \emu_init_new_data_1135[8] , \$abc$322955$new_new_n3569__ , \$abc$322955$new_new_n3570__  }),
    .Y(\$abc$322955$new_new_n3573__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$322955$auto_324432  (
    .A({ \$abc$322955$new_new_n3546__ , \$abc$322955$new_new_n3542__ , \$abc$322955$new_new_n3490__  }),
    .Y(\$abc$322955$new_new_n3574__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffffffe)
  ) \$abc$322955$auto_324433  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3574__ , \$abc$322955$new_new_n3573__ , \$abc$322955$new_new_n3562__ , \$abc$322955$new_new_n3556__ , \$abc$322955$new_new_n3538__  }),
    .Y(\$abc$218705$auto_1123[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_324434  (
    .A({ \$abc$322955$new_new_n3498__ , \emu_init_new_data_1135[79] , \emu_init_new_data_1135[78] , \emu_init_new_data_1135[77] , \emu_init_new_data_1135[76]  }),
    .Y(\$abc$322955$new_new_n3576__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$322955$auto_324435  (
    .A({ \$abc$322955$new_new_n3576__ , \$abc$322955$new_new_n3535__ , \$abc$322955$new_new_n3531__ , \$abc$322955$new_new_n3495__ , \emu_init_new_data_1135[76]  }),
    .Y(\$abc$322955$new_new_n3577__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324436  (
    .A({ \$abc$322955$new_new_n3481__ , \$abc$322955$new_new_n3480__ , \emu_init_new_data_1135[5] , \emu_init_new_data_1135[4] , \emu_init_new_data_1135[7] , \emu_init_new_data_1135[6]  }),
    .Y(\$abc$322955$new_new_n3578__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$322955$auto_324437  (
    .A({ \$abc$322955$new_new_n3505__ , \$abc$322955$new_new_n3504__ , \$abc$322955$new_new_n3481__ , \emu_init_new_data_1135[28]  }),
    .Y(\$abc$322955$new_new_n3579__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324438  (
    .A({ \$abc$322955$new_new_n3508__ , \$abc$322955$new_new_n3506__ , \$abc$322955$new_new_n3504__ , \$abc$322955$new_new_n3503__  }),
    .Y(\$abc$322955$new_new_n3580__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000c0cca00000000)
  ) \$abc$322955$auto_324439  (
    .A({ \$abc$322955$new_new_n3580__ , \emu_init_new_data_1135[31] , \emu_init_new_data_1135[30] , \emu_init_new_data_1135[29] , \$abc$322955$new_new_n3579__ , \$abc$322955$new_new_n3578__  }),
    .Y(\$abc$322955$new_new_n3581__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_324440  (
    .A({ \emu_init_new_data_1135[15] , \emu_init_new_data_1135[14] , \emu_init_new_data_1135[13]  }),
    .Y(\$abc$322955$new_new_n3582__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$322955$auto_324441  (
    .A({ \$abc$322955$new_new_n3572__ , \$abc$322955$new_new_n3571__ , \$abc$322955$new_new_n3570__ , \emu_init_new_data_1135[12] , \emu_init_new_data_1135[8]  }),
    .Y(\$abc$322955$new_new_n3583__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff4000000000000)
  ) \$abc$322955$auto_324442  (
    .A({ \$abc$322955$new_new_n3561__ , \$abc$322955$new_new_n3507__ , \$abc$322955$new_new_n3566__ , \$abc$322955$new_new_n3581__ , \$abc$322955$new_new_n3583__ , \$abc$322955$new_new_n3582__  }),
    .Y(\$abc$322955$new_new_n3584__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he000000000000000)
  ) \$abc$322955$auto_324443  (
    .A({ \$abc$322955$new_new_n3531__ , \$abc$322955$new_new_n3497__ , \$abc$322955$new_new_n3495__ , \$abc$322955$new_new_n3500__ , \$abc$322955$new_new_n3523__ , \$abc$322955$new_new_n3529__  }),
    .Y(\$abc$322955$new_new_n3585__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1001000000000000)
  ) \$abc$322955$auto_324444  (
    .A({ \$abc$322955$new_new_n3536__ , \$abc$322955$new_new_n3502__ , \$abc$322955$new_new_n3494__ , \emu_init_new_data_1135[89] , \emu_init_new_data_1135[88] , \emu_init_new_data_1135[90]  }),
    .Y(\$abc$322955$new_new_n3586__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000001ffffff)
  ) \$abc$322955$auto_324445  (
    .A({ \$abc$322955$new_new_n3585__ , \$abc$322955$new_new_n3531__ , \$abc$322955$new_new_n3586__ , \emu_init_new_data_1135[94] , \emu_init_new_data_1135[93] , \emu_init_new_data_1135[95]  }),
    .Y(\$abc$322955$new_new_n3587__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000055575775)
  ) \$abc$322955$auto_324446  (
    .A({ \emu_init_new_data_1135[59] , \emu_init_new_data_1135[63] , \emu_init_new_data_1135[62] , \emu_init_new_data_1135[61] , \emu_init_new_data_1135[60] , \$abc$322955$new_new_n3489__  }),
    .Y(\$abc$322955$new_new_n3588__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324447  (
    .A({ \$abc$322955$new_new_n3588__ , \$abc$322955$new_new_n3491__ , \$abc$322955$new_new_n3488__ , \$abc$322955$new_new_n3487__  }),
    .Y(\$abc$322955$new_new_n3589__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324448  (
    .A({ \$abc$322955$new_new_n3485__ , \$abc$322955$new_new_n3484__ , \emu_init_new_data_1135[39] , \emu_init_new_data_1135[38] , \emu_init_new_data_1135[37] , \emu_init_new_data_1135[36]  }),
    .Y(\$abc$322955$new_new_n3590__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfef0f0f0f0f0f0f0)
  ) \$abc$322955$auto_324449  (
    .A({ \$abc$322955$new_new_n3493__ , \$abc$322955$new_new_n3483__ , \$abc$322955$new_new_n3488__ , \$abc$322955$new_new_n3589__ , \$abc$322955$new_new_n3555__ , \$abc$322955$new_new_n3590__  }),
    .Y(\$abc$322955$new_new_n3591__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h444f4ff444444444)
  ) \$abc$322955$auto_324450  (
    .A({ \$abc$322955$new_new_n3471__ , \emu_init_new_data_1135[127] , \emu_init_new_data_1135[126] , \emu_init_new_data_1135[125] , \$abc$322955$new_new_n3474__ , \$abc$322955$new_new_n3512__  }),
    .Y(\$abc$322955$new_new_n3592__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff10101000000000)
  ) \$abc$322955$auto_324451  (
    .A({ \$abc$322955$new_new_n3468__ , \$abc$322955$new_new_n3469__ , \$abc$322955$new_new_n3592__ , \$abc$322955$new_new_n3478__ , \$abc$322955$new_new_n3477__ , \emu_init_new_data_1135[108]  }),
    .Y(\$abc$322955$new_new_n3593__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000200020002)
  ) \$abc$322955$auto_324452  (
    .A({ \$abc$322955$new_new_n3474__ , \$abc$322955$new_new_n3473__ , \emu_init_new_data_1135[127] , \emu_init_new_data_1135[126] , \emu_init_new_data_1135[125] , \$abc$322955$new_new_n3471__  }),
    .Y(\$abc$322955$new_new_n3594__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf800000000000000)
  ) \$abc$322955$auto_324453  (
    .A({ \$abc$322955$new_new_n3594__ , \$abc$322955$new_new_n3510__ , \$abc$322955$new_new_n3467__ , \$abc$322955$new_new_n3518__ , \$abc$322955$new_new_n3593__ , \$abc$322955$new_new_n3466__  }),
    .Y(\$abc$322955$new_new_n3595__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00001fff)
  ) \$abc$322955$auto_324454  (
    .A({ \$abc$322955$new_new_n3595__ , \$abc$322955$new_new_n3546__ , \$abc$322955$new_new_n3591__ , \$abc$322955$new_new_n3545__ , \$abc$322955$new_new_n3489__  }),
    .Y(\$abc$322955$new_new_n3596__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000efff)
  ) \$abc$322955$auto_324455  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3596__ , \$abc$322955$new_new_n3587__ , \$abc$322955$new_new_n3584__ , \$abc$322955$new_new_n3577__  }),
    .Y(\$abc$218705$auto_1123[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe0000)
  ) \$abc$322955$auto_324456  (
    .A({ \$abc$322955$new_new_n3538__ , \emu_init_new_data_1135[94] , \emu_init_new_data_1135[91] , \emu_init_new_data_1135[90] , \emu_init_new_data_1135[95]  }),
    .Y(\$abc$322955$new_new_n3598__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324457  (
    .A({ \$abc$322955$new_new_n3483__ , \emu_init_new_data_1135[47] , \emu_init_new_data_1135[46] , \emu_init_new_data_1135[45] , \emu_init_new_data_1135[36] , \emu_init_new_data_1135[32]  }),
    .Y(\$abc$322955$new_new_n3599__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefeeb)
  ) \$abc$322955$auto_324458  (
    .A({ \emu_init_new_data_1135[43] , \emu_init_new_data_1135[47] , \emu_init_new_data_1135[46] , \emu_init_new_data_1135[42] , \emu_init_new_data_1135[41]  }),
    .Y(\$abc$322955$new_new_n3600__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefef00ef)
  ) \$abc$322955$auto_324459  (
    .A({ \$abc$322955$new_new_n3600__ , \$abc$322955$new_new_n3552__ , \$abc$322955$new_new_n3599__ , \emu_init_new_data_1135[33] , \$abc$322955$new_new_n3548__  }),
    .Y(\$abc$322955$new_new_n3601__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324460  (
    .A({ \$abc$322955$new_new_n3549__ , \$abc$322955$new_new_n3601__ , \emu_init_new_data_1135[45] , \emu_init_new_data_1135[37] , \emu_init_new_data_1135[40] , \emu_init_new_data_1135[44]  }),
    .Y(\$abc$322955$new_new_n3602__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324461  (
    .A({ \emu_init_new_data_1135[82] , \emu_init_new_data_1135[83] , \emu_init_new_data_1135[87] , \emu_init_new_data_1135[86]  }),
    .Y(\$abc$322955$new_new_n3603__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324462  (
    .A({ \emu_init_new_data_1135[25] , \emu_init_new_data_1135[24] , \emu_init_new_data_1135[28] , \emu_init_new_data_1135[29]  }),
    .Y(\$abc$322955$new_new_n3604__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000000000000)
  ) \$abc$322955$auto_324463  (
    .A({ \$abc$322955$new_new_n3545__ , \$abc$322955$new_new_n3546__ , \emu_init_new_data_1135[51] , \emu_init_new_data_1135[50] , \emu_init_new_data_1135[55] , \emu_init_new_data_1135[54]  }),
    .Y(\$abc$322955$new_new_n3605__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324464  (
    .A({ \emu_init_new_data_1135[103] , \emu_init_new_data_1135[102] , \emu_init_new_data_1135[99] , \emu_init_new_data_1135[98]  }),
    .Y(\$abc$322955$new_new_n3606__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324465  (
    .A({ \$abc$322955$new_new_n3514__ , \$abc$322955$new_new_n3513__ , \emu_init_new_data_1135[113] , \emu_init_new_data_1135[112] , \emu_init_new_data_1135[117] , \emu_init_new_data_1135[116]  }),
    .Y(\$abc$322955$new_new_n3607__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000007)
  ) \$abc$322955$auto_324466  (
    .A({ \emu_init_new_data_1135[121] , \emu_init_new_data_1135[120] , \emu_init_new_data_1135[124] , \emu_init_new_data_1135[125] , \emu_init_new_data_1135[122] , \emu_init_new_data_1135[123]  }),
    .Y(\$abc$322955$new_new_n3608__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h6100000000000000)
  ) \$abc$322955$auto_324467  (
    .A({ \$abc$322955$new_new_n3608__ , \$abc$322955$new_new_n3474__ , \$abc$322955$new_new_n3473__ , \$abc$322955$new_new_n3471__ , \emu_init_new_data_1135[127] , \emu_init_new_data_1135[126]  }),
    .Y(\$abc$322955$new_new_n3609__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff4444400000000)
  ) \$abc$322955$auto_324468  (
    .A({ \$abc$322955$new_new_n3510__ , \$abc$322955$new_new_n3470__ , \$abc$322955$new_new_n3609__ , \$abc$322955$new_new_n3607__ , \$abc$322955$new_new_n3518__ , \$abc$322955$new_new_n3606__  }),
    .Y(\$abc$322955$new_new_n3610__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000005f13)
  ) \$abc$322955$auto_324469  (
    .A({ \$abc$322955$new_new_n3610__ , \$abc$322955$new_new_n3605__ , \$abc$322955$new_new_n3603__ , \$abc$322955$new_new_n3604__ , \$abc$322955$new_new_n3567__ , \$abc$322955$new_new_n3562__  }),
    .Y(\$abc$322955$new_new_n3611__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324470  (
    .A({ \emu_init_new_data_1135[58] , \emu_init_new_data_1135[63] , \emu_init_new_data_1135[62] , \emu_init_new_data_1135[59]  }),
    .Y(\$abc$322955$new_new_n3612__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324471  (
    .A({ \emu_init_new_data_1135[74] , \emu_init_new_data_1135[75] , \emu_init_new_data_1135[79] , \emu_init_new_data_1135[78]  }),
    .Y(\$abc$322955$new_new_n3613__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$322955$auto_324472  (
    .A({ \$abc$322955$new_new_n3499__ , \$abc$322955$new_new_n3498__ , \$abc$322955$new_new_n3497__ , \$abc$322955$new_new_n3496__ , \emu_init_new_data_1135[68] , \emu_init_new_data_1135[64]  }),
    .Y(\$abc$322955$new_new_n3614__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeef)
  ) \$abc$322955$auto_324473  (
    .A({ \emu_init_new_data_1135[71] , \emu_init_new_data_1135[70] , \emu_init_new_data_1135[67] , \emu_init_new_data_1135[66] , \emu_init_new_data_1135[69] , \emu_init_new_data_1135[65]  }),
    .Y(\$abc$322955$new_new_n3615__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h1010ff10)
  ) \$abc$322955$auto_324474  (
    .A({ \$abc$322955$new_new_n3615__ , \$abc$322955$new_new_n3614__ , \$abc$322955$new_new_n3535__ , \$abc$322955$new_new_n3534__ , \$abc$322955$new_new_n3613__  }),
    .Y(\$abc$322955$new_new_n3616__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffcfce8)
  ) \$abc$322955$auto_324475  (
    .A({ \emu_init_new_data_1135[3] , \emu_init_new_data_1135[6] , \emu_init_new_data_1135[2] , \emu_init_new_data_1135[11] , \emu_init_new_data_1135[7]  }),
    .Y(\$abc$322955$new_new_n3617__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff00001fffffffe)
  ) \$abc$322955$auto_324476  (
    .A({ \$abc$322955$new_new_n3571__ , \emu_init_new_data_1135[7] , \emu_init_new_data_1135[3] , \emu_init_new_data_1135[6] , \emu_init_new_data_1135[2] , \emu_init_new_data_1135[11]  }),
    .Y(\$abc$322955$new_new_n3618__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324477  (
    .A({ \emu_init_new_data_1135[0] , \emu_init_new_data_1135[4] , \emu_init_new_data_1135[9] , \emu_init_new_data_1135[8]  }),
    .Y(\$abc$322955$new_new_n3619__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324478  (
    .A({ \$abc$322955$new_new_n3619__ , \$abc$322955$new_new_n3507__ , \$abc$322955$new_new_n3506__ , \$abc$322955$new_new_n3503__ , \$abc$322955$new_new_n3481__ , \$abc$322955$new_new_n3480__  }),
    .Y(\$abc$322955$new_new_n3620__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_324479  (
    .A({ \$abc$322955$new_new_n3620__ , \$abc$322955$new_new_n3618__ , \$abc$322955$new_new_n3617__ , \emu_init_new_data_1135[1] , \emu_init_new_data_1135[5]  }),
    .Y(\$abc$322955$new_new_n3621__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfef00000)
  ) \$abc$322955$auto_324480  (
    .A({ \$abc$322955$new_new_n3561__ , \$abc$322955$new_new_n3583__ , \$abc$322955$new_new_n3621__ , \emu_init_new_data_1135[14] , \emu_init_new_data_1135[15]  }),
    .Y(\$abc$322955$new_new_n3622__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324481  (
    .A({ \$abc$322955$new_new_n3565__ , \$abc$322955$new_new_n3482__ , \emu_init_new_data_1135[19] , \emu_init_new_data_1135[18] , \emu_init_new_data_1135[23] , \emu_init_new_data_1135[22]  }),
    .Y(\$abc$322955$new_new_n3623__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324482  (
    .A({ \emu_init_new_data_1135[109] , \emu_init_new_data_1135[105] , \emu_init_new_data_1135[104] , \emu_init_new_data_1135[108]  }),
    .Y(\$abc$322955$new_new_n3624__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_324483  (
    .A({ \$abc$322955$new_new_n3624__ , \emu_init_new_data_1135[107] , \emu_init_new_data_1135[106] , \emu_init_new_data_1135[111] , \emu_init_new_data_1135[110]  }),
    .Y(\$abc$322955$new_new_n3625__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324484  (
    .A({ \$abc$322955$new_new_n3625__ , \$abc$322955$new_new_n3478__ , \$abc$322955$new_new_n3468__ , \$abc$322955$new_new_n3467__  }),
    .Y(\$abc$322955$new_new_n3626__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff404040)
  ) \$abc$322955$auto_324485  (
    .A({ \$abc$322955$new_new_n3510__ , \$abc$322955$new_new_n3626__ , \$abc$322955$new_new_n3561__ , \$abc$322955$new_new_n3623__ , \$abc$322955$new_new_n3564__  }),
    .Y(\$abc$322955$new_new_n3627__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000005f13)
  ) \$abc$322955$auto_324486  (
    .A({ \$abc$322955$new_new_n3627__ , \$abc$322955$new_new_n3622__ , \$abc$322955$new_new_n3612__ , \$abc$322955$new_new_n3616__ , \$abc$322955$new_new_n3574__ , \$abc$322955$new_new_n3532__  }),
    .Y(\$abc$322955$new_new_n3628__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000efff)
  ) \$abc$322955$auto_324487  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3628__ , \$abc$322955$new_new_n3611__ , \$abc$322955$new_new_n3602__ , \$abc$322955$new_new_n3598__  }),
    .Y(\$abc$218705$auto_1123[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324488  (
    .A({ \$abc$322955$new_new_n3514__ , \$abc$322955$new_new_n3513__ , \emu_init_new_data_1135[112] , \emu_init_new_data_1135[118] , \emu_init_new_data_1135[114] , \emu_init_new_data_1135[116]  }),
    .Y(\$abc$322955$new_new_n3630__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0ffff0001fffd)
  ) \$abc$322955$auto_324489  (
    .A({ \emu_init_new_data_1135[127] , \$abc$322955$new_new_n3475__ , \emu_init_new_data_1135[123] , \emu_init_new_data_1135[125] , \emu_init_new_data_1135[121] , \$abc$322955$new_new_n3630__  }),
    .Y(\$abc$322955$new_new_n3631__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324490  (
    .A({ \emu_init_new_data_1135[96] , \emu_init_new_data_1135[107] , \emu_init_new_data_1135[106] , \emu_init_new_data_1135[104] , \emu_init_new_data_1135[99] , \emu_init_new_data_1135[98]  }),
    .Y(\$abc$322955$new_new_n3632__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h010e0000)
  ) \$abc$322955$auto_324491  (
    .A({ \$abc$322955$new_new_n3467__ , \emu_init_new_data_1135[107] , \$abc$322955$new_new_n3477__ , \emu_init_new_data_1135[109] , \emu_init_new_data_1135[111]  }),
    .Y(\$abc$322955$new_new_n3633__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1600000000000000)
  ) \$abc$322955$auto_324492  (
    .A({ \$abc$322955$new_new_n3515__ , \$abc$322955$new_new_n3469__ , \$abc$322955$new_new_n3466__ , \emu_init_new_data_1135[101] , \emu_init_new_data_1135[103] , \emu_init_new_data_1135[99]  }),
    .Y(\$abc$322955$new_new_n3634__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000f77f)
  ) \$abc$322955$auto_324493  (
    .A({ \$abc$322955$new_new_n3634__ , \$abc$322955$new_new_n3633__ , \emu_init_new_data_1135[97] , \emu_init_new_data_1135[105] , \$abc$322955$new_new_n3469__ , \$abc$322955$new_new_n3632__  }),
    .Y(\$abc$322955$new_new_n3635__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00f0eefe00000000)
  ) \$abc$322955$auto_324494  (
    .A({ \$abc$322955$new_new_n3510__ , \$abc$322955$new_new_n3635__ , \$abc$322955$new_new_n3631__ , \$abc$322955$new_new_n3470__ , \$abc$322955$new_new_n3479__ , \$abc$322955$new_new_n3518__  }),
    .Y(\$abc$322955$new_new_n3636__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000000000000)
  ) \$abc$322955$auto_324495  (
    .A({ \$abc$322955$new_new_n3560__ , \$abc$322955$new_new_n3561__ , \emu_init_new_data_1135[31] , \emu_init_new_data_1135[29] , \emu_init_new_data_1135[27] , \emu_init_new_data_1135[25]  }),
    .Y(\$abc$322955$new_new_n3637__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324496  (
    .A({ \$abc$322955$new_new_n3546__ , \$abc$322955$new_new_n3545__ , \emu_init_new_data_1135[53] , \emu_init_new_data_1135[49] , \emu_init_new_data_1135[55] , \emu_init_new_data_1135[51]  }),
    .Y(\$abc$322955$new_new_n3638__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfd00000000000000)
  ) \$abc$322955$auto_324497  (
    .A({ \$abc$322955$new_new_n3546__ , \$abc$322955$new_new_n3542__ , \$abc$322955$new_new_n3490__ , \emu_init_new_data_1135[61] , \emu_init_new_data_1135[57] , \$abc$322955$new_new_n3492__  }),
    .Y(\$abc$322955$new_new_n3639__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324498  (
    .A({ \emu_init_new_data_1135[20] , \emu_init_new_data_1135[16] , \emu_init_new_data_1135[18] , \emu_init_new_data_1135[22]  }),
    .Y(\$abc$322955$new_new_n3640__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324499  (
    .A({ \emu_init_new_data_1135[10] , \emu_init_new_data_1135[2] , \emu_init_new_data_1135[6] , \emu_init_new_data_1135[11]  }),
    .Y(\$abc$322955$new_new_n3641__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324500  (
    .A({ \$abc$322955$new_new_n3641__ , \$abc$322955$new_new_n3620__ , \emu_init_new_data_1135[3] , \emu_init_new_data_1135[1] , \emu_init_new_data_1135[5] , \emu_init_new_data_1135[7]  }),
    .Y(\$abc$322955$new_new_n3642__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff800000000)
  ) \$abc$322955$auto_324501  (
    .A({ \$abc$322955$new_new_n3561__ , \emu_init_new_data_1135[14] , \$abc$322955$new_new_n3583__ , \$abc$322955$new_new_n3642__ , \$abc$322955$new_new_n3640__ , \$abc$322955$new_new_n3566__  }),
    .Y(\$abc$322955$new_new_n3643__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000efff)
  ) \$abc$322955$auto_324502  (
    .A({ \$abc$322955$new_new_n3639__ , \$abc$322955$new_new_n3643__ , \$abc$322955$new_new_n3586__ , \$abc$322955$new_new_n3531__ , \emu_init_new_data_1135[92] , \emu_init_new_data_1135[94]  }),
    .Y(\$abc$322955$new_new_n3644__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000117)
  ) \$abc$322955$auto_324503  (
    .A({ \emu_init_new_data_1135[66] , \emu_init_new_data_1135[70] , \emu_init_new_data_1135[71] , \emu_init_new_data_1135[69] , \emu_init_new_data_1135[65] , \emu_init_new_data_1135[67]  }),
    .Y(\$abc$322955$new_new_n3645__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefeef)
  ) \$abc$322955$auto_324504  (
    .A({ \emu_init_new_data_1135[73] , \emu_init_new_data_1135[75] , \emu_init_new_data_1135[79] , \emu_init_new_data_1135[77] , \emu_init_new_data_1135[72] , \emu_init_new_data_1135[74]  }),
    .Y(\$abc$322955$new_new_n3646__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfefefefe00ffffff)
  ) \$abc$322955$auto_324505  (
    .A({ \$abc$322955$new_new_n3535__ , \$abc$322955$new_new_n3614__ , \$abc$322955$new_new_n3645__ , \$abc$322955$new_new_n3646__ , \emu_init_new_data_1135[78] , \emu_init_new_data_1135[76]  }),
    .Y(\$abc$322955$new_new_n3647__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001ffff00000000)
  ) \$abc$322955$auto_324506  (
    .A({ \$abc$322955$new_new_n3647__ , \$abc$322955$new_new_n3529__ , \emu_init_new_data_1135[87] , \emu_init_new_data_1135[81] , \emu_init_new_data_1135[85] , \emu_init_new_data_1135[83]  }),
    .Y(\$abc$322955$new_new_n3648__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0200000300000000)
  ) \$abc$322955$auto_324507  (
    .A({ \$abc$322955$new_new_n3599__ , \$abc$322955$new_new_n3548__ , \emu_init_new_data_1135[33] , \emu_init_new_data_1135[34] , \emu_init_new_data_1135[38] , \$abc$322955$new_new_n3486__  }),
    .Y(\$abc$322955$new_new_n3649__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00f0eefe00f000f0)
  ) \$abc$322955$auto_324508  (
    .A({ \$abc$322955$new_new_n3549__ , \emu_init_new_data_1135[46] , \$abc$322955$new_new_n3648__ , \$abc$322955$new_new_n3532__ , \$abc$322955$new_new_n3555__ , \$abc$322955$new_new_n3649__  }),
    .Y(\$abc$322955$new_new_n3650__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffeffff)
  ) \$abc$322955$auto_324509  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3644__ , \$abc$322955$new_new_n3650__ , \$abc$322955$new_new_n3638__ , \$abc$322955$new_new_n3637__ , \$abc$322955$new_new_n3636__  }),
    .Y(\$abc$218705$auto_1123[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324510  (
    .A({ \emu_init_new_data_1159[100] , \emu_init_new_data_1159[101] , \emu_init_new_data_1159[103] , \emu_init_new_data_1159[102]  }),
    .Y(\$abc$322955$new_new_n3652__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_324511  (
    .A({ \emu_init_new_data_1159[100] , \emu_init_new_data_1159[96] , \emu_init_new_data_1159[101] , \emu_init_new_data_1159[103] , \emu_init_new_data_1159[102]  }),
    .Y(\$abc$322955$new_new_n3653__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffcfffcfcfaa)
  ) \$abc$322955$auto_324512  (
    .A({ \emu_init_new_data_1159[97] , \emu_init_new_data_1159[98] , \emu_init_new_data_1159[99] , \$abc$322955$new_new_n3652__ , \emu_init_new_data_1159[96] , \$abc$322955$new_new_n3653__  }),
    .Y(\$abc$322955$new_new_n3654__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324513  (
    .A({ \emu_init_new_data_1159[111] , \emu_init_new_data_1159[110] , \emu_init_new_data_1159[109] , \emu_init_new_data_1159[108]  }),
    .Y(\$abc$322955$new_new_n3655__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324514  (
    .A({ \emu_init_new_data_1159[115] , \emu_init_new_data_1159[114] , \emu_init_new_data_1159[113] , \emu_init_new_data_1159[112]  }),
    .Y(\$abc$322955$new_new_n3656__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324515  (
    .A({ \emu_init_new_data_1159[119] , \emu_init_new_data_1159[118] , \emu_init_new_data_1159[117] , \emu_init_new_data_1159[116]  }),
    .Y(\$abc$322955$new_new_n3657__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324516  (
    .A({ \emu_init_new_data_1159[124] , \emu_init_new_data_1159[120] , \emu_init_new_data_1159[123] , \emu_init_new_data_1159[122]  }),
    .Y(\$abc$322955$new_new_n3658__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324517  (
    .A({ \emu_init_new_data_1159[125] , \emu_init_new_data_1159[127] , \emu_init_new_data_1159[126] , \emu_init_new_data_1159[121]  }),
    .Y(\$abc$322955$new_new_n3659__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324518  (
    .A({ \emu_init_new_data_1159[105] , \emu_init_new_data_1159[104] , \emu_init_new_data_1159[107] , \emu_init_new_data_1159[106]  }),
    .Y(\$abc$322955$new_new_n3660__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324519  (
    .A({ \$abc$322955$new_new_n3660__ , \$abc$322955$new_new_n3659__ , \$abc$322955$new_new_n3658__ , \$abc$322955$new_new_n3657__ , \$abc$322955$new_new_n3656__ , \$abc$322955$new_new_n3655__  }),
    .Y(\$abc$322955$new_new_n3661__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_324520  (
    .A({ \emu_init_new_data_1159[107] , \emu_init_new_data_1159[111] , \emu_init_new_data_1159[110] , \emu_init_new_data_1159[109] , \emu_init_new_data_1159[108]  }),
    .Y(\$abc$322955$new_new_n3662__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfdd7fffc)
  ) \$abc$322955$auto_324521  (
    .A({ \$abc$322955$new_new_n3662__ , \emu_init_new_data_1159[105] , \emu_init_new_data_1159[104] , \emu_init_new_data_1159[106] , \$abc$322955$new_new_n3655__  }),
    .Y(\$abc$322955$new_new_n3663__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324522  (
    .A({ \emu_init_new_data_1159[96] , \emu_init_new_data_1159[97] , \emu_init_new_data_1159[98] , \emu_init_new_data_1159[99]  }),
    .Y(\$abc$322955$new_new_n3664__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324523  (
    .A({ \$abc$322955$new_new_n3664__ , \$abc$322955$new_new_n3659__ , \$abc$322955$new_new_n3658__ , \$abc$322955$new_new_n3657__ , \$abc$322955$new_new_n3656__ , \$abc$322955$new_new_n3652__  }),
    .Y(\$abc$322955$new_new_n3665__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_324524  (
    .A({ \$abc$322955$new_new_n3659__ , \emu_init_new_data_1159[124] , \emu_init_new_data_1159[120] , \emu_init_new_data_1159[123] , \emu_init_new_data_1159[122]  }),
    .Y(\$abc$322955$new_new_n3666__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_324525  (
    .A({ \$abc$322955$new_new_n3658__ , \emu_init_new_data_1159[125] , \emu_init_new_data_1159[127] , \emu_init_new_data_1159[126] , \emu_init_new_data_1159[121]  }),
    .Y(\$abc$322955$new_new_n3667__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324526  (
    .A({ \$abc$322955$new_new_n3664__ , \$abc$322955$new_new_n3660__ , \$abc$322955$new_new_n3657__ , \$abc$322955$new_new_n3656__ , \$abc$322955$new_new_n3655__ , \$abc$322955$new_new_n3652__  }),
    .Y(\$abc$322955$new_new_n3668__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'heefe00f0)
  ) \$abc$322955$auto_324527  (
    .A({ \$abc$322955$new_new_n3668__ , \$abc$322955$new_new_n3663__ , \$abc$322955$new_new_n3665__ , \$abc$322955$new_new_n3666__ , \$abc$322955$new_new_n3667__  }),
    .Y(\$abc$322955$new_new_n3669__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324528  (
    .A({ \emu_init_new_data_1159[119] , \emu_init_new_data_1159[118] , \emu_init_new_data_1159[117] , \emu_init_new_data_1159[116]  }),
    .Y(\$abc$322955$new_new_n3670__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_324529  (
    .A({ \emu_init_new_data_1159[115] , \emu_init_new_data_1159[114] , \emu_init_new_data_1159[113] , \emu_init_new_data_1159[112] , \$abc$322955$new_new_n3657__ , \$abc$322955$new_new_n3670__  }),
    .Y(\$abc$322955$new_new_n3671__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324530  (
    .A({ \$abc$322955$new_new_n3664__ , \$abc$322955$new_new_n3660__ , \$abc$322955$new_new_n3659__ , \$abc$322955$new_new_n3658__ , \$abc$322955$new_new_n3655__ , \$abc$322955$new_new_n3652__  }),
    .Y(\$abc$322955$new_new_n3672__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff44444)
  ) \$abc$322955$auto_324531  (
    .A({ \$abc$322955$new_new_n3668__ , \$abc$322955$new_new_n3666__ , \$abc$322955$new_new_n3667__ , \$abc$322955$new_new_n3672__ , \$abc$322955$new_new_n3671__  }),
    .Y(\$abc$322955$new_new_n3673__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324532  (
    .A({ \emu_init_new_data_1159[43] , \emu_init_new_data_1159[42] , \emu_init_new_data_1159[46] , \emu_init_new_data_1159[45] , \emu_init_new_data_1159[47]  }),
    .Y(\$abc$322955$new_new_n3674__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_324533  (
    .A({ \emu_init_new_data_1159[34] , \emu_init_new_data_1159[38] , \emu_init_new_data_1159[32]  }),
    .Y(\$abc$322955$new_new_n3675__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324534  (
    .A({ \emu_init_new_data_1159[35] , \emu_init_new_data_1159[39] , \emu_init_new_data_1159[37] , \emu_init_new_data_1159[36] , \emu_init_new_data_1159[33]  }),
    .Y(\$abc$322955$new_new_n3676__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_324535  (
    .A({ \$abc$322955$new_new_n3676__ , \$abc$322955$new_new_n3675__ , \$abc$322955$new_new_n3674__ , \emu_init_new_data_1159[41] , \emu_init_new_data_1159[40] , \emu_init_new_data_1159[44]  }),
    .Y(\$abc$322955$new_new_n3677__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324536  (
    .A({ \emu_init_new_data_1159[54] , \emu_init_new_data_1159[55] , \emu_init_new_data_1159[53] , \emu_init_new_data_1159[52]  }),
    .Y(\$abc$322955$new_new_n3678__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324537  (
    .A({ \emu_init_new_data_1159[50] , \emu_init_new_data_1159[51] , \emu_init_new_data_1159[49] , \emu_init_new_data_1159[48]  }),
    .Y(\$abc$322955$new_new_n3679__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324538  (
    .A({ \emu_init_new_data_1159[60] , \emu_init_new_data_1159[56] , \emu_init_new_data_1159[57] , \emu_init_new_data_1159[59] , \emu_init_new_data_1159[58]  }),
    .Y(\$abc$322955$new_new_n3680__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_324539  (
    .A({ \$abc$322955$new_new_n3680__ , \$abc$322955$new_new_n3679__ , \$abc$322955$new_new_n3678__ , \emu_init_new_data_1159[61] , \emu_init_new_data_1159[63] , \emu_init_new_data_1159[62]  }),
    .Y(\$abc$322955$new_new_n3681__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324540  (
    .A({ \emu_init_new_data_1159[72] , \emu_init_new_data_1159[76] , \emu_init_new_data_1159[73] , \emu_init_new_data_1159[75] , \emu_init_new_data_1159[74] , \emu_init_new_data_1159[77]  }),
    .Y(\$abc$322955$new_new_n3682__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324541  (
    .A({ \emu_init_new_data_1159[83] , \emu_init_new_data_1159[82] , \emu_init_new_data_1159[87] , \emu_init_new_data_1159[86] , \emu_init_new_data_1159[85] , \emu_init_new_data_1159[84]  }),
    .Y(\$abc$322955$new_new_n3683__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_324542  (
    .A({ \$abc$322955$new_new_n3683__ , \$abc$322955$new_new_n3682__ , \emu_init_new_data_1159[81] , \emu_init_new_data_1159[80] , \emu_init_new_data_1159[79] , \emu_init_new_data_1159[78]  }),
    .Y(\$abc$322955$new_new_n3684__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$322955$auto_324543  (
    .A({ \emu_init_new_data_1159[93] , \emu_init_new_data_1159[95]  }),
    .Y(\$abc$322955$new_new_n3685__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324544  (
    .A({ \emu_init_new_data_1159[88] , \emu_init_new_data_1159[92] , \emu_init_new_data_1159[89] , \emu_init_new_data_1159[90] , \emu_init_new_data_1159[91]  }),
    .Y(\$abc$322955$new_new_n3686__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324545  (
    .A({ \emu_init_new_data_1159[65] , \emu_init_new_data_1159[64] , \emu_init_new_data_1159[66] , \emu_init_new_data_1159[70]  }),
    .Y(\$abc$322955$new_new_n3687__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324546  (
    .A({ \emu_init_new_data_1159[71] , \emu_init_new_data_1159[67] , \emu_init_new_data_1159[69] , \emu_init_new_data_1159[68]  }),
    .Y(\$abc$322955$new_new_n3688__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$322955$auto_324547  (
    .A({ \$abc$322955$new_new_n3688__ , \$abc$322955$new_new_n3687__ , \$abc$322955$new_new_n3686__ , \$abc$322955$new_new_n3685__ , \emu_init_new_data_1159[94]  }),
    .Y(\$abc$322955$new_new_n3689__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324548  (
    .A({ \emu_init_new_data_1159[19] , \emu_init_new_data_1159[18] , \emu_init_new_data_1159[17] , \emu_init_new_data_1159[16]  }),
    .Y(\$abc$322955$new_new_n3690__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324549  (
    .A({ \emu_init_new_data_1159[8] , \emu_init_new_data_1159[12] , \emu_init_new_data_1159[11] , \emu_init_new_data_1159[10]  }),
    .Y(\$abc$322955$new_new_n3691__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324550  (
    .A({ \$auto_256683 , \emu_init_new_data_1159[23] , \emu_init_new_data_1159[22] , \emu_init_new_data_1159[21] , \emu_init_new_data_1159[20] , \emu_init_new_data_1159[14]  }),
    .Y(\$abc$322955$new_new_n3692__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_324551  (
    .A({ \$abc$322955$new_new_n3692__ , \$abc$322955$new_new_n3691__ , \$abc$322955$new_new_n3690__ , \emu_init_new_data_1159[9] , \emu_init_new_data_1159[13] , \emu_init_new_data_1159[15]  }),
    .Y(\$abc$322955$new_new_n3693__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324552  (
    .A({ \emu_init_new_data_1159[5] , \emu_init_new_data_1159[4] , \emu_init_new_data_1159[7] , \emu_init_new_data_1159[3] , \emu_init_new_data_1159[1] , \emu_init_new_data_1159[0]  }),
    .Y(\$abc$322955$new_new_n3694__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$322955$auto_324553  (
    .A({ \emu_init_new_data_1159[31] , \emu_init_new_data_1159[30] , \emu_init_new_data_1159[29]  }),
    .Y(\$abc$322955$new_new_n3695__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324554  (
    .A({ \emu_init_new_data_1159[26] , \emu_init_new_data_1159[25] , \emu_init_new_data_1159[24] , \emu_init_new_data_1159[28] , \emu_init_new_data_1159[27]  }),
    .Y(\$abc$322955$new_new_n3696__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$322955$auto_324555  (
    .A({ \$abc$322955$new_new_n3696__ , \$abc$322955$new_new_n3695__ , \$abc$322955$new_new_n3694__ , \emu_init_new_data_1159[6] , \emu_init_new_data_1159[2]  }),
    .Y(\$abc$322955$new_new_n3697__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324556  (
    .A({ \$abc$322955$new_new_n3697__ , \$abc$322955$new_new_n3693__ , \$abc$322955$new_new_n3689__ , \$abc$322955$new_new_n3684__ , \$abc$322955$new_new_n3681__ , \$abc$322955$new_new_n3677__  }),
    .Y(\$abc$322955$new_new_n3698__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff40000)
  ) \$abc$322955$auto_324557  (
    .A({ \$abc$322955$new_new_n3698__ , \$abc$322955$new_new_n3669__ , \$abc$322955$new_new_n3673__ , \$abc$322955$new_new_n3661__ , \$abc$322955$new_new_n3654__  }),
    .Y(\$abc$322955$new_new_n3699__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee9)
  ) \$abc$322955$auto_324558  (
    .A({ \emu_init_new_data_1159[71] , \emu_init_new_data_1159[67] , \emu_init_new_data_1159[70] , \emu_init_new_data_1159[69] , \emu_init_new_data_1159[68]  }),
    .Y(\$abc$322955$new_new_n3700__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffcfffcfcfaa)
  ) \$abc$322955$auto_324559  (
    .A({ \emu_init_new_data_1159[65] , \emu_init_new_data_1159[64] , \emu_init_new_data_1159[66] , \$abc$322955$new_new_n3688__ , \emu_init_new_data_1159[70] , \$abc$322955$new_new_n3700__  }),
    .Y(\$abc$322955$new_new_n3701__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$322955$auto_324560  (
    .A({ \$abc$322955$new_new_n3684__ , \$abc$322955$new_new_n3686__ , \$abc$322955$new_new_n3685__ , \$abc$322955$new_new_n3701__ , \emu_init_new_data_1159[94]  }),
    .Y(\$abc$322955$new_new_n3702__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001011700000001)
  ) \$abc$322955$auto_324561  (
    .A({ \$abc$322955$new_new_n3685__ , \emu_init_new_data_1159[88] , \emu_init_new_data_1159[92] , \emu_init_new_data_1159[90] , \emu_init_new_data_1159[91] , \emu_init_new_data_1159[94]  }),
    .Y(\$abc$322955$new_new_n3703__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324562  (
    .A({ \emu_init_new_data_1159[88] , \emu_init_new_data_1159[92] , \emu_init_new_data_1159[90] , \emu_init_new_data_1159[91] , \emu_init_new_data_1159[94]  }),
    .Y(\$abc$322955$new_new_n3704__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he916)
  ) \$abc$322955$auto_324563  (
    .A({ \$abc$322955$new_new_n3704__ , \emu_init_new_data_1159[89] , \emu_init_new_data_1159[93] , \emu_init_new_data_1159[95]  }),
    .Y(\$abc$322955$new_new_n3705__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$322955$auto_324564  (
    .A({ \$abc$322955$new_new_n3684__ , \$abc$322955$new_new_n3703__ , \$abc$322955$new_new_n3688__ , \$abc$322955$new_new_n3687__ , \$abc$322955$new_new_n3705__  }),
    .Y(\$abc$322955$new_new_n3706__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffafffafffafcc0)
  ) \$abc$322955$auto_324565  (
    .A({ \emu_init_new_data_1159[86] , \emu_init_new_data_1159[85] , \emu_init_new_data_1159[83] , \emu_init_new_data_1159[87] , \emu_init_new_data_1159[84] , \emu_init_new_data_1159[82]  }),
    .Y(\$abc$322955$new_new_n3707__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff0ffe0e0e0)
  ) \$abc$322955$auto_324566  (
    .A({ \emu_init_new_data_1159[84] , \emu_init_new_data_1159[86] , \emu_init_new_data_1159[85] , \emu_init_new_data_1159[82] , \emu_init_new_data_1159[83] , \emu_init_new_data_1159[87]  }),
    .Y(\$abc$322955$new_new_n3708__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_324567  (
    .A({ \$abc$322955$new_new_n3689__ , \$abc$322955$new_new_n3682__ , \$abc$322955$new_new_n3708__ , \$abc$322955$new_new_n3707__ , \emu_init_new_data_1159[79] , \emu_init_new_data_1159[78]  }),
    .Y(\$abc$322955$new_new_n3709__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$322955$auto_324568  (
    .A({ \$abc$322955$new_new_n3664__ , \$abc$322955$new_new_n3652__  }),
    .Y(\$abc$322955$new_new_n3710__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324569  (
    .A({ \$abc$322955$new_new_n3710__ , \$abc$322955$new_new_n3697__ , \$abc$322955$new_new_n3693__ , \$abc$322955$new_new_n3681__ , \$abc$322955$new_new_n3677__ , \$abc$322955$new_new_n3661__  }),
    .Y(\$abc$322955$new_new_n3711__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbeabaaaa00000000)
  ) \$abc$322955$auto_324570  (
    .A({ \$abc$322955$new_new_n3711__ , \$abc$322955$new_new_n3709__ , \$abc$322955$new_new_n3683__ , \emu_init_new_data_1159[81] , \emu_init_new_data_1159[80] , \$abc$322955$new_new_n3706__  }),
    .Y(\$abc$322955$new_new_n3712__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000300030337)
  ) \$abc$322955$auto_324571  (
    .A({ \emu_init_new_data_1159[72] , \emu_init_new_data_1159[76] , \emu_init_new_data_1159[73] , \emu_init_new_data_1159[77] , \emu_init_new_data_1159[74] , \emu_init_new_data_1159[75]  }),
    .Y(\$abc$322955$new_new_n3713__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6100)
  ) \$abc$322955$auto_324572  (
    .A({ \$abc$322955$new_new_n3713__ , \$abc$322955$new_new_n3682__ , \emu_init_new_data_1159[79] , \emu_init_new_data_1159[78]  }),
    .Y(\$abc$322955$new_new_n3714__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe0000)
  ) \$abc$322955$auto_324573  (
    .A({ \emu_init_new_data_1159[75] , \emu_init_new_data_1159[72] , \emu_init_new_data_1159[76] , \emu_init_new_data_1159[73] , \emu_init_new_data_1159[77]  }),
    .Y(\$abc$322955$new_new_n3715__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$322955$auto_324574  (
    .A({ \$abc$322955$new_new_n3683__ , \$abc$322955$new_new_n3714__ , \$abc$322955$new_new_n3689__ , \$abc$322955$new_new_n3715__ , \emu_init_new_data_1159[81] , \emu_init_new_data_1159[80]  }),
    .Y(\$abc$322955$new_new_n3716__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ffff0000fe00)
  ) \$abc$322955$auto_324575  (
    .A({ \$abc$322955$new_new_n3699__ , \$ibuf_reset , \$abc$322955$new_new_n3711__ , \$abc$322955$new_new_n3716__ , \$abc$322955$new_new_n3712__ , \$abc$322955$new_new_n3702__  }),
    .Y(\$abc$218705$auto_1129[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324576  (
    .A({ \$abc$322955$new_new_n3710__ , \$abc$322955$new_new_n3697__ , \$abc$322955$new_new_n3693__ , \$abc$322955$new_new_n3689__ , \$abc$322955$new_new_n3684__ , \$abc$322955$new_new_n3661__  }),
    .Y(\$abc$322955$new_new_n3718__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324577  (
    .A({ \emu_init_new_data_1159[39] , \emu_init_new_data_1159[38] , \emu_init_new_data_1159[37] , \emu_init_new_data_1159[36]  }),
    .Y(\$abc$322955$new_new_n3719__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfee9fffe)
  ) \$abc$322955$auto_324578  (
    .A({ \$abc$322955$new_new_n3719__ , \emu_init_new_data_1159[35] , \emu_init_new_data_1159[34] , \emu_init_new_data_1159[33] , \emu_init_new_data_1159[32]  }),
    .Y(\$abc$322955$new_new_n3720__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0117)
  ) \$abc$322955$auto_324579  (
    .A({ \emu_init_new_data_1159[39] , \emu_init_new_data_1159[38] , \emu_init_new_data_1159[37] , \emu_init_new_data_1159[36]  }),
    .Y(\$abc$322955$new_new_n3721__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$322955$auto_324580  (
    .A({ \$abc$322955$new_new_n3721__ , \$abc$322955$new_new_n3674__ , \emu_init_new_data_1159[41] , \emu_init_new_data_1159[40] , \emu_init_new_data_1159[44]  }),
    .Y(\$abc$322955$new_new_n3722__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefffefee9)
  ) \$abc$322955$auto_324581  (
    .A({ \emu_init_new_data_1159[44] , \emu_init_new_data_1159[43] , \emu_init_new_data_1159[42] , \emu_init_new_data_1159[46] , \emu_init_new_data_1159[45] , \emu_init_new_data_1159[47]  }),
    .Y(\$abc$322955$new_new_n3723__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2803000000000000)
  ) \$abc$322955$auto_324582  (
    .A({ \$abc$322955$new_new_n3675__ , \$abc$322955$new_new_n3676__ , \$abc$322955$new_new_n3723__ , \emu_init_new_data_1159[41] , \emu_init_new_data_1159[40] , \$abc$322955$new_new_n3674__  }),
    .Y(\$abc$322955$new_new_n3724__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf400)
  ) \$abc$322955$auto_324583  (
    .A({ \$abc$322955$new_new_n3681__ , \$abc$322955$new_new_n3724__ , \$abc$322955$new_new_n3722__ , \$abc$322955$new_new_n3720__  }),
    .Y(\$abc$322955$new_new_n3725__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010116)
  ) \$abc$322955$auto_324584  (
    .A({ \emu_init_new_data_1159[54] , \emu_init_new_data_1159[55] , \emu_init_new_data_1159[53] , \emu_init_new_data_1159[52] , \emu_init_new_data_1159[49]  }),
    .Y(\$abc$322955$new_new_n3726__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffcfffcfcf55)
  ) \$abc$322955$auto_324585  (
    .A({ \emu_init_new_data_1159[50] , \emu_init_new_data_1159[51] , \emu_init_new_data_1159[48] , \$abc$322955$new_new_n3678__ , \emu_init_new_data_1159[49] , \$abc$322955$new_new_n3726__  }),
    .Y(\$abc$322955$new_new_n3727__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_324586  (
    .A({ \$abc$322955$new_new_n3677__ , \$abc$322955$new_new_n3680__ , \$abc$322955$new_new_n3727__ , \emu_init_new_data_1159[61] , \emu_init_new_data_1159[63] , \emu_init_new_data_1159[62]  }),
    .Y(\$abc$322955$new_new_n3728__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefeef)
  ) \$abc$322955$auto_324587  (
    .A({ \emu_init_new_data_1159[57] , \emu_init_new_data_1159[63] , \emu_init_new_data_1159[59] , \emu_init_new_data_1159[56] , \emu_init_new_data_1159[58]  }),
    .Y(\$abc$322955$new_new_n3729__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf33ffffa)
  ) \$abc$322955$auto_324588  (
    .A({ \$abc$322955$new_new_n3729__ , \emu_init_new_data_1159[61] , \emu_init_new_data_1159[62] , \$abc$322955$new_new_n3680__ , \emu_init_new_data_1159[60]  }),
    .Y(\$abc$322955$new_new_n3730__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefeeb)
  ) \$abc$322955$auto_324589  (
    .A({ \emu_init_new_data_1159[60] , \emu_init_new_data_1159[56] , \emu_init_new_data_1159[59] , \emu_init_new_data_1159[58] , \emu_init_new_data_1159[57]  }),
    .Y(\$abc$322955$new_new_n3731__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324590  (
    .A({ \$abc$322955$new_new_n3731__ , \emu_init_new_data_1159[61] , \emu_init_new_data_1159[63] , \emu_init_new_data_1159[62]  }),
    .Y(\$abc$322955$new_new_n3732__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hb0000000)
  ) \$abc$322955$auto_324591  (
    .A({ \$abc$322955$new_new_n3678__ , \$abc$322955$new_new_n3677__ , \$abc$322955$new_new_n3679__ , \$abc$322955$new_new_n3730__ , \$abc$322955$new_new_n3732__  }),
    .Y(\$abc$322955$new_new_n3733__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeeef000)
  ) \$abc$322955$auto_324592  (
    .A({ \$abc$322955$new_new_n3718__ , \$abc$322955$new_new_n3673__ , \$abc$322955$new_new_n3698__ , \$abc$322955$new_new_n3728__ , \$abc$322955$new_new_n3733__  }),
    .Y(\$abc$322955$new_new_n3734__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff8)
  ) \$abc$322955$auto_324593  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3699__ , \$abc$322955$new_new_n3734__ , \$abc$322955$new_new_n3725__ , \$abc$322955$new_new_n3718__  }),
    .Y(\$abc$218705$auto_1129[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefee8)
  ) \$abc$322955$auto_324594  (
    .A({ \emu_init_new_data_1159[31] , \emu_init_new_data_1159[30] , \emu_init_new_data_1159[29] , \emu_init_new_data_1159[28] , \emu_init_new_data_1159[27]  }),
    .Y(\$abc$322955$new_new_n3736__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffefffefef10)
  ) \$abc$322955$auto_324595  (
    .A({ \emu_init_new_data_1159[26] , \emu_init_new_data_1159[25] , \emu_init_new_data_1159[24] , \$abc$322955$new_new_n3695__ , \emu_init_new_data_1159[28] , \emu_init_new_data_1159[27]  }),
    .Y(\$abc$322955$new_new_n3737__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_324596  (
    .A({ \$abc$322955$new_new_n3693__ , \$abc$322955$new_new_n3694__ , \$abc$322955$new_new_n3736__ , \$abc$322955$new_new_n3737__ , \emu_init_new_data_1159[6] , \emu_init_new_data_1159[2]  }),
    .Y(\$abc$322955$new_new_n3738__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324597  (
    .A({ \emu_init_new_data_1159[19] , \emu_init_new_data_1159[18] , \emu_init_new_data_1159[17] , \emu_init_new_data_1159[16]  }),
    .Y(\$abc$322955$new_new_n3739__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff3fff3f33a)
  ) \$abc$322955$auto_324598  (
    .A({ \emu_init_new_data_1159[23] , \emu_init_new_data_1159[22] , \emu_init_new_data_1159[21] , \emu_init_new_data_1159[20] , \$abc$322955$new_new_n3690__ , \$abc$322955$new_new_n3739__  }),
    .Y(\$abc$322955$new_new_n3740__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_324599  (
    .A({ \$abc$322955$new_new_n3691__ , \$auto_256683 , \emu_init_new_data_1159[9] , \emu_init_new_data_1159[13] , \emu_init_new_data_1159[15] , \emu_init_new_data_1159[14]  }),
    .Y(\$abc$322955$new_new_n3741__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$322955$auto_324600  (
    .A({ \$abc$322955$new_new_n3741__ , \$abc$322955$new_new_n3697__ , \$abc$322955$new_new_n3740__  }),
    .Y(\$abc$322955$new_new_n3742__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$322955$auto_324601  (
    .A({ \$abc$322955$new_new_n3710__ , \$abc$322955$new_new_n3689__ , \$abc$322955$new_new_n3684__ , \$abc$322955$new_new_n3681__ , \$abc$322955$new_new_n3677__ , \$abc$322955$new_new_n3661__  }),
    .Y(\$abc$322955$new_new_n3743__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ff00ff00e0)
  ) \$abc$322955$auto_324602  (
    .A({ \$abc$322955$new_new_n3712__ , \$abc$322955$new_new_n3734__ , \$ibuf_reset , \$abc$322955$new_new_n3743__ , \$abc$322955$new_new_n3742__ , \$abc$322955$new_new_n3738__  }),
    .Y(\$abc$218705$auto_1129[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_324603  (
    .A({ \$abc$322955$new_new_n3690__ , \emu_init_new_data_1159[23] , \emu_init_new_data_1159[22] , \emu_init_new_data_1159[21] , \emu_init_new_data_1159[20]  }),
    .Y(\$abc$322955$new_new_n3745__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000007)
  ) \$abc$322955$auto_324604  (
    .A({ \emu_init_new_data_1159[9] , \emu_init_new_data_1159[8] , \emu_init_new_data_1159[12] , \emu_init_new_data_1159[14] , \emu_init_new_data_1159[15]  }),
    .Y(\$abc$322955$new_new_n3746__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324605  (
    .A({ \$abc$322955$new_new_n3746__ , \$abc$322955$new_new_n3745__ , \$abc$322955$new_new_n3697__ , \$auto_256683  }),
    .Y(\$abc$322955$new_new_n3747__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000e00000000)
  ) \$abc$322955$auto_324606  (
    .A({ \$abc$322955$new_new_n3747__ , \emu_init_new_data_1159[13] , \emu_init_new_data_1159[11] , \emu_init_new_data_1159[10] , \emu_init_new_data_1159[15] , \emu_init_new_data_1159[14]  }),
    .Y(\$abc$322955$new_new_n3748__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010116)
  ) \$abc$322955$auto_324607  (
    .A({ \emu_init_new_data_1159[8] , \emu_init_new_data_1159[12] , \emu_init_new_data_1159[13] , \emu_init_new_data_1159[11] , \emu_init_new_data_1159[10]  }),
    .Y(\$abc$322955$new_new_n3749__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000030003000aa)
  ) \$abc$322955$auto_324608  (
    .A({ \emu_init_new_data_1159[9] , \emu_init_new_data_1159[15] , \emu_init_new_data_1159[14] , \$abc$322955$new_new_n3691__ , \emu_init_new_data_1159[13] , \$abc$322955$new_new_n3749__  }),
    .Y(\$abc$322955$new_new_n3750__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324609  (
    .A({ \$abc$322955$new_new_n3750__ , \$abc$322955$new_new_n3745__ , \$abc$322955$new_new_n3697__ , \$auto_256683  }),
    .Y(\$abc$322955$new_new_n3751__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfe00)
  ) \$abc$322955$auto_324610  (
    .A({ \$abc$322955$new_new_n3743__ , \$abc$322955$new_new_n3751__ , \$abc$322955$new_new_n3748__ , \$abc$322955$new_new_n3738__  }),
    .Y(\$abc$322955$new_new_n3752__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff8f8f8ff000000)
  ) \$abc$322955$auto_324611  (
    .A({ \$abc$322955$new_new_n3718__ , \$abc$322955$new_new_n3698__ , \$abc$322955$new_new_n3669__ , \$abc$322955$new_new_n3733__ , \$abc$322955$new_new_n3681__ , \$abc$322955$new_new_n3724__  }),
    .Y(\$abc$322955$new_new_n3753__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ff00ff00e0)
  ) \$abc$322955$auto_324612  (
    .A({ \$abc$322955$new_new_n3753__ , \$abc$322955$new_new_n3752__ , \$ibuf_reset , \$abc$322955$new_new_n3711__ , \$abc$322955$new_new_n3716__ , \$abc$322955$new_new_n3706__  }),
    .Y(\$abc$218705$auto_1129[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$322955$auto_324613  (
    .A({ \$abc$322955$new_new_n3719__ , \emu_init_new_data_1159[46] , \emu_init_new_data_1159[45] , \emu_init_new_data_1159[47]  }),
    .Y(\$abc$322955$new_new_n3755__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00f40000)
  ) \$abc$322955$auto_324614  (
    .A({ \$abc$322955$new_new_n3681__ , \$abc$322955$new_new_n3755__ , \$abc$322955$new_new_n3724__ , \$abc$322955$new_new_n3722__ , \$abc$322955$new_new_n3720__  }),
    .Y(\$abc$322955$new_new_n3756__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$322955$auto_324615  (
    .A({ \$abc$322955$new_new_n3677__ , \$abc$322955$new_new_n3678__ , \$abc$322955$new_new_n3730__  }),
    .Y(\$abc$322955$new_new_n3757__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfef0f0f000000000)
  ) \$abc$322955$auto_324616  (
    .A({ \$abc$322955$new_new_n3718__ , \$abc$322955$new_new_n3679__ , \$abc$322955$new_new_n3680__ , \$abc$322955$new_new_n3756__ , \$abc$322955$new_new_n3728__ , \$abc$322955$new_new_n3757__  }),
    .Y(\$abc$322955$new_new_n3758__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324617  (
    .A({ \emu_init_new_data_1159[87] , \emu_init_new_data_1159[86] , \emu_init_new_data_1159[85] , \emu_init_new_data_1159[84]  }),
    .Y(\$abc$322955$new_new_n3759__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$322955$auto_324618  (
    .A({ \emu_init_new_data_1159[79] , \emu_init_new_data_1159[78] , \emu_init_new_data_1159[77] , \emu_init_new_data_1159[70] , \emu_init_new_data_1159[69] , \emu_init_new_data_1159[68]  }),
    .Y(\$abc$322955$new_new_n3760__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfff000000000000)
  ) \$abc$322955$auto_324619  (
    .A({ \$abc$322955$new_new_n3759__ , \$abc$322955$new_new_n3760__ , \$abc$322955$new_new_n3684__ , \$abc$322955$new_new_n3686__ , \$abc$322955$new_new_n3687__ , \emu_init_new_data_1159[67]  }),
    .Y(\$abc$322955$new_new_n3761__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffff00fe0000)
  ) \$abc$322955$auto_324620  (
    .A({ \$abc$322955$new_new_n3758__ , \$abc$322955$new_new_n3711__ , \$abc$322955$new_new_n3761__ , \$abc$322955$new_new_n3702__ , \$abc$322955$new_new_n3716__ , \$abc$322955$new_new_n3712__  }),
    .Y(\$abc$322955$new_new_n3762__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_324621  (
    .A({ \$abc$322955$new_new_n3690__ , \emu_init_new_data_1159[23] , \emu_init_new_data_1159[22] , \emu_init_new_data_1159[21] , \emu_init_new_data_1159[20]  }),
    .Y(\$abc$322955$new_new_n3763__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h033e)
  ) \$abc$322955$auto_324622  (
    .A({ \emu_init_new_data_1159[31] , \emu_init_new_data_1159[30] , \emu_init_new_data_1159[29] , \emu_init_new_data_1159[27]  }),
    .Y(\$abc$322955$new_new_n3764__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff100000000000)
  ) \$abc$322955$auto_324623  (
    .A({ \$abc$322955$new_new_n3696__ , \$abc$322955$new_new_n3695__ , \$abc$322955$new_new_n3764__ , \$abc$322955$new_new_n3694__ , \emu_init_new_data_1159[2] , \emu_init_new_data_1159[6]  }),
    .Y(\$abc$322955$new_new_n3765__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000007f7f7f)
  ) \$abc$322955$auto_324624  (
    .A({ \$abc$322955$new_new_n3748__ , \$abc$322955$new_new_n3765__ , \$abc$322955$new_new_n3693__ , \$abc$322955$new_new_n3741__ , \$abc$322955$new_new_n3763__ , \$abc$322955$new_new_n3697__  }),
    .Y(\$abc$322955$new_new_n3766__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffefeeb)
  ) \$abc$322955$auto_324625  (
    .A({ \emu_init_new_data_1159[5] , \emu_init_new_data_1159[4] , \emu_init_new_data_1159[7] , \emu_init_new_data_1159[6] , \emu_init_new_data_1159[3]  }),
    .Y(\$abc$322955$new_new_n3767__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$322955$auto_324626  (
    .A({ \$abc$322955$new_new_n3745__ , \$abc$322955$new_new_n3741__ , \$abc$322955$new_new_n3696__ , \$abc$322955$new_new_n3695__  }),
    .Y(\$abc$322955$new_new_n3768__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001ffff00000000)
  ) \$abc$322955$auto_324627  (
    .A({ \$abc$322955$new_new_n3743__ , \$abc$322955$new_new_n3768__ , \emu_init_new_data_1159[0] , \$abc$322955$new_new_n3767__ , \emu_init_new_data_1159[1] , \emu_init_new_data_1159[2]  }),
    .Y(\$abc$322955$new_new_n3769__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0116000000000000)
  ) \$abc$322955$auto_324628  (
    .A({ \$abc$322955$new_new_n3664__ , \$abc$322955$new_new_n3661__ , \emu_init_new_data_1159[100] , \emu_init_new_data_1159[101] , \emu_init_new_data_1159[103] , \emu_init_new_data_1159[102]  }),
    .Y(\$abc$322955$new_new_n3770__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h40ff404040404040)
  ) \$abc$322955$auto_324629  (
    .A({ \$abc$322955$new_new_n3668__ , \$abc$322955$new_new_n3667__ , \emu_init_new_data_1159[121] , \$abc$322955$new_new_n3672__ , \$abc$322955$new_new_n3656__ , \$abc$322955$new_new_n3670__  }),
    .Y(\$abc$322955$new_new_n3771__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0114000000000000)
  ) \$abc$322955$auto_324630  (
    .A({ \$abc$322955$new_new_n3665__ , \$abc$322955$new_new_n3660__ , \emu_init_new_data_1159[111] , \emu_init_new_data_1159[110] , \emu_init_new_data_1159[109] , \emu_init_new_data_1159[108]  }),
    .Y(\$abc$322955$new_new_n3772__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfe00)
  ) \$abc$322955$auto_324631  (
    .A({ \$abc$322955$new_new_n3698__ , \$abc$322955$new_new_n3772__ , \$abc$322955$new_new_n3771__ , \$abc$322955$new_new_n3770__  }),
    .Y(\$abc$322955$new_new_n3773__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000f0fe)
  ) \$abc$322955$auto_324632  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3766__ , \$abc$322955$new_new_n3762__ , \$abc$322955$new_new_n3769__ , \$abc$322955$new_new_n3773__  }),
    .Y(\$abc$218705$auto_1129[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324633  (
    .A({ \emu_init_new_data_1159[83] , \emu_init_new_data_1159[82] , \emu_init_new_data_1159[87] , \emu_init_new_data_1159[86]  }),
    .Y(\$abc$322955$new_new_n3775__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00000000)
  ) \$abc$322955$auto_324634  (
    .A({ \$abc$322955$new_new_n3712__ , \$abc$322955$new_new_n3775__ , \emu_init_new_data_1159[94] , \emu_init_new_data_1159[90] , \emu_init_new_data_1159[91] , \emu_init_new_data_1159[95]  }),
    .Y(\$abc$322955$new_new_n3776__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324635  (
    .A({ \emu_init_new_data_1159[7] , \emu_init_new_data_1159[6] , \emu_init_new_data_1159[3] , \emu_init_new_data_1159[2]  }),
    .Y(\$abc$322955$new_new_n3777__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324636  (
    .A({ \$abc$322955$new_new_n3768__ , \$abc$322955$new_new_n3777__ , \emu_init_new_data_1159[5] , \emu_init_new_data_1159[4] , \emu_init_new_data_1159[1] , \emu_init_new_data_1159[0]  }),
    .Y(\$abc$322955$new_new_n3778__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001010e00000000)
  ) \$abc$322955$auto_324637  (
    .A({ \$abc$322955$new_new_n3747__ , \emu_init_new_data_1159[11] , \emu_init_new_data_1159[10] , \emu_init_new_data_1159[13] , \emu_init_new_data_1159[15] , \emu_init_new_data_1159[14]  }),
    .Y(\$abc$322955$new_new_n3779__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_324638  (
    .A({ \$abc$322955$new_new_n3742__ , \emu_init_new_data_1159[17] , \emu_init_new_data_1159[16] , \emu_init_new_data_1159[21] , \emu_init_new_data_1159[20]  }),
    .Y(\$abc$322955$new_new_n3780__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324639  (
    .A({ \$abc$322955$new_new_n3694__ , \$abc$322955$new_new_n3736__ , \emu_init_new_data_1159[6] , \emu_init_new_data_1159[2] , \emu_init_new_data_1159[24] , \emu_init_new_data_1159[28]  }),
    .Y(\$abc$322955$new_new_n3781__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0110000000000000)
  ) \$abc$322955$auto_324640  (
    .A({ \$abc$322955$new_new_n3781__ , \$abc$322955$new_new_n3693__ , \$abc$322955$new_new_n3764__ , \emu_init_new_data_1159[26] , \emu_init_new_data_1159[29] , \emu_init_new_data_1159[25]  }),
    .Y(\$abc$322955$new_new_n3782__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe0000)
  ) \$abc$322955$auto_324641  (
    .A({ \$abc$322955$new_new_n3743__ , \$abc$322955$new_new_n3782__ , \$abc$322955$new_new_n3780__ , \$abc$322955$new_new_n3779__ , \$abc$322955$new_new_n3778__  }),
    .Y(\$abc$322955$new_new_n3783__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeeeeefff00000)
  ) \$abc$322955$auto_324642  (
    .A({ \$abc$322955$new_new_n3666__ , \$abc$322955$new_new_n3667__ , \emu_init_new_data_1159[126] , \emu_init_new_data_1159[127] , \emu_init_new_data_1159[122] , \emu_init_new_data_1159[123]  }),
    .Y(\$abc$322955$new_new_n3784__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324643  (
    .A({ \emu_init_new_data_1159[66] , \emu_init_new_data_1159[71] , \emu_init_new_data_1159[67] , \emu_init_new_data_1159[70]  }),
    .Y(\$abc$322955$new_new_n3785__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555555f11111113)
  ) \$abc$322955$auto_324644  (
    .A({ \$abc$322955$new_new_n3785__ , \emu_init_new_data_1159[74] , \emu_init_new_data_1159[75] , \$abc$322955$new_new_n3682__ , \$abc$322955$new_new_n3702__ , \$abc$322955$new_new_n3716__  }),
    .Y(\$abc$322955$new_new_n3786__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$322955$auto_324645  (
    .A({ \$abc$322955$new_new_n3728__ , \$abc$322955$new_new_n3718__ , \emu_init_new_data_1159[53] , \emu_init_new_data_1159[52] , \emu_init_new_data_1159[49] , \emu_init_new_data_1159[48]  }),
    .Y(\$abc$322955$new_new_n3787__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000007f007f7f)
  ) \$abc$322955$auto_324646  (
    .A({ \$abc$322955$new_new_n3787__ , \$abc$322955$new_new_n3711__ , \$abc$322955$new_new_n3786__ , \$abc$322955$new_new_n3668__ , \$abc$322955$new_new_n3698__ , \$abc$322955$new_new_n3784__  }),
    .Y(\$abc$322955$new_new_n3788__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$322955$auto_324647  (
    .A({ \$abc$322955$new_new_n3722__ , \$abc$322955$new_new_n3720__ , \emu_init_new_data_1159[37] , \emu_init_new_data_1159[36] , \emu_init_new_data_1159[33] , \emu_init_new_data_1159[32]  }),
    .Y(\$abc$322955$new_new_n3789__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffd5557)
  ) \$abc$322955$auto_324648  (
    .A({ \$abc$322955$new_new_n3789__ , \emu_init_new_data_1159[46] , \emu_init_new_data_1159[43] , \emu_init_new_data_1159[42] , \emu_init_new_data_1159[47] , \$abc$322955$new_new_n3724__  }),
    .Y(\$abc$322955$new_new_n3790__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfee9)
  ) \$abc$322955$auto_324649  (
    .A({ \emu_init_new_data_1159[63] , \emu_init_new_data_1159[62] , \emu_init_new_data_1159[59] , \emu_init_new_data_1159[58]  }),
    .Y(\$abc$322955$new_new_n3791__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001011400000000)
  ) \$abc$322955$auto_324650  (
    .A({ \$abc$322955$new_new_n3661__ , \emu_init_new_data_1159[103] , \emu_init_new_data_1159[102] , \emu_init_new_data_1159[98] , \emu_init_new_data_1159[99] , \$abc$322955$new_new_n3654__  }),
    .Y(\$abc$322955$new_new_n3792__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324651  (
    .A({ \emu_init_new_data_1159[117] , \emu_init_new_data_1159[116] , \emu_init_new_data_1159[113] , \emu_init_new_data_1159[112]  }),
    .Y(\$abc$322955$new_new_n3793__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000abfe00000000)
  ) \$abc$322955$auto_324652  (
    .A({ \$abc$322955$new_new_n3665__ , \$abc$322955$new_new_n3663__ , \emu_init_new_data_1159[107] , \emu_init_new_data_1159[111] , \emu_init_new_data_1159[110] , \emu_init_new_data_1159[106]  }),
    .Y(\$abc$322955$new_new_n3794__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff4000000000)
  ) \$abc$322955$auto_324653  (
    .A({ \$abc$322955$new_new_n3698__ , \$abc$322955$new_new_n3792__ , \$abc$322955$new_new_n3794__ , \$abc$322955$new_new_n3672__ , \$abc$322955$new_new_n3793__ , \$abc$322955$new_new_n3671__  }),
    .Y(\$abc$322955$new_new_n3795__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000bb0b0000ffff)
  ) \$abc$322955$auto_324654  (
    .A({ \$abc$322955$new_new_n3718__ , \$abc$322955$new_new_n3795__ , \$abc$322955$new_new_n3790__ , \$abc$322955$new_new_n3681__ , \$abc$322955$new_new_n3733__ , \$abc$322955$new_new_n3791__  }),
    .Y(\$abc$322955$new_new_n3796__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000efff)
  ) \$abc$322955$auto_324655  (
    .A({ \$ibuf_reset , \$abc$322955$new_new_n3796__ , \$abc$322955$new_new_n3788__ , \$abc$322955$new_new_n3783__ , \$abc$322955$new_new_n3776__  }),
    .Y(\$abc$218705$auto_1129[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324656  (
    .A({ \emu_init_new_data_1159[40] , \emu_init_new_data_1159[44] , \emu_init_new_data_1159[42] , \emu_init_new_data_1159[36] , \emu_init_new_data_1159[46]  }),
    .Y(\$abc$322955$new_new_n3798__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324657  (
    .A({ \emu_init_new_data_1159[51] , \emu_init_new_data_1159[55] , \emu_init_new_data_1159[53] , \emu_init_new_data_1159[49]  }),
    .Y(\$abc$322955$new_new_n3799__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$322955$auto_324658  (
    .A({ \$abc$322955$new_new_n3677__ , \$abc$322955$new_new_n3679__ , \$abc$322955$new_new_n3678__ , \$abc$322955$new_new_n3730__ , \emu_init_new_data_1159[62]  }),
    .Y(\$abc$322955$new_new_n3800__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000007f007f7f)
  ) \$abc$322955$auto_324659  (
    .A({ \$abc$322955$new_new_n3800__ , \$abc$322955$new_new_n3728__ , \$abc$322955$new_new_n3799__ , \$abc$322955$new_new_n3675__ , \$abc$322955$new_new_n3725__ , \$abc$322955$new_new_n3798__  }),
    .Y(\$abc$322955$new_new_n3801__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe0000)
  ) \$abc$322955$auto_324660  (
    .A({ \$abc$322955$new_new_n3716__ , \emu_init_new_data_1159[77] , \emu_init_new_data_1159[73] , \emu_init_new_data_1159[75] , \emu_init_new_data_1159[79]  }),
    .Y(\$abc$322955$new_new_n3802__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef00)
  ) \$abc$322955$auto_324661  (
    .A({ \$abc$322955$new_new_n3706__ , \$abc$322955$new_new_n3685__ , \emu_init_new_data_1159[91] , \emu_init_new_data_1159[89]  }),
    .Y(\$abc$322955$new_new_n3803__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$322955$auto_324662  (
    .A({ \$abc$322955$new_new_n3702__ , \emu_init_new_data_1159[64] , \emu_init_new_data_1159[66] , \emu_init_new_data_1159[70] , \emu_init_new_data_1159[68]  }),
    .Y(\$abc$322955$new_new_n3804__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffefffffffffffe)
  ) \$abc$322955$auto_324663  (
    .A({ \$abc$322955$new_new_n3683__ , \emu_init_new_data_1159[81] , \emu_init_new_data_1159[82] , \emu_init_new_data_1159[80] , \emu_init_new_data_1159[86] , \emu_init_new_data_1159[84]  }),
    .Y(\$abc$322955$new_new_n3805__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0a0f0f0f0c0)
  ) \$abc$322955$auto_324664  (
    .A({ \$abc$322955$new_new_n3805__ , \$abc$322955$new_new_n3804__ , \$abc$322955$new_new_n3802__ , \$abc$322955$new_new_n3711__ , \$abc$322955$new_new_n3709__ , \$abc$322955$new_new_n3803__  }),
    .Y(\$abc$322955$new_new_n3806__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324665  (
    .A({ \emu_init_new_data_1159[4] , \emu_init_new_data_1159[6] , \emu_init_new_data_1159[2] , \emu_init_new_data_1159[0]  }),
    .Y(\$abc$322955$new_new_n3807__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01160000)
  ) \$abc$322955$auto_324666  (
    .A({ \$abc$322955$new_new_n3807__ , \emu_init_new_data_1159[5] , \emu_init_new_data_1159[7] , \emu_init_new_data_1159[3] , \emu_init_new_data_1159[1]  }),
    .Y(\$abc$322955$new_new_n3808__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324667  (
    .A({ \$abc$322955$new_new_n3740__ , \emu_init_new_data_1159[18] , \emu_init_new_data_1159[16] , \emu_init_new_data_1159[22] , \emu_init_new_data_1159[20]  }),
    .Y(\$abc$322955$new_new_n3809__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbf80808000000000)
  ) \$abc$322955$auto_324668  (
    .A({ \$abc$322955$new_new_n3743__ , \$abc$322955$new_new_n3808__ , \$abc$322955$new_new_n3768__ , \$abc$322955$new_new_n3741__ , \$abc$322955$new_new_n3697__ , \$abc$322955$new_new_n3809__  }),
    .Y(\$abc$322955$new_new_n3810__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0110000000000000)
  ) \$abc$322955$auto_324669  (
    .A({ \$abc$322955$new_new_n3781__ , \$abc$322955$new_new_n3693__ , \$abc$322955$new_new_n3764__ , \emu_init_new_data_1159[25] , \emu_init_new_data_1159[30] , \emu_init_new_data_1159[26]  }),
    .Y(\$abc$322955$new_new_n3811__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff11ff00ff0f0f)
  ) \$abc$322955$auto_324670  (
    .A({ \$abc$322955$new_new_n3751__ , \$abc$322955$new_new_n3811__ , \$abc$322955$new_new_n3743__ , \$abc$322955$new_new_n3810__ , \emu_init_new_data_1159[11] , \$abc$322955$new_new_n3691__  }),
    .Y(\$abc$322955$new_new_n3812__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hdddddddfdddfdffd)
  ) \$abc$322955$auto_324671  (
    .A({ \emu_init_new_data_1159[101] , \emu_init_new_data_1159[97] , \emu_init_new_data_1159[103] , \emu_init_new_data_1159[99] , \$abc$322955$new_new_n3654__ , \$abc$322955$new_new_n3661__  }),
    .Y(\$abc$322955$new_new_n3813__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$322955$auto_324672  (
    .A({ \emu_init_new_data_1159[104] , \emu_init_new_data_1159[114] , \emu_init_new_data_1159[116] , \emu_init_new_data_1159[112] , \$ibuf_reset  }),
    .Y(\$abc$322955$new_new_n3814__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$322955$auto_324673  (
    .A({ \emu_init_new_data_1159[118] , \emu_init_new_data_1159[126] , \emu_init_new_data_1159[110] , \emu_init_new_data_1159[108]  }),
    .Y(\$abc$322955$new_new_n3815__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0e00000000000000)
  ) \$abc$322955$auto_324674  (
    .A({ \$abc$322955$new_new_n3814__ , \$abc$322955$new_new_n3813__ , \$abc$322955$new_new_n3815__ , \emu_init_new_data_1159[106] , \emu_init_new_data_1159[123] , \$abc$322955$new_new_n3658__  }),
    .Y(\$abc$322955$new_new_n3816__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f040f0f0f0f0)
  ) \$abc$322955$auto_324675  (
    .A({ \$abc$322955$new_new_n3812__ , \$abc$322955$new_new_n3699__ , \$abc$322955$new_new_n3806__ , \$abc$322955$new_new_n3816__ , \$abc$322955$new_new_n3718__ , \$abc$322955$new_new_n3801__  }),
    .Y(\$abc$218705$auto_1129[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$322955$auto_324676  (
    .A(\$ibuf_reset ),
    .Y(\$abc$322955$auto_256685 )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[0]_1  (
    .I(\$obuf_dataout_temp[0] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[0] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[100]_1  (
    .I(\$obuf_dataout_temp[100] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[100] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[101]_1  (
    .I(\$obuf_dataout_temp[101] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[101] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[102]_1  (
    .I(\$obuf_dataout_temp[102] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[102] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[103]_1  (
    .I(\$obuf_dataout_temp[103] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[103] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[104]_1  (
    .I(\$obuf_dataout_temp[104] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[104] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[105]_1  (
    .I(\$obuf_dataout_temp[105] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[105] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[106]_1  (
    .I(\$obuf_dataout_temp[106] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[106] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[107]_1  (
    .I(\$obuf_dataout_temp[107] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[107] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[108]_1  (
    .I(\$obuf_dataout_temp[108] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[108] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[109]_1  (
    .I(\$obuf_dataout_temp[109] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[109] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[10]_1  (
    .I(\$obuf_dataout_temp[10] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[10] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[110]_1  (
    .I(\$obuf_dataout_temp[110] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[110] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[111]_1  (
    .I(\$obuf_dataout_temp[111] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[111] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[112]_1  (
    .I(\$obuf_dataout_temp[112] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[112] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[113]_1  (
    .I(\$obuf_dataout_temp[113] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[113] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[114]_1  (
    .I(\$obuf_dataout_temp[114] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[114] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[115]_1  (
    .I(\$obuf_dataout_temp[115] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[115] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[116]_1  (
    .I(\$obuf_dataout_temp[116] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[116] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[117]_1  (
    .I(\$obuf_dataout_temp[117] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[117] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[118]_1  (
    .I(\$obuf_dataout_temp[118] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[118] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[119]_1  (
    .I(\$obuf_dataout_temp[119] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[119] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[11]_1  (
    .I(\$obuf_dataout_temp[11] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[11] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[120]_1  (
    .I(\$obuf_dataout_temp[120] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[120] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[121]_1  (
    .I(\$obuf_dataout_temp[121] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[121] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[122]_1  (
    .I(\$obuf_dataout_temp[122] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[122] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[123]_1  (
    .I(\$obuf_dataout_temp[123] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[123] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[124]_1  (
    .I(\$obuf_dataout_temp[124] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[124] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[125]_1  (
    .I(\$obuf_dataout_temp[125] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[125] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[126]_1  (
    .I(\$obuf_dataout_temp[126] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[126] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[127]_1  (
    .I(\$obuf_dataout_temp[127] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[127] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[12]_1  (
    .I(\$obuf_dataout_temp[12] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[12] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[13]_1  (
    .I(\$obuf_dataout_temp[13] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[13] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[14]_1  (
    .I(\$obuf_dataout_temp[14] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[14] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[15]_1  (
    .I(\$obuf_dataout_temp[15] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[15] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[16]_1  (
    .I(\$obuf_dataout_temp[16] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[16] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[17]_1  (
    .I(\$obuf_dataout_temp[17] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[17] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[18]_1  (
    .I(\$obuf_dataout_temp[18] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[18] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[19]_1  (
    .I(\$obuf_dataout_temp[19] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[19] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[1]_1  (
    .I(\$obuf_dataout_temp[1] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[1] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[20]_1  (
    .I(\$obuf_dataout_temp[20] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[20] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[21]_1  (
    .I(\$obuf_dataout_temp[21] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[21] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[22]_1  (
    .I(\$obuf_dataout_temp[22] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[22] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[23]_1  (
    .I(\$obuf_dataout_temp[23] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[23] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[24]_1  (
    .I(\$obuf_dataout_temp[24] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[24] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[25]_1  (
    .I(\$obuf_dataout_temp[25] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[25] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[26]_1  (
    .I(\$obuf_dataout_temp[26] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[26] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[27]_1  (
    .I(\$obuf_dataout_temp[27] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[27] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[28]_1  (
    .I(\$obuf_dataout_temp[28] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[28] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[29]_1  (
    .I(\$obuf_dataout_temp[29] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[29] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[2]_1  (
    .I(\$obuf_dataout_temp[2] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[2] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[30]_1  (
    .I(\$obuf_dataout_temp[30] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[30] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[31]_1  (
    .I(\$obuf_dataout_temp[31] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[31] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[32]_1  (
    .I(\$obuf_dataout_temp[32] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[32] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[33]_1  (
    .I(\$obuf_dataout_temp[33] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[33] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[34]_1  (
    .I(\$obuf_dataout_temp[34] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[34] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[35]_1  (
    .I(\$obuf_dataout_temp[35] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[35] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[36]_1  (
    .I(\$obuf_dataout_temp[36] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[36] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[37]_1  (
    .I(\$obuf_dataout_temp[37] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[37] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[38]_1  (
    .I(\$obuf_dataout_temp[38] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[38] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[39]_1  (
    .I(\$obuf_dataout_temp[39] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[39] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[3]_1  (
    .I(\$obuf_dataout_temp[3] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[3] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[40]_1  (
    .I(\$obuf_dataout_temp[40] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[40] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[41]_1  (
    .I(\$obuf_dataout_temp[41] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[41] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[42]_1  (
    .I(\$obuf_dataout_temp[42] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[42] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[43]_1  (
    .I(\$obuf_dataout_temp[43] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[43] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[44]_1  (
    .I(\$obuf_dataout_temp[44] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[44] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[45]_1  (
    .I(\$obuf_dataout_temp[45] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[45] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[46]_1  (
    .I(\$obuf_dataout_temp[46] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[46] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[47]_1  (
    .I(\$obuf_dataout_temp[47] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[47] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[48]_1  (
    .I(\$obuf_dataout_temp[48] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[48] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[49]_1  (
    .I(\$obuf_dataout_temp[49] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[49] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[4]_1  (
    .I(\$obuf_dataout_temp[4] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[4] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[50]_1  (
    .I(\$obuf_dataout_temp[50] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[50] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[51]_1  (
    .I(\$obuf_dataout_temp[51] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[51] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[52]_1  (
    .I(\$obuf_dataout_temp[52] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[52] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[53]_1  (
    .I(\$obuf_dataout_temp[53] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[53] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[54]_1  (
    .I(\$obuf_dataout_temp[54] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[54] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[55]_1  (
    .I(\$obuf_dataout_temp[55] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[55] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[56]_1  (
    .I(\$obuf_dataout_temp[56] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[56] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[57]_1  (
    .I(\$obuf_dataout_temp[57] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[57] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[58]_1  (
    .I(\$obuf_dataout_temp[58] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[58] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[59]_1  (
    .I(\$obuf_dataout_temp[59] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[59] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[5]_1  (
    .I(\$obuf_dataout_temp[5] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[5] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[60]_1  (
    .I(\$obuf_dataout_temp[60] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[60] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[61]_1  (
    .I(\$obuf_dataout_temp[61] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[61] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[62]_1  (
    .I(\$obuf_dataout_temp[62] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[62] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[63]_1  (
    .I(\$obuf_dataout_temp[63] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[63] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[64]_1  (
    .I(\$obuf_dataout_temp[64] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[64] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[65]_1  (
    .I(\$obuf_dataout_temp[65] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[65] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[66]_1  (
    .I(\$obuf_dataout_temp[66] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[66] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[67]_1  (
    .I(\$obuf_dataout_temp[67] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[67] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[68]_1  (
    .I(\$obuf_dataout_temp[68] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[68] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[69]_1  (
    .I(\$obuf_dataout_temp[69] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[69] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[6]_1  (
    .I(\$obuf_dataout_temp[6] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[6] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[70]_1  (
    .I(\$obuf_dataout_temp[70] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[70] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[71]_1  (
    .I(\$obuf_dataout_temp[71] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[71] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[72]_1  (
    .I(\$obuf_dataout_temp[72] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[72] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[73]_1  (
    .I(\$obuf_dataout_temp[73] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[73] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[74]_1  (
    .I(\$obuf_dataout_temp[74] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[74] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[75]_1  (
    .I(\$obuf_dataout_temp[75] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[75] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[76]_1  (
    .I(\$obuf_dataout_temp[76] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[76] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[77]_1  (
    .I(\$obuf_dataout_temp[77] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[77] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[78]_1  (
    .I(\$obuf_dataout_temp[78] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[78] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[79]_1  (
    .I(\$obuf_dataout_temp[79] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[79] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[7]_1  (
    .I(\$obuf_dataout_temp[7] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[7] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[80]_1  (
    .I(\$obuf_dataout_temp[80] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[80] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[81]_1  (
    .I(\$obuf_dataout_temp[81] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[81] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[82]_1  (
    .I(\$obuf_dataout_temp[82] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[82] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[83]_1  (
    .I(\$obuf_dataout_temp[83] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[83] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[84]_1  (
    .I(\$obuf_dataout_temp[84] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[84] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[85]_1  (
    .I(\$obuf_dataout_temp[85] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[85] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[86]_1  (
    .I(\$obuf_dataout_temp[86] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[86] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[87]_1  (
    .I(\$obuf_dataout_temp[87] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[87] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[88]_1  (
    .I(\$obuf_dataout_temp[88] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[88] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[89]_1  (
    .I(\$obuf_dataout_temp[89] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[89] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[8]_1  (
    .I(\$obuf_dataout_temp[8] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[8] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[90]_1  (
    .I(\$obuf_dataout_temp[90] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[90] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[91]_1  (
    .I(\$obuf_dataout_temp[91] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[91] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[92]_1  (
    .I(\$obuf_dataout_temp[92] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[92] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[93]_1  (
    .I(\$obuf_dataout_temp[93] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[93] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[94]_1  (
    .I(\$obuf_dataout_temp[94] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[94] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[95]_1  (
    .I(\$obuf_dataout_temp[95] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[95] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[96]_1  (
    .I(\$obuf_dataout_temp[96] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[96] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[97]_1  (
    .I(\$obuf_dataout_temp[97] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[97] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[98]_1  (
    .I(\$obuf_dataout_temp[98] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[98] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[99]_1  (
    .I(\$obuf_dataout_temp[99] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[99] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_dataout_temp[9]_1  (
    .I(\$obuf_dataout_temp[9] ),
    .O(\$f2g_tx_out_$obuf_dataout_temp[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U02.$auto_16.0.0  (
    .ADDR_A({ 3'h0, \multi_enc_decx2x4.top_0.data_encout[6] , \multi_enc_decx2x4.top_0.data_encout[5] , \multi_enc_decx2x4.top_0.data_encout[4] , \multi_enc_decx2x4.top_0.data_encout[3] , \multi_enc_decx2x4.top_0.data_encout[2] , \multi_enc_decx2x4.top_0.data_encout[1] , \multi_enc_decx2x4.top_0.data_encout[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \emu_init_new_data_1135[31] , \emu_init_new_data_1135[30] , \emu_init_new_data_1135[29] , \emu_init_new_data_1135[28] , \emu_init_new_data_1135[27] , \emu_init_new_data_1135[26] , \emu_init_new_data_1135[25] , \emu_init_new_data_1135[24] , \emu_init_new_data_1135[23] , \emu_init_new_data_1135[22] , \emu_init_new_data_1135[21] , \emu_init_new_data_1135[20] , \emu_init_new_data_1135[19] , \emu_init_new_data_1135[18] , \emu_init_new_data_1135[17] , \emu_init_new_data_1135[16] , \emu_init_new_data_1135[15] , \emu_init_new_data_1135[14] , \emu_init_new_data_1135[13] , \emu_init_new_data_1135[12] , \emu_init_new_data_1135[11] , \emu_init_new_data_1135[10] , \emu_init_new_data_1135[9] , \emu_init_new_data_1135[8] , \emu_init_new_data_1135[7] , \emu_init_new_data_1135[6] , \emu_init_new_data_1135[5] , \emu_init_new_data_1135[4] , \emu_init_new_data_1135[3] , \emu_init_new_data_1135[2] , \emu_init_new_data_1135[1] , \emu_init_new_data_1135[0]  }),
    .RDATA_B({ \$delete_wire$326692 , \$delete_wire$326691 , \$delete_wire$326690 , \$delete_wire$326689 , \$delete_wire$326688 , \$delete_wire$326687 , \$delete_wire$326686 , \$delete_wire$326685 , \$delete_wire$326684 , \$delete_wire$326683 , \$delete_wire$326682 , \$delete_wire$326681 , \$delete_wire$326680 , \$delete_wire$326679 , \$delete_wire$326678 , \$delete_wire$326677 , \$delete_wire$326676 , \$delete_wire$326675 , \$delete_wire$326674 , \$delete_wire$326673 , \$delete_wire$326672 , \$delete_wire$326671 , \$delete_wire$326670 , \$delete_wire$326669 , \$delete_wire$326668 , \$delete_wire$326667 , \$delete_wire$326666 , \$delete_wire$326665 , \$delete_wire$326664 , \$delete_wire$326663 , \$delete_wire$326662 , \$delete_wire$326661  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \emu_init_new_data_1135[35] , \emu_init_new_data_1135[34] , \emu_init_new_data_1135[33] , \emu_init_new_data_1135[32]  }),
    .RPARITY_B({ \$delete_wire$326696 , \$delete_wire$326695 , \$delete_wire$326694 , \$delete_wire$326693  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U02.$auto_16.0.1  (
    .ADDR_A({ 3'h0, \multi_enc_decx2x4.top_0.data_encout[6] , \multi_enc_decx2x4.top_0.data_encout[5] , \multi_enc_decx2x4.top_0.data_encout[4] , \multi_enc_decx2x4.top_0.data_encout[3] , \multi_enc_decx2x4.top_0.data_encout[2] , \multi_enc_decx2x4.top_0.data_encout[1] , \multi_enc_decx2x4.top_0.data_encout[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \emu_init_new_data_1135[67] , \emu_init_new_data_1135[66] , \emu_init_new_data_1135[65] , \emu_init_new_data_1135[64] , \emu_init_new_data_1135[63] , \emu_init_new_data_1135[62] , \emu_init_new_data_1135[61] , \emu_init_new_data_1135[60] , \emu_init_new_data_1135[59] , \emu_init_new_data_1135[58] , \emu_init_new_data_1135[57] , \emu_init_new_data_1135[56] , \emu_init_new_data_1135[55] , \emu_init_new_data_1135[54] , \emu_init_new_data_1135[53] , \emu_init_new_data_1135[52] , \emu_init_new_data_1135[51] , \emu_init_new_data_1135[50] , \emu_init_new_data_1135[49] , \emu_init_new_data_1135[48] , \emu_init_new_data_1135[47] , \emu_init_new_data_1135[46] , \emu_init_new_data_1135[45] , \emu_init_new_data_1135[44] , \emu_init_new_data_1135[43] , \emu_init_new_data_1135[42] , \emu_init_new_data_1135[41] , \emu_init_new_data_1135[40] , \emu_init_new_data_1135[39] , \emu_init_new_data_1135[38] , \emu_init_new_data_1135[37] , \emu_init_new_data_1135[36]  }),
    .RDATA_B({ \$delete_wire$326728 , \$delete_wire$326727 , \$delete_wire$326726 , \$delete_wire$326725 , \$delete_wire$326724 , \$delete_wire$326723 , \$delete_wire$326722 , \$delete_wire$326721 , \$delete_wire$326720 , \$delete_wire$326719 , \$delete_wire$326718 , \$delete_wire$326717 , \$delete_wire$326716 , \$delete_wire$326715 , \$delete_wire$326714 , \$delete_wire$326713 , \$delete_wire$326712 , \$delete_wire$326711 , \$delete_wire$326710 , \$delete_wire$326709 , \$delete_wire$326708 , \$delete_wire$326707 , \$delete_wire$326706 , \$delete_wire$326705 , \$delete_wire$326704 , \$delete_wire$326703 , \$delete_wire$326702 , \$delete_wire$326701 , \$delete_wire$326700 , \$delete_wire$326699 , \$delete_wire$326698 , \$delete_wire$326697  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \emu_init_new_data_1135[71] , \emu_init_new_data_1135[70] , \emu_init_new_data_1135[69] , \emu_init_new_data_1135[68]  }),
    .RPARITY_B({ \$delete_wire$326732 , \$delete_wire$326731 , \$delete_wire$326730 , \$delete_wire$326729  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U02.$auto_16.0.2  (
    .ADDR_A({ 3'h0, \multi_enc_decx2x4.top_0.data_encout[6] , \multi_enc_decx2x4.top_0.data_encout[5] , \multi_enc_decx2x4.top_0.data_encout[4] , \multi_enc_decx2x4.top_0.data_encout[3] , \multi_enc_decx2x4.top_0.data_encout[2] , \multi_enc_decx2x4.top_0.data_encout[1] , \multi_enc_decx2x4.top_0.data_encout[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \emu_init_new_data_1135[103] , \emu_init_new_data_1135[102] , \emu_init_new_data_1135[101] , \emu_init_new_data_1135[100] , \emu_init_new_data_1135[99] , \emu_init_new_data_1135[98] , \emu_init_new_data_1135[97] , \emu_init_new_data_1135[96] , \emu_init_new_data_1135[95] , \emu_init_new_data_1135[94] , \emu_init_new_data_1135[93] , \emu_init_new_data_1135[92] , \emu_init_new_data_1135[91] , \emu_init_new_data_1135[90] , \emu_init_new_data_1135[89] , \emu_init_new_data_1135[88] , \emu_init_new_data_1135[87] , \emu_init_new_data_1135[86] , \emu_init_new_data_1135[85] , \emu_init_new_data_1135[84] , \emu_init_new_data_1135[83] , \emu_init_new_data_1135[82] , \emu_init_new_data_1135[81] , \emu_init_new_data_1135[80] , \emu_init_new_data_1135[79] , \emu_init_new_data_1135[78] , \emu_init_new_data_1135[77] , \emu_init_new_data_1135[76] , \emu_init_new_data_1135[75] , \emu_init_new_data_1135[74] , \emu_init_new_data_1135[73] , \emu_init_new_data_1135[72]  }),
    .RDATA_B({ \$delete_wire$326764 , \$delete_wire$326763 , \$delete_wire$326762 , \$delete_wire$326761 , \$delete_wire$326760 , \$delete_wire$326759 , \$delete_wire$326758 , \$delete_wire$326757 , \$delete_wire$326756 , \$delete_wire$326755 , \$delete_wire$326754 , \$delete_wire$326753 , \$delete_wire$326752 , \$delete_wire$326751 , \$delete_wire$326750 , \$delete_wire$326749 , \$delete_wire$326748 , \$delete_wire$326747 , \$delete_wire$326746 , \$delete_wire$326745 , \$delete_wire$326744 , \$delete_wire$326743 , \$delete_wire$326742 , \$delete_wire$326741 , \$delete_wire$326740 , \$delete_wire$326739 , \$delete_wire$326738 , \$delete_wire$326737 , \$delete_wire$326736 , \$delete_wire$326735 , \$delete_wire$326734 , \$delete_wire$326733  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \emu_init_new_data_1135[107] , \emu_init_new_data_1135[106] , \emu_init_new_data_1135[105] , \emu_init_new_data_1135[104]  }),
    .RPARITY_B({ \$delete_wire$326768 , \$delete_wire$326767 , \$delete_wire$326766 , \$delete_wire$326765  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U02.$auto_16.0.3  (
    .ADDR_A({ 3'h0, \multi_enc_decx2x4.top_0.data_encout[6] , \multi_enc_decx2x4.top_0.data_encout[5] , \multi_enc_decx2x4.top_0.data_encout[4] , \multi_enc_decx2x4.top_0.data_encout[3] , \multi_enc_decx2x4.top_0.data_encout[2] , \multi_enc_decx2x4.top_0.data_encout[1] , \multi_enc_decx2x4.top_0.data_encout[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$326780 , \$delete_wire$326779 , \$delete_wire$326778 , \$delete_wire$326777 , \$delete_wire$326776 , \$delete_wire$326775 , \$delete_wire$326774 , \$delete_wire$326773 , \$delete_wire$326772 , \$delete_wire$326771 , \$delete_wire$326770 , \$delete_wire$326769 , \emu_init_new_data_1135[127] , \emu_init_new_data_1135[126] , \emu_init_new_data_1135[125] , \emu_init_new_data_1135[124] , \emu_init_new_data_1135[123] , \emu_init_new_data_1135[122] , \emu_init_new_data_1135[121] , \emu_init_new_data_1135[120] , \emu_init_new_data_1135[119] , \emu_init_new_data_1135[118] , \emu_init_new_data_1135[117] , \emu_init_new_data_1135[116] , \emu_init_new_data_1135[115] , \emu_init_new_data_1135[114] , \emu_init_new_data_1135[113] , \emu_init_new_data_1135[112] , \emu_init_new_data_1135[111] , \emu_init_new_data_1135[110] , \emu_init_new_data_1135[109] , \emu_init_new_data_1135[108]  }),
    .RDATA_B({ \$delete_wire$326812 , \$delete_wire$326811 , \$delete_wire$326810 , \$delete_wire$326809 , \$delete_wire$326808 , \$delete_wire$326807 , \$delete_wire$326806 , \$delete_wire$326805 , \$delete_wire$326804 , \$delete_wire$326803 , \$delete_wire$326802 , \$delete_wire$326801 , \$delete_wire$326800 , \$delete_wire$326799 , \$delete_wire$326798 , \$delete_wire$326797 , \$delete_wire$326796 , \$delete_wire$326795 , \$delete_wire$326794 , \$delete_wire$326793 , \$delete_wire$326792 , \$delete_wire$326791 , \$delete_wire$326790 , \$delete_wire$326789 , \$delete_wire$326788 , \$delete_wire$326787 , \$delete_wire$326786 , \$delete_wire$326785 , \$delete_wire$326784 , \$delete_wire$326783 , \$delete_wire$326782 , \$delete_wire$326781  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$326816 , \$delete_wire$326815 , \$delete_wire$326814 , \$delete_wire$326813  }),
    .RPARITY_B({ \$delete_wire$326820 , \$delete_wire$326819 , \$delete_wire$326818 , \$delete_wire$326817  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U021.$auto_16.0.0  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1111[6] , \$abc$218705$auto_1111[5] , \$abc$218705$auto_1111[4] , \$abc$218705$auto_1111[3] , \$abc$218705$auto_1111[2] , \$abc$218705$auto_1111[1] , \$abc$218705$auto_1111[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1_0[31] , \multi_enc_decx2x4.dataout1_0[30] , \multi_enc_decx2x4.dataout1_0[29] , \multi_enc_decx2x4.dataout1_0[28] , \multi_enc_decx2x4.dataout1_0[27] , \multi_enc_decx2x4.dataout1_0[26] , \multi_enc_decx2x4.dataout1_0[25] , \multi_enc_decx2x4.dataout1_0[24] , \multi_enc_decx2x4.dataout1_0[23] , \multi_enc_decx2x4.dataout1_0[22] , \multi_enc_decx2x4.dataout1_0[21] , \multi_enc_decx2x4.dataout1_0[20] , \multi_enc_decx2x4.dataout1_0[19] , \multi_enc_decx2x4.dataout1_0[18] , \multi_enc_decx2x4.dataout1_0[17] , \multi_enc_decx2x4.dataout1_0[16] , \multi_enc_decx2x4.dataout1_0[15] , \multi_enc_decx2x4.dataout1_0[14] , \multi_enc_decx2x4.dataout1_0[13] , \multi_enc_decx2x4.dataout1_0[12] , \multi_enc_decx2x4.dataout1_0[11] , \multi_enc_decx2x4.dataout1_0[10] , \multi_enc_decx2x4.dataout1_0[9] , \multi_enc_decx2x4.dataout1_0[8] , \multi_enc_decx2x4.dataout1_0[7] , \multi_enc_decx2x4.dataout1_0[6] , \multi_enc_decx2x4.dataout1_0[5] , \multi_enc_decx2x4.dataout1_0[4] , \multi_enc_decx2x4.dataout1_0[3] , \multi_enc_decx2x4.dataout1_0[2] , \multi_enc_decx2x4.dataout1_0[1] , \multi_enc_decx2x4.dataout1_0[0]  }),
    .RDATA_B({ \$delete_wire$326852 , \$delete_wire$326851 , \$delete_wire$326850 , \$delete_wire$326849 , \$delete_wire$326848 , \$delete_wire$326847 , \$delete_wire$326846 , \$delete_wire$326845 , \$delete_wire$326844 , \$delete_wire$326843 , \$delete_wire$326842 , \$delete_wire$326841 , \$delete_wire$326840 , \$delete_wire$326839 , \$delete_wire$326838 , \$delete_wire$326837 , \$delete_wire$326836 , \$delete_wire$326835 , \$delete_wire$326834 , \$delete_wire$326833 , \$delete_wire$326832 , \$delete_wire$326831 , \$delete_wire$326830 , \$delete_wire$326829 , \$delete_wire$326828 , \$delete_wire$326827 , \$delete_wire$326826 , \$delete_wire$326825 , \$delete_wire$326824 , \$delete_wire$326823 , \$delete_wire$326822 , \$delete_wire$326821  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1_0[35] , \multi_enc_decx2x4.dataout1_0[34] , \multi_enc_decx2x4.dataout1_0[33] , \multi_enc_decx2x4.dataout1_0[32]  }),
    .RPARITY_B({ \$delete_wire$326856 , \$delete_wire$326855 , \$delete_wire$326854 , \$delete_wire$326853  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U021.$auto_16.0.1  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1111[6] , \$abc$218705$auto_1111[5] , \$abc$218705$auto_1111[4] , \$abc$218705$auto_1111[3] , \$abc$218705$auto_1111[2] , \$abc$218705$auto_1111[1] , \$abc$218705$auto_1111[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1_0[67] , \multi_enc_decx2x4.dataout1_0[66] , \multi_enc_decx2x4.dataout1_0[65] , \multi_enc_decx2x4.dataout1_0[64] , \multi_enc_decx2x4.dataout1_0[63] , \multi_enc_decx2x4.dataout1_0[62] , \multi_enc_decx2x4.dataout1_0[61] , \multi_enc_decx2x4.dataout1_0[60] , \multi_enc_decx2x4.dataout1_0[59] , \multi_enc_decx2x4.dataout1_0[58] , \multi_enc_decx2x4.dataout1_0[57] , \multi_enc_decx2x4.dataout1_0[56] , \multi_enc_decx2x4.dataout1_0[55] , \multi_enc_decx2x4.dataout1_0[54] , \multi_enc_decx2x4.dataout1_0[53] , \multi_enc_decx2x4.dataout1_0[52] , \multi_enc_decx2x4.dataout1_0[51] , \multi_enc_decx2x4.dataout1_0[50] , \multi_enc_decx2x4.dataout1_0[49] , \multi_enc_decx2x4.dataout1_0[48] , \multi_enc_decx2x4.dataout1_0[47] , \multi_enc_decx2x4.dataout1_0[46] , \multi_enc_decx2x4.dataout1_0[45] , \multi_enc_decx2x4.dataout1_0[44] , \multi_enc_decx2x4.dataout1_0[43] , \multi_enc_decx2x4.dataout1_0[42] , \multi_enc_decx2x4.dataout1_0[41] , \multi_enc_decx2x4.dataout1_0[40] , \multi_enc_decx2x4.dataout1_0[39] , \multi_enc_decx2x4.dataout1_0[38] , \multi_enc_decx2x4.dataout1_0[37] , \multi_enc_decx2x4.dataout1_0[36]  }),
    .RDATA_B({ \$delete_wire$326888 , \$delete_wire$326887 , \$delete_wire$326886 , \$delete_wire$326885 , \$delete_wire$326884 , \$delete_wire$326883 , \$delete_wire$326882 , \$delete_wire$326881 , \$delete_wire$326880 , \$delete_wire$326879 , \$delete_wire$326878 , \$delete_wire$326877 , \$delete_wire$326876 , \$delete_wire$326875 , \$delete_wire$326874 , \$delete_wire$326873 , \$delete_wire$326872 , \$delete_wire$326871 , \$delete_wire$326870 , \$delete_wire$326869 , \$delete_wire$326868 , \$delete_wire$326867 , \$delete_wire$326866 , \$delete_wire$326865 , \$delete_wire$326864 , \$delete_wire$326863 , \$delete_wire$326862 , \$delete_wire$326861 , \$delete_wire$326860 , \$delete_wire$326859 , \$delete_wire$326858 , \$delete_wire$326857  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1_0[71] , \multi_enc_decx2x4.dataout1_0[70] , \multi_enc_decx2x4.dataout1_0[69] , \multi_enc_decx2x4.dataout1_0[68]  }),
    .RPARITY_B({ \$delete_wire$326892 , \$delete_wire$326891 , \$delete_wire$326890 , \$delete_wire$326889  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U021.$auto_16.0.2  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1111[6] , \$abc$218705$auto_1111[5] , \$abc$218705$auto_1111[4] , \$abc$218705$auto_1111[3] , \$abc$218705$auto_1111[2] , \$abc$218705$auto_1111[1] , \$abc$218705$auto_1111[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1_0[103] , \multi_enc_decx2x4.dataout1_0[102] , \multi_enc_decx2x4.dataout1_0[101] , \multi_enc_decx2x4.dataout1_0[100] , \multi_enc_decx2x4.dataout1_0[99] , \multi_enc_decx2x4.dataout1_0[98] , \multi_enc_decx2x4.dataout1_0[97] , \multi_enc_decx2x4.dataout1_0[96] , \multi_enc_decx2x4.dataout1_0[95] , \multi_enc_decx2x4.dataout1_0[94] , \multi_enc_decx2x4.dataout1_0[93] , \multi_enc_decx2x4.dataout1_0[92] , \multi_enc_decx2x4.dataout1_0[91] , \multi_enc_decx2x4.dataout1_0[90] , \multi_enc_decx2x4.dataout1_0[89] , \multi_enc_decx2x4.dataout1_0[88] , \multi_enc_decx2x4.dataout1_0[87] , \multi_enc_decx2x4.dataout1_0[86] , \multi_enc_decx2x4.dataout1_0[85] , \multi_enc_decx2x4.dataout1_0[84] , \multi_enc_decx2x4.dataout1_0[83] , \multi_enc_decx2x4.dataout1_0[82] , \multi_enc_decx2x4.dataout1_0[81] , \multi_enc_decx2x4.dataout1_0[80] , \multi_enc_decx2x4.dataout1_0[79] , \multi_enc_decx2x4.dataout1_0[78] , \multi_enc_decx2x4.dataout1_0[77] , \multi_enc_decx2x4.dataout1_0[76] , \multi_enc_decx2x4.dataout1_0[75] , \multi_enc_decx2x4.dataout1_0[74] , \multi_enc_decx2x4.dataout1_0[73] , \multi_enc_decx2x4.dataout1_0[72]  }),
    .RDATA_B({ \$delete_wire$326924 , \$delete_wire$326923 , \$delete_wire$326922 , \$delete_wire$326921 , \$delete_wire$326920 , \$delete_wire$326919 , \$delete_wire$326918 , \$delete_wire$326917 , \$delete_wire$326916 , \$delete_wire$326915 , \$delete_wire$326914 , \$delete_wire$326913 , \$delete_wire$326912 , \$delete_wire$326911 , \$delete_wire$326910 , \$delete_wire$326909 , \$delete_wire$326908 , \$delete_wire$326907 , \$delete_wire$326906 , \$delete_wire$326905 , \$delete_wire$326904 , \$delete_wire$326903 , \$delete_wire$326902 , \$delete_wire$326901 , \$delete_wire$326900 , \$delete_wire$326899 , \$delete_wire$326898 , \$delete_wire$326897 , \$delete_wire$326896 , \$delete_wire$326895 , \$delete_wire$326894 , \$delete_wire$326893  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1_0[107] , \multi_enc_decx2x4.dataout1_0[106] , \multi_enc_decx2x4.dataout1_0[105] , \multi_enc_decx2x4.dataout1_0[104]  }),
    .RPARITY_B({ \$delete_wire$326928 , \$delete_wire$326927 , \$delete_wire$326926 , \$delete_wire$326925  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U021.$auto_16.0.3  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1111[6] , \$abc$218705$auto_1111[5] , \$abc$218705$auto_1111[4] , \$abc$218705$auto_1111[3] , \$abc$218705$auto_1111[2] , \$abc$218705$auto_1111[1] , \$abc$218705$auto_1111[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$326940 , \$delete_wire$326939 , \$delete_wire$326938 , \$delete_wire$326937 , \$delete_wire$326936 , \$delete_wire$326935 , \$delete_wire$326934 , \$delete_wire$326933 , \$delete_wire$326932 , \$delete_wire$326931 , \$delete_wire$326930 , \$delete_wire$326929 , \multi_enc_decx2x4.dataout1_0[127] , \multi_enc_decx2x4.dataout1_0[126] , \multi_enc_decx2x4.dataout1_0[125] , \multi_enc_decx2x4.dataout1_0[124] , \multi_enc_decx2x4.dataout1_0[123] , \multi_enc_decx2x4.dataout1_0[122] , \multi_enc_decx2x4.dataout1_0[121] , \multi_enc_decx2x4.dataout1_0[120] , \multi_enc_decx2x4.dataout1_0[119] , \multi_enc_decx2x4.dataout1_0[118] , \multi_enc_decx2x4.dataout1_0[117] , \multi_enc_decx2x4.dataout1_0[116] , \multi_enc_decx2x4.dataout1_0[115] , \multi_enc_decx2x4.dataout1_0[114] , \multi_enc_decx2x4.dataout1_0[113] , \multi_enc_decx2x4.dataout1_0[112] , \multi_enc_decx2x4.dataout1_0[111] , \multi_enc_decx2x4.dataout1_0[110] , \multi_enc_decx2x4.dataout1_0[109] , \multi_enc_decx2x4.dataout1_0[108]  }),
    .RDATA_B({ \$delete_wire$326972 , \$delete_wire$326971 , \$delete_wire$326970 , \$delete_wire$326969 , \$delete_wire$326968 , \$delete_wire$326967 , \$delete_wire$326966 , \$delete_wire$326965 , \$delete_wire$326964 , \$delete_wire$326963 , \$delete_wire$326962 , \$delete_wire$326961 , \$delete_wire$326960 , \$delete_wire$326959 , \$delete_wire$326958 , \$delete_wire$326957 , \$delete_wire$326956 , \$delete_wire$326955 , \$delete_wire$326954 , \$delete_wire$326953 , \$delete_wire$326952 , \$delete_wire$326951 , \$delete_wire$326950 , \$delete_wire$326949 , \$delete_wire$326948 , \$delete_wire$326947 , \$delete_wire$326946 , \$delete_wire$326945 , \$delete_wire$326944 , \$delete_wire$326943 , \$delete_wire$326942 , \$delete_wire$326941  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$326976 , \$delete_wire$326975 , \$delete_wire$326974 , \$delete_wire$326973  }),
    .RPARITY_B({ \$delete_wire$326980 , \$delete_wire$326979 , \$delete_wire$326978 , \$delete_wire$326977  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U021.$auto_20.0.0  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1111[6] , \$abc$218705$auto_1111[5] , \$abc$218705$auto_1111[4] , \$abc$218705$auto_1111[3] , \$abc$218705$auto_1111[2] , \$abc$218705$auto_1111[1] , \$abc$218705$auto_1111[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1_0[31] , \multi_enc_decx2x4.dataout1_0[30] , \multi_enc_decx2x4.dataout1_0[29] , \multi_enc_decx2x4.dataout1_0[28] , \multi_enc_decx2x4.dataout1_0[27] , \multi_enc_decx2x4.dataout1_0[26] , \multi_enc_decx2x4.dataout1_0[25] , \multi_enc_decx2x4.dataout1_0[24] , \multi_enc_decx2x4.dataout1_0[23] , \multi_enc_decx2x4.dataout1_0[22] , \multi_enc_decx2x4.dataout1_0[21] , \multi_enc_decx2x4.dataout1_0[20] , \multi_enc_decx2x4.dataout1_0[19] , \multi_enc_decx2x4.dataout1_0[18] , \multi_enc_decx2x4.dataout1_0[17] , \multi_enc_decx2x4.dataout1_0[16] , \multi_enc_decx2x4.dataout1_0[15] , \multi_enc_decx2x4.dataout1_0[14] , \multi_enc_decx2x4.dataout1_0[13] , \multi_enc_decx2x4.dataout1_0[12] , \multi_enc_decx2x4.dataout1_0[11] , \multi_enc_decx2x4.dataout1_0[10] , \multi_enc_decx2x4.dataout1_0[9] , \multi_enc_decx2x4.dataout1_0[8] , \multi_enc_decx2x4.dataout1_0[7] , \multi_enc_decx2x4.dataout1_0[6] , \multi_enc_decx2x4.dataout1_0[5] , \multi_enc_decx2x4.dataout1_0[4] , \multi_enc_decx2x4.dataout1_0[3] , \multi_enc_decx2x4.dataout1_0[2] , \multi_enc_decx2x4.dataout1_0[1] , \multi_enc_decx2x4.dataout1_0[0]  }),
    .RDATA_B({ \$delete_wire$327012 , \$delete_wire$327011 , \$delete_wire$327010 , \$delete_wire$327009 , \$delete_wire$327008 , \$delete_wire$327007 , \$delete_wire$327006 , \$delete_wire$327005 , \$delete_wire$327004 , \$delete_wire$327003 , \$delete_wire$327002 , \$delete_wire$327001 , \$delete_wire$327000 , \$delete_wire$326999 , \$delete_wire$326998 , \$delete_wire$326997 , \$delete_wire$326996 , \$delete_wire$326995 , \$delete_wire$326994 , \$delete_wire$326993 , \$delete_wire$326992 , \$delete_wire$326991 , \$delete_wire$326990 , \$delete_wire$326989 , \$delete_wire$326988 , \$delete_wire$326987 , \$delete_wire$326986 , \$delete_wire$326985 , \$delete_wire$326984 , \$delete_wire$326983 , \$delete_wire$326982 , \$delete_wire$326981  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1_0[35] , \multi_enc_decx2x4.dataout1_0[34] , \multi_enc_decx2x4.dataout1_0[33] , \multi_enc_decx2x4.dataout1_0[32]  }),
    .RPARITY_B({ \$delete_wire$327016 , \$delete_wire$327015 , \$delete_wire$327014 , \$delete_wire$327013  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U021.$auto_20.0.1  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1111[6] , \$abc$218705$auto_1111[5] , \$abc$218705$auto_1111[4] , \$abc$218705$auto_1111[3] , \$abc$218705$auto_1111[2] , \$abc$218705$auto_1111[1] , \$abc$218705$auto_1111[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1_0[67] , \multi_enc_decx2x4.dataout1_0[66] , \multi_enc_decx2x4.dataout1_0[65] , \multi_enc_decx2x4.dataout1_0[64] , \multi_enc_decx2x4.dataout1_0[63] , \multi_enc_decx2x4.dataout1_0[62] , \multi_enc_decx2x4.dataout1_0[61] , \multi_enc_decx2x4.dataout1_0[60] , \multi_enc_decx2x4.dataout1_0[59] , \multi_enc_decx2x4.dataout1_0[58] , \multi_enc_decx2x4.dataout1_0[57] , \multi_enc_decx2x4.dataout1_0[56] , \multi_enc_decx2x4.dataout1_0[55] , \multi_enc_decx2x4.dataout1_0[54] , \multi_enc_decx2x4.dataout1_0[53] , \multi_enc_decx2x4.dataout1_0[52] , \multi_enc_decx2x4.dataout1_0[51] , \multi_enc_decx2x4.dataout1_0[50] , \multi_enc_decx2x4.dataout1_0[49] , \multi_enc_decx2x4.dataout1_0[48] , \multi_enc_decx2x4.dataout1_0[47] , \multi_enc_decx2x4.dataout1_0[46] , \multi_enc_decx2x4.dataout1_0[45] , \multi_enc_decx2x4.dataout1_0[44] , \multi_enc_decx2x4.dataout1_0[43] , \multi_enc_decx2x4.dataout1_0[42] , \multi_enc_decx2x4.dataout1_0[41] , \multi_enc_decx2x4.dataout1_0[40] , \multi_enc_decx2x4.dataout1_0[39] , \multi_enc_decx2x4.dataout1_0[38] , \multi_enc_decx2x4.dataout1_0[37] , \multi_enc_decx2x4.dataout1_0[36]  }),
    .RDATA_B({ \$delete_wire$327048 , \$delete_wire$327047 , \$delete_wire$327046 , \$delete_wire$327045 , \$delete_wire$327044 , \$delete_wire$327043 , \$delete_wire$327042 , \$delete_wire$327041 , \$delete_wire$327040 , \$delete_wire$327039 , \$delete_wire$327038 , \$delete_wire$327037 , \$delete_wire$327036 , \$delete_wire$327035 , \$delete_wire$327034 , \$delete_wire$327033 , \$delete_wire$327032 , \$delete_wire$327031 , \$delete_wire$327030 , \$delete_wire$327029 , \$delete_wire$327028 , \$delete_wire$327027 , \$delete_wire$327026 , \$delete_wire$327025 , \$delete_wire$327024 , \$delete_wire$327023 , \$delete_wire$327022 , \$delete_wire$327021 , \$delete_wire$327020 , \$delete_wire$327019 , \$delete_wire$327018 , \$delete_wire$327017  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1_0[71] , \multi_enc_decx2x4.dataout1_0[70] , \multi_enc_decx2x4.dataout1_0[69] , \multi_enc_decx2x4.dataout1_0[68]  }),
    .RPARITY_B({ \$delete_wire$327052 , \$delete_wire$327051 , \$delete_wire$327050 , \$delete_wire$327049  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U021.$auto_20.0.2  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1111[6] , \$abc$218705$auto_1111[5] , \$abc$218705$auto_1111[4] , \$abc$218705$auto_1111[3] , \$abc$218705$auto_1111[2] , \$abc$218705$auto_1111[1] , \$abc$218705$auto_1111[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1_0[103] , \multi_enc_decx2x4.dataout1_0[102] , \multi_enc_decx2x4.dataout1_0[101] , \multi_enc_decx2x4.dataout1_0[100] , \multi_enc_decx2x4.dataout1_0[99] , \multi_enc_decx2x4.dataout1_0[98] , \multi_enc_decx2x4.dataout1_0[97] , \multi_enc_decx2x4.dataout1_0[96] , \multi_enc_decx2x4.dataout1_0[95] , \multi_enc_decx2x4.dataout1_0[94] , \multi_enc_decx2x4.dataout1_0[93] , \multi_enc_decx2x4.dataout1_0[92] , \multi_enc_decx2x4.dataout1_0[91] , \multi_enc_decx2x4.dataout1_0[90] , \multi_enc_decx2x4.dataout1_0[89] , \multi_enc_decx2x4.dataout1_0[88] , \multi_enc_decx2x4.dataout1_0[87] , \multi_enc_decx2x4.dataout1_0[86] , \multi_enc_decx2x4.dataout1_0[85] , \multi_enc_decx2x4.dataout1_0[84] , \multi_enc_decx2x4.dataout1_0[83] , \multi_enc_decx2x4.dataout1_0[82] , \multi_enc_decx2x4.dataout1_0[81] , \multi_enc_decx2x4.dataout1_0[80] , \multi_enc_decx2x4.dataout1_0[79] , \multi_enc_decx2x4.dataout1_0[78] , \multi_enc_decx2x4.dataout1_0[77] , \multi_enc_decx2x4.dataout1_0[76] , \multi_enc_decx2x4.dataout1_0[75] , \multi_enc_decx2x4.dataout1_0[74] , \multi_enc_decx2x4.dataout1_0[73] , \multi_enc_decx2x4.dataout1_0[72]  }),
    .RDATA_B({ \$delete_wire$327084 , \$delete_wire$327083 , \$delete_wire$327082 , \$delete_wire$327081 , \$delete_wire$327080 , \$delete_wire$327079 , \$delete_wire$327078 , \$delete_wire$327077 , \$delete_wire$327076 , \$delete_wire$327075 , \$delete_wire$327074 , \$delete_wire$327073 , \$delete_wire$327072 , \$delete_wire$327071 , \$delete_wire$327070 , \$delete_wire$327069 , \$delete_wire$327068 , \$delete_wire$327067 , \$delete_wire$327066 , \$delete_wire$327065 , \$delete_wire$327064 , \$delete_wire$327063 , \$delete_wire$327062 , \$delete_wire$327061 , \$delete_wire$327060 , \$delete_wire$327059 , \$delete_wire$327058 , \$delete_wire$327057 , \$delete_wire$327056 , \$delete_wire$327055 , \$delete_wire$327054 , \$delete_wire$327053  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1_0[107] , \multi_enc_decx2x4.dataout1_0[106] , \multi_enc_decx2x4.dataout1_0[105] , \multi_enc_decx2x4.dataout1_0[104]  }),
    .RPARITY_B({ \$delete_wire$327088 , \$delete_wire$327087 , \$delete_wire$327086 , \$delete_wire$327085  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_0.\U021.$auto_20.0.3  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1111[6] , \$abc$218705$auto_1111[5] , \$abc$218705$auto_1111[4] , \$abc$218705$auto_1111[3] , \$abc$218705$auto_1111[2] , \$abc$218705$auto_1111[1] , \$abc$218705$auto_1111[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$327100 , \$delete_wire$327099 , \$delete_wire$327098 , \$delete_wire$327097 , \$delete_wire$327096 , \$delete_wire$327095 , \$delete_wire$327094 , \$delete_wire$327093 , \$delete_wire$327092 , \$delete_wire$327091 , \$delete_wire$327090 , \$delete_wire$327089 , \multi_enc_decx2x4.dataout1_0[127] , \multi_enc_decx2x4.dataout1_0[126] , \multi_enc_decx2x4.dataout1_0[125] , \multi_enc_decx2x4.dataout1_0[124] , \multi_enc_decx2x4.dataout1_0[123] , \multi_enc_decx2x4.dataout1_0[122] , \multi_enc_decx2x4.dataout1_0[121] , \multi_enc_decx2x4.dataout1_0[120] , \multi_enc_decx2x4.dataout1_0[119] , \multi_enc_decx2x4.dataout1_0[118] , \multi_enc_decx2x4.dataout1_0[117] , \multi_enc_decx2x4.dataout1_0[116] , \multi_enc_decx2x4.dataout1_0[115] , \multi_enc_decx2x4.dataout1_0[114] , \multi_enc_decx2x4.dataout1_0[113] , \multi_enc_decx2x4.dataout1_0[112] , \multi_enc_decx2x4.dataout1_0[111] , \multi_enc_decx2x4.dataout1_0[110] , \multi_enc_decx2x4.dataout1_0[109] , \multi_enc_decx2x4.dataout1_0[108]  }),
    .RDATA_B({ \$delete_wire$327132 , \$delete_wire$327131 , \$delete_wire$327130 , \$delete_wire$327129 , \$delete_wire$327128 , \$delete_wire$327127 , \$delete_wire$327126 , \$delete_wire$327125 , \$delete_wire$327124 , \$delete_wire$327123 , \$delete_wire$327122 , \$delete_wire$327121 , \$delete_wire$327120 , \$delete_wire$327119 , \$delete_wire$327118 , \$delete_wire$327117 , \$delete_wire$327116 , \$delete_wire$327115 , \$delete_wire$327114 , \$delete_wire$327113 , \$delete_wire$327112 , \$delete_wire$327111 , \$delete_wire$327110 , \$delete_wire$327109 , \$delete_wire$327108 , \$delete_wire$327107 , \$delete_wire$327106 , \$delete_wire$327105 , \$delete_wire$327104 , \$delete_wire$327103 , \$delete_wire$327102 , \$delete_wire$327101  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$327136 , \$delete_wire$327135 , \$delete_wire$327134 , \$delete_wire$327133  }),
    .RPARITY_B({ \$delete_wire$327140 , \$delete_wire$327139 , \$delete_wire$327138 , \$delete_wire$327137  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U02.$auto_16.0.0  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1117[6] , \$abc$218705$auto_1117[5] , \$abc$218705$auto_1117[4] , \$abc$218705$auto_1117[3] , \$abc$218705$auto_1117[2] , \$abc$218705$auto_1117[1] , \$abc$218705$auto_1117[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout_0[31] , \multi_enc_decx2x4.dataout_0[30] , \multi_enc_decx2x4.dataout_0[29] , \multi_enc_decx2x4.dataout_0[28] , \multi_enc_decx2x4.dataout_0[27] , \multi_enc_decx2x4.dataout_0[26] , \multi_enc_decx2x4.dataout_0[25] , \multi_enc_decx2x4.dataout_0[24] , \multi_enc_decx2x4.dataout_0[23] , \multi_enc_decx2x4.dataout_0[22] , \multi_enc_decx2x4.dataout_0[21] , \multi_enc_decx2x4.dataout_0[20] , \multi_enc_decx2x4.dataout_0[19] , \multi_enc_decx2x4.dataout_0[18] , \multi_enc_decx2x4.dataout_0[17] , \multi_enc_decx2x4.dataout_0[16] , \multi_enc_decx2x4.dataout_0[15] , \multi_enc_decx2x4.dataout_0[14] , \multi_enc_decx2x4.dataout_0[13] , \multi_enc_decx2x4.dataout_0[12] , \multi_enc_decx2x4.dataout_0[11] , \multi_enc_decx2x4.dataout_0[10] , \multi_enc_decx2x4.dataout_0[9] , \multi_enc_decx2x4.dataout_0[8] , \multi_enc_decx2x4.dataout_0[7] , \multi_enc_decx2x4.dataout_0[6] , \multi_enc_decx2x4.dataout_0[5] , \multi_enc_decx2x4.dataout_0[4] , \multi_enc_decx2x4.dataout_0[3] , \multi_enc_decx2x4.dataout_0[2] , \multi_enc_decx2x4.dataout_0[1] , \multi_enc_decx2x4.dataout_0[0]  }),
    .RDATA_B({ \$delete_wire$327172 , \$delete_wire$327171 , \$delete_wire$327170 , \$delete_wire$327169 , \$delete_wire$327168 , \$delete_wire$327167 , \$delete_wire$327166 , \$delete_wire$327165 , \$delete_wire$327164 , \$delete_wire$327163 , \$delete_wire$327162 , \$delete_wire$327161 , \$delete_wire$327160 , \$delete_wire$327159 , \$delete_wire$327158 , \$delete_wire$327157 , \$delete_wire$327156 , \$delete_wire$327155 , \$delete_wire$327154 , \$delete_wire$327153 , \$delete_wire$327152 , \$delete_wire$327151 , \$delete_wire$327150 , \$delete_wire$327149 , \$delete_wire$327148 , \$delete_wire$327147 , \$delete_wire$327146 , \$delete_wire$327145 , \$delete_wire$327144 , \$delete_wire$327143 , \$delete_wire$327142 , \$delete_wire$327141  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout_0[35] , \multi_enc_decx2x4.dataout_0[34] , \multi_enc_decx2x4.dataout_0[33] , \multi_enc_decx2x4.dataout_0[32]  }),
    .RPARITY_B({ \$delete_wire$327176 , \$delete_wire$327175 , \$delete_wire$327174 , \$delete_wire$327173  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U02.$auto_16.0.1  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1117[6] , \$abc$218705$auto_1117[5] , \$abc$218705$auto_1117[4] , \$abc$218705$auto_1117[3] , \$abc$218705$auto_1117[2] , \$abc$218705$auto_1117[1] , \$abc$218705$auto_1117[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout_0[67] , \multi_enc_decx2x4.dataout_0[66] , \multi_enc_decx2x4.dataout_0[65] , \multi_enc_decx2x4.dataout_0[64] , \multi_enc_decx2x4.dataout_0[63] , \multi_enc_decx2x4.dataout_0[62] , \multi_enc_decx2x4.dataout_0[61] , \multi_enc_decx2x4.dataout_0[60] , \multi_enc_decx2x4.dataout_0[59] , \multi_enc_decx2x4.dataout_0[58] , \multi_enc_decx2x4.dataout_0[57] , \multi_enc_decx2x4.dataout_0[56] , \multi_enc_decx2x4.dataout_0[55] , \multi_enc_decx2x4.dataout_0[54] , \multi_enc_decx2x4.dataout_0[53] , \multi_enc_decx2x4.dataout_0[52] , \multi_enc_decx2x4.dataout_0[51] , \multi_enc_decx2x4.dataout_0[50] , \multi_enc_decx2x4.dataout_0[49] , \multi_enc_decx2x4.dataout_0[48] , \multi_enc_decx2x4.dataout_0[47] , \multi_enc_decx2x4.dataout_0[46] , \multi_enc_decx2x4.dataout_0[45] , \multi_enc_decx2x4.dataout_0[44] , \multi_enc_decx2x4.dataout_0[43] , \multi_enc_decx2x4.dataout_0[42] , \multi_enc_decx2x4.dataout_0[41] , \multi_enc_decx2x4.dataout_0[40] , \multi_enc_decx2x4.dataout_0[39] , \multi_enc_decx2x4.dataout_0[38] , \multi_enc_decx2x4.dataout_0[37] , \multi_enc_decx2x4.dataout_0[36]  }),
    .RDATA_B({ \$delete_wire$327208 , \$delete_wire$327207 , \$delete_wire$327206 , \$delete_wire$327205 , \$delete_wire$327204 , \$delete_wire$327203 , \$delete_wire$327202 , \$delete_wire$327201 , \$delete_wire$327200 , \$delete_wire$327199 , \$delete_wire$327198 , \$delete_wire$327197 , \$delete_wire$327196 , \$delete_wire$327195 , \$delete_wire$327194 , \$delete_wire$327193 , \$delete_wire$327192 , \$delete_wire$327191 , \$delete_wire$327190 , \$delete_wire$327189 , \$delete_wire$327188 , \$delete_wire$327187 , \$delete_wire$327186 , \$delete_wire$327185 , \$delete_wire$327184 , \$delete_wire$327183 , \$delete_wire$327182 , \$delete_wire$327181 , \$delete_wire$327180 , \$delete_wire$327179 , \$delete_wire$327178 , \$delete_wire$327177  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout_0[71] , \multi_enc_decx2x4.dataout_0[70] , \multi_enc_decx2x4.dataout_0[69] , \multi_enc_decx2x4.dataout_0[68]  }),
    .RPARITY_B({ \$delete_wire$327212 , \$delete_wire$327211 , \$delete_wire$327210 , \$delete_wire$327209  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U02.$auto_16.0.2  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1117[6] , \$abc$218705$auto_1117[5] , \$abc$218705$auto_1117[4] , \$abc$218705$auto_1117[3] , \$abc$218705$auto_1117[2] , \$abc$218705$auto_1117[1] , \$abc$218705$auto_1117[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout_0[103] , \multi_enc_decx2x4.dataout_0[102] , \multi_enc_decx2x4.dataout_0[101] , \multi_enc_decx2x4.dataout_0[100] , \multi_enc_decx2x4.dataout_0[99] , \multi_enc_decx2x4.dataout_0[98] , \multi_enc_decx2x4.dataout_0[97] , \multi_enc_decx2x4.dataout_0[96] , \multi_enc_decx2x4.dataout_0[95] , \multi_enc_decx2x4.dataout_0[94] , \multi_enc_decx2x4.dataout_0[93] , \multi_enc_decx2x4.dataout_0[92] , \multi_enc_decx2x4.dataout_0[91] , \multi_enc_decx2x4.dataout_0[90] , \multi_enc_decx2x4.dataout_0[89] , \multi_enc_decx2x4.dataout_0[88] , \multi_enc_decx2x4.dataout_0[87] , \multi_enc_decx2x4.dataout_0[86] , \multi_enc_decx2x4.dataout_0[85] , \multi_enc_decx2x4.dataout_0[84] , \multi_enc_decx2x4.dataout_0[83] , \multi_enc_decx2x4.dataout_0[82] , \multi_enc_decx2x4.dataout_0[81] , \multi_enc_decx2x4.dataout_0[80] , \multi_enc_decx2x4.dataout_0[79] , \multi_enc_decx2x4.dataout_0[78] , \multi_enc_decx2x4.dataout_0[77] , \multi_enc_decx2x4.dataout_0[76] , \multi_enc_decx2x4.dataout_0[75] , \multi_enc_decx2x4.dataout_0[74] , \multi_enc_decx2x4.dataout_0[73] , \multi_enc_decx2x4.dataout_0[72]  }),
    .RDATA_B({ \$delete_wire$327244 , \$delete_wire$327243 , \$delete_wire$327242 , \$delete_wire$327241 , \$delete_wire$327240 , \$delete_wire$327239 , \$delete_wire$327238 , \$delete_wire$327237 , \$delete_wire$327236 , \$delete_wire$327235 , \$delete_wire$327234 , \$delete_wire$327233 , \$delete_wire$327232 , \$delete_wire$327231 , \$delete_wire$327230 , \$delete_wire$327229 , \$delete_wire$327228 , \$delete_wire$327227 , \$delete_wire$327226 , \$delete_wire$327225 , \$delete_wire$327224 , \$delete_wire$327223 , \$delete_wire$327222 , \$delete_wire$327221 , \$delete_wire$327220 , \$delete_wire$327219 , \$delete_wire$327218 , \$delete_wire$327217 , \$delete_wire$327216 , \$delete_wire$327215 , \$delete_wire$327214 , \$delete_wire$327213  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout_0[107] , \multi_enc_decx2x4.dataout_0[106] , \multi_enc_decx2x4.dataout_0[105] , \multi_enc_decx2x4.dataout_0[104]  }),
    .RPARITY_B({ \$delete_wire$327248 , \$delete_wire$327247 , \$delete_wire$327246 , \$delete_wire$327245  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U02.$auto_16.0.3  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1117[6] , \$abc$218705$auto_1117[5] , \$abc$218705$auto_1117[4] , \$abc$218705$auto_1117[3] , \$abc$218705$auto_1117[2] , \$abc$218705$auto_1117[1] , \$abc$218705$auto_1117[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$327260 , \$delete_wire$327259 , \$delete_wire$327258 , \$delete_wire$327257 , \$delete_wire$327256 , \$delete_wire$327255 , \$delete_wire$327254 , \$delete_wire$327253 , \$delete_wire$327252 , \$delete_wire$327251 , \$delete_wire$327250 , \$delete_wire$327249 , \multi_enc_decx2x4.dataout_0[127] , \multi_enc_decx2x4.dataout_0[126] , \multi_enc_decx2x4.dataout_0[125] , \multi_enc_decx2x4.dataout_0[124] , \multi_enc_decx2x4.dataout_0[123] , \multi_enc_decx2x4.dataout_0[122] , \multi_enc_decx2x4.dataout_0[121] , \multi_enc_decx2x4.dataout_0[120] , \multi_enc_decx2x4.dataout_0[119] , \multi_enc_decx2x4.dataout_0[118] , \multi_enc_decx2x4.dataout_0[117] , \multi_enc_decx2x4.dataout_0[116] , \multi_enc_decx2x4.dataout_0[115] , \multi_enc_decx2x4.dataout_0[114] , \multi_enc_decx2x4.dataout_0[113] , \multi_enc_decx2x4.dataout_0[112] , \multi_enc_decx2x4.dataout_0[111] , \multi_enc_decx2x4.dataout_0[110] , \multi_enc_decx2x4.dataout_0[109] , \multi_enc_decx2x4.dataout_0[108]  }),
    .RDATA_B({ \$delete_wire$327292 , \$delete_wire$327291 , \$delete_wire$327290 , \$delete_wire$327289 , \$delete_wire$327288 , \$delete_wire$327287 , \$delete_wire$327286 , \$delete_wire$327285 , \$delete_wire$327284 , \$delete_wire$327283 , \$delete_wire$327282 , \$delete_wire$327281 , \$delete_wire$327280 , \$delete_wire$327279 , \$delete_wire$327278 , \$delete_wire$327277 , \$delete_wire$327276 , \$delete_wire$327275 , \$delete_wire$327274 , \$delete_wire$327273 , \$delete_wire$327272 , \$delete_wire$327271 , \$delete_wire$327270 , \$delete_wire$327269 , \$delete_wire$327268 , \$delete_wire$327267 , \$delete_wire$327266 , \$delete_wire$327265 , \$delete_wire$327264 , \$delete_wire$327263 , \$delete_wire$327262 , \$delete_wire$327261  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$327296 , \$delete_wire$327295 , \$delete_wire$327294 , \$delete_wire$327293  }),
    .RPARITY_B({ \$delete_wire$327300 , \$delete_wire$327299 , \$delete_wire$327298 , \$delete_wire$327297  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U02.$auto_20.0.0  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1117[6] , \$abc$218705$auto_1117[5] , \$abc$218705$auto_1117[4] , \$abc$218705$auto_1117[3] , \$abc$218705$auto_1117[2] , \$abc$218705$auto_1117[1] , \$abc$218705$auto_1117[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout_0[31] , \multi_enc_decx2x4.dataout_0[30] , \multi_enc_decx2x4.dataout_0[29] , \multi_enc_decx2x4.dataout_0[28] , \multi_enc_decx2x4.dataout_0[27] , \multi_enc_decx2x4.dataout_0[26] , \multi_enc_decx2x4.dataout_0[25] , \multi_enc_decx2x4.dataout_0[24] , \multi_enc_decx2x4.dataout_0[23] , \multi_enc_decx2x4.dataout_0[22] , \multi_enc_decx2x4.dataout_0[21] , \multi_enc_decx2x4.dataout_0[20] , \multi_enc_decx2x4.dataout_0[19] , \multi_enc_decx2x4.dataout_0[18] , \multi_enc_decx2x4.dataout_0[17] , \multi_enc_decx2x4.dataout_0[16] , \multi_enc_decx2x4.dataout_0[15] , \multi_enc_decx2x4.dataout_0[14] , \multi_enc_decx2x4.dataout_0[13] , \multi_enc_decx2x4.dataout_0[12] , \multi_enc_decx2x4.dataout_0[11] , \multi_enc_decx2x4.dataout_0[10] , \multi_enc_decx2x4.dataout_0[9] , \multi_enc_decx2x4.dataout_0[8] , \multi_enc_decx2x4.dataout_0[7] , \multi_enc_decx2x4.dataout_0[6] , \multi_enc_decx2x4.dataout_0[5] , \multi_enc_decx2x4.dataout_0[4] , \multi_enc_decx2x4.dataout_0[3] , \multi_enc_decx2x4.dataout_0[2] , \multi_enc_decx2x4.dataout_0[1] , \multi_enc_decx2x4.dataout_0[0]  }),
    .RDATA_B({ \$delete_wire$327332 , \$delete_wire$327331 , \$delete_wire$327330 , \$delete_wire$327329 , \$delete_wire$327328 , \$delete_wire$327327 , \$delete_wire$327326 , \$delete_wire$327325 , \$delete_wire$327324 , \$delete_wire$327323 , \$delete_wire$327322 , \$delete_wire$327321 , \$delete_wire$327320 , \$delete_wire$327319 , \$delete_wire$327318 , \$delete_wire$327317 , \$delete_wire$327316 , \$delete_wire$327315 , \$delete_wire$327314 , \$delete_wire$327313 , \$delete_wire$327312 , \$delete_wire$327311 , \$delete_wire$327310 , \$delete_wire$327309 , \$delete_wire$327308 , \$delete_wire$327307 , \$delete_wire$327306 , \$delete_wire$327305 , \$delete_wire$327304 , \$delete_wire$327303 , \$delete_wire$327302 , \$delete_wire$327301  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout_0[35] , \multi_enc_decx2x4.dataout_0[34] , \multi_enc_decx2x4.dataout_0[33] , \multi_enc_decx2x4.dataout_0[32]  }),
    .RPARITY_B({ \$delete_wire$327336 , \$delete_wire$327335 , \$delete_wire$327334 , \$delete_wire$327333  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U02.$auto_20.0.1  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1117[6] , \$abc$218705$auto_1117[5] , \$abc$218705$auto_1117[4] , \$abc$218705$auto_1117[3] , \$abc$218705$auto_1117[2] , \$abc$218705$auto_1117[1] , \$abc$218705$auto_1117[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout_0[67] , \multi_enc_decx2x4.dataout_0[66] , \multi_enc_decx2x4.dataout_0[65] , \multi_enc_decx2x4.dataout_0[64] , \multi_enc_decx2x4.dataout_0[63] , \multi_enc_decx2x4.dataout_0[62] , \multi_enc_decx2x4.dataout_0[61] , \multi_enc_decx2x4.dataout_0[60] , \multi_enc_decx2x4.dataout_0[59] , \multi_enc_decx2x4.dataout_0[58] , \multi_enc_decx2x4.dataout_0[57] , \multi_enc_decx2x4.dataout_0[56] , \multi_enc_decx2x4.dataout_0[55] , \multi_enc_decx2x4.dataout_0[54] , \multi_enc_decx2x4.dataout_0[53] , \multi_enc_decx2x4.dataout_0[52] , \multi_enc_decx2x4.dataout_0[51] , \multi_enc_decx2x4.dataout_0[50] , \multi_enc_decx2x4.dataout_0[49] , \multi_enc_decx2x4.dataout_0[48] , \multi_enc_decx2x4.dataout_0[47] , \multi_enc_decx2x4.dataout_0[46] , \multi_enc_decx2x4.dataout_0[45] , \multi_enc_decx2x4.dataout_0[44] , \multi_enc_decx2x4.dataout_0[43] , \multi_enc_decx2x4.dataout_0[42] , \multi_enc_decx2x4.dataout_0[41] , \multi_enc_decx2x4.dataout_0[40] , \multi_enc_decx2x4.dataout_0[39] , \multi_enc_decx2x4.dataout_0[38] , \multi_enc_decx2x4.dataout_0[37] , \multi_enc_decx2x4.dataout_0[36]  }),
    .RDATA_B({ \$delete_wire$327368 , \$delete_wire$327367 , \$delete_wire$327366 , \$delete_wire$327365 , \$delete_wire$327364 , \$delete_wire$327363 , \$delete_wire$327362 , \$delete_wire$327361 , \$delete_wire$327360 , \$delete_wire$327359 , \$delete_wire$327358 , \$delete_wire$327357 , \$delete_wire$327356 , \$delete_wire$327355 , \$delete_wire$327354 , \$delete_wire$327353 , \$delete_wire$327352 , \$delete_wire$327351 , \$delete_wire$327350 , \$delete_wire$327349 , \$delete_wire$327348 , \$delete_wire$327347 , \$delete_wire$327346 , \$delete_wire$327345 , \$delete_wire$327344 , \$delete_wire$327343 , \$delete_wire$327342 , \$delete_wire$327341 , \$delete_wire$327340 , \$delete_wire$327339 , \$delete_wire$327338 , \$delete_wire$327337  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout_0[71] , \multi_enc_decx2x4.dataout_0[70] , \multi_enc_decx2x4.dataout_0[69] , \multi_enc_decx2x4.dataout_0[68]  }),
    .RPARITY_B({ \$delete_wire$327372 , \$delete_wire$327371 , \$delete_wire$327370 , \$delete_wire$327369  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U02.$auto_20.0.2  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1117[6] , \$abc$218705$auto_1117[5] , \$abc$218705$auto_1117[4] , \$abc$218705$auto_1117[3] , \$abc$218705$auto_1117[2] , \$abc$218705$auto_1117[1] , \$abc$218705$auto_1117[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout_0[103] , \multi_enc_decx2x4.dataout_0[102] , \multi_enc_decx2x4.dataout_0[101] , \multi_enc_decx2x4.dataout_0[100] , \multi_enc_decx2x4.dataout_0[99] , \multi_enc_decx2x4.dataout_0[98] , \multi_enc_decx2x4.dataout_0[97] , \multi_enc_decx2x4.dataout_0[96] , \multi_enc_decx2x4.dataout_0[95] , \multi_enc_decx2x4.dataout_0[94] , \multi_enc_decx2x4.dataout_0[93] , \multi_enc_decx2x4.dataout_0[92] , \multi_enc_decx2x4.dataout_0[91] , \multi_enc_decx2x4.dataout_0[90] , \multi_enc_decx2x4.dataout_0[89] , \multi_enc_decx2x4.dataout_0[88] , \multi_enc_decx2x4.dataout_0[87] , \multi_enc_decx2x4.dataout_0[86] , \multi_enc_decx2x4.dataout_0[85] , \multi_enc_decx2x4.dataout_0[84] , \multi_enc_decx2x4.dataout_0[83] , \multi_enc_decx2x4.dataout_0[82] , \multi_enc_decx2x4.dataout_0[81] , \multi_enc_decx2x4.dataout_0[80] , \multi_enc_decx2x4.dataout_0[79] , \multi_enc_decx2x4.dataout_0[78] , \multi_enc_decx2x4.dataout_0[77] , \multi_enc_decx2x4.dataout_0[76] , \multi_enc_decx2x4.dataout_0[75] , \multi_enc_decx2x4.dataout_0[74] , \multi_enc_decx2x4.dataout_0[73] , \multi_enc_decx2x4.dataout_0[72]  }),
    .RDATA_B({ \$delete_wire$327404 , \$delete_wire$327403 , \$delete_wire$327402 , \$delete_wire$327401 , \$delete_wire$327400 , \$delete_wire$327399 , \$delete_wire$327398 , \$delete_wire$327397 , \$delete_wire$327396 , \$delete_wire$327395 , \$delete_wire$327394 , \$delete_wire$327393 , \$delete_wire$327392 , \$delete_wire$327391 , \$delete_wire$327390 , \$delete_wire$327389 , \$delete_wire$327388 , \$delete_wire$327387 , \$delete_wire$327386 , \$delete_wire$327385 , \$delete_wire$327384 , \$delete_wire$327383 , \$delete_wire$327382 , \$delete_wire$327381 , \$delete_wire$327380 , \$delete_wire$327379 , \$delete_wire$327378 , \$delete_wire$327377 , \$delete_wire$327376 , \$delete_wire$327375 , \$delete_wire$327374 , \$delete_wire$327373  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout_0[107] , \multi_enc_decx2x4.dataout_0[106] , \multi_enc_decx2x4.dataout_0[105] , \multi_enc_decx2x4.dataout_0[104]  }),
    .RPARITY_B({ \$delete_wire$327408 , \$delete_wire$327407 , \$delete_wire$327406 , \$delete_wire$327405  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U02.$auto_20.0.3  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1117[6] , \$abc$218705$auto_1117[5] , \$abc$218705$auto_1117[4] , \$abc$218705$auto_1117[3] , \$abc$218705$auto_1117[2] , \$abc$218705$auto_1117[1] , \$abc$218705$auto_1117[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$327420 , \$delete_wire$327419 , \$delete_wire$327418 , \$delete_wire$327417 , \$delete_wire$327416 , \$delete_wire$327415 , \$delete_wire$327414 , \$delete_wire$327413 , \$delete_wire$327412 , \$delete_wire$327411 , \$delete_wire$327410 , \$delete_wire$327409 , \multi_enc_decx2x4.dataout_0[127] , \multi_enc_decx2x4.dataout_0[126] , \multi_enc_decx2x4.dataout_0[125] , \multi_enc_decx2x4.dataout_0[124] , \multi_enc_decx2x4.dataout_0[123] , \multi_enc_decx2x4.dataout_0[122] , \multi_enc_decx2x4.dataout_0[121] , \multi_enc_decx2x4.dataout_0[120] , \multi_enc_decx2x4.dataout_0[119] , \multi_enc_decx2x4.dataout_0[118] , \multi_enc_decx2x4.dataout_0[117] , \multi_enc_decx2x4.dataout_0[116] , \multi_enc_decx2x4.dataout_0[115] , \multi_enc_decx2x4.dataout_0[114] , \multi_enc_decx2x4.dataout_0[113] , \multi_enc_decx2x4.dataout_0[112] , \multi_enc_decx2x4.dataout_0[111] , \multi_enc_decx2x4.dataout_0[110] , \multi_enc_decx2x4.dataout_0[109] , \multi_enc_decx2x4.dataout_0[108]  }),
    .RDATA_B({ \$delete_wire$327452 , \$delete_wire$327451 , \$delete_wire$327450 , \$delete_wire$327449 , \$delete_wire$327448 , \$delete_wire$327447 , \$delete_wire$327446 , \$delete_wire$327445 , \$delete_wire$327444 , \$delete_wire$327443 , \$delete_wire$327442 , \$delete_wire$327441 , \$delete_wire$327440 , \$delete_wire$327439 , \$delete_wire$327438 , \$delete_wire$327437 , \$delete_wire$327436 , \$delete_wire$327435 , \$delete_wire$327434 , \$delete_wire$327433 , \$delete_wire$327432 , \$delete_wire$327431 , \$delete_wire$327430 , \$delete_wire$327429 , \$delete_wire$327428 , \$delete_wire$327427 , \$delete_wire$327426 , \$delete_wire$327425 , \$delete_wire$327424 , \$delete_wire$327423 , \$delete_wire$327422 , \$delete_wire$327421  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$327456 , \$delete_wire$327455 , \$delete_wire$327454 , \$delete_wire$327453  }),
    .RPARITY_B({ \$delete_wire$327460 , \$delete_wire$327459 , \$delete_wire$327458 , \$delete_wire$327457  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U021.$auto_16.0.0  (
    .ADDR_A({ 3'h0, \multi_enc_decx2x4.top_1.data_encout1[6] , \multi_enc_decx2x4.top_1.data_encout1[5] , \multi_enc_decx2x4.top_1.data_encout1[4] , \multi_enc_decx2x4.top_1.data_encout1[3] , \multi_enc_decx2x4.top_1.data_encout1[2] , \multi_enc_decx2x4.top_1.data_encout1[1] , \multi_enc_decx2x4.top_1.data_encout1[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \emu_init_new_data_1159[31] , \emu_init_new_data_1159[30] , \emu_init_new_data_1159[29] , \emu_init_new_data_1159[28] , \emu_init_new_data_1159[27] , \emu_init_new_data_1159[26] , \emu_init_new_data_1159[25] , \emu_init_new_data_1159[24] , \emu_init_new_data_1159[23] , \emu_init_new_data_1159[22] , \emu_init_new_data_1159[21] , \emu_init_new_data_1159[20] , \emu_init_new_data_1159[19] , \emu_init_new_data_1159[18] , \emu_init_new_data_1159[17] , \emu_init_new_data_1159[16] , \emu_init_new_data_1159[15] , \emu_init_new_data_1159[14] , \emu_init_new_data_1159[13] , \emu_init_new_data_1159[12] , \emu_init_new_data_1159[11] , \emu_init_new_data_1159[10] , \emu_init_new_data_1159[9] , \emu_init_new_data_1159[8] , \emu_init_new_data_1159[7] , \emu_init_new_data_1159[6] , \emu_init_new_data_1159[5] , \emu_init_new_data_1159[4] , \emu_init_new_data_1159[3] , \emu_init_new_data_1159[2] , \emu_init_new_data_1159[1] , \emu_init_new_data_1159[0]  }),
    .RDATA_B({ \$delete_wire$327492 , \$delete_wire$327491 , \$delete_wire$327490 , \$delete_wire$327489 , \$delete_wire$327488 , \$delete_wire$327487 , \$delete_wire$327486 , \$delete_wire$327485 , \$delete_wire$327484 , \$delete_wire$327483 , \$delete_wire$327482 , \$delete_wire$327481 , \$delete_wire$327480 , \$delete_wire$327479 , \$delete_wire$327478 , \$delete_wire$327477 , \$delete_wire$327476 , \$delete_wire$327475 , \$delete_wire$327474 , \$delete_wire$327473 , \$delete_wire$327472 , \$delete_wire$327471 , \$delete_wire$327470 , \$delete_wire$327469 , \$delete_wire$327468 , \$delete_wire$327467 , \$delete_wire$327466 , \$delete_wire$327465 , \$delete_wire$327464 , \$delete_wire$327463 , \$delete_wire$327462 , \$delete_wire$327461  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \emu_init_new_data_1159[35] , \emu_init_new_data_1159[34] , \emu_init_new_data_1159[33] , \emu_init_new_data_1159[32]  }),
    .RPARITY_B({ \$delete_wire$327496 , \$delete_wire$327495 , \$delete_wire$327494 , \$delete_wire$327493  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U021.$auto_16.0.1  (
    .ADDR_A({ 3'h0, \multi_enc_decx2x4.top_1.data_encout1[6] , \multi_enc_decx2x4.top_1.data_encout1[5] , \multi_enc_decx2x4.top_1.data_encout1[4] , \multi_enc_decx2x4.top_1.data_encout1[3] , \multi_enc_decx2x4.top_1.data_encout1[2] , \multi_enc_decx2x4.top_1.data_encout1[1] , \multi_enc_decx2x4.top_1.data_encout1[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \emu_init_new_data_1159[67] , \emu_init_new_data_1159[66] , \emu_init_new_data_1159[65] , \emu_init_new_data_1159[64] , \emu_init_new_data_1159[63] , \emu_init_new_data_1159[62] , \emu_init_new_data_1159[61] , \emu_init_new_data_1159[60] , \emu_init_new_data_1159[59] , \emu_init_new_data_1159[58] , \emu_init_new_data_1159[57] , \emu_init_new_data_1159[56] , \emu_init_new_data_1159[55] , \emu_init_new_data_1159[54] , \emu_init_new_data_1159[53] , \emu_init_new_data_1159[52] , \emu_init_new_data_1159[51] , \emu_init_new_data_1159[50] , \emu_init_new_data_1159[49] , \emu_init_new_data_1159[48] , \emu_init_new_data_1159[47] , \emu_init_new_data_1159[46] , \emu_init_new_data_1159[45] , \emu_init_new_data_1159[44] , \emu_init_new_data_1159[43] , \emu_init_new_data_1159[42] , \emu_init_new_data_1159[41] , \emu_init_new_data_1159[40] , \emu_init_new_data_1159[39] , \emu_init_new_data_1159[38] , \emu_init_new_data_1159[37] , \emu_init_new_data_1159[36]  }),
    .RDATA_B({ \$delete_wire$327528 , \$delete_wire$327527 , \$delete_wire$327526 , \$delete_wire$327525 , \$delete_wire$327524 , \$delete_wire$327523 , \$delete_wire$327522 , \$delete_wire$327521 , \$delete_wire$327520 , \$delete_wire$327519 , \$delete_wire$327518 , \$delete_wire$327517 , \$delete_wire$327516 , \$delete_wire$327515 , \$delete_wire$327514 , \$delete_wire$327513 , \$delete_wire$327512 , \$delete_wire$327511 , \$delete_wire$327510 , \$delete_wire$327509 , \$delete_wire$327508 , \$delete_wire$327507 , \$delete_wire$327506 , \$delete_wire$327505 , \$delete_wire$327504 , \$delete_wire$327503 , \$delete_wire$327502 , \$delete_wire$327501 , \$delete_wire$327500 , \$delete_wire$327499 , \$delete_wire$327498 , \$delete_wire$327497  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \emu_init_new_data_1159[71] , \emu_init_new_data_1159[70] , \emu_init_new_data_1159[69] , \emu_init_new_data_1159[68]  }),
    .RPARITY_B({ \$delete_wire$327532 , \$delete_wire$327531 , \$delete_wire$327530 , \$delete_wire$327529  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U021.$auto_16.0.2  (
    .ADDR_A({ 3'h0, \multi_enc_decx2x4.top_1.data_encout1[6] , \multi_enc_decx2x4.top_1.data_encout1[5] , \multi_enc_decx2x4.top_1.data_encout1[4] , \multi_enc_decx2x4.top_1.data_encout1[3] , \multi_enc_decx2x4.top_1.data_encout1[2] , \multi_enc_decx2x4.top_1.data_encout1[1] , \multi_enc_decx2x4.top_1.data_encout1[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \emu_init_new_data_1159[103] , \emu_init_new_data_1159[102] , \emu_init_new_data_1159[101] , \emu_init_new_data_1159[100] , \emu_init_new_data_1159[99] , \emu_init_new_data_1159[98] , \emu_init_new_data_1159[97] , \emu_init_new_data_1159[96] , \emu_init_new_data_1159[95] , \emu_init_new_data_1159[94] , \emu_init_new_data_1159[93] , \emu_init_new_data_1159[92] , \emu_init_new_data_1159[91] , \emu_init_new_data_1159[90] , \emu_init_new_data_1159[89] , \emu_init_new_data_1159[88] , \emu_init_new_data_1159[87] , \emu_init_new_data_1159[86] , \emu_init_new_data_1159[85] , \emu_init_new_data_1159[84] , \emu_init_new_data_1159[83] , \emu_init_new_data_1159[82] , \emu_init_new_data_1159[81] , \emu_init_new_data_1159[80] , \emu_init_new_data_1159[79] , \emu_init_new_data_1159[78] , \emu_init_new_data_1159[77] , \emu_init_new_data_1159[76] , \emu_init_new_data_1159[75] , \emu_init_new_data_1159[74] , \emu_init_new_data_1159[73] , \emu_init_new_data_1159[72]  }),
    .RDATA_B({ \$delete_wire$327564 , \$delete_wire$327563 , \$delete_wire$327562 , \$delete_wire$327561 , \$delete_wire$327560 , \$delete_wire$327559 , \$delete_wire$327558 , \$delete_wire$327557 , \$delete_wire$327556 , \$delete_wire$327555 , \$delete_wire$327554 , \$delete_wire$327553 , \$delete_wire$327552 , \$delete_wire$327551 , \$delete_wire$327550 , \$delete_wire$327549 , \$delete_wire$327548 , \$delete_wire$327547 , \$delete_wire$327546 , \$delete_wire$327545 , \$delete_wire$327544 , \$delete_wire$327543 , \$delete_wire$327542 , \$delete_wire$327541 , \$delete_wire$327540 , \$delete_wire$327539 , \$delete_wire$327538 , \$delete_wire$327537 , \$delete_wire$327536 , \$delete_wire$327535 , \$delete_wire$327534 , \$delete_wire$327533  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \emu_init_new_data_1159[107] , \emu_init_new_data_1159[106] , \emu_init_new_data_1159[105] , \emu_init_new_data_1159[104]  }),
    .RPARITY_B({ \$delete_wire$327568 , \$delete_wire$327567 , \$delete_wire$327566 , \$delete_wire$327565  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_1.\U021.$auto_16.0.3  (
    .ADDR_A({ 3'h0, \multi_enc_decx2x4.top_1.data_encout1[6] , \multi_enc_decx2x4.top_1.data_encout1[5] , \multi_enc_decx2x4.top_1.data_encout1[4] , \multi_enc_decx2x4.top_1.data_encout1[3] , \multi_enc_decx2x4.top_1.data_encout1[2] , \multi_enc_decx2x4.top_1.data_encout1[1] , \multi_enc_decx2x4.top_1.data_encout1[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$327580 , \$delete_wire$327579 , \$delete_wire$327578 , \$delete_wire$327577 , \$delete_wire$327576 , \$delete_wire$327575 , \$delete_wire$327574 , \$delete_wire$327573 , \$delete_wire$327572 , \$delete_wire$327571 , \$delete_wire$327570 , \$delete_wire$327569 , \emu_init_new_data_1159[127] , \emu_init_new_data_1159[126] , \emu_init_new_data_1159[125] , \emu_init_new_data_1159[124] , \emu_init_new_data_1159[123] , \emu_init_new_data_1159[122] , \emu_init_new_data_1159[121] , \emu_init_new_data_1159[120] , \emu_init_new_data_1159[119] , \emu_init_new_data_1159[118] , \emu_init_new_data_1159[117] , \emu_init_new_data_1159[116] , \emu_init_new_data_1159[115] , \emu_init_new_data_1159[114] , \emu_init_new_data_1159[113] , \emu_init_new_data_1159[112] , \emu_init_new_data_1159[111] , \emu_init_new_data_1159[110] , \emu_init_new_data_1159[109] , \emu_init_new_data_1159[108]  }),
    .RDATA_B({ \$delete_wire$327612 , \$delete_wire$327611 , \$delete_wire$327610 , \$delete_wire$327609 , \$delete_wire$327608 , \$delete_wire$327607 , \$delete_wire$327606 , \$delete_wire$327605 , \$delete_wire$327604 , \$delete_wire$327603 , \$delete_wire$327602 , \$delete_wire$327601 , \$delete_wire$327600 , \$delete_wire$327599 , \$delete_wire$327598 , \$delete_wire$327597 , \$delete_wire$327596 , \$delete_wire$327595 , \$delete_wire$327594 , \$delete_wire$327593 , \$delete_wire$327592 , \$delete_wire$327591 , \$delete_wire$327590 , \$delete_wire$327589 , \$delete_wire$327588 , \$delete_wire$327587 , \$delete_wire$327586 , \$delete_wire$327585 , \$delete_wire$327584 , \$delete_wire$327583 , \$delete_wire$327582 , \$delete_wire$327581  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$327616 , \$delete_wire$327615 , \$delete_wire$327614 , \$delete_wire$327613  }),
    .RPARITY_B({ \$delete_wire$327620 , \$delete_wire$327619 , \$delete_wire$327618 , \$delete_wire$327617  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U02.$auto_16.0.0  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1123[6] , \$abc$218705$auto_1123[5] , \$abc$218705$auto_1123[4] , \$abc$218705$auto_1123[3] , \$abc$218705$auto_1123[2] , \$abc$218705$auto_1123[1] , \$abc$218705$auto_1123[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout[31] , \multi_enc_decx2x4.dataout[30] , \multi_enc_decx2x4.dataout[29] , \multi_enc_decx2x4.dataout[28] , \multi_enc_decx2x4.dataout[27] , \multi_enc_decx2x4.dataout[26] , \multi_enc_decx2x4.dataout[25] , \multi_enc_decx2x4.dataout[24] , \multi_enc_decx2x4.dataout[23] , \multi_enc_decx2x4.dataout[22] , \multi_enc_decx2x4.dataout[21] , \multi_enc_decx2x4.dataout[20] , \multi_enc_decx2x4.dataout[19] , \multi_enc_decx2x4.dataout[18] , \multi_enc_decx2x4.dataout[17] , \multi_enc_decx2x4.dataout[16] , \multi_enc_decx2x4.dataout[15] , \multi_enc_decx2x4.dataout[14] , \multi_enc_decx2x4.dataout[13] , \multi_enc_decx2x4.dataout[12] , \multi_enc_decx2x4.dataout[11] , \multi_enc_decx2x4.dataout[10] , \multi_enc_decx2x4.dataout[9] , \multi_enc_decx2x4.dataout[8] , \multi_enc_decx2x4.dataout[7] , \multi_enc_decx2x4.dataout[6] , \multi_enc_decx2x4.dataout[5] , \multi_enc_decx2x4.dataout[4] , \multi_enc_decx2x4.dataout[3] , \multi_enc_decx2x4.dataout[2] , \multi_enc_decx2x4.dataout[1] , \multi_enc_decx2x4.dataout[0]  }),
    .RDATA_B({ \$delete_wire$327652 , \$delete_wire$327651 , \$delete_wire$327650 , \$delete_wire$327649 , \$delete_wire$327648 , \$delete_wire$327647 , \$delete_wire$327646 , \$delete_wire$327645 , \$delete_wire$327644 , \$delete_wire$327643 , \$delete_wire$327642 , \$delete_wire$327641 , \$delete_wire$327640 , \$delete_wire$327639 , \$delete_wire$327638 , \$delete_wire$327637 , \$delete_wire$327636 , \$delete_wire$327635 , \$delete_wire$327634 , \$delete_wire$327633 , \$delete_wire$327632 , \$delete_wire$327631 , \$delete_wire$327630 , \$delete_wire$327629 , \$delete_wire$327628 , \$delete_wire$327627 , \$delete_wire$327626 , \$delete_wire$327625 , \$delete_wire$327624 , \$delete_wire$327623 , \$delete_wire$327622 , \$delete_wire$327621  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout[35] , \multi_enc_decx2x4.dataout[34] , \multi_enc_decx2x4.dataout[33] , \multi_enc_decx2x4.dataout[32]  }),
    .RPARITY_B({ \$delete_wire$327656 , \$delete_wire$327655 , \$delete_wire$327654 , \$delete_wire$327653  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U02.$auto_16.0.1  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1123[6] , \$abc$218705$auto_1123[5] , \$abc$218705$auto_1123[4] , \$abc$218705$auto_1123[3] , \$abc$218705$auto_1123[2] , \$abc$218705$auto_1123[1] , \$abc$218705$auto_1123[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout[67] , \multi_enc_decx2x4.dataout[66] , \multi_enc_decx2x4.dataout[65] , \multi_enc_decx2x4.dataout[64] , \multi_enc_decx2x4.dataout[63] , \multi_enc_decx2x4.dataout[62] , \multi_enc_decx2x4.dataout[61] , \multi_enc_decx2x4.dataout[60] , \multi_enc_decx2x4.dataout[59] , \multi_enc_decx2x4.dataout[58] , \multi_enc_decx2x4.dataout[57] , \multi_enc_decx2x4.dataout[56] , \multi_enc_decx2x4.dataout[55] , \multi_enc_decx2x4.dataout[54] , \multi_enc_decx2x4.dataout[53] , \multi_enc_decx2x4.dataout[52] , \multi_enc_decx2x4.dataout[51] , \multi_enc_decx2x4.dataout[50] , \multi_enc_decx2x4.dataout[49] , \multi_enc_decx2x4.dataout[48] , \multi_enc_decx2x4.dataout[47] , \multi_enc_decx2x4.dataout[46] , \multi_enc_decx2x4.dataout[45] , \multi_enc_decx2x4.dataout[44] , \multi_enc_decx2x4.dataout[43] , \multi_enc_decx2x4.dataout[42] , \multi_enc_decx2x4.dataout[41] , \multi_enc_decx2x4.dataout[40] , \multi_enc_decx2x4.dataout[39] , \multi_enc_decx2x4.dataout[38] , \multi_enc_decx2x4.dataout[37] , \multi_enc_decx2x4.dataout[36]  }),
    .RDATA_B({ \$delete_wire$327688 , \$delete_wire$327687 , \$delete_wire$327686 , \$delete_wire$327685 , \$delete_wire$327684 , \$delete_wire$327683 , \$delete_wire$327682 , \$delete_wire$327681 , \$delete_wire$327680 , \$delete_wire$327679 , \$delete_wire$327678 , \$delete_wire$327677 , \$delete_wire$327676 , \$delete_wire$327675 , \$delete_wire$327674 , \$delete_wire$327673 , \$delete_wire$327672 , \$delete_wire$327671 , \$delete_wire$327670 , \$delete_wire$327669 , \$delete_wire$327668 , \$delete_wire$327667 , \$delete_wire$327666 , \$delete_wire$327665 , \$delete_wire$327664 , \$delete_wire$327663 , \$delete_wire$327662 , \$delete_wire$327661 , \$delete_wire$327660 , \$delete_wire$327659 , \$delete_wire$327658 , \$delete_wire$327657  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout[71] , \multi_enc_decx2x4.dataout[70] , \multi_enc_decx2x4.dataout[69] , \multi_enc_decx2x4.dataout[68]  }),
    .RPARITY_B({ \$delete_wire$327692 , \$delete_wire$327691 , \$delete_wire$327690 , \$delete_wire$327689  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U02.$auto_16.0.2  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1123[6] , \$abc$218705$auto_1123[5] , \$abc$218705$auto_1123[4] , \$abc$218705$auto_1123[3] , \$abc$218705$auto_1123[2] , \$abc$218705$auto_1123[1] , \$abc$218705$auto_1123[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout[103] , \multi_enc_decx2x4.dataout[102] , \multi_enc_decx2x4.dataout[101] , \multi_enc_decx2x4.dataout[100] , \multi_enc_decx2x4.dataout[99] , \multi_enc_decx2x4.dataout[98] , \multi_enc_decx2x4.dataout[97] , \multi_enc_decx2x4.dataout[96] , \multi_enc_decx2x4.dataout[95] , \multi_enc_decx2x4.dataout[94] , \multi_enc_decx2x4.dataout[93] , \multi_enc_decx2x4.dataout[92] , \multi_enc_decx2x4.dataout[91] , \multi_enc_decx2x4.dataout[90] , \multi_enc_decx2x4.dataout[89] , \multi_enc_decx2x4.dataout[88] , \multi_enc_decx2x4.dataout[87] , \multi_enc_decx2x4.dataout[86] , \multi_enc_decx2x4.dataout[85] , \multi_enc_decx2x4.dataout[84] , \multi_enc_decx2x4.dataout[83] , \multi_enc_decx2x4.dataout[82] , \multi_enc_decx2x4.dataout[81] , \multi_enc_decx2x4.dataout[80] , \multi_enc_decx2x4.dataout[79] , \multi_enc_decx2x4.dataout[78] , \multi_enc_decx2x4.dataout[77] , \multi_enc_decx2x4.dataout[76] , \multi_enc_decx2x4.dataout[75] , \multi_enc_decx2x4.dataout[74] , \multi_enc_decx2x4.dataout[73] , \multi_enc_decx2x4.dataout[72]  }),
    .RDATA_B({ \$delete_wire$327724 , \$delete_wire$327723 , \$delete_wire$327722 , \$delete_wire$327721 , \$delete_wire$327720 , \$delete_wire$327719 , \$delete_wire$327718 , \$delete_wire$327717 , \$delete_wire$327716 , \$delete_wire$327715 , \$delete_wire$327714 , \$delete_wire$327713 , \$delete_wire$327712 , \$delete_wire$327711 , \$delete_wire$327710 , \$delete_wire$327709 , \$delete_wire$327708 , \$delete_wire$327707 , \$delete_wire$327706 , \$delete_wire$327705 , \$delete_wire$327704 , \$delete_wire$327703 , \$delete_wire$327702 , \$delete_wire$327701 , \$delete_wire$327700 , \$delete_wire$327699 , \$delete_wire$327698 , \$delete_wire$327697 , \$delete_wire$327696 , \$delete_wire$327695 , \$delete_wire$327694 , \$delete_wire$327693  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout[107] , \multi_enc_decx2x4.dataout[106] , \multi_enc_decx2x4.dataout[105] , \multi_enc_decx2x4.dataout[104]  }),
    .RPARITY_B({ \$delete_wire$327728 , \$delete_wire$327727 , \$delete_wire$327726 , \$delete_wire$327725  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U02.$auto_16.0.3  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1123[6] , \$abc$218705$auto_1123[5] , \$abc$218705$auto_1123[4] , \$abc$218705$auto_1123[3] , \$abc$218705$auto_1123[2] , \$abc$218705$auto_1123[1] , \$abc$218705$auto_1123[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$327740 , \$delete_wire$327739 , \$delete_wire$327738 , \$delete_wire$327737 , \$delete_wire$327736 , \$delete_wire$327735 , \$delete_wire$327734 , \$delete_wire$327733 , \$delete_wire$327732 , \$delete_wire$327731 , \$delete_wire$327730 , \$delete_wire$327729 , \multi_enc_decx2x4.dataout[127] , \multi_enc_decx2x4.dataout[126] , \multi_enc_decx2x4.dataout[125] , \multi_enc_decx2x4.dataout[124] , \multi_enc_decx2x4.dataout[123] , \multi_enc_decx2x4.dataout[122] , \multi_enc_decx2x4.dataout[121] , \multi_enc_decx2x4.dataout[120] , \multi_enc_decx2x4.dataout[119] , \multi_enc_decx2x4.dataout[118] , \multi_enc_decx2x4.dataout[117] , \multi_enc_decx2x4.dataout[116] , \multi_enc_decx2x4.dataout[115] , \multi_enc_decx2x4.dataout[114] , \multi_enc_decx2x4.dataout[113] , \multi_enc_decx2x4.dataout[112] , \multi_enc_decx2x4.dataout[111] , \multi_enc_decx2x4.dataout[110] , \multi_enc_decx2x4.dataout[109] , \multi_enc_decx2x4.dataout[108]  }),
    .RDATA_B({ \$delete_wire$327772 , \$delete_wire$327771 , \$delete_wire$327770 , \$delete_wire$327769 , \$delete_wire$327768 , \$delete_wire$327767 , \$delete_wire$327766 , \$delete_wire$327765 , \$delete_wire$327764 , \$delete_wire$327763 , \$delete_wire$327762 , \$delete_wire$327761 , \$delete_wire$327760 , \$delete_wire$327759 , \$delete_wire$327758 , \$delete_wire$327757 , \$delete_wire$327756 , \$delete_wire$327755 , \$delete_wire$327754 , \$delete_wire$327753 , \$delete_wire$327752 , \$delete_wire$327751 , \$delete_wire$327750 , \$delete_wire$327749 , \$delete_wire$327748 , \$delete_wire$327747 , \$delete_wire$327746 , \$delete_wire$327745 , \$delete_wire$327744 , \$delete_wire$327743 , \$delete_wire$327742 , \$delete_wire$327741  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$327776 , \$delete_wire$327775 , \$delete_wire$327774 , \$delete_wire$327773  }),
    .RPARITY_B({ \$delete_wire$327780 , \$delete_wire$327779 , \$delete_wire$327778 , \$delete_wire$327777  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U02.$auto_20.0.0  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1123[6] , \$abc$218705$auto_1123[5] , \$abc$218705$auto_1123[4] , \$abc$218705$auto_1123[3] , \$abc$218705$auto_1123[2] , \$abc$218705$auto_1123[1] , \$abc$218705$auto_1123[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout[31] , \multi_enc_decx2x4.dataout[30] , \multi_enc_decx2x4.dataout[29] , \multi_enc_decx2x4.dataout[28] , \multi_enc_decx2x4.dataout[27] , \multi_enc_decx2x4.dataout[26] , \multi_enc_decx2x4.dataout[25] , \multi_enc_decx2x4.dataout[24] , \multi_enc_decx2x4.dataout[23] , \multi_enc_decx2x4.dataout[22] , \multi_enc_decx2x4.dataout[21] , \multi_enc_decx2x4.dataout[20] , \multi_enc_decx2x4.dataout[19] , \multi_enc_decx2x4.dataout[18] , \multi_enc_decx2x4.dataout[17] , \multi_enc_decx2x4.dataout[16] , \multi_enc_decx2x4.dataout[15] , \multi_enc_decx2x4.dataout[14] , \multi_enc_decx2x4.dataout[13] , \multi_enc_decx2x4.dataout[12] , \multi_enc_decx2x4.dataout[11] , \multi_enc_decx2x4.dataout[10] , \multi_enc_decx2x4.dataout[9] , \multi_enc_decx2x4.dataout[8] , \multi_enc_decx2x4.dataout[7] , \multi_enc_decx2x4.dataout[6] , \multi_enc_decx2x4.dataout[5] , \multi_enc_decx2x4.dataout[4] , \multi_enc_decx2x4.dataout[3] , \multi_enc_decx2x4.dataout[2] , \multi_enc_decx2x4.dataout[1] , \multi_enc_decx2x4.dataout[0]  }),
    .RDATA_B({ \$delete_wire$327812 , \$delete_wire$327811 , \$delete_wire$327810 , \$delete_wire$327809 , \$delete_wire$327808 , \$delete_wire$327807 , \$delete_wire$327806 , \$delete_wire$327805 , \$delete_wire$327804 , \$delete_wire$327803 , \$delete_wire$327802 , \$delete_wire$327801 , \$delete_wire$327800 , \$delete_wire$327799 , \$delete_wire$327798 , \$delete_wire$327797 , \$delete_wire$327796 , \$delete_wire$327795 , \$delete_wire$327794 , \$delete_wire$327793 , \$delete_wire$327792 , \$delete_wire$327791 , \$delete_wire$327790 , \$delete_wire$327789 , \$delete_wire$327788 , \$delete_wire$327787 , \$delete_wire$327786 , \$delete_wire$327785 , \$delete_wire$327784 , \$delete_wire$327783 , \$delete_wire$327782 , \$delete_wire$327781  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout[35] , \multi_enc_decx2x4.dataout[34] , \multi_enc_decx2x4.dataout[33] , \multi_enc_decx2x4.dataout[32]  }),
    .RPARITY_B({ \$delete_wire$327816 , \$delete_wire$327815 , \$delete_wire$327814 , \$delete_wire$327813  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U02.$auto_20.0.1  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1123[6] , \$abc$218705$auto_1123[5] , \$abc$218705$auto_1123[4] , \$abc$218705$auto_1123[3] , \$abc$218705$auto_1123[2] , \$abc$218705$auto_1123[1] , \$abc$218705$auto_1123[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout[67] , \multi_enc_decx2x4.dataout[66] , \multi_enc_decx2x4.dataout[65] , \multi_enc_decx2x4.dataout[64] , \multi_enc_decx2x4.dataout[63] , \multi_enc_decx2x4.dataout[62] , \multi_enc_decx2x4.dataout[61] , \multi_enc_decx2x4.dataout[60] , \multi_enc_decx2x4.dataout[59] , \multi_enc_decx2x4.dataout[58] , \multi_enc_decx2x4.dataout[57] , \multi_enc_decx2x4.dataout[56] , \multi_enc_decx2x4.dataout[55] , \multi_enc_decx2x4.dataout[54] , \multi_enc_decx2x4.dataout[53] , \multi_enc_decx2x4.dataout[52] , \multi_enc_decx2x4.dataout[51] , \multi_enc_decx2x4.dataout[50] , \multi_enc_decx2x4.dataout[49] , \multi_enc_decx2x4.dataout[48] , \multi_enc_decx2x4.dataout[47] , \multi_enc_decx2x4.dataout[46] , \multi_enc_decx2x4.dataout[45] , \multi_enc_decx2x4.dataout[44] , \multi_enc_decx2x4.dataout[43] , \multi_enc_decx2x4.dataout[42] , \multi_enc_decx2x4.dataout[41] , \multi_enc_decx2x4.dataout[40] , \multi_enc_decx2x4.dataout[39] , \multi_enc_decx2x4.dataout[38] , \multi_enc_decx2x4.dataout[37] , \multi_enc_decx2x4.dataout[36]  }),
    .RDATA_B({ \$delete_wire$327848 , \$delete_wire$327847 , \$delete_wire$327846 , \$delete_wire$327845 , \$delete_wire$327844 , \$delete_wire$327843 , \$delete_wire$327842 , \$delete_wire$327841 , \$delete_wire$327840 , \$delete_wire$327839 , \$delete_wire$327838 , \$delete_wire$327837 , \$delete_wire$327836 , \$delete_wire$327835 , \$delete_wire$327834 , \$delete_wire$327833 , \$delete_wire$327832 , \$delete_wire$327831 , \$delete_wire$327830 , \$delete_wire$327829 , \$delete_wire$327828 , \$delete_wire$327827 , \$delete_wire$327826 , \$delete_wire$327825 , \$delete_wire$327824 , \$delete_wire$327823 , \$delete_wire$327822 , \$delete_wire$327821 , \$delete_wire$327820 , \$delete_wire$327819 , \$delete_wire$327818 , \$delete_wire$327817  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout[71] , \multi_enc_decx2x4.dataout[70] , \multi_enc_decx2x4.dataout[69] , \multi_enc_decx2x4.dataout[68]  }),
    .RPARITY_B({ \$delete_wire$327852 , \$delete_wire$327851 , \$delete_wire$327850 , \$delete_wire$327849  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U02.$auto_20.0.2  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1123[6] , \$abc$218705$auto_1123[5] , \$abc$218705$auto_1123[4] , \$abc$218705$auto_1123[3] , \$abc$218705$auto_1123[2] , \$abc$218705$auto_1123[1] , \$abc$218705$auto_1123[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout[103] , \multi_enc_decx2x4.dataout[102] , \multi_enc_decx2x4.dataout[101] , \multi_enc_decx2x4.dataout[100] , \multi_enc_decx2x4.dataout[99] , \multi_enc_decx2x4.dataout[98] , \multi_enc_decx2x4.dataout[97] , \multi_enc_decx2x4.dataout[96] , \multi_enc_decx2x4.dataout[95] , \multi_enc_decx2x4.dataout[94] , \multi_enc_decx2x4.dataout[93] , \multi_enc_decx2x4.dataout[92] , \multi_enc_decx2x4.dataout[91] , \multi_enc_decx2x4.dataout[90] , \multi_enc_decx2x4.dataout[89] , \multi_enc_decx2x4.dataout[88] , \multi_enc_decx2x4.dataout[87] , \multi_enc_decx2x4.dataout[86] , \multi_enc_decx2x4.dataout[85] , \multi_enc_decx2x4.dataout[84] , \multi_enc_decx2x4.dataout[83] , \multi_enc_decx2x4.dataout[82] , \multi_enc_decx2x4.dataout[81] , \multi_enc_decx2x4.dataout[80] , \multi_enc_decx2x4.dataout[79] , \multi_enc_decx2x4.dataout[78] , \multi_enc_decx2x4.dataout[77] , \multi_enc_decx2x4.dataout[76] , \multi_enc_decx2x4.dataout[75] , \multi_enc_decx2x4.dataout[74] , \multi_enc_decx2x4.dataout[73] , \multi_enc_decx2x4.dataout[72]  }),
    .RDATA_B({ \$delete_wire$327884 , \$delete_wire$327883 , \$delete_wire$327882 , \$delete_wire$327881 , \$delete_wire$327880 , \$delete_wire$327879 , \$delete_wire$327878 , \$delete_wire$327877 , \$delete_wire$327876 , \$delete_wire$327875 , \$delete_wire$327874 , \$delete_wire$327873 , \$delete_wire$327872 , \$delete_wire$327871 , \$delete_wire$327870 , \$delete_wire$327869 , \$delete_wire$327868 , \$delete_wire$327867 , \$delete_wire$327866 , \$delete_wire$327865 , \$delete_wire$327864 , \$delete_wire$327863 , \$delete_wire$327862 , \$delete_wire$327861 , \$delete_wire$327860 , \$delete_wire$327859 , \$delete_wire$327858 , \$delete_wire$327857 , \$delete_wire$327856 , \$delete_wire$327855 , \$delete_wire$327854 , \$delete_wire$327853  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout[107] , \multi_enc_decx2x4.dataout[106] , \multi_enc_decx2x4.dataout[105] , \multi_enc_decx2x4.dataout[104]  }),
    .RPARITY_B({ \$delete_wire$327888 , \$delete_wire$327887 , \$delete_wire$327886 , \$delete_wire$327885  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U02.$auto_20.0.3  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1123[6] , \$abc$218705$auto_1123[5] , \$abc$218705$auto_1123[4] , \$abc$218705$auto_1123[3] , \$abc$218705$auto_1123[2] , \$abc$218705$auto_1123[1] , \$abc$218705$auto_1123[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$327900 , \$delete_wire$327899 , \$delete_wire$327898 , \$delete_wire$327897 , \$delete_wire$327896 , \$delete_wire$327895 , \$delete_wire$327894 , \$delete_wire$327893 , \$delete_wire$327892 , \$delete_wire$327891 , \$delete_wire$327890 , \$delete_wire$327889 , \multi_enc_decx2x4.dataout[127] , \multi_enc_decx2x4.dataout[126] , \multi_enc_decx2x4.dataout[125] , \multi_enc_decx2x4.dataout[124] , \multi_enc_decx2x4.dataout[123] , \multi_enc_decx2x4.dataout[122] , \multi_enc_decx2x4.dataout[121] , \multi_enc_decx2x4.dataout[120] , \multi_enc_decx2x4.dataout[119] , \multi_enc_decx2x4.dataout[118] , \multi_enc_decx2x4.dataout[117] , \multi_enc_decx2x4.dataout[116] , \multi_enc_decx2x4.dataout[115] , \multi_enc_decx2x4.dataout[114] , \multi_enc_decx2x4.dataout[113] , \multi_enc_decx2x4.dataout[112] , \multi_enc_decx2x4.dataout[111] , \multi_enc_decx2x4.dataout[110] , \multi_enc_decx2x4.dataout[109] , \multi_enc_decx2x4.dataout[108]  }),
    .RDATA_B({ \$delete_wire$327932 , \$delete_wire$327931 , \$delete_wire$327930 , \$delete_wire$327929 , \$delete_wire$327928 , \$delete_wire$327927 , \$delete_wire$327926 , \$delete_wire$327925 , \$delete_wire$327924 , \$delete_wire$327923 , \$delete_wire$327922 , \$delete_wire$327921 , \$delete_wire$327920 , \$delete_wire$327919 , \$delete_wire$327918 , \$delete_wire$327917 , \$delete_wire$327916 , \$delete_wire$327915 , \$delete_wire$327914 , \$delete_wire$327913 , \$delete_wire$327912 , \$delete_wire$327911 , \$delete_wire$327910 , \$delete_wire$327909 , \$delete_wire$327908 , \$delete_wire$327907 , \$delete_wire$327906 , \$delete_wire$327905 , \$delete_wire$327904 , \$delete_wire$327903 , \$delete_wire$327902 , \$delete_wire$327901  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$327936 , \$delete_wire$327935 , \$delete_wire$327934 , \$delete_wire$327933  }),
    .RPARITY_B({ \$delete_wire$327940 , \$delete_wire$327939 , \$delete_wire$327938 , \$delete_wire$327937  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U021.$auto_16.0.0  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1129[6] , \$abc$218705$auto_1129[5] , \$abc$218705$auto_1129[4] , \$abc$218705$auto_1129[3] , \$abc$218705$auto_1129[2] , \$abc$218705$auto_1129[1] , \$abc$218705$auto_1129[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1[31] , \multi_enc_decx2x4.dataout1[30] , \multi_enc_decx2x4.dataout1[29] , \multi_enc_decx2x4.dataout1[28] , \multi_enc_decx2x4.dataout1[27] , \multi_enc_decx2x4.dataout1[26] , \multi_enc_decx2x4.dataout1[25] , \multi_enc_decx2x4.dataout1[24] , \multi_enc_decx2x4.dataout1[23] , \multi_enc_decx2x4.dataout1[22] , \multi_enc_decx2x4.dataout1[21] , \multi_enc_decx2x4.dataout1[20] , \multi_enc_decx2x4.dataout1[19] , \multi_enc_decx2x4.dataout1[18] , \multi_enc_decx2x4.dataout1[17] , \multi_enc_decx2x4.dataout1[16] , \multi_enc_decx2x4.dataout1[15] , \multi_enc_decx2x4.dataout1[14] , \multi_enc_decx2x4.dataout1[13] , \multi_enc_decx2x4.dataout1[12] , \multi_enc_decx2x4.dataout1[11] , \multi_enc_decx2x4.dataout1[10] , \multi_enc_decx2x4.dataout1[9] , \multi_enc_decx2x4.dataout1[8] , \multi_enc_decx2x4.dataout1[7] , \multi_enc_decx2x4.dataout1[6] , \multi_enc_decx2x4.dataout1[5] , \multi_enc_decx2x4.dataout1[4] , \multi_enc_decx2x4.dataout1[3] , \multi_enc_decx2x4.dataout1[2] , \multi_enc_decx2x4.dataout1[1] , \multi_enc_decx2x4.dataout1[0]  }),
    .RDATA_B({ \$delete_wire$327972 , \$delete_wire$327971 , \$delete_wire$327970 , \$delete_wire$327969 , \$delete_wire$327968 , \$delete_wire$327967 , \$delete_wire$327966 , \$delete_wire$327965 , \$delete_wire$327964 , \$delete_wire$327963 , \$delete_wire$327962 , \$delete_wire$327961 , \$delete_wire$327960 , \$delete_wire$327959 , \$delete_wire$327958 , \$delete_wire$327957 , \$delete_wire$327956 , \$delete_wire$327955 , \$delete_wire$327954 , \$delete_wire$327953 , \$delete_wire$327952 , \$delete_wire$327951 , \$delete_wire$327950 , \$delete_wire$327949 , \$delete_wire$327948 , \$delete_wire$327947 , \$delete_wire$327946 , \$delete_wire$327945 , \$delete_wire$327944 , \$delete_wire$327943 , \$delete_wire$327942 , \$delete_wire$327941  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1[35] , \multi_enc_decx2x4.dataout1[34] , \multi_enc_decx2x4.dataout1[33] , \multi_enc_decx2x4.dataout1[32]  }),
    .RPARITY_B({ \$delete_wire$327976 , \$delete_wire$327975 , \$delete_wire$327974 , \$delete_wire$327973  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U021.$auto_16.0.1  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1129[6] , \$abc$218705$auto_1129[5] , \$abc$218705$auto_1129[4] , \$abc$218705$auto_1129[3] , \$abc$218705$auto_1129[2] , \$abc$218705$auto_1129[1] , \$abc$218705$auto_1129[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1[67] , \multi_enc_decx2x4.dataout1[66] , \multi_enc_decx2x4.dataout1[65] , \multi_enc_decx2x4.dataout1[64] , \multi_enc_decx2x4.dataout1[63] , \multi_enc_decx2x4.dataout1[62] , \multi_enc_decx2x4.dataout1[61] , \multi_enc_decx2x4.dataout1[60] , \multi_enc_decx2x4.dataout1[59] , \multi_enc_decx2x4.dataout1[58] , \multi_enc_decx2x4.dataout1[57] , \multi_enc_decx2x4.dataout1[56] , \multi_enc_decx2x4.dataout1[55] , \multi_enc_decx2x4.dataout1[54] , \multi_enc_decx2x4.dataout1[53] , \multi_enc_decx2x4.dataout1[52] , \multi_enc_decx2x4.dataout1[51] , \multi_enc_decx2x4.dataout1[50] , \multi_enc_decx2x4.dataout1[49] , \multi_enc_decx2x4.dataout1[48] , \multi_enc_decx2x4.dataout1[47] , \multi_enc_decx2x4.dataout1[46] , \multi_enc_decx2x4.dataout1[45] , \multi_enc_decx2x4.dataout1[44] , \multi_enc_decx2x4.dataout1[43] , \multi_enc_decx2x4.dataout1[42] , \multi_enc_decx2x4.dataout1[41] , \multi_enc_decx2x4.dataout1[40] , \multi_enc_decx2x4.dataout1[39] , \multi_enc_decx2x4.dataout1[38] , \multi_enc_decx2x4.dataout1[37] , \multi_enc_decx2x4.dataout1[36]  }),
    .RDATA_B({ \$delete_wire$328008 , \$delete_wire$328007 , \$delete_wire$328006 , \$delete_wire$328005 , \$delete_wire$328004 , \$delete_wire$328003 , \$delete_wire$328002 , \$delete_wire$328001 , \$delete_wire$328000 , \$delete_wire$327999 , \$delete_wire$327998 , \$delete_wire$327997 , \$delete_wire$327996 , \$delete_wire$327995 , \$delete_wire$327994 , \$delete_wire$327993 , \$delete_wire$327992 , \$delete_wire$327991 , \$delete_wire$327990 , \$delete_wire$327989 , \$delete_wire$327988 , \$delete_wire$327987 , \$delete_wire$327986 , \$delete_wire$327985 , \$delete_wire$327984 , \$delete_wire$327983 , \$delete_wire$327982 , \$delete_wire$327981 , \$delete_wire$327980 , \$delete_wire$327979 , \$delete_wire$327978 , \$delete_wire$327977  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1[71] , \multi_enc_decx2x4.dataout1[70] , \multi_enc_decx2x4.dataout1[69] , \multi_enc_decx2x4.dataout1[68]  }),
    .RPARITY_B({ \$delete_wire$328012 , \$delete_wire$328011 , \$delete_wire$328010 , \$delete_wire$328009  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U021.$auto_16.0.2  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1129[6] , \$abc$218705$auto_1129[5] , \$abc$218705$auto_1129[4] , \$abc$218705$auto_1129[3] , \$abc$218705$auto_1129[2] , \$abc$218705$auto_1129[1] , \$abc$218705$auto_1129[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1[103] , \multi_enc_decx2x4.dataout1[102] , \multi_enc_decx2x4.dataout1[101] , \multi_enc_decx2x4.dataout1[100] , \multi_enc_decx2x4.dataout1[99] , \multi_enc_decx2x4.dataout1[98] , \multi_enc_decx2x4.dataout1[97] , \multi_enc_decx2x4.dataout1[96] , \multi_enc_decx2x4.dataout1[95] , \multi_enc_decx2x4.dataout1[94] , \multi_enc_decx2x4.dataout1[93] , \multi_enc_decx2x4.dataout1[92] , \multi_enc_decx2x4.dataout1[91] , \multi_enc_decx2x4.dataout1[90] , \multi_enc_decx2x4.dataout1[89] , \multi_enc_decx2x4.dataout1[88] , \multi_enc_decx2x4.dataout1[87] , \multi_enc_decx2x4.dataout1[86] , \multi_enc_decx2x4.dataout1[85] , \multi_enc_decx2x4.dataout1[84] , \multi_enc_decx2x4.dataout1[83] , \multi_enc_decx2x4.dataout1[82] , \multi_enc_decx2x4.dataout1[81] , \multi_enc_decx2x4.dataout1[80] , \multi_enc_decx2x4.dataout1[79] , \multi_enc_decx2x4.dataout1[78] , \multi_enc_decx2x4.dataout1[77] , \multi_enc_decx2x4.dataout1[76] , \multi_enc_decx2x4.dataout1[75] , \multi_enc_decx2x4.dataout1[74] , \multi_enc_decx2x4.dataout1[73] , \multi_enc_decx2x4.dataout1[72]  }),
    .RDATA_B({ \$delete_wire$328044 , \$delete_wire$328043 , \$delete_wire$328042 , \$delete_wire$328041 , \$delete_wire$328040 , \$delete_wire$328039 , \$delete_wire$328038 , \$delete_wire$328037 , \$delete_wire$328036 , \$delete_wire$328035 , \$delete_wire$328034 , \$delete_wire$328033 , \$delete_wire$328032 , \$delete_wire$328031 , \$delete_wire$328030 , \$delete_wire$328029 , \$delete_wire$328028 , \$delete_wire$328027 , \$delete_wire$328026 , \$delete_wire$328025 , \$delete_wire$328024 , \$delete_wire$328023 , \$delete_wire$328022 , \$delete_wire$328021 , \$delete_wire$328020 , \$delete_wire$328019 , \$delete_wire$328018 , \$delete_wire$328017 , \$delete_wire$328016 , \$delete_wire$328015 , \$delete_wire$328014 , \$delete_wire$328013  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1[107] , \multi_enc_decx2x4.dataout1[106] , \multi_enc_decx2x4.dataout1[105] , \multi_enc_decx2x4.dataout1[104]  }),
    .RPARITY_B({ \$delete_wire$328048 , \$delete_wire$328047 , \$delete_wire$328046 , \$delete_wire$328045  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U021.$auto_16.0.3  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1129[6] , \$abc$218705$auto_1129[5] , \$abc$218705$auto_1129[4] , \$abc$218705$auto_1129[3] , \$abc$218705$auto_1129[2] , \$abc$218705$auto_1129[1] , \$abc$218705$auto_1129[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$328060 , \$delete_wire$328059 , \$delete_wire$328058 , \$delete_wire$328057 , \$delete_wire$328056 , \$delete_wire$328055 , \$delete_wire$328054 , \$delete_wire$328053 , \$delete_wire$328052 , \$delete_wire$328051 , \$delete_wire$328050 , \$delete_wire$328049 , \multi_enc_decx2x4.dataout1[127] , \multi_enc_decx2x4.dataout1[126] , \multi_enc_decx2x4.dataout1[125] , \multi_enc_decx2x4.dataout1[124] , \multi_enc_decx2x4.dataout1[123] , \multi_enc_decx2x4.dataout1[122] , \multi_enc_decx2x4.dataout1[121] , \multi_enc_decx2x4.dataout1[120] , \multi_enc_decx2x4.dataout1[119] , \multi_enc_decx2x4.dataout1[118] , \multi_enc_decx2x4.dataout1[117] , \multi_enc_decx2x4.dataout1[116] , \multi_enc_decx2x4.dataout1[115] , \multi_enc_decx2x4.dataout1[114] , \multi_enc_decx2x4.dataout1[113] , \multi_enc_decx2x4.dataout1[112] , \multi_enc_decx2x4.dataout1[111] , \multi_enc_decx2x4.dataout1[110] , \multi_enc_decx2x4.dataout1[109] , \multi_enc_decx2x4.dataout1[108]  }),
    .RDATA_B({ \$delete_wire$328092 , \$delete_wire$328091 , \$delete_wire$328090 , \$delete_wire$328089 , \$delete_wire$328088 , \$delete_wire$328087 , \$delete_wire$328086 , \$delete_wire$328085 , \$delete_wire$328084 , \$delete_wire$328083 , \$delete_wire$328082 , \$delete_wire$328081 , \$delete_wire$328080 , \$delete_wire$328079 , \$delete_wire$328078 , \$delete_wire$328077 , \$delete_wire$328076 , \$delete_wire$328075 , \$delete_wire$328074 , \$delete_wire$328073 , \$delete_wire$328072 , \$delete_wire$328071 , \$delete_wire$328070 , \$delete_wire$328069 , \$delete_wire$328068 , \$delete_wire$328067 , \$delete_wire$328066 , \$delete_wire$328065 , \$delete_wire$328064 , \$delete_wire$328063 , \$delete_wire$328062 , \$delete_wire$328061  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$328096 , \$delete_wire$328095 , \$delete_wire$328094 , \$delete_wire$328093  }),
    .RPARITY_B({ \$delete_wire$328100 , \$delete_wire$328099 , \$delete_wire$328098 , \$delete_wire$328097  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U021.$auto_20.0.0  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1129[6] , \$abc$218705$auto_1129[5] , \$abc$218705$auto_1129[4] , \$abc$218705$auto_1129[3] , \$abc$218705$auto_1129[2] , \$abc$218705$auto_1129[1] , \$abc$218705$auto_1129[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1[31] , \multi_enc_decx2x4.dataout1[30] , \multi_enc_decx2x4.dataout1[29] , \multi_enc_decx2x4.dataout1[28] , \multi_enc_decx2x4.dataout1[27] , \multi_enc_decx2x4.dataout1[26] , \multi_enc_decx2x4.dataout1[25] , \multi_enc_decx2x4.dataout1[24] , \multi_enc_decx2x4.dataout1[23] , \multi_enc_decx2x4.dataout1[22] , \multi_enc_decx2x4.dataout1[21] , \multi_enc_decx2x4.dataout1[20] , \multi_enc_decx2x4.dataout1[19] , \multi_enc_decx2x4.dataout1[18] , \multi_enc_decx2x4.dataout1[17] , \multi_enc_decx2x4.dataout1[16] , \multi_enc_decx2x4.dataout1[15] , \multi_enc_decx2x4.dataout1[14] , \multi_enc_decx2x4.dataout1[13] , \multi_enc_decx2x4.dataout1[12] , \multi_enc_decx2x4.dataout1[11] , \multi_enc_decx2x4.dataout1[10] , \multi_enc_decx2x4.dataout1[9] , \multi_enc_decx2x4.dataout1[8] , \multi_enc_decx2x4.dataout1[7] , \multi_enc_decx2x4.dataout1[6] , \multi_enc_decx2x4.dataout1[5] , \multi_enc_decx2x4.dataout1[4] , \multi_enc_decx2x4.dataout1[3] , \multi_enc_decx2x4.dataout1[2] , \multi_enc_decx2x4.dataout1[1] , \multi_enc_decx2x4.dataout1[0]  }),
    .RDATA_B({ \$delete_wire$328132 , \$delete_wire$328131 , \$delete_wire$328130 , \$delete_wire$328129 , \$delete_wire$328128 , \$delete_wire$328127 , \$delete_wire$328126 , \$delete_wire$328125 , \$delete_wire$328124 , \$delete_wire$328123 , \$delete_wire$328122 , \$delete_wire$328121 , \$delete_wire$328120 , \$delete_wire$328119 , \$delete_wire$328118 , \$delete_wire$328117 , \$delete_wire$328116 , \$delete_wire$328115 , \$delete_wire$328114 , \$delete_wire$328113 , \$delete_wire$328112 , \$delete_wire$328111 , \$delete_wire$328110 , \$delete_wire$328109 , \$delete_wire$328108 , \$delete_wire$328107 , \$delete_wire$328106 , \$delete_wire$328105 , \$delete_wire$328104 , \$delete_wire$328103 , \$delete_wire$328102 , \$delete_wire$328101  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1[35] , \multi_enc_decx2x4.dataout1[34] , \multi_enc_decx2x4.dataout1[33] , \multi_enc_decx2x4.dataout1[32]  }),
    .RPARITY_B({ \$delete_wire$328136 , \$delete_wire$328135 , \$delete_wire$328134 , \$delete_wire$328133  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U021.$auto_20.0.1  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1129[6] , \$abc$218705$auto_1129[5] , \$abc$218705$auto_1129[4] , \$abc$218705$auto_1129[3] , \$abc$218705$auto_1129[2] , \$abc$218705$auto_1129[1] , \$abc$218705$auto_1129[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1[67] , \multi_enc_decx2x4.dataout1[66] , \multi_enc_decx2x4.dataout1[65] , \multi_enc_decx2x4.dataout1[64] , \multi_enc_decx2x4.dataout1[63] , \multi_enc_decx2x4.dataout1[62] , \multi_enc_decx2x4.dataout1[61] , \multi_enc_decx2x4.dataout1[60] , \multi_enc_decx2x4.dataout1[59] , \multi_enc_decx2x4.dataout1[58] , \multi_enc_decx2x4.dataout1[57] , \multi_enc_decx2x4.dataout1[56] , \multi_enc_decx2x4.dataout1[55] , \multi_enc_decx2x4.dataout1[54] , \multi_enc_decx2x4.dataout1[53] , \multi_enc_decx2x4.dataout1[52] , \multi_enc_decx2x4.dataout1[51] , \multi_enc_decx2x4.dataout1[50] , \multi_enc_decx2x4.dataout1[49] , \multi_enc_decx2x4.dataout1[48] , \multi_enc_decx2x4.dataout1[47] , \multi_enc_decx2x4.dataout1[46] , \multi_enc_decx2x4.dataout1[45] , \multi_enc_decx2x4.dataout1[44] , \multi_enc_decx2x4.dataout1[43] , \multi_enc_decx2x4.dataout1[42] , \multi_enc_decx2x4.dataout1[41] , \multi_enc_decx2x4.dataout1[40] , \multi_enc_decx2x4.dataout1[39] , \multi_enc_decx2x4.dataout1[38] , \multi_enc_decx2x4.dataout1[37] , \multi_enc_decx2x4.dataout1[36]  }),
    .RDATA_B({ \$delete_wire$328168 , \$delete_wire$328167 , \$delete_wire$328166 , \$delete_wire$328165 , \$delete_wire$328164 , \$delete_wire$328163 , \$delete_wire$328162 , \$delete_wire$328161 , \$delete_wire$328160 , \$delete_wire$328159 , \$delete_wire$328158 , \$delete_wire$328157 , \$delete_wire$328156 , \$delete_wire$328155 , \$delete_wire$328154 , \$delete_wire$328153 , \$delete_wire$328152 , \$delete_wire$328151 , \$delete_wire$328150 , \$delete_wire$328149 , \$delete_wire$328148 , \$delete_wire$328147 , \$delete_wire$328146 , \$delete_wire$328145 , \$delete_wire$328144 , \$delete_wire$328143 , \$delete_wire$328142 , \$delete_wire$328141 , \$delete_wire$328140 , \$delete_wire$328139 , \$delete_wire$328138 , \$delete_wire$328137  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1[71] , \multi_enc_decx2x4.dataout1[70] , \multi_enc_decx2x4.dataout1[69] , \multi_enc_decx2x4.dataout1[68]  }),
    .RPARITY_B({ \$delete_wire$328172 , \$delete_wire$328171 , \$delete_wire$328170 , \$delete_wire$328169  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U021.$auto_20.0.2  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1129[6] , \$abc$218705$auto_1129[5] , \$abc$218705$auto_1129[4] , \$abc$218705$auto_1129[3] , \$abc$218705$auto_1129[2] , \$abc$218705$auto_1129[1] , \$abc$218705$auto_1129[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \multi_enc_decx2x4.dataout1[103] , \multi_enc_decx2x4.dataout1[102] , \multi_enc_decx2x4.dataout1[101] , \multi_enc_decx2x4.dataout1[100] , \multi_enc_decx2x4.dataout1[99] , \multi_enc_decx2x4.dataout1[98] , \multi_enc_decx2x4.dataout1[97] , \multi_enc_decx2x4.dataout1[96] , \multi_enc_decx2x4.dataout1[95] , \multi_enc_decx2x4.dataout1[94] , \multi_enc_decx2x4.dataout1[93] , \multi_enc_decx2x4.dataout1[92] , \multi_enc_decx2x4.dataout1[91] , \multi_enc_decx2x4.dataout1[90] , \multi_enc_decx2x4.dataout1[89] , \multi_enc_decx2x4.dataout1[88] , \multi_enc_decx2x4.dataout1[87] , \multi_enc_decx2x4.dataout1[86] , \multi_enc_decx2x4.dataout1[85] , \multi_enc_decx2x4.dataout1[84] , \multi_enc_decx2x4.dataout1[83] , \multi_enc_decx2x4.dataout1[82] , \multi_enc_decx2x4.dataout1[81] , \multi_enc_decx2x4.dataout1[80] , \multi_enc_decx2x4.dataout1[79] , \multi_enc_decx2x4.dataout1[78] , \multi_enc_decx2x4.dataout1[77] , \multi_enc_decx2x4.dataout1[76] , \multi_enc_decx2x4.dataout1[75] , \multi_enc_decx2x4.dataout1[74] , \multi_enc_decx2x4.dataout1[73] , \multi_enc_decx2x4.dataout1[72]  }),
    .RDATA_B({ \$delete_wire$328204 , \$delete_wire$328203 , \$delete_wire$328202 , \$delete_wire$328201 , \$delete_wire$328200 , \$delete_wire$328199 , \$delete_wire$328198 , \$delete_wire$328197 , \$delete_wire$328196 , \$delete_wire$328195 , \$delete_wire$328194 , \$delete_wire$328193 , \$delete_wire$328192 , \$delete_wire$328191 , \$delete_wire$328190 , \$delete_wire$328189 , \$delete_wire$328188 , \$delete_wire$328187 , \$delete_wire$328186 , \$delete_wire$328185 , \$delete_wire$328184 , \$delete_wire$328183 , \$delete_wire$328182 , \$delete_wire$328181 , \$delete_wire$328180 , \$delete_wire$328179 , \$delete_wire$328178 , \$delete_wire$328177 , \$delete_wire$328176 , \$delete_wire$328175 , \$delete_wire$328174 , \$delete_wire$328173  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \multi_enc_decx2x4.dataout1[107] , \multi_enc_decx2x4.dataout1[106] , \multi_enc_decx2x4.dataout1[105] , \multi_enc_decx2x4.dataout1[104]  }),
    .RPARITY_B({ \$delete_wire$328208 , \$delete_wire$328207 , \$delete_wire$328206 , \$delete_wire$328205  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000008000000040000000200000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \$flatten\multi_enc_decx2x4.\top_2.\U021.$auto_20.0.3  (
    .ADDR_A({ 3'h0, \$abc$218705$auto_1129[6] , \$abc$218705$auto_1129[5] , \$abc$218705$auto_1129[4] , \$abc$218705$auto_1129[3] , \$abc$218705$auto_1129[2] , \$abc$218705$auto_1129[1] , \$abc$218705$auto_1129[0] , 5'h00 }),
    .ADDR_B(15'bxxxxxxxxxx00000),
    .BE_A(4'h0),
    .BE_B(4'h0),
    .CLK_A(\$clk_buf_$ibuf_clock ),
    .CLK_B(\$clk_buf_$ibuf_clock ),
    .RDATA_A({ \$delete_wire$328220 , \$delete_wire$328219 , \$delete_wire$328218 , \$delete_wire$328217 , \$delete_wire$328216 , \$delete_wire$328215 , \$delete_wire$328214 , \$delete_wire$328213 , \$delete_wire$328212 , \$delete_wire$328211 , \$delete_wire$328210 , \$delete_wire$328209 , \multi_enc_decx2x4.dataout1[127] , \multi_enc_decx2x4.dataout1[126] , \multi_enc_decx2x4.dataout1[125] , \multi_enc_decx2x4.dataout1[124] , \multi_enc_decx2x4.dataout1[123] , \multi_enc_decx2x4.dataout1[122] , \multi_enc_decx2x4.dataout1[121] , \multi_enc_decx2x4.dataout1[120] , \multi_enc_decx2x4.dataout1[119] , \multi_enc_decx2x4.dataout1[118] , \multi_enc_decx2x4.dataout1[117] , \multi_enc_decx2x4.dataout1[116] , \multi_enc_decx2x4.dataout1[115] , \multi_enc_decx2x4.dataout1[114] , \multi_enc_decx2x4.dataout1[113] , \multi_enc_decx2x4.dataout1[112] , \multi_enc_decx2x4.dataout1[111] , \multi_enc_decx2x4.dataout1[110] , \multi_enc_decx2x4.dataout1[109] , \multi_enc_decx2x4.dataout1[108]  }),
    .RDATA_B({ \$delete_wire$328252 , \$delete_wire$328251 , \$delete_wire$328250 , \$delete_wire$328249 , \$delete_wire$328248 , \$delete_wire$328247 , \$delete_wire$328246 , \$delete_wire$328245 , \$delete_wire$328244 , \$delete_wire$328243 , \$delete_wire$328242 , \$delete_wire$328241 , \$delete_wire$328240 , \$delete_wire$328239 , \$delete_wire$328238 , \$delete_wire$328237 , \$delete_wire$328236 , \$delete_wire$328235 , \$delete_wire$328234 , \$delete_wire$328233 , \$delete_wire$328232 , \$delete_wire$328231 , \$delete_wire$328230 , \$delete_wire$328229 , \$delete_wire$328228 , \$delete_wire$328227 , \$delete_wire$328226 , \$delete_wire$328225 , \$delete_wire$328224 , \$delete_wire$328223 , \$delete_wire$328222 , \$delete_wire$328221  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$328256 , \$delete_wire$328255 , \$delete_wire$328254 , \$delete_wire$328253  }),
    .RPARITY_B({ \$delete_wire$328260 , \$delete_wire$328259 , \$delete_wire$328258 , \$delete_wire$328257  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B(32'hxxxxxxxx),
    .WEN_A(1'h0),
    .WEN_B(1'h0),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  assign \$auto_328513  = 1'h1;
  assign \$auto_328512  = 1'h1;
  assign \$auto_328511  = 1'h1;
  assign \$auto_328510  = 1'h1;
  assign \$auto_328509  = 1'h1;
  assign \$auto_328508  = 1'h1;
  assign \$auto_328507  = 1'h1;
  assign \$auto_328506  = 1'h1;
  assign \$auto_328505  = 1'h1;
  assign \$auto_328504  = 1'h1;
  assign \$auto_328503  = 1'h1;
  assign \$auto_328502  = 1'h1;
  assign \$auto_328501  = 1'h1;
  assign \$auto_328500  = 1'h1;
  assign \$auto_328499  = 1'h1;
  assign \$auto_328498  = 1'h1;
  assign \$auto_328497  = 1'h1;
  assign \$auto_328496  = 1'h1;
  assign \$auto_328495  = 1'h1;
  assign \$auto_328494  = 1'h1;
  assign \$auto_328493  = 1'h1;
  assign \$auto_328492  = 1'h1;
  assign \$auto_328491  = 1'h1;
  assign \$auto_328490  = 1'h1;
  assign \$auto_328489  = 1'h1;
  assign \$auto_328488  = 1'h1;
  assign \$auto_328487  = 1'h1;
  assign \$auto_328486  = 1'h1;
  assign \$auto_328485  = 1'h1;
  assign \$auto_328484  = 1'h1;
  assign \$auto_328483  = 1'h1;
  assign \$auto_328482  = 1'h1;
  assign \$auto_328481  = 1'h1;
  assign \$auto_328480  = 1'h1;
  assign \$auto_328479  = 1'h1;
  assign \$auto_328478  = 1'h1;
  assign \$auto_328477  = 1'h1;
  assign \$auto_328476  = 1'h1;
  assign \$auto_328475  = 1'h1;
  assign \$auto_328474  = 1'h1;
  assign \$auto_328473  = 1'h1;
  assign \$auto_328472  = 1'h1;
  assign \$auto_328471  = 1'h1;
  assign \$auto_328470  = 1'h1;
  assign \$auto_328469  = 1'h1;
  assign \$auto_328468  = 1'h1;
  assign \$auto_328467  = 1'h1;
  assign \$auto_328466  = 1'h1;
  assign \$auto_328465  = 1'h1;
  assign \$auto_328464  = 1'h1;
  assign \$auto_328463  = 1'h1;
  assign \$auto_328462  = 1'h1;
  assign \$auto_328461  = 1'h1;
  assign \$auto_328460  = 1'h1;
  assign \$auto_328459  = 1'h1;
  assign \$auto_328458  = 1'h1;
  assign \$auto_328457  = 1'h1;
  assign \$auto_328456  = 1'h1;
  assign \$auto_328455  = 1'h1;
  assign \$auto_328454  = 1'h1;
  assign \$auto_328453  = 1'h1;
  assign \$auto_328452  = 1'h1;
  assign \$auto_328451  = 1'h1;
  assign \$auto_328450  = 1'h1;
  assign \$auto_328449  = 1'h1;
  assign \$auto_328448  = 1'h1;
  assign \$auto_328447  = 1'h1;
  assign \$auto_328446  = 1'h1;
  assign \$auto_328445  = 1'h1;
  assign \$auto_328444  = 1'h1;
  assign \$auto_328443  = 1'h1;
  assign \$auto_328442  = 1'h1;
  assign \$auto_328441  = 1'h1;
  assign \$auto_328440  = 1'h1;
  assign \$auto_328439  = 1'h1;
  assign \$auto_328438  = 1'h1;
  assign \$auto_328437  = 1'h1;
  assign \$auto_328436  = 1'h1;
  assign \$auto_328435  = 1'h1;
  assign \$auto_328434  = 1'h1;
  assign \$auto_328433  = 1'h1;
  assign \$auto_328432  = 1'h1;
  assign \$auto_328431  = 1'h1;
  assign \$auto_328430  = 1'h1;
  assign \$auto_328429  = 1'h1;
  assign \$auto_328428  = 1'h1;
  assign \$auto_328427  = 1'h1;
  assign \$auto_328426  = 1'h1;
  assign \$auto_328425  = 1'h1;
  assign \$auto_328424  = 1'h1;
  assign \$auto_328423  = 1'h1;
  assign \$auto_328422  = 1'h1;
  assign \$auto_328421  = 1'h1;
  assign \$auto_328420  = 1'h1;
  assign \$auto_328419  = 1'h1;
  assign \$auto_328418  = 1'h1;
  assign \$auto_328417  = 1'h1;
  assign \$auto_328416  = 1'h1;
  assign \$auto_328415  = 1'h1;
  assign \$auto_328414  = 1'h1;
  assign \$auto_328413  = 1'h1;
  assign \$auto_328412  = 1'h1;
  assign \$auto_328411  = 1'h1;
  assign \$auto_328410  = 1'h1;
  assign \$auto_328409  = 1'h1;
  assign \$auto_328408  = 1'h1;
  assign \$auto_328407  = 1'h1;
  assign \$auto_328406  = 1'h1;
  assign \$auto_328405  = 1'h1;
  assign \$auto_328404  = 1'h1;
  assign \$auto_328403  = 1'h1;
  assign \$auto_328402  = 1'h1;
  assign \$auto_328401  = 1'h1;
  assign \$auto_328400  = 1'h1;
  assign \$auto_328399  = 1'h1;
  assign \$auto_328398  = 1'h1;
  assign \$auto_328397  = 1'h1;
  assign \$auto_328396  = 1'h1;
  assign \$auto_328395  = 1'h1;
  assign \$auto_328394  = 1'h1;
  assign \$auto_328393  = 1'h1;
  assign \$auto_328392  = 1'h1;
  assign \$auto_328391  = 1'h1;
  assign \$auto_328390  = 1'h1;
  assign \$auto_328389  = 1'h1;
  assign \$auto_328388  = 1'h1;
  assign \$auto_328387  = 1'h1;
  assign \$auto_328386  = 1'h1;
  assign \$auto_328385  = 1'h1;
  assign \$auto_328384  = 1'h1;
  assign \$auto_328383  = 1'h1;
  assign \$auto_328382  = 1'h1;
  assign \$auto_328381  = 1'h1;
  assign \$auto_328380  = 1'h1;
  assign \$auto_328379  = 1'h1;
  assign \$auto_328378  = 1'h1;
  assign \$auto_328377  = 1'h1;
  assign \$auto_328376  = 1'h1;
  assign \$auto_328375  = 1'h1;
  assign \$auto_328374  = 1'h1;
  assign \$auto_328373  = 1'h1;
  assign \$auto_328372  = 1'h1;
  assign \$auto_328371  = 1'h1;
  assign \$auto_328370  = 1'h1;
  assign \$auto_328369  = 1'h1;
  assign \$auto_328368  = 1'h1;
  assign \$auto_328367  = 1'h1;
  assign \$auto_328366  = 1'h1;
  assign \$auto_328365  = 1'h1;
  assign \$auto_328364  = 1'h1;
  assign \$auto_328363  = 1'h1;
  assign \$auto_328362  = 1'h1;
  assign \$auto_328361  = 1'h1;
  assign \$auto_328360  = 1'h1;
  assign \$auto_328359  = 1'h1;
  assign \$auto_328358  = 1'h1;
  assign \$auto_328357  = 1'h1;
  assign \$auto_328356  = 1'h1;
  assign \$auto_328355  = 1'h1;
  assign \$auto_328354  = 1'h1;
  assign \$auto_328353  = 1'h1;
  assign \$auto_328352  = 1'h1;
  assign \$auto_328351  = 1'h1;
  assign \$auto_328350  = 1'h1;
  assign \$auto_328349  = 1'h1;
  assign \$auto_328348  = 1'h1;
  assign \$auto_328347  = 1'h1;
  assign \$auto_328346  = 1'h1;
  assign \$auto_328345  = 1'h1;
  assign \$auto_328344  = 1'h1;
  assign \$auto_328343  = 1'h1;
  assign \$auto_328342  = 1'h1;
  assign \$auto_328341  = 1'h1;
  assign \$auto_328340  = 1'h1;
  assign \$auto_328339  = 1'h1;
  assign \$auto_328338  = 1'h1;
  assign \$auto_328337  = 1'h1;
  assign \$auto_328336  = 1'h1;
  assign \$auto_328335  = 1'h1;
  assign \$auto_328334  = 1'h1;
  assign \$auto_328333  = 1'h1;
  assign \$auto_328332  = 1'h1;
  assign \$auto_328331  = 1'h1;
  assign \$auto_328330  = 1'h1;
  assign \$auto_328329  = 1'h1;
  assign \$auto_328328  = 1'h1;
  assign \$auto_328327  = 1'h1;
  assign \$auto_328326  = 1'h1;
  assign \$auto_328325  = 1'h1;
  assign \$auto_328324  = 1'h1;
  assign \$auto_328323  = 1'h1;
  assign \$auto_328322  = 1'h1;
  assign \$auto_328321  = 1'h1;
  assign \$auto_328320  = 1'h1;
  assign \$auto_328319  = 1'h1;
  assign \$auto_328318  = 1'h1;
  assign \$auto_328317  = 1'h1;
  assign \$auto_328316  = 1'h1;
  assign \$auto_328315  = 1'h1;
  assign \$auto_328314  = 1'h1;
  assign \$auto_328313  = 1'h1;
  assign \$auto_328312  = 1'h1;
  assign \$auto_328311  = 1'h1;
  assign \$auto_328310  = 1'h1;
  assign \$auto_328309  = 1'h1;
  assign \$auto_328308  = 1'h1;
  assign \$auto_328307  = 1'h1;
  assign \$auto_328306  = 1'h1;
  assign \$auto_328305  = 1'h1;
  assign \$auto_328304  = 1'h1;
  assign \$auto_328303  = 1'h1;
  assign \$auto_328302  = 1'h1;
  assign \$auto_328301  = 1'h1;
  assign \$auto_328300  = 1'h1;
  assign \$auto_328299  = 1'h1;
  assign \$auto_328298  = 1'h1;
  assign \$auto_328297  = 1'h1;
  assign \$auto_328296  = 1'h1;
  assign \$auto_328295  = 1'h1;
  assign \$auto_328294  = 1'h1;
  assign \$auto_328293  = 1'h1;
  assign \$auto_328292  = 1'h1;
  assign \$auto_328291  = 1'h1;
  assign \$auto_328290  = 1'h1;
  assign \$auto_328289  = 1'h1;
  assign \$auto_328288  = 1'h1;
  assign \$auto_328287  = 1'h1;
  assign \$auto_328286  = 1'h1;
  assign \$auto_328285  = 1'h1;
  assign \$auto_328284  = 1'h1;
  assign \$auto_328283  = 1'h1;
  assign \$auto_328282  = 1'h1;
  assign \$auto_328281  = 1'h1;
  assign \$auto_328280  = 1'h1;
  assign \$auto_328279  = 1'h1;
  assign \$auto_328278  = 1'h1;
  assign \$auto_328277  = 1'h1;
  assign \$auto_328276  = 1'h1;
  assign \$auto_328275  = 1'h1;
  assign \$auto_328274  = 1'h1;
  assign \$auto_328273  = 1'h1;
  assign \$auto_328272  = 1'h1;
  assign \$auto_328271  = 1'h1;
  assign \$auto_328270  = 1'h1;
  assign \$auto_328269  = 1'h1;
  assign \$auto_328268  = 1'h1;
  assign \$auto_328267  = 1'h1;
  assign \$auto_328266  = 1'h1;
  assign \$auto_328265  = 1'h1;
  assign \$auto_328264  = 1'h1;
  assign \$auto_328263  = 1'h1;
  assign \$auto_328262  = 1'h1;
  assign \$auto_328261  = 1'h1;
  assign \$auto_328514  = 1'h1;
  assign \$auto_328516  = 1'h1;
  assign \$auto_328517  = 1'h1;
  assign \$auto_328515  = 1'h1;
  assign \$auto_328520  = 1'h1;
  assign \$auto_328518  = 1'h1;
  assign \$auto_328519  = 1'h1;
endmodule
