

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline          1536:256:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
ESHA: SIMD Width was found to be : 32
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
ESHA_CHANGED: in shader config simd is  32 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
59223c5836e436fa179bac05233b3051  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU > _cuobjdump_complete_output_d3tC4F"
Parsing file _cuobjdump_complete_output_d3tC4F
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x403b20, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65604_39_non_const_sum44" from 0x0 to 0x180 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65599_39_non_const_mask428" from 0x180 to 0x1080 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65601_39_non_const_r_mask4268" from 0x1080 to 0x1f80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65600_39_non_const_l_mask8108" from 0x1f80 to 0x2e80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65602_39_non_const_m11948" from 0x2e80 to 0x3d80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:81) @%p1 bra $Lt_0_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x198 (_1.ptx:127) @%p2 bra $Lt_0_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b0 (_1.ptx:131) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f8 (_1.ptx:143) @%p3 bra $Lt_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x218 (_1.ptx:147) @%p4 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (_1.ptx:153) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (_1.ptx:179) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x300 (_1.ptx:188) @%p5 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:190) st.shared.u32 [%rd4+0], %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x310 (_1.ptx:191) bra.uni $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x340 (_1.ptx:201) @!%p6 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:208) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_1.ptx:209) @!%p6 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (_1.ptx:216) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_1.ptx:219) @%p7 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_1.ptx:229) @%p8 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:236) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x430 (_1.ptx:239) @%p9 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (_1.ptx:246) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x470 (_1.ptx:249) @%p10 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:256) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4b0 (_1.ptx:259) @%p11 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:266) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4f0 (_1.ptx:269) @%p12 bra $Lt_0_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:279) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_fxfR9o"
Running: cat _ptx_fxfR9o | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_TQm7e8
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_TQm7e8 --output-file  /dev/null 2> _ptx_fxfR9oinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=15, lmem=0, smem=15744, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_fxfR9o _ptx2_TQm7e8 _ptx_fxfR9oinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ../bin/release/NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 11 queen = 2680  time = 1.530000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 38880 (ipc=77.8) sim_rate=38880 (inst/sec) elapsed = 0:0:00:01 / Wed May 13 09:55:36 2015
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 90473 (ipc=90.5) sim_rate=45236 (inst/sec) elapsed = 0:0:00:02 / Wed May 13 09:55:37 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(16,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 131020 (ipc=87.3) sim_rate=43673 (inst/sec) elapsed = 0:0:00:03 / Wed May 13 09:55:38 2015
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(23,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 199762 (ipc=99.9) sim_rate=49940 (inst/sec) elapsed = 0:0:00:04 / Wed May 13 09:55:39 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2463,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2464,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2479,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2480,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2481,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2482,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2483,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2484,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2485,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2486,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2487,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2488,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2489,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2490,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2491,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2492,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2493,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2494,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2495,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2496,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2497,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2498,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2499,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2500,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 208182 (ipc=83.3) sim_rate=41636 (inst/sec) elapsed = 0:0:00:05 / Wed May 13 09:55:40 2015
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2501,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2502,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2503,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2504,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2505,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2506,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2507,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2508,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2509,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2510,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2511,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2512,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2513,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2514,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2515,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2516,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2517,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2518,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2519,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2520,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2521,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2522,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2523,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2524,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2525,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2526,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2527,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2528,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2529,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2530,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2531,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2532,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2533,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2534,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2535,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2536,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2537,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2538,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2539,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2540,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2541,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2542,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2543,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2544,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2545,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2546,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2547,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2548,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2549,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2550,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2551,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2552,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2553,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2554,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2555,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2556,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2557,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2558,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2587,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2588,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2594,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2595,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2597,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2598,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(59,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(86,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2992,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2993,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2995,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2996,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2998,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2999,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 409361 (ipc=136.5) sim_rate=58480 (inst/sec) elapsed = 0:0:00:07 / Wed May 13 09:55:42 2015
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3001,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3002,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3004,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3005,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3009,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3010,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3012,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3013,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3015,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3016,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3018,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3019,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3021,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3022,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3024,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3025,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3027,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3028,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3030,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3031,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3033,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3034,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3036,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3037,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3039,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3040,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3042,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3043,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3045,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3046,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3048,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3049,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3156,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3157,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3172,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3173,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3174,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3175,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3176,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3177,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3178,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3179,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3180,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3181,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3182,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3183,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3184,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3185,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3186,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3187,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3188,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3189,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3190,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3191,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3192,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3193,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3194,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3195,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3196,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3197,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3198,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3199,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3200,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3201,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3202,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3203,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3204,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3205,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3206,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3207,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3208,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3209,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3210,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3211,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3212,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3213,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3214,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3215,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3216,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3217,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3218,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3219,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(125,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(119,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 597553 (ipc=170.7) sim_rate=59755 (inst/sec) elapsed = 0:0:00:10 / Wed May 13 09:55:45 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3503,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3504,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3514,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3515,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3517,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3518,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3521,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3522,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3525,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3526,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3528,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3529,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3531,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3532,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3642,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3643,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3659,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3660,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3661,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3662,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3663,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3664,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3665,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3666,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3667,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3668,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3669,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3670,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3671,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3672,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3673,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3674,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3675,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3676,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3677,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3678,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3679,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3680,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3681,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3682,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3781,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3782,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3783,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3784,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3785,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3786,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3787,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3788,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3789,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3790,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3791,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3792,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3793,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3794,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3795,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3796,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3797,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3798,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3799,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3800,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3801,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3802,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3803,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3804,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3805,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3806,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3807,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3809,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3810,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3811,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3812,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3813,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3814,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3815,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3816,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3817,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3818,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(140,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3847,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3848,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3864,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3865,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3867,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3868,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3869,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3870,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3910,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3911,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 769384 (ipc=192.3) sim_rate=59183 (inst/sec) elapsed = 0:0:00:13 / Wed May 13 09:55:48 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4028,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4029,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(152,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4031,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4032,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4043,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4044,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4046,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4047,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4049,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4050,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4053,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4054,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4060,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4061,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4164,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4165,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4170,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4171,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4181,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4182,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4184,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4185,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4187,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4188,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4190,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4191,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4193,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4194,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4196,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4197,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4199,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4200,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4202,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4203,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4205,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4206,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4208,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4209,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4211,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4212,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4307,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4308,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4310,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4313,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4314,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4319,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4320,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4322,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4323,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4325,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4326,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(182,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4331,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4332,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4422,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4423,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4439,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4440,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4441,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4442,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4443,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4444,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4445,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4446,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4447,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4448,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4449,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4450,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4451,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4452,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4453,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4454,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4455,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4456,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4457,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4458,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4459,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4460,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4461,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4462,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4463,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4464,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4466,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4467,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4467,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4468,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4469,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4470,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 942433 (ipc=209.4) sim_rate=62828 (inst/sec) elapsed = 0:0:00:15 / Wed May 13 09:55:50 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4566,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4567,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4568,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4569,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4570,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4571,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4572,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4573,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4575,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4576,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4580,0), 2 CTAs running
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(208,0,0) tid=(37,0,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4581,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4593,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4594,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4677,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4678,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4688,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4689,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4694,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4695,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4697,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4698,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4707,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4708,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4710,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4711,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4713,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4714,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4718,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4719,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4818,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4819,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4835,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4836,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4836,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4837,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4838,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4839,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4840,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4841,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4842,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4843,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4844,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4845,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4846,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4847,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4848,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4849,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4850,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4851,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4852,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4853,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(238,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4854,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4855,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4935,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4936,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4956,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4957,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4962,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4963,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4965,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4966,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4970,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4971,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4973,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4974,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4976,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4977,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4979,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4980,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4982,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4985,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4988,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4991,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4994,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4998,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1126792 (ipc=225.4) sim_rate=62599 (inst/sec) elapsed = 0:0:00:18 / Wed May 13 09:55:53 2015
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5001,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5003,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5006,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5083,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5087,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5095,0), 1 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(247,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5198,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5215,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5217,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5220,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5221,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5223,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5225,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5227,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5229,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5234,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5236,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5238,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5335,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5351,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5354,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5357,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5366,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5369,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5372,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5387,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5475,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5486,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5489,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5495,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1191288 (ipc=216.6) sim_rate=62699 (inst/sec) elapsed = 0:0:00:19 / Wed May 13 09:55:54 2015
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1197174 (ipc=171.0) sim_rate=59858 (inst/sec) elapsed = 0:0:00:20 / Wed May 13 09:55:55 2015
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 1210435 (ipc=115.3) sim_rate=57639 (inst/sec) elapsed = 0:0:00:21 / Wed May 13 09:55:56 2015
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1225899 (ipc=84.5) sim_rate=55722 (inst/sec) elapsed = 0:0:00:22 / Wed May 13 09:55:57 2015
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1239297 (ipc=68.8) sim_rate=53882 (inst/sec) elapsed = 0:0:00:23 / Wed May 13 09:55:58 2015
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1253137 (ipc=58.3) sim_rate=52214 (inst/sec) elapsed = 0:0:00:24 / Wed May 13 09:55:59 2015
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1266307 (ipc=50.7) sim_rate=50652 (inst/sec) elapsed = 0:0:00:25 / Wed May 13 09:56:00 2015
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1280182 (ipc=44.9) sim_rate=49237 (inst/sec) elapsed = 0:0:00:26 / Wed May 13 09:56:01 2015
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 1293496 (ipc=40.4) sim_rate=47907 (inst/sec) elapsed = 0:0:00:27 / Wed May 13 09:56:02 2015
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 1306965 (ipc=36.8) sim_rate=46677 (inst/sec) elapsed = 0:0:00:28 / Wed May 13 09:56:03 2015
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 1320181 (ipc=33.9) sim_rate=45523 (inst/sec) elapsed = 0:0:00:29 / Wed May 13 09:56:04 2015
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 1336133 (ipc=31.1) sim_rate=44537 (inst/sec) elapsed = 0:0:00:30 / Wed May 13 09:56:05 2015
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 1349443 (ipc=29.0) sim_rate=43530 (inst/sec) elapsed = 0:0:00:31 / Wed May 13 09:56:06 2015
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 1362997 (ipc=27.3) sim_rate=42593 (inst/sec) elapsed = 0:0:00:32 / Wed May 13 09:56:07 2015
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 1376416 (ipc=25.7) sim_rate=41709 (inst/sec) elapsed = 0:0:00:33 / Wed May 13 09:56:08 2015
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 1390218 (ipc=24.4) sim_rate=40888 (inst/sec) elapsed = 0:0:00:34 / Wed May 13 09:56:09 2015
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 1403561 (ipc=23.2) sim_rate=40101 (inst/sec) elapsed = 0:0:00:35 / Wed May 13 09:56:10 2015
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 1416745 (ipc=22.1) sim_rate=39354 (inst/sec) elapsed = 0:0:00:36 / Wed May 13 09:56:11 2015
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 1432654 (ipc=21.1) sim_rate=38720 (inst/sec) elapsed = 0:0:00:37 / Wed May 13 09:56:12 2015
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 1445756 (ipc=20.2) sim_rate=38046 (inst/sec) elapsed = 0:0:00:38 / Wed May 13 09:56:13 2015
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 1457544 (ipc=19.6) sim_rate=37372 (inst/sec) elapsed = 0:0:00:39 / Wed May 13 09:56:14 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 1467327 (ipc=19.1) sim_rate=36683 (inst/sec) elapsed = 0:0:00:40 / Wed May 13 09:56:15 2015
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 1476754 (ipc=18.6) sim_rate=36018 (inst/sec) elapsed = 0:0:00:41 / Wed May 13 09:56:16 2015
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 1486530 (ipc=18.1) sim_rate=35393 (inst/sec) elapsed = 0:0:00:42 / Wed May 13 09:56:17 2015
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 1493999 (ipc=17.8) sim_rate=34744 (inst/sec) elapsed = 0:0:00:43 / Wed May 13 09:56:18 2015
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 1503731 (ipc=17.4) sim_rate=34175 (inst/sec) elapsed = 0:0:00:44 / Wed May 13 09:56:19 2015
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 1513529 (ipc=17.0) sim_rate=33633 (inst/sec) elapsed = 0:0:00:45 / Wed May 13 09:56:20 2015
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 1523155 (ipc=16.6) sim_rate=33112 (inst/sec) elapsed = 0:0:00:46 / Wed May 13 09:56:21 2015
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 1533062 (ipc=16.3) sim_rate=32618 (inst/sec) elapsed = 0:0:00:47 / Wed May 13 09:56:22 2015
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 1542397 (ipc=16.0) sim_rate=32133 (inst/sec) elapsed = 0:0:00:48 / Wed May 13 09:56:23 2015
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 1552165 (ipc=15.7) sim_rate=31676 (inst/sec) elapsed = 0:0:00:49 / Wed May 13 09:56:24 2015
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 1561742 (ipc=15.4) sim_rate=31234 (inst/sec) elapsed = 0:0:00:50 / Wed May 13 09:56:25 2015
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 1569285 (ipc=15.2) sim_rate=30770 (inst/sec) elapsed = 0:0:00:51 / Wed May 13 09:56:26 2015
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 1579087 (ipc=14.9) sim_rate=30367 (inst/sec) elapsed = 0:0:00:52 / Wed May 13 09:56:27 2015
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 1592509 (ipc=14.5) sim_rate=30047 (inst/sec) elapsed = 0:0:00:53 / Wed May 13 09:56:28 2015
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 1605778 (ipc=14.2) sim_rate=29736 (inst/sec) elapsed = 0:0:00:54 / Wed May 13 09:56:29 2015
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 1619501 (ipc=13.9) sim_rate=29445 (inst/sec) elapsed = 0:0:00:55 / Wed May 13 09:56:30 2015
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 1633175 (ipc=13.6) sim_rate=29163 (inst/sec) elapsed = 0:0:00:56 / Wed May 13 09:56:31 2015
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 1646427 (ipc=13.3) sim_rate=28884 (inst/sec) elapsed = 0:0:00:57 / Wed May 13 09:56:32 2015
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 1660092 (ipc=13.1) sim_rate=28622 (inst/sec) elapsed = 0:0:00:58 / Wed May 13 09:56:33 2015
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 1675548 (ipc=12.8) sim_rate=28399 (inst/sec) elapsed = 0:0:00:59 / Wed May 13 09:56:34 2015
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 1688874 (ipc=12.6) sim_rate=28147 (inst/sec) elapsed = 0:0:01:00 / Wed May 13 09:56:35 2015
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 1702486 (ipc=12.3) sim_rate=27909 (inst/sec) elapsed = 0:0:01:01 / Wed May 13 09:56:36 2015
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 1716005 (ipc=12.1) sim_rate=27677 (inst/sec) elapsed = 0:0:01:02 / Wed May 13 09:56:37 2015
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 1727576 (ipc=12.0) sim_rate=27421 (inst/sec) elapsed = 0:0:01:03 / Wed May 13 09:56:38 2015
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 1740973 (ipc=11.8) sim_rate=27202 (inst/sec) elapsed = 0:0:01:04 / Wed May 13 09:56:39 2015
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 1754464 (ipc=11.6) sim_rate=26991 (inst/sec) elapsed = 0:0:01:05 / Wed May 13 09:56:40 2015
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 1768201 (ipc=11.4) sim_rate=26790 (inst/sec) elapsed = 0:0:01:06 / Wed May 13 09:56:41 2015
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 1781871 (ipc=11.2) sim_rate=26595 (inst/sec) elapsed = 0:0:01:07 / Wed May 13 09:56:42 2015
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 1795184 (ipc=11.1) sim_rate=26399 (inst/sec) elapsed = 0:0:01:08 / Wed May 13 09:56:43 2015
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 1808513 (ipc=10.9) sim_rate=26210 (inst/sec) elapsed = 0:0:01:09 / Wed May 13 09:56:44 2015
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 1821843 (ipc=10.8) sim_rate=26026 (inst/sec) elapsed = 0:0:01:10 / Wed May 13 09:56:45 2015
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 1837550 (ipc=10.6) sim_rate=25880 (inst/sec) elapsed = 0:0:01:11 / Wed May 13 09:56:46 2015
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 1850658 (ipc=10.5) sim_rate=25703 (inst/sec) elapsed = 0:0:01:12 / Wed May 13 09:56:47 2015
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 1864498 (ipc=10.4) sim_rate=25541 (inst/sec) elapsed = 0:0:01:13 / Wed May 13 09:56:48 2015
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 1877955 (ipc=10.2) sim_rate=25377 (inst/sec) elapsed = 0:0:01:14 / Wed May 13 09:56:49 2015
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 1891454 (ipc=10.1) sim_rate=25219 (inst/sec) elapsed = 0:0:01:15 / Wed May 13 09:56:50 2015
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 1905274 (ipc=10.0) sim_rate=25069 (inst/sec) elapsed = 0:0:01:16 / Wed May 13 09:56:51 2015
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 1918549 (ipc= 9.9) sim_rate=24916 (inst/sec) elapsed = 0:0:01:17 / Wed May 13 09:56:52 2015
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 1932085 (ipc= 9.8) sim_rate=24770 (inst/sec) elapsed = 0:0:01:18 / Wed May 13 09:56:53 2015
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 1945487 (ipc= 9.7) sim_rate=24626 (inst/sec) elapsed = 0:0:01:19 / Wed May 13 09:56:54 2015
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 1958691 (ipc= 9.6) sim_rate=24483 (inst/sec) elapsed = 0:0:01:20 / Wed May 13 09:56:55 2015
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 1974090 (ipc= 9.5) sim_rate=24371 (inst/sec) elapsed = 0:0:01:21 / Wed May 13 09:56:56 2015
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 1987457 (ipc= 9.4) sim_rate=24237 (inst/sec) elapsed = 0:0:01:22 / Wed May 13 09:56:57 2015
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 2001283 (ipc= 9.3) sim_rate=24111 (inst/sec) elapsed = 0:0:01:23 / Wed May 13 09:56:58 2015
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 2014722 (ipc= 9.2) sim_rate=23984 (inst/sec) elapsed = 0:0:01:24 / Wed May 13 09:56:59 2015
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 2028416 (ipc= 9.1) sim_rate=23863 (inst/sec) elapsed = 0:0:01:25 / Wed May 13 09:57:00 2015
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 2041820 (ipc= 9.0) sim_rate=23742 (inst/sec) elapsed = 0:0:01:26 / Wed May 13 09:57:01 2015
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 2055084 (ipc= 9.0) sim_rate=23621 (inst/sec) elapsed = 0:0:01:27 / Wed May 13 09:57:02 2015
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 2068636 (ipc= 8.9) sim_rate=23507 (inst/sec) elapsed = 0:0:01:28 / Wed May 13 09:57:03 2015
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 2082292 (ipc= 8.8) sim_rate=23396 (inst/sec) elapsed = 0:0:01:29 / Wed May 13 09:57:04 2015
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 2095793 (ipc= 8.7) sim_rate=23286 (inst/sec) elapsed = 0:0:01:30 / Wed May 13 09:57:05 2015
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 2109350 (ipc= 8.7) sim_rate=23179 (inst/sec) elapsed = 0:0:01:31 / Wed May 13 09:57:06 2015
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 2124579 (ipc= 8.6) sim_rate=23093 (inst/sec) elapsed = 0:0:01:32 / Wed May 13 09:57:07 2015
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 2137952 (ipc= 8.5) sim_rate=22988 (inst/sec) elapsed = 0:0:01:33 / Wed May 13 09:57:08 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 2151517 (ipc= 8.5) sim_rate=22888 (inst/sec) elapsed = 0:0:01:34 / Wed May 13 09:57:09 2015
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 2164847 (ipc= 8.4) sim_rate=22787 (inst/sec) elapsed = 0:0:01:35 / Wed May 13 09:57:10 2015
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 2176224 (ipc= 8.3) sim_rate=22669 (inst/sec) elapsed = 0:0:01:36 / Wed May 13 09:57:11 2015
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 2189797 (ipc= 8.3) sim_rate=22575 (inst/sec) elapsed = 0:0:01:37 / Wed May 13 09:57:12 2015
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 2203331 (ipc= 8.2) sim_rate=22482 (inst/sec) elapsed = 0:0:01:38 / Wed May 13 09:57:13 2015
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 2216487 (ipc= 8.2) sim_rate=22388 (inst/sec) elapsed = 0:0:01:39 / Wed May 13 09:57:14 2015
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 2230513 (ipc= 8.1) sim_rate=22305 (inst/sec) elapsed = 0:0:01:40 / Wed May 13 09:57:15 2015
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 2243754 (ipc= 8.1) sim_rate=22215 (inst/sec) elapsed = 0:0:01:41 / Wed May 13 09:57:16 2015
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 2257064 (ipc= 8.0) sim_rate=22128 (inst/sec) elapsed = 0:0:01:42 / Wed May 13 09:57:17 2015
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 2270734 (ipc= 8.0) sim_rate=22045 (inst/sec) elapsed = 0:0:01:43 / Wed May 13 09:57:18 2015
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 2284263 (ipc= 7.9) sim_rate=21964 (inst/sec) elapsed = 0:0:01:44 / Wed May 13 09:57:19 2015
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 2297783 (ipc= 7.9) sim_rate=21883 (inst/sec) elapsed = 0:0:01:45 / Wed May 13 09:57:20 2015
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 2311331 (ipc= 7.8) sim_rate=21805 (inst/sec) elapsed = 0:0:01:46 / Wed May 13 09:57:21 2015
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 2324798 (ipc= 7.8) sim_rate=21727 (inst/sec) elapsed = 0:0:01:47 / Wed May 13 09:57:22 2015
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 2340199 (ipc= 7.7) sim_rate=21668 (inst/sec) elapsed = 0:0:01:48 / Wed May 13 09:57:23 2015
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 2351894 (ipc= 7.7) sim_rate=21577 (inst/sec) elapsed = 0:0:01:49 / Wed May 13 09:57:24 2015
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 2365213 (ipc= 7.6) sim_rate=21501 (inst/sec) elapsed = 0:0:01:50 / Wed May 13 09:57:25 2015
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 2378516 (ipc= 7.6) sim_rate=21428 (inst/sec) elapsed = 0:0:01:51 / Wed May 13 09:57:26 2015
GPGPU-Sim uArch: cycles simulated: 316500  inst.: 2390336 (ipc= 7.6) sim_rate=21342 (inst/sec) elapsed = 0:0:01:52 / Wed May 13 09:57:27 2015
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 2403635 (ipc= 7.5) sim_rate=21271 (inst/sec) elapsed = 0:0:01:53 / Wed May 13 09:57:28 2015
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 2417492 (ipc= 7.5) sim_rate=21206 (inst/sec) elapsed = 0:0:01:54 / Wed May 13 09:57:29 2015
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 2430620 (ipc= 7.4) sim_rate=21135 (inst/sec) elapsed = 0:0:01:55 / Wed May 13 09:57:30 2015
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 2444307 (ipc= 7.4) sim_rate=21071 (inst/sec) elapsed = 0:0:01:56 / Wed May 13 09:57:31 2015
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 2457538 (ipc= 7.4) sim_rate=21004 (inst/sec) elapsed = 0:0:01:57 / Wed May 13 09:57:32 2015
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 2470995 (ipc= 7.3) sim_rate=20940 (inst/sec) elapsed = 0:0:01:58 / Wed May 13 09:57:33 2015
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 2484858 (ipc= 7.3) sim_rate=20881 (inst/sec) elapsed = 0:0:01:59 / Wed May 13 09:57:34 2015
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 2498145 (ipc= 7.3) sim_rate=20817 (inst/sec) elapsed = 0:0:02:00 / Wed May 13 09:57:35 2015
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 2511766 (ipc= 7.2) sim_rate=20758 (inst/sec) elapsed = 0:0:02:01 / Wed May 13 09:57:36 2015
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 2525169 (ipc= 7.2) sim_rate=20698 (inst/sec) elapsed = 0:0:02:02 / Wed May 13 09:57:37 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 2540495 (ipc= 7.1) sim_rate=20654 (inst/sec) elapsed = 0:0:02:03 / Wed May 13 09:57:38 2015
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 2554197 (ipc= 7.1) sim_rate=20598 (inst/sec) elapsed = 0:0:02:04 / Wed May 13 09:57:39 2015
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 2567673 (ipc= 7.1) sim_rate=20541 (inst/sec) elapsed = 0:0:02:05 / Wed May 13 09:57:40 2015
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 2580986 (ipc= 7.1) sim_rate=20484 (inst/sec) elapsed = 0:0:02:06 / Wed May 13 09:57:41 2015
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 2594175 (ipc= 7.0) sim_rate=20426 (inst/sec) elapsed = 0:0:02:07 / Wed May 13 09:57:42 2015
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 2607835 (ipc= 7.0) sim_rate=20373 (inst/sec) elapsed = 0:0:02:08 / Wed May 13 09:57:43 2015
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 2621071 (ipc= 7.0) sim_rate=20318 (inst/sec) elapsed = 0:0:02:09 / Wed May 13 09:57:44 2015
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 2634588 (ipc= 6.9) sim_rate=20266 (inst/sec) elapsed = 0:0:02:10 / Wed May 13 09:57:45 2015
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 2648214 (ipc= 6.9) sim_rate=20215 (inst/sec) elapsed = 0:0:02:11 / Wed May 13 09:57:46 2015
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 2661847 (ipc= 6.9) sim_rate=20165 (inst/sec) elapsed = 0:0:02:12 / Wed May 13 09:57:47 2015
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 2675427 (ipc= 6.9) sim_rate=20115 (inst/sec) elapsed = 0:0:02:13 / Wed May 13 09:57:48 2015
GPGPU-Sim uArch: cycles simulated: 394500  inst.: 2690647 (ipc= 6.8) sim_rate=20079 (inst/sec) elapsed = 0:0:02:14 / Wed May 13 09:57:49 2015
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 2704186 (ipc= 6.8) sim_rate=20031 (inst/sec) elapsed = 0:0:02:15 / Wed May 13 09:57:50 2015
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 2717634 (ipc= 6.8) sim_rate=19982 (inst/sec) elapsed = 0:0:02:16 / Wed May 13 09:57:51 2015
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 2731309 (ipc= 6.7) sim_rate=19936 (inst/sec) elapsed = 0:0:02:17 / Wed May 13 09:57:52 2015
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 2744608 (ipc= 6.7) sim_rate=19888 (inst/sec) elapsed = 0:0:02:18 / Wed May 13 09:57:53 2015
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 2758154 (ipc= 6.7) sim_rate=19842 (inst/sec) elapsed = 0:0:02:19 / Wed May 13 09:57:54 2015
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 2771472 (ipc= 6.7) sim_rate=19796 (inst/sec) elapsed = 0:0:02:20 / Wed May 13 09:57:55 2015
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 2785480 (ipc= 6.6) sim_rate=19755 (inst/sec) elapsed = 0:0:02:21 / Wed May 13 09:57:56 2015
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 2800584 (ipc= 6.6) sim_rate=19722 (inst/sec) elapsed = 0:0:02:22 / Wed May 13 09:57:57 2015
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 2814153 (ipc= 6.6) sim_rate=19679 (inst/sec) elapsed = 0:0:02:23 / Wed May 13 09:57:58 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 2827805 (ipc= 6.6) sim_rate=19637 (inst/sec) elapsed = 0:0:02:24 / Wed May 13 09:57:59 2015
GPGPU-Sim uArch: cycles simulated: 433500  inst.: 2841050 (ipc= 6.6) sim_rate=19593 (inst/sec) elapsed = 0:0:02:25 / Wed May 13 09:58:00 2015
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 2854445 (ipc= 6.5) sim_rate=19550 (inst/sec) elapsed = 0:0:02:26 / Wed May 13 09:58:01 2015
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 2867790 (ipc= 6.5) sim_rate=19508 (inst/sec) elapsed = 0:0:02:27 / Wed May 13 09:58:02 2015
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 2881095 (ipc= 6.5) sim_rate=19466 (inst/sec) elapsed = 0:0:02:28 / Wed May 13 09:58:03 2015
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 2895037 (ipc= 6.5) sim_rate=19429 (inst/sec) elapsed = 0:0:02:29 / Wed May 13 09:58:04 2015
GPGPU-Sim uArch: cycles simulated: 451500  inst.: 2910480 (ipc= 6.4) sim_rate=19403 (inst/sec) elapsed = 0:0:02:30 / Wed May 13 09:58:05 2015
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 2923665 (ipc= 6.4) sim_rate=19362 (inst/sec) elapsed = 0:0:02:31 / Wed May 13 09:58:06 2015
GPGPU-Sim uArch: cycles simulated: 458500  inst.: 2936925 (ipc= 6.4) sim_rate=19321 (inst/sec) elapsed = 0:0:02:32 / Wed May 13 09:58:07 2015
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 2950639 (ipc= 6.4) sim_rate=19285 (inst/sec) elapsed = 0:0:02:33 / Wed May 13 09:58:08 2015
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 2964220 (ipc= 6.4) sim_rate=19248 (inst/sec) elapsed = 0:0:02:34 / Wed May 13 09:58:09 2015
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 2977574 (ipc= 6.3) sim_rate=19210 (inst/sec) elapsed = 0:0:02:35 / Wed May 13 09:58:10 2015
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 2991233 (ipc= 6.3) sim_rate=19174 (inst/sec) elapsed = 0:0:02:36 / Wed May 13 09:58:11 2015
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 3004845 (ipc= 6.3) sim_rate=19139 (inst/sec) elapsed = 0:0:02:37 / Wed May 13 09:58:12 2015
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 3017920 (ipc= 6.3) sim_rate=19100 (inst/sec) elapsed = 0:0:02:38 / Wed May 13 09:58:13 2015
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 3031645 (ipc= 6.3) sim_rate=19066 (inst/sec) elapsed = 0:0:02:39 / Wed May 13 09:58:14 2015
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 3045048 (ipc= 6.3) sim_rate=19031 (inst/sec) elapsed = 0:0:02:40 / Wed May 13 09:58:15 2015
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 3060431 (ipc= 6.2) sim_rate=19008 (inst/sec) elapsed = 0:0:02:41 / Wed May 13 09:58:16 2015
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 3073672 (ipc= 6.2) sim_rate=18973 (inst/sec) elapsed = 0:0:02:42 / Wed May 13 09:58:17 2015
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 3087148 (ipc= 6.2) sim_rate=18939 (inst/sec) elapsed = 0:0:02:43 / Wed May 13 09:58:18 2015
GPGPU-Sim uArch: cycles simulated: 501000  inst.: 3100908 (ipc= 6.2) sim_rate=18907 (inst/sec) elapsed = 0:0:02:44 / Wed May 13 09:58:19 2015
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 3114262 (ipc= 6.2) sim_rate=18874 (inst/sec) elapsed = 0:0:02:45 / Wed May 13 09:58:20 2015
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 3127901 (ipc= 6.2) sim_rate=18842 (inst/sec) elapsed = 0:0:02:46 / Wed May 13 09:58:21 2015
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 3141246 (ipc= 6.1) sim_rate=18809 (inst/sec) elapsed = 0:0:02:47 / Wed May 13 09:58:22 2015
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 3155012 (ipc= 6.1) sim_rate=18779 (inst/sec) elapsed = 0:0:02:48 / Wed May 13 09:58:23 2015
GPGPU-Sim uArch: cycles simulated: 518500  inst.: 3168199 (ipc= 6.1) sim_rate=18746 (inst/sec) elapsed = 0:0:02:49 / Wed May 13 09:58:24 2015
GPGPU-Sim uArch: cycles simulated: 522000  inst.: 3181461 (ipc= 6.1) sim_rate=18714 (inst/sec) elapsed = 0:0:02:50 / Wed May 13 09:58:25 2015
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 3195160 (ipc= 6.1) sim_rate=18685 (inst/sec) elapsed = 0:0:02:51 / Wed May 13 09:58:26 2015
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 3208194 (ipc= 6.1) sim_rate=18652 (inst/sec) elapsed = 0:0:02:52 / Wed May 13 09:58:27 2015
GPGPU-Sim uArch: cycles simulated: 532500  inst.: 3221803 (ipc= 6.1) sim_rate=18623 (inst/sec) elapsed = 0:0:02:53 / Wed May 13 09:58:28 2015
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 3235270 (ipc= 6.0) sim_rate=18593 (inst/sec) elapsed = 0:0:02:54 / Wed May 13 09:58:29 2015
GPGPU-Sim uArch: cycles simulated: 539500  inst.: 3248825 (ipc= 6.0) sim_rate=18564 (inst/sec) elapsed = 0:0:02:55 / Wed May 13 09:58:30 2015
GPGPU-Sim uArch: cycles simulated: 542500  inst.: 3260512 (ipc= 6.0) sim_rate=18525 (inst/sec) elapsed = 0:0:02:56 / Wed May 13 09:58:31 2015
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 3272092 (ipc= 6.0) sim_rate=18486 (inst/sec) elapsed = 0:0:02:57 / Wed May 13 09:58:32 2015
GPGPU-Sim uArch: cycles simulated: 549000  inst.: 3285221 (ipc= 6.0) sim_rate=18456 (inst/sec) elapsed = 0:0:02:58 / Wed May 13 09:58:33 2015
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 3299071 (ipc= 6.0) sim_rate=18430 (inst/sec) elapsed = 0:0:02:59 / Wed May 13 09:58:34 2015
GPGPU-Sim uArch: cycles simulated: 556500  inst.: 3314528 (ipc= 6.0) sim_rate=18414 (inst/sec) elapsed = 0:0:03:00 / Wed May 13 09:58:35 2015
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 3328152 (ipc= 5.9) sim_rate=18387 (inst/sec) elapsed = 0:0:03:01 / Wed May 13 09:58:36 2015
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 3341696 (ipc= 5.9) sim_rate=18360 (inst/sec) elapsed = 0:0:03:02 / Wed May 13 09:58:37 2015
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 3355147 (ipc= 5.9) sim_rate=18334 (inst/sec) elapsed = 0:0:03:03 / Wed May 13 09:58:38 2015
GPGPU-Sim uArch: cycles simulated: 570500  inst.: 3368573 (ipc= 5.9) sim_rate=18307 (inst/sec) elapsed = 0:0:03:04 / Wed May 13 09:58:39 2015
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 3381963 (ipc= 5.9) sim_rate=18280 (inst/sec) elapsed = 0:0:03:05 / Wed May 13 09:58:40 2015
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 577000  inst.: 3393532 (ipc= 5.9) sim_rate=18244 (inst/sec) elapsed = 0:0:03:06 / Wed May 13 09:58:41 2015
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 3405061 (ipc= 5.9) sim_rate=18208 (inst/sec) elapsed = 0:0:03:07 / Wed May 13 09:58:42 2015
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 3418501 (ipc= 5.9) sim_rate=18183 (inst/sec) elapsed = 0:0:03:08 / Wed May 13 09:58:43 2015
GPGPU-Sim uArch: cycles simulated: 587000  inst.: 3432042 (ipc= 5.8) sim_rate=18158 (inst/sec) elapsed = 0:0:03:09 / Wed May 13 09:58:44 2015
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 3447224 (ipc= 5.8) sim_rate=18143 (inst/sec) elapsed = 0:0:03:10 / Wed May 13 09:58:45 2015
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 3459241 (ipc= 5.8) sim_rate=18111 (inst/sec) elapsed = 0:0:03:11 / Wed May 13 09:58:46 2015
GPGPU-Sim uArch: cycles simulated: 597500  inst.: 3472577 (ipc= 5.8) sim_rate=18086 (inst/sec) elapsed = 0:0:03:12 / Wed May 13 09:58:47 2015
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 3486157 (ipc= 5.8) sim_rate=18062 (inst/sec) elapsed = 0:0:03:13 / Wed May 13 09:58:48 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 605000  inst.: 3501552 (ipc= 5.8) sim_rate=18049 (inst/sec) elapsed = 0:0:03:14 / Wed May 13 09:58:49 2015
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 3514811 (ipc= 5.8) sim_rate=18024 (inst/sec) elapsed = 0:0:03:15 / Wed May 13 09:58:50 2015
GPGPU-Sim uArch: cycles simulated: 612000  inst.: 3528816 (ipc= 5.8) sim_rate=18004 (inst/sec) elapsed = 0:0:03:16 / Wed May 13 09:58:51 2015
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 3541850 (ipc= 5.8) sim_rate=17978 (inst/sec) elapsed = 0:0:03:17 / Wed May 13 09:58:52 2015
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 3555115 (ipc= 5.7) sim_rate=17955 (inst/sec) elapsed = 0:0:03:18 / Wed May 13 09:58:53 2015
GPGPU-Sim uArch: cycles simulated: 622500  inst.: 3568931 (ipc= 5.7) sim_rate=17934 (inst/sec) elapsed = 0:0:03:19 / Wed May 13 09:58:54 2015
GPGPU-Sim uArch: cycles simulated: 626000  inst.: 3582471 (ipc= 5.7) sim_rate=17912 (inst/sec) elapsed = 0:0:03:20 / Wed May 13 09:58:55 2015
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 630000  inst.: 3597473 (ipc= 5.7) sim_rate=17897 (inst/sec) elapsed = 0:0:03:21 / Wed May 13 09:58:56 2015
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 3610982 (ipc= 5.7) sim_rate=17876 (inst/sec) elapsed = 0:0:03:22 / Wed May 13 09:58:57 2015
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 3624633 (ipc= 5.7) sim_rate=17855 (inst/sec) elapsed = 0:0:03:23 / Wed May 13 09:58:58 2015
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 3637675 (ipc= 5.7) sim_rate=17831 (inst/sec) elapsed = 0:0:03:24 / Wed May 13 09:58:59 2015
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 3651367 (ipc= 5.7) sim_rate=17811 (inst/sec) elapsed = 0:0:03:25 / Wed May 13 09:59:00 2015
GPGPU-Sim uArch: cycles simulated: 647500  inst.: 3665184 (ipc= 5.7) sim_rate=17792 (inst/sec) elapsed = 0:0:03:26 / Wed May 13 09:59:01 2015
GPGPU-Sim uArch: cycles simulated: 651000  inst.: 3678394 (ipc= 5.7) sim_rate=17770 (inst/sec) elapsed = 0:0:03:27 / Wed May 13 09:59:02 2015
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 654500  inst.: 3692081 (ipc= 5.6) sim_rate=17750 (inst/sec) elapsed = 0:0:03:28 / Wed May 13 09:59:03 2015
GPGPU-Sim uArch: cycles simulated: 658000  inst.: 3705714 (ipc= 5.6) sim_rate=17730 (inst/sec) elapsed = 0:0:03:29 / Wed May 13 09:59:04 2015
GPGPU-Sim uArch: cycles simulated: 661500  inst.: 3718951 (ipc= 5.6) sim_rate=17709 (inst/sec) elapsed = 0:0:03:30 / Wed May 13 09:59:05 2015
GPGPU-Sim uArch: cycles simulated: 665500  inst.: 3734414 (ipc= 5.6) sim_rate=17698 (inst/sec) elapsed = 0:0:03:31 / Wed May 13 09:59:06 2015
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 3747629 (ipc= 5.6) sim_rate=17677 (inst/sec) elapsed = 0:0:03:32 / Wed May 13 09:59:07 2015
GPGPU-Sim uArch: cycles simulated: 672500  inst.: 3761050 (ipc= 5.6) sim_rate=17657 (inst/sec) elapsed = 0:0:03:33 / Wed May 13 09:59:08 2015
GPGPU-Sim uArch: cycles simulated: 676000  inst.: 3774875 (ipc= 5.6) sim_rate=17639 (inst/sec) elapsed = 0:0:03:34 / Wed May 13 09:59:09 2015
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 679500  inst.: 3788324 (ipc= 5.6) sim_rate=17620 (inst/sec) elapsed = 0:0:03:35 / Wed May 13 09:59:10 2015
GPGPU-Sim uArch: cycles simulated: 683000  inst.: 3801691 (ipc= 5.6) sim_rate=17600 (inst/sec) elapsed = 0:0:03:36 / Wed May 13 09:59:11 2015
GPGPU-Sim uArch: cycles simulated: 686500  inst.: 3815371 (ipc= 5.6) sim_rate=17582 (inst/sec) elapsed = 0:0:03:37 / Wed May 13 09:59:12 2015
GPGPU-Sim uArch: cycles simulated: 690500  inst.: 3830648 (ipc= 5.5) sim_rate=17571 (inst/sec) elapsed = 0:0:03:38 / Wed May 13 09:59:13 2015
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 3844020 (ipc= 5.5) sim_rate=17552 (inst/sec) elapsed = 0:0:03:39 / Wed May 13 09:59:14 2015
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 3857310 (ipc= 5.5) sim_rate=17533 (inst/sec) elapsed = 0:0:03:40 / Wed May 13 09:59:15 2015
GPGPU-Sim uArch: cycles simulated: 701000  inst.: 3870271 (ipc= 5.5) sim_rate=17512 (inst/sec) elapsed = 0:0:03:41 / Wed May 13 09:59:16 2015
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 3883533 (ipc= 5.5) sim_rate=17493 (inst/sec) elapsed = 0:0:03:42 / Wed May 13 09:59:17 2015
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 3896853 (ipc= 5.5) sim_rate=17474 (inst/sec) elapsed = 0:0:03:43 / Wed May 13 09:59:18 2015
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 3909785 (ipc= 5.5) sim_rate=17454 (inst/sec) elapsed = 0:0:03:44 / Wed May 13 09:59:19 2015
GPGPU-Sim uArch: cycles simulated: 715000  inst.: 3923050 (ipc= 5.5) sim_rate=17435 (inst/sec) elapsed = 0:0:03:45 / Wed May 13 09:59:20 2015
GPGPU-Sim uArch: cycles simulated: 718500  inst.: 3936150 (ipc= 5.5) sim_rate=17416 (inst/sec) elapsed = 0:0:03:46 / Wed May 13 09:59:21 2015
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 3949277 (ipc= 5.5) sim_rate=17397 (inst/sec) elapsed = 0:0:03:47 / Wed May 13 09:59:22 2015
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 3962796 (ipc= 5.5) sim_rate=17380 (inst/sec) elapsed = 0:0:03:48 / Wed May 13 09:59:23 2015
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 3973888 (ipc= 5.5) sim_rate=17353 (inst/sec) elapsed = 0:0:03:49 / Wed May 13 09:59:24 2015
GPGPU-Sim uArch: cycles simulated: 731500  inst.: 3985121 (ipc= 5.4) sim_rate=17326 (inst/sec) elapsed = 0:0:03:50 / Wed May 13 09:59:25 2015
GPGPU-Sim uArch: cycles simulated: 735000  inst.: 3998335 (ipc= 5.4) sim_rate=17308 (inst/sec) elapsed = 0:0:03:51 / Wed May 13 09:59:26 2015
GPGPU-Sim uArch: cycles simulated: 738500  inst.: 4011332 (ipc= 5.4) sim_rate=17290 (inst/sec) elapsed = 0:0:03:52 / Wed May 13 09:59:27 2015
GPGPU-Sim uArch: cycles simulated: 742000  inst.: 4024882 (ipc= 5.4) sim_rate=17274 (inst/sec) elapsed = 0:0:03:53 / Wed May 13 09:59:28 2015
GPGPU-Sim uArch: cycles simulated: 745500  inst.: 4037859 (ipc= 5.4) sim_rate=17255 (inst/sec) elapsed = 0:0:03:54 / Wed May 13 09:59:29 2015
GPGPU-Sim uArch: cycles simulated: 749000  inst.: 4051097 (ipc= 5.4) sim_rate=17238 (inst/sec) elapsed = 0:0:03:55 / Wed May 13 09:59:30 2015
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 4064382 (ipc= 5.4) sim_rate=17221 (inst/sec) elapsed = 0:0:03:56 / Wed May 13 09:59:31 2015
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 756000  inst.: 4077168 (ipc= 5.4) sim_rate=17203 (inst/sec) elapsed = 0:0:03:57 / Wed May 13 09:59:32 2015
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 4090432 (ipc= 5.4) sim_rate=17186 (inst/sec) elapsed = 0:0:03:58 / Wed May 13 09:59:33 2015
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 4105504 (ipc= 5.4) sim_rate=17177 (inst/sec) elapsed = 0:0:03:59 / Wed May 13 09:59:34 2015
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 4118711 (ipc= 5.4) sim_rate=17161 (inst/sec) elapsed = 0:0:04:00 / Wed May 13 09:59:35 2015
GPGPU-Sim uArch: cycles simulated: 770500  inst.: 4131848 (ipc= 5.4) sim_rate=17144 (inst/sec) elapsed = 0:0:04:01 / Wed May 13 09:59:36 2015
GPGPU-Sim uArch: cycles simulated: 774000  inst.: 4144852 (ipc= 5.4) sim_rate=17127 (inst/sec) elapsed = 0:0:04:02 / Wed May 13 09:59:37 2015
GPGPU-Sim uArch: cycles simulated: 777500  inst.: 4158015 (ipc= 5.3) sim_rate=17111 (inst/sec) elapsed = 0:0:04:03 / Wed May 13 09:59:38 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 4171173 (ipc= 5.3) sim_rate=17094 (inst/sec) elapsed = 0:0:04:04 / Wed May 13 09:59:39 2015
GPGPU-Sim uArch: cycles simulated: 784500  inst.: 4184281 (ipc= 5.3) sim_rate=17078 (inst/sec) elapsed = 0:0:04:05 / Wed May 13 09:59:40 2015
GPGPU-Sim uArch: cycles simulated: 788000  inst.: 4197625 (ipc= 5.3) sim_rate=17063 (inst/sec) elapsed = 0:0:04:06 / Wed May 13 09:59:41 2015
GPGPU-Sim uArch: cycles simulated: 791500  inst.: 4210776 (ipc= 5.3) sim_rate=17047 (inst/sec) elapsed = 0:0:04:07 / Wed May 13 09:59:42 2015
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 4225805 (ipc= 5.3) sim_rate=17039 (inst/sec) elapsed = 0:0:04:08 / Wed May 13 09:59:43 2015
GPGPU-Sim uArch: cycles simulated: 799000  inst.: 4239281 (ipc= 5.3) sim_rate=17025 (inst/sec) elapsed = 0:0:04:09 / Wed May 13 09:59:44 2015
GPGPU-Sim uArch: cycles simulated: 802500  inst.: 4252063 (ipc= 5.3) sim_rate=17008 (inst/sec) elapsed = 0:0:04:10 / Wed May 13 09:59:45 2015
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 806000  inst.: 4265231 (ipc= 5.3) sim_rate=16992 (inst/sec) elapsed = 0:0:04:11 / Wed May 13 09:59:46 2015
GPGPU-Sim uArch: cycles simulated: 809500  inst.: 4278781 (ipc= 5.3) sim_rate=16979 (inst/sec) elapsed = 0:0:04:12 / Wed May 13 09:59:47 2015
GPGPU-Sim uArch: cycles simulated: 813000  inst.: 4291840 (ipc= 5.3) sim_rate=16963 (inst/sec) elapsed = 0:0:04:13 / Wed May 13 09:59:48 2015
GPGPU-Sim uArch: cycles simulated: 816500  inst.: 4304967 (ipc= 5.3) sim_rate=16948 (inst/sec) elapsed = 0:0:04:14 / Wed May 13 09:59:49 2015
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 4319779 (ipc= 5.3) sim_rate=16940 (inst/sec) elapsed = 0:0:04:15 / Wed May 13 09:59:50 2015
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 4333009 (ipc= 5.3) sim_rate=16925 (inst/sec) elapsed = 0:0:04:16 / Wed May 13 09:59:51 2015
GPGPU-Sim uArch: cycles simulated: 827500  inst.: 4345558 (ipc= 5.3) sim_rate=16908 (inst/sec) elapsed = 0:0:04:17 / Wed May 13 09:59:52 2015
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 831000  inst.: 4358179 (ipc= 5.2) sim_rate=16892 (inst/sec) elapsed = 0:0:04:18 / Wed May 13 09:59:53 2015
GPGPU-Sim uArch: cycles simulated: 834500  inst.: 4370886 (ipc= 5.2) sim_rate=16876 (inst/sec) elapsed = 0:0:04:19 / Wed May 13 09:59:54 2015
GPGPU-Sim uArch: cycles simulated: 838000  inst.: 4383497 (ipc= 5.2) sim_rate=16859 (inst/sec) elapsed = 0:0:04:20 / Wed May 13 09:59:55 2015
GPGPU-Sim uArch: cycles simulated: 841500  inst.: 4395760 (ipc= 5.2) sim_rate=16841 (inst/sec) elapsed = 0:0:04:21 / Wed May 13 09:59:56 2015
GPGPU-Sim uArch: cycles simulated: 845000  inst.: 4408011 (ipc= 5.2) sim_rate=16824 (inst/sec) elapsed = 0:0:04:22 / Wed May 13 09:59:57 2015
GPGPU-Sim uArch: cycles simulated: 848500  inst.: 4420356 (ipc= 5.2) sim_rate=16807 (inst/sec) elapsed = 0:0:04:23 / Wed May 13 09:59:58 2015
GPGPU-Sim uArch: cycles simulated: 852000  inst.: 4432337 (ipc= 5.2) sim_rate=16789 (inst/sec) elapsed = 0:0:04:24 / Wed May 13 09:59:59 2015
GPGPU-Sim uArch: cycles simulated: 855500  inst.: 4444334 (ipc= 5.2) sim_rate=16771 (inst/sec) elapsed = 0:0:04:25 / Wed May 13 10:00:00 2015
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 859500  inst.: 4457348 (ipc= 5.2) sim_rate=16756 (inst/sec) elapsed = 0:0:04:26 / Wed May 13 10:00:01 2015
GPGPU-Sim uArch: cycles simulated: 863000  inst.: 4469182 (ipc= 5.2) sim_rate=16738 (inst/sec) elapsed = 0:0:04:27 / Wed May 13 10:00:02 2015
GPGPU-Sim uArch: cycles simulated: 866500  inst.: 4480600 (ipc= 5.2) sim_rate=16718 (inst/sec) elapsed = 0:0:04:28 / Wed May 13 10:00:03 2015
GPGPU-Sim uArch: cycles simulated: 870000  inst.: 4492414 (ipc= 5.2) sim_rate=16700 (inst/sec) elapsed = 0:0:04:29 / Wed May 13 10:00:04 2015
GPGPU-Sim uArch: cycles simulated: 874000  inst.: 4505354 (ipc= 5.2) sim_rate=16686 (inst/sec) elapsed = 0:0:04:30 / Wed May 13 10:00:05 2015
GPGPU-Sim uArch: cycles simulated: 877500  inst.: 4517100 (ipc= 5.1) sim_rate=16668 (inst/sec) elapsed = 0:0:04:31 / Wed May 13 10:00:06 2015
GPGPU-Sim uArch: cycles simulated: 881000  inst.: 4528208 (ipc= 5.1) sim_rate=16647 (inst/sec) elapsed = 0:0:04:32 / Wed May 13 10:00:07 2015
GPGPU-Sim uArch: cycles simulated: 884500  inst.: 4539757 (ipc= 5.1) sim_rate=16629 (inst/sec) elapsed = 0:0:04:33 / Wed May 13 10:00:08 2015
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 888000  inst.: 4550875 (ipc= 5.1) sim_rate=16609 (inst/sec) elapsed = 0:0:04:34 / Wed May 13 10:00:09 2015
GPGPU-Sim uArch: cycles simulated: 892000  inst.: 4563471 (ipc= 5.1) sim_rate=16594 (inst/sec) elapsed = 0:0:04:35 / Wed May 13 10:00:10 2015
GPGPU-Sim uArch: cycles simulated: 895500  inst.: 4574368 (ipc= 5.1) sim_rate=16573 (inst/sec) elapsed = 0:0:04:36 / Wed May 13 10:00:11 2015
GPGPU-Sim uArch: cycles simulated: 899000  inst.: 4585438 (ipc= 5.1) sim_rate=16553 (inst/sec) elapsed = 0:0:04:37 / Wed May 13 10:00:12 2015
GPGPU-Sim uArch: cycles simulated: 902500  inst.: 4596478 (ipc= 5.1) sim_rate=16534 (inst/sec) elapsed = 0:0:04:38 / Wed May 13 10:00:13 2015
GPGPU-Sim uArch: cycles simulated: 906500  inst.: 4609004 (ipc= 5.1) sim_rate=16519 (inst/sec) elapsed = 0:0:04:39 / Wed May 13 10:00:14 2015
GPGPU-Sim uArch: cycles simulated: 910000  inst.: 4619681 (ipc= 5.1) sim_rate=16498 (inst/sec) elapsed = 0:0:04:40 / Wed May 13 10:00:15 2015
GPGPU-Sim uArch: cycles simulated: 913500  inst.: 4630441 (ipc= 5.1) sim_rate=16478 (inst/sec) elapsed = 0:0:04:41 / Wed May 13 10:00:16 2015
GPGPU-Sim uArch: cycles simulated: 917000  inst.: 4641061 (ipc= 5.1) sim_rate=16457 (inst/sec) elapsed = 0:0:04:42 / Wed May 13 10:00:17 2015
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 920500  inst.: 4651730 (ipc= 5.1) sim_rate=16437 (inst/sec) elapsed = 0:0:04:43 / Wed May 13 10:00:18 2015
GPGPU-Sim uArch: cycles simulated: 924500  inst.: 4663807 (ipc= 5.0) sim_rate=16421 (inst/sec) elapsed = 0:0:04:44 / Wed May 13 10:00:19 2015
GPGPU-Sim uArch: cycles simulated: 928000  inst.: 4674706 (ipc= 5.0) sim_rate=16402 (inst/sec) elapsed = 0:0:04:45 / Wed May 13 10:00:20 2015
GPGPU-Sim uArch: cycles simulated: 931500  inst.: 4685127 (ipc= 5.0) sim_rate=16381 (inst/sec) elapsed = 0:0:04:46 / Wed May 13 10:00:21 2015
GPGPU-Sim uArch: cycles simulated: 935500  inst.: 4697290 (ipc= 5.0) sim_rate=16366 (inst/sec) elapsed = 0:0:04:47 / Wed May 13 10:00:22 2015
GPGPU-Sim uArch: cycles simulated: 939000  inst.: 4707786 (ipc= 5.0) sim_rate=16346 (inst/sec) elapsed = 0:0:04:48 / Wed May 13 10:00:23 2015
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 4718384 (ipc= 5.0) sim_rate=16326 (inst/sec) elapsed = 0:0:04:49 / Wed May 13 10:00:24 2015
GPGPU-Sim uArch: cycles simulated: 946500  inst.: 4730318 (ipc= 5.0) sim_rate=16311 (inst/sec) elapsed = 0:0:04:50 / Wed May 13 10:00:25 2015
GPGPU-Sim uArch: cycles simulated: 950000  inst.: 4740794 (ipc= 5.0) sim_rate=16291 (inst/sec) elapsed = 0:0:04:51 / Wed May 13 10:00:26 2015
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 953500  inst.: 4750950 (ipc= 5.0) sim_rate=16270 (inst/sec) elapsed = 0:0:04:52 / Wed May 13 10:00:27 2015
GPGPU-Sim uArch: cycles simulated: 957000  inst.: 4761259 (ipc= 5.0) sim_rate=16250 (inst/sec) elapsed = 0:0:04:53 / Wed May 13 10:00:28 2015
GPGPU-Sim uArch: cycles simulated: 961000  inst.: 4773251 (ipc= 5.0) sim_rate=16235 (inst/sec) elapsed = 0:0:04:54 / Wed May 13 10:00:29 2015
GPGPU-Sim uArch: cycles simulated: 964500  inst.: 4783300 (ipc= 5.0) sim_rate=16214 (inst/sec) elapsed = 0:0:04:55 / Wed May 13 10:00:30 2015
GPGPU-Sim uArch: cycles simulated: 968000  inst.: 4793771 (ipc= 5.0) sim_rate=16195 (inst/sec) elapsed = 0:0:04:56 / Wed May 13 10:00:31 2015
GPGPU-Sim uArch: cycles simulated: 972000  inst.: 4805458 (ipc= 4.9) sim_rate=16179 (inst/sec) elapsed = 0:0:04:57 / Wed May 13 10:00:32 2015
GPGPU-Sim uArch: cycles simulated: 975500  inst.: 4815467 (ipc= 4.9) sim_rate=16159 (inst/sec) elapsed = 0:0:04:58 / Wed May 13 10:00:33 2015
GPGPU-Sim uArch: cycles simulated: 979000  inst.: 4825009 (ipc= 4.9) sim_rate=16137 (inst/sec) elapsed = 0:0:04:59 / Wed May 13 10:00:34 2015
GPGPU-Sim uArch: cycles simulated: 983000  inst.: 4835920 (ipc= 4.9) sim_rate=16119 (inst/sec) elapsed = 0:0:05:00 / Wed May 13 10:00:35 2015
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 986500  inst.: 4845766 (ipc= 4.9) sim_rate=16098 (inst/sec) elapsed = 0:0:05:01 / Wed May 13 10:00:36 2015
GPGPU-Sim uArch: cycles simulated: 990000  inst.: 4854961 (ipc= 4.9) sim_rate=16076 (inst/sec) elapsed = 0:0:05:02 / Wed May 13 10:00:37 2015
GPGPU-Sim uArch: cycles simulated: 994000  inst.: 4865534 (ipc= 4.9) sim_rate=16057 (inst/sec) elapsed = 0:0:05:03 / Wed May 13 10:00:38 2015
GPGPU-Sim uArch: cycles simulated: 997500  inst.: 4874874 (ipc= 4.9) sim_rate=16035 (inst/sec) elapsed = 0:0:05:04 / Wed May 13 10:00:39 2015
GPGPU-Sim uArch: cycles simulated: 1001500  inst.: 4885465 (ipc= 4.9) sim_rate=16017 (inst/sec) elapsed = 0:0:05:05 / Wed May 13 10:00:40 2015
GPGPU-Sim uArch: cycles simulated: 1005000  inst.: 4895068 (ipc= 4.9) sim_rate=15996 (inst/sec) elapsed = 0:0:05:06 / Wed May 13 10:00:41 2015
GPGPU-Sim uArch: cycles simulated: 1009000  inst.: 4905660 (ipc= 4.9) sim_rate=15979 (inst/sec) elapsed = 0:0:05:07 / Wed May 13 10:00:42 2015
GPGPU-Sim uArch: cycles simulated: 1012500  inst.: 4915048 (ipc= 4.9) sim_rate=15957 (inst/sec) elapsed = 0:0:05:08 / Wed May 13 10:00:43 2015
GPGPU-Sim uArch: cycles simulated: 1016000  inst.: 4924338 (ipc= 4.8) sim_rate=15936 (inst/sec) elapsed = 0:0:05:09 / Wed May 13 10:00:44 2015
GPGPU-Sim uArch: cycles simulated: 1020000  inst.: 4934977 (ipc= 4.8) sim_rate=15919 (inst/sec) elapsed = 0:0:05:10 / Wed May 13 10:00:45 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 1023500  inst.: 4944017 (ipc= 4.8) sim_rate=15897 (inst/sec) elapsed = 0:0:05:11 / Wed May 13 10:00:46 2015
GPGPU-Sim uArch: cycles simulated: 1027500  inst.: 4954372 (ipc= 4.8) sim_rate=15879 (inst/sec) elapsed = 0:0:05:12 / Wed May 13 10:00:47 2015
GPGPU-Sim uArch: cycles simulated: 1031000  inst.: 4963079 (ipc= 4.8) sim_rate=15856 (inst/sec) elapsed = 0:0:05:13 / Wed May 13 10:00:48 2015
GPGPU-Sim uArch: cycles simulated: 1034500  inst.: 4971730 (ipc= 4.8) sim_rate=15833 (inst/sec) elapsed = 0:0:05:14 / Wed May 13 10:00:49 2015
GPGPU-Sim uArch: cycles simulated: 1038500  inst.: 4981630 (ipc= 4.8) sim_rate=15814 (inst/sec) elapsed = 0:0:05:15 / Wed May 13 10:00:50 2015
GPGPU-Sim uArch: cycles simulated: 1042000  inst.: 4990285 (ipc= 4.8) sim_rate=15792 (inst/sec) elapsed = 0:0:05:16 / Wed May 13 10:00:51 2015
GPGPU-Sim uArch: cycles simulated: 1046000  inst.: 4999185 (ipc= 4.8) sim_rate=15770 (inst/sec) elapsed = 0:0:05:17 / Wed May 13 10:00:52 2015
GPGPU-Sim uArch: cycles simulated: 1049500  inst.: 5006408 (ipc= 4.8) sim_rate=15743 (inst/sec) elapsed = 0:0:05:18 / Wed May 13 10:00:53 2015
GPGPU-Sim uArch: cycles simulated: 1053500  inst.: 5014707 (ipc= 4.8) sim_rate=15720 (inst/sec) elapsed = 0:0:05:19 / Wed May 13 10:00:54 2015
GPGPU-Sim uArch: cycles simulated: 1057000  inst.: 5022021 (ipc= 4.8) sim_rate=15693 (inst/sec) elapsed = 0:0:05:20 / Wed May 13 10:00:55 2015
GPGPU-Sim uArch: cycles simulated: 1061000  inst.: 5029483 (ipc= 4.7) sim_rate=15668 (inst/sec) elapsed = 0:0:05:21 / Wed May 13 10:00:56 2015
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 1065000  inst.: 5036878 (ipc= 4.7) sim_rate=15642 (inst/sec) elapsed = 0:0:05:22 / Wed May 13 10:00:57 2015
GPGPU-Sim uArch: cycles simulated: 1068500  inst.: 5043181 (ipc= 4.7) sim_rate=15613 (inst/sec) elapsed = 0:0:05:23 / Wed May 13 10:00:58 2015
GPGPU-Sim uArch: cycles simulated: 1072500  inst.: 5050071 (ipc= 4.7) sim_rate=15586 (inst/sec) elapsed = 0:0:05:24 / Wed May 13 10:00:59 2015
GPGPU-Sim uArch: cycles simulated: 1076500  inst.: 5057002 (ipc= 4.7) sim_rate=15560 (inst/sec) elapsed = 0:0:05:25 / Wed May 13 10:01:00 2015
GPGPU-Sim uArch: cycles simulated: 1080000  inst.: 5063099 (ipc= 4.7) sim_rate=15530 (inst/sec) elapsed = 0:0:05:26 / Wed May 13 10:01:01 2015
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 5069526 (ipc= 4.7) sim_rate=15503 (inst/sec) elapsed = 0:0:05:27 / Wed May 13 10:01:02 2015
GPGPU-Sim uArch: cycles simulated: 1088000  inst.: 5076059 (ipc= 4.7) sim_rate=15475 (inst/sec) elapsed = 0:0:05:28 / Wed May 13 10:01:03 2015
GPGPU-Sim uArch: cycles simulated: 1092000  inst.: 5082459 (ipc= 4.7) sim_rate=15448 (inst/sec) elapsed = 0:0:05:29 / Wed May 13 10:01:04 2015
GPGPU-Sim uArch: cycles simulated: 1095500  inst.: 5087540 (ipc= 4.6) sim_rate=15416 (inst/sec) elapsed = 0:0:05:30 / Wed May 13 10:01:05 2015
GPGPU-Sim uArch: cycles simulated: 1099500  inst.: 5093088 (ipc= 4.6) sim_rate=15386 (inst/sec) elapsed = 0:0:05:31 / Wed May 13 10:01:06 2015
GPGPU-Sim uArch: cycles simulated: 1103500  inst.: 5099103 (ipc= 4.6) sim_rate=15358 (inst/sec) elapsed = 0:0:05:32 / Wed May 13 10:01:07 2015
GPGPU-Sim uArch: cycles simulated: 1107500  inst.: 5104566 (ipc= 4.6) sim_rate=15329 (inst/sec) elapsed = 0:0:05:33 / Wed May 13 10:01:08 2015
GPGPU-Sim uArch: cycles simulated: 1111000  inst.: 5109333 (ipc= 4.6) sim_rate=15297 (inst/sec) elapsed = 0:0:05:34 / Wed May 13 10:01:09 2015
GPGPU-Sim uArch: cycles simulated: 1115000  inst.: 5114853 (ipc= 4.6) sim_rate=15268 (inst/sec) elapsed = 0:0:05:35 / Wed May 13 10:01:10 2015
GPGPU-Sim uArch: cycles simulated: 1119000  inst.: 5120095 (ipc= 4.6) sim_rate=15238 (inst/sec) elapsed = 0:0:05:36 / Wed May 13 10:01:11 2015
GPGPU-Sim uArch: cycles simulated: 1123000  inst.: 5125138 (ipc= 4.6) sim_rate=15208 (inst/sec) elapsed = 0:0:05:37 / Wed May 13 10:01:12 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 1127000  inst.: 5130240 (ipc= 4.6) sim_rate=15178 (inst/sec) elapsed = 0:0:05:38 / Wed May 13 10:01:13 2015
GPGPU-Sim uArch: cycles simulated: 1131000  inst.: 5135427 (ipc= 4.5) sim_rate=15148 (inst/sec) elapsed = 0:0:05:39 / Wed May 13 10:01:14 2015
GPGPU-Sim uArch: cycles simulated: 1134500  inst.: 5139543 (ipc= 4.5) sim_rate=15116 (inst/sec) elapsed = 0:0:05:40 / Wed May 13 10:01:15 2015
GPGPU-Sim uArch: cycles simulated: 1138500  inst.: 5144337 (ipc= 4.5) sim_rate=15086 (inst/sec) elapsed = 0:0:05:41 / Wed May 13 10:01:16 2015
GPGPU-Sim uArch: cycles simulated: 1142500  inst.: 5148548 (ipc= 4.5) sim_rate=15054 (inst/sec) elapsed = 0:0:05:42 / Wed May 13 10:01:17 2015
GPGPU-Sim uArch: cycles simulated: 1146500  inst.: 5152188 (ipc= 4.5) sim_rate=15020 (inst/sec) elapsed = 0:0:05:43 / Wed May 13 10:01:18 2015
GPGPU-Sim uArch: cycles simulated: 1150500  inst.: 5155641 (ipc= 4.5) sim_rate=14987 (inst/sec) elapsed = 0:0:05:44 / Wed May 13 10:01:19 2015
GPGPU-Sim uArch: cycles simulated: 1154500  inst.: 5158865 (ipc= 4.5) sim_rate=14953 (inst/sec) elapsed = 0:0:05:45 / Wed May 13 10:01:20 2015
GPGPU-Sim uArch: cycles simulated: 1158500  inst.: 5162003 (ipc= 4.5) sim_rate=14919 (inst/sec) elapsed = 0:0:05:46 / Wed May 13 10:01:21 2015
GPGPU-Sim uArch: cycles simulated: 1162500  inst.: 5165207 (ipc= 4.4) sim_rate=14885 (inst/sec) elapsed = 0:0:05:47 / Wed May 13 10:01:22 2015
GPGPU-Sim uArch: cycles simulated: 1166500  inst.: 5168205 (ipc= 4.4) sim_rate=14851 (inst/sec) elapsed = 0:0:05:48 / Wed May 13 10:01:23 2015
GPGPU-Sim uArch: cycles simulated: 1170500  inst.: 5171031 (ipc= 4.4) sim_rate=14816 (inst/sec) elapsed = 0:0:05:49 / Wed May 13 10:01:24 2015
GPGPU-Sim uArch: cycles simulated: 1174500  inst.: 5173921 (ipc= 4.4) sim_rate=14782 (inst/sec) elapsed = 0:0:05:50 / Wed May 13 10:01:25 2015
GPGPU-Sim uArch: cycles simulated: 1178500  inst.: 5176650 (ipc= 4.4) sim_rate=14748 (inst/sec) elapsed = 0:0:05:51 / Wed May 13 10:01:26 2015
GPGPU-Sim uArch: cycles simulated: 1182500  inst.: 5179315 (ipc= 4.4) sim_rate=14713 (inst/sec) elapsed = 0:0:05:52 / Wed May 13 10:01:27 2015
GPGPU-Sim uArch: cycles simulated: 1186500  inst.: 5182062 (ipc= 4.4) sim_rate=14680 (inst/sec) elapsed = 0:0:05:53 / Wed May 13 10:01:28 2015
GPGPU-Sim uArch: cycles simulated: 1190500  inst.: 5184952 (ipc= 4.4) sim_rate=14646 (inst/sec) elapsed = 0:0:05:54 / Wed May 13 10:01:29 2015
GPGPU-Sim uArch: cycles simulated: 1194500  inst.: 5187618 (ipc= 4.3) sim_rate=14613 (inst/sec) elapsed = 0:0:05:55 / Wed May 13 10:01:30 2015
GPGPU-Sim uArch: cycles simulated: 1198500  inst.: 5189595 (ipc= 4.3) sim_rate=14577 (inst/sec) elapsed = 0:0:05:56 / Wed May 13 10:01:31 2015
GPGPU-Sim uArch: cycles simulated: 1202500  inst.: 5191032 (ipc= 4.3) sim_rate=14540 (inst/sec) elapsed = 0:0:05:57 / Wed May 13 10:01:32 2015
GPGPU-Sim uArch: cycles simulated: 1206500  inst.: 5192370 (ipc= 4.3) sim_rate=14503 (inst/sec) elapsed = 0:0:05:58 / Wed May 13 10:01:33 2015
GPGPU-Sim uArch: cycles simulated: 1210500  inst.: 5193594 (ipc= 4.3) sim_rate=14466 (inst/sec) elapsed = 0:0:05:59 / Wed May 13 10:01:34 2015
GPGPU-Sim uArch: cycles simulated: 1214500  inst.: 5194867 (ipc= 4.3) sim_rate=14430 (inst/sec) elapsed = 0:0:06:00 / Wed May 13 10:01:35 2015
GPGPU-Sim uArch: cycles simulated: 1219000  inst.: 5195794 (ipc= 4.3) sim_rate=14392 (inst/sec) elapsed = 0:0:06:01 / Wed May 13 10:01:36 2015
GPGPU-Sim uArch: cycles simulated: 1223000  inst.: 5196418 (ipc= 4.2) sim_rate=14354 (inst/sec) elapsed = 0:0:06:02 / Wed May 13 10:01:37 2015
GPGPU-Sim uArch: cycles simulated: 1227000  inst.: 5197042 (ipc= 4.2) sim_rate=14316 (inst/sec) elapsed = 0:0:06:03 / Wed May 13 10:01:38 2015
GPGPU-Sim uArch: cycles simulated: 1231000  inst.: 5197668 (ipc= 4.2) sim_rate=14279 (inst/sec) elapsed = 0:0:06:04 / Wed May 13 10:01:39 2015
GPGPU-Sim uArch: cycles simulated: 1235000  inst.: 5198291 (ipc= 4.2) sim_rate=14241 (inst/sec) elapsed = 0:0:06:05 / Wed May 13 10:01:40 2015
GPGPU-Sim uArch: cycles simulated: 1238500  inst.: 5198836 (ipc= 4.2) sim_rate=14204 (inst/sec) elapsed = 0:0:06:06 / Wed May 13 10:01:41 2015
GPGPU-Sim uArch: cycles simulated: 1242500  inst.: 5199463 (ipc= 4.2) sim_rate=14167 (inst/sec) elapsed = 0:0:06:07 / Wed May 13 10:01:42 2015
GPGPU-Sim uArch: cycles simulated: 1246500  inst.: 5200090 (ipc= 4.2) sim_rate=14130 (inst/sec) elapsed = 0:0:06:08 / Wed May 13 10:01:43 2015
GPGPU-Sim uArch: cycles simulated: 1250500  inst.: 5200713 (ipc= 4.2) sim_rate=14094 (inst/sec) elapsed = 0:0:06:09 / Wed May 13 10:01:44 2015
GPGPU-Sim uArch: cycles simulated: 1255000  inst.: 5201419 (ipc= 4.1) sim_rate=14057 (inst/sec) elapsed = 0:0:06:10 / Wed May 13 10:01:45 2015
GPGPU-Sim uArch: cycles simulated: 1259000  inst.: 5202042 (ipc= 4.1) sim_rate=14021 (inst/sec) elapsed = 0:0:06:11 / Wed May 13 10:01:46 2015
GPGPU-Sim uArch: cycles simulated: 1263000  inst.: 5202668 (ipc= 4.1) sim_rate=13985 (inst/sec) elapsed = 0:0:06:12 / Wed May 13 10:01:47 2015
GPGPU-Sim uArch: cycles simulated: 1267000  inst.: 5203291 (ipc= 4.1) sim_rate=13949 (inst/sec) elapsed = 0:0:06:13 / Wed May 13 10:01:48 2015
GPGPU-Sim uArch: cycles simulated: 1271500  inst.: 5203993 (ipc= 4.1) sim_rate=13914 (inst/sec) elapsed = 0:0:06:14 / Wed May 13 10:01:49 2015
GPGPU-Sim uArch: cycles simulated: 1275500  inst.: 5204618 (ipc= 4.1) sim_rate=13878 (inst/sec) elapsed = 0:0:06:15 / Wed May 13 10:01:50 2015
GPGPU-Sim uArch: cycles simulated: 1279500  inst.: 5205243 (ipc= 4.1) sim_rate=13843 (inst/sec) elapsed = 0:0:06:16 / Wed May 13 10:01:51 2015
GPGPU-Sim uArch: cycles simulated: 1283500  inst.: 5205864 (ipc= 4.1) sim_rate=13808 (inst/sec) elapsed = 0:0:06:17 / Wed May 13 10:01:52 2015
GPGPU-Sim uArch: cycles simulated: 1287500  inst.: 5206489 (ipc= 4.0) sim_rate=13773 (inst/sec) elapsed = 0:0:06:18 / Wed May 13 10:01:53 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1291928,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 1291929
gpu_sim_insn = 5210456
gpu_ipc =       4.0331
gpu_tot_sim_cycle = 1291929
gpu_tot_sim_insn = 5210456
gpu_tot_ipc =       4.0331
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 959
gpu_stall_icnt2sh    = 394
gpu_total_sim_rate=13747

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 130490
	L1I_total_cache_misses = 271
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15, Miss = 15, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 262
	L1D_total_cache_misses = 262
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4966
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4921
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130219
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 271
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 
distro:
474, 474, 395, 
gpgpu_n_tot_thrd_icount = 59074816
gpgpu_n_tot_w_icount = 230761
gpgpu_n_stall_shd_mem = 81917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 123
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 842382
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100483
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81914
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:177727	W0_Scoreboard:958729	W1:18654	W2:4183	W3:2811	W4:3204	W5:2418	W6:2600	W7:3532	W8:3486	W9:2419	W10:2015	W11:2689	W12:2736	W13:4336	W14:4688	W15:7280	W16:8746	W17:10532	W18:12306	W19:14310	W20:13847	W21:14025	W22:11713	W23:9883	W24:7262	W25:4578	W26:4083	W27:1682	W28:2196	W29:829	W30:300	W31:980	W32:3208	W33:820	W34:280	W35:880	W36:60	W37:420	W38:320	W39:260	W40:4540	W41:24130	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:2	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:11518	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:0
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 816 {136:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 367 
averagemflatency = 205 
max_icnt2mem_latency = 97 
max_icnt2sh_latency = 1291928 
mrq_lat_table:33 	2 	7 	9 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	198 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	249 	76 	26 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8 	13 	0 	0 	0 	0 	0 	0 	139 	116 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2006         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2691      2444         0         0         0      1416         0         0         0      1716         0         0         0      2010         0         0 
dram[3]:       824      3138         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1476      3829         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2147      4800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 58/15 = 3.866667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      1460    none      none      none         270    none      none      none         270    none      none      none         271    none      none  
dram[3]:          0      1502    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      1150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1025    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       367         0         0         0       273         0         0         0       273         0         0         0       274         0         0
dram[3]:          0       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       312         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       263         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705345 n_nop=1705334 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=7.037e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 1705273i bk1: 0a 1705343i bk2: 0a 1705345i bk3: 0a 1705345i bk4: 0a 1705345i bk5: 0a 1705345i bk6: 0a 1705345i bk7: 0a 1705345i bk8: 0a 1705345i bk9: 0a 1705345i bk10: 0a 1705345i bk11: 0a 1705345i bk12: 0a 1705345i bk13: 0a 1705345i bk14: 0a 1705345i bk15: 0a 1705345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705345 n_nop=1705340 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=4.691e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 1705325i bk1: 0a 1705345i bk2: 0a 1705345i bk3: 0a 1705345i bk4: 0a 1705345i bk5: 0a 1705345i bk6: 0a 1705345i bk7: 0a 1705345i bk8: 0a 1705345i bk9: 0a 1705345i bk10: 0a 1705345i bk11: 0a 1705345i bk12: 0a 1705345i bk13: 0a 1705345i bk14: 0a 1705345i bk15: 0a 1705345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705345 n_nop=1705312 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=3.284e-05
n_activity=275 dram_eff=0.2036
bk0: 4a 1705326i bk1: 4a 1705276i bk2: 0a 1705344i bk3: 0a 1705344i bk4: 0a 1705345i bk5: 4a 1705322i bk6: 0a 1705344i bk7: 0a 1705344i bk8: 0a 1705345i bk9: 4a 1705322i bk10: 0a 1705343i bk11: 0a 1705344i bk12: 0a 1705347i bk13: 4a 1705324i bk14: 0a 1705345i bk15: 0a 1705345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000104964
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705345 n_nop=1705327 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.876e-05
n_activity=148 dram_eff=0.2162
bk0: 4a 1705325i bk1: 4a 1705273i bk2: 0a 1705344i bk3: 0a 1705345i bk4: 0a 1705345i bk5: 0a 1705345i bk6: 0a 1705345i bk7: 0a 1705345i bk8: 0a 1705345i bk9: 0a 1705345i bk10: 0a 1705345i bk11: 0a 1705345i bk12: 0a 1705345i bk13: 0a 1705345i bk14: 0a 1705345i bk15: 0a 1705345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.27126e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705345 n_nop=1705327 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.876e-05
n_activity=156 dram_eff=0.2051
bk0: 4a 1705325i bk1: 4a 1705275i bk2: 0a 1705344i bk3: 0a 1705345i bk4: 0a 1705345i bk5: 0a 1705345i bk6: 0a 1705345i bk7: 0a 1705345i bk8: 0a 1705345i bk9: 0a 1705345i bk10: 0a 1705345i bk11: 0a 1705345i bk12: 0a 1705345i bk13: 0a 1705345i bk14: 0a 1705345i bk15: 0a 1705345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=2.9906e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705345 n_nop=1705329 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=1.642e-05
n_activity=141 dram_eff=0.1986
bk0: 2a 1705329i bk1: 4a 1705275i bk2: 0a 1705345i bk3: 0a 1705345i bk4: 0a 1705345i bk5: 0a 1705345i bk6: 0a 1705345i bk7: 0a 1705345i bk8: 0a 1705345i bk9: 0a 1705345i bk10: 0a 1705345i bk11: 0a 1705345i bk12: 0a 1705345i bk13: 0a 1705345i bk14: 0a 1705345i bk15: 0a 1705345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.46598e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 3, Miss_rate = 0.097, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 70, Miss = 8, Miss_rate = 0.114, Pending_hits = 6, Reservation_fails = 118
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 200
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 157
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 116
L2_total_cache_accesses = 372
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0699
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 1333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 618
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 606
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=806
icnt_total_pkts_simt_to_mem=628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7177
	minimum = 6
	maximum = 88
Network latency average = 12.5444
	minimum = 6
	maximum = 88
Slowest packet = 442
Flit latency average = 11.7434
	minimum = 6
	maximum = 87
Slowest flit = 991
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 2.1329e-05
	minimum = 0 (at node 16)
	maximum = 5.41825e-05 (at node 20)
Accepted packet rate average = 2.1329e-05
	minimum = 0 (at node 16)
	maximum = 5.41825e-05 (at node 20)
Injected flit rate average = 4.11099e-05
	minimum = 0 (at node 16)
	maximum = 0.000116105 (at node 21)
Accepted flit rate average= 4.11099e-05
	minimum = 0 (at node 16)
	maximum = 0.000103721 (at node 20)
Injected packet length average = 1.92742
Accepted packet length average = 1.92742
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7177 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Network latency average = 12.5444 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Flit latency average = 11.7434 (1 samples)
	minimum = 6 (1 samples)
	maximum = 87 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 2.1329e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.41825e-05 (1 samples)
Accepted packet rate average = 2.1329e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.41825e-05 (1 samples)
Injected flit rate average = 4.11099e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000116105 (1 samples)
Accepted flit rate average = 4.11099e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000103721 (1 samples)
Injected packet size average = 1.92742 (1 samples)
Accepted packet size average = 1.92742 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 19 sec (379 sec)
gpgpu_simulation_rate = 13747 (inst/sec)
gpgpu_simulation_rate = 3408 (cycle/sec)
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1291929)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1291929)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1291929)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1291929)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(37,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(43,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1292429  inst.: 5414736 (ipc=408.6) sim_rate=14174 (inst/sec) elapsed = 0:0:06:22 / Wed May 13 10:01:57 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (517,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(518,1291929)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (522,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(523,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (525,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(526,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (528,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(529,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (531,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(532,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (534,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(535,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (537,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(538,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (540,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(541,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (543,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(544,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (546,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(547,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (549,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(550,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (552,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(553,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (555,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(556,1291929)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(56,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (558,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(559,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (561,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(562,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (564,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(565,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (572,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(573,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (574,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(575,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (576,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(577,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (578,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(579,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (581,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(582,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (584,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(585,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (587,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(588,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (590,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(591,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (593,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(594,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (596,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(597,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (599,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(600,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (602,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(603,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (605,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(606,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (608,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(609,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (611,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(612,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (614,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(615,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (617,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(618,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (620,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(621,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (623,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(624,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (626,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(627,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (629,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(630,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (632,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(633,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (635,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(636,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (638,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(639,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (641,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(642,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (644,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(645,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (647,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(648,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (650,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(651,1291929)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(68,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 1292929  inst.: 5616219 (ipc=405.8) sim_rate=14625 (inst/sec) elapsed = 0:0:06:24 / Wed May 13 10:01:59 2015
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(81,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1027,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1028,1291929)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1039,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1040,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1042,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1043,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1045,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1046,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1049,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1050,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1052,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1053,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1055,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1056,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1058,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1059,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1061,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1062,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1064,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1065,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1067,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1068,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1070,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1071,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1073,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1074,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1076,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1077,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1079,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1080,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1082,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1083,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1090,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1091,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1093,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1094,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1097,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1098,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1099,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1100,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1102,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1103,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1105,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1106,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1108,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1109,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1111,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1112,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1114,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1115,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1117,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1118,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1120,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1121,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1123,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1124,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1126,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1127,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1129,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1130,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1133,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1134,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1136,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1137,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1140,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1141,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1143,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1144,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1146,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1147,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1149,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1150,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1152,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1153,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1155,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1156,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1158,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1159,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1161,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1162,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1164,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1165,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1167,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1168,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1170,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1171,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1173,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1174,1291929)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(105,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(117,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1293429  inst.: 5815837 (ipc=403.6) sim_rate=15028 (inst/sec) elapsed = 0:0:06:27 / Wed May 13 10:02:02 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1541,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1542,1291929)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1553,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1554,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1561,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1562,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1564,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1565,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1568,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1569,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1573,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1574,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1576,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1577,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1579,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1580,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1582,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1583,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1585,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1586,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1588,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1589,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1591,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1592,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1594,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1595,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1597,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1598,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1600,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1601,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1603,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1604,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1612,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1613,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1615,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1616,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1619,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1620,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1622,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1623,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1625,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1626,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1628,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1629,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1631,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1632,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1634,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1635,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1637,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1638,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1640,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1641,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1643,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1644,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1646,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1647,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1649,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1650,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1652,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1653,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1664,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1665,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1667,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1668,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1670,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1671,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1673,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1674,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1676,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1677,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1679,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1680,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1682,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1682,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1683,1291929)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1683,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1685,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1685,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1686,1291929)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1686,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1688,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1688,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1689,1291929)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1689,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1691,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1692,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1694,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1695,1291929)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(168,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(153,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 1293929  inst.: 6014145 (ipc=401.8) sim_rate=15420 (inst/sec) elapsed = 0:0:06:30 / Wed May 13 10:02:05 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2063,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2064,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2077,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2078,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2080,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2081,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2084,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2085,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2092,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2093,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2095,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2096,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2098,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2099,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2101,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2102,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2104,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2105,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2107,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2108,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2110,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2111,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2113,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2114,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2116,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2117,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2119,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2120,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2122,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2123,1291929)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2125,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2126,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2129,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2130,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2132,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2133,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2136,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2137,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2143,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2144,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2146,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2147,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2149,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2150,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2152,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2153,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2155,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2156,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2158,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2159,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2161,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2162,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2164,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2165,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2167,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2168,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2170,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2171,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2173,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2174,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2197,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2198,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2200,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2201,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2203,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2204,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2206,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2207,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2209,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2210,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2212,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2213,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2215,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2216,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2218,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2219,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2221,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2222,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2224,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2225,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2227,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2228,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2230,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2231,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2233,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2234,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2236,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2237,1291929)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(190,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(193,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 1294429  inst.: 6210297 (ipc=399.9) sim_rate=15802 (inst/sec) elapsed = 0:0:06:33 / Wed May 13 10:02:08 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2586,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2587,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2593,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2594,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2596,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2597,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2604,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2605,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2607,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2608,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2610,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2611,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2613,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2614,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2616,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2617,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2619,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2620,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2622,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2623,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2625,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2626,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2628,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2629,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2631,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2632,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2634,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2635,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2637,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2638,1291929)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2640,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2641,1291929)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2645,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2646,1291929)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2648,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2649,1291929)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2662,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2663,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2668,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2669,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2671,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2672,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2674,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2675,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2677,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2678,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2680,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2681,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2683,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2684,1291929)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2686,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2687,1291929)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2689,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2690,1291929)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2692,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2693,1291929)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2695,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2696,1291929)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2698,1291929), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2699,1291929)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2722,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2723,1291929)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2725,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2726,1291929)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2728,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2729,1291929)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2731,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2732,1291929)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2734,1291929), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2735,1291929)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2737,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2740,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2743,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2746,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2749,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2752,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2755,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2758,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2761,1291929), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(235,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 1294929  inst.: 6376828 (ipc=388.8) sim_rate=16103 (inst/sec) elapsed = 0:0:06:36 / Wed May 13 10:02:11 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3111,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3114,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3117,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3120,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3125,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3128,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3133,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3136,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3139,1291929), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3142,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3145,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3148,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3151,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3154,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3157,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3165,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3168,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3175,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3178,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3189,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3192,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3195,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3198,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3201,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3204,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3207,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3210,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3213,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3216,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3219,1291929), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3254,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3257,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3261,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3264,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3267,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 1296929  inst.: 6391245 (ipc=236.2) sim_rate=16098 (inst/sec) elapsed = 0:0:06:37 / Wed May 13 10:02:12 2015
GPGPU-Sim uArch: cycles simulated: 1300929  inst.: 6394403 (ipc=131.5) sim_rate=16066 (inst/sec) elapsed = 0:0:06:38 / Wed May 13 10:02:13 2015
GPGPU-Sim uArch: cycles simulated: 1304929  inst.: 6397501 (ipc=91.3) sim_rate=16033 (inst/sec) elapsed = 0:0:06:39 / Wed May 13 10:02:14 2015
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1308929  inst.: 6400601 (ipc=70.0) sim_rate=16001 (inst/sec) elapsed = 0:0:06:40 / Wed May 13 10:02:15 2015
GPGPU-Sim uArch: cycles simulated: 1312929  inst.: 6403681 (ipc=56.8) sim_rate=15969 (inst/sec) elapsed = 0:0:06:41 / Wed May 13 10:02:16 2015
GPGPU-Sim uArch: cycles simulated: 1316929  inst.: 6406788 (ipc=47.9) sim_rate=15937 (inst/sec) elapsed = 0:0:06:42 / Wed May 13 10:02:17 2015
GPGPU-Sim uArch: cycles simulated: 1320429  inst.: 6409600 (ipc=42.1) sim_rate=15904 (inst/sec) elapsed = 0:0:06:43 / Wed May 13 10:02:18 2015
GPGPU-Sim uArch: cycles simulated: 1324429  inst.: 6412721 (ipc=37.0) sim_rate=15873 (inst/sec) elapsed = 0:0:06:44 / Wed May 13 10:02:19 2015
GPGPU-Sim uArch: cycles simulated: 1328429  inst.: 6415645 (ipc=33.0) sim_rate=15841 (inst/sec) elapsed = 0:0:06:45 / Wed May 13 10:02:20 2015
GPGPU-Sim uArch: cycles simulated: 1332429  inst.: 6418966 (ipc=29.8) sim_rate=15810 (inst/sec) elapsed = 0:0:06:46 / Wed May 13 10:02:21 2015
GPGPU-Sim uArch: cycles simulated: 1336429  inst.: 6422149 (ipc=27.2) sim_rate=15779 (inst/sec) elapsed = 0:0:06:47 / Wed May 13 10:02:22 2015
GPGPU-Sim uArch: cycles simulated: 1340429  inst.: 6425248 (ipc=25.0) sim_rate=15748 (inst/sec) elapsed = 0:0:06:48 / Wed May 13 10:02:23 2015
GPGPU-Sim uArch: cycles simulated: 1344429  inst.: 6428299 (ipc=23.2) sim_rate=15717 (inst/sec) elapsed = 0:0:06:49 / Wed May 13 10:02:24 2015
GPGPU-Sim uArch: cycles simulated: 1348429  inst.: 6431510 (ipc=21.6) sim_rate=15686 (inst/sec) elapsed = 0:0:06:50 / Wed May 13 10:02:25 2015
GPGPU-Sim uArch: cycles simulated: 1352929  inst.: 6434976 (ipc=20.1) sim_rate=15656 (inst/sec) elapsed = 0:0:06:51 / Wed May 13 10:02:26 2015
GPGPU-Sim uArch: cycles simulated: 1356429  inst.: 6437780 (ipc=19.0) sim_rate=15625 (inst/sec) elapsed = 0:0:06:52 / Wed May 13 10:02:27 2015
GPGPU-Sim uArch: cycles simulated: 1360429  inst.: 6440872 (ipc=18.0) sim_rate=15595 (inst/sec) elapsed = 0:0:06:53 / Wed May 13 10:02:28 2015
GPGPU-Sim uArch: cycles simulated: 1364429  inst.: 6443935 (ipc=17.0) sim_rate=15565 (inst/sec) elapsed = 0:0:06:54 / Wed May 13 10:02:29 2015
GPGPU-Sim uArch: cycles simulated: 1368429  inst.: 6447106 (ipc=16.2) sim_rate=15535 (inst/sec) elapsed = 0:0:06:55 / Wed May 13 10:02:30 2015
GPGPU-Sim uArch: cycles simulated: 1372429  inst.: 6450254 (ipc=15.4) sim_rate=15505 (inst/sec) elapsed = 0:0:06:56 / Wed May 13 10:02:31 2015
GPGPU-Sim uArch: cycles simulated: 1376429  inst.: 6453469 (ipc=14.7) sim_rate=15475 (inst/sec) elapsed = 0:0:06:57 / Wed May 13 10:02:32 2015
GPGPU-Sim uArch: cycles simulated: 1380429  inst.: 6456611 (ipc=14.1) sim_rate=15446 (inst/sec) elapsed = 0:0:06:58 / Wed May 13 10:02:33 2015
GPGPU-Sim uArch: cycles simulated: 1384429  inst.: 6459729 (ipc=13.5) sim_rate=15417 (inst/sec) elapsed = 0:0:06:59 / Wed May 13 10:02:34 2015
GPGPU-Sim uArch: cycles simulated: 1388429  inst.: 6462811 (ipc=13.0) sim_rate=15387 (inst/sec) elapsed = 0:0:07:00 / Wed May 13 10:02:35 2015
GPGPU-Sim uArch: cycles simulated: 1392429  inst.: 6465907 (ipc=12.5) sim_rate=15358 (inst/sec) elapsed = 0:0:07:01 / Wed May 13 10:02:36 2015
GPGPU-Sim uArch: cycles simulated: 1396429  inst.: 6469080 (ipc=12.0) sim_rate=15329 (inst/sec) elapsed = 0:0:07:02 / Wed May 13 10:02:37 2015
GPGPU-Sim uArch: cycles simulated: 1400429  inst.: 6472163 (ipc=11.6) sim_rate=15300 (inst/sec) elapsed = 0:0:07:03 / Wed May 13 10:02:38 2015
GPGPU-Sim uArch: cycles simulated: 1404429  inst.: 6475308 (ipc=11.2) sim_rate=15271 (inst/sec) elapsed = 0:0:07:04 / Wed May 13 10:02:39 2015
GPGPU-Sim uArch: cycles simulated: 1408429  inst.: 6478409 (ipc=10.9) sim_rate=15243 (inst/sec) elapsed = 0:0:07:05 / Wed May 13 10:02:40 2015
GPGPU-Sim uArch: cycles simulated: 1412429  inst.: 6481598 (ipc=10.5) sim_rate=15215 (inst/sec) elapsed = 0:0:07:06 / Wed May 13 10:02:41 2015
GPGPU-Sim uArch: cycles simulated: 1416429  inst.: 6484726 (ipc=10.2) sim_rate=15186 (inst/sec) elapsed = 0:0:07:07 / Wed May 13 10:02:42 2015
GPGPU-Sim uArch: cycles simulated: 1420429  inst.: 6487827 (ipc= 9.9) sim_rate=15158 (inst/sec) elapsed = 0:0:07:08 / Wed May 13 10:02:43 2015
GPGPU-Sim uArch: cycles simulated: 1424429  inst.: 6490983 (ipc= 9.7) sim_rate=15130 (inst/sec) elapsed = 0:0:07:09 / Wed May 13 10:02:44 2015
GPGPU-Sim uArch: cycles simulated: 1428429  inst.: 6494054 (ipc= 9.4) sim_rate=15102 (inst/sec) elapsed = 0:0:07:10 / Wed May 13 10:02:45 2015
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1432429  inst.: 6497262 (ipc= 9.2) sim_rate=15074 (inst/sec) elapsed = 0:0:07:11 / Wed May 13 10:02:46 2015
GPGPU-Sim uArch: cycles simulated: 1436429  inst.: 6500326 (ipc= 8.9) sim_rate=15047 (inst/sec) elapsed = 0:0:07:12 / Wed May 13 10:02:47 2015
GPGPU-Sim uArch: cycles simulated: 1440429  inst.: 6503425 (ipc= 8.7) sim_rate=15019 (inst/sec) elapsed = 0:0:07:13 / Wed May 13 10:02:48 2015
GPGPU-Sim uArch: cycles simulated: 1444429  inst.: 6506522 (ipc= 8.5) sim_rate=14991 (inst/sec) elapsed = 0:0:07:14 / Wed May 13 10:02:49 2015
GPGPU-Sim uArch: cycles simulated: 1448429  inst.: 6509665 (ipc= 8.3) sim_rate=14964 (inst/sec) elapsed = 0:0:07:15 / Wed May 13 10:02:50 2015
GPGPU-Sim uArch: cycles simulated: 1452429  inst.: 6512893 (ipc= 8.1) sim_rate=14937 (inst/sec) elapsed = 0:0:07:16 / Wed May 13 10:02:51 2015
GPGPU-Sim uArch: cycles simulated: 1456429  inst.: 6515964 (ipc= 7.9) sim_rate=14910 (inst/sec) elapsed = 0:0:07:17 / Wed May 13 10:02:52 2015
GPGPU-Sim uArch: cycles simulated: 1460429  inst.: 6519110 (ipc= 7.8) sim_rate=14883 (inst/sec) elapsed = 0:0:07:18 / Wed May 13 10:02:53 2015
GPGPU-Sim uArch: cycles simulated: 1464429  inst.: 6522180 (ipc= 7.6) sim_rate=14856 (inst/sec) elapsed = 0:0:07:19 / Wed May 13 10:02:54 2015
GPGPU-Sim uArch: cycles simulated: 1468429  inst.: 6525368 (ipc= 7.4) sim_rate=14830 (inst/sec) elapsed = 0:0:07:20 / Wed May 13 10:02:55 2015
GPGPU-Sim uArch: cycles simulated: 1472429  inst.: 6528478 (ipc= 7.3) sim_rate=14803 (inst/sec) elapsed = 0:0:07:21 / Wed May 13 10:02:56 2015
GPGPU-Sim uArch: cycles simulated: 1476429  inst.: 6531587 (ipc= 7.2) sim_rate=14777 (inst/sec) elapsed = 0:0:07:22 / Wed May 13 10:02:57 2015
GPGPU-Sim uArch: cycles simulated: 1480429  inst.: 6534751 (ipc= 7.0) sim_rate=14751 (inst/sec) elapsed = 0:0:07:23 / Wed May 13 10:02:58 2015
GPGPU-Sim uArch: cycles simulated: 1484429  inst.: 6537820 (ipc= 6.9) sim_rate=14724 (inst/sec) elapsed = 0:0:07:24 / Wed May 13 10:02:59 2015
GPGPU-Sim uArch: cycles simulated: 1487929  inst.: 6540566 (ipc= 6.8) sim_rate=14697 (inst/sec) elapsed = 0:0:07:25 / Wed May 13 10:03:00 2015
GPGPU-Sim uArch: cycles simulated: 1491929  inst.: 6543743 (ipc= 6.7) sim_rate=14672 (inst/sec) elapsed = 0:0:07:26 / Wed May 13 10:03:01 2015
GPGPU-Sim uArch: cycles simulated: 1494929  inst.: 6546126 (ipc= 6.6) sim_rate=14644 (inst/sec) elapsed = 0:0:07:27 / Wed May 13 10:03:02 2015
GPGPU-Sim uArch: cycles simulated: 1498429  inst.: 6548801 (ipc= 6.5) sim_rate=14617 (inst/sec) elapsed = 0:0:07:28 / Wed May 13 10:03:03 2015
GPGPU-Sim uArch: cycles simulated: 1502429  inst.: 6551950 (ipc= 6.4) sim_rate=14592 (inst/sec) elapsed = 0:0:07:29 / Wed May 13 10:03:04 2015
GPGPU-Sim uArch: cycles simulated: 1506429  inst.: 6555045 (ipc= 6.3) sim_rate=14566 (inst/sec) elapsed = 0:0:07:30 / Wed May 13 10:03:05 2015
GPGPU-Sim uArch: cycles simulated: 1510429  inst.: 6558155 (ipc= 6.2) sim_rate=14541 (inst/sec) elapsed = 0:0:07:31 / Wed May 13 10:03:06 2015
GPGPU-Sim uArch: cycles simulated: 1514429  inst.: 6561131 (ipc= 6.1) sim_rate=14515 (inst/sec) elapsed = 0:0:07:32 / Wed May 13 10:03:07 2015
GPGPU-Sim uArch: cycles simulated: 1518429  inst.: 6564397 (ipc= 6.0) sim_rate=14490 (inst/sec) elapsed = 0:0:07:33 / Wed May 13 10:03:08 2015
GPGPU-Sim uArch: cycles simulated: 1522429  inst.: 6567443 (ipc= 5.9) sim_rate=14465 (inst/sec) elapsed = 0:0:07:34 / Wed May 13 10:03:09 2015
GPGPU-Sim uArch: cycles simulated: 1526429  inst.: 6570714 (ipc= 5.8) sim_rate=14441 (inst/sec) elapsed = 0:0:07:35 / Wed May 13 10:03:10 2015
GPGPU-Sim uArch: cycles simulated: 1530429  inst.: 6573726 (ipc= 5.7) sim_rate=14416 (inst/sec) elapsed = 0:0:07:36 / Wed May 13 10:03:11 2015
GPGPU-Sim uArch: cycles simulated: 1534429  inst.: 6576891 (ipc= 5.6) sim_rate=14391 (inst/sec) elapsed = 0:0:07:37 / Wed May 13 10:03:12 2015
GPGPU-Sim uArch: cycles simulated: 1538429  inst.: 6580114 (ipc= 5.6) sim_rate=14367 (inst/sec) elapsed = 0:0:07:38 / Wed May 13 10:03:13 2015
GPGPU-Sim uArch: cycles simulated: 1541429  inst.: 6582439 (ipc= 5.5) sim_rate=14340 (inst/sec) elapsed = 0:0:07:39 / Wed May 13 10:03:14 2015
GPGPU-Sim uArch: cycles simulated: 1544429  inst.: 6584789 (ipc= 5.4) sim_rate=14314 (inst/sec) elapsed = 0:0:07:40 / Wed May 13 10:03:15 2015
GPGPU-Sim uArch: cycles simulated: 1547929  inst.: 6587434 (ipc= 5.4) sim_rate=14289 (inst/sec) elapsed = 0:0:07:41 / Wed May 13 10:03:16 2015
GPGPU-Sim uArch: cycles simulated: 1551929  inst.: 6590660 (ipc= 5.3) sim_rate=14265 (inst/sec) elapsed = 0:0:07:42 / Wed May 13 10:03:17 2015
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1555929  inst.: 6593810 (ipc= 5.2) sim_rate=14241 (inst/sec) elapsed = 0:0:07:43 / Wed May 13 10:03:18 2015
GPGPU-Sim uArch: cycles simulated: 1558929  inst.: 6596180 (ipc= 5.2) sim_rate=14215 (inst/sec) elapsed = 0:0:07:44 / Wed May 13 10:03:19 2015
GPGPU-Sim uArch: cycles simulated: 1562929  inst.: 6599239 (ipc= 5.1) sim_rate=14191 (inst/sec) elapsed = 0:0:07:45 / Wed May 13 10:03:20 2015
GPGPU-Sim uArch: cycles simulated: 1566929  inst.: 6602533 (ipc= 5.1) sim_rate=14168 (inst/sec) elapsed = 0:0:07:46 / Wed May 13 10:03:21 2015
GPGPU-Sim uArch: cycles simulated: 1570929  inst.: 6605529 (ipc= 5.0) sim_rate=14144 (inst/sec) elapsed = 0:0:07:47 / Wed May 13 10:03:22 2015
GPGPU-Sim uArch: cycles simulated: 1574929  inst.: 6608678 (ipc= 4.9) sim_rate=14121 (inst/sec) elapsed = 0:0:07:48 / Wed May 13 10:03:23 2015
GPGPU-Sim uArch: cycles simulated: 1578929  inst.: 6611854 (ipc= 4.9) sim_rate=14097 (inst/sec) elapsed = 0:0:07:49 / Wed May 13 10:03:24 2015
GPGPU-Sim uArch: cycles simulated: 1582929  inst.: 6615016 (ipc= 4.8) sim_rate=14074 (inst/sec) elapsed = 0:0:07:50 / Wed May 13 10:03:25 2015
GPGPU-Sim uArch: cycles simulated: 1586929  inst.: 6618102 (ipc= 4.8) sim_rate=14051 (inst/sec) elapsed = 0:0:07:51 / Wed May 13 10:03:26 2015
GPGPU-Sim uArch: cycles simulated: 1590429  inst.: 6620834 (ipc= 4.7) sim_rate=14027 (inst/sec) elapsed = 0:0:07:52 / Wed May 13 10:03:27 2015
GPGPU-Sim uArch: cycles simulated: 1593929  inst.: 6623491 (ipc= 4.7) sim_rate=14003 (inst/sec) elapsed = 0:0:07:53 / Wed May 13 10:03:28 2015
GPGPU-Sim uArch: cycles simulated: 1597429  inst.: 6626294 (ipc= 4.6) sim_rate=13979 (inst/sec) elapsed = 0:0:07:54 / Wed May 13 10:03:29 2015
GPGPU-Sim uArch: cycles simulated: 1601429  inst.: 6629480 (ipc= 4.6) sim_rate=13956 (inst/sec) elapsed = 0:0:07:55 / Wed May 13 10:03:30 2015
GPGPU-Sim uArch: cycles simulated: 1605429  inst.: 6632488 (ipc= 4.5) sim_rate=13933 (inst/sec) elapsed = 0:0:07:56 / Wed May 13 10:03:31 2015
GPGPU-Sim uArch: cycles simulated: 1609429  inst.: 6635610 (ipc= 4.5) sim_rate=13911 (inst/sec) elapsed = 0:0:07:57 / Wed May 13 10:03:32 2015
GPGPU-Sim uArch: cycles simulated: 1613429  inst.: 6638846 (ipc= 4.4) sim_rate=13888 (inst/sec) elapsed = 0:0:07:58 / Wed May 13 10:03:33 2015
GPGPU-Sim uArch: cycles simulated: 1617429  inst.: 6642081 (ipc= 4.4) sim_rate=13866 (inst/sec) elapsed = 0:0:07:59 / Wed May 13 10:03:34 2015
GPGPU-Sim uArch: cycles simulated: 1621429  inst.: 6645005 (ipc= 4.4) sim_rate=13843 (inst/sec) elapsed = 0:0:08:00 / Wed May 13 10:03:35 2015
GPGPU-Sim uArch: cycles simulated: 1625429  inst.: 6648187 (ipc= 4.3) sim_rate=13821 (inst/sec) elapsed = 0:0:08:01 / Wed May 13 10:03:36 2015
GPGPU-Sim uArch: cycles simulated: 1629429  inst.: 6651390 (ipc= 4.3) sim_rate=13799 (inst/sec) elapsed = 0:0:08:02 / Wed May 13 10:03:37 2015
GPGPU-Sim uArch: cycles simulated: 1633429  inst.: 6654410 (ipc= 4.2) sim_rate=13777 (inst/sec) elapsed = 0:0:08:03 / Wed May 13 10:03:38 2015
GPGPU-Sim uArch: cycles simulated: 1637429  inst.: 6657542 (ipc= 4.2) sim_rate=13755 (inst/sec) elapsed = 0:0:08:04 / Wed May 13 10:03:39 2015
GPGPU-Sim uArch: cycles simulated: 1641429  inst.: 6660750 (ipc= 4.1) sim_rate=13733 (inst/sec) elapsed = 0:0:08:05 / Wed May 13 10:03:40 2015
GPGPU-Sim uArch: cycles simulated: 1645429  inst.: 6663750 (ipc= 4.1) sim_rate=13711 (inst/sec) elapsed = 0:0:08:06 / Wed May 13 10:03:41 2015
GPGPU-Sim uArch: cycles simulated: 1649429  inst.: 6666858 (ipc= 4.1) sim_rate=13689 (inst/sec) elapsed = 0:0:08:07 / Wed May 13 10:03:42 2015
GPGPU-Sim uArch: cycles simulated: 1653429  inst.: 6670122 (ipc= 4.0) sim_rate=13668 (inst/sec) elapsed = 0:0:08:08 / Wed May 13 10:03:43 2015
GPGPU-Sim uArch: cycles simulated: 1657429  inst.: 6673304 (ipc= 4.0) sim_rate=13646 (inst/sec) elapsed = 0:0:08:09 / Wed May 13 10:03:44 2015
GPGPU-Sim uArch: cycles simulated: 1661429  inst.: 6676578 (ipc= 4.0) sim_rate=13625 (inst/sec) elapsed = 0:0:08:10 / Wed May 13 10:03:45 2015
GPGPU-Sim uArch: cycles simulated: 1665429  inst.: 6679629 (ipc= 3.9) sim_rate=13604 (inst/sec) elapsed = 0:0:08:11 / Wed May 13 10:03:46 2015
GPGPU-Sim uArch: cycles simulated: 1669429  inst.: 6682769 (ipc= 3.9) sim_rate=13582 (inst/sec) elapsed = 0:0:08:12 / Wed May 13 10:03:47 2015
GPGPU-Sim uArch: cycles simulated: 1673429  inst.: 6685924 (ipc= 3.9) sim_rate=13561 (inst/sec) elapsed = 0:0:08:13 / Wed May 13 10:03:48 2015
GPGPU-Sim uArch: cycles simulated: 1676929  inst.: 6688487 (ipc= 3.8) sim_rate=13539 (inst/sec) elapsed = 0:0:08:14 / Wed May 13 10:03:49 2015
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1680929  inst.: 6691886 (ipc= 3.8) sim_rate=13518 (inst/sec) elapsed = 0:0:08:15 / Wed May 13 10:03:50 2015
GPGPU-Sim uArch: cycles simulated: 1684929  inst.: 6694958 (ipc= 3.8) sim_rate=13497 (inst/sec) elapsed = 0:0:08:16 / Wed May 13 10:03:51 2015
GPGPU-Sim uArch: cycles simulated: 1688929  inst.: 6697925 (ipc= 3.7) sim_rate=13476 (inst/sec) elapsed = 0:0:08:17 / Wed May 13 10:03:52 2015
GPGPU-Sim uArch: cycles simulated: 1692929  inst.: 6701186 (ipc= 3.7) sim_rate=13456 (inst/sec) elapsed = 0:0:08:18 / Wed May 13 10:03:53 2015
GPGPU-Sim uArch: cycles simulated: 1696929  inst.: 6704277 (ipc= 3.7) sim_rate=13435 (inst/sec) elapsed = 0:0:08:19 / Wed May 13 10:03:54 2015
GPGPU-Sim uArch: cycles simulated: 1700929  inst.: 6707332 (ipc= 3.7) sim_rate=13414 (inst/sec) elapsed = 0:0:08:20 / Wed May 13 10:03:55 2015
GPGPU-Sim uArch: cycles simulated: 1704929  inst.: 6710559 (ipc= 3.6) sim_rate=13394 (inst/sec) elapsed = 0:0:08:21 / Wed May 13 10:03:56 2015
GPGPU-Sim uArch: cycles simulated: 1708929  inst.: 6713644 (ipc= 3.6) sim_rate=13373 (inst/sec) elapsed = 0:0:08:22 / Wed May 13 10:03:57 2015
GPGPU-Sim uArch: cycles simulated: 1712929  inst.: 6716885 (ipc= 3.6) sim_rate=13353 (inst/sec) elapsed = 0:0:08:23 / Wed May 13 10:03:58 2015
GPGPU-Sim uArch: cycles simulated: 1716929  inst.: 6719928 (ipc= 3.6) sim_rate=13333 (inst/sec) elapsed = 0:0:08:24 / Wed May 13 10:03:59 2015
GPGPU-Sim uArch: cycles simulated: 1720929  inst.: 6723079 (ipc= 3.5) sim_rate=13313 (inst/sec) elapsed = 0:0:08:25 / Wed May 13 10:04:00 2015
GPGPU-Sim uArch: cycles simulated: 1724929  inst.: 6726267 (ipc= 3.5) sim_rate=13293 (inst/sec) elapsed = 0:0:08:26 / Wed May 13 10:04:01 2015
GPGPU-Sim uArch: cycles simulated: 1728929  inst.: 6729335 (ipc= 3.5) sim_rate=13272 (inst/sec) elapsed = 0:0:08:27 / Wed May 13 10:04:02 2015
GPGPU-Sim uArch: cycles simulated: 1732929  inst.: 6732499 (ipc= 3.5) sim_rate=13252 (inst/sec) elapsed = 0:0:08:28 / Wed May 13 10:04:03 2015
GPGPU-Sim uArch: cycles simulated: 1736929  inst.: 6735628 (ipc= 3.4) sim_rate=13233 (inst/sec) elapsed = 0:0:08:29 / Wed May 13 10:04:04 2015
GPGPU-Sim uArch: cycles simulated: 1740929  inst.: 6738835 (ipc= 3.4) sim_rate=13213 (inst/sec) elapsed = 0:0:08:30 / Wed May 13 10:04:05 2015
GPGPU-Sim uArch: cycles simulated: 1744929  inst.: 6741913 (ipc= 3.4) sim_rate=13193 (inst/sec) elapsed = 0:0:08:31 / Wed May 13 10:04:06 2015
GPGPU-Sim uArch: cycles simulated: 1748929  inst.: 6744984 (ipc= 3.4) sim_rate=13173 (inst/sec) elapsed = 0:0:08:32 / Wed May 13 10:04:07 2015
GPGPU-Sim uArch: cycles simulated: 1752929  inst.: 6748275 (ipc= 3.3) sim_rate=13154 (inst/sec) elapsed = 0:0:08:33 / Wed May 13 10:04:08 2015
GPGPU-Sim uArch: cycles simulated: 1756929  inst.: 6751373 (ipc= 3.3) sim_rate=13134 (inst/sec) elapsed = 0:0:08:34 / Wed May 13 10:04:09 2015
GPGPU-Sim uArch: cycles simulated: 1760929  inst.: 6754638 (ipc= 3.3) sim_rate=13115 (inst/sec) elapsed = 0:0:08:35 / Wed May 13 10:04:10 2015
GPGPU-Sim uArch: cycles simulated: 1764929  inst.: 6757757 (ipc= 3.3) sim_rate=13096 (inst/sec) elapsed = 0:0:08:36 / Wed May 13 10:04:11 2015
GPGPU-Sim uArch: cycles simulated: 1768429  inst.: 6760431 (ipc= 3.3) sim_rate=13076 (inst/sec) elapsed = 0:0:08:37 / Wed May 13 10:04:12 2015
GPGPU-Sim uArch: cycles simulated: 1772429  inst.: 6763704 (ipc= 3.2) sim_rate=13057 (inst/sec) elapsed = 0:0:08:38 / Wed May 13 10:04:13 2015
GPGPU-Sim uArch: cycles simulated: 1776429  inst.: 6766805 (ipc= 3.2) sim_rate=13038 (inst/sec) elapsed = 0:0:08:39 / Wed May 13 10:04:14 2015
GPGPU-Sim uArch: cycles simulated: 1780429  inst.: 6769933 (ipc= 3.2) sim_rate=13019 (inst/sec) elapsed = 0:0:08:40 / Wed May 13 10:04:15 2015
GPGPU-Sim uArch: cycles simulated: 1784429  inst.: 6772978 (ipc= 3.2) sim_rate=12999 (inst/sec) elapsed = 0:0:08:41 / Wed May 13 10:04:16 2015
GPGPU-Sim uArch: cycles simulated: 1788429  inst.: 6776154 (ipc= 3.2) sim_rate=12981 (inst/sec) elapsed = 0:0:08:42 / Wed May 13 10:04:17 2015
GPGPU-Sim uArch: cycles simulated: 1792429  inst.: 6779330 (ipc= 3.1) sim_rate=12962 (inst/sec) elapsed = 0:0:08:43 / Wed May 13 10:04:18 2015
GPGPU-Sim uArch: cycles simulated: 1796429  inst.: 6782419 (ipc= 3.1) sim_rate=12943 (inst/sec) elapsed = 0:0:08:44 / Wed May 13 10:04:19 2015
GPGPU-Sim uArch: cycles simulated: 1800429  inst.: 6785551 (ipc= 3.1) sim_rate=12924 (inst/sec) elapsed = 0:0:08:45 / Wed May 13 10:04:20 2015
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1804429  inst.: 6788660 (ipc= 3.1) sim_rate=12906 (inst/sec) elapsed = 0:0:08:46 / Wed May 13 10:04:21 2015
GPGPU-Sim uArch: cycles simulated: 1808429  inst.: 6791893 (ipc= 3.1) sim_rate=12887 (inst/sec) elapsed = 0:0:08:47 / Wed May 13 10:04:22 2015
GPGPU-Sim uArch: cycles simulated: 1812429  inst.: 6794921 (ipc= 3.0) sim_rate=12869 (inst/sec) elapsed = 0:0:08:48 / Wed May 13 10:04:23 2015
GPGPU-Sim uArch: cycles simulated: 1816429  inst.: 6798130 (ipc= 3.0) sim_rate=12850 (inst/sec) elapsed = 0:0:08:49 / Wed May 13 10:04:24 2015
GPGPU-Sim uArch: cycles simulated: 1820429  inst.: 6801301 (ipc= 3.0) sim_rate=12832 (inst/sec) elapsed = 0:0:08:50 / Wed May 13 10:04:25 2015
GPGPU-Sim uArch: cycles simulated: 1824429  inst.: 6804390 (ipc= 3.0) sim_rate=12814 (inst/sec) elapsed = 0:0:08:51 / Wed May 13 10:04:26 2015
GPGPU-Sim uArch: cycles simulated: 1828429  inst.: 6807567 (ipc= 3.0) sim_rate=12796 (inst/sec) elapsed = 0:0:08:52 / Wed May 13 10:04:27 2015
GPGPU-Sim uArch: cycles simulated: 1832429  inst.: 6810715 (ipc= 3.0) sim_rate=12778 (inst/sec) elapsed = 0:0:08:53 / Wed May 13 10:04:28 2015
GPGPU-Sim uArch: cycles simulated: 1836429  inst.: 6813781 (ipc= 2.9) sim_rate=12759 (inst/sec) elapsed = 0:0:08:54 / Wed May 13 10:04:29 2015
GPGPU-Sim uArch: cycles simulated: 1840429  inst.: 6816984 (ipc= 2.9) sim_rate=12742 (inst/sec) elapsed = 0:0:08:55 / Wed May 13 10:04:30 2015
GPGPU-Sim uArch: cycles simulated: 1844429  inst.: 6820040 (ipc= 2.9) sim_rate=12723 (inst/sec) elapsed = 0:0:08:56 / Wed May 13 10:04:31 2015
GPGPU-Sim uArch: cycles simulated: 1848429  inst.: 6823220 (ipc= 2.9) sim_rate=12706 (inst/sec) elapsed = 0:0:08:57 / Wed May 13 10:04:32 2015
GPGPU-Sim uArch: cycles simulated: 1852429  inst.: 6826259 (ipc= 2.9) sim_rate=12688 (inst/sec) elapsed = 0:0:08:58 / Wed May 13 10:04:33 2015
GPGPU-Sim uArch: cycles simulated: 1856429  inst.: 6829444 (ipc= 2.9) sim_rate=12670 (inst/sec) elapsed = 0:0:08:59 / Wed May 13 10:04:34 2015
GPGPU-Sim uArch: cycles simulated: 1860429  inst.: 6832568 (ipc= 2.9) sim_rate=12652 (inst/sec) elapsed = 0:0:09:00 / Wed May 13 10:04:35 2015
GPGPU-Sim uArch: cycles simulated: 1863929  inst.: 6835398 (ipc= 2.8) sim_rate=12634 (inst/sec) elapsed = 0:0:09:01 / Wed May 13 10:04:36 2015
GPGPU-Sim uArch: cycles simulated: 1867429  inst.: 6838050 (ipc= 2.8) sim_rate=12616 (inst/sec) elapsed = 0:0:09:02 / Wed May 13 10:04:37 2015
GPGPU-Sim uArch: cycles simulated: 1871429  inst.: 6841080 (ipc= 2.8) sim_rate=12598 (inst/sec) elapsed = 0:0:09:03 / Wed May 13 10:04:38 2015
GPGPU-Sim uArch: cycles simulated: 1875429  inst.: 6844344 (ipc= 2.8) sim_rate=12581 (inst/sec) elapsed = 0:0:09:04 / Wed May 13 10:04:39 2015
GPGPU-Sim uArch: cycles simulated: 1878929  inst.: 6847099 (ipc= 2.8) sim_rate=12563 (inst/sec) elapsed = 0:0:09:05 / Wed May 13 10:04:40 2015
GPGPU-Sim uArch: cycles simulated: 1882929  inst.: 6850251 (ipc= 2.8) sim_rate=12546 (inst/sec) elapsed = 0:0:09:06 / Wed May 13 10:04:41 2015
GPGPU-Sim uArch: cycles simulated: 1886929  inst.: 6853285 (ipc= 2.8) sim_rate=12528 (inst/sec) elapsed = 0:0:09:07 / Wed May 13 10:04:42 2015
GPGPU-Sim uArch: cycles simulated: 1890929  inst.: 6856474 (ipc= 2.7) sim_rate=12511 (inst/sec) elapsed = 0:0:09:08 / Wed May 13 10:04:43 2015
GPGPU-Sim uArch: cycles simulated: 1894929  inst.: 6859568 (ipc= 2.7) sim_rate=12494 (inst/sec) elapsed = 0:0:09:09 / Wed May 13 10:04:44 2015
GPGPU-Sim uArch: cycles simulated: 1898929  inst.: 6862859 (ipc= 2.7) sim_rate=12477 (inst/sec) elapsed = 0:0:09:10 / Wed May 13 10:04:45 2015
GPGPU-Sim uArch: cycles simulated: 1902929  inst.: 6865941 (ipc= 2.7) sim_rate=12460 (inst/sec) elapsed = 0:0:09:11 / Wed May 13 10:04:46 2015
GPGPU-Sim uArch: cycles simulated: 1906929  inst.: 6869010 (ipc= 2.7) sim_rate=12443 (inst/sec) elapsed = 0:0:09:12 / Wed May 13 10:04:47 2015
GPGPU-Sim uArch: cycles simulated: 1910929  inst.: 6872254 (ipc= 2.7) sim_rate=12427 (inst/sec) elapsed = 0:0:09:13 / Wed May 13 10:04:48 2015
GPGPU-Sim uArch: cycles simulated: 1914929  inst.: 6875279 (ipc= 2.7) sim_rate=12410 (inst/sec) elapsed = 0:0:09:14 / Wed May 13 10:04:49 2015
GPGPU-Sim uArch: cycles simulated: 1918929  inst.: 6878500 (ipc= 2.7) sim_rate=12393 (inst/sec) elapsed = 0:0:09:15 / Wed May 13 10:04:50 2015
GPGPU-Sim uArch: cycles simulated: 1922929  inst.: 6881618 (ipc= 2.6) sim_rate=12377 (inst/sec) elapsed = 0:0:09:16 / Wed May 13 10:04:51 2015
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1926929  inst.: 6884700 (ipc= 2.6) sim_rate=12360 (inst/sec) elapsed = 0:0:09:17 / Wed May 13 10:04:52 2015
GPGPU-Sim uArch: cycles simulated: 1930929  inst.: 6887868 (ipc= 2.6) sim_rate=12343 (inst/sec) elapsed = 0:0:09:18 / Wed May 13 10:04:53 2015
GPGPU-Sim uArch: cycles simulated: 1934929  inst.: 6890952 (ipc= 2.6) sim_rate=12327 (inst/sec) elapsed = 0:0:09:19 / Wed May 13 10:04:54 2015
GPGPU-Sim uArch: cycles simulated: 1938929  inst.: 6894201 (ipc= 2.6) sim_rate=12311 (inst/sec) elapsed = 0:0:09:20 / Wed May 13 10:04:55 2015
GPGPU-Sim uArch: cycles simulated: 1942929  inst.: 6897345 (ipc= 2.6) sim_rate=12294 (inst/sec) elapsed = 0:0:09:21 / Wed May 13 10:04:56 2015
GPGPU-Sim uArch: cycles simulated: 1946929  inst.: 6900311 (ipc= 2.6) sim_rate=12278 (inst/sec) elapsed = 0:0:09:22 / Wed May 13 10:04:57 2015
GPGPU-Sim uArch: cycles simulated: 1950929  inst.: 6903500 (ipc= 2.6) sim_rate=12261 (inst/sec) elapsed = 0:0:09:23 / Wed May 13 10:04:58 2015
GPGPU-Sim uArch: cycles simulated: 1954929  inst.: 6906709 (ipc= 2.6) sim_rate=12245 (inst/sec) elapsed = 0:0:09:24 / Wed May 13 10:04:59 2015
GPGPU-Sim uArch: cycles simulated: 1958929  inst.: 6909808 (ipc= 2.5) sim_rate=12229 (inst/sec) elapsed = 0:0:09:25 / Wed May 13 10:05:00 2015
GPGPU-Sim uArch: cycles simulated: 1962929  inst.: 6912914 (ipc= 2.5) sim_rate=12213 (inst/sec) elapsed = 0:0:09:26 / Wed May 13 10:05:01 2015
GPGPU-Sim uArch: cycles simulated: 1966929  inst.: 6916133 (ipc= 2.5) sim_rate=12197 (inst/sec) elapsed = 0:0:09:27 / Wed May 13 10:05:02 2015
GPGPU-Sim uArch: cycles simulated: 1970929  inst.: 6919127 (ipc= 2.5) sim_rate=12181 (inst/sec) elapsed = 0:0:09:28 / Wed May 13 10:05:03 2015
GPGPU-Sim uArch: cycles simulated: 1974929  inst.: 6922396 (ipc= 2.5) sim_rate=12165 (inst/sec) elapsed = 0:0:09:29 / Wed May 13 10:05:04 2015
GPGPU-Sim uArch: cycles simulated: 1978929  inst.: 6925642 (ipc= 2.5) sim_rate=12150 (inst/sec) elapsed = 0:0:09:30 / Wed May 13 10:05:05 2015
GPGPU-Sim uArch: cycles simulated: 1982929  inst.: 6928925 (ipc= 2.5) sim_rate=12134 (inst/sec) elapsed = 0:0:09:31 / Wed May 13 10:05:06 2015
GPGPU-Sim uArch: cycles simulated: 1986929  inst.: 6932007 (ipc= 2.5) sim_rate=12118 (inst/sec) elapsed = 0:0:09:32 / Wed May 13 10:05:07 2015
GPGPU-Sim uArch: cycles simulated: 1990929  inst.: 6935118 (ipc= 2.5) sim_rate=12103 (inst/sec) elapsed = 0:0:09:33 / Wed May 13 10:05:08 2015
GPGPU-Sim uArch: cycles simulated: 1994929  inst.: 6938332 (ipc= 2.5) sim_rate=12087 (inst/sec) elapsed = 0:0:09:34 / Wed May 13 10:05:09 2015
GPGPU-Sim uArch: cycles simulated: 1998929  inst.: 6941386 (ipc= 2.4) sim_rate=12071 (inst/sec) elapsed = 0:0:09:35 / Wed May 13 10:05:10 2015
GPGPU-Sim uArch: cycles simulated: 2002929  inst.: 6944412 (ipc= 2.4) sim_rate=12056 (inst/sec) elapsed = 0:0:09:36 / Wed May 13 10:05:11 2015
GPGPU-Sim uArch: cycles simulated: 2006929  inst.: 6947683 (ipc= 2.4) sim_rate=12041 (inst/sec) elapsed = 0:0:09:37 / Wed May 13 10:05:12 2015
GPGPU-Sim uArch: cycles simulated: 2010929  inst.: 6950858 (ipc= 2.4) sim_rate=12025 (inst/sec) elapsed = 0:0:09:38 / Wed May 13 10:05:13 2015
GPGPU-Sim uArch: cycles simulated: 2014929  inst.: 6953930 (ipc= 2.4) sim_rate=12010 (inst/sec) elapsed = 0:0:09:39 / Wed May 13 10:05:14 2015
GPGPU-Sim uArch: cycles simulated: 2018929  inst.: 6957099 (ipc= 2.4) sim_rate=11994 (inst/sec) elapsed = 0:0:09:40 / Wed May 13 10:05:15 2015
GPGPU-Sim uArch: cycles simulated: 2022929  inst.: 6960092 (ipc= 2.4) sim_rate=11979 (inst/sec) elapsed = 0:0:09:41 / Wed May 13 10:05:16 2015
GPGPU-Sim uArch: cycles simulated: 2026929  inst.: 6963399 (ipc= 2.4) sim_rate=11964 (inst/sec) elapsed = 0:0:09:42 / Wed May 13 10:05:17 2015
GPGPU-Sim uArch: cycles simulated: 2030929  inst.: 6966617 (ipc= 2.4) sim_rate=11949 (inst/sec) elapsed = 0:0:09:43 / Wed May 13 10:05:18 2015
GPGPU-Sim uArch: cycles simulated: 2034929  inst.: 6969692 (ipc= 2.4) sim_rate=11934 (inst/sec) elapsed = 0:0:09:44 / Wed May 13 10:05:19 2015
GPGPU-Sim uArch: cycles simulated: 2038929  inst.: 6972909 (ipc= 2.4) sim_rate=11919 (inst/sec) elapsed = 0:0:09:45 / Wed May 13 10:05:20 2015
GPGPU-Sim uArch: cycles simulated: 2042929  inst.: 6975949 (ipc= 2.4) sim_rate=11904 (inst/sec) elapsed = 0:0:09:46 / Wed May 13 10:05:21 2015
GPGPU-Sim uArch: cycles simulated: 2046429  inst.: 6978652 (ipc= 2.3) sim_rate=11888 (inst/sec) elapsed = 0:0:09:47 / Wed May 13 10:05:22 2015
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2050429  inst.: 6981943 (ipc= 2.3) sim_rate=11874 (inst/sec) elapsed = 0:0:09:48 / Wed May 13 10:05:23 2015
GPGPU-Sim uArch: cycles simulated: 2054429  inst.: 6985164 (ipc= 2.3) sim_rate=11859 (inst/sec) elapsed = 0:0:09:49 / Wed May 13 10:05:24 2015
GPGPU-Sim uArch: cycles simulated: 2058429  inst.: 6988320 (ipc= 2.3) sim_rate=11844 (inst/sec) elapsed = 0:0:09:50 / Wed May 13 10:05:25 2015
GPGPU-Sim uArch: cycles simulated: 2062929  inst.: 6991709 (ipc= 2.3) sim_rate=11830 (inst/sec) elapsed = 0:0:09:51 / Wed May 13 10:05:26 2015
GPGPU-Sim uArch: cycles simulated: 2066429  inst.: 6994477 (ipc= 2.3) sim_rate=11814 (inst/sec) elapsed = 0:0:09:52 / Wed May 13 10:05:27 2015
GPGPU-Sim uArch: cycles simulated: 2070429  inst.: 6997805 (ipc= 2.3) sim_rate=11800 (inst/sec) elapsed = 0:0:09:53 / Wed May 13 10:05:28 2015
GPGPU-Sim uArch: cycles simulated: 2074429  inst.: 7001044 (ipc= 2.3) sim_rate=11786 (inst/sec) elapsed = 0:0:09:54 / Wed May 13 10:05:29 2015
GPGPU-Sim uArch: cycles simulated: 2078429  inst.: 7004275 (ipc= 2.3) sim_rate=11771 (inst/sec) elapsed = 0:0:09:55 / Wed May 13 10:05:30 2015
GPGPU-Sim uArch: cycles simulated: 2082429  inst.: 7007397 (ipc= 2.3) sim_rate=11757 (inst/sec) elapsed = 0:0:09:56 / Wed May 13 10:05:31 2015
GPGPU-Sim uArch: cycles simulated: 2086429  inst.: 7010490 (ipc= 2.3) sim_rate=11742 (inst/sec) elapsed = 0:0:09:57 / Wed May 13 10:05:32 2015
GPGPU-Sim uArch: cycles simulated: 2090429  inst.: 7013586 (ipc= 2.3) sim_rate=11728 (inst/sec) elapsed = 0:0:09:58 / Wed May 13 10:05:33 2015
GPGPU-Sim uArch: cycles simulated: 2094429  inst.: 7016728 (ipc= 2.3) sim_rate=11714 (inst/sec) elapsed = 0:0:09:59 / Wed May 13 10:05:34 2015
GPGPU-Sim uArch: cycles simulated: 2098429  inst.: 7019802 (ipc= 2.2) sim_rate=11699 (inst/sec) elapsed = 0:0:10:00 / Wed May 13 10:05:35 2015
GPGPU-Sim uArch: cycles simulated: 2102429  inst.: 7023030 (ipc= 2.2) sim_rate=11685 (inst/sec) elapsed = 0:0:10:01 / Wed May 13 10:05:36 2015
GPGPU-Sim uArch: cycles simulated: 2106429  inst.: 7026217 (ipc= 2.2) sim_rate=11671 (inst/sec) elapsed = 0:0:10:02 / Wed May 13 10:05:37 2015
GPGPU-Sim uArch: cycles simulated: 2110429  inst.: 7029291 (ipc= 2.2) sim_rate=11657 (inst/sec) elapsed = 0:0:10:03 / Wed May 13 10:05:38 2015
GPGPU-Sim uArch: cycles simulated: 2114429  inst.: 7032510 (ipc= 2.2) sim_rate=11643 (inst/sec) elapsed = 0:0:10:04 / Wed May 13 10:05:39 2015
GPGPU-Sim uArch: cycles simulated: 2118429  inst.: 7035639 (ipc= 2.2) sim_rate=11629 (inst/sec) elapsed = 0:0:10:05 / Wed May 13 10:05:40 2015
GPGPU-Sim uArch: cycles simulated: 2122429  inst.: 7038889 (ipc= 2.2) sim_rate=11615 (inst/sec) elapsed = 0:0:10:06 / Wed May 13 10:05:41 2015
GPGPU-Sim uArch: cycles simulated: 2125429  inst.: 7041285 (ipc= 2.2) sim_rate=11600 (inst/sec) elapsed = 0:0:10:07 / Wed May 13 10:05:42 2015
GPGPU-Sim uArch: cycles simulated: 2129429  inst.: 7044373 (ipc= 2.2) sim_rate=11586 (inst/sec) elapsed = 0:0:10:08 / Wed May 13 10:05:43 2015
GPGPU-Sim uArch: cycles simulated: 2133429  inst.: 7047600 (ipc= 2.2) sim_rate=11572 (inst/sec) elapsed = 0:0:10:09 / Wed May 13 10:05:44 2015
GPGPU-Sim uArch: cycles simulated: 2136929  inst.: 7050373 (ipc= 2.2) sim_rate=11557 (inst/sec) elapsed = 0:0:10:10 / Wed May 13 10:05:45 2015
GPGPU-Sim uArch: cycles simulated: 2140929  inst.: 7053442 (ipc= 2.2) sim_rate=11544 (inst/sec) elapsed = 0:0:10:11 / Wed May 13 10:05:46 2015
GPGPU-Sim uArch: cycles simulated: 2144929  inst.: 7056639 (ipc= 2.2) sim_rate=11530 (inst/sec) elapsed = 0:0:10:12 / Wed May 13 10:05:47 2015
GPGPU-Sim uArch: cycles simulated: 2148429  inst.: 7059392 (ipc= 2.2) sim_rate=11516 (inst/sec) elapsed = 0:0:10:13 / Wed May 13 10:05:48 2015
GPGPU-Sim uArch: cycles simulated: 2152429  inst.: 7062493 (ipc= 2.2) sim_rate=11502 (inst/sec) elapsed = 0:0:10:14 / Wed May 13 10:05:49 2015
GPGPU-Sim uArch: cycles simulated: 2156429  inst.: 7065656 (ipc= 2.1) sim_rate=11488 (inst/sec) elapsed = 0:0:10:15 / Wed May 13 10:05:50 2015
GPGPU-Sim uArch: cycles simulated: 2160429  inst.: 7068782 (ipc= 2.1) sim_rate=11475 (inst/sec) elapsed = 0:0:10:16 / Wed May 13 10:05:51 2015
GPGPU-Sim uArch: cycles simulated: 2164429  inst.: 7072075 (ipc= 2.1) sim_rate=11462 (inst/sec) elapsed = 0:0:10:17 / Wed May 13 10:05:52 2015
GPGPU-Sim uArch: cycles simulated: 2168429  inst.: 7075144 (ipc= 2.1) sim_rate=11448 (inst/sec) elapsed = 0:0:10:18 / Wed May 13 10:05:53 2015
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2172429  inst.: 7078231 (ipc= 2.1) sim_rate=11434 (inst/sec) elapsed = 0:0:10:19 / Wed May 13 10:05:54 2015
GPGPU-Sim uArch: cycles simulated: 2176429  inst.: 7081438 (ipc= 2.1) sim_rate=11421 (inst/sec) elapsed = 0:0:10:20 / Wed May 13 10:05:55 2015
GPGPU-Sim uArch: cycles simulated: 2180429  inst.: 7084510 (ipc= 2.1) sim_rate=11408 (inst/sec) elapsed = 0:0:10:21 / Wed May 13 10:05:56 2015
GPGPU-Sim uArch: cycles simulated: 2184429  inst.: 7087683 (ipc= 2.1) sim_rate=11394 (inst/sec) elapsed = 0:0:10:22 / Wed May 13 10:05:57 2015
GPGPU-Sim uArch: cycles simulated: 2188429  inst.: 7090766 (ipc= 2.1) sim_rate=11381 (inst/sec) elapsed = 0:0:10:23 / Wed May 13 10:05:58 2015
GPGPU-Sim uArch: cycles simulated: 2192429  inst.: 7093924 (ipc= 2.1) sim_rate=11368 (inst/sec) elapsed = 0:0:10:24 / Wed May 13 10:05:59 2015
GPGPU-Sim uArch: cycles simulated: 2196429  inst.: 7097055 (ipc= 2.1) sim_rate=11355 (inst/sec) elapsed = 0:0:10:25 / Wed May 13 10:06:00 2015
GPGPU-Sim uArch: cycles simulated: 2200429  inst.: 7100152 (ipc= 2.1) sim_rate=11342 (inst/sec) elapsed = 0:0:10:26 / Wed May 13 10:06:01 2015
GPGPU-Sim uArch: cycles simulated: 2204429  inst.: 7103285 (ipc= 2.1) sim_rate=11329 (inst/sec) elapsed = 0:0:10:27 / Wed May 13 10:06:02 2015
GPGPU-Sim uArch: cycles simulated: 2208429  inst.: 7106367 (ipc= 2.1) sim_rate=11315 (inst/sec) elapsed = 0:0:10:28 / Wed May 13 10:06:03 2015
GPGPU-Sim uArch: cycles simulated: 2211429  inst.: 7108877 (ipc= 2.1) sim_rate=11301 (inst/sec) elapsed = 0:0:10:29 / Wed May 13 10:06:04 2015
GPGPU-Sim uArch: cycles simulated: 2214929  inst.: 7111658 (ipc= 2.1) sim_rate=11288 (inst/sec) elapsed = 0:0:10:30 / Wed May 13 10:06:05 2015
GPGPU-Sim uArch: cycles simulated: 2218929  inst.: 7114749 (ipc= 2.1) sim_rate=11275 (inst/sec) elapsed = 0:0:10:31 / Wed May 13 10:06:06 2015
GPGPU-Sim uArch: cycles simulated: 2222929  inst.: 7117939 (ipc= 2.0) sim_rate=11262 (inst/sec) elapsed = 0:0:10:32 / Wed May 13 10:06:07 2015
GPGPU-Sim uArch: cycles simulated: 2226929  inst.: 7121107 (ipc= 2.0) sim_rate=11249 (inst/sec) elapsed = 0:0:10:33 / Wed May 13 10:06:08 2015
GPGPU-Sim uArch: cycles simulated: 2230929  inst.: 7124199 (ipc= 2.0) sim_rate=11236 (inst/sec) elapsed = 0:0:10:34 / Wed May 13 10:06:09 2015
GPGPU-Sim uArch: cycles simulated: 2234929  inst.: 7127206 (ipc= 2.0) sim_rate=11223 (inst/sec) elapsed = 0:0:10:35 / Wed May 13 10:06:10 2015
GPGPU-Sim uArch: cycles simulated: 2238929  inst.: 7130433 (ipc= 2.0) sim_rate=11211 (inst/sec) elapsed = 0:0:10:36 / Wed May 13 10:06:11 2015
GPGPU-Sim uArch: cycles simulated: 2242929  inst.: 7133643 (ipc= 2.0) sim_rate=11198 (inst/sec) elapsed = 0:0:10:37 / Wed May 13 10:06:12 2015
GPGPU-Sim uArch: cycles simulated: 2246929  inst.: 7136648 (ipc= 2.0) sim_rate=11185 (inst/sec) elapsed = 0:0:10:38 / Wed May 13 10:06:13 2015
GPGPU-Sim uArch: cycles simulated: 2250929  inst.: 7139823 (ipc= 2.0) sim_rate=11173 (inst/sec) elapsed = 0:0:10:39 / Wed May 13 10:06:14 2015
GPGPU-Sim uArch: cycles simulated: 2254929  inst.: 7142879 (ipc= 2.0) sim_rate=11160 (inst/sec) elapsed = 0:0:10:40 / Wed May 13 10:06:15 2015
GPGPU-Sim uArch: cycles simulated: 2258929  inst.: 7146170 (ipc= 2.0) sim_rate=11148 (inst/sec) elapsed = 0:0:10:41 / Wed May 13 10:06:16 2015
GPGPU-Sim uArch: cycles simulated: 2262929  inst.: 7149254 (ipc= 2.0) sim_rate=11135 (inst/sec) elapsed = 0:0:10:42 / Wed May 13 10:06:17 2015
GPGPU-Sim uArch: cycles simulated: 2267429  inst.: 7152649 (ipc= 2.0) sim_rate=11123 (inst/sec) elapsed = 0:0:10:43 / Wed May 13 10:06:18 2015
GPGPU-Sim uArch: cycles simulated: 2270929  inst.: 7155572 (ipc= 2.0) sim_rate=11111 (inst/sec) elapsed = 0:0:10:44 / Wed May 13 10:06:19 2015
GPGPU-Sim uArch: cycles simulated: 2275429  inst.: 7159064 (ipc= 2.0) sim_rate=11099 (inst/sec) elapsed = 0:0:10:45 / Wed May 13 10:06:20 2015
GPGPU-Sim uArch: cycles simulated: 2279429  inst.: 7162221 (ipc= 2.0) sim_rate=11087 (inst/sec) elapsed = 0:0:10:46 / Wed May 13 10:06:21 2015
GPGPU-Sim uArch: cycles simulated: 2283429  inst.: 7165395 (ipc= 2.0) sim_rate=11074 (inst/sec) elapsed = 0:0:10:47 / Wed May 13 10:06:22 2015
GPGPU-Sim uArch: cycles simulated: 2287429  inst.: 7168554 (ipc= 2.0) sim_rate=11062 (inst/sec) elapsed = 0:0:10:48 / Wed May 13 10:06:23 2015
GPGPU-Sim uArch: cycles simulated: 2291429  inst.: 7171633 (ipc= 2.0) sim_rate=11050 (inst/sec) elapsed = 0:0:10:49 / Wed May 13 10:06:24 2015
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2295429  inst.: 7174642 (ipc= 2.0) sim_rate=11037 (inst/sec) elapsed = 0:0:10:50 / Wed May 13 10:06:25 2015
GPGPU-Sim uArch: cycles simulated: 2299429  inst.: 7176991 (ipc= 2.0) sim_rate=11024 (inst/sec) elapsed = 0:0:10:51 / Wed May 13 10:06:26 2015
GPGPU-Sim uArch: cycles simulated: 2303429  inst.: 7179392 (ipc= 1.9) sim_rate=11011 (inst/sec) elapsed = 0:0:10:52 / Wed May 13 10:06:27 2015
GPGPU-Sim uArch: cycles simulated: 2307429  inst.: 7181389 (ipc= 1.9) sim_rate=10997 (inst/sec) elapsed = 0:0:10:53 / Wed May 13 10:06:28 2015
GPGPU-Sim uArch: cycles simulated: 2311429  inst.: 7182484 (ipc= 1.9) sim_rate=10982 (inst/sec) elapsed = 0:0:10:54 / Wed May 13 10:06:29 2015
GPGPU-Sim uArch: cycles simulated: 2315429  inst.: 7183517 (ipc= 1.9) sim_rate=10967 (inst/sec) elapsed = 0:0:10:55 / Wed May 13 10:06:30 2015
GPGPU-Sim uArch: cycles simulated: 2319929  inst.: 7184515 (ipc= 1.9) sim_rate=10952 (inst/sec) elapsed = 0:0:10:56 / Wed May 13 10:06:31 2015
GPGPU-Sim uArch: cycles simulated: 2323929  inst.: 7185546 (ipc= 1.9) sim_rate=10936 (inst/sec) elapsed = 0:0:10:57 / Wed May 13 10:06:32 2015
GPGPU-Sim uArch: cycles simulated: 2327929  inst.: 7186509 (ipc= 1.9) sim_rate=10921 (inst/sec) elapsed = 0:0:10:58 / Wed May 13 10:06:33 2015
GPGPU-Sim uArch: cycles simulated: 2331929  inst.: 7187352 (ipc= 1.9) sim_rate=10906 (inst/sec) elapsed = 0:0:10:59 / Wed May 13 10:06:34 2015
GPGPU-Sim uArch: cycles simulated: 2336429  inst.: 7188484 (ipc= 1.9) sim_rate=10891 (inst/sec) elapsed = 0:0:11:00 / Wed May 13 10:06:35 2015
GPGPU-Sim uArch: cycles simulated: 2340429  inst.: 7189382 (ipc= 1.9) sim_rate=10876 (inst/sec) elapsed = 0:0:11:01 / Wed May 13 10:06:36 2015
GPGPU-Sim uArch: cycles simulated: 2344429  inst.: 7190342 (ipc= 1.9) sim_rate=10861 (inst/sec) elapsed = 0:0:11:02 / Wed May 13 10:06:37 2015
GPGPU-Sim uArch: cycles simulated: 2348429  inst.: 7191304 (ipc= 1.9) sim_rate=10846 (inst/sec) elapsed = 0:0:11:03 / Wed May 13 10:06:38 2015
GPGPU-Sim uArch: cycles simulated: 2352429  inst.: 7192134 (ipc= 1.9) sim_rate=10831 (inst/sec) elapsed = 0:0:11:04 / Wed May 13 10:06:39 2015
GPGPU-Sim uArch: cycles simulated: 2356429  inst.: 7193160 (ipc= 1.9) sim_rate=10816 (inst/sec) elapsed = 0:0:11:05 / Wed May 13 10:06:40 2015
GPGPU-Sim uArch: cycles simulated: 2360929  inst.: 7194190 (ipc= 1.9) sim_rate=10802 (inst/sec) elapsed = 0:0:11:06 / Wed May 13 10:06:41 2015
GPGPU-Sim uArch: cycles simulated: 2364929  inst.: 7195138 (ipc= 1.8) sim_rate=10787 (inst/sec) elapsed = 0:0:11:07 / Wed May 13 10:06:42 2015
GPGPU-Sim uArch: cycles simulated: 2368929  inst.: 7196162 (ipc= 1.8) sim_rate=10772 (inst/sec) elapsed = 0:0:11:08 / Wed May 13 10:06:43 2015
GPGPU-Sim uArch: cycles simulated: 2372929  inst.: 7197113 (ipc= 1.8) sim_rate=10758 (inst/sec) elapsed = 0:0:11:09 / Wed May 13 10:06:44 2015
GPGPU-Sim uArch: cycles simulated: 2376929  inst.: 7198041 (ipc= 1.8) sim_rate=10743 (inst/sec) elapsed = 0:0:11:10 / Wed May 13 10:06:45 2015
GPGPU-Sim uArch: cycles simulated: 2381429  inst.: 7199063 (ipc= 1.8) sim_rate=10728 (inst/sec) elapsed = 0:0:11:11 / Wed May 13 10:06:46 2015
GPGPU-Sim uArch: cycles simulated: 2384429  inst.: 7199770 (ipc= 1.8) sim_rate=10713 (inst/sec) elapsed = 0:0:11:12 / Wed May 13 10:06:47 2015
GPGPU-Sim uArch: cycles simulated: 2388429  inst.: 7200705 (ipc= 1.8) sim_rate=10699 (inst/sec) elapsed = 0:0:11:13 / Wed May 13 10:06:48 2015
GPGPU-Sim uArch: cycles simulated: 2392429  inst.: 7201593 (ipc= 1.8) sim_rate=10684 (inst/sec) elapsed = 0:0:11:14 / Wed May 13 10:06:49 2015
GPGPU-Sim uArch: cycles simulated: 2396429  inst.: 7202596 (ipc= 1.8) sim_rate=10670 (inst/sec) elapsed = 0:0:11:15 / Wed May 13 10:06:50 2015
GPGPU-Sim uArch: cycles simulated: 2400429  inst.: 7203697 (ipc= 1.8) sim_rate=10656 (inst/sec) elapsed = 0:0:11:16 / Wed May 13 10:06:51 2015
GPGPU-Sim uArch: cycles simulated: 2404929  inst.: 7204753 (ipc= 1.8) sim_rate=10642 (inst/sec) elapsed = 0:0:11:17 / Wed May 13 10:06:52 2015
GPGPU-Sim uArch: cycles simulated: 2408929  inst.: 7205686 (ipc= 1.8) sim_rate=10627 (inst/sec) elapsed = 0:0:11:18 / Wed May 13 10:06:53 2015
GPGPU-Sim uArch: cycles simulated: 2412929  inst.: 7206648 (ipc= 1.8) sim_rate=10613 (inst/sec) elapsed = 0:0:11:19 / Wed May 13 10:06:54 2015
GPGPU-Sim uArch: cycles simulated: 2416929  inst.: 7207645 (ipc= 1.8) sim_rate=10599 (inst/sec) elapsed = 0:0:11:20 / Wed May 13 10:06:55 2015
GPGPU-Sim uArch: cycles simulated: 2420929  inst.: 7208712 (ipc= 1.8) sim_rate=10585 (inst/sec) elapsed = 0:0:11:21 / Wed May 13 10:06:56 2015
GPGPU-Sim uArch: cycles simulated: 2424929  inst.: 7209606 (ipc= 1.8) sim_rate=10571 (inst/sec) elapsed = 0:0:11:22 / Wed May 13 10:06:57 2015
GPGPU-Sim uArch: cycles simulated: 2428929  inst.: 7210570 (ipc= 1.8) sim_rate=10557 (inst/sec) elapsed = 0:0:11:23 / Wed May 13 10:06:58 2015
GPGPU-Sim uArch: cycles simulated: 2433429  inst.: 7211522 (ipc= 1.8) sim_rate=10543 (inst/sec) elapsed = 0:0:11:24 / Wed May 13 10:06:59 2015
GPGPU-Sim uArch: cycles simulated: 2437429  inst.: 7212384 (ipc= 1.7) sim_rate=10529 (inst/sec) elapsed = 0:0:11:25 / Wed May 13 10:07:00 2015
GPGPU-Sim uArch: cycles simulated: 2441429  inst.: 7213410 (ipc= 1.7) sim_rate=10515 (inst/sec) elapsed = 0:0:11:26 / Wed May 13 10:07:01 2015
GPGPU-Sim uArch: cycles simulated: 2445429  inst.: 7214444 (ipc= 1.7) sim_rate=10501 (inst/sec) elapsed = 0:0:11:27 / Wed May 13 10:07:02 2015
GPGPU-Sim uArch: cycles simulated: 2449429  inst.: 7215352 (ipc= 1.7) sim_rate=10487 (inst/sec) elapsed = 0:0:11:28 / Wed May 13 10:07:03 2015
GPGPU-Sim uArch: cycles simulated: 2453429  inst.: 7216271 (ipc= 1.7) sim_rate=10473 (inst/sec) elapsed = 0:0:11:29 / Wed May 13 10:07:04 2015
GPGPU-Sim uArch: cycles simulated: 2457429  inst.: 7217186 (ipc= 1.7) sim_rate=10459 (inst/sec) elapsed = 0:0:11:30 / Wed May 13 10:07:05 2015
GPGPU-Sim uArch: cycles simulated: 2461929  inst.: 7218402 (ipc= 1.7) sim_rate=10446 (inst/sec) elapsed = 0:0:11:31 / Wed May 13 10:07:06 2015
GPGPU-Sim uArch: cycles simulated: 2465929  inst.: 7219392 (ipc= 1.7) sim_rate=10432 (inst/sec) elapsed = 0:0:11:32 / Wed May 13 10:07:07 2015
GPGPU-Sim uArch: cycles simulated: 2469929  inst.: 7220343 (ipc= 1.7) sim_rate=10418 (inst/sec) elapsed = 0:0:11:33 / Wed May 13 10:07:08 2015
GPGPU-Sim uArch: cycles simulated: 2473929  inst.: 7221306 (ipc= 1.7) sim_rate=10405 (inst/sec) elapsed = 0:0:11:34 / Wed May 13 10:07:09 2015
GPGPU-Sim uArch: cycles simulated: 2477929  inst.: 7222275 (ipc= 1.7) sim_rate=10391 (inst/sec) elapsed = 0:0:11:35 / Wed May 13 10:07:10 2015
GPGPU-Sim uArch: cycles simulated: 2481929  inst.: 7223225 (ipc= 1.7) sim_rate=10378 (inst/sec) elapsed = 0:0:11:36 / Wed May 13 10:07:11 2015
GPGPU-Sim uArch: cycles simulated: 2485929  inst.: 7224102 (ipc= 1.7) sim_rate=10364 (inst/sec) elapsed = 0:0:11:37 / Wed May 13 10:07:12 2015
GPGPU-Sim uArch: cycles simulated: 2490429  inst.: 7225184 (ipc= 1.7) sim_rate=10351 (inst/sec) elapsed = 0:0:11:38 / Wed May 13 10:07:13 2015
GPGPU-Sim uArch: cycles simulated: 2494429  inst.: 7226200 (ipc= 1.7) sim_rate=10337 (inst/sec) elapsed = 0:0:11:39 / Wed May 13 10:07:14 2015
GPGPU-Sim uArch: cycles simulated: 2498429  inst.: 7227184 (ipc= 1.7) sim_rate=10324 (inst/sec) elapsed = 0:0:11:40 / Wed May 13 10:07:15 2015
GPGPU-Sim uArch: cycles simulated: 2502429  inst.: 7228136 (ipc= 1.7) sim_rate=10311 (inst/sec) elapsed = 0:0:11:41 / Wed May 13 10:07:16 2015
GPGPU-Sim uArch: cycles simulated: 2506429  inst.: 7229032 (ipc= 1.7) sim_rate=10297 (inst/sec) elapsed = 0:0:11:42 / Wed May 13 10:07:17 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1215668,1291929), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 14.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1215669
gpu_sim_insn = 2022054
gpu_ipc =       1.6633
gpu_tot_sim_cycle = 2507598
gpu_tot_sim_insn = 7232510
gpu_tot_ipc =       2.8842
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 959
gpu_stall_icnt2sh    = 394
gpu_total_sim_rate=10302

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 255662
	L1I_total_cache_misses = 276
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 31, Miss = 31, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 521
	L1D_total_cache_misses = 521
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9812
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9767
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 255386
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 276
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 
distro:
948, 948, 790, 
gpgpu_n_tot_thrd_icount = 116052992
gpgpu_n_tot_w_icount = 453332
gpgpu_n_stall_shd_mem = 94480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 147
gpgpu_n_store_insn = 512
gpgpu_n_shmem_insn = 1095564
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 141197
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 94477
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:322024	W0_Scoreboard:1852570	W1:43285	W2:35109	W3:32652	W4:39528	W5:31786	W6:17077	W7:7652	W8:41778	W9:2419	W10:2015	W11:2689	W12:2736	W13:4336	W14:4688	W15:7280	W16:9770	W17:10532	W18:12306	W19:14310	W20:13847	W21:14025	W22:11713	W23:9883	W24:7262	W25:4578	W26:4083	W27:1682	W28:2196	W29:829	W30:300	W31:980	W32:5256	W33:820	W34:280	W35:880	W36:60	W37:420	W38:320	W39:260	W40:4540	W41:24130	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:2	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:2	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:23036	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:0
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72 {8:9,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1224 {136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 367 
averagemflatency = 178 
max_icnt2mem_latency = 118 
max_icnt2sh_latency = 2507597 
mrq_lat_table:33 	2 	7 	9 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	457 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	454 	97 	41 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11 	13 	0 	0 	0 	0 	0 	0 	139 	116 	0 	0 	0 	0 	0 	0 	0 	256 	1 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2006         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2691      2444         0         0         0      1416         0         0         0      1716         0         0         0      2010         0         0 
dram[3]:       824      3138         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1476      3829         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2147      4800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 58/15 = 3.866667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      2591    none      none      none         342    none      none      none         353    none      none      none         343    none      none  
dram[3]:          0      2405    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      2061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1934    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       367         0         0         0       273         0         0         0       273         0         0         0       274         0         0
dram[3]:          0       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       312         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       263         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310027 n_nop=3310016 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=3.625e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 3309955i bk1: 0a 3310025i bk2: 0a 3310027i bk3: 0a 3310027i bk4: 0a 3310027i bk5: 0a 3310027i bk6: 0a 3310027i bk7: 0a 3310027i bk8: 0a 3310027i bk9: 0a 3310027i bk10: 0a 3310027i bk11: 0a 3310027i bk12: 0a 3310027i bk13: 0a 3310027i bk14: 0a 3310027i bk15: 0a 3310027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310027 n_nop=3310022 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=2.417e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 3310007i bk1: 0a 3310027i bk2: 0a 3310027i bk3: 0a 3310027i bk4: 0a 3310027i bk5: 0a 3310027i bk6: 0a 3310027i bk7: 0a 3310027i bk8: 0a 3310027i bk9: 0a 3310027i bk10: 0a 3310027i bk11: 0a 3310027i bk12: 0a 3310027i bk13: 0a 3310027i bk14: 0a 3310027i bk15: 0a 3310027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310027 n_nop=3309994 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=1.692e-05
n_activity=275 dram_eff=0.2036
bk0: 4a 3310008i bk1: 4a 3309958i bk2: 0a 3310026i bk3: 0a 3310026i bk4: 0a 3310027i bk5: 4a 3310004i bk6: 0a 3310026i bk7: 0a 3310026i bk8: 0a 3310027i bk9: 4a 3310004i bk10: 0a 3310025i bk11: 0a 3310026i bk12: 0a 3310029i bk13: 4a 3310006i bk14: 0a 3310027i bk15: 0a 3310027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=5.40781e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310027 n_nop=3310009 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.668e-06
n_activity=148 dram_eff=0.2162
bk0: 4a 3310007i bk1: 4a 3309955i bk2: 0a 3310026i bk3: 0a 3310027i bk4: 0a 3310027i bk5: 0a 3310027i bk6: 0a 3310027i bk7: 0a 3310027i bk8: 0a 3310027i bk9: 0a 3310027i bk10: 0a 3310027i bk11: 0a 3310027i bk12: 0a 3310027i bk13: 0a 3310027i bk14: 0a 3310027i bk15: 0a 3310027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=3.74619e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310027 n_nop=3310009 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.668e-06
n_activity=156 dram_eff=0.2051
bk0: 4a 3310007i bk1: 4a 3309957i bk2: 0a 3310026i bk3: 0a 3310027i bk4: 0a 3310027i bk5: 0a 3310027i bk6: 0a 3310027i bk7: 0a 3310027i bk8: 0a 3310027i bk9: 0a 3310027i bk10: 0a 3310027i bk11: 0a 3310027i bk12: 0a 3310027i bk13: 0a 3310027i bk14: 0a 3310027i bk15: 0a 3310027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=1.54077e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310027 n_nop=3310011 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=8.459e-06
n_activity=141 dram_eff=0.1986
bk0: 2a 3310011i bk1: 4a 3309957i bk2: 0a 3310027i bk3: 0a 3310027i bk4: 0a 3310027i bk5: 0a 3310027i bk6: 0a 3310027i bk7: 0a 3310027i bk8: 0a 3310027i bk9: 0a 3310027i bk10: 0a 3310027i bk11: 0a 3310027i bk12: 0a 3310027i bk13: 0a 3310027i bk14: 0a 3310027i bk15: 0a 3310027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.55281e-06

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 3, Miss_rate = 0.094, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 118
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 200
L2_cache_bank[7]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 157
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[11]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 116
L2_total_cache_accesses = 636
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 1333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 618
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 606
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1102
icnt_total_pkts_simt_to_mem=1148
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.6913
	minimum = 6
	maximum = 115
Network latency average = 11.6894
	minimum = 6
	maximum = 115
Slowest packet = 791
Flit latency average = 12.6287
	minimum = 6
	maximum = 114
Slowest flit = 1532
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 1.60863e-05
	minimum = 0 (at node 16)
	maximum = 5.51137e-05 (at node 20)
Accepted packet rate average = 1.60863e-05
	minimum = 0 (at node 16)
	maximum = 5.51137e-05 (at node 20)
Injected flit rate average = 2.48606e-05
	minimum = 0 (at node 16)
	maximum = 6.49848e-05 (at node 20)
Accepted flit rate average= 2.48606e-05
	minimum = 0 (at node 16)
	maximum = 0.00010776 (at node 20)
Injected packet length average = 1.54545
Accepted packet length average = 1.54545
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7045 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 12.1169 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Flit latency average = 12.186 (2 samples)
	minimum = 6 (2 samples)
	maximum = 100.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 1.87076e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.46481e-05 (2 samples)
Accepted packet rate average = 1.87076e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.46481e-05 (2 samples)
Injected flit rate average = 3.29852e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 9.05451e-05 (2 samples)
Accepted flit rate average = 3.29852e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00010574 (2 samples)
Injected packet size average = 1.7632 (2 samples)
Accepted packet size average = 1.7632 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 42 sec (702 sec)
gpgpu_simulation_rate = 10302 (inst/sec)
gpgpu_simulation_rate = 3572 (cycle/sec)
GPU: 11 queen = 2680  time = 701599.000000 msec
