<?xml version="1.0" encoding="utf-8"?>
<module id="CPSGMII" HW_revision="" XML_version="1" description="CPSGMII">
	<register id="IDVER" acronym="IDVER" offset="0x00" width="32" description="version id register">
		<bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="26" description="TX Identification value" range="" rwaccess="R">
		</bitfield>
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0" description="RTL_version register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="1" description="Major version register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="1" description="Minor Version register" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="SOFT_RESET" acronym="SOFT_RESET" offset="0x04" width="32" description="Soft Reset Register">
		<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="RT_SOFT_RESET" width="1" begin="1" end="1" resetval="0" description="Transmit and Receive Software Reset  Writing a one to this bit causes the CPSGMII transmit and receive logic to be in the reset condition (the vbusp_clk domain is not reset). The reset condition is removed when a zero is written to this bit. This bit is intended to be used when changing between loopback mode and normal mode of operation." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0" description="Software Reset  Writing a one to this bit causes the CPSGMII logic to be reset. Software reset occurs immediately. This bit reads as a zero." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="CONTROL" acronym="CONTROL" offset="0x10" width="32" description="Control Register">
		<bitfield id="_RSVD" width="25" begin="31" end="7" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="TEST_PATTERN_EN" width="1" begin="6" end="6" resetval="0" description="Test Pattern Enable  force the output of K28.5 on TX_ENC for test purposes. 0  Normal operation 1  Forced K28.5 on transmit output" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MASTER" width="1" begin="5" end="5" resetval="0" description=" Master Mode  0  Slave Mode 1  Master mode  Set to one for one side of a direct connection. When this bit is set, the control logic uses the Mr_Adv_Ability register to determine speed and duplexity instead of the Mr_Lp_Adv_Ability register. Master mode allows a CPSGMII direct connection with auto-negotation or with a forced link." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
		<bitfield id="LOOPBACK" width="1" begin="4" end="4" resetval="0" description=" Loopback mode  0  Not in internal loopback mode 1  Internal loopback mode. The transmit clock (TX_CLK) is used for transmit and receive." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MR_NP_LOADED" width="1" begin="3" end="3" resetval="0" description=" Next Page Loaded  Writing a one to this bit informs the auto-negotation process that the next page register has been loaded. This bit is cleared by the auto-negotation state machine before the mr_page_rx status bit is set. This bit is not used when the SGMII_MODE input is asserted." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FAST_LINK_TIMER" width="1" begin="2" end="2" resetval="0" description=" Fast Link Timer  0  The link timer value is 10ms in FIBER mode and 1.6ms in SGMII mode. 1  The link timer value is 2us in FIBER and SGMII mode. This is included for test purposes." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MR_AN_RESTART" width="1" begin="1" end="1" resetval="0" description=" Auto-Negotiation Restart  Writing a one and then a zero to this bit causes the auto-negotiation process to be restarted." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MR_AN_ENABLE" width="1" begin="0" end="0" resetval="0" description=" Auto-Negotiation Enable  Writing a one to this bit enables the autonegotiation process." range="" rwaccess="RW ">
			<bitenum id="" value="0" token="" description="" />
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="STATUS" acronym="STATUS" offset="0x14" width="32" description="Status register">
		<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="FIB_SIG_DETECT" width="1" begin="5" end="5" resetval="0" description="Fiber Signal Detect  This is the FIB_SIG_DETECT input pin." range="" rwaccess="R">
		</bitfield>
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0" description="Lock  This is the LOCK input pin." range="" rwaccess="R ">
		</bitfield>
		<bitfield id="MR_PAGE_RX" width="1" begin="3" end="3" resetval="0" description=" Next Page Received  This bit is set to one by the auto-negotation state machine when the next page has been received. This bit is cleared to zero by a host write of a one to the mr_np_loaded bit in the Control register. This value is not valid until the lock status bit is asserted." range="" rwaccess="R">
		</bitfield>
		<bitfield id="MR_AN_COMPLETE" width="1" begin="2" end="2" resetval="0" description="Auto-negotiation complete. This value is not valid until the lock status bit is asserted. 0  auto-negotation is not complete 1  auto-negotation is completed." range="" rwaccess="R ">
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
		<bitfield id="AN_ERROR" width="1" begin="1" end="1" resetval="0" description="Auto-negotiation error. For SGMII mode, an autonegotation error occurs when halfduplex gigabit is commanded. For FIBER mode, an autonegotation error occurs if both sides cannot be fullduplex. This value is not valid until the lock status bit is asserted. 0  no auto-negotation error 1  auto-negotation error" range="" rwaccess="R">
		</bitfield>
		<bitfield id="LINK" width="1" begin="0" end="0" resetval="0" description="Link indicator - This value is not valid until the lock status bit is asserted. 0  Link is not up. 1  Link is up." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="MR_ADV_ABILITY" acronym="MR_ADV_ABILITY" offset="0x18" width="32" description="Advertised ability register">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="MR_ADV_ABILITY" width="16" begin="15" end="0" resetval="0" description="Advertised Ability  When in FIBER mode, this value corresponds to the mr_adv_ability[16:1] in the IEEE specification and is loaded into the IEEE specification tx_config_reg[15:0]. When in SGMII mode, this value corresponds to the tx_config_reg[15:0] register value in the Serial-GMII specification." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
	</register>
	<register id="MR_NP_TX" acronym="MR_NP_TX" offset="0x1C" width="32" description="Transmit Next page register">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="MR_NP_TX" width="16" begin="15" end="0" resetval="0" description="Next Page Transmit This value corresponds to the mr_np_tx[16:1] value in the IEEE specification. Next page is used only in FIBER mode." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description=" " />
		</bitfield>
	</register>
	<register id="MR_LP_ADV_ABILITY" acronym="MR_LP_ADV_ABILITY" offset="0x20" width="32" description="Link Partner Advertised ability">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="MR_LP_ADV_ABILITY" width="16" begin="15" end="0" resetval="0" description="Link Partner Advertised Ability  readable when auto-negotation is complete. When in FIBER mode, this value corresponds to the mr_lp_adv_ability[16:1] in the IEEE. When in SGMII mode, this value corresponds to the tx_config_reg[15:0] register value in the Serial-GMII specification." range="" rwaccess="RW">
			<bitenum id="" value="0" token="" description="" />
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="MR_NP_RX" acronym="MR_NP_RX" offset="0x24" width="32" description="Link Partner Next page Received Register">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="MR_NP_RX" width="16" begin="15" end="0" resetval="0" description="Link Partner Next Page Received  Readable when the next page is received. These bits are as defined in the IEEE 802.3 standard. Next page is used only in FIBER mode." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="TX_CFG" acronym="TX_CFG" offset="0x30" width="32" description="Transmit Configuration Register">
		<bitfield id="TX_CFG" width="32" begin="31" end="0" resetval="0" description="Transmit Configuration Register Output  This is a 32-bit general purpose output intended to be used to control the SERDES transmit configuration. These are SERDES device specific configuration bits." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RX_CFG" acronym="RX_CFG" offset="0x34" width="32" description="Receive Configuration Register">
		<bitfield id="RX_CFG" width="32" begin="31" end="0" resetval="0" description="Receive Configuration Register Output - This is a 32-bit general purpose output intended to be used to control the SERDES receive configuration. These are SERDES device specific configuration bits." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="AUX_CFG" acronym="AUX_CFG" offset="0x38" width="32" description="Auxiliary Configuration Register">
		<bitfield id="AUX_CFG" width="32" begin="31" end="0" resetval="0" description="Auxiliary Configuration Register Output - This is a 32-bit general purpose output intended to be used to control the SERDES PLL configuration. These are SERDES device specific configuration bits." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="DIAG_CLEAR" acronym="DIAG_CLEAR" offset="0x40" width="32" description="Diagnostics Clear Register">
		<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="DIAG_CLEAR" width="1" begin="0" end="0" resetval="0" description="Diagnostics Clear  Clears all diagnostic status bits when set to one. Some bits may be set back to one immediately following reset. The reset requires several clocks due to synchronizers." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="DIAG_CONTROL" acronym="DIAG_CONTROL" offset="0x44" width="32" description="Diagnostics Control Register">
		<bitfield id="_RSVD" width="25" begin="31" end="7" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="DIAG_SM_SEL" width="3" begin="6" end="4" resetval="0" description=" Diagnostic Select  Determines which internal diagnostic bits are muxed onto diag_status[15:0]. 000  Reserved 001  Diagnostic Hold Signals 010  Diagnostic Sync Status (sync_sm state machine) 011  Diagnostic AN Status (amsm state machine) 100  Diagnostic TXOS Status (txos state machine) 101  Diagnostic TXCG Status (txcg state machine) 110  Diagnostic RXSM Status (rxsm state machine lower bits) 111  Diagnostic RXSM Status (rxsm state machine upper bits)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="3" end="2" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="DIAG_EDGE_SEL" width="2" begin="1" end="0" resetval="0" description="Diagnostis Hold Signals Edge Select 00  Diagnostic Hold Signals Level 01  Diagnostic Hold Signals rising edge detected 10  Diagnostic Hold Signals falling edge detected 11  Diagnostic Hold Signals ether (both) edge detected" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="DIAG_STATUS" acronym="DIAG_STATUS" offset="0x48" width="32" description="Diagnostics Status">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved  read as zero." range="" rwaccess="N">
		</bitfield>
		<bitfield id="DIAG_STATUS" width="16" begin="15" end="0" resetval="0" description=" Diagnostics Status" range="" rwaccess="RW">
		</bitfield>
	</register>
</module>
