set ::env(PROJECT_NAME) onewire
set ::env(DESIGN_TOP) ds1820_mstr
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/onewire/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/onewire/rtl/ds1820_mstr.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
