

================================================================
== Vivado HLS Report for 'Encrypt_SetKey'
================================================================
* Date:           Mon Nov 18 01:18:17 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        blowfish.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.799 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66| 0.660 us | 0.660 us |   66|   66|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         4|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%right_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %right_read)" [blowfish.cpp:11]   --->   Operation 7 'read' 'right_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%left_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %left_read)" [blowfish.cpp:11]   --->   Operation 8 'read' 'left_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [blowfish.cpp:12]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_tmp = phi i32 [ %left_read_1, %0 ], [ %xor_ln14, %2 ]" [blowfish.cpp:11]   --->   Operation 10 'phi' 'p_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_b_read_assign_2 = phi i32 [ %right_read_1, %0 ], [ %p_tmp_1, %2 ]"   --->   Operation 11 'phi' 'p_b_read_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %i_0, -16" [blowfish.cpp:12]   --->   Operation 13 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [blowfish.cpp:12]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %3, label %2" [blowfish.cpp:12]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_0 to i64" [blowfish.cpp:13]   --->   Operation 17 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%P_addr_5 = getelementptr [18 x i32]* %P, i64 0, i64 %zext_ln13" [blowfish.cpp:13]   --->   Operation 18 'getelementptr' 'P_addr_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%P_load_2 = load i32* %P_addr_5, align 4" [blowfish.cpp:13]   --->   Operation 19 'load' 'P_load_2' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%P_addr = getelementptr [18 x i32]* %P, i64 0, i64 16" [blowfish.cpp:18]   --->   Operation 20 'getelementptr' 'P_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%P_load = load i32* %P_addr, align 4" [blowfish.cpp:18]   --->   Operation 21 'load' 'P_load' <Predicate = (icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%P_addr_4 = getelementptr [18 x i32]* %P, i64 0, i64 17" [blowfish.cpp:19]   --->   Operation 22 'getelementptr' 'P_addr_4' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%P_load_1 = load i32* %P_addr_4, align 4" [blowfish.cpp:19]   --->   Operation 23 'load' 'P_load_1' <Predicate = (icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 24 [1/2] (2.32ns)   --->   "%P_load_2 = load i32* %P_addr_5, align 4" [blowfish.cpp:13]   --->   Operation 24 'load' 'P_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %P_load_2 to i8" [blowfish.cpp:13]   --->   Operation 25 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i32 %p_tmp to i8" [blowfish.cpp:13]   --->   Operation 26 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = trunc i32 %p_tmp to i24" [blowfish.cpp:13]   --->   Operation 27 'trunc' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln13_3 = trunc i32 %P_load_2 to i24" [blowfish.cpp:13]   --->   Operation 28 'trunc' 'trunc_ln13_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln13_4 = trunc i32 %p_tmp to i16" [blowfish.cpp:13]   --->   Operation 29 'trunc' 'trunc_ln13_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln13_5 = trunc i32 %P_load_2 to i16" [blowfish.cpp:13]   --->   Operation 30 'trunc' 'trunc_ln13_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%p_tmp_1 = xor i32 %P_load_2, %p_tmp" [blowfish.cpp:13]   --->   Operation 31 'xor' 'p_tmp_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.99ns)   --->   "%xor_ln57 = xor i16 %trunc_ln13_5, %trunc_ln13_4" [blowfish.cpp:57->blowfish.cpp:14]   --->   Operation 32 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.03ns)   --->   "%xor_ln57_1 = xor i24 %trunc_ln13_3, %trunc_ln13_2" [blowfish.cpp:57->blowfish.cpp:14]   --->   Operation 33 'xor' 'xor_ln57_1' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_tmp_1, i32 24, i32 31)" [blowfish.cpp:58->blowfish.cpp:14]   --->   Operation 34 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln57_1, i32 16, i32 23)" [blowfish.cpp:59->blowfish.cpp:14]   --->   Operation 35 'partselect' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln57, i32 8, i32 15)" [blowfish.cpp:60->blowfish.cpp:14]   --->   Operation 36 'partselect' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.99ns)   --->   "%d = xor i8 %trunc_ln13_1, %trunc_ln13" [blowfish.cpp:61->blowfish.cpp:14]   --->   Operation 37 'xor' 'd' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %a to i64" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 38 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%S_addr = getelementptr [1024 x i32]* %S, i64 0, i64 %zext_ln62" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 39 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 40 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %b)" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%S_addr_3 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 42 'getelementptr' 'S_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%S_load_1 = load i32* %S_addr_3, align 4" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 43 'load' 'S_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 44 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%S_load_1 = load i32* %S_addr_3, align 4" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 45 'load' 'S_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 46 [1/1] (2.55ns)   --->   "%add_ln62 = add i32 %S_load, %S_load_1" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 46 'add' 'add_ln62' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %c)" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 47 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%S_addr_4 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_4" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 48 'getelementptr' 'S_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%S_load_2 = load i32* %S_addr_4, align 4" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 49 'load' 'S_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %d)" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 50 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%S_addr_5 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_5" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 51 'getelementptr' 'S_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%S_load_3 = load i32* %S_addr_5, align 4" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 52 'load' 'S_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 5 <SV = 4> <Delay = 6.79>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%S_load_2 = load i32* %S_addr_4, align 4" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 53 'load' 'S_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_1)   --->   "%xor_ln62 = xor i32 %S_load_2, %add_ln62" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 54 'xor' 'xor_ln62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/2] (3.25ns)   --->   "%S_load_3 = load i32* %S_addr_5, align 4" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 55 'load' 'S_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_5 : Operation 56 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln62_1 = add i32 %S_load_3, %xor_ln62" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 56 'add' 'add_ln62_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.99ns)   --->   "%xor_ln14 = xor i32 %p_b_read_assign_2, %add_ln62_1" [blowfish.cpp:14]   --->   Operation 57 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [blowfish.cpp:12]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.31>
ST_6 : Operation 59 [1/2] (2.32ns)   --->   "%P_load = load i32* %P_addr, align 4" [blowfish.cpp:18]   --->   Operation 59 'load' 'P_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_6 : Operation 60 [1/1] (0.99ns)   --->   "%xor_ln18 = xor i32 %P_load, %p_tmp" [blowfish.cpp:18]   --->   Operation 60 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (2.32ns)   --->   "%P_load_1 = load i32* %P_addr_4, align 4" [blowfish.cpp:19]   --->   Operation 61 'load' 'P_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_6 : Operation 62 [1/1] (0.99ns)   --->   "%xor_ln19 = xor i32 %P_load_1, %p_b_read_assign_2" [blowfish.cpp:19]   --->   Operation 62 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %xor_ln19, 0" [blowfish.cpp:20]   --->   Operation 63 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %xor_ln18, 1" [blowfish.cpp:20]   --->   Operation 64 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [blowfish.cpp:20]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__a', blowfish.cpp:11) with incoming values : ('left', blowfish.cpp:11) ('__b', blowfish.cpp:14) [9]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', blowfish.cpp:12) [11]  (0 ns)
	'getelementptr' operation ('P_addr_5', blowfish.cpp:13) [18]  (0 ns)
	'load' operation ('P_load_2', blowfish.cpp:13) on array 'P' [19]  (2.32 ns)

 <State 3>: 6.61ns
The critical path consists of the following:
	'load' operation ('P_load_2', blowfish.cpp:13) on array 'P' [19]  (2.32 ns)
	'xor' operation ('xor_ln57_1', blowfish.cpp:57->blowfish.cpp:14) [28]  (1.03 ns)
	'getelementptr' operation ('S_addr_3', blowfish.cpp:62->blowfish.cpp:14) [37]  (0 ns)
	'load' operation ('S_load_1', blowfish.cpp:62->blowfish.cpp:14) on array 'S' [38]  (3.25 ns)

 <State 4>: 5.81ns
The critical path consists of the following:
	'load' operation ('S_load', blowfish.cpp:62->blowfish.cpp:14) on array 'S' [35]  (3.25 ns)
	'add' operation ('add_ln62', blowfish.cpp:62->blowfish.cpp:14) [39]  (2.55 ns)

 <State 5>: 6.8ns
The critical path consists of the following:
	'load' operation ('S_load_2', blowfish.cpp:62->blowfish.cpp:14) on array 'S' [42]  (3.25 ns)
	'xor' operation ('xor_ln62', blowfish.cpp:62->blowfish.cpp:14) [43]  (0 ns)
	'add' operation ('add_ln62_1', blowfish.cpp:62->blowfish.cpp:14) [47]  (2.55 ns)
	'xor' operation ('__b', blowfish.cpp:14) [48]  (0.993 ns)

 <State 6>: 3.31ns
The critical path consists of the following:
	'load' operation ('P_load', blowfish.cpp:18) on array 'P' [52]  (2.32 ns)
	'xor' operation ('xor_ln18', blowfish.cpp:18) [53]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
